
Buoy_Firmware_V1_2_IMU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000193ec  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c48  08019580  08019580  00029580  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801a1c8  0801a1c8  0002a1c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801a1d0  0801a1d0  0002a1d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0801a1d4  0801a1d4  0002a1d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000006d0  20000000  0801a1d8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ram2         00000000  10000000  10000000  000306d0  2**0
                  CONTENTS
  8 .bss          000035a8  200006d0  200006d0  000306d0  2**2
                  ALLOC
  9 ._user_heap_stack 00000400  20003c78  20003c78  000306d0  2**0
                  ALLOC
 10 .ARM.attributes 0000002a  00000000  00000000  000306d0  2**0
                  CONTENTS, READONLY
 11 .debug_info   000288f7  00000000  00000000  000306fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000411f  00000000  00000000  00058ff1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001d58  00000000  00000000  0005d110  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001b98  00000000  00000000  0005ee68  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000dc53  00000000  00000000  00060a00  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000953d  00000000  00000000  0006e653  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00077b90  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00009b8c  00000000  00000000  00077c0c  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stab         00000024  00000000  00000000  00081798  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      0000004e  00000000  00000000  000817bc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200006d0 	.word	0x200006d0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08019564 	.word	0x08019564

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200006d4 	.word	0x200006d4
 80001cc:	08019564 	.word	0x08019564

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f092 0f00 	teq	r2, #0
 800058a:	bf14      	ite	ne
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	4770      	bxeq	lr
 8000592:	b530      	push	{r4, r5, lr}
 8000594:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000598:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800059c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a0:	e720      	b.n	80003e4 <__adddf3+0x138>
 80005a2:	bf00      	nop

080005a4 <__aeabi_ul2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	e00a      	b.n	80005ca <__aeabi_l2d+0x16>

080005b4 <__aeabi_l2d>:
 80005b4:	ea50 0201 	orrs.w	r2, r0, r1
 80005b8:	bf08      	it	eq
 80005ba:	4770      	bxeq	lr
 80005bc:	b530      	push	{r4, r5, lr}
 80005be:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005c2:	d502      	bpl.n	80005ca <__aeabi_l2d+0x16>
 80005c4:	4240      	negs	r0, r0
 80005c6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ca:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ce:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005d2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005d6:	f43f aedc 	beq.w	8000392 <__adddf3+0xe6>
 80005da:	f04f 0203 	mov.w	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005f2:	f1c2 0320 	rsb	r3, r2, #32
 80005f6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005fa:	fa20 f002 	lsr.w	r0, r0, r2
 80005fe:	fa01 fe03 	lsl.w	lr, r1, r3
 8000602:	ea40 000e 	orr.w	r0, r0, lr
 8000606:	fa21 f102 	lsr.w	r1, r1, r2
 800060a:	4414      	add	r4, r2
 800060c:	e6c1      	b.n	8000392 <__adddf3+0xe6>
 800060e:	bf00      	nop

08000610 <__aeabi_dmul>:
 8000610:	b570      	push	{r4, r5, r6, lr}
 8000612:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000616:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800061a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800061e:	bf1d      	ittte	ne
 8000620:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000624:	ea94 0f0c 	teqne	r4, ip
 8000628:	ea95 0f0c 	teqne	r5, ip
 800062c:	f000 f8de 	bleq	80007ec <__aeabi_dmul+0x1dc>
 8000630:	442c      	add	r4, r5
 8000632:	ea81 0603 	eor.w	r6, r1, r3
 8000636:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800063a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800063e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000642:	bf18      	it	ne
 8000644:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000648:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800064c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000650:	d038      	beq.n	80006c4 <__aeabi_dmul+0xb4>
 8000652:	fba0 ce02 	umull	ip, lr, r0, r2
 8000656:	f04f 0500 	mov.w	r5, #0
 800065a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800065e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000662:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000666:	f04f 0600 	mov.w	r6, #0
 800066a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800066e:	f09c 0f00 	teq	ip, #0
 8000672:	bf18      	it	ne
 8000674:	f04e 0e01 	orrne.w	lr, lr, #1
 8000678:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800067c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000680:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000684:	d204      	bcs.n	8000690 <__aeabi_dmul+0x80>
 8000686:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800068a:	416d      	adcs	r5, r5
 800068c:	eb46 0606 	adc.w	r6, r6, r6
 8000690:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000694:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000698:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800069c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006a4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a8:	bf88      	it	hi
 80006aa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ae:	d81e      	bhi.n	80006ee <__aeabi_dmul+0xde>
 80006b0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006b4:	bf08      	it	eq
 80006b6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ba:	f150 0000 	adcs.w	r0, r0, #0
 80006be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c8:	ea46 0101 	orr.w	r1, r6, r1
 80006cc:	ea40 0002 	orr.w	r0, r0, r2
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d8:	bfc2      	ittt	gt
 80006da:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006de:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	popgt	{r4, r5, r6, pc}
 80006e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e8:	f04f 0e00 	mov.w	lr, #0
 80006ec:	3c01      	subs	r4, #1
 80006ee:	f300 80ab 	bgt.w	8000848 <__aeabi_dmul+0x238>
 80006f2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006f6:	bfde      	ittt	le
 80006f8:	2000      	movle	r0, #0
 80006fa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006fe:	bd70      	pople	{r4, r5, r6, pc}
 8000700:	f1c4 0400 	rsb	r4, r4, #0
 8000704:	3c20      	subs	r4, #32
 8000706:	da35      	bge.n	8000774 <__aeabi_dmul+0x164>
 8000708:	340c      	adds	r4, #12
 800070a:	dc1b      	bgt.n	8000744 <__aeabi_dmul+0x134>
 800070c:	f104 0414 	add.w	r4, r4, #20
 8000710:	f1c4 0520 	rsb	r5, r4, #32
 8000714:	fa00 f305 	lsl.w	r3, r0, r5
 8000718:	fa20 f004 	lsr.w	r0, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea40 0002 	orr.w	r0, r0, r2
 8000724:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000728:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800072c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000730:	fa21 f604 	lsr.w	r6, r1, r4
 8000734:	eb42 0106 	adc.w	r1, r2, r6
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f1c4 040c 	rsb	r4, r4, #12
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f304 	lsl.w	r3, r0, r4
 8000750:	fa20 f005 	lsr.w	r0, r0, r5
 8000754:	fa01 f204 	lsl.w	r2, r1, r4
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000760:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000764:	f141 0100 	adc.w	r1, r1, #0
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 0520 	rsb	r5, r4, #32
 8000778:	fa00 f205 	lsl.w	r2, r0, r5
 800077c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000780:	fa20 f304 	lsr.w	r3, r0, r4
 8000784:	fa01 f205 	lsl.w	r2, r1, r5
 8000788:	ea43 0302 	orr.w	r3, r3, r2
 800078c:	fa21 f004 	lsr.w	r0, r1, r4
 8000790:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000794:	fa21 f204 	lsr.w	r2, r1, r4
 8000798:	ea20 0002 	bic.w	r0, r0, r2
 800079c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f094 0f00 	teq	r4, #0
 80007b0:	d10f      	bne.n	80007d2 <__aeabi_dmul+0x1c2>
 80007b2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007b6:	0040      	lsls	r0, r0, #1
 80007b8:	eb41 0101 	adc.w	r1, r1, r1
 80007bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3c01      	subeq	r4, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1a6>
 80007c6:	ea41 0106 	orr.w	r1, r1, r6
 80007ca:	f095 0f00 	teq	r5, #0
 80007ce:	bf18      	it	ne
 80007d0:	4770      	bxne	lr
 80007d2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007d6:	0052      	lsls	r2, r2, #1
 80007d8:	eb43 0303 	adc.w	r3, r3, r3
 80007dc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3d01      	subeq	r5, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1c6>
 80007e6:	ea43 0306 	orr.w	r3, r3, r6
 80007ea:	4770      	bx	lr
 80007ec:	ea94 0f0c 	teq	r4, ip
 80007f0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007f4:	bf18      	it	ne
 80007f6:	ea95 0f0c 	teqne	r5, ip
 80007fa:	d00c      	beq.n	8000816 <__aeabi_dmul+0x206>
 80007fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000800:	bf18      	it	ne
 8000802:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000806:	d1d1      	bne.n	80007ac <__aeabi_dmul+0x19c>
 8000808:	ea81 0103 	eor.w	r1, r1, r3
 800080c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000810:	f04f 0000 	mov.w	r0, #0
 8000814:	bd70      	pop	{r4, r5, r6, pc}
 8000816:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800081a:	bf06      	itte	eq
 800081c:	4610      	moveq	r0, r2
 800081e:	4619      	moveq	r1, r3
 8000820:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000824:	d019      	beq.n	800085a <__aeabi_dmul+0x24a>
 8000826:	ea94 0f0c 	teq	r4, ip
 800082a:	d102      	bne.n	8000832 <__aeabi_dmul+0x222>
 800082c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000830:	d113      	bne.n	800085a <__aeabi_dmul+0x24a>
 8000832:	ea95 0f0c 	teq	r5, ip
 8000836:	d105      	bne.n	8000844 <__aeabi_dmul+0x234>
 8000838:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800083c:	bf1c      	itt	ne
 800083e:	4610      	movne	r0, r2
 8000840:	4619      	movne	r1, r3
 8000842:	d10a      	bne.n	800085a <__aeabi_dmul+0x24a>
 8000844:	ea81 0103 	eor.w	r1, r1, r3
 8000848:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800084c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000850:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000854:	f04f 0000 	mov.w	r0, #0
 8000858:	bd70      	pop	{r4, r5, r6, pc}
 800085a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800085e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000862:	bd70      	pop	{r4, r5, r6, pc}

08000864 <__aeabi_ddiv>:
 8000864:	b570      	push	{r4, r5, r6, lr}
 8000866:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800086a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800086e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000872:	bf1d      	ittte	ne
 8000874:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000878:	ea94 0f0c 	teqne	r4, ip
 800087c:	ea95 0f0c 	teqne	r5, ip
 8000880:	f000 f8a7 	bleq	80009d2 <__aeabi_ddiv+0x16e>
 8000884:	eba4 0405 	sub.w	r4, r4, r5
 8000888:	ea81 0e03 	eor.w	lr, r1, r3
 800088c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000890:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000894:	f000 8088 	beq.w	80009a8 <__aeabi_ddiv+0x144>
 8000898:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800089c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008a4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008ac:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008b4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008bc:	429d      	cmp	r5, r3
 80008be:	bf08      	it	eq
 80008c0:	4296      	cmpeq	r6, r2
 80008c2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008c6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ca:	d202      	bcs.n	80008d2 <__aeabi_ddiv+0x6e>
 80008cc:	085b      	lsrs	r3, r3, #1
 80008ce:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d2:	1ab6      	subs	r6, r6, r2
 80008d4:	eb65 0503 	sbc.w	r5, r5, r3
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008e2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000940:	ea55 0e06 	orrs.w	lr, r5, r6
 8000944:	d018      	beq.n	8000978 <__aeabi_ddiv+0x114>
 8000946:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800094a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800094e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000952:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000956:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800095a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800095e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000962:	d1c0      	bne.n	80008e6 <__aeabi_ddiv+0x82>
 8000964:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000968:	d10b      	bne.n	8000982 <__aeabi_ddiv+0x11e>
 800096a:	ea41 0100 	orr.w	r1, r1, r0
 800096e:	f04f 0000 	mov.w	r0, #0
 8000972:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000976:	e7b6      	b.n	80008e6 <__aeabi_ddiv+0x82>
 8000978:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800097c:	bf04      	itt	eq
 800097e:	4301      	orreq	r1, r0
 8000980:	2000      	moveq	r0, #0
 8000982:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000986:	bf88      	it	hi
 8000988:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800098c:	f63f aeaf 	bhi.w	80006ee <__aeabi_dmul+0xde>
 8000990:	ebb5 0c03 	subs.w	ip, r5, r3
 8000994:	bf04      	itt	eq
 8000996:	ebb6 0c02 	subseq.w	ip, r6, r2
 800099a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800099e:	f150 0000 	adcs.w	r0, r0, #0
 80009a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	pop	{r4, r5, r6, pc}
 80009a8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009ac:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009b4:	bfc2      	ittt	gt
 80009b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009be:	bd70      	popgt	{r4, r5, r6, pc}
 80009c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009c4:	f04f 0e00 	mov.w	lr, #0
 80009c8:	3c01      	subs	r4, #1
 80009ca:	e690      	b.n	80006ee <__aeabi_dmul+0xde>
 80009cc:	ea45 0e06 	orr.w	lr, r5, r6
 80009d0:	e68d      	b.n	80006ee <__aeabi_dmul+0xde>
 80009d2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009d6:	ea94 0f0c 	teq	r4, ip
 80009da:	bf08      	it	eq
 80009dc:	ea95 0f0c 	teqeq	r5, ip
 80009e0:	f43f af3b 	beq.w	800085a <__aeabi_dmul+0x24a>
 80009e4:	ea94 0f0c 	teq	r4, ip
 80009e8:	d10a      	bne.n	8000a00 <__aeabi_ddiv+0x19c>
 80009ea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ee:	f47f af34 	bne.w	800085a <__aeabi_dmul+0x24a>
 80009f2:	ea95 0f0c 	teq	r5, ip
 80009f6:	f47f af25 	bne.w	8000844 <__aeabi_dmul+0x234>
 80009fa:	4610      	mov	r0, r2
 80009fc:	4619      	mov	r1, r3
 80009fe:	e72c      	b.n	800085a <__aeabi_dmul+0x24a>
 8000a00:	ea95 0f0c 	teq	r5, ip
 8000a04:	d106      	bne.n	8000a14 <__aeabi_ddiv+0x1b0>
 8000a06:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a0a:	f43f aefd 	beq.w	8000808 <__aeabi_dmul+0x1f8>
 8000a0e:	4610      	mov	r0, r2
 8000a10:	4619      	mov	r1, r3
 8000a12:	e722      	b.n	800085a <__aeabi_dmul+0x24a>
 8000a14:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a18:	bf18      	it	ne
 8000a1a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a1e:	f47f aec5 	bne.w	80007ac <__aeabi_dmul+0x19c>
 8000a22:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a26:	f47f af0d 	bne.w	8000844 <__aeabi_dmul+0x234>
 8000a2a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a2e:	f47f aeeb 	bne.w	8000808 <__aeabi_dmul+0x1f8>
 8000a32:	e712      	b.n	800085a <__aeabi_dmul+0x24a>

08000a34 <__gedf2>:
 8000a34:	f04f 3cff 	mov.w	ip, #4294967295
 8000a38:	e006      	b.n	8000a48 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__ledf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	e002      	b.n	8000a48 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__cmpdf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a54:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a58:	bf18      	it	ne
 8000a5a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a5e:	d01b      	beq.n	8000a98 <__cmpdf2+0x54>
 8000a60:	b001      	add	sp, #4
 8000a62:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a66:	bf0c      	ite	eq
 8000a68:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a6c:	ea91 0f03 	teqne	r1, r3
 8000a70:	bf02      	ittt	eq
 8000a72:	ea90 0f02 	teqeq	r0, r2
 8000a76:	2000      	moveq	r0, #0
 8000a78:	4770      	bxeq	lr
 8000a7a:	f110 0f00 	cmn.w	r0, #0
 8000a7e:	ea91 0f03 	teq	r1, r3
 8000a82:	bf58      	it	pl
 8000a84:	4299      	cmppl	r1, r3
 8000a86:	bf08      	it	eq
 8000a88:	4290      	cmpeq	r0, r2
 8000a8a:	bf2c      	ite	cs
 8000a8c:	17d8      	asrcs	r0, r3, #31
 8000a8e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a92:	f040 0001 	orr.w	r0, r0, #1
 8000a96:	4770      	bx	lr
 8000a98:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d102      	bne.n	8000aa8 <__cmpdf2+0x64>
 8000aa2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aa6:	d107      	bne.n	8000ab8 <__cmpdf2+0x74>
 8000aa8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab0:	d1d6      	bne.n	8000a60 <__cmpdf2+0x1c>
 8000ab2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ab6:	d0d3      	beq.n	8000a60 <__cmpdf2+0x1c>
 8000ab8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000abc:	4770      	bx	lr
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdrcmple>:
 8000ac0:	4684      	mov	ip, r0
 8000ac2:	4610      	mov	r0, r2
 8000ac4:	4662      	mov	r2, ip
 8000ac6:	468c      	mov	ip, r1
 8000ac8:	4619      	mov	r1, r3
 8000aca:	4663      	mov	r3, ip
 8000acc:	e000      	b.n	8000ad0 <__aeabi_cdcmpeq>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_cdcmpeq>:
 8000ad0:	b501      	push	{r0, lr}
 8000ad2:	f7ff ffb7 	bl	8000a44 <__cmpdf2>
 8000ad6:	2800      	cmp	r0, #0
 8000ad8:	bf48      	it	mi
 8000ada:	f110 0f00 	cmnmi.w	r0, #0
 8000ade:	bd01      	pop	{r0, pc}

08000ae0 <__aeabi_dcmpeq>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff fff4 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000ae8:	bf0c      	ite	eq
 8000aea:	2001      	moveq	r0, #1
 8000aec:	2000      	movne	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmplt>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffea 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000afc:	bf34      	ite	cc
 8000afe:	2001      	movcc	r0, #1
 8000b00:	2000      	movcs	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmple>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffe0 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000b10:	bf94      	ite	ls
 8000b12:	2001      	movls	r0, #1
 8000b14:	2000      	movhi	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpge>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffce 	bl	8000ac0 <__aeabi_cdrcmple>
 8000b24:	bf94      	ite	ls
 8000b26:	2001      	movls	r0, #1
 8000b28:	2000      	movhi	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmpgt>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffc4 	bl	8000ac0 <__aeabi_cdrcmple>
 8000b38:	bf34      	ite	cc
 8000b3a:	2001      	movcc	r0, #1
 8000b3c:	2000      	movcs	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpun>:
 8000b44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_dcmpun+0x10>
 8000b4e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b52:	d10a      	bne.n	8000b6a <__aeabi_dcmpun+0x26>
 8000b54:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b5c:	d102      	bne.n	8000b64 <__aeabi_dcmpun+0x20>
 8000b5e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b62:	d102      	bne.n	8000b6a <__aeabi_dcmpun+0x26>
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	f04f 0001 	mov.w	r0, #1
 8000b6e:	4770      	bx	lr

08000b70 <__aeabi_d2iz>:
 8000b70:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b74:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b78:	d215      	bcs.n	8000ba6 <__aeabi_d2iz+0x36>
 8000b7a:	d511      	bpl.n	8000ba0 <__aeabi_d2iz+0x30>
 8000b7c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b80:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b84:	d912      	bls.n	8000bac <__aeabi_d2iz+0x3c>
 8000b86:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b8a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b8e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b92:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b96:	fa23 f002 	lsr.w	r0, r3, r2
 8000b9a:	bf18      	it	ne
 8000b9c:	4240      	negne	r0, r0
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000baa:	d105      	bne.n	8000bb8 <__aeabi_d2iz+0x48>
 8000bac:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb0:	bf08      	it	eq
 8000bb2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop

08000bc0 <__aeabi_d2uiz>:
 8000bc0:	004a      	lsls	r2, r1, #1
 8000bc2:	d211      	bcs.n	8000be8 <__aeabi_d2uiz+0x28>
 8000bc4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc8:	d211      	bcs.n	8000bee <__aeabi_d2uiz+0x2e>
 8000bca:	d50d      	bpl.n	8000be8 <__aeabi_d2uiz+0x28>
 8000bcc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bd4:	d40e      	bmi.n	8000bf4 <__aeabi_d2uiz+0x34>
 8000bd6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bda:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bde:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000be2:	fa23 f002 	lsr.w	r0, r3, r2
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d102      	bne.n	8000bfa <__aeabi_d2uiz+0x3a>
 8000bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf8:	4770      	bx	lr
 8000bfa:	f04f 0000 	mov.w	r0, #0
 8000bfe:	4770      	bx	lr

08000c00 <__aeabi_d2f>:
 8000c00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c04:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c08:	bf24      	itt	cs
 8000c0a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c0e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c12:	d90d      	bls.n	8000c30 <__aeabi_d2f+0x30>
 8000c14:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c18:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c1c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c20:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c24:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c28:	bf08      	it	eq
 8000c2a:	f020 0001 	biceq.w	r0, r0, #1
 8000c2e:	4770      	bx	lr
 8000c30:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c34:	d121      	bne.n	8000c7a <__aeabi_d2f+0x7a>
 8000c36:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c3a:	bfbc      	itt	lt
 8000c3c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c40:	4770      	bxlt	lr
 8000c42:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c46:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c4a:	f1c2 0218 	rsb	r2, r2, #24
 8000c4e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c52:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c56:	fa20 f002 	lsr.w	r0, r0, r2
 8000c5a:	bf18      	it	ne
 8000c5c:	f040 0001 	orrne.w	r0, r0, #1
 8000c60:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c64:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c68:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c6c:	ea40 000c 	orr.w	r0, r0, ip
 8000c70:	fa23 f302 	lsr.w	r3, r3, r2
 8000c74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c78:	e7cc      	b.n	8000c14 <__aeabi_d2f+0x14>
 8000c7a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c7e:	d107      	bne.n	8000c90 <__aeabi_d2f+0x90>
 8000c80:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c84:	bf1e      	ittt	ne
 8000c86:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c8a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c8e:	4770      	bxne	lr
 8000c90:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c94:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c98:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c9c:	4770      	bx	lr
 8000c9e:	bf00      	nop

08000ca0 <__aeabi_frsub>:
 8000ca0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000ca4:	e002      	b.n	8000cac <__addsf3>
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_fsub>:
 8000ca8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000cac <__addsf3>:
 8000cac:	0042      	lsls	r2, r0, #1
 8000cae:	bf1f      	itttt	ne
 8000cb0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000cb4:	ea92 0f03 	teqne	r2, r3
 8000cb8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cbc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cc0:	d06a      	beq.n	8000d98 <__addsf3+0xec>
 8000cc2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cc6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cca:	bfc1      	itttt	gt
 8000ccc:	18d2      	addgt	r2, r2, r3
 8000cce:	4041      	eorgt	r1, r0
 8000cd0:	4048      	eorgt	r0, r1
 8000cd2:	4041      	eorgt	r1, r0
 8000cd4:	bfb8      	it	lt
 8000cd6:	425b      	neglt	r3, r3
 8000cd8:	2b19      	cmp	r3, #25
 8000cda:	bf88      	it	hi
 8000cdc:	4770      	bxhi	lr
 8000cde:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ce2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ce6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000cea:	bf18      	it	ne
 8000cec:	4240      	negne	r0, r0
 8000cee:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000cf2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000cf6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000cfa:	bf18      	it	ne
 8000cfc:	4249      	negne	r1, r1
 8000cfe:	ea92 0f03 	teq	r2, r3
 8000d02:	d03f      	beq.n	8000d84 <__addsf3+0xd8>
 8000d04:	f1a2 0201 	sub.w	r2, r2, #1
 8000d08:	fa41 fc03 	asr.w	ip, r1, r3
 8000d0c:	eb10 000c 	adds.w	r0, r0, ip
 8000d10:	f1c3 0320 	rsb	r3, r3, #32
 8000d14:	fa01 f103 	lsl.w	r1, r1, r3
 8000d18:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d1c:	d502      	bpl.n	8000d24 <__addsf3+0x78>
 8000d1e:	4249      	negs	r1, r1
 8000d20:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d24:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000d28:	d313      	bcc.n	8000d52 <__addsf3+0xa6>
 8000d2a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000d2e:	d306      	bcc.n	8000d3e <__addsf3+0x92>
 8000d30:	0840      	lsrs	r0, r0, #1
 8000d32:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d36:	f102 0201 	add.w	r2, r2, #1
 8000d3a:	2afe      	cmp	r2, #254	; 0xfe
 8000d3c:	d251      	bcs.n	8000de2 <__addsf3+0x136>
 8000d3e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000d42:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d46:	bf08      	it	eq
 8000d48:	f020 0001 	biceq.w	r0, r0, #1
 8000d4c:	ea40 0003 	orr.w	r0, r0, r3
 8000d50:	4770      	bx	lr
 8000d52:	0049      	lsls	r1, r1, #1
 8000d54:	eb40 0000 	adc.w	r0, r0, r0
 8000d58:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000d5c:	f1a2 0201 	sub.w	r2, r2, #1
 8000d60:	d1ed      	bne.n	8000d3e <__addsf3+0x92>
 8000d62:	fab0 fc80 	clz	ip, r0
 8000d66:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d6a:	ebb2 020c 	subs.w	r2, r2, ip
 8000d6e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d72:	bfaa      	itet	ge
 8000d74:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d78:	4252      	neglt	r2, r2
 8000d7a:	4318      	orrge	r0, r3
 8000d7c:	bfbc      	itt	lt
 8000d7e:	40d0      	lsrlt	r0, r2
 8000d80:	4318      	orrlt	r0, r3
 8000d82:	4770      	bx	lr
 8000d84:	f092 0f00 	teq	r2, #0
 8000d88:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d8c:	bf06      	itte	eq
 8000d8e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d92:	3201      	addeq	r2, #1
 8000d94:	3b01      	subne	r3, #1
 8000d96:	e7b5      	b.n	8000d04 <__addsf3+0x58>
 8000d98:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d9c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000da0:	bf18      	it	ne
 8000da2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000da6:	d021      	beq.n	8000dec <__addsf3+0x140>
 8000da8:	ea92 0f03 	teq	r2, r3
 8000dac:	d004      	beq.n	8000db8 <__addsf3+0x10c>
 8000dae:	f092 0f00 	teq	r2, #0
 8000db2:	bf08      	it	eq
 8000db4:	4608      	moveq	r0, r1
 8000db6:	4770      	bx	lr
 8000db8:	ea90 0f01 	teq	r0, r1
 8000dbc:	bf1c      	itt	ne
 8000dbe:	2000      	movne	r0, #0
 8000dc0:	4770      	bxne	lr
 8000dc2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000dc6:	d104      	bne.n	8000dd2 <__addsf3+0x126>
 8000dc8:	0040      	lsls	r0, r0, #1
 8000dca:	bf28      	it	cs
 8000dcc:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000dd0:	4770      	bx	lr
 8000dd2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000dd6:	bf3c      	itt	cc
 8000dd8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ddc:	4770      	bxcc	lr
 8000dde:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000de2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000de6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dea:	4770      	bx	lr
 8000dec:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000df0:	bf16      	itet	ne
 8000df2:	4608      	movne	r0, r1
 8000df4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000df8:	4601      	movne	r1, r0
 8000dfa:	0242      	lsls	r2, r0, #9
 8000dfc:	bf06      	itte	eq
 8000dfe:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e02:	ea90 0f01 	teqeq	r0, r1
 8000e06:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_ui2f>:
 8000e0c:	f04f 0300 	mov.w	r3, #0
 8000e10:	e004      	b.n	8000e1c <__aeabi_i2f+0x8>
 8000e12:	bf00      	nop

08000e14 <__aeabi_i2f>:
 8000e14:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000e18:	bf48      	it	mi
 8000e1a:	4240      	negmi	r0, r0
 8000e1c:	ea5f 0c00 	movs.w	ip, r0
 8000e20:	bf08      	it	eq
 8000e22:	4770      	bxeq	lr
 8000e24:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000e28:	4601      	mov	r1, r0
 8000e2a:	f04f 0000 	mov.w	r0, #0
 8000e2e:	e01c      	b.n	8000e6a <__aeabi_l2f+0x2a>

08000e30 <__aeabi_ul2f>:
 8000e30:	ea50 0201 	orrs.w	r2, r0, r1
 8000e34:	bf08      	it	eq
 8000e36:	4770      	bxeq	lr
 8000e38:	f04f 0300 	mov.w	r3, #0
 8000e3c:	e00a      	b.n	8000e54 <__aeabi_l2f+0x14>
 8000e3e:	bf00      	nop

08000e40 <__aeabi_l2f>:
 8000e40:	ea50 0201 	orrs.w	r2, r0, r1
 8000e44:	bf08      	it	eq
 8000e46:	4770      	bxeq	lr
 8000e48:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000e4c:	d502      	bpl.n	8000e54 <__aeabi_l2f+0x14>
 8000e4e:	4240      	negs	r0, r0
 8000e50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e54:	ea5f 0c01 	movs.w	ip, r1
 8000e58:	bf02      	ittt	eq
 8000e5a:	4684      	moveq	ip, r0
 8000e5c:	4601      	moveq	r1, r0
 8000e5e:	2000      	moveq	r0, #0
 8000e60:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e64:	bf08      	it	eq
 8000e66:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e6a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e6e:	fabc f28c 	clz	r2, ip
 8000e72:	3a08      	subs	r2, #8
 8000e74:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e78:	db10      	blt.n	8000e9c <__aeabi_l2f+0x5c>
 8000e7a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e7e:	4463      	add	r3, ip
 8000e80:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e84:	f1c2 0220 	rsb	r2, r2, #32
 8000e88:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e8c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e90:	eb43 0002 	adc.w	r0, r3, r2
 8000e94:	bf08      	it	eq
 8000e96:	f020 0001 	biceq.w	r0, r0, #1
 8000e9a:	4770      	bx	lr
 8000e9c:	f102 0220 	add.w	r2, r2, #32
 8000ea0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ea4:	f1c2 0220 	rsb	r2, r2, #32
 8000ea8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000eac:	fa21 f202 	lsr.w	r2, r1, r2
 8000eb0:	eb43 0002 	adc.w	r0, r3, r2
 8000eb4:	bf08      	it	eq
 8000eb6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000eba:	4770      	bx	lr

08000ebc <__aeabi_fmul>:
 8000ebc:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ec0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ec4:	bf1e      	ittt	ne
 8000ec6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eca:	ea92 0f0c 	teqne	r2, ip
 8000ece:	ea93 0f0c 	teqne	r3, ip
 8000ed2:	d06f      	beq.n	8000fb4 <__aeabi_fmul+0xf8>
 8000ed4:	441a      	add	r2, r3
 8000ed6:	ea80 0c01 	eor.w	ip, r0, r1
 8000eda:	0240      	lsls	r0, r0, #9
 8000edc:	bf18      	it	ne
 8000ede:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000ee2:	d01e      	beq.n	8000f22 <__aeabi_fmul+0x66>
 8000ee4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000ee8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000eec:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000ef0:	fba0 3101 	umull	r3, r1, r0, r1
 8000ef4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ef8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000efc:	bf3e      	ittt	cc
 8000efe:	0049      	lslcc	r1, r1, #1
 8000f00:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000f04:	005b      	lslcc	r3, r3, #1
 8000f06:	ea40 0001 	orr.w	r0, r0, r1
 8000f0a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000f0e:	2afd      	cmp	r2, #253	; 0xfd
 8000f10:	d81d      	bhi.n	8000f4e <__aeabi_fmul+0x92>
 8000f12:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000f16:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f1a:	bf08      	it	eq
 8000f1c:	f020 0001 	biceq.w	r0, r0, #1
 8000f20:	4770      	bx	lr
 8000f22:	f090 0f00 	teq	r0, #0
 8000f26:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f2a:	bf08      	it	eq
 8000f2c:	0249      	lsleq	r1, r1, #9
 8000f2e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f32:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000f36:	3a7f      	subs	r2, #127	; 0x7f
 8000f38:	bfc2      	ittt	gt
 8000f3a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f3e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f42:	4770      	bxgt	lr
 8000f44:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f48:	f04f 0300 	mov.w	r3, #0
 8000f4c:	3a01      	subs	r2, #1
 8000f4e:	dc5d      	bgt.n	800100c <__aeabi_fmul+0x150>
 8000f50:	f112 0f19 	cmn.w	r2, #25
 8000f54:	bfdc      	itt	le
 8000f56:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000f5a:	4770      	bxle	lr
 8000f5c:	f1c2 0200 	rsb	r2, r2, #0
 8000f60:	0041      	lsls	r1, r0, #1
 8000f62:	fa21 f102 	lsr.w	r1, r1, r2
 8000f66:	f1c2 0220 	rsb	r2, r2, #32
 8000f6a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f6e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f72:	f140 0000 	adc.w	r0, r0, #0
 8000f76:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f7a:	bf08      	it	eq
 8000f7c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f80:	4770      	bx	lr
 8000f82:	f092 0f00 	teq	r2, #0
 8000f86:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f8a:	bf02      	ittt	eq
 8000f8c:	0040      	lsleq	r0, r0, #1
 8000f8e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f92:	3a01      	subeq	r2, #1
 8000f94:	d0f9      	beq.n	8000f8a <__aeabi_fmul+0xce>
 8000f96:	ea40 000c 	orr.w	r0, r0, ip
 8000f9a:	f093 0f00 	teq	r3, #0
 8000f9e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fa2:	bf02      	ittt	eq
 8000fa4:	0049      	lsleq	r1, r1, #1
 8000fa6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000faa:	3b01      	subeq	r3, #1
 8000fac:	d0f9      	beq.n	8000fa2 <__aeabi_fmul+0xe6>
 8000fae:	ea41 010c 	orr.w	r1, r1, ip
 8000fb2:	e78f      	b.n	8000ed4 <__aeabi_fmul+0x18>
 8000fb4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fb8:	ea92 0f0c 	teq	r2, ip
 8000fbc:	bf18      	it	ne
 8000fbe:	ea93 0f0c 	teqne	r3, ip
 8000fc2:	d00a      	beq.n	8000fda <__aeabi_fmul+0x11e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1d8      	bne.n	8000f82 <__aeabi_fmul+0xc6>
 8000fd0:	ea80 0001 	eor.w	r0, r0, r1
 8000fd4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000fd8:	4770      	bx	lr
 8000fda:	f090 0f00 	teq	r0, #0
 8000fde:	bf17      	itett	ne
 8000fe0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000fe4:	4608      	moveq	r0, r1
 8000fe6:	f091 0f00 	teqne	r1, #0
 8000fea:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000fee:	d014      	beq.n	800101a <__aeabi_fmul+0x15e>
 8000ff0:	ea92 0f0c 	teq	r2, ip
 8000ff4:	d101      	bne.n	8000ffa <__aeabi_fmul+0x13e>
 8000ff6:	0242      	lsls	r2, r0, #9
 8000ff8:	d10f      	bne.n	800101a <__aeabi_fmul+0x15e>
 8000ffa:	ea93 0f0c 	teq	r3, ip
 8000ffe:	d103      	bne.n	8001008 <__aeabi_fmul+0x14c>
 8001000:	024b      	lsls	r3, r1, #9
 8001002:	bf18      	it	ne
 8001004:	4608      	movne	r0, r1
 8001006:	d108      	bne.n	800101a <__aeabi_fmul+0x15e>
 8001008:	ea80 0001 	eor.w	r0, r0, r1
 800100c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8001010:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8001014:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001018:	4770      	bx	lr
 800101a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800101e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8001022:	4770      	bx	lr

08001024 <__aeabi_fdiv>:
 8001024:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8001028:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800102c:	bf1e      	ittt	ne
 800102e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8001032:	ea92 0f0c 	teqne	r2, ip
 8001036:	ea93 0f0c 	teqne	r3, ip
 800103a:	d069      	beq.n	8001110 <__aeabi_fdiv+0xec>
 800103c:	eba2 0203 	sub.w	r2, r2, r3
 8001040:	ea80 0c01 	eor.w	ip, r0, r1
 8001044:	0249      	lsls	r1, r1, #9
 8001046:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800104a:	d037      	beq.n	80010bc <__aeabi_fdiv+0x98>
 800104c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001050:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8001054:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8001058:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800105c:	428b      	cmp	r3, r1
 800105e:	bf38      	it	cc
 8001060:	005b      	lslcc	r3, r3, #1
 8001062:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8001066:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800106a:	428b      	cmp	r3, r1
 800106c:	bf24      	itt	cs
 800106e:	1a5b      	subcs	r3, r3, r1
 8001070:	ea40 000c 	orrcs.w	r0, r0, ip
 8001074:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001078:	bf24      	itt	cs
 800107a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800107e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8001082:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8001086:	bf24      	itt	cs
 8001088:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800108c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001090:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001094:	bf24      	itt	cs
 8001096:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800109a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800109e:	011b      	lsls	r3, r3, #4
 80010a0:	bf18      	it	ne
 80010a2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 80010a6:	d1e0      	bne.n	800106a <__aeabi_fdiv+0x46>
 80010a8:	2afd      	cmp	r2, #253	; 0xfd
 80010aa:	f63f af50 	bhi.w	8000f4e <__aeabi_fmul+0x92>
 80010ae:	428b      	cmp	r3, r1
 80010b0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80010b4:	bf08      	it	eq
 80010b6:	f020 0001 	biceq.w	r0, r0, #1
 80010ba:	4770      	bx	lr
 80010bc:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80010c0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80010c4:	327f      	adds	r2, #127	; 0x7f
 80010c6:	bfc2      	ittt	gt
 80010c8:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80010cc:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80010d0:	4770      	bxgt	lr
 80010d2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80010d6:	f04f 0300 	mov.w	r3, #0
 80010da:	3a01      	subs	r2, #1
 80010dc:	e737      	b.n	8000f4e <__aeabi_fmul+0x92>
 80010de:	f092 0f00 	teq	r2, #0
 80010e2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80010e6:	bf02      	ittt	eq
 80010e8:	0040      	lsleq	r0, r0, #1
 80010ea:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80010ee:	3a01      	subeq	r2, #1
 80010f0:	d0f9      	beq.n	80010e6 <__aeabi_fdiv+0xc2>
 80010f2:	ea40 000c 	orr.w	r0, r0, ip
 80010f6:	f093 0f00 	teq	r3, #0
 80010fa:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80010fe:	bf02      	ittt	eq
 8001100:	0049      	lsleq	r1, r1, #1
 8001102:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8001106:	3b01      	subeq	r3, #1
 8001108:	d0f9      	beq.n	80010fe <__aeabi_fdiv+0xda>
 800110a:	ea41 010c 	orr.w	r1, r1, ip
 800110e:	e795      	b.n	800103c <__aeabi_fdiv+0x18>
 8001110:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001114:	ea92 0f0c 	teq	r2, ip
 8001118:	d108      	bne.n	800112c <__aeabi_fdiv+0x108>
 800111a:	0242      	lsls	r2, r0, #9
 800111c:	f47f af7d 	bne.w	800101a <__aeabi_fmul+0x15e>
 8001120:	ea93 0f0c 	teq	r3, ip
 8001124:	f47f af70 	bne.w	8001008 <__aeabi_fmul+0x14c>
 8001128:	4608      	mov	r0, r1
 800112a:	e776      	b.n	800101a <__aeabi_fmul+0x15e>
 800112c:	ea93 0f0c 	teq	r3, ip
 8001130:	d104      	bne.n	800113c <__aeabi_fdiv+0x118>
 8001132:	024b      	lsls	r3, r1, #9
 8001134:	f43f af4c 	beq.w	8000fd0 <__aeabi_fmul+0x114>
 8001138:	4608      	mov	r0, r1
 800113a:	e76e      	b.n	800101a <__aeabi_fmul+0x15e>
 800113c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001140:	bf18      	it	ne
 8001142:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001146:	d1ca      	bne.n	80010de <__aeabi_fdiv+0xba>
 8001148:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800114c:	f47f af5c 	bne.w	8001008 <__aeabi_fmul+0x14c>
 8001150:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001154:	f47f af3c 	bne.w	8000fd0 <__aeabi_fmul+0x114>
 8001158:	e75f      	b.n	800101a <__aeabi_fmul+0x15e>
 800115a:	bf00      	nop

0800115c <__aeabi_f2iz>:
 800115c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001160:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001164:	d30f      	bcc.n	8001186 <__aeabi_f2iz+0x2a>
 8001166:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800116a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800116e:	d90d      	bls.n	800118c <__aeabi_f2iz+0x30>
 8001170:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001174:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001178:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800117c:	fa23 f002 	lsr.w	r0, r3, r2
 8001180:	bf18      	it	ne
 8001182:	4240      	negne	r0, r0
 8001184:	4770      	bx	lr
 8001186:	f04f 0000 	mov.w	r0, #0
 800118a:	4770      	bx	lr
 800118c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001190:	d101      	bne.n	8001196 <__aeabi_f2iz+0x3a>
 8001192:	0242      	lsls	r2, r0, #9
 8001194:	d105      	bne.n	80011a2 <__aeabi_f2iz+0x46>
 8001196:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800119a:	bf08      	it	eq
 800119c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80011a0:	4770      	bx	lr
 80011a2:	f04f 0000 	mov.w	r0, #0
 80011a6:	4770      	bx	lr

080011a8 <__aeabi_ldivmod>:
 80011a8:	b97b      	cbnz	r3, 80011ca <__aeabi_ldivmod+0x22>
 80011aa:	b972      	cbnz	r2, 80011ca <__aeabi_ldivmod+0x22>
 80011ac:	2900      	cmp	r1, #0
 80011ae:	bfbe      	ittt	lt
 80011b0:	2000      	movlt	r0, #0
 80011b2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 80011b6:	e006      	blt.n	80011c6 <__aeabi_ldivmod+0x1e>
 80011b8:	bf08      	it	eq
 80011ba:	2800      	cmpeq	r0, #0
 80011bc:	bf1c      	itt	ne
 80011be:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 80011c2:	f04f 30ff 	movne.w	r0, #4294967295
 80011c6:	f000 b9c5 	b.w	8001554 <__aeabi_idiv0>
 80011ca:	f1ad 0c08 	sub.w	ip, sp, #8
 80011ce:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80011d2:	2900      	cmp	r1, #0
 80011d4:	db09      	blt.n	80011ea <__aeabi_ldivmod+0x42>
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	db1a      	blt.n	8001210 <__aeabi_ldivmod+0x68>
 80011da:	f000 f84d 	bl	8001278 <__udivmoddi4>
 80011de:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011e2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011e6:	b004      	add	sp, #16
 80011e8:	4770      	bx	lr
 80011ea:	4240      	negs	r0, r0
 80011ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	db1b      	blt.n	800122c <__aeabi_ldivmod+0x84>
 80011f4:	f000 f840 	bl	8001278 <__udivmoddi4>
 80011f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001200:	b004      	add	sp, #16
 8001202:	4240      	negs	r0, r0
 8001204:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001208:	4252      	negs	r2, r2
 800120a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800120e:	4770      	bx	lr
 8001210:	4252      	negs	r2, r2
 8001212:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001216:	f000 f82f 	bl	8001278 <__udivmoddi4>
 800121a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800121e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001222:	b004      	add	sp, #16
 8001224:	4240      	negs	r0, r0
 8001226:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800122a:	4770      	bx	lr
 800122c:	4252      	negs	r2, r2
 800122e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001232:	f000 f821 	bl	8001278 <__udivmoddi4>
 8001236:	f8dd e004 	ldr.w	lr, [sp, #4]
 800123a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800123e:	b004      	add	sp, #16
 8001240:	4252      	negs	r2, r2
 8001242:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001246:	4770      	bx	lr

08001248 <__aeabi_uldivmod>:
 8001248:	b953      	cbnz	r3, 8001260 <__aeabi_uldivmod+0x18>
 800124a:	b94a      	cbnz	r2, 8001260 <__aeabi_uldivmod+0x18>
 800124c:	2900      	cmp	r1, #0
 800124e:	bf08      	it	eq
 8001250:	2800      	cmpeq	r0, #0
 8001252:	bf1c      	itt	ne
 8001254:	f04f 31ff 	movne.w	r1, #4294967295
 8001258:	f04f 30ff 	movne.w	r0, #4294967295
 800125c:	f000 b97a 	b.w	8001554 <__aeabi_idiv0>
 8001260:	f1ad 0c08 	sub.w	ip, sp, #8
 8001264:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001268:	f000 f806 	bl	8001278 <__udivmoddi4>
 800126c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001270:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001274:	b004      	add	sp, #16
 8001276:	4770      	bx	lr

08001278 <__udivmoddi4>:
 8001278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800127c:	468c      	mov	ip, r1
 800127e:	460d      	mov	r5, r1
 8001280:	4604      	mov	r4, r0
 8001282:	9e08      	ldr	r6, [sp, #32]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d151      	bne.n	800132c <__udivmoddi4+0xb4>
 8001288:	428a      	cmp	r2, r1
 800128a:	4617      	mov	r7, r2
 800128c:	d96d      	bls.n	800136a <__udivmoddi4+0xf2>
 800128e:	fab2 fe82 	clz	lr, r2
 8001292:	f1be 0f00 	cmp.w	lr, #0
 8001296:	d00b      	beq.n	80012b0 <__udivmoddi4+0x38>
 8001298:	f1ce 0c20 	rsb	ip, lr, #32
 800129c:	fa01 f50e 	lsl.w	r5, r1, lr
 80012a0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80012a4:	fa02 f70e 	lsl.w	r7, r2, lr
 80012a8:	ea4c 0c05 	orr.w	ip, ip, r5
 80012ac:	fa00 f40e 	lsl.w	r4, r0, lr
 80012b0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80012b4:	0c25      	lsrs	r5, r4, #16
 80012b6:	fbbc f8fa 	udiv	r8, ip, sl
 80012ba:	fa1f f987 	uxth.w	r9, r7
 80012be:	fb0a cc18 	mls	ip, sl, r8, ip
 80012c2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80012c6:	fb08 f309 	mul.w	r3, r8, r9
 80012ca:	42ab      	cmp	r3, r5
 80012cc:	d90a      	bls.n	80012e4 <__udivmoddi4+0x6c>
 80012ce:	19ed      	adds	r5, r5, r7
 80012d0:	f108 32ff 	add.w	r2, r8, #4294967295
 80012d4:	f080 8123 	bcs.w	800151e <__udivmoddi4+0x2a6>
 80012d8:	42ab      	cmp	r3, r5
 80012da:	f240 8120 	bls.w	800151e <__udivmoddi4+0x2a6>
 80012de:	f1a8 0802 	sub.w	r8, r8, #2
 80012e2:	443d      	add	r5, r7
 80012e4:	1aed      	subs	r5, r5, r3
 80012e6:	b2a4      	uxth	r4, r4
 80012e8:	fbb5 f0fa 	udiv	r0, r5, sl
 80012ec:	fb0a 5510 	mls	r5, sl, r0, r5
 80012f0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80012f4:	fb00 f909 	mul.w	r9, r0, r9
 80012f8:	45a1      	cmp	r9, r4
 80012fa:	d909      	bls.n	8001310 <__udivmoddi4+0x98>
 80012fc:	19e4      	adds	r4, r4, r7
 80012fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8001302:	f080 810a 	bcs.w	800151a <__udivmoddi4+0x2a2>
 8001306:	45a1      	cmp	r9, r4
 8001308:	f240 8107 	bls.w	800151a <__udivmoddi4+0x2a2>
 800130c:	3802      	subs	r0, #2
 800130e:	443c      	add	r4, r7
 8001310:	eba4 0409 	sub.w	r4, r4, r9
 8001314:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8001318:	2100      	movs	r1, #0
 800131a:	2e00      	cmp	r6, #0
 800131c:	d061      	beq.n	80013e2 <__udivmoddi4+0x16a>
 800131e:	fa24 f40e 	lsr.w	r4, r4, lr
 8001322:	2300      	movs	r3, #0
 8001324:	6034      	str	r4, [r6, #0]
 8001326:	6073      	str	r3, [r6, #4]
 8001328:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800132c:	428b      	cmp	r3, r1
 800132e:	d907      	bls.n	8001340 <__udivmoddi4+0xc8>
 8001330:	2e00      	cmp	r6, #0
 8001332:	d054      	beq.n	80013de <__udivmoddi4+0x166>
 8001334:	2100      	movs	r1, #0
 8001336:	e886 0021 	stmia.w	r6, {r0, r5}
 800133a:	4608      	mov	r0, r1
 800133c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001340:	fab3 f183 	clz	r1, r3
 8001344:	2900      	cmp	r1, #0
 8001346:	f040 808e 	bne.w	8001466 <__udivmoddi4+0x1ee>
 800134a:	42ab      	cmp	r3, r5
 800134c:	d302      	bcc.n	8001354 <__udivmoddi4+0xdc>
 800134e:	4282      	cmp	r2, r0
 8001350:	f200 80fa 	bhi.w	8001548 <__udivmoddi4+0x2d0>
 8001354:	1a84      	subs	r4, r0, r2
 8001356:	eb65 0503 	sbc.w	r5, r5, r3
 800135a:	2001      	movs	r0, #1
 800135c:	46ac      	mov	ip, r5
 800135e:	2e00      	cmp	r6, #0
 8001360:	d03f      	beq.n	80013e2 <__udivmoddi4+0x16a>
 8001362:	e886 1010 	stmia.w	r6, {r4, ip}
 8001366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800136a:	b912      	cbnz	r2, 8001372 <__udivmoddi4+0xfa>
 800136c:	2701      	movs	r7, #1
 800136e:	fbb7 f7f2 	udiv	r7, r7, r2
 8001372:	fab7 fe87 	clz	lr, r7
 8001376:	f1be 0f00 	cmp.w	lr, #0
 800137a:	d134      	bne.n	80013e6 <__udivmoddi4+0x16e>
 800137c:	1beb      	subs	r3, r5, r7
 800137e:	0c3a      	lsrs	r2, r7, #16
 8001380:	fa1f fc87 	uxth.w	ip, r7
 8001384:	2101      	movs	r1, #1
 8001386:	fbb3 f8f2 	udiv	r8, r3, r2
 800138a:	0c25      	lsrs	r5, r4, #16
 800138c:	fb02 3318 	mls	r3, r2, r8, r3
 8001390:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8001394:	fb0c f308 	mul.w	r3, ip, r8
 8001398:	42ab      	cmp	r3, r5
 800139a:	d907      	bls.n	80013ac <__udivmoddi4+0x134>
 800139c:	19ed      	adds	r5, r5, r7
 800139e:	f108 30ff 	add.w	r0, r8, #4294967295
 80013a2:	d202      	bcs.n	80013aa <__udivmoddi4+0x132>
 80013a4:	42ab      	cmp	r3, r5
 80013a6:	f200 80d1 	bhi.w	800154c <__udivmoddi4+0x2d4>
 80013aa:	4680      	mov	r8, r0
 80013ac:	1aed      	subs	r5, r5, r3
 80013ae:	b2a3      	uxth	r3, r4
 80013b0:	fbb5 f0f2 	udiv	r0, r5, r2
 80013b4:	fb02 5510 	mls	r5, r2, r0, r5
 80013b8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80013bc:	fb0c fc00 	mul.w	ip, ip, r0
 80013c0:	45a4      	cmp	ip, r4
 80013c2:	d907      	bls.n	80013d4 <__udivmoddi4+0x15c>
 80013c4:	19e4      	adds	r4, r4, r7
 80013c6:	f100 33ff 	add.w	r3, r0, #4294967295
 80013ca:	d202      	bcs.n	80013d2 <__udivmoddi4+0x15a>
 80013cc:	45a4      	cmp	ip, r4
 80013ce:	f200 80b8 	bhi.w	8001542 <__udivmoddi4+0x2ca>
 80013d2:	4618      	mov	r0, r3
 80013d4:	eba4 040c 	sub.w	r4, r4, ip
 80013d8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80013dc:	e79d      	b.n	800131a <__udivmoddi4+0xa2>
 80013de:	4631      	mov	r1, r6
 80013e0:	4630      	mov	r0, r6
 80013e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80013e6:	f1ce 0420 	rsb	r4, lr, #32
 80013ea:	fa05 f30e 	lsl.w	r3, r5, lr
 80013ee:	fa07 f70e 	lsl.w	r7, r7, lr
 80013f2:	fa20 f804 	lsr.w	r8, r0, r4
 80013f6:	0c3a      	lsrs	r2, r7, #16
 80013f8:	fa25 f404 	lsr.w	r4, r5, r4
 80013fc:	ea48 0803 	orr.w	r8, r8, r3
 8001400:	fbb4 f1f2 	udiv	r1, r4, r2
 8001404:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8001408:	fb02 4411 	mls	r4, r2, r1, r4
 800140c:	fa1f fc87 	uxth.w	ip, r7
 8001410:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8001414:	fb01 f30c 	mul.w	r3, r1, ip
 8001418:	42ab      	cmp	r3, r5
 800141a:	fa00 f40e 	lsl.w	r4, r0, lr
 800141e:	d909      	bls.n	8001434 <__udivmoddi4+0x1bc>
 8001420:	19ed      	adds	r5, r5, r7
 8001422:	f101 30ff 	add.w	r0, r1, #4294967295
 8001426:	f080 808a 	bcs.w	800153e <__udivmoddi4+0x2c6>
 800142a:	42ab      	cmp	r3, r5
 800142c:	f240 8087 	bls.w	800153e <__udivmoddi4+0x2c6>
 8001430:	3902      	subs	r1, #2
 8001432:	443d      	add	r5, r7
 8001434:	1aeb      	subs	r3, r5, r3
 8001436:	fa1f f588 	uxth.w	r5, r8
 800143a:	fbb3 f0f2 	udiv	r0, r3, r2
 800143e:	fb02 3310 	mls	r3, r2, r0, r3
 8001442:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8001446:	fb00 f30c 	mul.w	r3, r0, ip
 800144a:	42ab      	cmp	r3, r5
 800144c:	d907      	bls.n	800145e <__udivmoddi4+0x1e6>
 800144e:	19ed      	adds	r5, r5, r7
 8001450:	f100 38ff 	add.w	r8, r0, #4294967295
 8001454:	d26f      	bcs.n	8001536 <__udivmoddi4+0x2be>
 8001456:	42ab      	cmp	r3, r5
 8001458:	d96d      	bls.n	8001536 <__udivmoddi4+0x2be>
 800145a:	3802      	subs	r0, #2
 800145c:	443d      	add	r5, r7
 800145e:	1aeb      	subs	r3, r5, r3
 8001460:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8001464:	e78f      	b.n	8001386 <__udivmoddi4+0x10e>
 8001466:	f1c1 0720 	rsb	r7, r1, #32
 800146a:	fa22 f807 	lsr.w	r8, r2, r7
 800146e:	408b      	lsls	r3, r1
 8001470:	fa05 f401 	lsl.w	r4, r5, r1
 8001474:	ea48 0303 	orr.w	r3, r8, r3
 8001478:	fa20 fe07 	lsr.w	lr, r0, r7
 800147c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8001480:	40fd      	lsrs	r5, r7
 8001482:	ea4e 0e04 	orr.w	lr, lr, r4
 8001486:	fbb5 f9fc 	udiv	r9, r5, ip
 800148a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800148e:	fb0c 5519 	mls	r5, ip, r9, r5
 8001492:	fa1f f883 	uxth.w	r8, r3
 8001496:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800149a:	fb09 f408 	mul.w	r4, r9, r8
 800149e:	42ac      	cmp	r4, r5
 80014a0:	fa02 f201 	lsl.w	r2, r2, r1
 80014a4:	fa00 fa01 	lsl.w	sl, r0, r1
 80014a8:	d908      	bls.n	80014bc <__udivmoddi4+0x244>
 80014aa:	18ed      	adds	r5, r5, r3
 80014ac:	f109 30ff 	add.w	r0, r9, #4294967295
 80014b0:	d243      	bcs.n	800153a <__udivmoddi4+0x2c2>
 80014b2:	42ac      	cmp	r4, r5
 80014b4:	d941      	bls.n	800153a <__udivmoddi4+0x2c2>
 80014b6:	f1a9 0902 	sub.w	r9, r9, #2
 80014ba:	441d      	add	r5, r3
 80014bc:	1b2d      	subs	r5, r5, r4
 80014be:	fa1f fe8e 	uxth.w	lr, lr
 80014c2:	fbb5 f0fc 	udiv	r0, r5, ip
 80014c6:	fb0c 5510 	mls	r5, ip, r0, r5
 80014ca:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80014ce:	fb00 f808 	mul.w	r8, r0, r8
 80014d2:	45a0      	cmp	r8, r4
 80014d4:	d907      	bls.n	80014e6 <__udivmoddi4+0x26e>
 80014d6:	18e4      	adds	r4, r4, r3
 80014d8:	f100 35ff 	add.w	r5, r0, #4294967295
 80014dc:	d229      	bcs.n	8001532 <__udivmoddi4+0x2ba>
 80014de:	45a0      	cmp	r8, r4
 80014e0:	d927      	bls.n	8001532 <__udivmoddi4+0x2ba>
 80014e2:	3802      	subs	r0, #2
 80014e4:	441c      	add	r4, r3
 80014e6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80014ea:	eba4 0408 	sub.w	r4, r4, r8
 80014ee:	fba0 8902 	umull	r8, r9, r0, r2
 80014f2:	454c      	cmp	r4, r9
 80014f4:	46c6      	mov	lr, r8
 80014f6:	464d      	mov	r5, r9
 80014f8:	d315      	bcc.n	8001526 <__udivmoddi4+0x2ae>
 80014fa:	d012      	beq.n	8001522 <__udivmoddi4+0x2aa>
 80014fc:	b156      	cbz	r6, 8001514 <__udivmoddi4+0x29c>
 80014fe:	ebba 030e 	subs.w	r3, sl, lr
 8001502:	eb64 0405 	sbc.w	r4, r4, r5
 8001506:	fa04 f707 	lsl.w	r7, r4, r7
 800150a:	40cb      	lsrs	r3, r1
 800150c:	431f      	orrs	r7, r3
 800150e:	40cc      	lsrs	r4, r1
 8001510:	6037      	str	r7, [r6, #0]
 8001512:	6074      	str	r4, [r6, #4]
 8001514:	2100      	movs	r1, #0
 8001516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800151a:	4618      	mov	r0, r3
 800151c:	e6f8      	b.n	8001310 <__udivmoddi4+0x98>
 800151e:	4690      	mov	r8, r2
 8001520:	e6e0      	b.n	80012e4 <__udivmoddi4+0x6c>
 8001522:	45c2      	cmp	sl, r8
 8001524:	d2ea      	bcs.n	80014fc <__udivmoddi4+0x284>
 8001526:	ebb8 0e02 	subs.w	lr, r8, r2
 800152a:	eb69 0503 	sbc.w	r5, r9, r3
 800152e:	3801      	subs	r0, #1
 8001530:	e7e4      	b.n	80014fc <__udivmoddi4+0x284>
 8001532:	4628      	mov	r0, r5
 8001534:	e7d7      	b.n	80014e6 <__udivmoddi4+0x26e>
 8001536:	4640      	mov	r0, r8
 8001538:	e791      	b.n	800145e <__udivmoddi4+0x1e6>
 800153a:	4681      	mov	r9, r0
 800153c:	e7be      	b.n	80014bc <__udivmoddi4+0x244>
 800153e:	4601      	mov	r1, r0
 8001540:	e778      	b.n	8001434 <__udivmoddi4+0x1bc>
 8001542:	3802      	subs	r0, #2
 8001544:	443c      	add	r4, r7
 8001546:	e745      	b.n	80013d4 <__udivmoddi4+0x15c>
 8001548:	4608      	mov	r0, r1
 800154a:	e708      	b.n	800135e <__udivmoddi4+0xe6>
 800154c:	f1a8 0802 	sub.w	r8, r8, #2
 8001550:	443d      	add	r5, r7
 8001552:	e72b      	b.n	80013ac <__udivmoddi4+0x134>

08001554 <__aeabi_idiv0>:
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop

08001558 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800155e:	2300      	movs	r3, #0
 8001560:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001562:	4a0c      	ldr	r2, [pc, #48]	; (8001594 <HAL_Init+0x3c>)
 8001564:	4b0b      	ldr	r3, [pc, #44]	; (8001594 <HAL_Init+0x3c>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800156c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800156e:	2003      	movs	r0, #3
 8001570:	f000 f9b4 	bl	80018dc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001574:	2000      	movs	r0, #0
 8001576:	f000 f80f 	bl	8001598 <HAL_InitTick>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d002      	beq.n	8001586 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001580:	2301      	movs	r3, #1
 8001582:	71fb      	strb	r3, [r7, #7]
 8001584:	e001      	b.n	800158a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001586:	f00e f997 	bl	800f8b8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800158a:	79fb      	ldrb	r3, [r7, #7]
}
 800158c:	4618      	mov	r0, r3
 800158e:	3708      	adds	r7, #8
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	40022000 	.word	0x40022000

08001598 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b084      	sub	sp, #16
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80015a0:	2300      	movs	r3, #0
 80015a2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80015a4:	4b16      	ldr	r3, [pc, #88]	; (8001600 <HAL_InitTick+0x68>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d022      	beq.n	80015f2 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80015ac:	4b15      	ldr	r3, [pc, #84]	; (8001604 <HAL_InitTick+0x6c>)
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	4b13      	ldr	r3, [pc, #76]	; (8001600 <HAL_InitTick+0x68>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80015b8:	fbb1 f3f3 	udiv	r3, r1, r3
 80015bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80015c0:	4618      	mov	r0, r3
 80015c2:	f000 f9d4 	bl	800196e <HAL_SYSTICK_Config>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d10f      	bne.n	80015ec <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2b0f      	cmp	r3, #15
 80015d0:	d809      	bhi.n	80015e6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015d2:	2200      	movs	r2, #0
 80015d4:	6879      	ldr	r1, [r7, #4]
 80015d6:	f04f 30ff 	mov.w	r0, #4294967295
 80015da:	f000 f98a 	bl	80018f2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80015de:	4a0a      	ldr	r2, [pc, #40]	; (8001608 <HAL_InitTick+0x70>)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	6013      	str	r3, [r2, #0]
 80015e4:	e007      	b.n	80015f6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80015e6:	2301      	movs	r3, #1
 80015e8:	73fb      	strb	r3, [r7, #15]
 80015ea:	e004      	b.n	80015f6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80015ec:	2301      	movs	r3, #1
 80015ee:	73fb      	strb	r3, [r7, #15]
 80015f0:	e001      	b.n	80015f6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80015f2:	2301      	movs	r3, #1
 80015f4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80015f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	3710      	adds	r7, #16
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	20000004 	.word	0x20000004
 8001604:	20000010 	.word	0x20000010
 8001608:	20000000 	.word	0x20000000

0800160c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001610:	4b05      	ldr	r3, [pc, #20]	; (8001628 <HAL_IncTick+0x1c>)
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	4b05      	ldr	r3, [pc, #20]	; (800162c <HAL_IncTick+0x20>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4413      	add	r3, r2
 800161a:	4a03      	ldr	r2, [pc, #12]	; (8001628 <HAL_IncTick+0x1c>)
 800161c:	6013      	str	r3, [r2, #0]
}
 800161e:	bf00      	nop
 8001620:	46bd      	mov	sp, r7
 8001622:	bc80      	pop	{r7}
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	20000988 	.word	0x20000988
 800162c:	20000004 	.word	0x20000004

08001630 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  return uwTick;
 8001634:	4b02      	ldr	r3, [pc, #8]	; (8001640 <HAL_GetTick+0x10>)
 8001636:	681b      	ldr	r3, [r3, #0]
}
 8001638:	4618      	mov	r0, r3
 800163a:	46bd      	mov	sp, r7
 800163c:	bc80      	pop	{r7}
 800163e:	4770      	bx	lr
 8001640:	20000988 	.word	0x20000988

08001644 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800164c:	f7ff fff0 	bl	8001630 <HAL_GetTick>
 8001650:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	f1b3 3fff 	cmp.w	r3, #4294967295
 800165c:	d004      	beq.n	8001668 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800165e:	4b09      	ldr	r3, [pc, #36]	; (8001684 <HAL_Delay+0x40>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	68fa      	ldr	r2, [r7, #12]
 8001664:	4413      	add	r3, r2
 8001666:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001668:	bf00      	nop
 800166a:	f7ff ffe1 	bl	8001630 <HAL_GetTick>
 800166e:	4602      	mov	r2, r0
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	1ad2      	subs	r2, r2, r3
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	429a      	cmp	r2, r3
 8001678:	d3f7      	bcc.n	800166a <HAL_Delay+0x26>
  {
  }
}
 800167a:	bf00      	nop
 800167c:	3710      	adds	r7, #16
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	20000004 	.word	0x20000004

08001688 <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP0/STOP1/STOP2 modes.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 800168c:	4a04      	ldr	r2, [pc, #16]	; (80016a0 <HAL_DBGMCU_EnableDBGStopMode+0x18>)
 800168e:	4b04      	ldr	r3, [pc, #16]	; (80016a0 <HAL_DBGMCU_EnableDBGStopMode+0x18>)
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	f043 0302 	orr.w	r3, r3, #2
 8001696:	6053      	str	r3, [r2, #4]
}
 8001698:	bf00      	nop
 800169a:	46bd      	mov	sp, r7
 800169c:	bc80      	pop	{r7}
 800169e:	4770      	bx	lr
 80016a0:	e0042000 	.word	0xe0042000

080016a4 <HAL_DBGMCU_EnableDBGStandbyMode>:
/**
  * @brief  Enable the Debug Module during STANDBY mode.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 80016a8:	4a04      	ldr	r2, [pc, #16]	; (80016bc <HAL_DBGMCU_EnableDBGStandbyMode+0x18>)
 80016aa:	4b04      	ldr	r3, [pc, #16]	; (80016bc <HAL_DBGMCU_EnableDBGStandbyMode+0x18>)
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	f043 0304 	orr.w	r3, r3, #4
 80016b2:	6053      	str	r3, [r2, #4]
}
 80016b4:	bf00      	nop
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bc80      	pop	{r7}
 80016ba:	4770      	bx	lr
 80016bc:	e0042000 	.word	0xe0042000

080016c0 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b085      	sub	sp, #20
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	f003 0307 	and.w	r3, r3, #7
 80016ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016d0:	4b0c      	ldr	r3, [pc, #48]	; (8001704 <NVIC_SetPriorityGrouping+0x44>)
 80016d2:	68db      	ldr	r3, [r3, #12]
 80016d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016d6:	68ba      	ldr	r2, [r7, #8]
 80016d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80016dc:	4013      	ands	r3, r2
 80016de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016e4:	68bb      	ldr	r3, [r7, #8]
 80016e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016f2:	4a04      	ldr	r2, [pc, #16]	; (8001704 <NVIC_SetPriorityGrouping+0x44>)
 80016f4:	68bb      	ldr	r3, [r7, #8]
 80016f6:	60d3      	str	r3, [r2, #12]
}
 80016f8:	bf00      	nop
 80016fa:	3714      	adds	r7, #20
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bc80      	pop	{r7}
 8001700:	4770      	bx	lr
 8001702:	bf00      	nop
 8001704:	e000ed00 	.word	0xe000ed00

08001708 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800170c:	4b04      	ldr	r3, [pc, #16]	; (8001720 <NVIC_GetPriorityGrouping+0x18>)
 800170e:	68db      	ldr	r3, [r3, #12]
 8001710:	0a1b      	lsrs	r3, r3, #8
 8001712:	f003 0307 	and.w	r3, r3, #7
}
 8001716:	4618      	mov	r0, r3
 8001718:	46bd      	mov	sp, r7
 800171a:	bc80      	pop	{r7}
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	e000ed00 	.word	0xe000ed00

08001724 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	4603      	mov	r3, r0
 800172c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800172e:	4908      	ldr	r1, [pc, #32]	; (8001750 <NVIC_EnableIRQ+0x2c>)
 8001730:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001734:	095b      	lsrs	r3, r3, #5
 8001736:	79fa      	ldrb	r2, [r7, #7]
 8001738:	f002 021f 	and.w	r2, r2, #31
 800173c:	2001      	movs	r0, #1
 800173e:	fa00 f202 	lsl.w	r2, r0, r2
 8001742:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001746:	bf00      	nop
 8001748:	370c      	adds	r7, #12
 800174a:	46bd      	mov	sp, r7
 800174c:	bc80      	pop	{r7}
 800174e:	4770      	bx	lr
 8001750:	e000e100 	.word	0xe000e100

08001754 <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	4603      	mov	r3, r0
 800175c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800175e:	4909      	ldr	r1, [pc, #36]	; (8001784 <NVIC_DisableIRQ+0x30>)
 8001760:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001764:	095b      	lsrs	r3, r3, #5
 8001766:	79fa      	ldrb	r2, [r7, #7]
 8001768:	f002 021f 	and.w	r2, r2, #31
 800176c:	2001      	movs	r0, #1
 800176e:	fa00 f202 	lsl.w	r2, r0, r2
 8001772:	3320      	adds	r3, #32
 8001774:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001778:	bf00      	nop
 800177a:	370c      	adds	r7, #12
 800177c:	46bd      	mov	sp, r7
 800177e:	bc80      	pop	{r7}
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop
 8001784:	e000e100 	.word	0xe000e100

08001788 <NVIC_ClearPendingIRQ>:
  \brief   Clear Pending Interrupt
  \details Clears the pending bit of an external interrupt.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	4603      	mov	r3, r0
 8001790:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001792:	4909      	ldr	r1, [pc, #36]	; (80017b8 <NVIC_ClearPendingIRQ+0x30>)
 8001794:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001798:	095b      	lsrs	r3, r3, #5
 800179a:	79fa      	ldrb	r2, [r7, #7]
 800179c:	f002 021f 	and.w	r2, r2, #31
 80017a0:	2001      	movs	r0, #1
 80017a2:	fa00 f202 	lsl.w	r2, r0, r2
 80017a6:	3360      	adds	r3, #96	; 0x60
 80017a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80017ac:	bf00      	nop
 80017ae:	370c      	adds	r7, #12
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bc80      	pop	{r7}
 80017b4:	4770      	bx	lr
 80017b6:	bf00      	nop
 80017b8:	e000e100 	.word	0xe000e100

080017bc <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017bc:	b480      	push	{r7}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	4603      	mov	r3, r0
 80017c4:	6039      	str	r1, [r7, #0]
 80017c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80017c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	da0b      	bge.n	80017e8 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017d0:	490d      	ldr	r1, [pc, #52]	; (8001808 <NVIC_SetPriority+0x4c>)
 80017d2:	79fb      	ldrb	r3, [r7, #7]
 80017d4:	f003 030f 	and.w	r3, r3, #15
 80017d8:	3b04      	subs	r3, #4
 80017da:	683a      	ldr	r2, [r7, #0]
 80017dc:	b2d2      	uxtb	r2, r2
 80017de:	0112      	lsls	r2, r2, #4
 80017e0:	b2d2      	uxtb	r2, r2
 80017e2:	440b      	add	r3, r1
 80017e4:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017e6:	e009      	b.n	80017fc <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017e8:	4908      	ldr	r1, [pc, #32]	; (800180c <NVIC_SetPriority+0x50>)
 80017ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ee:	683a      	ldr	r2, [r7, #0]
 80017f0:	b2d2      	uxtb	r2, r2
 80017f2:	0112      	lsls	r2, r2, #4
 80017f4:	b2d2      	uxtb	r2, r2
 80017f6:	440b      	add	r3, r1
 80017f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80017fc:	bf00      	nop
 80017fe:	370c      	adds	r7, #12
 8001800:	46bd      	mov	sp, r7
 8001802:	bc80      	pop	{r7}
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	e000ed00 	.word	0xe000ed00
 800180c:	e000e100 	.word	0xe000e100

08001810 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001810:	b480      	push	{r7}
 8001812:	b089      	sub	sp, #36	; 0x24
 8001814:	af00      	add	r7, sp, #0
 8001816:	60f8      	str	r0, [r7, #12]
 8001818:	60b9      	str	r1, [r7, #8]
 800181a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	f003 0307 	and.w	r3, r3, #7
 8001822:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001824:	69fb      	ldr	r3, [r7, #28]
 8001826:	f1c3 0307 	rsb	r3, r3, #7
 800182a:	2b04      	cmp	r3, #4
 800182c:	bf28      	it	cs
 800182e:	2304      	movcs	r3, #4
 8001830:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	3304      	adds	r3, #4
 8001836:	2b06      	cmp	r3, #6
 8001838:	d902      	bls.n	8001840 <NVIC_EncodePriority+0x30>
 800183a:	69fb      	ldr	r3, [r7, #28]
 800183c:	3b03      	subs	r3, #3
 800183e:	e000      	b.n	8001842 <NVIC_EncodePriority+0x32>
 8001840:	2300      	movs	r3, #0
 8001842:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001844:	2201      	movs	r2, #1
 8001846:	69bb      	ldr	r3, [r7, #24]
 8001848:	fa02 f303 	lsl.w	r3, r2, r3
 800184c:	1e5a      	subs	r2, r3, #1
 800184e:	68bb      	ldr	r3, [r7, #8]
 8001850:	401a      	ands	r2, r3
 8001852:	697b      	ldr	r3, [r7, #20]
 8001854:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001856:	2101      	movs	r1, #1
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	fa01 f303 	lsl.w	r3, r1, r3
 800185e:	1e59      	subs	r1, r3, #1
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001864:	4313      	orrs	r3, r2
         );
}
 8001866:	4618      	mov	r0, r3
 8001868:	3724      	adds	r7, #36	; 0x24
 800186a:	46bd      	mov	sp, r7
 800186c:	bc80      	pop	{r7}
 800186e:	4770      	bx	lr

08001870 <NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001874:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001878:	4905      	ldr	r1, [pc, #20]	; (8001890 <NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800187a:	4b05      	ldr	r3, [pc, #20]	; (8001890 <NVIC_SystemReset+0x20>)
 800187c:	68db      	ldr	r3, [r3, #12]
 800187e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001882:	4b04      	ldr	r3, [pc, #16]	; (8001894 <NVIC_SystemReset+0x24>)
 8001884:	4313      	orrs	r3, r2
 8001886:	60cb      	str	r3, [r1, #12]
 8001888:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("nop");
 800188c:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800188e:	e7fd      	b.n	800188c <NVIC_SystemReset+0x1c>
 8001890:	e000ed00 	.word	0xe000ed00
 8001894:	05fa0004 	.word	0x05fa0004

08001898 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	3b01      	subs	r3, #1
 80018a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018a8:	d301      	bcc.n	80018ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018aa:	2301      	movs	r3, #1
 80018ac:	e00f      	b.n	80018ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018ae:	4a0a      	ldr	r2, [pc, #40]	; (80018d8 <SysTick_Config+0x40>)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	3b01      	subs	r3, #1
 80018b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018b6:	210f      	movs	r1, #15
 80018b8:	f04f 30ff 	mov.w	r0, #4294967295
 80018bc:	f7ff ff7e 	bl	80017bc <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018c0:	4b05      	ldr	r3, [pc, #20]	; (80018d8 <SysTick_Config+0x40>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018c6:	4b04      	ldr	r3, [pc, #16]	; (80018d8 <SysTick_Config+0x40>)
 80018c8:	2207      	movs	r2, #7
 80018ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018cc:	2300      	movs	r3, #0
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	e000e010 	.word	0xe000e010

080018dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018e4:	6878      	ldr	r0, [r7, #4]
 80018e6:	f7ff feeb 	bl	80016c0 <NVIC_SetPriorityGrouping>
}
 80018ea:	bf00      	nop
 80018ec:	3708      	adds	r7, #8
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}

080018f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018f2:	b580      	push	{r7, lr}
 80018f4:	b086      	sub	sp, #24
 80018f6:	af00      	add	r7, sp, #0
 80018f8:	4603      	mov	r3, r0
 80018fa:	60b9      	str	r1, [r7, #8]
 80018fc:	607a      	str	r2, [r7, #4]
 80018fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001900:	2300      	movs	r3, #0
 8001902:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001904:	f7ff ff00 	bl	8001708 <NVIC_GetPriorityGrouping>
 8001908:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800190a:	687a      	ldr	r2, [r7, #4]
 800190c:	68b9      	ldr	r1, [r7, #8]
 800190e:	6978      	ldr	r0, [r7, #20]
 8001910:	f7ff ff7e 	bl	8001810 <NVIC_EncodePriority>
 8001914:	4602      	mov	r2, r0
 8001916:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800191a:	4611      	mov	r1, r2
 800191c:	4618      	mov	r0, r3
 800191e:	f7ff ff4d 	bl	80017bc <NVIC_SetPriority>
}
 8001922:	bf00      	nop
 8001924:	3718      	adds	r7, #24
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}

0800192a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800192a:	b580      	push	{r7, lr}
 800192c:	b082      	sub	sp, #8
 800192e:	af00      	add	r7, sp, #0
 8001930:	4603      	mov	r3, r0
 8001932:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001934:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001938:	4618      	mov	r0, r3
 800193a:	f7ff fef3 	bl	8001724 <NVIC_EnableIRQ>
}
 800193e:	bf00      	nop
 8001940:	3708      	adds	r7, #8
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}

08001946 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001946:	b580      	push	{r7, lr}
 8001948:	b082      	sub	sp, #8
 800194a:	af00      	add	r7, sp, #0
 800194c:	4603      	mov	r3, r0
 800194e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001950:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001954:	4618      	mov	r0, r3
 8001956:	f7ff fefd 	bl	8001754 <NVIC_DisableIRQ>
}
 800195a:	bf00      	nop
 800195c:	3708      	adds	r7, #8
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}

08001962 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8001962:	b580      	push	{r7, lr}
 8001964:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8001966:	f7ff ff83 	bl	8001870 <NVIC_SystemReset>
}
 800196a:	bf00      	nop
 800196c:	bd80      	pop	{r7, pc}

0800196e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800196e:	b580      	push	{r7, lr}
 8001970:	b082      	sub	sp, #8
 8001972:	af00      	add	r7, sp, #0
 8001974:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001976:	6878      	ldr	r0, [r7, #4]
 8001978:	f7ff ff8e 	bl	8001898 <SysTick_Config>
 800197c:	4603      	mov	r3, r0
}
 800197e:	4618      	mov	r0, r3
 8001980:	3708      	adds	r7, #8
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}

08001986 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001986:	b580      	push	{r7, lr}
 8001988:	b082      	sub	sp, #8
 800198a:	af00      	add	r7, sp, #0
 800198c:	4603      	mov	r3, r0
 800198e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8001990:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001994:	4618      	mov	r0, r3
 8001996:	f7ff fef7 	bl	8001788 <NVIC_ClearPendingIRQ>
}
 800199a:	bf00      	nop
 800199c:	3708      	adds	r7, #8
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
	...

080019a4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b085      	sub	sp, #20
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d101      	bne.n	80019b6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80019b2:	2301      	movs	r3, #1
 80019b4:	e098      	b.n	8001ae8 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	461a      	mov	r2, r3
 80019bc:	4b4d      	ldr	r3, [pc, #308]	; (8001af4 <HAL_DMA_Init+0x150>)
 80019be:	429a      	cmp	r2, r3
 80019c0:	d80f      	bhi.n	80019e2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	461a      	mov	r2, r3
 80019c8:	4b4b      	ldr	r3, [pc, #300]	; (8001af8 <HAL_DMA_Init+0x154>)
 80019ca:	4413      	add	r3, r2
 80019cc:	4a4b      	ldr	r2, [pc, #300]	; (8001afc <HAL_DMA_Init+0x158>)
 80019ce:	fba2 2303 	umull	r2, r3, r2, r3
 80019d2:	091b      	lsrs	r3, r3, #4
 80019d4:	009a      	lsls	r2, r3, #2
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	4a48      	ldr	r2, [pc, #288]	; (8001b00 <HAL_DMA_Init+0x15c>)
 80019de:	641a      	str	r2, [r3, #64]	; 0x40
 80019e0:	e00e      	b.n	8001a00 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	461a      	mov	r2, r3
 80019e8:	4b46      	ldr	r3, [pc, #280]	; (8001b04 <HAL_DMA_Init+0x160>)
 80019ea:	4413      	add	r3, r2
 80019ec:	4a43      	ldr	r2, [pc, #268]	; (8001afc <HAL_DMA_Init+0x158>)
 80019ee:	fba2 2303 	umull	r2, r3, r2, r3
 80019f2:	091b      	lsrs	r3, r3, #4
 80019f4:	009a      	lsls	r2, r3, #2
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	4a42      	ldr	r2, [pc, #264]	; (8001b08 <HAL_DMA_Init+0x164>)
 80019fe:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2202      	movs	r2, #2
 8001a04:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001a16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001a1a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001a24:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	691b      	ldr	r3, [r3, #16]
 8001a2a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a30:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	699b      	ldr	r3, [r3, #24]
 8001a36:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a3c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6a1b      	ldr	r3, [r3, #32]
 8001a42:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001a44:	68fa      	ldr	r2, [r7, #12]
 8001a46:	4313      	orrs	r3, r2
 8001a48:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	68fa      	ldr	r2, [r7, #12]
 8001a50:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	689b      	ldr	r3, [r3, #8]
 8001a56:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001a5a:	d039      	beq.n	8001ad0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a60:	4a27      	ldr	r2, [pc, #156]	; (8001b00 <HAL_DMA_Init+0x15c>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d11a      	bne.n	8001a9c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001a66:	4929      	ldr	r1, [pc, #164]	; (8001b0c <HAL_DMA_Init+0x168>)
 8001a68:	4b28      	ldr	r3, [pc, #160]	; (8001b0c <HAL_DMA_Init+0x168>)
 8001a6a:	681a      	ldr	r2, [r3, #0]
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a70:	f003 031c 	and.w	r3, r3, #28
 8001a74:	200f      	movs	r0, #15
 8001a76:	fa00 f303 	lsl.w	r3, r0, r3
 8001a7a:	43db      	mvns	r3, r3
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001a80:	4822      	ldr	r0, [pc, #136]	; (8001b0c <HAL_DMA_Init+0x168>)
 8001a82:	4b22      	ldr	r3, [pc, #136]	; (8001b0c <HAL_DMA_Init+0x168>)
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6859      	ldr	r1, [r3, #4]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a8e:	f003 031c 	and.w	r3, r3, #28
 8001a92:	fa01 f303 	lsl.w	r3, r1, r3
 8001a96:	4313      	orrs	r3, r2
 8001a98:	6003      	str	r3, [r0, #0]
 8001a9a:	e019      	b.n	8001ad0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001a9c:	491c      	ldr	r1, [pc, #112]	; (8001b10 <HAL_DMA_Init+0x16c>)
 8001a9e:	4b1c      	ldr	r3, [pc, #112]	; (8001b10 <HAL_DMA_Init+0x16c>)
 8001aa0:	681a      	ldr	r2, [r3, #0]
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aa6:	f003 031c 	and.w	r3, r3, #28
 8001aaa:	200f      	movs	r0, #15
 8001aac:	fa00 f303 	lsl.w	r3, r0, r3
 8001ab0:	43db      	mvns	r3, r3
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001ab6:	4816      	ldr	r0, [pc, #88]	; (8001b10 <HAL_DMA_Init+0x16c>)
 8001ab8:	4b15      	ldr	r3, [pc, #84]	; (8001b10 <HAL_DMA_Init+0x16c>)
 8001aba:	681a      	ldr	r2, [r3, #0]
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6859      	ldr	r1, [r3, #4]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ac4:	f003 031c 	and.w	r3, r3, #28
 8001ac8:	fa01 f303 	lsl.w	r3, r1, r3
 8001acc:	4313      	orrs	r3, r2
 8001ace:	6003      	str	r3, [r0, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2201      	movs	r2, #1
 8001ada:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8001ae6:	2300      	movs	r3, #0
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	3714      	adds	r7, #20
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bc80      	pop	{r7}
 8001af0:	4770      	bx	lr
 8001af2:	bf00      	nop
 8001af4:	40020407 	.word	0x40020407
 8001af8:	bffdfff8 	.word	0xbffdfff8
 8001afc:	cccccccd 	.word	0xcccccccd
 8001b00:	40020000 	.word	0x40020000
 8001b04:	bffdfbf8 	.word	0xbffdfbf8
 8001b08:	40020400 	.word	0x40020400
 8001b0c:	400200a8 	.word	0x400200a8
 8001b10:	400204a8 	.word	0x400204a8

08001b14 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma )
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d101      	bne.n	8001b26 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8001b22:	2301      	movs	r3, #1
 8001b24:	e072      	b.n	8001c0c <HAL_DMA_DeInit+0xf8>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	687a      	ldr	r2, [r7, #4]
 8001b2c:	6812      	ldr	r2, [r2, #0]
 8001b2e:	6812      	ldr	r2, [r2, #0]
 8001b30:	f022 0201 	bic.w	r2, r2, #1
 8001b34:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	461a      	mov	r2, r3
 8001b3c:	4b36      	ldr	r3, [pc, #216]	; (8001c18 <HAL_DMA_DeInit+0x104>)
 8001b3e:	429a      	cmp	r2, r3
 8001b40:	d80f      	bhi.n	8001b62 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	461a      	mov	r2, r3
 8001b48:	4b34      	ldr	r3, [pc, #208]	; (8001c1c <HAL_DMA_DeInit+0x108>)
 8001b4a:	4413      	add	r3, r2
 8001b4c:	4a34      	ldr	r2, [pc, #208]	; (8001c20 <HAL_DMA_DeInit+0x10c>)
 8001b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b52:	091b      	lsrs	r3, r3, #4
 8001b54:	009a      	lsls	r2, r3, #2
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	4a31      	ldr	r2, [pc, #196]	; (8001c24 <HAL_DMA_DeInit+0x110>)
 8001b5e:	641a      	str	r2, [r3, #64]	; 0x40
 8001b60:	e00e      	b.n	8001b80 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	461a      	mov	r2, r3
 8001b68:	4b2f      	ldr	r3, [pc, #188]	; (8001c28 <HAL_DMA_DeInit+0x114>)
 8001b6a:	4413      	add	r3, r2
 8001b6c:	4a2c      	ldr	r2, [pc, #176]	; (8001c20 <HAL_DMA_DeInit+0x10c>)
 8001b6e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b72:	091b      	lsrs	r3, r3, #4
 8001b74:	009a      	lsls	r2, r3, #2
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	4a2b      	ldr	r2, [pc, #172]	; (8001c2c <HAL_DMA_DeInit+0x118>)
 8001b7e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	2200      	movs	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8c:	687a      	ldr	r2, [r7, #4]
 8001b8e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001b90:	f002 021c 	and.w	r2, r2, #28
 8001b94:	2101      	movs	r1, #1
 8001b96:	fa01 f202 	lsl.w	r2, r1, r2
 8001b9a:	605a      	str	r2, [r3, #4]

#if !defined (DMAMUX1)

  /* Reset DMA channel selection register */
  if (DMA1 == hdma->DmaBaseAddress)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba0:	4a20      	ldr	r2, [pc, #128]	; (8001c24 <HAL_DMA_DeInit+0x110>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d10d      	bne.n	8001bc2 <HAL_DMA_DeInit+0xae>
  {
    /* DMA1 */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001ba6:	4922      	ldr	r1, [pc, #136]	; (8001c30 <HAL_DMA_DeInit+0x11c>)
 8001ba8:	4b21      	ldr	r3, [pc, #132]	; (8001c30 <HAL_DMA_DeInit+0x11c>)
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bb0:	f003 031c 	and.w	r3, r3, #28
 8001bb4:	200f      	movs	r0, #15
 8001bb6:	fa00 f303 	lsl.w	r3, r0, r3
 8001bba:	43db      	mvns	r3, r3
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	600b      	str	r3, [r1, #0]
 8001bc0:	e00c      	b.n	8001bdc <HAL_DMA_DeInit+0xc8>
  }
  else
  {
    /* DMA2 */
    DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001bc2:	491c      	ldr	r1, [pc, #112]	; (8001c34 <HAL_DMA_DeInit+0x120>)
 8001bc4:	4b1b      	ldr	r3, [pc, #108]	; (8001c34 <HAL_DMA_DeInit+0x120>)
 8001bc6:	681a      	ldr	r2, [r3, #0]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bcc:	f003 031c 	and.w	r3, r3, #28
 8001bd0:	200f      	movs	r0, #15
 8001bd2:	fa00 f303 	lsl.w	r3, r0, r3
 8001bd6:	43db      	mvns	r3, r3
 8001bd8:	4013      	ands	r3, r2
 8001bda:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxRequestGenStatusMask = 0U;

#endif /* DMAMUX1 */

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2200      	movs	r2, #0
 8001be0:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2200      	movs	r2, #0
 8001be6:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2200      	movs	r2, #0
 8001bec:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2200      	movs	r2, #0
 8001c06:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8001c0a:	2300      	movs	r3, #0
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	370c      	adds	r7, #12
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bc80      	pop	{r7}
 8001c14:	4770      	bx	lr
 8001c16:	bf00      	nop
 8001c18:	40020407 	.word	0x40020407
 8001c1c:	bffdfff8 	.word	0xbffdfff8
 8001c20:	cccccccd 	.word	0xcccccccd
 8001c24:	40020000 	.word	0x40020000
 8001c28:	bffdfbf8 	.word	0xbffdfbf8
 8001c2c:	40020400 	.word	0x40020400
 8001c30:	400200a8 	.word	0x400200a8
 8001c34:	400204a8 	.word	0x400204a8

08001c38 <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b086      	sub	sp, #24
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	60f8      	str	r0, [r7, #12]
 8001c40:	60b9      	str	r1, [r7, #8]
 8001c42:	607a      	str	r2, [r7, #4]
 8001c44:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c46:	2300      	movs	r3, #0
 8001c48:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	d101      	bne.n	8001c58 <HAL_DMA_Start+0x20>
 8001c54:	2302      	movs	r3, #2
 8001c56:	e02e      	b.n	8001cb6 <HAL_DMA_Start+0x7e>
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	2b01      	cmp	r3, #1
 8001c6a:	d11d      	bne.n	8001ca8 <HAL_DMA_Start+0x70>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	2202      	movs	r2, #2
 8001c70:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	2200      	movs	r2, #0
 8001c78:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	68fa      	ldr	r2, [r7, #12]
 8001c80:	6812      	ldr	r2, [r2, #0]
 8001c82:	6812      	ldr	r2, [r2, #0]
 8001c84:	f022 0201 	bic.w	r2, r2, #1
 8001c88:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	687a      	ldr	r2, [r7, #4]
 8001c8e:	68b9      	ldr	r1, [r7, #8]
 8001c90:	68f8      	ldr	r0, [r7, #12]
 8001c92:	f000 f9ac 	bl	8001fee <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	68fa      	ldr	r2, [r7, #12]
 8001c9c:	6812      	ldr	r2, [r2, #0]
 8001c9e:	6812      	ldr	r2, [r2, #0]
 8001ca0:	f042 0201 	orr.w	r2, r2, #1
 8001ca4:	601a      	str	r2, [r3, #0]
 8001ca6:	e005      	b.n	8001cb4 <HAL_DMA_Start+0x7c>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	2200      	movs	r2, #0
 8001cac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    status = HAL_BUSY;
 8001cb0:	2302      	movs	r3, #2
 8001cb2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001cb4:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	3718      	adds	r7, #24
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}

08001cbe <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001cbe:	b580      	push	{r7, lr}
 8001cc0:	b086      	sub	sp, #24
 8001cc2:	af00      	add	r7, sp, #0
 8001cc4:	60f8      	str	r0, [r7, #12]
 8001cc6:	60b9      	str	r1, [r7, #8]
 8001cc8:	607a      	str	r2, [r7, #4]
 8001cca:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d101      	bne.n	8001cde <HAL_DMA_Start_IT+0x20>
 8001cda:	2302      	movs	r3, #2
 8001cdc:	e04b      	b.n	8001d76 <HAL_DMA_Start_IT+0xb8>
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001cec:	b2db      	uxtb	r3, r3
 8001cee:	2b01      	cmp	r3, #1
 8001cf0:	d13a      	bne.n	8001d68 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	2202      	movs	r2, #2
 8001cf6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	68fa      	ldr	r2, [r7, #12]
 8001d06:	6812      	ldr	r2, [r2, #0]
 8001d08:	6812      	ldr	r2, [r2, #0]
 8001d0a:	f022 0201 	bic.w	r2, r2, #1
 8001d0e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	687a      	ldr	r2, [r7, #4]
 8001d14:	68b9      	ldr	r1, [r7, #8]
 8001d16:	68f8      	ldr	r0, [r7, #12]
 8001d18:	f000 f969 	bl	8001fee <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d008      	beq.n	8001d36 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	68fa      	ldr	r2, [r7, #12]
 8001d2a:	6812      	ldr	r2, [r2, #0]
 8001d2c:	6812      	ldr	r2, [r2, #0]
 8001d2e:	f042 020e 	orr.w	r2, r2, #14
 8001d32:	601a      	str	r2, [r3, #0]
 8001d34:	e00f      	b.n	8001d56 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	68fa      	ldr	r2, [r7, #12]
 8001d3c:	6812      	ldr	r2, [r2, #0]
 8001d3e:	6812      	ldr	r2, [r2, #0]
 8001d40:	f022 0204 	bic.w	r2, r2, #4
 8001d44:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	68fa      	ldr	r2, [r7, #12]
 8001d4c:	6812      	ldr	r2, [r2, #0]
 8001d4e:	6812      	ldr	r2, [r2, #0]
 8001d50:	f042 020a 	orr.w	r2, r2, #10
 8001d54:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	68fa      	ldr	r2, [r7, #12]
 8001d5c:	6812      	ldr	r2, [r2, #0]
 8001d5e:	6812      	ldr	r2, [r2, #0]
 8001d60:	f042 0201 	orr.w	r2, r2, #1
 8001d64:	601a      	str	r2, [r3, #0]
 8001d66:	e005      	b.n	8001d74 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001d70:	2302      	movs	r3, #2
 8001d72:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001d74:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3718      	adds	r7, #24
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}

08001d7e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001d7e:	b480      	push	{r7}
 8001d80:	b085      	sub	sp, #20
 8001d82:	af00      	add	r7, sp, #0
 8001d84:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d86:	2300      	movs	r3, #0
 8001d88:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001d90:	b2db      	uxtb	r3, r3
 8001d92:	2b02      	cmp	r3, #2
 8001d94:	d008      	beq.n	8001da8 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2204      	movs	r2, #4
 8001d9a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2200      	movs	r2, #0
 8001da0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001da4:	2301      	movs	r3, #1
 8001da6:	e022      	b.n	8001dee <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	687a      	ldr	r2, [r7, #4]
 8001dae:	6812      	ldr	r2, [r2, #0]
 8001db0:	6812      	ldr	r2, [r2, #0]
 8001db2:	f022 020e 	bic.w	r2, r2, #14
 8001db6:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	687a      	ldr	r2, [r7, #4]
 8001dbe:	6812      	ldr	r2, [r2, #0]
 8001dc0:	6812      	ldr	r2, [r2, #0]
 8001dc2:	f022 0201 	bic.w	r2, r2, #1
 8001dc6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dcc:	687a      	ldr	r2, [r7, #4]
 8001dce:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001dd0:	f002 021c 	and.w	r2, r2, #28
 8001dd4:	2101      	movs	r1, #1
 8001dd6:	fa01 f202 	lsl.w	r2, r1, r2
 8001dda:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2201      	movs	r2, #1
 8001de0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2200      	movs	r2, #0
 8001de8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8001dec:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	3714      	adds	r7, #20
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bc80      	pop	{r7}
 8001df6:	4770      	bx	lr

08001df8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e00:	2300      	movs	r3, #0
 8001e02:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001e0a:	b2db      	uxtb	r3, r3
 8001e0c:	2b02      	cmp	r3, #2
 8001e0e:	d005      	beq.n	8001e1c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2204      	movs	r2, #4
 8001e14:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	73fb      	strb	r3, [r7, #15]
 8001e1a:	e029      	b.n	8001e70 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	687a      	ldr	r2, [r7, #4]
 8001e22:	6812      	ldr	r2, [r2, #0]
 8001e24:	6812      	ldr	r2, [r2, #0]
 8001e26:	f022 020e 	bic.w	r2, r2, #14
 8001e2a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	687a      	ldr	r2, [r7, #4]
 8001e32:	6812      	ldr	r2, [r2, #0]
 8001e34:	6812      	ldr	r2, [r2, #0]
 8001e36:	f022 0201 	bic.w	r2, r2, #1
 8001e3a:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e40:	687a      	ldr	r2, [r7, #4]
 8001e42:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001e44:	f002 021c 	and.w	r2, r2, #28
 8001e48:	2101      	movs	r1, #1
 8001e4a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e4e:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2201      	movs	r2, #1
 8001e54:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d003      	beq.n	8001e70 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e6c:	6878      	ldr	r0, [r7, #4]
 8001e6e:	4798      	blx	r3
    }
  }
  return status;
 8001e70:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3710      	adds	r7, #16
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}

08001e7a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e7a:	b580      	push	{r7, lr}
 8001e7c:	b084      	sub	sp, #16
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e96:	f003 031c 	and.w	r3, r3, #28
 8001e9a:	2204      	movs	r2, #4
 8001e9c:	409a      	lsls	r2, r3
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d026      	beq.n	8001ef4 <HAL_DMA_IRQHandler+0x7a>
 8001ea6:	68bb      	ldr	r3, [r7, #8]
 8001ea8:	f003 0304 	and.w	r3, r3, #4
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d021      	beq.n	8001ef4 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 0320 	and.w	r3, r3, #32
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d107      	bne.n	8001ece <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	687a      	ldr	r2, [r7, #4]
 8001ec4:	6812      	ldr	r2, [r2, #0]
 8001ec6:	6812      	ldr	r2, [r2, #0]
 8001ec8:	f022 0204 	bic.w	r2, r2, #4
 8001ecc:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ed2:	687a      	ldr	r2, [r7, #4]
 8001ed4:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001ed6:	f002 021c 	and.w	r2, r2, #28
 8001eda:	2104      	movs	r1, #4
 8001edc:	fa01 f202 	lsl.w	r2, r1, r2
 8001ee0:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d071      	beq.n	8001fce <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eee:	6878      	ldr	r0, [r7, #4]
 8001ef0:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8001ef2:	e06c      	b.n	8001fce <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ef8:	f003 031c 	and.w	r3, r3, #28
 8001efc:	2202      	movs	r2, #2
 8001efe:	409a      	lsls	r2, r3
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	4013      	ands	r3, r2
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d02e      	beq.n	8001f66 <HAL_DMA_IRQHandler+0xec>
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	f003 0302 	and.w	r3, r3, #2
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d029      	beq.n	8001f66 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f003 0320 	and.w	r3, r3, #32
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d10b      	bne.n	8001f38 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	687a      	ldr	r2, [r7, #4]
 8001f26:	6812      	ldr	r2, [r2, #0]
 8001f28:	6812      	ldr	r2, [r2, #0]
 8001f2a:	f022 020a 	bic.w	r2, r2, #10
 8001f2e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2201      	movs	r2, #1
 8001f34:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f3c:	687a      	ldr	r2, [r7, #4]
 8001f3e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001f40:	f002 021c 	and.w	r2, r2, #28
 8001f44:	2102      	movs	r1, #2
 8001f46:	fa01 f202 	lsl.w	r2, r1, r2
 8001f4a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d038      	beq.n	8001fce <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001f64:	e033      	b.n	8001fce <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f6a:	f003 031c 	and.w	r3, r3, #28
 8001f6e:	2208      	movs	r2, #8
 8001f70:	409a      	lsls	r2, r3
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	4013      	ands	r3, r2
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d02a      	beq.n	8001fd0 <HAL_DMA_IRQHandler+0x156>
 8001f7a:	68bb      	ldr	r3, [r7, #8]
 8001f7c:	f003 0308 	and.w	r3, r3, #8
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d025      	beq.n	8001fd0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	687a      	ldr	r2, [r7, #4]
 8001f8a:	6812      	ldr	r2, [r2, #0]
 8001f8c:	6812      	ldr	r2, [r2, #0]
 8001f8e:	f022 020e 	bic.w	r2, r2, #14
 8001f92:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f98:	687a      	ldr	r2, [r7, #4]
 8001f9a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001f9c:	f002 021c 	and.w	r2, r2, #28
 8001fa0:	2101      	movs	r1, #1
 8001fa2:	fa01 f202 	lsl.w	r2, r1, r2
 8001fa6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2201      	movs	r2, #1
 8001fac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2200      	movs	r2, #0
 8001fba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d004      	beq.n	8001fd0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fca:	6878      	ldr	r0, [r7, #4]
 8001fcc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001fce:	bf00      	nop
 8001fd0:	bf00      	nop
}
 8001fd2:	3710      	adds	r7, #16
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}

08001fd8 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	370c      	adds	r7, #12
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bc80      	pop	{r7}
 8001fec:	4770      	bx	lr

08001fee <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001fee:	b480      	push	{r7}
 8001ff0:	b085      	sub	sp, #20
 8001ff2:	af00      	add	r7, sp, #0
 8001ff4:	60f8      	str	r0, [r7, #12]
 8001ff6:	60b9      	str	r1, [r7, #8]
 8001ff8:	607a      	str	r2, [r7, #4]
 8001ffa:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002000:	68fa      	ldr	r2, [r7, #12]
 8002002:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002004:	f002 021c 	and.w	r2, r2, #28
 8002008:	2101      	movs	r1, #1
 800200a:	fa01 f202 	lsl.w	r2, r1, r2
 800200e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	683a      	ldr	r2, [r7, #0]
 8002016:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	2b10      	cmp	r3, #16
 800201e:	d108      	bne.n	8002032 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	687a      	ldr	r2, [r7, #4]
 8002026:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	68ba      	ldr	r2, [r7, #8]
 800202e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002030:	e007      	b.n	8002042 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	68ba      	ldr	r2, [r7, #8]
 8002038:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	687a      	ldr	r2, [r7, #4]
 8002040:	60da      	str	r2, [r3, #12]
}
 8002042:	bf00      	nop
 8002044:	3714      	adds	r7, #20
 8002046:	46bd      	mov	sp, r7
 8002048:	bc80      	pop	{r7}
 800204a:	4770      	bx	lr

0800204c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800204c:	b480      	push	{r7}
 800204e:	b087      	sub	sp, #28
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002056:	2300      	movs	r3, #0
 8002058:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800205a:	e17f      	b.n	800235c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	681a      	ldr	r2, [r3, #0]
 8002060:	2101      	movs	r1, #1
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	fa01 f303 	lsl.w	r3, r1, r3
 8002068:	4013      	ands	r3, r2
 800206a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	2b00      	cmp	r3, #0
 8002070:	f000 8171 	beq.w	8002356 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	2b01      	cmp	r3, #1
 800207a:	d00b      	beq.n	8002094 <HAL_GPIO_Init+0x48>
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	2b02      	cmp	r3, #2
 8002082:	d007      	beq.n	8002094 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002088:	2b11      	cmp	r3, #17
 800208a:	d003      	beq.n	8002094 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	2b12      	cmp	r3, #18
 8002092:	d130      	bne.n	80020f6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800209a:	697b      	ldr	r3, [r7, #20]
 800209c:	005b      	lsls	r3, r3, #1
 800209e:	2203      	movs	r2, #3
 80020a0:	fa02 f303 	lsl.w	r3, r2, r3
 80020a4:	43db      	mvns	r3, r3
 80020a6:	693a      	ldr	r2, [r7, #16]
 80020a8:	4013      	ands	r3, r2
 80020aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	68da      	ldr	r2, [r3, #12]
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	005b      	lsls	r3, r3, #1
 80020b4:	fa02 f303 	lsl.w	r3, r2, r3
 80020b8:	693a      	ldr	r2, [r7, #16]
 80020ba:	4313      	orrs	r3, r2
 80020bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	693a      	ldr	r2, [r7, #16]
 80020c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80020ca:	2201      	movs	r2, #1
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	fa02 f303 	lsl.w	r3, r2, r3
 80020d2:	43db      	mvns	r3, r3
 80020d4:	693a      	ldr	r2, [r7, #16]
 80020d6:	4013      	ands	r3, r2
 80020d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	091b      	lsrs	r3, r3, #4
 80020e0:	f003 0201 	and.w	r2, r3, #1
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ea:	693a      	ldr	r2, [r7, #16]
 80020ec:	4313      	orrs	r3, r2
 80020ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	693a      	ldr	r2, [r7, #16]
 80020f4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	f003 0303 	and.w	r3, r3, #3
 80020fe:	2b03      	cmp	r3, #3
 8002100:	d118      	bne.n	8002134 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002106:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002108:	2201      	movs	r2, #1
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	fa02 f303 	lsl.w	r3, r2, r3
 8002110:	43db      	mvns	r3, r3
 8002112:	693a      	ldr	r2, [r7, #16]
 8002114:	4013      	ands	r3, r2
 8002116:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	08db      	lsrs	r3, r3, #3
 800211e:	f003 0201 	and.w	r2, r3, #1
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	fa02 f303 	lsl.w	r3, r2, r3
 8002128:	693a      	ldr	r2, [r7, #16]
 800212a:	4313      	orrs	r3, r2
 800212c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	693a      	ldr	r2, [r7, #16]
 8002132:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	005b      	lsls	r3, r3, #1
 800213e:	2203      	movs	r2, #3
 8002140:	fa02 f303 	lsl.w	r3, r2, r3
 8002144:	43db      	mvns	r3, r3
 8002146:	693a      	ldr	r2, [r7, #16]
 8002148:	4013      	ands	r3, r2
 800214a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	689a      	ldr	r2, [r3, #8]
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	005b      	lsls	r3, r3, #1
 8002154:	fa02 f303 	lsl.w	r3, r2, r3
 8002158:	693a      	ldr	r2, [r7, #16]
 800215a:	4313      	orrs	r3, r2
 800215c:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	693a      	ldr	r2, [r7, #16]
 8002162:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	2b02      	cmp	r3, #2
 800216a:	d003      	beq.n	8002174 <HAL_GPIO_Init+0x128>
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	2b12      	cmp	r3, #18
 8002172:	d123      	bne.n	80021bc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	08da      	lsrs	r2, r3, #3
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	3208      	adds	r2, #8
 800217c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002180:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	f003 0307 	and.w	r3, r3, #7
 8002188:	009b      	lsls	r3, r3, #2
 800218a:	220f      	movs	r2, #15
 800218c:	fa02 f303 	lsl.w	r3, r2, r3
 8002190:	43db      	mvns	r3, r3
 8002192:	693a      	ldr	r2, [r7, #16]
 8002194:	4013      	ands	r3, r2
 8002196:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	691a      	ldr	r2, [r3, #16]
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	f003 0307 	and.w	r3, r3, #7
 80021a2:	009b      	lsls	r3, r3, #2
 80021a4:	fa02 f303 	lsl.w	r3, r2, r3
 80021a8:	693a      	ldr	r2, [r7, #16]
 80021aa:	4313      	orrs	r3, r2
 80021ac:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	08da      	lsrs	r2, r3, #3
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	3208      	adds	r2, #8
 80021b6:	6939      	ldr	r1, [r7, #16]
 80021b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80021c2:	697b      	ldr	r3, [r7, #20]
 80021c4:	005b      	lsls	r3, r3, #1
 80021c6:	2203      	movs	r2, #3
 80021c8:	fa02 f303 	lsl.w	r3, r2, r3
 80021cc:	43db      	mvns	r3, r3
 80021ce:	693a      	ldr	r2, [r7, #16]
 80021d0:	4013      	ands	r3, r2
 80021d2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	f003 0203 	and.w	r2, r3, #3
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	005b      	lsls	r3, r3, #1
 80021e0:	fa02 f303 	lsl.w	r3, r2, r3
 80021e4:	693a      	ldr	r2, [r7, #16]
 80021e6:	4313      	orrs	r3, r2
 80021e8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	693a      	ldr	r2, [r7, #16]
 80021ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	f000 80ac 	beq.w	8002356 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021fe:	4a5e      	ldr	r2, [pc, #376]	; (8002378 <HAL_GPIO_Init+0x32c>)
 8002200:	4b5d      	ldr	r3, [pc, #372]	; (8002378 <HAL_GPIO_Init+0x32c>)
 8002202:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002204:	f043 0301 	orr.w	r3, r3, #1
 8002208:	6613      	str	r3, [r2, #96]	; 0x60
 800220a:	4b5b      	ldr	r3, [pc, #364]	; (8002378 <HAL_GPIO_Init+0x32c>)
 800220c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800220e:	f003 0301 	and.w	r3, r3, #1
 8002212:	60bb      	str	r3, [r7, #8]
 8002214:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002216:	4a59      	ldr	r2, [pc, #356]	; (800237c <HAL_GPIO_Init+0x330>)
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	089b      	lsrs	r3, r3, #2
 800221c:	3302      	adds	r3, #2
 800221e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002222:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	f003 0303 	and.w	r3, r3, #3
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	220f      	movs	r2, #15
 800222e:	fa02 f303 	lsl.w	r3, r2, r3
 8002232:	43db      	mvns	r3, r3
 8002234:	693a      	ldr	r2, [r7, #16]
 8002236:	4013      	ands	r3, r2
 8002238:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002240:	d025      	beq.n	800228e <HAL_GPIO_Init+0x242>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	4a4e      	ldr	r2, [pc, #312]	; (8002380 <HAL_GPIO_Init+0x334>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d01f      	beq.n	800228a <HAL_GPIO_Init+0x23e>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	4a4d      	ldr	r2, [pc, #308]	; (8002384 <HAL_GPIO_Init+0x338>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d019      	beq.n	8002286 <HAL_GPIO_Init+0x23a>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4a4c      	ldr	r2, [pc, #304]	; (8002388 <HAL_GPIO_Init+0x33c>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d013      	beq.n	8002282 <HAL_GPIO_Init+0x236>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4a4b      	ldr	r2, [pc, #300]	; (800238c <HAL_GPIO_Init+0x340>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d00d      	beq.n	800227e <HAL_GPIO_Init+0x232>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4a4a      	ldr	r2, [pc, #296]	; (8002390 <HAL_GPIO_Init+0x344>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d007      	beq.n	800227a <HAL_GPIO_Init+0x22e>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4a49      	ldr	r2, [pc, #292]	; (8002394 <HAL_GPIO_Init+0x348>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d101      	bne.n	8002276 <HAL_GPIO_Init+0x22a>
 8002272:	2306      	movs	r3, #6
 8002274:	e00c      	b.n	8002290 <HAL_GPIO_Init+0x244>
 8002276:	2307      	movs	r3, #7
 8002278:	e00a      	b.n	8002290 <HAL_GPIO_Init+0x244>
 800227a:	2305      	movs	r3, #5
 800227c:	e008      	b.n	8002290 <HAL_GPIO_Init+0x244>
 800227e:	2304      	movs	r3, #4
 8002280:	e006      	b.n	8002290 <HAL_GPIO_Init+0x244>
 8002282:	2303      	movs	r3, #3
 8002284:	e004      	b.n	8002290 <HAL_GPIO_Init+0x244>
 8002286:	2302      	movs	r3, #2
 8002288:	e002      	b.n	8002290 <HAL_GPIO_Init+0x244>
 800228a:	2301      	movs	r3, #1
 800228c:	e000      	b.n	8002290 <HAL_GPIO_Init+0x244>
 800228e:	2300      	movs	r3, #0
 8002290:	697a      	ldr	r2, [r7, #20]
 8002292:	f002 0203 	and.w	r2, r2, #3
 8002296:	0092      	lsls	r2, r2, #2
 8002298:	4093      	lsls	r3, r2
 800229a:	693a      	ldr	r2, [r7, #16]
 800229c:	4313      	orrs	r3, r2
 800229e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80022a0:	4936      	ldr	r1, [pc, #216]	; (800237c <HAL_GPIO_Init+0x330>)
 80022a2:	697b      	ldr	r3, [r7, #20]
 80022a4:	089b      	lsrs	r3, r3, #2
 80022a6:	3302      	adds	r3, #2
 80022a8:	693a      	ldr	r2, [r7, #16]
 80022aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80022ae:	4b3a      	ldr	r3, [pc, #232]	; (8002398 <HAL_GPIO_Init+0x34c>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	43db      	mvns	r3, r3
 80022b8:	693a      	ldr	r2, [r7, #16]
 80022ba:	4013      	ands	r3, r2
 80022bc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d003      	beq.n	80022d2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80022ca:	693a      	ldr	r2, [r7, #16]
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	4313      	orrs	r3, r2
 80022d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80022d2:	4a31      	ldr	r2, [pc, #196]	; (8002398 <HAL_GPIO_Init+0x34c>)
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80022d8:	4b2f      	ldr	r3, [pc, #188]	; (8002398 <HAL_GPIO_Init+0x34c>)
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	43db      	mvns	r3, r3
 80022e2:	693a      	ldr	r2, [r7, #16]
 80022e4:	4013      	ands	r3, r2
 80022e6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d003      	beq.n	80022fc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80022f4:	693a      	ldr	r2, [r7, #16]
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80022fc:	4a26      	ldr	r2, [pc, #152]	; (8002398 <HAL_GPIO_Init+0x34c>)
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002302:	4b25      	ldr	r3, [pc, #148]	; (8002398 <HAL_GPIO_Init+0x34c>)
 8002304:	689b      	ldr	r3, [r3, #8]
 8002306:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	43db      	mvns	r3, r3
 800230c:	693a      	ldr	r2, [r7, #16]
 800230e:	4013      	ands	r3, r2
 8002310:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800231a:	2b00      	cmp	r3, #0
 800231c:	d003      	beq.n	8002326 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800231e:	693a      	ldr	r2, [r7, #16]
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	4313      	orrs	r3, r2
 8002324:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002326:	4a1c      	ldr	r2, [pc, #112]	; (8002398 <HAL_GPIO_Init+0x34c>)
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800232c:	4b1a      	ldr	r3, [pc, #104]	; (8002398 <HAL_GPIO_Init+0x34c>)
 800232e:	68db      	ldr	r3, [r3, #12]
 8002330:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	43db      	mvns	r3, r3
 8002336:	693a      	ldr	r2, [r7, #16]
 8002338:	4013      	ands	r3, r2
 800233a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002344:	2b00      	cmp	r3, #0
 8002346:	d003      	beq.n	8002350 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002348:	693a      	ldr	r2, [r7, #16]
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	4313      	orrs	r3, r2
 800234e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002350:	4a11      	ldr	r2, [pc, #68]	; (8002398 <HAL_GPIO_Init+0x34c>)
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	3301      	adds	r3, #1
 800235a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	fa22 f303 	lsr.w	r3, r2, r3
 8002366:	2b00      	cmp	r3, #0
 8002368:	f47f ae78 	bne.w	800205c <HAL_GPIO_Init+0x10>
  }
}
 800236c:	bf00      	nop
 800236e:	371c      	adds	r7, #28
 8002370:	46bd      	mov	sp, r7
 8002372:	bc80      	pop	{r7}
 8002374:	4770      	bx	lr
 8002376:	bf00      	nop
 8002378:	40021000 	.word	0x40021000
 800237c:	40010000 	.word	0x40010000
 8002380:	48000400 	.word	0x48000400
 8002384:	48000800 	.word	0x48000800
 8002388:	48000c00 	.word	0x48000c00
 800238c:	48001000 	.word	0x48001000
 8002390:	48001400 	.word	0x48001400
 8002394:	48001800 	.word	0x48001800
 8002398:	40010400 	.word	0x40010400

0800239c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800239c:	b480      	push	{r7}
 800239e:	b087      	sub	sp, #28
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
 80023a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80023a6:	2300      	movs	r3, #0
 80023a8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80023aa:	e0cd      	b.n	8002548 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80023ac:	2201      	movs	r2, #1
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	409a      	lsls	r2, r3
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	4013      	ands	r3, r2
 80023b6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80023b8:	693b      	ldr	r3, [r7, #16]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	f000 80c1 	beq.w	8002542 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80023c0:	4a67      	ldr	r2, [pc, #412]	; (8002560 <HAL_GPIO_DeInit+0x1c4>)
 80023c2:	697b      	ldr	r3, [r7, #20]
 80023c4:	089b      	lsrs	r3, r3, #2
 80023c6:	3302      	adds	r3, #2
 80023c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023cc:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80023ce:	697b      	ldr	r3, [r7, #20]
 80023d0:	f003 0303 	and.w	r3, r3, #3
 80023d4:	009b      	lsls	r3, r3, #2
 80023d6:	220f      	movs	r2, #15
 80023d8:	fa02 f303 	lsl.w	r3, r2, r3
 80023dc:	68fa      	ldr	r2, [r7, #12]
 80023de:	4013      	ands	r3, r2
 80023e0:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80023e8:	d025      	beq.n	8002436 <HAL_GPIO_DeInit+0x9a>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	4a5d      	ldr	r2, [pc, #372]	; (8002564 <HAL_GPIO_DeInit+0x1c8>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d01f      	beq.n	8002432 <HAL_GPIO_DeInit+0x96>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	4a5c      	ldr	r2, [pc, #368]	; (8002568 <HAL_GPIO_DeInit+0x1cc>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d019      	beq.n	800242e <HAL_GPIO_DeInit+0x92>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4a5b      	ldr	r2, [pc, #364]	; (800256c <HAL_GPIO_DeInit+0x1d0>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d013      	beq.n	800242a <HAL_GPIO_DeInit+0x8e>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4a5a      	ldr	r2, [pc, #360]	; (8002570 <HAL_GPIO_DeInit+0x1d4>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d00d      	beq.n	8002426 <HAL_GPIO_DeInit+0x8a>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	4a59      	ldr	r2, [pc, #356]	; (8002574 <HAL_GPIO_DeInit+0x1d8>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d007      	beq.n	8002422 <HAL_GPIO_DeInit+0x86>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4a58      	ldr	r2, [pc, #352]	; (8002578 <HAL_GPIO_DeInit+0x1dc>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d101      	bne.n	800241e <HAL_GPIO_DeInit+0x82>
 800241a:	2306      	movs	r3, #6
 800241c:	e00c      	b.n	8002438 <HAL_GPIO_DeInit+0x9c>
 800241e:	2307      	movs	r3, #7
 8002420:	e00a      	b.n	8002438 <HAL_GPIO_DeInit+0x9c>
 8002422:	2305      	movs	r3, #5
 8002424:	e008      	b.n	8002438 <HAL_GPIO_DeInit+0x9c>
 8002426:	2304      	movs	r3, #4
 8002428:	e006      	b.n	8002438 <HAL_GPIO_DeInit+0x9c>
 800242a:	2303      	movs	r3, #3
 800242c:	e004      	b.n	8002438 <HAL_GPIO_DeInit+0x9c>
 800242e:	2302      	movs	r3, #2
 8002430:	e002      	b.n	8002438 <HAL_GPIO_DeInit+0x9c>
 8002432:	2301      	movs	r3, #1
 8002434:	e000      	b.n	8002438 <HAL_GPIO_DeInit+0x9c>
 8002436:	2300      	movs	r3, #0
 8002438:	697a      	ldr	r2, [r7, #20]
 800243a:	f002 0203 	and.w	r2, r2, #3
 800243e:	0092      	lsls	r2, r2, #2
 8002440:	fa03 f202 	lsl.w	r2, r3, r2
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	429a      	cmp	r2, r3
 8002448:	d132      	bne.n	80024b0 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800244a:	494c      	ldr	r1, [pc, #304]	; (800257c <HAL_GPIO_DeInit+0x1e0>)
 800244c:	4b4b      	ldr	r3, [pc, #300]	; (800257c <HAL_GPIO_DeInit+0x1e0>)
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	693b      	ldr	r3, [r7, #16]
 8002452:	43db      	mvns	r3, r3
 8002454:	4013      	ands	r3, r2
 8002456:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8002458:	4948      	ldr	r1, [pc, #288]	; (800257c <HAL_GPIO_DeInit+0x1e0>)
 800245a:	4b48      	ldr	r3, [pc, #288]	; (800257c <HAL_GPIO_DeInit+0x1e0>)
 800245c:	685a      	ldr	r2, [r3, #4]
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	43db      	mvns	r3, r3
 8002462:	4013      	ands	r3, r2
 8002464:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8002466:	4945      	ldr	r1, [pc, #276]	; (800257c <HAL_GPIO_DeInit+0x1e0>)
 8002468:	4b44      	ldr	r3, [pc, #272]	; (800257c <HAL_GPIO_DeInit+0x1e0>)
 800246a:	689a      	ldr	r2, [r3, #8]
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	43db      	mvns	r3, r3
 8002470:	4013      	ands	r3, r2
 8002472:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8002474:	4941      	ldr	r1, [pc, #260]	; (800257c <HAL_GPIO_DeInit+0x1e0>)
 8002476:	4b41      	ldr	r3, [pc, #260]	; (800257c <HAL_GPIO_DeInit+0x1e0>)
 8002478:	68da      	ldr	r2, [r3, #12]
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	43db      	mvns	r3, r3
 800247e:	4013      	ands	r3, r2
 8002480:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002482:	697b      	ldr	r3, [r7, #20]
 8002484:	f003 0303 	and.w	r3, r3, #3
 8002488:	009b      	lsls	r3, r3, #2
 800248a:	220f      	movs	r2, #15
 800248c:	fa02 f303 	lsl.w	r3, r2, r3
 8002490:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002492:	4833      	ldr	r0, [pc, #204]	; (8002560 <HAL_GPIO_DeInit+0x1c4>)
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	089b      	lsrs	r3, r3, #2
 8002498:	4931      	ldr	r1, [pc, #196]	; (8002560 <HAL_GPIO_DeInit+0x1c4>)
 800249a:	697a      	ldr	r2, [r7, #20]
 800249c:	0892      	lsrs	r2, r2, #2
 800249e:	3202      	adds	r2, #2
 80024a0:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80024a4:	68fa      	ldr	r2, [r7, #12]
 80024a6:	43d2      	mvns	r2, r2
 80024a8:	400a      	ands	r2, r1
 80024aa:	3302      	adds	r3, #2
 80024ac:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	005b      	lsls	r3, r3, #1
 80024b8:	2103      	movs	r1, #3
 80024ba:	fa01 f303 	lsl.w	r3, r1, r3
 80024be:	431a      	orrs	r2, r3
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	08da      	lsrs	r2, r3, #3
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	08d9      	lsrs	r1, r3, #3
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	3108      	adds	r1, #8
 80024d0:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	f003 0307 	and.w	r3, r3, #7
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	200f      	movs	r0, #15
 80024de:	fa00 f303 	lsl.w	r3, r0, r3
 80024e2:	43db      	mvns	r3, r3
 80024e4:	4019      	ands	r1, r3
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	3208      	adds	r2, #8
 80024ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	689a      	ldr	r2, [r3, #8]
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	005b      	lsls	r3, r3, #1
 80024f6:	2103      	movs	r1, #3
 80024f8:	fa01 f303 	lsl.w	r3, r1, r3
 80024fc:	43db      	mvns	r3, r3
 80024fe:	401a      	ands	r2, r3
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	685a      	ldr	r2, [r3, #4]
 8002508:	2101      	movs	r1, #1
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	fa01 f303 	lsl.w	r3, r1, r3
 8002510:	43db      	mvns	r3, r3
 8002512:	401a      	ands	r2, r3
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	68da      	ldr	r2, [r3, #12]
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	005b      	lsls	r3, r3, #1
 8002520:	2103      	movs	r1, #3
 8002522:	fa01 f303 	lsl.w	r3, r1, r3
 8002526:	43db      	mvns	r3, r3
 8002528:	401a      	ands	r2, r3
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002532:	2101      	movs	r1, #1
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	fa01 f303 	lsl.w	r3, r1, r3
 800253a:	43db      	mvns	r3, r3
 800253c:	401a      	ands	r2, r3
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	3301      	adds	r3, #1
 8002546:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002548:	683a      	ldr	r2, [r7, #0]
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	fa22 f303 	lsr.w	r3, r2, r3
 8002550:	2b00      	cmp	r3, #0
 8002552:	f47f af2b 	bne.w	80023ac <HAL_GPIO_DeInit+0x10>
  }
}
 8002556:	bf00      	nop
 8002558:	371c      	adds	r7, #28
 800255a:	46bd      	mov	sp, r7
 800255c:	bc80      	pop	{r7}
 800255e:	4770      	bx	lr
 8002560:	40010000 	.word	0x40010000
 8002564:	48000400 	.word	0x48000400
 8002568:	48000800 	.word	0x48000800
 800256c:	48000c00 	.word	0x48000c00
 8002570:	48001000 	.word	0x48001000
 8002574:	48001400 	.word	0x48001400
 8002578:	48001800 	.word	0x48001800
 800257c:	40010400 	.word	0x40010400

08002580 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002580:	b480      	push	{r7}
 8002582:	b083      	sub	sp, #12
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
 8002588:	460b      	mov	r3, r1
 800258a:	807b      	strh	r3, [r7, #2]
 800258c:	4613      	mov	r3, r2
 800258e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002590:	787b      	ldrb	r3, [r7, #1]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d003      	beq.n	800259e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002596:	887a      	ldrh	r2, [r7, #2]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800259c:	e002      	b.n	80025a4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800259e:	887a      	ldrh	r2, [r7, #2]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80025a4:	bf00      	nop
 80025a6:	370c      	adds	r7, #12
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bc80      	pop	{r7}
 80025ac:	4770      	bx	lr

080025ae <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80025ae:	b480      	push	{r7}
 80025b0:	b083      	sub	sp, #12
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	6078      	str	r0, [r7, #4]
 80025b6:	460b      	mov	r3, r1
 80025b8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	695a      	ldr	r2, [r3, #20]
 80025be:	887b      	ldrh	r3, [r7, #2]
 80025c0:	4013      	ands	r3, r2
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d003      	beq.n	80025ce <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80025c6:	887a      	ldrh	r2, [r7, #2]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 80025cc:	e002      	b.n	80025d4 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80025ce:	887a      	ldrh	r2, [r7, #2]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	619a      	str	r2, [r3, #24]
}
 80025d4:	bf00      	nop
 80025d6:	370c      	adds	r7, #12
 80025d8:	46bd      	mov	sp, r7
 80025da:	bc80      	pop	{r7}
 80025dc:	4770      	bx	lr

080025de <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80025de:	b580      	push	{r7, lr}
 80025e0:	b082      	sub	sp, #8
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d101      	bne.n	80025f0 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80025ec:	2301      	movs	r3, #1
 80025ee:	e080      	b.n	80026f2 <HAL_I2C_Init+0x114>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80025f6:	b2db      	uxtb	r3, r3
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d106      	bne.n	800260a <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2200      	movs	r2, #0
 8002600:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	f00d fc6b 	bl	800fee0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2224      	movs	r2, #36	; 0x24
 800260e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	687a      	ldr	r2, [r7, #4]
 8002618:	6812      	ldr	r2, [r2, #0]
 800261a:	6812      	ldr	r2, [r2, #0]
 800261c:	f022 0201 	bic.w	r2, r2, #1
 8002620:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	687a      	ldr	r2, [r7, #4]
 8002628:	6852      	ldr	r2, [r2, #4]
 800262a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800262e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	687a      	ldr	r2, [r7, #4]
 8002636:	6812      	ldr	r2, [r2, #0]
 8002638:	6892      	ldr	r2, [r2, #8]
 800263a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800263e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	68db      	ldr	r3, [r3, #12]
 8002644:	2b01      	cmp	r3, #1
 8002646:	d107      	bne.n	8002658 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	687a      	ldr	r2, [r7, #4]
 800264e:	6892      	ldr	r2, [r2, #8]
 8002650:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002654:	609a      	str	r2, [r3, #8]
 8002656:	e006      	b.n	8002666 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	687a      	ldr	r2, [r7, #4]
 800265e:	6892      	ldr	r2, [r2, #8]
 8002660:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002664:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	68db      	ldr	r3, [r3, #12]
 800266a:	2b02      	cmp	r3, #2
 800266c:	d104      	bne.n	8002678 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002676:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002686:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800268a:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	6812      	ldr	r2, [r2, #0]
 8002694:	68d2      	ldr	r2, [r2, #12]
 8002696:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800269a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	687a      	ldr	r2, [r7, #4]
 80026a2:	6911      	ldr	r1, [r2, #16]
 80026a4:	687a      	ldr	r2, [r7, #4]
 80026a6:	6952      	ldr	r2, [r2, #20]
 80026a8:	4311      	orrs	r1, r2
 80026aa:	687a      	ldr	r2, [r7, #4]
 80026ac:	6992      	ldr	r2, [r2, #24]
 80026ae:	0212      	lsls	r2, r2, #8
 80026b0:	430a      	orrs	r2, r1
 80026b2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	687a      	ldr	r2, [r7, #4]
 80026ba:	69d1      	ldr	r1, [r2, #28]
 80026bc:	687a      	ldr	r2, [r7, #4]
 80026be:	6a12      	ldr	r2, [r2, #32]
 80026c0:	430a      	orrs	r2, r1
 80026c2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	687a      	ldr	r2, [r7, #4]
 80026ca:	6812      	ldr	r2, [r2, #0]
 80026cc:	6812      	ldr	r2, [r2, #0]
 80026ce:	f042 0201 	orr.w	r2, r2, #1
 80026d2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2200      	movs	r2, #0
 80026d8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2220      	movs	r2, #32
 80026de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2200      	movs	r2, #0
 80026e6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2200      	movs	r2, #0
 80026ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80026f0:	2300      	movs	r3, #0
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3708      	adds	r7, #8
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}

080026fa <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80026fa:	b580      	push	{r7, lr}
 80026fc:	b082      	sub	sp, #8
 80026fe:	af00      	add	r7, sp, #0
 8002700:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d101      	bne.n	800270c <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8002708:	2301      	movs	r3, #1
 800270a:	e021      	b.n	8002750 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2224      	movs	r2, #36	; 0x24
 8002710:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	687a      	ldr	r2, [r7, #4]
 800271a:	6812      	ldr	r2, [r2, #0]
 800271c:	6812      	ldr	r2, [r2, #0]
 800271e:	f022 0201 	bic.w	r2, r2, #1
 8002722:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8002724:	6878      	ldr	r0, [r7, #4]
 8002726:	f00d fc95 	bl	8010054 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2200      	movs	r2, #0
 800272e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2200      	movs	r2, #0
 8002734:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2200      	movs	r2, #0
 800273c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2200      	movs	r2, #0
 8002742:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2200      	movs	r2, #0
 800274a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800274e:	2300      	movs	r3, #0
}
 8002750:	4618      	mov	r0, r3
 8002752:	3708      	adds	r7, #8
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}

08002758 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b088      	sub	sp, #32
 800275c:	af02      	add	r7, sp, #8
 800275e:	60f8      	str	r0, [r7, #12]
 8002760:	4608      	mov	r0, r1
 8002762:	4611      	mov	r1, r2
 8002764:	461a      	mov	r2, r3
 8002766:	4603      	mov	r3, r0
 8002768:	817b      	strh	r3, [r7, #10]
 800276a:	460b      	mov	r3, r1
 800276c:	813b      	strh	r3, [r7, #8]
 800276e:	4613      	mov	r3, r2
 8002770:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002778:	b2db      	uxtb	r3, r3
 800277a:	2b20      	cmp	r3, #32
 800277c:	f040 80f9 	bne.w	8002972 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002780:	6a3b      	ldr	r3, [r7, #32]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d002      	beq.n	800278c <HAL_I2C_Mem_Write+0x34>
 8002786:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002788:	2b00      	cmp	r3, #0
 800278a:	d105      	bne.n	8002798 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002792:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	e0ed      	b.n	8002974 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800279e:	2b01      	cmp	r3, #1
 80027a0:	d101      	bne.n	80027a6 <HAL_I2C_Mem_Write+0x4e>
 80027a2:	2302      	movs	r3, #2
 80027a4:	e0e6      	b.n	8002974 <HAL_I2C_Mem_Write+0x21c>
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	2201      	movs	r2, #1
 80027aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80027ae:	f7fe ff3f 	bl	8001630 <HAL_GetTick>
 80027b2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	9300      	str	r3, [sp, #0]
 80027b8:	2319      	movs	r3, #25
 80027ba:	2201      	movs	r2, #1
 80027bc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80027c0:	68f8      	ldr	r0, [r7, #12]
 80027c2:	f000 fbca 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d001      	beq.n	80027d0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	e0d1      	b.n	8002974 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	2221      	movs	r2, #33	; 0x21
 80027d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	2240      	movs	r2, #64	; 0x40
 80027dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	2200      	movs	r2, #0
 80027e4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	6a3a      	ldr	r2, [r7, #32]
 80027ea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80027f0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2200      	movs	r2, #0
 80027f6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80027f8:	88f8      	ldrh	r0, [r7, #6]
 80027fa:	893a      	ldrh	r2, [r7, #8]
 80027fc:	8979      	ldrh	r1, [r7, #10]
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	9301      	str	r3, [sp, #4]
 8002802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002804:	9300      	str	r3, [sp, #0]
 8002806:	4603      	mov	r3, r0
 8002808:	68f8      	ldr	r0, [r7, #12]
 800280a:	f000 fadb 	bl	8002dc4 <I2C_RequestMemoryWrite>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d005      	beq.n	8002820 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	2200      	movs	r2, #0
 8002818:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800281c:	2301      	movs	r3, #1
 800281e:	e0a9      	b.n	8002974 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002824:	b29b      	uxth	r3, r3
 8002826:	2bff      	cmp	r3, #255	; 0xff
 8002828:	d90e      	bls.n	8002848 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	22ff      	movs	r2, #255	; 0xff
 800282e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002834:	b2da      	uxtb	r2, r3
 8002836:	8979      	ldrh	r1, [r7, #10]
 8002838:	2300      	movs	r3, #0
 800283a:	9300      	str	r3, [sp, #0]
 800283c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002840:	68f8      	ldr	r0, [r7, #12]
 8002842:	f000 fcad 	bl	80031a0 <I2C_TransferConfig>
 8002846:	e00f      	b.n	8002868 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800284c:	b29a      	uxth	r2, r3
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002856:	b2da      	uxtb	r2, r3
 8002858:	8979      	ldrh	r1, [r7, #10]
 800285a:	2300      	movs	r3, #0
 800285c:	9300      	str	r3, [sp, #0]
 800285e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002862:	68f8      	ldr	r0, [r7, #12]
 8002864:	f000 fc9c 	bl	80031a0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002868:	697a      	ldr	r2, [r7, #20]
 800286a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800286c:	68f8      	ldr	r0, [r7, #12]
 800286e:	f000 fbb4 	bl	8002fda <I2C_WaitOnTXISFlagUntilTimeout>
 8002872:	4603      	mov	r3, r0
 8002874:	2b00      	cmp	r3, #0
 8002876:	d001      	beq.n	800287c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002878:	2301      	movs	r3, #1
 800287a:	e07b      	b.n	8002974 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	68fa      	ldr	r2, [r7, #12]
 8002882:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002884:	7812      	ldrb	r2, [r2, #0]
 8002886:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800288c:	1c5a      	adds	r2, r3, #1
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002896:	b29b      	uxth	r3, r3
 8002898:	3b01      	subs	r3, #1
 800289a:	b29a      	uxth	r2, r3
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028a4:	3b01      	subs	r3, #1
 80028a6:	b29a      	uxth	r2, r3
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028b0:	b29b      	uxth	r3, r3
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d034      	beq.n	8002920 <HAL_I2C_Mem_Write+0x1c8>
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d130      	bne.n	8002920 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	9300      	str	r3, [sp, #0]
 80028c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028c4:	2200      	movs	r2, #0
 80028c6:	2180      	movs	r1, #128	; 0x80
 80028c8:	68f8      	ldr	r0, [r7, #12]
 80028ca:	f000 fb46 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 80028ce:	4603      	mov	r3, r0
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d001      	beq.n	80028d8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	e04d      	b.n	8002974 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028dc:	b29b      	uxth	r3, r3
 80028de:	2bff      	cmp	r3, #255	; 0xff
 80028e0:	d90e      	bls.n	8002900 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	22ff      	movs	r2, #255	; 0xff
 80028e6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028ec:	b2da      	uxtb	r2, r3
 80028ee:	8979      	ldrh	r1, [r7, #10]
 80028f0:	2300      	movs	r3, #0
 80028f2:	9300      	str	r3, [sp, #0]
 80028f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80028f8:	68f8      	ldr	r0, [r7, #12]
 80028fa:	f000 fc51 	bl	80031a0 <I2C_TransferConfig>
 80028fe:	e00f      	b.n	8002920 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002904:	b29a      	uxth	r2, r3
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800290e:	b2da      	uxtb	r2, r3
 8002910:	8979      	ldrh	r1, [r7, #10]
 8002912:	2300      	movs	r3, #0
 8002914:	9300      	str	r3, [sp, #0]
 8002916:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800291a:	68f8      	ldr	r0, [r7, #12]
 800291c:	f000 fc40 	bl	80031a0 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002924:	b29b      	uxth	r3, r3
 8002926:	2b00      	cmp	r3, #0
 8002928:	d19e      	bne.n	8002868 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800292a:	697a      	ldr	r2, [r7, #20]
 800292c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800292e:	68f8      	ldr	r0, [r7, #12]
 8002930:	f000 fb93 	bl	800305a <I2C_WaitOnSTOPFlagUntilTimeout>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d001      	beq.n	800293e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e01a      	b.n	8002974 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	2220      	movs	r2, #32
 8002944:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	6859      	ldr	r1, [r3, #4]
 8002950:	4b0a      	ldr	r3, [pc, #40]	; (800297c <HAL_I2C_Mem_Write+0x224>)
 8002952:	400b      	ands	r3, r1
 8002954:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	2220      	movs	r2, #32
 800295a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2200      	movs	r2, #0
 8002962:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2200      	movs	r2, #0
 800296a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800296e:	2300      	movs	r3, #0
 8002970:	e000      	b.n	8002974 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002972:	2302      	movs	r3, #2
  }
}
 8002974:	4618      	mov	r0, r3
 8002976:	3718      	adds	r7, #24
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}
 800297c:	fe00e800 	.word	0xfe00e800

08002980 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b088      	sub	sp, #32
 8002984:	af02      	add	r7, sp, #8
 8002986:	60f8      	str	r0, [r7, #12]
 8002988:	4608      	mov	r0, r1
 800298a:	4611      	mov	r1, r2
 800298c:	461a      	mov	r2, r3
 800298e:	4603      	mov	r3, r0
 8002990:	817b      	strh	r3, [r7, #10]
 8002992:	460b      	mov	r3, r1
 8002994:	813b      	strh	r3, [r7, #8]
 8002996:	4613      	mov	r3, r2
 8002998:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	2b20      	cmp	r3, #32
 80029a4:	f040 80fd 	bne.w	8002ba2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80029a8:	6a3b      	ldr	r3, [r7, #32]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d002      	beq.n	80029b4 <HAL_I2C_Mem_Read+0x34>
 80029ae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d105      	bne.n	80029c0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80029ba:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80029bc:	2301      	movs	r3, #1
 80029be:	e0f1      	b.n	8002ba4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80029c6:	2b01      	cmp	r3, #1
 80029c8:	d101      	bne.n	80029ce <HAL_I2C_Mem_Read+0x4e>
 80029ca:	2302      	movs	r3, #2
 80029cc:	e0ea      	b.n	8002ba4 <HAL_I2C_Mem_Read+0x224>
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	2201      	movs	r2, #1
 80029d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80029d6:	f7fe fe2b 	bl	8001630 <HAL_GetTick>
 80029da:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	9300      	str	r3, [sp, #0]
 80029e0:	2319      	movs	r3, #25
 80029e2:	2201      	movs	r2, #1
 80029e4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80029e8:	68f8      	ldr	r0, [r7, #12]
 80029ea:	f000 fab6 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 80029ee:	4603      	mov	r3, r0
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d001      	beq.n	80029f8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80029f4:	2301      	movs	r3, #1
 80029f6:	e0d5      	b.n	8002ba4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2222      	movs	r2, #34	; 0x22
 80029fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2240      	movs	r2, #64	; 0x40
 8002a04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	6a3a      	ldr	r2, [r7, #32]
 8002a12:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002a18:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002a20:	88f8      	ldrh	r0, [r7, #6]
 8002a22:	893a      	ldrh	r2, [r7, #8]
 8002a24:	8979      	ldrh	r1, [r7, #10]
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	9301      	str	r3, [sp, #4]
 8002a2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a2c:	9300      	str	r3, [sp, #0]
 8002a2e:	4603      	mov	r3, r0
 8002a30:	68f8      	ldr	r0, [r7, #12]
 8002a32:	f000 fa1b 	bl	8002e6c <I2C_RequestMemoryRead>
 8002a36:	4603      	mov	r3, r0
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d005      	beq.n	8002a48 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	e0ad      	b.n	8002ba4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a4c:	b29b      	uxth	r3, r3
 8002a4e:	2bff      	cmp	r3, #255	; 0xff
 8002a50:	d90e      	bls.n	8002a70 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	22ff      	movs	r2, #255	; 0xff
 8002a56:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a5c:	b2da      	uxtb	r2, r3
 8002a5e:	8979      	ldrh	r1, [r7, #10]
 8002a60:	4b52      	ldr	r3, [pc, #328]	; (8002bac <HAL_I2C_Mem_Read+0x22c>)
 8002a62:	9300      	str	r3, [sp, #0]
 8002a64:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a68:	68f8      	ldr	r0, [r7, #12]
 8002a6a:	f000 fb99 	bl	80031a0 <I2C_TransferConfig>
 8002a6e:	e00f      	b.n	8002a90 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a74:	b29a      	uxth	r2, r3
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a7e:	b2da      	uxtb	r2, r3
 8002a80:	8979      	ldrh	r1, [r7, #10]
 8002a82:	4b4a      	ldr	r3, [pc, #296]	; (8002bac <HAL_I2C_Mem_Read+0x22c>)
 8002a84:	9300      	str	r3, [sp, #0]
 8002a86:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a8a:	68f8      	ldr	r0, [r7, #12]
 8002a8c:	f000 fb88 	bl	80031a0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	9300      	str	r3, [sp, #0]
 8002a94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a96:	2200      	movs	r2, #0
 8002a98:	2104      	movs	r1, #4
 8002a9a:	68f8      	ldr	r0, [r7, #12]
 8002a9c:	f000 fa5d 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d001      	beq.n	8002aaa <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e07c      	b.n	8002ba4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aae:	68fa      	ldr	r2, [r7, #12]
 8002ab0:	6812      	ldr	r2, [r2, #0]
 8002ab2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002ab4:	b2d2      	uxtb	r2, r2
 8002ab6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002abc:	1c5a      	adds	r2, r3, #1
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ac6:	3b01      	subs	r3, #1
 8002ac8:	b29a      	uxth	r2, r3
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ad2:	b29b      	uxth	r3, r3
 8002ad4:	3b01      	subs	r3, #1
 8002ad6:	b29a      	uxth	r2, r3
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ae0:	b29b      	uxth	r3, r3
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d034      	beq.n	8002b50 <HAL_I2C_Mem_Read+0x1d0>
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d130      	bne.n	8002b50 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	9300      	str	r3, [sp, #0]
 8002af2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002af4:	2200      	movs	r2, #0
 8002af6:	2180      	movs	r1, #128	; 0x80
 8002af8:	68f8      	ldr	r0, [r7, #12]
 8002afa:	f000 fa2e 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 8002afe:	4603      	mov	r3, r0
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d001      	beq.n	8002b08 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	e04d      	b.n	8002ba4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b0c:	b29b      	uxth	r3, r3
 8002b0e:	2bff      	cmp	r3, #255	; 0xff
 8002b10:	d90e      	bls.n	8002b30 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	22ff      	movs	r2, #255	; 0xff
 8002b16:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b1c:	b2da      	uxtb	r2, r3
 8002b1e:	8979      	ldrh	r1, [r7, #10]
 8002b20:	2300      	movs	r3, #0
 8002b22:	9300      	str	r3, [sp, #0]
 8002b24:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002b28:	68f8      	ldr	r0, [r7, #12]
 8002b2a:	f000 fb39 	bl	80031a0 <I2C_TransferConfig>
 8002b2e:	e00f      	b.n	8002b50 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b34:	b29a      	uxth	r2, r3
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b3e:	b2da      	uxtb	r2, r3
 8002b40:	8979      	ldrh	r1, [r7, #10]
 8002b42:	2300      	movs	r3, #0
 8002b44:	9300      	str	r3, [sp, #0]
 8002b46:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002b4a:	68f8      	ldr	r0, [r7, #12]
 8002b4c:	f000 fb28 	bl	80031a0 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b54:	b29b      	uxth	r3, r3
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d19a      	bne.n	8002a90 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b5a:	697a      	ldr	r2, [r7, #20]
 8002b5c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002b5e:	68f8      	ldr	r0, [r7, #12]
 8002b60:	f000 fa7b 	bl	800305a <I2C_WaitOnSTOPFlagUntilTimeout>
 8002b64:	4603      	mov	r3, r0
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d001      	beq.n	8002b6e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e01a      	b.n	8002ba4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	2220      	movs	r2, #32
 8002b74:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	6859      	ldr	r1, [r3, #4]
 8002b80:	4b0b      	ldr	r3, [pc, #44]	; (8002bb0 <HAL_I2C_Mem_Read+0x230>)
 8002b82:	400b      	ands	r3, r1
 8002b84:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2220      	movs	r2, #32
 8002b8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	2200      	movs	r2, #0
 8002b92:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	e000      	b.n	8002ba4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002ba2:	2302      	movs	r3, #2
  }
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	3718      	adds	r7, #24
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}
 8002bac:	80002400 	.word	0x80002400
 8002bb0:	fe00e800 	.word	0xfe00e800

08002bb4 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b08a      	sub	sp, #40	; 0x28
 8002bb8:	af02      	add	r7, sp, #8
 8002bba:	60f8      	str	r0, [r7, #12]
 8002bbc:	607a      	str	r2, [r7, #4]
 8002bbe:	603b      	str	r3, [r7, #0]
 8002bc0:	460b      	mov	r3, r1
 8002bc2:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002bce:	b2db      	uxtb	r3, r3
 8002bd0:	2b20      	cmp	r3, #32
 8002bd2:	f040 80f1 	bne.w	8002db8 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	699b      	ldr	r3, [r3, #24]
 8002bdc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002be0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002be4:	d101      	bne.n	8002bea <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8002be6:	2302      	movs	r3, #2
 8002be8:	e0e7      	b.n	8002dba <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	d101      	bne.n	8002bf8 <HAL_I2C_IsDeviceReady+0x44>
 8002bf4:	2302      	movs	r3, #2
 8002bf6:	e0e0      	b.n	8002dba <HAL_I2C_IsDeviceReady+0x206>
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2224      	movs	r2, #36	; 0x24
 8002c04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	68db      	ldr	r3, [r3, #12]
 8002c16:	2b01      	cmp	r3, #1
 8002c18:	d107      	bne.n	8002c2a <HAL_I2C_IsDeviceReady+0x76>
 8002c1a:	897b      	ldrh	r3, [r7, #10]
 8002c1c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c20:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002c24:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002c28:	e004      	b.n	8002c34 <HAL_I2C_IsDeviceReady+0x80>
 8002c2a:	897b      	ldrh	r3, [r7, #10]
 8002c2c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c30:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8002c34:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8002c36:	f7fe fcfb 	bl	8001630 <HAL_GetTick>
 8002c3a:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	699b      	ldr	r3, [r3, #24]
 8002c42:	f003 0320 	and.w	r3, r3, #32
 8002c46:	2b20      	cmp	r3, #32
 8002c48:	bf0c      	ite	eq
 8002c4a:	2301      	moveq	r3, #1
 8002c4c:	2300      	movne	r3, #0
 8002c4e:	b2db      	uxtb	r3, r3
 8002c50:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	699b      	ldr	r3, [r3, #24]
 8002c58:	f003 0310 	and.w	r3, r3, #16
 8002c5c:	2b10      	cmp	r3, #16
 8002c5e:	bf0c      	ite	eq
 8002c60:	2301      	moveq	r3, #1
 8002c62:	2300      	movne	r3, #0
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002c68:	e034      	b.n	8002cd4 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c70:	d01a      	beq.n	8002ca8 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002c72:	f7fe fcdd 	bl	8001630 <HAL_GetTick>
 8002c76:	4602      	mov	r2, r0
 8002c78:	69bb      	ldr	r3, [r7, #24]
 8002c7a:	1ad2      	subs	r2, r2, r3
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	429a      	cmp	r2, r3
 8002c80:	d802      	bhi.n	8002c88 <HAL_I2C_IsDeviceReady+0xd4>
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d10f      	bne.n	8002ca8 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	2220      	movs	r2, #32
 8002c8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c94:	f043 0220 	orr.w	r2, r3, #32
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e088      	b.n	8002dba <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	699b      	ldr	r3, [r3, #24]
 8002cae:	f003 0320 	and.w	r3, r3, #32
 8002cb2:	2b20      	cmp	r3, #32
 8002cb4:	bf0c      	ite	eq
 8002cb6:	2301      	moveq	r3, #1
 8002cb8:	2300      	movne	r3, #0
 8002cba:	b2db      	uxtb	r3, r3
 8002cbc:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	699b      	ldr	r3, [r3, #24]
 8002cc4:	f003 0310 	and.w	r3, r3, #16
 8002cc8:	2b10      	cmp	r3, #16
 8002cca:	bf0c      	ite	eq
 8002ccc:	2301      	moveq	r3, #1
 8002cce:	2300      	movne	r3, #0
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002cd4:	7ffb      	ldrb	r3, [r7, #31]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d102      	bne.n	8002ce0 <HAL_I2C_IsDeviceReady+0x12c>
 8002cda:	7fbb      	ldrb	r3, [r7, #30]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d0c4      	beq.n	8002c6a <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	699b      	ldr	r3, [r3, #24]
 8002ce6:	f003 0310 	and.w	r3, r3, #16
 8002cea:	2b10      	cmp	r3, #16
 8002cec:	d01a      	beq.n	8002d24 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002cee:	69bb      	ldr	r3, [r7, #24]
 8002cf0:	9300      	str	r3, [sp, #0]
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	2120      	movs	r1, #32
 8002cf8:	68f8      	ldr	r0, [r7, #12]
 8002cfa:	f000 f92e 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d001      	beq.n	8002d08 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e058      	b.n	8002dba <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	2220      	movs	r2, #32
 8002d0e:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	2220      	movs	r2, #32
 8002d14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8002d20:	2300      	movs	r3, #0
 8002d22:	e04a      	b.n	8002dba <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002d24:	69bb      	ldr	r3, [r7, #24]
 8002d26:	9300      	str	r3, [sp, #0]
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	2120      	movs	r1, #32
 8002d2e:	68f8      	ldr	r0, [r7, #12]
 8002d30:	f000 f913 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 8002d34:	4603      	mov	r3, r0
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d001      	beq.n	8002d3e <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e03d      	b.n	8002dba <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	2210      	movs	r2, #16
 8002d44:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	2220      	movs	r2, #32
 8002d4c:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8002d4e:	697a      	ldr	r2, [r7, #20]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	429a      	cmp	r2, r3
 8002d54:	d118      	bne.n	8002d88 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	68fa      	ldr	r2, [r7, #12]
 8002d5c:	6812      	ldr	r2, [r2, #0]
 8002d5e:	6852      	ldr	r2, [r2, #4]
 8002d60:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002d64:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002d66:	69bb      	ldr	r3, [r7, #24]
 8002d68:	9300      	str	r3, [sp, #0]
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	2120      	movs	r1, #32
 8002d70:	68f8      	ldr	r0, [r7, #12]
 8002d72:	f000 f8f2 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 8002d76:	4603      	mov	r3, r0
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d001      	beq.n	8002d80 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e01c      	b.n	8002dba <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	2220      	movs	r2, #32
 8002d86:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8002d88:	697b      	ldr	r3, [r7, #20]
 8002d8a:	3301      	adds	r3, #1
 8002d8c:	617b      	str	r3, [r7, #20]
    }
    while (I2C_Trials < Trials);
 8002d8e:	697a      	ldr	r2, [r7, #20]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	429a      	cmp	r2, r3
 8002d94:	f4ff af3b 	bcc.w	8002c0e <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	2220      	movs	r2, #32
 8002d9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002da4:	f043 0220 	orr.w	r2, r3, #32
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2200      	movs	r2, #0
 8002db0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8002db4:	2301      	movs	r3, #1
 8002db6:	e000      	b.n	8002dba <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 8002db8:	2302      	movs	r3, #2
  }
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3720      	adds	r7, #32
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
	...

08002dc4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b086      	sub	sp, #24
 8002dc8:	af02      	add	r7, sp, #8
 8002dca:	60f8      	str	r0, [r7, #12]
 8002dcc:	4608      	mov	r0, r1
 8002dce:	4611      	mov	r1, r2
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	817b      	strh	r3, [r7, #10]
 8002dd6:	460b      	mov	r3, r1
 8002dd8:	813b      	strh	r3, [r7, #8]
 8002dda:	4613      	mov	r3, r2
 8002ddc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002dde:	88fb      	ldrh	r3, [r7, #6]
 8002de0:	b2da      	uxtb	r2, r3
 8002de2:	8979      	ldrh	r1, [r7, #10]
 8002de4:	4b20      	ldr	r3, [pc, #128]	; (8002e68 <I2C_RequestMemoryWrite+0xa4>)
 8002de6:	9300      	str	r3, [sp, #0]
 8002de8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002dec:	68f8      	ldr	r0, [r7, #12]
 8002dee:	f000 f9d7 	bl	80031a0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002df2:	69fa      	ldr	r2, [r7, #28]
 8002df4:	69b9      	ldr	r1, [r7, #24]
 8002df6:	68f8      	ldr	r0, [r7, #12]
 8002df8:	f000 f8ef 	bl	8002fda <I2C_WaitOnTXISFlagUntilTimeout>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d001      	beq.n	8002e06 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e02c      	b.n	8002e60 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002e06:	88fb      	ldrh	r3, [r7, #6]
 8002e08:	2b01      	cmp	r3, #1
 8002e0a:	d105      	bne.n	8002e18 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	893a      	ldrh	r2, [r7, #8]
 8002e12:	b2d2      	uxtb	r2, r2
 8002e14:	629a      	str	r2, [r3, #40]	; 0x28
 8002e16:	e015      	b.n	8002e44 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	893a      	ldrh	r2, [r7, #8]
 8002e1e:	0a12      	lsrs	r2, r2, #8
 8002e20:	b292      	uxth	r2, r2
 8002e22:	b2d2      	uxtb	r2, r2
 8002e24:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e26:	69fa      	ldr	r2, [r7, #28]
 8002e28:	69b9      	ldr	r1, [r7, #24]
 8002e2a:	68f8      	ldr	r0, [r7, #12]
 8002e2c:	f000 f8d5 	bl	8002fda <I2C_WaitOnTXISFlagUntilTimeout>
 8002e30:	4603      	mov	r3, r0
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d001      	beq.n	8002e3a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002e36:	2301      	movs	r3, #1
 8002e38:	e012      	b.n	8002e60 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	893a      	ldrh	r2, [r7, #8]
 8002e40:	b2d2      	uxtb	r2, r2
 8002e42:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002e44:	69fb      	ldr	r3, [r7, #28]
 8002e46:	9300      	str	r3, [sp, #0]
 8002e48:	69bb      	ldr	r3, [r7, #24]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	2180      	movs	r1, #128	; 0x80
 8002e4e:	68f8      	ldr	r0, [r7, #12]
 8002e50:	f000 f883 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 8002e54:	4603      	mov	r3, r0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d001      	beq.n	8002e5e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e000      	b.n	8002e60 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002e5e:	2300      	movs	r3, #0
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	3710      	adds	r7, #16
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}
 8002e68:	80002000 	.word	0x80002000

08002e6c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b086      	sub	sp, #24
 8002e70:	af02      	add	r7, sp, #8
 8002e72:	60f8      	str	r0, [r7, #12]
 8002e74:	4608      	mov	r0, r1
 8002e76:	4611      	mov	r1, r2
 8002e78:	461a      	mov	r2, r3
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	817b      	strh	r3, [r7, #10]
 8002e7e:	460b      	mov	r3, r1
 8002e80:	813b      	strh	r3, [r7, #8]
 8002e82:	4613      	mov	r3, r2
 8002e84:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002e86:	88fb      	ldrh	r3, [r7, #6]
 8002e88:	b2da      	uxtb	r2, r3
 8002e8a:	8979      	ldrh	r1, [r7, #10]
 8002e8c:	4b20      	ldr	r3, [pc, #128]	; (8002f10 <I2C_RequestMemoryRead+0xa4>)
 8002e8e:	9300      	str	r3, [sp, #0]
 8002e90:	2300      	movs	r3, #0
 8002e92:	68f8      	ldr	r0, [r7, #12]
 8002e94:	f000 f984 	bl	80031a0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e98:	69fa      	ldr	r2, [r7, #28]
 8002e9a:	69b9      	ldr	r1, [r7, #24]
 8002e9c:	68f8      	ldr	r0, [r7, #12]
 8002e9e:	f000 f89c 	bl	8002fda <I2C_WaitOnTXISFlagUntilTimeout>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d001      	beq.n	8002eac <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	e02c      	b.n	8002f06 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002eac:	88fb      	ldrh	r3, [r7, #6]
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d105      	bne.n	8002ebe <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	893a      	ldrh	r2, [r7, #8]
 8002eb8:	b2d2      	uxtb	r2, r2
 8002eba:	629a      	str	r2, [r3, #40]	; 0x28
 8002ebc:	e015      	b.n	8002eea <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	893a      	ldrh	r2, [r7, #8]
 8002ec4:	0a12      	lsrs	r2, r2, #8
 8002ec6:	b292      	uxth	r2, r2
 8002ec8:	b2d2      	uxtb	r2, r2
 8002eca:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ecc:	69fa      	ldr	r2, [r7, #28]
 8002ece:	69b9      	ldr	r1, [r7, #24]
 8002ed0:	68f8      	ldr	r0, [r7, #12]
 8002ed2:	f000 f882 	bl	8002fda <I2C_WaitOnTXISFlagUntilTimeout>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d001      	beq.n	8002ee0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	e012      	b.n	8002f06 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	893a      	ldrh	r2, [r7, #8]
 8002ee6:	b2d2      	uxtb	r2, r2
 8002ee8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002eea:	69fb      	ldr	r3, [r7, #28]
 8002eec:	9300      	str	r3, [sp, #0]
 8002eee:	69bb      	ldr	r3, [r7, #24]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	2140      	movs	r1, #64	; 0x40
 8002ef4:	68f8      	ldr	r0, [r7, #12]
 8002ef6:	f000 f830 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 8002efa:	4603      	mov	r3, r0
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d001      	beq.n	8002f04 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	e000      	b.n	8002f06 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002f04:	2300      	movs	r3, #0
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	3710      	adds	r7, #16
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	80002000 	.word	0x80002000

08002f14 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b083      	sub	sp, #12
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	699b      	ldr	r3, [r3, #24]
 8002f22:	f003 0302 	and.w	r3, r3, #2
 8002f26:	2b02      	cmp	r3, #2
 8002f28:	d103      	bne.n	8002f32 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	699b      	ldr	r3, [r3, #24]
 8002f38:	f003 0301 	and.w	r3, r3, #1
 8002f3c:	2b01      	cmp	r3, #1
 8002f3e:	d007      	beq.n	8002f50 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	687a      	ldr	r2, [r7, #4]
 8002f46:	6812      	ldr	r2, [r2, #0]
 8002f48:	6992      	ldr	r2, [r2, #24]
 8002f4a:	f042 0201 	orr.w	r2, r2, #1
 8002f4e:	619a      	str	r2, [r3, #24]
  }
}
 8002f50:	bf00      	nop
 8002f52:	370c      	adds	r7, #12
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bc80      	pop	{r7}
 8002f58:	4770      	bx	lr

08002f5a <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002f5a:	b580      	push	{r7, lr}
 8002f5c:	b084      	sub	sp, #16
 8002f5e:	af00      	add	r7, sp, #0
 8002f60:	60f8      	str	r0, [r7, #12]
 8002f62:	60b9      	str	r1, [r7, #8]
 8002f64:	603b      	str	r3, [r7, #0]
 8002f66:	4613      	mov	r3, r2
 8002f68:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f6a:	e022      	b.n	8002fb2 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f72:	d01e      	beq.n	8002fb2 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f74:	f7fe fb5c 	bl	8001630 <HAL_GetTick>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	69bb      	ldr	r3, [r7, #24]
 8002f7c:	1ad2      	subs	r2, r2, r3
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	429a      	cmp	r2, r3
 8002f82:	d802      	bhi.n	8002f8a <I2C_WaitOnFlagUntilTimeout+0x30>
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d113      	bne.n	8002fb2 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f8e:	f043 0220 	orr.w	r2, r3, #32
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2220      	movs	r2, #32
 8002f9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e00f      	b.n	8002fd2 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	699a      	ldr	r2, [r3, #24]
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	401a      	ands	r2, r3
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	429a      	cmp	r2, r3
 8002fc0:	bf0c      	ite	eq
 8002fc2:	2301      	moveq	r3, #1
 8002fc4:	2300      	movne	r3, #0
 8002fc6:	b2db      	uxtb	r3, r3
 8002fc8:	461a      	mov	r2, r3
 8002fca:	79fb      	ldrb	r3, [r7, #7]
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d0cd      	beq.n	8002f6c <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002fd0:	2300      	movs	r3, #0
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	3710      	adds	r7, #16
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd80      	pop	{r7, pc}

08002fda <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002fda:	b580      	push	{r7, lr}
 8002fdc:	b084      	sub	sp, #16
 8002fde:	af00      	add	r7, sp, #0
 8002fe0:	60f8      	str	r0, [r7, #12]
 8002fe2:	60b9      	str	r1, [r7, #8]
 8002fe4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002fe6:	e02c      	b.n	8003042 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fe8:	687a      	ldr	r2, [r7, #4]
 8002fea:	68b9      	ldr	r1, [r7, #8]
 8002fec:	68f8      	ldr	r0, [r7, #12]
 8002fee:	f000 f871 	bl	80030d4 <I2C_IsAcknowledgeFailed>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d001      	beq.n	8002ffc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	e02a      	b.n	8003052 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003002:	d01e      	beq.n	8003042 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003004:	f7fe fb14 	bl	8001630 <HAL_GetTick>
 8003008:	4602      	mov	r2, r0
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	1ad2      	subs	r2, r2, r3
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	429a      	cmp	r2, r3
 8003012:	d802      	bhi.n	800301a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d113      	bne.n	8003042 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800301e:	f043 0220 	orr.w	r2, r3, #32
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2220      	movs	r2, #32
 800302a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2200      	movs	r2, #0
 8003032:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2200      	movs	r2, #0
 800303a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800303e:	2301      	movs	r3, #1
 8003040:	e007      	b.n	8003052 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	699b      	ldr	r3, [r3, #24]
 8003048:	f003 0302 	and.w	r3, r3, #2
 800304c:	2b02      	cmp	r3, #2
 800304e:	d1cb      	bne.n	8002fe8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003050:	2300      	movs	r3, #0
}
 8003052:	4618      	mov	r0, r3
 8003054:	3710      	adds	r7, #16
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}

0800305a <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800305a:	b580      	push	{r7, lr}
 800305c:	b084      	sub	sp, #16
 800305e:	af00      	add	r7, sp, #0
 8003060:	60f8      	str	r0, [r7, #12]
 8003062:	60b9      	str	r1, [r7, #8]
 8003064:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003066:	e028      	b.n	80030ba <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003068:	687a      	ldr	r2, [r7, #4]
 800306a:	68b9      	ldr	r1, [r7, #8]
 800306c:	68f8      	ldr	r0, [r7, #12]
 800306e:	f000 f831 	bl	80030d4 <I2C_IsAcknowledgeFailed>
 8003072:	4603      	mov	r3, r0
 8003074:	2b00      	cmp	r3, #0
 8003076:	d001      	beq.n	800307c <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	e026      	b.n	80030ca <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800307c:	f7fe fad8 	bl	8001630 <HAL_GetTick>
 8003080:	4602      	mov	r2, r0
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	1ad2      	subs	r2, r2, r3
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	429a      	cmp	r2, r3
 800308a:	d802      	bhi.n	8003092 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d113      	bne.n	80030ba <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003096:	f043 0220 	orr.w	r2, r3, #32
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2220      	movs	r2, #32
 80030a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2200      	movs	r2, #0
 80030aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	2200      	movs	r2, #0
 80030b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	e007      	b.n	80030ca <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	699b      	ldr	r3, [r3, #24]
 80030c0:	f003 0320 	and.w	r3, r3, #32
 80030c4:	2b20      	cmp	r3, #32
 80030c6:	d1cf      	bne.n	8003068 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80030c8:	2300      	movs	r3, #0
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	3710      	adds	r7, #16
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}
	...

080030d4 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b084      	sub	sp, #16
 80030d8:	af00      	add	r7, sp, #0
 80030da:	60f8      	str	r0, [r7, #12]
 80030dc:	60b9      	str	r1, [r7, #8]
 80030de:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	699b      	ldr	r3, [r3, #24]
 80030e6:	f003 0310 	and.w	r3, r3, #16
 80030ea:	2b10      	cmp	r3, #16
 80030ec:	d151      	bne.n	8003192 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80030ee:	e022      	b.n	8003136 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80030f0:	68bb      	ldr	r3, [r7, #8]
 80030f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030f6:	d01e      	beq.n	8003136 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030f8:	f7fe fa9a 	bl	8001630 <HAL_GetTick>
 80030fc:	4602      	mov	r2, r0
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	1ad2      	subs	r2, r2, r3
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	429a      	cmp	r2, r3
 8003106:	d802      	bhi.n	800310e <I2C_IsAcknowledgeFailed+0x3a>
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d113      	bne.n	8003136 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003112:	f043 0220 	orr.w	r2, r3, #32
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	2220      	movs	r2, #32
 800311e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	2200      	movs	r2, #0
 8003126:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	2200      	movs	r2, #0
 800312e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	e02e      	b.n	8003194 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	699b      	ldr	r3, [r3, #24]
 800313c:	f003 0320 	and.w	r3, r3, #32
 8003140:	2b20      	cmp	r3, #32
 8003142:	d1d5      	bne.n	80030f0 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	2210      	movs	r2, #16
 800314a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	2220      	movs	r2, #32
 8003152:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003154:	68f8      	ldr	r0, [r7, #12]
 8003156:	f7ff fedd 	bl	8002f14 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	6859      	ldr	r1, [r3, #4]
 8003164:	4b0d      	ldr	r3, [pc, #52]	; (800319c <I2C_IsAcknowledgeFailed+0xc8>)
 8003166:	400b      	ands	r3, r1
 8003168:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800316e:	f043 0204 	orr.w	r2, r3, #4
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2220      	movs	r2, #32
 800317a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2200      	movs	r2, #0
 8003182:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2200      	movs	r2, #0
 800318a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800318e:	2301      	movs	r3, #1
 8003190:	e000      	b.n	8003194 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8003192:	2300      	movs	r3, #0
}
 8003194:	4618      	mov	r0, r3
 8003196:	3710      	adds	r7, #16
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}
 800319c:	fe00e800 	.word	0xfe00e800

080031a0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b085      	sub	sp, #20
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	60f8      	str	r0, [r7, #12]
 80031a8:	607b      	str	r3, [r7, #4]
 80031aa:	460b      	mov	r3, r1
 80031ac:	817b      	strh	r3, [r7, #10]
 80031ae:	4613      	mov	r3, r2
 80031b0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	6859      	ldr	r1, [r3, #4]
 80031bc:	69bb      	ldr	r3, [r7, #24]
 80031be:	0d5b      	lsrs	r3, r3, #21
 80031c0:	f403 6080 	and.w	r0, r3, #1024	; 0x400
 80031c4:	4b0b      	ldr	r3, [pc, #44]	; (80031f4 <I2C_TransferConfig+0x54>)
 80031c6:	4303      	orrs	r3, r0
 80031c8:	43db      	mvns	r3, r3
 80031ca:	4019      	ands	r1, r3
 80031cc:	897b      	ldrh	r3, [r7, #10]
 80031ce:	f3c3 0009 	ubfx	r0, r3, #0, #10
 80031d2:	7a7b      	ldrb	r3, [r7, #9]
 80031d4:	041b      	lsls	r3, r3, #16
 80031d6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80031da:	4318      	orrs	r0, r3
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	4318      	orrs	r0, r3
 80031e0:	69bb      	ldr	r3, [r7, #24]
 80031e2:	4303      	orrs	r3, r0
 80031e4:	430b      	orrs	r3, r1
 80031e6:	6053      	str	r3, [r2, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80031e8:	bf00      	nop
 80031ea:	3714      	adds	r7, #20
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bc80      	pop	{r7}
 80031f0:	4770      	bx	lr
 80031f2:	bf00      	nop
 80031f4:	03ff63ff 	.word	0x03ff63ff

080031f8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b083      	sub	sp, #12
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003208:	b2db      	uxtb	r3, r3
 800320a:	2b20      	cmp	r3, #32
 800320c:	d138      	bne.n	8003280 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003214:	2b01      	cmp	r3, #1
 8003216:	d101      	bne.n	800321c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003218:	2302      	movs	r3, #2
 800321a:	e032      	b.n	8003282 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2201      	movs	r2, #1
 8003220:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2224      	movs	r2, #36	; 0x24
 8003228:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	687a      	ldr	r2, [r7, #4]
 8003232:	6812      	ldr	r2, [r2, #0]
 8003234:	6812      	ldr	r2, [r2, #0]
 8003236:	f022 0201 	bic.w	r2, r2, #1
 800323a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	687a      	ldr	r2, [r7, #4]
 8003242:	6812      	ldr	r2, [r2, #0]
 8003244:	6812      	ldr	r2, [r2, #0]
 8003246:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800324a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	687a      	ldr	r2, [r7, #4]
 8003252:	6812      	ldr	r2, [r2, #0]
 8003254:	6811      	ldr	r1, [r2, #0]
 8003256:	683a      	ldr	r2, [r7, #0]
 8003258:	430a      	orrs	r2, r1
 800325a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	687a      	ldr	r2, [r7, #4]
 8003262:	6812      	ldr	r2, [r2, #0]
 8003264:	6812      	ldr	r2, [r2, #0]
 8003266:	f042 0201 	orr.w	r2, r2, #1
 800326a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2220      	movs	r2, #32
 8003270:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2200      	movs	r2, #0
 8003278:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800327c:	2300      	movs	r3, #0
 800327e:	e000      	b.n	8003282 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003280:	2302      	movs	r3, #2
  }
}
 8003282:	4618      	mov	r0, r3
 8003284:	370c      	adds	r7, #12
 8003286:	46bd      	mov	sp, r7
 8003288:	bc80      	pop	{r7}
 800328a:	4770      	bx	lr

0800328c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800328c:	b480      	push	{r7}
 800328e:	b085      	sub	sp, #20
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
 8003294:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800329c:	b2db      	uxtb	r3, r3
 800329e:	2b20      	cmp	r3, #32
 80032a0:	d139      	bne.n	8003316 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80032a8:	2b01      	cmp	r3, #1
 80032aa:	d101      	bne.n	80032b0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80032ac:	2302      	movs	r3, #2
 80032ae:	e033      	b.n	8003318 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2201      	movs	r2, #1
 80032b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2224      	movs	r2, #36	; 0x24
 80032bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	687a      	ldr	r2, [r7, #4]
 80032c6:	6812      	ldr	r2, [r2, #0]
 80032c8:	6812      	ldr	r2, [r2, #0]
 80032ca:	f022 0201 	bic.w	r2, r2, #1
 80032ce:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80032de:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	021b      	lsls	r3, r3, #8
 80032e4:	68fa      	ldr	r2, [r7, #12]
 80032e6:	4313      	orrs	r3, r2
 80032e8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	68fa      	ldr	r2, [r7, #12]
 80032f0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	687a      	ldr	r2, [r7, #4]
 80032f8:	6812      	ldr	r2, [r2, #0]
 80032fa:	6812      	ldr	r2, [r2, #0]
 80032fc:	f042 0201 	orr.w	r2, r2, #1
 8003300:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2220      	movs	r2, #32
 8003306:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2200      	movs	r2, #0
 800330e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003312:	2300      	movs	r3, #0
 8003314:	e000      	b.n	8003318 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003316:	2302      	movs	r3, #2
  }
}
 8003318:	4618      	mov	r0, r3
 800331a:	3714      	adds	r7, #20
 800331c:	46bd      	mov	sp, r7
 800331e:	bc80      	pop	{r7}
 8003320:	4770      	bx	lr
	...

08003324 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003324:	b480      	push	{r7}
 8003326:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003328:	4a04      	ldr	r2, [pc, #16]	; (800333c <HAL_PWR_EnableBkUpAccess+0x18>)
 800332a:	4b04      	ldr	r3, [pc, #16]	; (800333c <HAL_PWR_EnableBkUpAccess+0x18>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003332:	6013      	str	r3, [r2, #0]
}
 8003334:	bf00      	nop
 8003336:	46bd      	mov	sp, r7
 8003338:	bc80      	pop	{r7}
 800333a:	4770      	bx	lr
 800333c:	40007000 	.word	0x40007000

08003340 <HAL_PWR_DisableBkUpAccess>:
  * @brief Disable access to the backup domain
  *        (RTC registers, RTC backup data registers).
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8003340:	b480      	push	{r7}
 8003342:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR1, PWR_CR1_DBP);
 8003344:	4a04      	ldr	r2, [pc, #16]	; (8003358 <HAL_PWR_DisableBkUpAccess+0x18>)
 8003346:	4b04      	ldr	r3, [pc, #16]	; (8003358 <HAL_PWR_DisableBkUpAccess+0x18>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800334e:	6013      	str	r3, [r2, #0]
}
 8003350:	bf00      	nop
 8003352:	46bd      	mov	sp, r7
 8003354:	bc80      	pop	{r7}
 8003356:	4770      	bx	lr
 8003358:	40007000 	.word	0x40007000

0800335c <HAL_PWR_EnableWakeUpPin>:
  *           @arg @ref PWR_WAKEUP_PIN5_HIGH or PWR_WAKEUP_PIN5_LOW
  * @note  PWR_WAKEUP_PINx and PWR_WAKEUP_PINx_HIGH are equivalent.
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinPolarity)
{
 800335c:	b480      	push	{r7}
 800335e:	b083      	sub	sp, #12
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinPolarity));

  /* Specifies the Wake-Up pin polarity for the event detection
    (rising or falling edge) */
  MODIFY_REG(PWR->CR4, (PWR_CR3_EWUP & WakeUpPinPolarity), (WakeUpPinPolarity >> PWR_WUP_POLARITY_SHIFT));
 8003364:	490c      	ldr	r1, [pc, #48]	; (8003398 <HAL_PWR_EnableWakeUpPin+0x3c>)
 8003366:	4b0c      	ldr	r3, [pc, #48]	; (8003398 <HAL_PWR_EnableWakeUpPin+0x3c>)
 8003368:	68da      	ldr	r2, [r3, #12]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	f003 031f 	and.w	r3, r3, #31
 8003370:	43db      	mvns	r3, r3
 8003372:	401a      	ands	r2, r3
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	095b      	lsrs	r3, r3, #5
 8003378:	4313      	orrs	r3, r2
 800337a:	60cb      	str	r3, [r1, #12]

  /* Enable wake-up pin */
  SET_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinPolarity));
 800337c:	4906      	ldr	r1, [pc, #24]	; (8003398 <HAL_PWR_EnableWakeUpPin+0x3c>)
 800337e:	4b06      	ldr	r3, [pc, #24]	; (8003398 <HAL_PWR_EnableWakeUpPin+0x3c>)
 8003380:	689a      	ldr	r2, [r3, #8]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	f003 031f 	and.w	r3, r3, #31
 8003388:	4313      	orrs	r3, r2
 800338a:	608b      	str	r3, [r1, #8]


}
 800338c:	bf00      	nop
 800338e:	370c      	adds	r7, #12
 8003390:	46bd      	mov	sp, r7
 8003392:	bc80      	pop	{r7}
 8003394:	4770      	bx	lr
 8003396:	bf00      	nop
 8003398:	40007000 	.word	0x40007000

0800339c <HAL_PWR_DisableWakeUpPin>:
  *         This parameter can be one of the following values:
  *           @arg @ref PWR_WAKEUP_PIN1, PWR_WAKEUP_PIN2, PWR_WAKEUP_PIN3, PWR_WAKEUP_PIN4, PWR_WAKEUP_PIN5
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 800339c:	b480      	push	{r7}
 800339e:	b083      	sub	sp, #12
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  CLEAR_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinx));
 80033a4:	4906      	ldr	r1, [pc, #24]	; (80033c0 <HAL_PWR_DisableWakeUpPin+0x24>)
 80033a6:	4b06      	ldr	r3, [pc, #24]	; (80033c0 <HAL_PWR_DisableWakeUpPin+0x24>)
 80033a8:	689a      	ldr	r2, [r3, #8]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	f003 031f 	and.w	r3, r3, #31
 80033b0:	43db      	mvns	r3, r3
 80033b2:	4013      	ands	r3, r2
 80033b4:	608b      	str	r3, [r1, #8]
}
 80033b6:	bf00      	nop
 80033b8:	370c      	adds	r7, #12
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bc80      	pop	{r7}
 80033be:	4770      	bx	lr
 80033c0:	40007000 	.word	0x40007000

080033c4 <HAL_PWR_EnterSTANDBYMode>:
  *        These states are effective in Standby mode only if APC bit is set through
  *        HAL_PWREx_EnablePullUpPullDownConfig() API.
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 80033c4:	b480      	push	{r7}
 80033c6:	af00      	add	r7, sp, #0
  /* Set Stand-by mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STANDBY);
 80033c8:	4a09      	ldr	r2, [pc, #36]	; (80033f0 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 80033ca:	4b09      	ldr	r3, [pc, #36]	; (80033f0 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f023 0307 	bic.w	r3, r3, #7
 80033d2:	f043 0303 	orr.w	r3, r3, #3
 80033d6:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80033d8:	4a06      	ldr	r2, [pc, #24]	; (80033f4 <HAL_PWR_EnterSTANDBYMode+0x30>)
 80033da:	4b06      	ldr	r3, [pc, #24]	; (80033f4 <HAL_PWR_EnterSTANDBYMode+0x30>)
 80033dc:	691b      	ldr	r3, [r3, #16]
 80033de:	f043 0304 	orr.w	r3, r3, #4
 80033e2:	6113      	str	r3, [r2, #16]
  __ASM volatile ("wfi");
 80033e4:	bf30      	wfi
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
}
 80033e6:	bf00      	nop
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bc80      	pop	{r7}
 80033ec:	4770      	bx	lr
 80033ee:	bf00      	nop
 80033f0:	40007000 	.word	0x40007000
 80033f4:	e000ed00 	.word	0xe000ed00

080033f8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80033f8:	b480      	push	{r7}
 80033fa:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80033fc:	4b03      	ldr	r3, [pc, #12]	; (800340c <HAL_PWREx_GetVoltageRange+0x14>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003404:	4618      	mov	r0, r3
 8003406:	46bd      	mov	sp, r7
 8003408:	bc80      	pop	{r7}
 800340a:	4770      	bx	lr
 800340c:	40007000 	.word	0x40007000

08003410 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003410:	b480      	push	{r7}
 8003412:	b085      	sub	sp, #20
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800341e:	d130      	bne.n	8003482 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003420:	4b22      	ldr	r3, [pc, #136]	; (80034ac <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003428:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800342c:	d038      	beq.n	80034a0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800342e:	4a1f      	ldr	r2, [pc, #124]	; (80034ac <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8003430:	4b1e      	ldr	r3, [pc, #120]	; (80034ac <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003438:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800343c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800343e:	4b1c      	ldr	r3, [pc, #112]	; (80034b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	2232      	movs	r2, #50	; 0x32
 8003444:	fb02 f303 	mul.w	r3, r2, r3
 8003448:	4a1a      	ldr	r2, [pc, #104]	; (80034b4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800344a:	fba2 2303 	umull	r2, r3, r2, r3
 800344e:	0c9b      	lsrs	r3, r3, #18
 8003450:	3301      	adds	r3, #1
 8003452:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003454:	e002      	b.n	800345c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	3b01      	subs	r3, #1
 800345a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800345c:	4b13      	ldr	r3, [pc, #76]	; (80034ac <HAL_PWREx_ControlVoltageScaling+0x9c>)
 800345e:	695b      	ldr	r3, [r3, #20]
 8003460:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003464:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003468:	d102      	bne.n	8003470 <HAL_PWREx_ControlVoltageScaling+0x60>
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d1f2      	bne.n	8003456 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003470:	4b0e      	ldr	r3, [pc, #56]	; (80034ac <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8003472:	695b      	ldr	r3, [r3, #20]
 8003474:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003478:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800347c:	d110      	bne.n	80034a0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800347e:	2303      	movs	r3, #3
 8003480:	e00f      	b.n	80034a2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003482:	4b0a      	ldr	r3, [pc, #40]	; (80034ac <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800348a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800348e:	d007      	beq.n	80034a0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003490:	4a06      	ldr	r2, [pc, #24]	; (80034ac <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8003492:	4b06      	ldr	r3, [pc, #24]	; (80034ac <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800349a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800349e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80034a0:	2300      	movs	r3, #0
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3714      	adds	r7, #20
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bc80      	pop	{r7}
 80034aa:	4770      	bx	lr
 80034ac:	40007000 	.word	0x40007000
 80034b0:	20000010 	.word	0x20000010
 80034b4:	431bde83 	.word	0x431bde83

080034b8 <HAL_PWREx_EnableInternalWakeUpLine>:
/**
  * @brief Enable Internal Wake-up Line.
  * @retval None
  */
void HAL_PWREx_EnableInternalWakeUpLine(void)
{
 80034b8:	b480      	push	{r7}
 80034ba:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_EIWF);
 80034bc:	4a04      	ldr	r2, [pc, #16]	; (80034d0 <HAL_PWREx_EnableInternalWakeUpLine+0x18>)
 80034be:	4b04      	ldr	r3, [pc, #16]	; (80034d0 <HAL_PWREx_EnableInternalWakeUpLine+0x18>)
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80034c6:	6093      	str	r3, [r2, #8]
}
 80034c8:	bf00      	nop
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bc80      	pop	{r7}
 80034ce:	4770      	bx	lr
 80034d0:	40007000 	.word	0x40007000

080034d4 <HAL_PWREx_DisableInternalWakeUpLine>:
/**
  * @brief Disable Internal Wake-up Line.
  * @retval None
  */
void HAL_PWREx_DisableInternalWakeUpLine(void)
{
 80034d4:	b480      	push	{r7}
 80034d6:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR3, PWR_CR3_EIWF);
 80034d8:	4a04      	ldr	r2, [pc, #16]	; (80034ec <HAL_PWREx_DisableInternalWakeUpLine+0x18>)
 80034da:	4b04      	ldr	r3, [pc, #16]	; (80034ec <HAL_PWREx_DisableInternalWakeUpLine+0x18>)
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80034e2:	6093      	str	r3, [r2, #8]
}
 80034e4:	bf00      	nop
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bc80      	pop	{r7}
 80034ea:	4770      	bx	lr
 80034ec:	40007000 	.word	0x40007000

080034f0 <HAL_PWREx_EnableGPIOPullUp>:
  *         I/O pins are available) or the logical OR of several of them to set
  *         several bits for a given port in a single API call.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
{
 80034f0:	b480      	push	{r7}
 80034f2:	b085      	sub	sp, #20
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
 80034f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80034fa:	2300      	movs	r3, #0
 80034fc:	73fb      	strb	r3, [r7, #15]

  assert_param(IS_PWR_GPIO(GPIO));
  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));

  switch (GPIO)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2b07      	cmp	r3, #7
 8003502:	f200 808d 	bhi.w	8003620 <HAL_PWREx_EnableGPIOPullUp+0x130>
 8003506:	a201      	add	r2, pc, #4	; (adr r2, 800350c <HAL_PWREx_EnableGPIOPullUp+0x1c>)
 8003508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800350c:	0800352d 	.word	0x0800352d
 8003510:	08003551 	.word	0x08003551
 8003514:	08003571 	.word	0x08003571
 8003518:	0800358d 	.word	0x0800358d
 800351c:	080035a9 	.word	0x080035a9
 8003520:	080035c5 	.word	0x080035c5
 8003524:	080035e1 	.word	0x080035e1
 8003528:	080035fd 	.word	0x080035fd
  {
    case PWR_GPIO_A:
       SET_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 800352c:	4941      	ldr	r1, [pc, #260]	; (8003634 <HAL_PWREx_EnableGPIOPullUp+0x144>)
 800352e:	4b41      	ldr	r3, [pc, #260]	; (8003634 <HAL_PWREx_EnableGPIOPullUp+0x144>)
 8003530:	6a1a      	ldr	r2, [r3, #32]
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003538:	4313      	orrs	r3, r2
 800353a:	620b      	str	r3, [r1, #32]
       CLEAR_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 800353c:	493d      	ldr	r1, [pc, #244]	; (8003634 <HAL_PWREx_EnableGPIOPullUp+0x144>)
 800353e:	4b3d      	ldr	r3, [pc, #244]	; (8003634 <HAL_PWREx_EnableGPIOPullUp+0x144>)
 8003540:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8003548:	43db      	mvns	r3, r3
 800354a:	4013      	ands	r3, r2
 800354c:	624b      	str	r3, [r1, #36]	; 0x24
       break;
 800354e:	e06a      	b.n	8003626 <HAL_PWREx_EnableGPIOPullUp+0x136>
    case PWR_GPIO_B:
       SET_BIT(PWR->PUCRB, GPIONumber);
 8003550:	4938      	ldr	r1, [pc, #224]	; (8003634 <HAL_PWREx_EnableGPIOPullUp+0x144>)
 8003552:	4b38      	ldr	r3, [pc, #224]	; (8003634 <HAL_PWREx_EnableGPIOPullUp+0x144>)
 8003554:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	4313      	orrs	r3, r2
 800355a:	628b      	str	r3, [r1, #40]	; 0x28
       CLEAR_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 800355c:	4935      	ldr	r1, [pc, #212]	; (8003634 <HAL_PWREx_EnableGPIOPullUp+0x144>)
 800355e:	4b35      	ldr	r3, [pc, #212]	; (8003634 <HAL_PWREx_EnableGPIOPullUp+0x144>)
 8003560:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	f023 0310 	bic.w	r3, r3, #16
 8003568:	43db      	mvns	r3, r3
 800356a:	4013      	ands	r3, r2
 800356c:	62cb      	str	r3, [r1, #44]	; 0x2c
       break;
 800356e:	e05a      	b.n	8003626 <HAL_PWREx_EnableGPIOPullUp+0x136>
    case PWR_GPIO_C:
       SET_BIT(PWR->PUCRC, GPIONumber);
 8003570:	4930      	ldr	r1, [pc, #192]	; (8003634 <HAL_PWREx_EnableGPIOPullUp+0x144>)
 8003572:	4b30      	ldr	r3, [pc, #192]	; (8003634 <HAL_PWREx_EnableGPIOPullUp+0x144>)
 8003574:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	4313      	orrs	r3, r2
 800357a:	630b      	str	r3, [r1, #48]	; 0x30
       CLEAR_BIT(PWR->PDCRC, GPIONumber);
 800357c:	492d      	ldr	r1, [pc, #180]	; (8003634 <HAL_PWREx_EnableGPIOPullUp+0x144>)
 800357e:	4b2d      	ldr	r3, [pc, #180]	; (8003634 <HAL_PWREx_EnableGPIOPullUp+0x144>)
 8003580:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	43db      	mvns	r3, r3
 8003586:	4013      	ands	r3, r2
 8003588:	634b      	str	r3, [r1, #52]	; 0x34
       break;
 800358a:	e04c      	b.n	8003626 <HAL_PWREx_EnableGPIOPullUp+0x136>
#if defined(GPIOD)
    case PWR_GPIO_D:
       SET_BIT(PWR->PUCRD, GPIONumber);
 800358c:	4929      	ldr	r1, [pc, #164]	; (8003634 <HAL_PWREx_EnableGPIOPullUp+0x144>)
 800358e:	4b29      	ldr	r3, [pc, #164]	; (8003634 <HAL_PWREx_EnableGPIOPullUp+0x144>)
 8003590:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	4313      	orrs	r3, r2
 8003596:	638b      	str	r3, [r1, #56]	; 0x38
       CLEAR_BIT(PWR->PDCRD, GPIONumber);
 8003598:	4926      	ldr	r1, [pc, #152]	; (8003634 <HAL_PWREx_EnableGPIOPullUp+0x144>)
 800359a:	4b26      	ldr	r3, [pc, #152]	; (8003634 <HAL_PWREx_EnableGPIOPullUp+0x144>)
 800359c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	43db      	mvns	r3, r3
 80035a2:	4013      	ands	r3, r2
 80035a4:	63cb      	str	r3, [r1, #60]	; 0x3c
       break;
 80035a6:	e03e      	b.n	8003626 <HAL_PWREx_EnableGPIOPullUp+0x136>
#endif
#if defined(GPIOE)
    case PWR_GPIO_E:
       SET_BIT(PWR->PUCRE, GPIONumber);
 80035a8:	4922      	ldr	r1, [pc, #136]	; (8003634 <HAL_PWREx_EnableGPIOPullUp+0x144>)
 80035aa:	4b22      	ldr	r3, [pc, #136]	; (8003634 <HAL_PWREx_EnableGPIOPullUp+0x144>)
 80035ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	640b      	str	r3, [r1, #64]	; 0x40
       CLEAR_BIT(PWR->PDCRE, GPIONumber);
 80035b4:	491f      	ldr	r1, [pc, #124]	; (8003634 <HAL_PWREx_EnableGPIOPullUp+0x144>)
 80035b6:	4b1f      	ldr	r3, [pc, #124]	; (8003634 <HAL_PWREx_EnableGPIOPullUp+0x144>)
 80035b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	43db      	mvns	r3, r3
 80035be:	4013      	ands	r3, r2
 80035c0:	644b      	str	r3, [r1, #68]	; 0x44
       break;
 80035c2:	e030      	b.n	8003626 <HAL_PWREx_EnableGPIOPullUp+0x136>
#endif
#if defined(GPIOF)
    case PWR_GPIO_F:
       SET_BIT(PWR->PUCRF, GPIONumber);
 80035c4:	491b      	ldr	r1, [pc, #108]	; (8003634 <HAL_PWREx_EnableGPIOPullUp+0x144>)
 80035c6:	4b1b      	ldr	r3, [pc, #108]	; (8003634 <HAL_PWREx_EnableGPIOPullUp+0x144>)
 80035c8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	4313      	orrs	r3, r2
 80035ce:	648b      	str	r3, [r1, #72]	; 0x48
       CLEAR_BIT(PWR->PDCRF, GPIONumber);
 80035d0:	4918      	ldr	r1, [pc, #96]	; (8003634 <HAL_PWREx_EnableGPIOPullUp+0x144>)
 80035d2:	4b18      	ldr	r3, [pc, #96]	; (8003634 <HAL_PWREx_EnableGPIOPullUp+0x144>)
 80035d4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	43db      	mvns	r3, r3
 80035da:	4013      	ands	r3, r2
 80035dc:	64cb      	str	r3, [r1, #76]	; 0x4c
       break;
 80035de:	e022      	b.n	8003626 <HAL_PWREx_EnableGPIOPullUp+0x136>
#endif
#if defined(GPIOG)
    case PWR_GPIO_G:
       SET_BIT(PWR->PUCRG, GPIONumber);
 80035e0:	4914      	ldr	r1, [pc, #80]	; (8003634 <HAL_PWREx_EnableGPIOPullUp+0x144>)
 80035e2:	4b14      	ldr	r3, [pc, #80]	; (8003634 <HAL_PWREx_EnableGPIOPullUp+0x144>)
 80035e4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	4313      	orrs	r3, r2
 80035ea:	650b      	str	r3, [r1, #80]	; 0x50
       CLEAR_BIT(PWR->PDCRG, GPIONumber);
 80035ec:	4911      	ldr	r1, [pc, #68]	; (8003634 <HAL_PWREx_EnableGPIOPullUp+0x144>)
 80035ee:	4b11      	ldr	r3, [pc, #68]	; (8003634 <HAL_PWREx_EnableGPIOPullUp+0x144>)
 80035f0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	43db      	mvns	r3, r3
 80035f6:	4013      	ands	r3, r2
 80035f8:	654b      	str	r3, [r1, #84]	; 0x54
       break;
 80035fa:	e014      	b.n	8003626 <HAL_PWREx_EnableGPIOPullUp+0x136>
#endif
    case PWR_GPIO_H:
       SET_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 80035fc:	490d      	ldr	r1, [pc, #52]	; (8003634 <HAL_PWREx_EnableGPIOPullUp+0x144>)
 80035fe:	4b0d      	ldr	r3, [pc, #52]	; (8003634 <HAL_PWREx_EnableGPIOPullUp+0x144>)
 8003600:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	f003 0303 	and.w	r3, r3, #3
 8003608:	4313      	orrs	r3, r2
 800360a:	658b      	str	r3, [r1, #88]	; 0x58
#if defined (STM32L496xx) || defined (STM32L4A6xx)
       CLEAR_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
#else
       CLEAR_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 800360c:	4909      	ldr	r1, [pc, #36]	; (8003634 <HAL_PWREx_EnableGPIOPullUp+0x144>)
 800360e:	4b09      	ldr	r3, [pc, #36]	; (8003634 <HAL_PWREx_EnableGPIOPullUp+0x144>)
 8003610:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	f003 0303 	and.w	r3, r3, #3
 8003618:	43db      	mvns	r3, r3
 800361a:	4013      	ands	r3, r2
 800361c:	65cb      	str	r3, [r1, #92]	; 0x5c
#endif
       break;
 800361e:	e002      	b.n	8003626 <HAL_PWREx_EnableGPIOPullUp+0x136>
       SET_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
       CLEAR_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
       break;
#endif
    default:
      status = HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	73fb      	strb	r3, [r7, #15]
      break;
 8003624:	bf00      	nop
  }

  return status;
 8003626:	7bfb      	ldrb	r3, [r7, #15]
}
 8003628:	4618      	mov	r0, r3
 800362a:	3714      	adds	r7, #20
 800362c:	46bd      	mov	sp, r7
 800362e:	bc80      	pop	{r7}
 8003630:	4770      	bx	lr
 8003632:	bf00      	nop
 8003634:	40007000 	.word	0x40007000

08003638 <HAL_PWREx_DisableGPIOPullUp>:
  *         I/O pins are available) or the logical OR of several of them to reset
  *         several bits for a given port in a single API call.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
{
 8003638:	b480      	push	{r7}
 800363a:	b085      	sub	sp, #20
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
 8003640:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003642:	2300      	movs	r3, #0
 8003644:	73fb      	strb	r3, [r7, #15]

  assert_param(IS_PWR_GPIO(GPIO));
  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));

  switch (GPIO)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2b07      	cmp	r3, #7
 800364a:	d857      	bhi.n	80036fc <HAL_PWREx_DisableGPIOPullUp+0xc4>
 800364c:	a201      	add	r2, pc, #4	; (adr r2, 8003654 <HAL_PWREx_DisableGPIOPullUp+0x1c>)
 800364e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003652:	bf00      	nop
 8003654:	08003675 	.word	0x08003675
 8003658:	08003689 	.word	0x08003689
 800365c:	08003699 	.word	0x08003699
 8003660:	080036a9 	.word	0x080036a9
 8003664:	080036b9 	.word	0x080036b9
 8003668:	080036c9 	.word	0x080036c9
 800366c:	080036d9 	.word	0x080036d9
 8003670:	080036e9 	.word	0x080036e9
  {
    case PWR_GPIO_A:
       CLEAR_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 8003674:	4926      	ldr	r1, [pc, #152]	; (8003710 <HAL_PWREx_DisableGPIOPullUp+0xd8>)
 8003676:	4b26      	ldr	r3, [pc, #152]	; (8003710 <HAL_PWREx_DisableGPIOPullUp+0xd8>)
 8003678:	6a1a      	ldr	r2, [r3, #32]
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003680:	43db      	mvns	r3, r3
 8003682:	4013      	ands	r3, r2
 8003684:	620b      	str	r3, [r1, #32]
       break;
 8003686:	e03c      	b.n	8003702 <HAL_PWREx_DisableGPIOPullUp+0xca>
    case PWR_GPIO_B:
       CLEAR_BIT(PWR->PUCRB, GPIONumber);
 8003688:	4921      	ldr	r1, [pc, #132]	; (8003710 <HAL_PWREx_DisableGPIOPullUp+0xd8>)
 800368a:	4b21      	ldr	r3, [pc, #132]	; (8003710 <HAL_PWREx_DisableGPIOPullUp+0xd8>)
 800368c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	43db      	mvns	r3, r3
 8003692:	4013      	ands	r3, r2
 8003694:	628b      	str	r3, [r1, #40]	; 0x28
       break;
 8003696:	e034      	b.n	8003702 <HAL_PWREx_DisableGPIOPullUp+0xca>
    case PWR_GPIO_C:
       CLEAR_BIT(PWR->PUCRC, GPIONumber);
 8003698:	491d      	ldr	r1, [pc, #116]	; (8003710 <HAL_PWREx_DisableGPIOPullUp+0xd8>)
 800369a:	4b1d      	ldr	r3, [pc, #116]	; (8003710 <HAL_PWREx_DisableGPIOPullUp+0xd8>)
 800369c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	43db      	mvns	r3, r3
 80036a2:	4013      	ands	r3, r2
 80036a4:	630b      	str	r3, [r1, #48]	; 0x30
       break;
 80036a6:	e02c      	b.n	8003702 <HAL_PWREx_DisableGPIOPullUp+0xca>
#if defined(GPIOD)
    case PWR_GPIO_D:
       CLEAR_BIT(PWR->PUCRD, GPIONumber);
 80036a8:	4919      	ldr	r1, [pc, #100]	; (8003710 <HAL_PWREx_DisableGPIOPullUp+0xd8>)
 80036aa:	4b19      	ldr	r3, [pc, #100]	; (8003710 <HAL_PWREx_DisableGPIOPullUp+0xd8>)
 80036ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	43db      	mvns	r3, r3
 80036b2:	4013      	ands	r3, r2
 80036b4:	638b      	str	r3, [r1, #56]	; 0x38
       break;
 80036b6:	e024      	b.n	8003702 <HAL_PWREx_DisableGPIOPullUp+0xca>
#endif
#if defined(GPIOE)
    case PWR_GPIO_E:
       CLEAR_BIT(PWR->PUCRE, GPIONumber);
 80036b8:	4915      	ldr	r1, [pc, #84]	; (8003710 <HAL_PWREx_DisableGPIOPullUp+0xd8>)
 80036ba:	4b15      	ldr	r3, [pc, #84]	; (8003710 <HAL_PWREx_DisableGPIOPullUp+0xd8>)
 80036bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	43db      	mvns	r3, r3
 80036c2:	4013      	ands	r3, r2
 80036c4:	640b      	str	r3, [r1, #64]	; 0x40
       break;
 80036c6:	e01c      	b.n	8003702 <HAL_PWREx_DisableGPIOPullUp+0xca>
#endif
#if defined(GPIOF)
    case PWR_GPIO_F:
       CLEAR_BIT(PWR->PUCRF, GPIONumber);
 80036c8:	4911      	ldr	r1, [pc, #68]	; (8003710 <HAL_PWREx_DisableGPIOPullUp+0xd8>)
 80036ca:	4b11      	ldr	r3, [pc, #68]	; (8003710 <HAL_PWREx_DisableGPIOPullUp+0xd8>)
 80036cc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	43db      	mvns	r3, r3
 80036d2:	4013      	ands	r3, r2
 80036d4:	648b      	str	r3, [r1, #72]	; 0x48
       break;
 80036d6:	e014      	b.n	8003702 <HAL_PWREx_DisableGPIOPullUp+0xca>
#endif
#if defined(GPIOG)
    case PWR_GPIO_G:
       CLEAR_BIT(PWR->PUCRG, GPIONumber);
 80036d8:	490d      	ldr	r1, [pc, #52]	; (8003710 <HAL_PWREx_DisableGPIOPullUp+0xd8>)
 80036da:	4b0d      	ldr	r3, [pc, #52]	; (8003710 <HAL_PWREx_DisableGPIOPullUp+0xd8>)
 80036dc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	43db      	mvns	r3, r3
 80036e2:	4013      	ands	r3, r2
 80036e4:	650b      	str	r3, [r1, #80]	; 0x50
       break;
 80036e6:	e00c      	b.n	8003702 <HAL_PWREx_DisableGPIOPullUp+0xca>
#endif
    case PWR_GPIO_H:
       CLEAR_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 80036e8:	4909      	ldr	r1, [pc, #36]	; (8003710 <HAL_PWREx_DisableGPIOPullUp+0xd8>)
 80036ea:	4b09      	ldr	r3, [pc, #36]	; (8003710 <HAL_PWREx_DisableGPIOPullUp+0xd8>)
 80036ec:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	f003 0303 	and.w	r3, r3, #3
 80036f4:	43db      	mvns	r3, r3
 80036f6:	4013      	ands	r3, r2
 80036f8:	658b      	str	r3, [r1, #88]	; 0x58
       break;
 80036fa:	e002      	b.n	8003702 <HAL_PWREx_DisableGPIOPullUp+0xca>
    case PWR_GPIO_I:
       CLEAR_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
       break;
#endif
    default:
       status = HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	73fb      	strb	r3, [r7, #15]
       break;
 8003700:	bf00      	nop
  }

  return status;
 8003702:	7bfb      	ldrb	r3, [r7, #15]
}
 8003704:	4618      	mov	r0, r3
 8003706:	3714      	adds	r7, #20
 8003708:	46bd      	mov	sp, r7
 800370a:	bc80      	pop	{r7}
 800370c:	4770      	bx	lr
 800370e:	bf00      	nop
 8003710:	40007000 	.word	0x40007000

08003714 <HAL_PWREx_EnableGPIOPullDown>:
  *         I/O pins are available) or the logical OR of several of them to set
  *         several bits for a given port in a single API call.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
{
 8003714:	b480      	push	{r7}
 8003716:	b085      	sub	sp, #20
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
 800371c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800371e:	2300      	movs	r3, #0
 8003720:	73fb      	strb	r3, [r7, #15]

  assert_param(IS_PWR_GPIO(GPIO));
  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));

  switch (GPIO)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2b07      	cmp	r3, #7
 8003726:	f200 808d 	bhi.w	8003844 <HAL_PWREx_EnableGPIOPullDown+0x130>
 800372a:	a201      	add	r2, pc, #4	; (adr r2, 8003730 <HAL_PWREx_EnableGPIOPullDown+0x1c>)
 800372c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003730:	08003751 	.word	0x08003751
 8003734:	08003775 	.word	0x08003775
 8003738:	08003795 	.word	0x08003795
 800373c:	080037b1 	.word	0x080037b1
 8003740:	080037cd 	.word	0x080037cd
 8003744:	080037e9 	.word	0x080037e9
 8003748:	08003805 	.word	0x08003805
 800374c:	08003821 	.word	0x08003821
  {
    case PWR_GPIO_A:
       SET_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 8003750:	4941      	ldr	r1, [pc, #260]	; (8003858 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003752:	4b41      	ldr	r3, [pc, #260]	; (8003858 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003754:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800375c:	4313      	orrs	r3, r2
 800375e:	624b      	str	r3, [r1, #36]	; 0x24
       CLEAR_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 8003760:	493d      	ldr	r1, [pc, #244]	; (8003858 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003762:	4b3d      	ldr	r3, [pc, #244]	; (8003858 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003764:	6a1a      	ldr	r2, [r3, #32]
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800376c:	43db      	mvns	r3, r3
 800376e:	4013      	ands	r3, r2
 8003770:	620b      	str	r3, [r1, #32]
       break;
 8003772:	e06a      	b.n	800384a <HAL_PWREx_EnableGPIOPullDown+0x136>
    case PWR_GPIO_B:
       SET_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 8003774:	4938      	ldr	r1, [pc, #224]	; (8003858 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003776:	4b38      	ldr	r3, [pc, #224]	; (8003858 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003778:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	f023 0310 	bic.w	r3, r3, #16
 8003780:	4313      	orrs	r3, r2
 8003782:	62cb      	str	r3, [r1, #44]	; 0x2c
       CLEAR_BIT(PWR->PUCRB, GPIONumber);
 8003784:	4934      	ldr	r1, [pc, #208]	; (8003858 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003786:	4b34      	ldr	r3, [pc, #208]	; (8003858 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003788:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	43db      	mvns	r3, r3
 800378e:	4013      	ands	r3, r2
 8003790:	628b      	str	r3, [r1, #40]	; 0x28
       break;
 8003792:	e05a      	b.n	800384a <HAL_PWREx_EnableGPIOPullDown+0x136>
    case PWR_GPIO_C:
       SET_BIT(PWR->PDCRC, GPIONumber);
 8003794:	4930      	ldr	r1, [pc, #192]	; (8003858 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003796:	4b30      	ldr	r3, [pc, #192]	; (8003858 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003798:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	4313      	orrs	r3, r2
 800379e:	634b      	str	r3, [r1, #52]	; 0x34
       CLEAR_BIT(PWR->PUCRC, GPIONumber);
 80037a0:	492d      	ldr	r1, [pc, #180]	; (8003858 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80037a2:	4b2d      	ldr	r3, [pc, #180]	; (8003858 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80037a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	43db      	mvns	r3, r3
 80037aa:	4013      	ands	r3, r2
 80037ac:	630b      	str	r3, [r1, #48]	; 0x30
       break;
 80037ae:	e04c      	b.n	800384a <HAL_PWREx_EnableGPIOPullDown+0x136>
#if defined(GPIOD)
    case PWR_GPIO_D:
       SET_BIT(PWR->PDCRD, GPIONumber);
 80037b0:	4929      	ldr	r1, [pc, #164]	; (8003858 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80037b2:	4b29      	ldr	r3, [pc, #164]	; (8003858 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80037b4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	4313      	orrs	r3, r2
 80037ba:	63cb      	str	r3, [r1, #60]	; 0x3c
       CLEAR_BIT(PWR->PUCRD, GPIONumber);
 80037bc:	4926      	ldr	r1, [pc, #152]	; (8003858 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80037be:	4b26      	ldr	r3, [pc, #152]	; (8003858 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80037c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	43db      	mvns	r3, r3
 80037c6:	4013      	ands	r3, r2
 80037c8:	638b      	str	r3, [r1, #56]	; 0x38
       break;
 80037ca:	e03e      	b.n	800384a <HAL_PWREx_EnableGPIOPullDown+0x136>
#endif
#if defined(GPIOE)
    case PWR_GPIO_E:
       SET_BIT(PWR->PDCRE, GPIONumber);
 80037cc:	4922      	ldr	r1, [pc, #136]	; (8003858 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80037ce:	4b22      	ldr	r3, [pc, #136]	; (8003858 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80037d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	4313      	orrs	r3, r2
 80037d6:	644b      	str	r3, [r1, #68]	; 0x44
       CLEAR_BIT(PWR->PUCRE, GPIONumber);
 80037d8:	491f      	ldr	r1, [pc, #124]	; (8003858 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80037da:	4b1f      	ldr	r3, [pc, #124]	; (8003858 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80037dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	43db      	mvns	r3, r3
 80037e2:	4013      	ands	r3, r2
 80037e4:	640b      	str	r3, [r1, #64]	; 0x40
       break;
 80037e6:	e030      	b.n	800384a <HAL_PWREx_EnableGPIOPullDown+0x136>
#endif
#if defined(GPIOF)
    case PWR_GPIO_F:
       SET_BIT(PWR->PDCRF, GPIONumber);
 80037e8:	491b      	ldr	r1, [pc, #108]	; (8003858 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80037ea:	4b1b      	ldr	r3, [pc, #108]	; (8003858 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80037ec:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	4313      	orrs	r3, r2
 80037f2:	64cb      	str	r3, [r1, #76]	; 0x4c
       CLEAR_BIT(PWR->PUCRF, GPIONumber);
 80037f4:	4918      	ldr	r1, [pc, #96]	; (8003858 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80037f6:	4b18      	ldr	r3, [pc, #96]	; (8003858 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80037f8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	43db      	mvns	r3, r3
 80037fe:	4013      	ands	r3, r2
 8003800:	648b      	str	r3, [r1, #72]	; 0x48
       break;
 8003802:	e022      	b.n	800384a <HAL_PWREx_EnableGPIOPullDown+0x136>
#endif
#if defined(GPIOG)
    case PWR_GPIO_G:
       SET_BIT(PWR->PDCRG, GPIONumber);
 8003804:	4914      	ldr	r1, [pc, #80]	; (8003858 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003806:	4b14      	ldr	r3, [pc, #80]	; (8003858 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003808:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	4313      	orrs	r3, r2
 800380e:	654b      	str	r3, [r1, #84]	; 0x54
       CLEAR_BIT(PWR->PUCRG, GPIONumber);
 8003810:	4911      	ldr	r1, [pc, #68]	; (8003858 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003812:	4b11      	ldr	r3, [pc, #68]	; (8003858 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003814:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	43db      	mvns	r3, r3
 800381a:	4013      	ands	r3, r2
 800381c:	650b      	str	r3, [r1, #80]	; 0x50
       break;
 800381e:	e014      	b.n	800384a <HAL_PWREx_EnableGPIOPullDown+0x136>
#endif
    case PWR_GPIO_H:
#if defined (STM32L496xx) || defined (STM32L4A6xx)
       SET_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
#else
       SET_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 8003820:	490d      	ldr	r1, [pc, #52]	; (8003858 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003822:	4b0d      	ldr	r3, [pc, #52]	; (8003858 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003824:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	f003 0303 	and.w	r3, r3, #3
 800382c:	4313      	orrs	r3, r2
 800382e:	65cb      	str	r3, [r1, #92]	; 0x5c
#endif
       CLEAR_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 8003830:	4909      	ldr	r1, [pc, #36]	; (8003858 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003832:	4b09      	ldr	r3, [pc, #36]	; (8003858 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003834:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	f003 0303 	and.w	r3, r3, #3
 800383c:	43db      	mvns	r3, r3
 800383e:	4013      	ands	r3, r2
 8003840:	658b      	str	r3, [r1, #88]	; 0x58
       break;
 8003842:	e002      	b.n	800384a <HAL_PWREx_EnableGPIOPullDown+0x136>
       SET_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
       CLEAR_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
       break;
#endif
    default:
      status = HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	73fb      	strb	r3, [r7, #15]
      break;
 8003848:	bf00      	nop
  }

  return status;
 800384a:	7bfb      	ldrb	r3, [r7, #15]
}
 800384c:	4618      	mov	r0, r3
 800384e:	3714      	adds	r7, #20
 8003850:	46bd      	mov	sp, r7
 8003852:	bc80      	pop	{r7}
 8003854:	4770      	bx	lr
 8003856:	bf00      	nop
 8003858:	40007000 	.word	0x40007000

0800385c <HAL_PWREx_DisableGPIOPullDown>:
  *         I/O pins are available) or the logical OR of several of them to reset
  *         several bits for a given port in a single API call.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
{
 800385c:	b480      	push	{r7}
 800385e:	b085      	sub	sp, #20
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
 8003864:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003866:	2300      	movs	r3, #0
 8003868:	73fb      	strb	r3, [r7, #15]

  assert_param(IS_PWR_GPIO(GPIO));
  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));

  switch (GPIO)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2b07      	cmp	r3, #7
 800386e:	d859      	bhi.n	8003924 <HAL_PWREx_DisableGPIOPullDown+0xc8>
 8003870:	a201      	add	r2, pc, #4	; (adr r2, 8003878 <HAL_PWREx_DisableGPIOPullDown+0x1c>)
 8003872:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003876:	bf00      	nop
 8003878:	08003899 	.word	0x08003899
 800387c:	080038ad 	.word	0x080038ad
 8003880:	080038c1 	.word	0x080038c1
 8003884:	080038d1 	.word	0x080038d1
 8003888:	080038e1 	.word	0x080038e1
 800388c:	080038f1 	.word	0x080038f1
 8003890:	08003901 	.word	0x08003901
 8003894:	08003911 	.word	0x08003911
  {
    case PWR_GPIO_A:
       CLEAR_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 8003898:	4927      	ldr	r1, [pc, #156]	; (8003938 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 800389a:	4b27      	ldr	r3, [pc, #156]	; (8003938 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 800389c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80038a4:	43db      	mvns	r3, r3
 80038a6:	4013      	ands	r3, r2
 80038a8:	624b      	str	r3, [r1, #36]	; 0x24
       break;
 80038aa:	e03e      	b.n	800392a <HAL_PWREx_DisableGPIOPullDown+0xce>
    case PWR_GPIO_B:
       CLEAR_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 80038ac:	4922      	ldr	r1, [pc, #136]	; (8003938 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 80038ae:	4b22      	ldr	r3, [pc, #136]	; (8003938 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 80038b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	f023 0310 	bic.w	r3, r3, #16
 80038b8:	43db      	mvns	r3, r3
 80038ba:	4013      	ands	r3, r2
 80038bc:	62cb      	str	r3, [r1, #44]	; 0x2c
       break;
 80038be:	e034      	b.n	800392a <HAL_PWREx_DisableGPIOPullDown+0xce>
    case PWR_GPIO_C:
       CLEAR_BIT(PWR->PDCRC, GPIONumber);
 80038c0:	491d      	ldr	r1, [pc, #116]	; (8003938 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 80038c2:	4b1d      	ldr	r3, [pc, #116]	; (8003938 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 80038c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	43db      	mvns	r3, r3
 80038ca:	4013      	ands	r3, r2
 80038cc:	634b      	str	r3, [r1, #52]	; 0x34
       break;
 80038ce:	e02c      	b.n	800392a <HAL_PWREx_DisableGPIOPullDown+0xce>
#if defined(GPIOD)
    case PWR_GPIO_D:
       CLEAR_BIT(PWR->PDCRD, GPIONumber);
 80038d0:	4919      	ldr	r1, [pc, #100]	; (8003938 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 80038d2:	4b19      	ldr	r3, [pc, #100]	; (8003938 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 80038d4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	43db      	mvns	r3, r3
 80038da:	4013      	ands	r3, r2
 80038dc:	63cb      	str	r3, [r1, #60]	; 0x3c
       break;
 80038de:	e024      	b.n	800392a <HAL_PWREx_DisableGPIOPullDown+0xce>
#endif
#if defined(GPIOE)
    case PWR_GPIO_E:
       CLEAR_BIT(PWR->PDCRE, GPIONumber);
 80038e0:	4915      	ldr	r1, [pc, #84]	; (8003938 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 80038e2:	4b15      	ldr	r3, [pc, #84]	; (8003938 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 80038e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	43db      	mvns	r3, r3
 80038ea:	4013      	ands	r3, r2
 80038ec:	644b      	str	r3, [r1, #68]	; 0x44
       break;
 80038ee:	e01c      	b.n	800392a <HAL_PWREx_DisableGPIOPullDown+0xce>
#endif
#if defined(GPIOF)
    case PWR_GPIO_F:
       CLEAR_BIT(PWR->PDCRF, GPIONumber);
 80038f0:	4911      	ldr	r1, [pc, #68]	; (8003938 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 80038f2:	4b11      	ldr	r3, [pc, #68]	; (8003938 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 80038f4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	43db      	mvns	r3, r3
 80038fa:	4013      	ands	r3, r2
 80038fc:	64cb      	str	r3, [r1, #76]	; 0x4c
       break;
 80038fe:	e014      	b.n	800392a <HAL_PWREx_DisableGPIOPullDown+0xce>
#endif
#if defined(GPIOG)
    case PWR_GPIO_G:
       CLEAR_BIT(PWR->PDCRG, GPIONumber);
 8003900:	490d      	ldr	r1, [pc, #52]	; (8003938 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 8003902:	4b0d      	ldr	r3, [pc, #52]	; (8003938 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 8003904:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	43db      	mvns	r3, r3
 800390a:	4013      	ands	r3, r2
 800390c:	654b      	str	r3, [r1, #84]	; 0x54
       break;
 800390e:	e00c      	b.n	800392a <HAL_PWREx_DisableGPIOPullDown+0xce>
#endif
    case PWR_GPIO_H:
#if defined (STM32L496xx) || defined (STM32L4A6xx)
       CLEAR_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
#else
       CLEAR_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 8003910:	4909      	ldr	r1, [pc, #36]	; (8003938 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 8003912:	4b09      	ldr	r3, [pc, #36]	; (8003938 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 8003914:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	f003 0303 	and.w	r3, r3, #3
 800391c:	43db      	mvns	r3, r3
 800391e:	4013      	ands	r3, r2
 8003920:	65cb      	str	r3, [r1, #92]	; 0x5c
#endif
       break;
 8003922:	e002      	b.n	800392a <HAL_PWREx_DisableGPIOPullDown+0xce>
    case PWR_GPIO_I:
       CLEAR_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
       break;
#endif
    default:
      status = HAL_ERROR;
 8003924:	2301      	movs	r3, #1
 8003926:	73fb      	strb	r3, [r7, #15]
      break;
 8003928:	bf00      	nop
  }

  return status;
 800392a:	7bfb      	ldrb	r3, [r7, #15]
}
 800392c:	4618      	mov	r0, r3
 800392e:	3714      	adds	r7, #20
 8003930:	46bd      	mov	sp, r7
 8003932:	bc80      	pop	{r7}
 8003934:	4770      	bx	lr
 8003936:	bf00      	nop
 8003938:	40007000 	.word	0x40007000

0800393c <HAL_PWREx_EnablePullUpPullDownConfig>:
  *        HAL_PWREx_EnableGPIOPullUp() and HAL_PWREx_EnableGPIOPullDown() API's ensure there
  *        is no conflict when setting PUy or PDy bit.
  * @retval None
  */
void HAL_PWREx_EnablePullUpPullDownConfig(void)
{
 800393c:	b480      	push	{r7}
 800393e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_APC);
 8003940:	4a04      	ldr	r2, [pc, #16]	; (8003954 <HAL_PWREx_EnablePullUpPullDownConfig+0x18>)
 8003942:	4b04      	ldr	r3, [pc, #16]	; (8003954 <HAL_PWREx_EnablePullUpPullDownConfig+0x18>)
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800394a:	6093      	str	r3, [r2, #8]
}
 800394c:	bf00      	nop
 800394e:	46bd      	mov	sp, r7
 8003950:	bc80      	pop	{r7}
 8003952:	4770      	bx	lr
 8003954:	40007000 	.word	0x40007000

08003958 <HAL_PWREx_DisablePullUpPullDownConfig>:
  * @note  When APC bit is cleared, the I/O pull-up and pull-down configurations defined in
  *        PWR_PUCRx and PWR_PDCRx registers are not applied in Standby and Shutdown modes.
  * @retval None
  */
void HAL_PWREx_DisablePullUpPullDownConfig(void)
{
 8003958:	b480      	push	{r7}
 800395a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR3, PWR_CR3_APC);
 800395c:	4a04      	ldr	r2, [pc, #16]	; (8003970 <HAL_PWREx_DisablePullUpPullDownConfig+0x18>)
 800395e:	4b04      	ldr	r3, [pc, #16]	; (8003970 <HAL_PWREx_DisablePullUpPullDownConfig+0x18>)
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003966:	6093      	str	r3, [r2, #8]
}
 8003968:	bf00      	nop
 800396a:	46bd      	mov	sp, r7
 800396c:	bc80      	pop	{r7}
 800396e:	4770      	bx	lr
 8003970:	40007000 	.word	0x40007000

08003974 <HAL_PWREx_EnterSHUTDOWNMode>:
  *        The BOR is not available.
  * @note  The I/Os can be configured either with a pull-up or pull-down or can be kept in analog state.
  * @retval None
  */
void HAL_PWREx_EnterSHUTDOWNMode(void)
{
 8003974:	b480      	push	{r7}
 8003976:	af00      	add	r7, sp, #0

  /* Set Shutdown mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_SHUTDOWN);
 8003978:	4a09      	ldr	r2, [pc, #36]	; (80039a0 <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
 800397a:	4b09      	ldr	r3, [pc, #36]	; (80039a0 <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f023 0307 	bic.w	r3, r3, #7
 8003982:	f043 0304 	orr.w	r3, r3, #4
 8003986:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003988:	4a06      	ldr	r2, [pc, #24]	; (80039a4 <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
 800398a:	4b06      	ldr	r3, [pc, #24]	; (80039a4 <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
 800398c:	691b      	ldr	r3, [r3, #16]
 800398e:	f043 0304 	orr.w	r3, r3, #4
 8003992:	6113      	str	r3, [r2, #16]
 8003994:	bf30      	wfi
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
}
 8003996:	bf00      	nop
 8003998:	46bd      	mov	sp, r7
 800399a:	bc80      	pop	{r7}
 800399c:	4770      	bx	lr
 800399e:	bf00      	nop
 80039a0:	40007000 	.word	0x40007000
 80039a4:	e000ed00 	.word	0xe000ed00

080039a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b088      	sub	sp, #32
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d101      	bne.n	80039ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	e3d4      	b.n	8004164 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80039ba:	4ba1      	ldr	r3, [pc, #644]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	f003 030c 	and.w	r3, r3, #12
 80039c2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80039c4:	4b9e      	ldr	r3, [pc, #632]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 80039c6:	68db      	ldr	r3, [r3, #12]
 80039c8:	f003 0303 	and.w	r3, r3, #3
 80039cc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f003 0310 	and.w	r3, r3, #16
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	f000 80e4 	beq.w	8003ba4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80039dc:	69bb      	ldr	r3, [r7, #24]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d007      	beq.n	80039f2 <HAL_RCC_OscConfig+0x4a>
 80039e2:	69bb      	ldr	r3, [r7, #24]
 80039e4:	2b0c      	cmp	r3, #12
 80039e6:	f040 808b 	bne.w	8003b00 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80039ea:	697b      	ldr	r3, [r7, #20]
 80039ec:	2b01      	cmp	r3, #1
 80039ee:	f040 8087 	bne.w	8003b00 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80039f2:	4b93      	ldr	r3, [pc, #588]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f003 0302 	and.w	r3, r3, #2
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d005      	beq.n	8003a0a <HAL_RCC_OscConfig+0x62>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	699b      	ldr	r3, [r3, #24]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d101      	bne.n	8003a0a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e3ac      	b.n	8004164 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6a1a      	ldr	r2, [r3, #32]
 8003a0e:	4b8c      	ldr	r3, [pc, #560]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 0308 	and.w	r3, r3, #8
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d004      	beq.n	8003a24 <HAL_RCC_OscConfig+0x7c>
 8003a1a:	4b89      	ldr	r3, [pc, #548]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a22:	e005      	b.n	8003a30 <HAL_RCC_OscConfig+0x88>
 8003a24:	4b86      	ldr	r3, [pc, #536]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003a26:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a2a:	091b      	lsrs	r3, r3, #4
 8003a2c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d923      	bls.n	8003a7c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6a1b      	ldr	r3, [r3, #32]
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f000 fd71 	bl	8004520 <RCC_SetFlashLatencyFromMSIRange>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d001      	beq.n	8003a48 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	e38d      	b.n	8004164 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003a48:	4a7d      	ldr	r2, [pc, #500]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003a4a:	4b7d      	ldr	r3, [pc, #500]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f043 0308 	orr.w	r3, r3, #8
 8003a52:	6013      	str	r3, [r2, #0]
 8003a54:	497a      	ldr	r1, [pc, #488]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003a56:	4b7a      	ldr	r3, [pc, #488]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6a1b      	ldr	r3, [r3, #32]
 8003a62:	4313      	orrs	r3, r2
 8003a64:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003a66:	4976      	ldr	r1, [pc, #472]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003a68:	4b75      	ldr	r3, [pc, #468]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	69db      	ldr	r3, [r3, #28]
 8003a74:	021b      	lsls	r3, r3, #8
 8003a76:	4313      	orrs	r3, r2
 8003a78:	604b      	str	r3, [r1, #4]
 8003a7a:	e025      	b.n	8003ac8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003a7c:	4a70      	ldr	r2, [pc, #448]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003a7e:	4b70      	ldr	r3, [pc, #448]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f043 0308 	orr.w	r3, r3, #8
 8003a86:	6013      	str	r3, [r2, #0]
 8003a88:	496d      	ldr	r1, [pc, #436]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003a8a:	4b6d      	ldr	r3, [pc, #436]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6a1b      	ldr	r3, [r3, #32]
 8003a96:	4313      	orrs	r3, r2
 8003a98:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003a9a:	4969      	ldr	r1, [pc, #420]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003a9c:	4b68      	ldr	r3, [pc, #416]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	69db      	ldr	r3, [r3, #28]
 8003aa8:	021b      	lsls	r3, r3, #8
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003aae:	69bb      	ldr	r3, [r7, #24]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d109      	bne.n	8003ac8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6a1b      	ldr	r3, [r3, #32]
 8003ab8:	4618      	mov	r0, r3
 8003aba:	f000 fd31 	bl	8004520 <RCC_SetFlashLatencyFromMSIRange>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d001      	beq.n	8003ac8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	e34d      	b.n	8004164 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003ac8:	f000 fc6a 	bl	80043a0 <HAL_RCC_GetSysClockFreq>
 8003acc:	4601      	mov	r1, r0
 8003ace:	4b5c      	ldr	r3, [pc, #368]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003ad0:	689b      	ldr	r3, [r3, #8]
 8003ad2:	091b      	lsrs	r3, r3, #4
 8003ad4:	f003 030f 	and.w	r3, r3, #15
 8003ad8:	4a5a      	ldr	r2, [pc, #360]	; (8003c44 <HAL_RCC_OscConfig+0x29c>)
 8003ada:	5cd3      	ldrb	r3, [r2, r3]
 8003adc:	f003 031f 	and.w	r3, r3, #31
 8003ae0:	fa21 f303 	lsr.w	r3, r1, r3
 8003ae4:	4a58      	ldr	r2, [pc, #352]	; (8003c48 <HAL_RCC_OscConfig+0x2a0>)
 8003ae6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003ae8:	4b58      	ldr	r3, [pc, #352]	; (8003c4c <HAL_RCC_OscConfig+0x2a4>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4618      	mov	r0, r3
 8003aee:	f7fd fd53 	bl	8001598 <HAL_InitTick>
 8003af2:	4603      	mov	r3, r0
 8003af4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003af6:	7bfb      	ldrb	r3, [r7, #15]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d052      	beq.n	8003ba2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003afc:	7bfb      	ldrb	r3, [r7, #15]
 8003afe:	e331      	b.n	8004164 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	699b      	ldr	r3, [r3, #24]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d032      	beq.n	8003b6e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003b08:	4a4d      	ldr	r2, [pc, #308]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003b0a:	4b4d      	ldr	r3, [pc, #308]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f043 0301 	orr.w	r3, r3, #1
 8003b12:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003b14:	f7fd fd8c 	bl	8001630 <HAL_GetTick>
 8003b18:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003b1a:	e008      	b.n	8003b2e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003b1c:	f7fd fd88 	bl	8001630 <HAL_GetTick>
 8003b20:	4602      	mov	r2, r0
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	1ad3      	subs	r3, r2, r3
 8003b26:	2b02      	cmp	r3, #2
 8003b28:	d901      	bls.n	8003b2e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003b2a:	2303      	movs	r3, #3
 8003b2c:	e31a      	b.n	8004164 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003b2e:	4b44      	ldr	r3, [pc, #272]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 0302 	and.w	r3, r3, #2
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d0f0      	beq.n	8003b1c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b3a:	4a41      	ldr	r2, [pc, #260]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003b3c:	4b40      	ldr	r3, [pc, #256]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f043 0308 	orr.w	r3, r3, #8
 8003b44:	6013      	str	r3, [r2, #0]
 8003b46:	493e      	ldr	r1, [pc, #248]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003b48:	4b3d      	ldr	r3, [pc, #244]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6a1b      	ldr	r3, [r3, #32]
 8003b54:	4313      	orrs	r3, r2
 8003b56:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b58:	4939      	ldr	r1, [pc, #228]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003b5a:	4b39      	ldr	r3, [pc, #228]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	69db      	ldr	r3, [r3, #28]
 8003b66:	021b      	lsls	r3, r3, #8
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	604b      	str	r3, [r1, #4]
 8003b6c:	e01a      	b.n	8003ba4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003b6e:	4a34      	ldr	r2, [pc, #208]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003b70:	4b33      	ldr	r3, [pc, #204]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f023 0301 	bic.w	r3, r3, #1
 8003b78:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003b7a:	f7fd fd59 	bl	8001630 <HAL_GetTick>
 8003b7e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003b80:	e008      	b.n	8003b94 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003b82:	f7fd fd55 	bl	8001630 <HAL_GetTick>
 8003b86:	4602      	mov	r2, r0
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	1ad3      	subs	r3, r2, r3
 8003b8c:	2b02      	cmp	r3, #2
 8003b8e:	d901      	bls.n	8003b94 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003b90:	2303      	movs	r3, #3
 8003b92:	e2e7      	b.n	8004164 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003b94:	4b2a      	ldr	r3, [pc, #168]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f003 0302 	and.w	r3, r3, #2
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d1f0      	bne.n	8003b82 <HAL_RCC_OscConfig+0x1da>
 8003ba0:	e000      	b.n	8003ba4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003ba2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f003 0301 	and.w	r3, r3, #1
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d074      	beq.n	8003c9a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003bb0:	69bb      	ldr	r3, [r7, #24]
 8003bb2:	2b08      	cmp	r3, #8
 8003bb4:	d005      	beq.n	8003bc2 <HAL_RCC_OscConfig+0x21a>
 8003bb6:	69bb      	ldr	r3, [r7, #24]
 8003bb8:	2b0c      	cmp	r3, #12
 8003bba:	d10e      	bne.n	8003bda <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	2b03      	cmp	r3, #3
 8003bc0:	d10b      	bne.n	8003bda <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bc2:	4b1f      	ldr	r3, [pc, #124]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d064      	beq.n	8003c98 <HAL_RCC_OscConfig+0x2f0>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d160      	bne.n	8003c98 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	e2c4      	b.n	8004164 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003be2:	d106      	bne.n	8003bf2 <HAL_RCC_OscConfig+0x24a>
 8003be4:	4a16      	ldr	r2, [pc, #88]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003be6:	4b16      	ldr	r3, [pc, #88]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bee:	6013      	str	r3, [r2, #0]
 8003bf0:	e01d      	b.n	8003c2e <HAL_RCC_OscConfig+0x286>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003bfa:	d10c      	bne.n	8003c16 <HAL_RCC_OscConfig+0x26e>
 8003bfc:	4a10      	ldr	r2, [pc, #64]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003bfe:	4b10      	ldr	r3, [pc, #64]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c06:	6013      	str	r3, [r2, #0]
 8003c08:	4a0d      	ldr	r2, [pc, #52]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003c0a:	4b0d      	ldr	r3, [pc, #52]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c12:	6013      	str	r3, [r2, #0]
 8003c14:	e00b      	b.n	8003c2e <HAL_RCC_OscConfig+0x286>
 8003c16:	4a0a      	ldr	r2, [pc, #40]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003c18:	4b09      	ldr	r3, [pc, #36]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c20:	6013      	str	r3, [r2, #0]
 8003c22:	4a07      	ldr	r2, [pc, #28]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003c24:	4b06      	ldr	r3, [pc, #24]	; (8003c40 <HAL_RCC_OscConfig+0x298>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c2c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d01c      	beq.n	8003c70 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c36:	f7fd fcfb 	bl	8001630 <HAL_GetTick>
 8003c3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c3c:	e011      	b.n	8003c62 <HAL_RCC_OscConfig+0x2ba>
 8003c3e:	bf00      	nop
 8003c40:	40021000 	.word	0x40021000
 8003c44:	08019cd0 	.word	0x08019cd0
 8003c48:	20000010 	.word	0x20000010
 8003c4c:	20000000 	.word	0x20000000
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c50:	f7fd fcee 	bl	8001630 <HAL_GetTick>
 8003c54:	4602      	mov	r2, r0
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	1ad3      	subs	r3, r2, r3
 8003c5a:	2b64      	cmp	r3, #100	; 0x64
 8003c5c:	d901      	bls.n	8003c62 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003c5e:	2303      	movs	r3, #3
 8003c60:	e280      	b.n	8004164 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c62:	4baf      	ldr	r3, [pc, #700]	; (8003f20 <HAL_RCC_OscConfig+0x578>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d0f0      	beq.n	8003c50 <HAL_RCC_OscConfig+0x2a8>
 8003c6e:	e014      	b.n	8003c9a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c70:	f7fd fcde 	bl	8001630 <HAL_GetTick>
 8003c74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c76:	e008      	b.n	8003c8a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c78:	f7fd fcda 	bl	8001630 <HAL_GetTick>
 8003c7c:	4602      	mov	r2, r0
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	1ad3      	subs	r3, r2, r3
 8003c82:	2b64      	cmp	r3, #100	; 0x64
 8003c84:	d901      	bls.n	8003c8a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003c86:	2303      	movs	r3, #3
 8003c88:	e26c      	b.n	8004164 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c8a:	4ba5      	ldr	r3, [pc, #660]	; (8003f20 <HAL_RCC_OscConfig+0x578>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d1f0      	bne.n	8003c78 <HAL_RCC_OscConfig+0x2d0>
 8003c96:	e000      	b.n	8003c9a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f003 0302 	and.w	r3, r3, #2
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d060      	beq.n	8003d68 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003ca6:	69bb      	ldr	r3, [r7, #24]
 8003ca8:	2b04      	cmp	r3, #4
 8003caa:	d005      	beq.n	8003cb8 <HAL_RCC_OscConfig+0x310>
 8003cac:	69bb      	ldr	r3, [r7, #24]
 8003cae:	2b0c      	cmp	r3, #12
 8003cb0:	d119      	bne.n	8003ce6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	2b02      	cmp	r3, #2
 8003cb6:	d116      	bne.n	8003ce6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003cb8:	4b99      	ldr	r3, [pc, #612]	; (8003f20 <HAL_RCC_OscConfig+0x578>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d005      	beq.n	8003cd0 <HAL_RCC_OscConfig+0x328>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	68db      	ldr	r3, [r3, #12]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d101      	bne.n	8003cd0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	e249      	b.n	8004164 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cd0:	4993      	ldr	r1, [pc, #588]	; (8003f20 <HAL_RCC_OscConfig+0x578>)
 8003cd2:	4b93      	ldr	r3, [pc, #588]	; (8003f20 <HAL_RCC_OscConfig+0x578>)
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	691b      	ldr	r3, [r3, #16]
 8003cde:	061b      	lsls	r3, r3, #24
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ce4:	e040      	b.n	8003d68 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	68db      	ldr	r3, [r3, #12]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d023      	beq.n	8003d36 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003cee:	4a8c      	ldr	r2, [pc, #560]	; (8003f20 <HAL_RCC_OscConfig+0x578>)
 8003cf0:	4b8b      	ldr	r3, [pc, #556]	; (8003f20 <HAL_RCC_OscConfig+0x578>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cf8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cfa:	f7fd fc99 	bl	8001630 <HAL_GetTick>
 8003cfe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d00:	e008      	b.n	8003d14 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d02:	f7fd fc95 	bl	8001630 <HAL_GetTick>
 8003d06:	4602      	mov	r2, r0
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	1ad3      	subs	r3, r2, r3
 8003d0c:	2b02      	cmp	r3, #2
 8003d0e:	d901      	bls.n	8003d14 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003d10:	2303      	movs	r3, #3
 8003d12:	e227      	b.n	8004164 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d14:	4b82      	ldr	r3, [pc, #520]	; (8003f20 <HAL_RCC_OscConfig+0x578>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d0f0      	beq.n	8003d02 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d20:	497f      	ldr	r1, [pc, #508]	; (8003f20 <HAL_RCC_OscConfig+0x578>)
 8003d22:	4b7f      	ldr	r3, [pc, #508]	; (8003f20 <HAL_RCC_OscConfig+0x578>)
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	691b      	ldr	r3, [r3, #16]
 8003d2e:	061b      	lsls	r3, r3, #24
 8003d30:	4313      	orrs	r3, r2
 8003d32:	604b      	str	r3, [r1, #4]
 8003d34:	e018      	b.n	8003d68 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d36:	4a7a      	ldr	r2, [pc, #488]	; (8003f20 <HAL_RCC_OscConfig+0x578>)
 8003d38:	4b79      	ldr	r3, [pc, #484]	; (8003f20 <HAL_RCC_OscConfig+0x578>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003d40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d42:	f7fd fc75 	bl	8001630 <HAL_GetTick>
 8003d46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d48:	e008      	b.n	8003d5c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d4a:	f7fd fc71 	bl	8001630 <HAL_GetTick>
 8003d4e:	4602      	mov	r2, r0
 8003d50:	693b      	ldr	r3, [r7, #16]
 8003d52:	1ad3      	subs	r3, r2, r3
 8003d54:	2b02      	cmp	r3, #2
 8003d56:	d901      	bls.n	8003d5c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003d58:	2303      	movs	r3, #3
 8003d5a:	e203      	b.n	8004164 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d5c:	4b70      	ldr	r3, [pc, #448]	; (8003f20 <HAL_RCC_OscConfig+0x578>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d1f0      	bne.n	8003d4a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 0308 	and.w	r3, r3, #8
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d03c      	beq.n	8003dee <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	695b      	ldr	r3, [r3, #20]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d01c      	beq.n	8003db6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d7c:	4a68      	ldr	r2, [pc, #416]	; (8003f20 <HAL_RCC_OscConfig+0x578>)
 8003d7e:	4b68      	ldr	r3, [pc, #416]	; (8003f20 <HAL_RCC_OscConfig+0x578>)
 8003d80:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d84:	f043 0301 	orr.w	r3, r3, #1
 8003d88:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d8c:	f7fd fc50 	bl	8001630 <HAL_GetTick>
 8003d90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003d92:	e008      	b.n	8003da6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d94:	f7fd fc4c 	bl	8001630 <HAL_GetTick>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	693b      	ldr	r3, [r7, #16]
 8003d9c:	1ad3      	subs	r3, r2, r3
 8003d9e:	2b02      	cmp	r3, #2
 8003da0:	d901      	bls.n	8003da6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003da2:	2303      	movs	r3, #3
 8003da4:	e1de      	b.n	8004164 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003da6:	4b5e      	ldr	r3, [pc, #376]	; (8003f20 <HAL_RCC_OscConfig+0x578>)
 8003da8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003dac:	f003 0302 	and.w	r3, r3, #2
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d0ef      	beq.n	8003d94 <HAL_RCC_OscConfig+0x3ec>
 8003db4:	e01b      	b.n	8003dee <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003db6:	4a5a      	ldr	r2, [pc, #360]	; (8003f20 <HAL_RCC_OscConfig+0x578>)
 8003db8:	4b59      	ldr	r3, [pc, #356]	; (8003f20 <HAL_RCC_OscConfig+0x578>)
 8003dba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003dbe:	f023 0301 	bic.w	r3, r3, #1
 8003dc2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dc6:	f7fd fc33 	bl	8001630 <HAL_GetTick>
 8003dca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003dcc:	e008      	b.n	8003de0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dce:	f7fd fc2f 	bl	8001630 <HAL_GetTick>
 8003dd2:	4602      	mov	r2, r0
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	1ad3      	subs	r3, r2, r3
 8003dd8:	2b02      	cmp	r3, #2
 8003dda:	d901      	bls.n	8003de0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003ddc:	2303      	movs	r3, #3
 8003dde:	e1c1      	b.n	8004164 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003de0:	4b4f      	ldr	r3, [pc, #316]	; (8003f20 <HAL_RCC_OscConfig+0x578>)
 8003de2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003de6:	f003 0302 	and.w	r3, r3, #2
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d1ef      	bne.n	8003dce <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f003 0304 	and.w	r3, r3, #4
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	f000 80a6 	beq.w	8003f48 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003e00:	4b47      	ldr	r3, [pc, #284]	; (8003f20 <HAL_RCC_OscConfig+0x578>)
 8003e02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d10d      	bne.n	8003e28 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e0c:	4a44      	ldr	r2, [pc, #272]	; (8003f20 <HAL_RCC_OscConfig+0x578>)
 8003e0e:	4b44      	ldr	r3, [pc, #272]	; (8003f20 <HAL_RCC_OscConfig+0x578>)
 8003e10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e16:	6593      	str	r3, [r2, #88]	; 0x58
 8003e18:	4b41      	ldr	r3, [pc, #260]	; (8003f20 <HAL_RCC_OscConfig+0x578>)
 8003e1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e20:	60bb      	str	r3, [r7, #8]
 8003e22:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e24:	2301      	movs	r3, #1
 8003e26:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e28:	4b3e      	ldr	r3, [pc, #248]	; (8003f24 <HAL_RCC_OscConfig+0x57c>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d118      	bne.n	8003e66 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e34:	4a3b      	ldr	r2, [pc, #236]	; (8003f24 <HAL_RCC_OscConfig+0x57c>)
 8003e36:	4b3b      	ldr	r3, [pc, #236]	; (8003f24 <HAL_RCC_OscConfig+0x57c>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e3e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e40:	f7fd fbf6 	bl	8001630 <HAL_GetTick>
 8003e44:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e46:	e008      	b.n	8003e5a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e48:	f7fd fbf2 	bl	8001630 <HAL_GetTick>
 8003e4c:	4602      	mov	r2, r0
 8003e4e:	693b      	ldr	r3, [r7, #16]
 8003e50:	1ad3      	subs	r3, r2, r3
 8003e52:	2b02      	cmp	r3, #2
 8003e54:	d901      	bls.n	8003e5a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003e56:	2303      	movs	r3, #3
 8003e58:	e184      	b.n	8004164 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e5a:	4b32      	ldr	r3, [pc, #200]	; (8003f24 <HAL_RCC_OscConfig+0x57c>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d0f0      	beq.n	8003e48 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	689b      	ldr	r3, [r3, #8]
 8003e6a:	2b01      	cmp	r3, #1
 8003e6c:	d108      	bne.n	8003e80 <HAL_RCC_OscConfig+0x4d8>
 8003e6e:	4a2c      	ldr	r2, [pc, #176]	; (8003f20 <HAL_RCC_OscConfig+0x578>)
 8003e70:	4b2b      	ldr	r3, [pc, #172]	; (8003f20 <HAL_RCC_OscConfig+0x578>)
 8003e72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e76:	f043 0301 	orr.w	r3, r3, #1
 8003e7a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003e7e:	e024      	b.n	8003eca <HAL_RCC_OscConfig+0x522>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	689b      	ldr	r3, [r3, #8]
 8003e84:	2b05      	cmp	r3, #5
 8003e86:	d110      	bne.n	8003eaa <HAL_RCC_OscConfig+0x502>
 8003e88:	4a25      	ldr	r2, [pc, #148]	; (8003f20 <HAL_RCC_OscConfig+0x578>)
 8003e8a:	4b25      	ldr	r3, [pc, #148]	; (8003f20 <HAL_RCC_OscConfig+0x578>)
 8003e8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e90:	f043 0304 	orr.w	r3, r3, #4
 8003e94:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003e98:	4a21      	ldr	r2, [pc, #132]	; (8003f20 <HAL_RCC_OscConfig+0x578>)
 8003e9a:	4b21      	ldr	r3, [pc, #132]	; (8003f20 <HAL_RCC_OscConfig+0x578>)
 8003e9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ea0:	f043 0301 	orr.w	r3, r3, #1
 8003ea4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003ea8:	e00f      	b.n	8003eca <HAL_RCC_OscConfig+0x522>
 8003eaa:	4a1d      	ldr	r2, [pc, #116]	; (8003f20 <HAL_RCC_OscConfig+0x578>)
 8003eac:	4b1c      	ldr	r3, [pc, #112]	; (8003f20 <HAL_RCC_OscConfig+0x578>)
 8003eae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003eb2:	f023 0301 	bic.w	r3, r3, #1
 8003eb6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003eba:	4a19      	ldr	r2, [pc, #100]	; (8003f20 <HAL_RCC_OscConfig+0x578>)
 8003ebc:	4b18      	ldr	r3, [pc, #96]	; (8003f20 <HAL_RCC_OscConfig+0x578>)
 8003ebe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ec2:	f023 0304 	bic.w	r3, r3, #4
 8003ec6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d016      	beq.n	8003f00 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ed2:	f7fd fbad 	bl	8001630 <HAL_GetTick>
 8003ed6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ed8:	e00a      	b.n	8003ef0 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003eda:	f7fd fba9 	bl	8001630 <HAL_GetTick>
 8003ede:	4602      	mov	r2, r0
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	1ad3      	subs	r3, r2, r3
 8003ee4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d901      	bls.n	8003ef0 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8003eec:	2303      	movs	r3, #3
 8003eee:	e139      	b.n	8004164 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ef0:	4b0b      	ldr	r3, [pc, #44]	; (8003f20 <HAL_RCC_OscConfig+0x578>)
 8003ef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ef6:	f003 0302 	and.w	r3, r3, #2
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d0ed      	beq.n	8003eda <HAL_RCC_OscConfig+0x532>
 8003efe:	e01a      	b.n	8003f36 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f00:	f7fd fb96 	bl	8001630 <HAL_GetTick>
 8003f04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f06:	e00f      	b.n	8003f28 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f08:	f7fd fb92 	bl	8001630 <HAL_GetTick>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	1ad3      	subs	r3, r2, r3
 8003f12:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d906      	bls.n	8003f28 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003f1a:	2303      	movs	r3, #3
 8003f1c:	e122      	b.n	8004164 <HAL_RCC_OscConfig+0x7bc>
 8003f1e:	bf00      	nop
 8003f20:	40021000 	.word	0x40021000
 8003f24:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f28:	4b90      	ldr	r3, [pc, #576]	; (800416c <HAL_RCC_OscConfig+0x7c4>)
 8003f2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f2e:	f003 0302 	and.w	r3, r3, #2
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d1e8      	bne.n	8003f08 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f36:	7ffb      	ldrb	r3, [r7, #31]
 8003f38:	2b01      	cmp	r3, #1
 8003f3a:	d105      	bne.n	8003f48 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f3c:	4a8b      	ldr	r2, [pc, #556]	; (800416c <HAL_RCC_OscConfig+0x7c4>)
 8003f3e:	4b8b      	ldr	r3, [pc, #556]	; (800416c <HAL_RCC_OscConfig+0x7c4>)
 8003f40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f46:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	f000 8108 	beq.w	8004162 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f56:	2b02      	cmp	r3, #2
 8003f58:	f040 80d0 	bne.w	80040fc <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003f5c:	4b83      	ldr	r3, [pc, #524]	; (800416c <HAL_RCC_OscConfig+0x7c4>)
 8003f5e:	68db      	ldr	r3, [r3, #12]
 8003f60:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	f003 0203 	and.w	r2, r3, #3
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f6c:	429a      	cmp	r2, r3
 8003f6e:	d130      	bne.n	8003fd2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003f70:	697b      	ldr	r3, [r7, #20]
 8003f72:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f7a:	3b01      	subs	r3, #1
 8003f7c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d127      	bne.n	8003fd2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f8c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003f8e:	429a      	cmp	r2, r3
 8003f90:	d11f      	bne.n	8003fd2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003f92:	697b      	ldr	r3, [r7, #20]
 8003f94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f98:	687a      	ldr	r2, [r7, #4]
 8003f9a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003f9c:	2a07      	cmp	r2, #7
 8003f9e:	bf14      	ite	ne
 8003fa0:	2201      	movne	r2, #1
 8003fa2:	2200      	moveq	r2, #0
 8003fa4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d113      	bne.n	8003fd2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003faa:	697b      	ldr	r3, [r7, #20]
 8003fac:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fb4:	085b      	lsrs	r3, r3, #1
 8003fb6:	3b01      	subs	r3, #1
 8003fb8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003fba:	429a      	cmp	r2, r3
 8003fbc:	d109      	bne.n	8003fd2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fc8:	085b      	lsrs	r3, r3, #1
 8003fca:	3b01      	subs	r3, #1
 8003fcc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003fce:	429a      	cmp	r2, r3
 8003fd0:	d06e      	beq.n	80040b0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003fd2:	69bb      	ldr	r3, [r7, #24]
 8003fd4:	2b0c      	cmp	r3, #12
 8003fd6:	d069      	beq.n	80040ac <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003fd8:	4b64      	ldr	r3, [pc, #400]	; (800416c <HAL_RCC_OscConfig+0x7c4>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d105      	bne.n	8003ff0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003fe4:	4b61      	ldr	r3, [pc, #388]	; (800416c <HAL_RCC_OscConfig+0x7c4>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d001      	beq.n	8003ff4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	e0b7      	b.n	8004164 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003ff4:	4a5d      	ldr	r2, [pc, #372]	; (800416c <HAL_RCC_OscConfig+0x7c4>)
 8003ff6:	4b5d      	ldr	r3, [pc, #372]	; (800416c <HAL_RCC_OscConfig+0x7c4>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003ffe:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004000:	f7fd fb16 	bl	8001630 <HAL_GetTick>
 8004004:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004006:	e008      	b.n	800401a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004008:	f7fd fb12 	bl	8001630 <HAL_GetTick>
 800400c:	4602      	mov	r2, r0
 800400e:	693b      	ldr	r3, [r7, #16]
 8004010:	1ad3      	subs	r3, r2, r3
 8004012:	2b02      	cmp	r3, #2
 8004014:	d901      	bls.n	800401a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004016:	2303      	movs	r3, #3
 8004018:	e0a4      	b.n	8004164 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800401a:	4b54      	ldr	r3, [pc, #336]	; (800416c <HAL_RCC_OscConfig+0x7c4>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004022:	2b00      	cmp	r3, #0
 8004024:	d1f0      	bne.n	8004008 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004026:	4851      	ldr	r0, [pc, #324]	; (800416c <HAL_RCC_OscConfig+0x7c4>)
 8004028:	4b50      	ldr	r3, [pc, #320]	; (800416c <HAL_RCC_OscConfig+0x7c4>)
 800402a:	68da      	ldr	r2, [r3, #12]
 800402c:	4b50      	ldr	r3, [pc, #320]	; (8004170 <HAL_RCC_OscConfig+0x7c8>)
 800402e:	4013      	ands	r3, r2
 8004030:	687a      	ldr	r2, [r7, #4]
 8004032:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004034:	687a      	ldr	r2, [r7, #4]
 8004036:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004038:	3a01      	subs	r2, #1
 800403a:	0112      	lsls	r2, r2, #4
 800403c:	4311      	orrs	r1, r2
 800403e:	687a      	ldr	r2, [r7, #4]
 8004040:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004042:	0212      	lsls	r2, r2, #8
 8004044:	4311      	orrs	r1, r2
 8004046:	687a      	ldr	r2, [r7, #4]
 8004048:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800404a:	0852      	lsrs	r2, r2, #1
 800404c:	3a01      	subs	r2, #1
 800404e:	0552      	lsls	r2, r2, #21
 8004050:	4311      	orrs	r1, r2
 8004052:	687a      	ldr	r2, [r7, #4]
 8004054:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004056:	0852      	lsrs	r2, r2, #1
 8004058:	3a01      	subs	r2, #1
 800405a:	0652      	lsls	r2, r2, #25
 800405c:	4311      	orrs	r1, r2
 800405e:	687a      	ldr	r2, [r7, #4]
 8004060:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004062:	0912      	lsrs	r2, r2, #4
 8004064:	0452      	lsls	r2, r2, #17
 8004066:	430a      	orrs	r2, r1
 8004068:	4313      	orrs	r3, r2
 800406a:	60c3      	str	r3, [r0, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800406c:	4a3f      	ldr	r2, [pc, #252]	; (800416c <HAL_RCC_OscConfig+0x7c4>)
 800406e:	4b3f      	ldr	r3, [pc, #252]	; (800416c <HAL_RCC_OscConfig+0x7c4>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004076:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004078:	4a3c      	ldr	r2, [pc, #240]	; (800416c <HAL_RCC_OscConfig+0x7c4>)
 800407a:	4b3c      	ldr	r3, [pc, #240]	; (800416c <HAL_RCC_OscConfig+0x7c4>)
 800407c:	68db      	ldr	r3, [r3, #12]
 800407e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004082:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004084:	f7fd fad4 	bl	8001630 <HAL_GetTick>
 8004088:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800408a:	e008      	b.n	800409e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800408c:	f7fd fad0 	bl	8001630 <HAL_GetTick>
 8004090:	4602      	mov	r2, r0
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	1ad3      	subs	r3, r2, r3
 8004096:	2b02      	cmp	r3, #2
 8004098:	d901      	bls.n	800409e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800409a:	2303      	movs	r3, #3
 800409c:	e062      	b.n	8004164 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800409e:	4b33      	ldr	r3, [pc, #204]	; (800416c <HAL_RCC_OscConfig+0x7c4>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d0f0      	beq.n	800408c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80040aa:	e05a      	b.n	8004162 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80040ac:	2301      	movs	r3, #1
 80040ae:	e059      	b.n	8004164 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040b0:	4b2e      	ldr	r3, [pc, #184]	; (800416c <HAL_RCC_OscConfig+0x7c4>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d152      	bne.n	8004162 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80040bc:	4a2b      	ldr	r2, [pc, #172]	; (800416c <HAL_RCC_OscConfig+0x7c4>)
 80040be:	4b2b      	ldr	r3, [pc, #172]	; (800416c <HAL_RCC_OscConfig+0x7c4>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80040c6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80040c8:	4a28      	ldr	r2, [pc, #160]	; (800416c <HAL_RCC_OscConfig+0x7c4>)
 80040ca:	4b28      	ldr	r3, [pc, #160]	; (800416c <HAL_RCC_OscConfig+0x7c4>)
 80040cc:	68db      	ldr	r3, [r3, #12]
 80040ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80040d2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80040d4:	f7fd faac 	bl	8001630 <HAL_GetTick>
 80040d8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040da:	e008      	b.n	80040ee <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040dc:	f7fd faa8 	bl	8001630 <HAL_GetTick>
 80040e0:	4602      	mov	r2, r0
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	1ad3      	subs	r3, r2, r3
 80040e6:	2b02      	cmp	r3, #2
 80040e8:	d901      	bls.n	80040ee <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80040ea:	2303      	movs	r3, #3
 80040ec:	e03a      	b.n	8004164 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040ee:	4b1f      	ldr	r3, [pc, #124]	; (800416c <HAL_RCC_OscConfig+0x7c4>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d0f0      	beq.n	80040dc <HAL_RCC_OscConfig+0x734>
 80040fa:	e032      	b.n	8004162 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80040fc:	69bb      	ldr	r3, [r7, #24]
 80040fe:	2b0c      	cmp	r3, #12
 8004100:	d02d      	beq.n	800415e <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004102:	4a1a      	ldr	r2, [pc, #104]	; (800416c <HAL_RCC_OscConfig+0x7c4>)
 8004104:	4b19      	ldr	r3, [pc, #100]	; (800416c <HAL_RCC_OscConfig+0x7c4>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800410c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800410e:	4b17      	ldr	r3, [pc, #92]	; (800416c <HAL_RCC_OscConfig+0x7c4>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8004116:	2b00      	cmp	r3, #0
 8004118:	d105      	bne.n	8004126 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800411a:	4a14      	ldr	r2, [pc, #80]	; (800416c <HAL_RCC_OscConfig+0x7c4>)
 800411c:	4b13      	ldr	r3, [pc, #76]	; (800416c <HAL_RCC_OscConfig+0x7c4>)
 800411e:	68db      	ldr	r3, [r3, #12]
 8004120:	f023 0303 	bic.w	r3, r3, #3
 8004124:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004126:	4a11      	ldr	r2, [pc, #68]	; (800416c <HAL_RCC_OscConfig+0x7c4>)
 8004128:	4b10      	ldr	r3, [pc, #64]	; (800416c <HAL_RCC_OscConfig+0x7c4>)
 800412a:	68db      	ldr	r3, [r3, #12]
 800412c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004130:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004134:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004136:	f7fd fa7b 	bl	8001630 <HAL_GetTick>
 800413a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800413c:	e008      	b.n	8004150 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800413e:	f7fd fa77 	bl	8001630 <HAL_GetTick>
 8004142:	4602      	mov	r2, r0
 8004144:	693b      	ldr	r3, [r7, #16]
 8004146:	1ad3      	subs	r3, r2, r3
 8004148:	2b02      	cmp	r3, #2
 800414a:	d901      	bls.n	8004150 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 800414c:	2303      	movs	r3, #3
 800414e:	e009      	b.n	8004164 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004150:	4b06      	ldr	r3, [pc, #24]	; (800416c <HAL_RCC_OscConfig+0x7c4>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004158:	2b00      	cmp	r3, #0
 800415a:	d1f0      	bne.n	800413e <HAL_RCC_OscConfig+0x796>
 800415c:	e001      	b.n	8004162 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800415e:	2301      	movs	r3, #1
 8004160:	e000      	b.n	8004164 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8004162:	2300      	movs	r3, #0
}
 8004164:	4618      	mov	r0, r3
 8004166:	3720      	adds	r7, #32
 8004168:	46bd      	mov	sp, r7
 800416a:	bd80      	pop	{r7, pc}
 800416c:	40021000 	.word	0x40021000
 8004170:	f99d808c 	.word	0xf99d808c

08004174 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b084      	sub	sp, #16
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
 800417c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d101      	bne.n	8004188 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004184:	2301      	movs	r3, #1
 8004186:	e0c8      	b.n	800431a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004188:	4b66      	ldr	r3, [pc, #408]	; (8004324 <HAL_RCC_ClockConfig+0x1b0>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f003 0207 	and.w	r2, r3, #7
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	429a      	cmp	r2, r3
 8004194:	d210      	bcs.n	80041b8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004196:	4963      	ldr	r1, [pc, #396]	; (8004324 <HAL_RCC_ClockConfig+0x1b0>)
 8004198:	4b62      	ldr	r3, [pc, #392]	; (8004324 <HAL_RCC_ClockConfig+0x1b0>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f023 0207 	bic.w	r2, r3, #7
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	4313      	orrs	r3, r2
 80041a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041a6:	4b5f      	ldr	r3, [pc, #380]	; (8004324 <HAL_RCC_ClockConfig+0x1b0>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f003 0207 	and.w	r2, r3, #7
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	429a      	cmp	r2, r3
 80041b2:	d001      	beq.n	80041b8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80041b4:	2301      	movs	r3, #1
 80041b6:	e0b0      	b.n	800431a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f003 0301 	and.w	r3, r3, #1
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d04c      	beq.n	800425e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	2b03      	cmp	r3, #3
 80041ca:	d107      	bne.n	80041dc <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041cc:	4b56      	ldr	r3, [pc, #344]	; (8004328 <HAL_RCC_ClockConfig+0x1b4>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d121      	bne.n	800421c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	e09e      	b.n	800431a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	2b02      	cmp	r3, #2
 80041e2:	d107      	bne.n	80041f4 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80041e4:	4b50      	ldr	r3, [pc, #320]	; (8004328 <HAL_RCC_ClockConfig+0x1b4>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d115      	bne.n	800421c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80041f0:	2301      	movs	r3, #1
 80041f2:	e092      	b.n	800431a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d107      	bne.n	800420c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80041fc:	4b4a      	ldr	r3, [pc, #296]	; (8004328 <HAL_RCC_ClockConfig+0x1b4>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f003 0302 	and.w	r3, r3, #2
 8004204:	2b00      	cmp	r3, #0
 8004206:	d109      	bne.n	800421c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	e086      	b.n	800431a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800420c:	4b46      	ldr	r3, [pc, #280]	; (8004328 <HAL_RCC_ClockConfig+0x1b4>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004214:	2b00      	cmp	r3, #0
 8004216:	d101      	bne.n	800421c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	e07e      	b.n	800431a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800421c:	4942      	ldr	r1, [pc, #264]	; (8004328 <HAL_RCC_ClockConfig+0x1b4>)
 800421e:	4b42      	ldr	r3, [pc, #264]	; (8004328 <HAL_RCC_ClockConfig+0x1b4>)
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	f023 0203 	bic.w	r2, r3, #3
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	4313      	orrs	r3, r2
 800422c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800422e:	f7fd f9ff 	bl	8001630 <HAL_GetTick>
 8004232:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004234:	e00a      	b.n	800424c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004236:	f7fd f9fb 	bl	8001630 <HAL_GetTick>
 800423a:	4602      	mov	r2, r0
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	1ad3      	subs	r3, r2, r3
 8004240:	f241 3288 	movw	r2, #5000	; 0x1388
 8004244:	4293      	cmp	r3, r2
 8004246:	d901      	bls.n	800424c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8004248:	2303      	movs	r3, #3
 800424a:	e066      	b.n	800431a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800424c:	4b36      	ldr	r3, [pc, #216]	; (8004328 <HAL_RCC_ClockConfig+0x1b4>)
 800424e:	689b      	ldr	r3, [r3, #8]
 8004250:	f003 020c 	and.w	r2, r3, #12
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	009b      	lsls	r3, r3, #2
 800425a:	429a      	cmp	r2, r3
 800425c:	d1eb      	bne.n	8004236 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f003 0302 	and.w	r3, r3, #2
 8004266:	2b00      	cmp	r3, #0
 8004268:	d008      	beq.n	800427c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800426a:	492f      	ldr	r1, [pc, #188]	; (8004328 <HAL_RCC_ClockConfig+0x1b4>)
 800426c:	4b2e      	ldr	r3, [pc, #184]	; (8004328 <HAL_RCC_ClockConfig+0x1b4>)
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	689b      	ldr	r3, [r3, #8]
 8004278:	4313      	orrs	r3, r2
 800427a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800427c:	4b29      	ldr	r3, [pc, #164]	; (8004324 <HAL_RCC_ClockConfig+0x1b0>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f003 0207 	and.w	r2, r3, #7
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	429a      	cmp	r2, r3
 8004288:	d910      	bls.n	80042ac <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800428a:	4926      	ldr	r1, [pc, #152]	; (8004324 <HAL_RCC_ClockConfig+0x1b0>)
 800428c:	4b25      	ldr	r3, [pc, #148]	; (8004324 <HAL_RCC_ClockConfig+0x1b0>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f023 0207 	bic.w	r2, r3, #7
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	4313      	orrs	r3, r2
 8004298:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800429a:	4b22      	ldr	r3, [pc, #136]	; (8004324 <HAL_RCC_ClockConfig+0x1b0>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f003 0207 	and.w	r2, r3, #7
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	429a      	cmp	r2, r3
 80042a6:	d001      	beq.n	80042ac <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80042a8:	2301      	movs	r3, #1
 80042aa:	e036      	b.n	800431a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f003 0304 	and.w	r3, r3, #4
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d008      	beq.n	80042ca <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80042b8:	491b      	ldr	r1, [pc, #108]	; (8004328 <HAL_RCC_ClockConfig+0x1b4>)
 80042ba:	4b1b      	ldr	r3, [pc, #108]	; (8004328 <HAL_RCC_ClockConfig+0x1b4>)
 80042bc:	689b      	ldr	r3, [r3, #8]
 80042be:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	68db      	ldr	r3, [r3, #12]
 80042c6:	4313      	orrs	r3, r2
 80042c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f003 0308 	and.w	r3, r3, #8
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d009      	beq.n	80042ea <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80042d6:	4914      	ldr	r1, [pc, #80]	; (8004328 <HAL_RCC_ClockConfig+0x1b4>)
 80042d8:	4b13      	ldr	r3, [pc, #76]	; (8004328 <HAL_RCC_ClockConfig+0x1b4>)
 80042da:	689b      	ldr	r3, [r3, #8]
 80042dc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	691b      	ldr	r3, [r3, #16]
 80042e4:	00db      	lsls	r3, r3, #3
 80042e6:	4313      	orrs	r3, r2
 80042e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80042ea:	f000 f859 	bl	80043a0 <HAL_RCC_GetSysClockFreq>
 80042ee:	4601      	mov	r1, r0
 80042f0:	4b0d      	ldr	r3, [pc, #52]	; (8004328 <HAL_RCC_ClockConfig+0x1b4>)
 80042f2:	689b      	ldr	r3, [r3, #8]
 80042f4:	091b      	lsrs	r3, r3, #4
 80042f6:	f003 030f 	and.w	r3, r3, #15
 80042fa:	4a0c      	ldr	r2, [pc, #48]	; (800432c <HAL_RCC_ClockConfig+0x1b8>)
 80042fc:	5cd3      	ldrb	r3, [r2, r3]
 80042fe:	f003 031f 	and.w	r3, r3, #31
 8004302:	fa21 f303 	lsr.w	r3, r1, r3
 8004306:	4a0a      	ldr	r2, [pc, #40]	; (8004330 <HAL_RCC_ClockConfig+0x1bc>)
 8004308:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800430a:	4b0a      	ldr	r3, [pc, #40]	; (8004334 <HAL_RCC_ClockConfig+0x1c0>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4618      	mov	r0, r3
 8004310:	f7fd f942 	bl	8001598 <HAL_InitTick>
 8004314:	4603      	mov	r3, r0
 8004316:	72fb      	strb	r3, [r7, #11]

  return status;
 8004318:	7afb      	ldrb	r3, [r7, #11]
}
 800431a:	4618      	mov	r0, r3
 800431c:	3710      	adds	r7, #16
 800431e:	46bd      	mov	sp, r7
 8004320:	bd80      	pop	{r7, pc}
 8004322:	bf00      	nop
 8004324:	40022000 	.word	0x40022000
 8004328:	40021000 	.word	0x40021000
 800432c:	08019cd0 	.word	0x08019cd0
 8004330:	20000010 	.word	0x20000010
 8004334:	20000000 	.word	0x20000000

08004338 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig( uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b08a      	sub	sp, #40	; 0x28
 800433c:	af00      	add	r7, sp, #0
 800433e:	60f8      	str	r0, [r7, #12]
 8004340:	60b9      	str	r1, [r7, #8]
 8004342:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning if no assert_param check */
  UNUSED(RCC_MCOx);

  /* MCO Clock Enable */
  __MCO1_CLK_ENABLE();
 8004344:	4a15      	ldr	r2, [pc, #84]	; (800439c <HAL_RCC_MCOConfig+0x64>)
 8004346:	4b15      	ldr	r3, [pc, #84]	; (800439c <HAL_RCC_MCOConfig+0x64>)
 8004348:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800434a:	f043 0301 	orr.w	r3, r3, #1
 800434e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004350:	4b12      	ldr	r3, [pc, #72]	; (800439c <HAL_RCC_MCOConfig+0x64>)
 8004352:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004354:	f003 0301 	and.w	r3, r3, #1
 8004358:	613b      	str	r3, [r7, #16]
 800435a:	693b      	ldr	r3, [r7, #16]

  /* Configue the MCO1 pin in alternate function mode */
  GPIO_InitStruct.Pin = MCO1_PIN;
 800435c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004360:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004362:	2302      	movs	r3, #2
 8004364:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004366:	2302      	movs	r3, #2
 8004368:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800436a:	2300      	movs	r3, #0
 800436c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800436e:	2300      	movs	r3, #0
 8004370:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8004372:	f107 0314 	add.w	r3, r7, #20
 8004376:	4619      	mov	r1, r3
 8004378:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800437c:	f7fd fe66 	bl	800204c <HAL_GPIO_Init>

  /* Mask MCOSEL[] and MCOPRE[] bits then set MCO1 clock source and prescaler */
  MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv ));
 8004380:	4806      	ldr	r0, [pc, #24]	; (800439c <HAL_RCC_MCOConfig+0x64>)
 8004382:	4b06      	ldr	r3, [pc, #24]	; (800439c <HAL_RCC_MCOConfig+0x64>)
 8004384:	689b      	ldr	r3, [r3, #8]
 8004386:	f023 42ee 	bic.w	r2, r3, #1996488704	; 0x77000000
 800438a:	68b9      	ldr	r1, [r7, #8]
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	430b      	orrs	r3, r1
 8004390:	4313      	orrs	r3, r2
 8004392:	6083      	str	r3, [r0, #8]
}
 8004394:	bf00      	nop
 8004396:	3728      	adds	r7, #40	; 0x28
 8004398:	46bd      	mov	sp, r7
 800439a:	bd80      	pop	{r7, pc}
 800439c:	40021000 	.word	0x40021000

080043a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043a0:	b480      	push	{r7}
 80043a2:	b089      	sub	sp, #36	; 0x24
 80043a4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80043a6:	2300      	movs	r3, #0
 80043a8:	61fb      	str	r3, [r7, #28]
 80043aa:	2300      	movs	r3, #0
 80043ac:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043ae:	4b3d      	ldr	r3, [pc, #244]	; (80044a4 <HAL_RCC_GetSysClockFreq+0x104>)
 80043b0:	689b      	ldr	r3, [r3, #8]
 80043b2:	f003 030c 	and.w	r3, r3, #12
 80043b6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80043b8:	4b3a      	ldr	r3, [pc, #232]	; (80044a4 <HAL_RCC_GetSysClockFreq+0x104>)
 80043ba:	68db      	ldr	r3, [r3, #12]
 80043bc:	f003 0303 	and.w	r3, r3, #3
 80043c0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d005      	beq.n	80043d4 <HAL_RCC_GetSysClockFreq+0x34>
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	2b0c      	cmp	r3, #12
 80043cc:	d121      	bne.n	8004412 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2b01      	cmp	r3, #1
 80043d2:	d11e      	bne.n	8004412 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80043d4:	4b33      	ldr	r3, [pc, #204]	; (80044a4 <HAL_RCC_GetSysClockFreq+0x104>)
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f003 0308 	and.w	r3, r3, #8
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d107      	bne.n	80043f0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80043e0:	4b30      	ldr	r3, [pc, #192]	; (80044a4 <HAL_RCC_GetSysClockFreq+0x104>)
 80043e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80043e6:	0a1b      	lsrs	r3, r3, #8
 80043e8:	f003 030f 	and.w	r3, r3, #15
 80043ec:	61fb      	str	r3, [r7, #28]
 80043ee:	e005      	b.n	80043fc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80043f0:	4b2c      	ldr	r3, [pc, #176]	; (80044a4 <HAL_RCC_GetSysClockFreq+0x104>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	091b      	lsrs	r3, r3, #4
 80043f6:	f003 030f 	and.w	r3, r3, #15
 80043fa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80043fc:	4a2a      	ldr	r2, [pc, #168]	; (80044a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80043fe:	69fb      	ldr	r3, [r7, #28]
 8004400:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004404:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d10d      	bne.n	8004428 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800440c:	69fb      	ldr	r3, [r7, #28]
 800440e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004410:	e00a      	b.n	8004428 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004412:	693b      	ldr	r3, [r7, #16]
 8004414:	2b04      	cmp	r3, #4
 8004416:	d102      	bne.n	800441e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004418:	4b24      	ldr	r3, [pc, #144]	; (80044ac <HAL_RCC_GetSysClockFreq+0x10c>)
 800441a:	61bb      	str	r3, [r7, #24]
 800441c:	e004      	b.n	8004428 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800441e:	693b      	ldr	r3, [r7, #16]
 8004420:	2b08      	cmp	r3, #8
 8004422:	d101      	bne.n	8004428 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004424:	4b22      	ldr	r3, [pc, #136]	; (80044b0 <HAL_RCC_GetSysClockFreq+0x110>)
 8004426:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004428:	693b      	ldr	r3, [r7, #16]
 800442a:	2b0c      	cmp	r3, #12
 800442c:	d133      	bne.n	8004496 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800442e:	4b1d      	ldr	r3, [pc, #116]	; (80044a4 <HAL_RCC_GetSysClockFreq+0x104>)
 8004430:	68db      	ldr	r3, [r3, #12]
 8004432:	f003 0303 	and.w	r3, r3, #3
 8004436:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	2b02      	cmp	r3, #2
 800443c:	d002      	beq.n	8004444 <HAL_RCC_GetSysClockFreq+0xa4>
 800443e:	2b03      	cmp	r3, #3
 8004440:	d003      	beq.n	800444a <HAL_RCC_GetSysClockFreq+0xaa>
 8004442:	e005      	b.n	8004450 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004444:	4b19      	ldr	r3, [pc, #100]	; (80044ac <HAL_RCC_GetSysClockFreq+0x10c>)
 8004446:	617b      	str	r3, [r7, #20]
      break;
 8004448:	e005      	b.n	8004456 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800444a:	4b19      	ldr	r3, [pc, #100]	; (80044b0 <HAL_RCC_GetSysClockFreq+0x110>)
 800444c:	617b      	str	r3, [r7, #20]
      break;
 800444e:	e002      	b.n	8004456 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004450:	69fb      	ldr	r3, [r7, #28]
 8004452:	617b      	str	r3, [r7, #20]
      break;
 8004454:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004456:	4b13      	ldr	r3, [pc, #76]	; (80044a4 <HAL_RCC_GetSysClockFreq+0x104>)
 8004458:	68db      	ldr	r3, [r3, #12]
 800445a:	091b      	lsrs	r3, r3, #4
 800445c:	f003 0307 	and.w	r3, r3, #7
 8004460:	3301      	adds	r3, #1
 8004462:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004464:	4b0f      	ldr	r3, [pc, #60]	; (80044a4 <HAL_RCC_GetSysClockFreq+0x104>)
 8004466:	68db      	ldr	r3, [r3, #12]
 8004468:	0a1b      	lsrs	r3, r3, #8
 800446a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800446e:	697a      	ldr	r2, [r7, #20]
 8004470:	fb02 f203 	mul.w	r2, r2, r3
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	fbb2 f3f3 	udiv	r3, r2, r3
 800447a:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800447c:	4b09      	ldr	r3, [pc, #36]	; (80044a4 <HAL_RCC_GetSysClockFreq+0x104>)
 800447e:	68db      	ldr	r3, [r3, #12]
 8004480:	0e5b      	lsrs	r3, r3, #25
 8004482:	f003 0303 	and.w	r3, r3, #3
 8004486:	3301      	adds	r3, #1
 8004488:	005b      	lsls	r3, r3, #1
 800448a:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800448c:	697a      	ldr	r2, [r7, #20]
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	fbb2 f3f3 	udiv	r3, r2, r3
 8004494:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004496:	69bb      	ldr	r3, [r7, #24]
}
 8004498:	4618      	mov	r0, r3
 800449a:	3724      	adds	r7, #36	; 0x24
 800449c:	46bd      	mov	sp, r7
 800449e:	bc80      	pop	{r7}
 80044a0:	4770      	bx	lr
 80044a2:	bf00      	nop
 80044a4:	40021000 	.word	0x40021000
 80044a8:	08019ce8 	.word	0x08019ce8
 80044ac:	00f42400 	.word	0x00f42400
 80044b0:	007a1200 	.word	0x007a1200

080044b4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044b4:	b480      	push	{r7}
 80044b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044b8:	4b02      	ldr	r3, [pc, #8]	; (80044c4 <HAL_RCC_GetHCLKFreq+0x10>)
 80044ba:	681b      	ldr	r3, [r3, #0]
}
 80044bc:	4618      	mov	r0, r3
 80044be:	46bd      	mov	sp, r7
 80044c0:	bc80      	pop	{r7}
 80044c2:	4770      	bx	lr
 80044c4:	20000010 	.word	0x20000010

080044c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80044cc:	f7ff fff2 	bl	80044b4 <HAL_RCC_GetHCLKFreq>
 80044d0:	4601      	mov	r1, r0
 80044d2:	4b06      	ldr	r3, [pc, #24]	; (80044ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80044d4:	689b      	ldr	r3, [r3, #8]
 80044d6:	0a1b      	lsrs	r3, r3, #8
 80044d8:	f003 0307 	and.w	r3, r3, #7
 80044dc:	4a04      	ldr	r2, [pc, #16]	; (80044f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80044de:	5cd3      	ldrb	r3, [r2, r3]
 80044e0:	f003 031f 	and.w	r3, r3, #31
 80044e4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	bd80      	pop	{r7, pc}
 80044ec:	40021000 	.word	0x40021000
 80044f0:	08019ce0 	.word	0x08019ce0

080044f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80044f8:	f7ff ffdc 	bl	80044b4 <HAL_RCC_GetHCLKFreq>
 80044fc:	4601      	mov	r1, r0
 80044fe:	4b06      	ldr	r3, [pc, #24]	; (8004518 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	0adb      	lsrs	r3, r3, #11
 8004504:	f003 0307 	and.w	r3, r3, #7
 8004508:	4a04      	ldr	r2, [pc, #16]	; (800451c <HAL_RCC_GetPCLK2Freq+0x28>)
 800450a:	5cd3      	ldrb	r3, [r2, r3]
 800450c:	f003 031f 	and.w	r3, r3, #31
 8004510:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004514:	4618      	mov	r0, r3
 8004516:	bd80      	pop	{r7, pc}
 8004518:	40021000 	.word	0x40021000
 800451c:	08019ce0 	.word	0x08019ce0

08004520 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b086      	sub	sp, #24
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004528:	2300      	movs	r3, #0
 800452a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800452c:	4b2a      	ldr	r3, [pc, #168]	; (80045d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800452e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004530:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004534:	2b00      	cmp	r3, #0
 8004536:	d003      	beq.n	8004540 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004538:	f7fe ff5e 	bl	80033f8 <HAL_PWREx_GetVoltageRange>
 800453c:	6178      	str	r0, [r7, #20]
 800453e:	e014      	b.n	800456a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004540:	4a25      	ldr	r2, [pc, #148]	; (80045d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004542:	4b25      	ldr	r3, [pc, #148]	; (80045d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004544:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004546:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800454a:	6593      	str	r3, [r2, #88]	; 0x58
 800454c:	4b22      	ldr	r3, [pc, #136]	; (80045d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800454e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004550:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004554:	60fb      	str	r3, [r7, #12]
 8004556:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004558:	f7fe ff4e 	bl	80033f8 <HAL_PWREx_GetVoltageRange>
 800455c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800455e:	4a1e      	ldr	r2, [pc, #120]	; (80045d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004560:	4b1d      	ldr	r3, [pc, #116]	; (80045d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004562:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004564:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004568:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800456a:	697b      	ldr	r3, [r7, #20]
 800456c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004570:	d10b      	bne.n	800458a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2b80      	cmp	r3, #128	; 0x80
 8004576:	d919      	bls.n	80045ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2ba0      	cmp	r3, #160	; 0xa0
 800457c:	d902      	bls.n	8004584 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800457e:	2302      	movs	r3, #2
 8004580:	613b      	str	r3, [r7, #16]
 8004582:	e013      	b.n	80045ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004584:	2301      	movs	r3, #1
 8004586:	613b      	str	r3, [r7, #16]
 8004588:	e010      	b.n	80045ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2b80      	cmp	r3, #128	; 0x80
 800458e:	d902      	bls.n	8004596 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004590:	2303      	movs	r3, #3
 8004592:	613b      	str	r3, [r7, #16]
 8004594:	e00a      	b.n	80045ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2b80      	cmp	r3, #128	; 0x80
 800459a:	d102      	bne.n	80045a2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800459c:	2302      	movs	r3, #2
 800459e:	613b      	str	r3, [r7, #16]
 80045a0:	e004      	b.n	80045ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2b70      	cmp	r3, #112	; 0x70
 80045a6:	d101      	bne.n	80045ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80045a8:	2301      	movs	r3, #1
 80045aa:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80045ac:	490b      	ldr	r1, [pc, #44]	; (80045dc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80045ae:	4b0b      	ldr	r3, [pc, #44]	; (80045dc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f023 0207 	bic.w	r2, r3, #7
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	4313      	orrs	r3, r2
 80045ba:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80045bc:	4b07      	ldr	r3, [pc, #28]	; (80045dc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f003 0207 	and.w	r2, r3, #7
 80045c4:	693b      	ldr	r3, [r7, #16]
 80045c6:	429a      	cmp	r2, r3
 80045c8:	d001      	beq.n	80045ce <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	e000      	b.n	80045d0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80045ce:	2300      	movs	r3, #0
}
 80045d0:	4618      	mov	r0, r3
 80045d2:	3718      	adds	r7, #24
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}
 80045d8:	40021000 	.word	0x40021000
 80045dc:	40022000 	.word	0x40022000

080045e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b086      	sub	sp, #24
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80045e8:	2300      	movs	r3, #0
 80045ea:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80045ec:	2300      	movs	r3, #0
 80045ee:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d03f      	beq.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004600:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004604:	d01c      	beq.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8004606:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800460a:	d802      	bhi.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x32>
 800460c:	2b00      	cmp	r3, #0
 800460e:	d00e      	beq.n	800462e <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8004610:	e01f      	b.n	8004652 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8004612:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004616:	d003      	beq.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8004618:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800461c:	d01c      	beq.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x78>
 800461e:	e018      	b.n	8004652 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004620:	4a85      	ldr	r2, [pc, #532]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004622:	4b85      	ldr	r3, [pc, #532]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004624:	68db      	ldr	r3, [r3, #12]
 8004626:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800462a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800462c:	e015      	b.n	800465a <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	3304      	adds	r3, #4
 8004632:	2100      	movs	r1, #0
 8004634:	4618      	mov	r0, r3
 8004636:	f000 fac7 	bl	8004bc8 <RCCEx_PLLSAI1_Config>
 800463a:	4603      	mov	r3, r0
 800463c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800463e:	e00c      	b.n	800465a <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	3320      	adds	r3, #32
 8004644:	2100      	movs	r1, #0
 8004646:	4618      	mov	r0, r3
 8004648:	f000 fbae 	bl	8004da8 <RCCEx_PLLSAI2_Config>
 800464c:	4603      	mov	r3, r0
 800464e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004650:	e003      	b.n	800465a <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	74fb      	strb	r3, [r7, #19]
      break;
 8004656:	e000      	b.n	800465a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8004658:	bf00      	nop
    }

    if(ret == HAL_OK)
 800465a:	7cfb      	ldrb	r3, [r7, #19]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d10b      	bne.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004660:	4975      	ldr	r1, [pc, #468]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004662:	4b75      	ldr	r3, [pc, #468]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004664:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004668:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004670:	4313      	orrs	r3, r2
 8004672:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004676:	e001      	b.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004678:	7cfb      	ldrb	r3, [r7, #19]
 800467a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004684:	2b00      	cmp	r3, #0
 8004686:	d03f      	beq.n	8004708 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800468c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004690:	d01c      	beq.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0xec>
 8004692:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004696:	d802      	bhi.n	800469e <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8004698:	2b00      	cmp	r3, #0
 800469a:	d00e      	beq.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0xda>
 800469c:	e01f      	b.n	80046de <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800469e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80046a2:	d003      	beq.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0xcc>
 80046a4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80046a8:	d01c      	beq.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0x104>
 80046aa:	e018      	b.n	80046de <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80046ac:	4a62      	ldr	r2, [pc, #392]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80046ae:	4b62      	ldr	r3, [pc, #392]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80046b0:	68db      	ldr	r3, [r3, #12]
 80046b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046b6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80046b8:	e015      	b.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	3304      	adds	r3, #4
 80046be:	2100      	movs	r1, #0
 80046c0:	4618      	mov	r0, r3
 80046c2:	f000 fa81 	bl	8004bc8 <RCCEx_PLLSAI1_Config>
 80046c6:	4603      	mov	r3, r0
 80046c8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80046ca:	e00c      	b.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	3320      	adds	r3, #32
 80046d0:	2100      	movs	r1, #0
 80046d2:	4618      	mov	r0, r3
 80046d4:	f000 fb68 	bl	8004da8 <RCCEx_PLLSAI2_Config>
 80046d8:	4603      	mov	r3, r0
 80046da:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80046dc:	e003      	b.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	74fb      	strb	r3, [r7, #19]
      break;
 80046e2:	e000      	b.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80046e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80046e6:	7cfb      	ldrb	r3, [r7, #19]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d10b      	bne.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80046ec:	4952      	ldr	r1, [pc, #328]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80046ee:	4b52      	ldr	r3, [pc, #328]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80046f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046f4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80046fc:	4313      	orrs	r3, r2
 80046fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004702:	e001      	b.n	8004708 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004704:	7cfb      	ldrb	r3, [r7, #19]
 8004706:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004710:	2b00      	cmp	r3, #0
 8004712:	f000 80a0 	beq.w	8004856 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004716:	2300      	movs	r3, #0
 8004718:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800471a:	4b47      	ldr	r3, [pc, #284]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800471c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800471e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004722:	2b00      	cmp	r3, #0
 8004724:	d101      	bne.n	800472a <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8004726:	2301      	movs	r3, #1
 8004728:	e000      	b.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x14c>
 800472a:	2300      	movs	r3, #0
 800472c:	2b00      	cmp	r3, #0
 800472e:	d00d      	beq.n	800474c <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004730:	4a41      	ldr	r2, [pc, #260]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004732:	4b41      	ldr	r3, [pc, #260]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004734:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004736:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800473a:	6593      	str	r3, [r2, #88]	; 0x58
 800473c:	4b3e      	ldr	r3, [pc, #248]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800473e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004740:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004744:	60bb      	str	r3, [r7, #8]
 8004746:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004748:	2301      	movs	r3, #1
 800474a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800474c:	4a3b      	ldr	r2, [pc, #236]	; (800483c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800474e:	4b3b      	ldr	r3, [pc, #236]	; (800483c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004756:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004758:	f7fc ff6a 	bl	8001630 <HAL_GetTick>
 800475c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800475e:	e009      	b.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004760:	f7fc ff66 	bl	8001630 <HAL_GetTick>
 8004764:	4602      	mov	r2, r0
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	1ad3      	subs	r3, r2, r3
 800476a:	2b02      	cmp	r3, #2
 800476c:	d902      	bls.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 800476e:	2303      	movs	r3, #3
 8004770:	74fb      	strb	r3, [r7, #19]
        break;
 8004772:	e005      	b.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004774:	4b31      	ldr	r3, [pc, #196]	; (800483c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800477c:	2b00      	cmp	r3, #0
 800477e:	d0ef      	beq.n	8004760 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8004780:	7cfb      	ldrb	r3, [r7, #19]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d15c      	bne.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004786:	4b2c      	ldr	r3, [pc, #176]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004788:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800478c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004790:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d01f      	beq.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800479e:	697b      	ldr	r3, [r7, #20]
 80047a0:	429a      	cmp	r2, r3
 80047a2:	d019      	beq.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80047a4:	4b24      	ldr	r3, [pc, #144]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80047a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047ae:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80047b0:	4a21      	ldr	r2, [pc, #132]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80047b2:	4b21      	ldr	r3, [pc, #132]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80047b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80047c0:	4a1d      	ldr	r2, [pc, #116]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80047c2:	4b1d      	ldr	r3, [pc, #116]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80047c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80047d0:	4a19      	ldr	r2, [pc, #100]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80047d8:	697b      	ldr	r3, [r7, #20]
 80047da:	f003 0301 	and.w	r3, r3, #1
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d016      	beq.n	8004810 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047e2:	f7fc ff25 	bl	8001630 <HAL_GetTick>
 80047e6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80047e8:	e00b      	b.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047ea:	f7fc ff21 	bl	8001630 <HAL_GetTick>
 80047ee:	4602      	mov	r2, r0
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	1ad3      	subs	r3, r2, r3
 80047f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d902      	bls.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 80047fc:	2303      	movs	r3, #3
 80047fe:	74fb      	strb	r3, [r7, #19]
            break;
 8004800:	e006      	b.n	8004810 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004802:	4b0d      	ldr	r3, [pc, #52]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004804:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004808:	f003 0302 	and.w	r3, r3, #2
 800480c:	2b00      	cmp	r3, #0
 800480e:	d0ec      	beq.n	80047ea <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8004810:	7cfb      	ldrb	r3, [r7, #19]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d10c      	bne.n	8004830 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004816:	4908      	ldr	r1, [pc, #32]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004818:	4b07      	ldr	r3, [pc, #28]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800481a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800481e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004828:	4313      	orrs	r3, r2
 800482a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800482e:	e009      	b.n	8004844 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004830:	7cfb      	ldrb	r3, [r7, #19]
 8004832:	74bb      	strb	r3, [r7, #18]
 8004834:	e006      	b.n	8004844 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8004836:	bf00      	nop
 8004838:	40021000 	.word	0x40021000
 800483c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004840:	7cfb      	ldrb	r3, [r7, #19]
 8004842:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004844:	7c7b      	ldrb	r3, [r7, #17]
 8004846:	2b01      	cmp	r3, #1
 8004848:	d105      	bne.n	8004856 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800484a:	4a9e      	ldr	r2, [pc, #632]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800484c:	4b9d      	ldr	r3, [pc, #628]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800484e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004850:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004854:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f003 0301 	and.w	r3, r3, #1
 800485e:	2b00      	cmp	r3, #0
 8004860:	d00a      	beq.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004862:	4998      	ldr	r1, [pc, #608]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004864:	4b97      	ldr	r3, [pc, #604]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004866:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800486a:	f023 0203 	bic.w	r2, r3, #3
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004872:	4313      	orrs	r3, r2
 8004874:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f003 0302 	and.w	r3, r3, #2
 8004880:	2b00      	cmp	r3, #0
 8004882:	d00a      	beq.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004884:	498f      	ldr	r1, [pc, #572]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004886:	4b8f      	ldr	r3, [pc, #572]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004888:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800488c:	f023 020c 	bic.w	r2, r3, #12
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004894:	4313      	orrs	r3, r2
 8004896:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f003 0304 	and.w	r3, r3, #4
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d00a      	beq.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80048a6:	4987      	ldr	r1, [pc, #540]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80048a8:	4b86      	ldr	r3, [pc, #536]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80048aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048ae:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048b6:	4313      	orrs	r3, r2
 80048b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f003 0308 	and.w	r3, r3, #8
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d00a      	beq.n	80048de <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80048c8:	497e      	ldr	r1, [pc, #504]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80048ca:	4b7e      	ldr	r3, [pc, #504]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80048cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048d0:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048d8:	4313      	orrs	r3, r2
 80048da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f003 0310 	and.w	r3, r3, #16
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d00a      	beq.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80048ea:	4976      	ldr	r1, [pc, #472]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80048ec:	4b75      	ldr	r3, [pc, #468]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80048ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048f2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048fa:	4313      	orrs	r3, r2
 80048fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f003 0320 	and.w	r3, r3, #32
 8004908:	2b00      	cmp	r3, #0
 800490a:	d00a      	beq.n	8004922 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800490c:	496d      	ldr	r1, [pc, #436]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800490e:	4b6d      	ldr	r3, [pc, #436]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004910:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004914:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800491c:	4313      	orrs	r3, r2
 800491e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800492a:	2b00      	cmp	r3, #0
 800492c:	d00a      	beq.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800492e:	4965      	ldr	r1, [pc, #404]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004930:	4b64      	ldr	r3, [pc, #400]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004932:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004936:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800493e:	4313      	orrs	r3, r2
 8004940:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800494c:	2b00      	cmp	r3, #0
 800494e:	d00a      	beq.n	8004966 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004950:	495c      	ldr	r1, [pc, #368]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004952:	4b5c      	ldr	r3, [pc, #368]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004954:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004958:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004960:	4313      	orrs	r3, r2
 8004962:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800496e:	2b00      	cmp	r3, #0
 8004970:	d00a      	beq.n	8004988 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004972:	4954      	ldr	r1, [pc, #336]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004974:	4b53      	ldr	r3, [pc, #332]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004976:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800497a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004982:	4313      	orrs	r3, r2
 8004984:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004990:	2b00      	cmp	r3, #0
 8004992:	d00a      	beq.n	80049aa <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004994:	494b      	ldr	r1, [pc, #300]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004996:	4b4b      	ldr	r3, [pc, #300]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004998:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800499c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049a4:	4313      	orrs	r3, r2
 80049a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d00a      	beq.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80049b6:	4943      	ldr	r1, [pc, #268]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80049b8:	4b42      	ldr	r3, [pc, #264]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80049ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049be:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049c6:	4313      	orrs	r3, r2
 80049c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d028      	beq.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80049d8:	493a      	ldr	r1, [pc, #232]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80049da:	4b3a      	ldr	r3, [pc, #232]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80049dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049e0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80049e8:	4313      	orrs	r3, r2
 80049ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80049f2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80049f6:	d106      	bne.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80049f8:	4a32      	ldr	r2, [pc, #200]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80049fa:	4b32      	ldr	r3, [pc, #200]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80049fc:	68db      	ldr	r3, [r3, #12]
 80049fe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004a02:	60d3      	str	r3, [r2, #12]
 8004a04:	e011      	b.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a0a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004a0e:	d10c      	bne.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	3304      	adds	r3, #4
 8004a14:	2101      	movs	r1, #1
 8004a16:	4618      	mov	r0, r3
 8004a18:	f000 f8d6 	bl	8004bc8 <RCCEx_PLLSAI1_Config>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004a20:	7cfb      	ldrb	r3, [r7, #19]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d001      	beq.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8004a26:	7cfb      	ldrb	r3, [r7, #19]
 8004a28:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d028      	beq.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004a36:	4923      	ldr	r1, [pc, #140]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004a38:	4b22      	ldr	r3, [pc, #136]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a3e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a46:	4313      	orrs	r3, r2
 8004a48:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a50:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004a54:	d106      	bne.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a56:	4a1b      	ldr	r2, [pc, #108]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004a58:	4b1a      	ldr	r3, [pc, #104]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004a5a:	68db      	ldr	r3, [r3, #12]
 8004a5c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004a60:	60d3      	str	r3, [r2, #12]
 8004a62:	e011      	b.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a68:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004a6c:	d10c      	bne.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	3304      	adds	r3, #4
 8004a72:	2101      	movs	r1, #1
 8004a74:	4618      	mov	r0, r3
 8004a76:	f000 f8a7 	bl	8004bc8 <RCCEx_PLLSAI1_Config>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004a7e:	7cfb      	ldrb	r3, [r7, #19]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d001      	beq.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8004a84:	7cfb      	ldrb	r3, [r7, #19]
 8004a86:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d02b      	beq.n	8004aec <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004a94:	490b      	ldr	r1, [pc, #44]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004a96:	4b0b      	ldr	r3, [pc, #44]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004a98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a9c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004aae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004ab2:	d109      	bne.n	8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ab4:	4a03      	ldr	r2, [pc, #12]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004ab6:	4b03      	ldr	r3, [pc, #12]	; (8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004ab8:	68db      	ldr	r3, [r3, #12]
 8004aba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004abe:	60d3      	str	r3, [r2, #12]
 8004ac0:	e014      	b.n	8004aec <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8004ac2:	bf00      	nop
 8004ac4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004acc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004ad0:	d10c      	bne.n	8004aec <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	3304      	adds	r3, #4
 8004ad6:	2101      	movs	r1, #1
 8004ad8:	4618      	mov	r0, r3
 8004ada:	f000 f875 	bl	8004bc8 <RCCEx_PLLSAI1_Config>
 8004ade:	4603      	mov	r3, r0
 8004ae0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004ae2:	7cfb      	ldrb	r3, [r7, #19]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d001      	beq.n	8004aec <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8004ae8:	7cfb      	ldrb	r3, [r7, #19]
 8004aea:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d02f      	beq.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004af8:	492b      	ldr	r1, [pc, #172]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004afa:	4b2b      	ldr	r3, [pc, #172]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004afc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b00:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004b08:	4313      	orrs	r3, r2
 8004b0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004b12:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004b16:	d10d      	bne.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	3304      	adds	r3, #4
 8004b1c:	2102      	movs	r1, #2
 8004b1e:	4618      	mov	r0, r3
 8004b20:	f000 f852 	bl	8004bc8 <RCCEx_PLLSAI1_Config>
 8004b24:	4603      	mov	r3, r0
 8004b26:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004b28:	7cfb      	ldrb	r3, [r7, #19]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d014      	beq.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8004b2e:	7cfb      	ldrb	r3, [r7, #19]
 8004b30:	74bb      	strb	r3, [r7, #18]
 8004b32:	e011      	b.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004b38:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004b3c:	d10c      	bne.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	3320      	adds	r3, #32
 8004b42:	2102      	movs	r1, #2
 8004b44:	4618      	mov	r0, r3
 8004b46:	f000 f92f 	bl	8004da8 <RCCEx_PLLSAI2_Config>
 8004b4a:	4603      	mov	r3, r0
 8004b4c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004b4e:	7cfb      	ldrb	r3, [r7, #19]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d001      	beq.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8004b54:	7cfb      	ldrb	r3, [r7, #19]
 8004b56:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d00a      	beq.n	8004b7a <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004b64:	4910      	ldr	r1, [pc, #64]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004b66:	4b10      	ldr	r3, [pc, #64]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004b68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b6c:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004b74:	4313      	orrs	r3, r2
 8004b76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d00b      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004b86:	4908      	ldr	r1, [pc, #32]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004b88:	4b07      	ldr	r3, [pc, #28]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004b8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b8e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004b9e:	7cbb      	ldrb	r3, [r7, #18]
}
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	3718      	adds	r7, #24
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bd80      	pop	{r7, pc}
 8004ba8:	40021000 	.word	0x40021000

08004bac <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8004bac:	b480      	push	{r7}
 8004bae:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8004bb0:	4a04      	ldr	r2, [pc, #16]	; (8004bc4 <HAL_RCCEx_EnableMSIPLLMode+0x18>)
 8004bb2:	4b04      	ldr	r3, [pc, #16]	; (8004bc4 <HAL_RCCEx_EnableMSIPLLMode+0x18>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f043 0304 	orr.w	r3, r3, #4
 8004bba:	6013      	str	r3, [r2, #0]
}
 8004bbc:	bf00      	nop
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bc80      	pop	{r7}
 8004bc2:	4770      	bx	lr
 8004bc4:	40021000 	.word	0x40021000

08004bc8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b084      	sub	sp, #16
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
 8004bd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004bd6:	4b73      	ldr	r3, [pc, #460]	; (8004da4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004bd8:	68db      	ldr	r3, [r3, #12]
 8004bda:	f003 0303 	and.w	r3, r3, #3
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d018      	beq.n	8004c14 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004be2:	4b70      	ldr	r3, [pc, #448]	; (8004da4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004be4:	68db      	ldr	r3, [r3, #12]
 8004be6:	f003 0203 	and.w	r2, r3, #3
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	429a      	cmp	r2, r3
 8004bf0:	d10d      	bne.n	8004c0e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
       ||
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d009      	beq.n	8004c0e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004bfa:	4b6a      	ldr	r3, [pc, #424]	; (8004da4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004bfc:	68db      	ldr	r3, [r3, #12]
 8004bfe:	091b      	lsrs	r3, r3, #4
 8004c00:	f003 0307 	and.w	r3, r3, #7
 8004c04:	1c5a      	adds	r2, r3, #1
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	685b      	ldr	r3, [r3, #4]
       ||
 8004c0a:	429a      	cmp	r2, r3
 8004c0c:	d044      	beq.n	8004c98 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8004c0e:	2301      	movs	r3, #1
 8004c10:	73fb      	strb	r3, [r7, #15]
 8004c12:	e041      	b.n	8004c98 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	2b02      	cmp	r3, #2
 8004c1a:	d00c      	beq.n	8004c36 <RCCEx_PLLSAI1_Config+0x6e>
 8004c1c:	2b03      	cmp	r3, #3
 8004c1e:	d013      	beq.n	8004c48 <RCCEx_PLLSAI1_Config+0x80>
 8004c20:	2b01      	cmp	r3, #1
 8004c22:	d120      	bne.n	8004c66 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004c24:	4b5f      	ldr	r3, [pc, #380]	; (8004da4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f003 0302 	and.w	r3, r3, #2
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d11d      	bne.n	8004c6c <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8004c30:	2301      	movs	r3, #1
 8004c32:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c34:	e01a      	b.n	8004c6c <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004c36:	4b5b      	ldr	r3, [pc, #364]	; (8004da4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d116      	bne.n	8004c70 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8004c42:	2301      	movs	r3, #1
 8004c44:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c46:	e013      	b.n	8004c70 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004c48:	4b56      	ldr	r3, [pc, #344]	; (8004da4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d10f      	bne.n	8004c74 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004c54:	4b53      	ldr	r3, [pc, #332]	; (8004da4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d109      	bne.n	8004c74 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8004c60:	2301      	movs	r3, #1
 8004c62:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004c64:	e006      	b.n	8004c74 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8004c66:	2301      	movs	r3, #1
 8004c68:	73fb      	strb	r3, [r7, #15]
      break;
 8004c6a:	e004      	b.n	8004c76 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004c6c:	bf00      	nop
 8004c6e:	e002      	b.n	8004c76 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004c70:	bf00      	nop
 8004c72:	e000      	b.n	8004c76 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004c74:	bf00      	nop
    }

    if(status == HAL_OK)
 8004c76:	7bfb      	ldrb	r3, [r7, #15]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d10d      	bne.n	8004c98 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004c7c:	4849      	ldr	r0, [pc, #292]	; (8004da4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004c7e:	4b49      	ldr	r3, [pc, #292]	; (8004da4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004c80:	68db      	ldr	r3, [r3, #12]
 8004c82:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6819      	ldr	r1, [r3, #0]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	3b01      	subs	r3, #1
 8004c90:	011b      	lsls	r3, r3, #4
 8004c92:	430b      	orrs	r3, r1
 8004c94:	4313      	orrs	r3, r2
 8004c96:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004c98:	7bfb      	ldrb	r3, [r7, #15]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d17d      	bne.n	8004d9a <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004c9e:	4a41      	ldr	r2, [pc, #260]	; (8004da4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004ca0:	4b40      	ldr	r3, [pc, #256]	; (8004da4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004ca8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004caa:	f7fc fcc1 	bl	8001630 <HAL_GetTick>
 8004cae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004cb0:	e009      	b.n	8004cc6 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004cb2:	f7fc fcbd 	bl	8001630 <HAL_GetTick>
 8004cb6:	4602      	mov	r2, r0
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	1ad3      	subs	r3, r2, r3
 8004cbc:	2b02      	cmp	r3, #2
 8004cbe:	d902      	bls.n	8004cc6 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8004cc0:	2303      	movs	r3, #3
 8004cc2:	73fb      	strb	r3, [r7, #15]
        break;
 8004cc4:	e005      	b.n	8004cd2 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004cc6:	4b37      	ldr	r3, [pc, #220]	; (8004da4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d1ef      	bne.n	8004cb2 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8004cd2:	7bfb      	ldrb	r3, [r7, #15]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d160      	bne.n	8004d9a <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d111      	bne.n	8004d02 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004cde:	4831      	ldr	r0, [pc, #196]	; (8004da4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004ce0:	4b30      	ldr	r3, [pc, #192]	; (8004da4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004ce2:	691b      	ldr	r3, [r3, #16]
 8004ce4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004ce8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cec:	687a      	ldr	r2, [r7, #4]
 8004cee:	6892      	ldr	r2, [r2, #8]
 8004cf0:	0211      	lsls	r1, r2, #8
 8004cf2:	687a      	ldr	r2, [r7, #4]
 8004cf4:	68d2      	ldr	r2, [r2, #12]
 8004cf6:	0912      	lsrs	r2, r2, #4
 8004cf8:	0452      	lsls	r2, r2, #17
 8004cfa:	430a      	orrs	r2, r1
 8004cfc:	4313      	orrs	r3, r2
 8004cfe:	6103      	str	r3, [r0, #16]
 8004d00:	e027      	b.n	8004d52 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	2b01      	cmp	r3, #1
 8004d06:	d112      	bne.n	8004d2e <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004d08:	4826      	ldr	r0, [pc, #152]	; (8004da4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004d0a:	4b26      	ldr	r3, [pc, #152]	; (8004da4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004d0c:	691b      	ldr	r3, [r3, #16]
 8004d0e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004d12:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004d16:	687a      	ldr	r2, [r7, #4]
 8004d18:	6892      	ldr	r2, [r2, #8]
 8004d1a:	0211      	lsls	r1, r2, #8
 8004d1c:	687a      	ldr	r2, [r7, #4]
 8004d1e:	6912      	ldr	r2, [r2, #16]
 8004d20:	0852      	lsrs	r2, r2, #1
 8004d22:	3a01      	subs	r2, #1
 8004d24:	0552      	lsls	r2, r2, #21
 8004d26:	430a      	orrs	r2, r1
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	6103      	str	r3, [r0, #16]
 8004d2c:	e011      	b.n	8004d52 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004d2e:	481d      	ldr	r0, [pc, #116]	; (8004da4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004d30:	4b1c      	ldr	r3, [pc, #112]	; (8004da4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004d32:	691b      	ldr	r3, [r3, #16]
 8004d34:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004d38:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004d3c:	687a      	ldr	r2, [r7, #4]
 8004d3e:	6892      	ldr	r2, [r2, #8]
 8004d40:	0211      	lsls	r1, r2, #8
 8004d42:	687a      	ldr	r2, [r7, #4]
 8004d44:	6952      	ldr	r2, [r2, #20]
 8004d46:	0852      	lsrs	r2, r2, #1
 8004d48:	3a01      	subs	r2, #1
 8004d4a:	0652      	lsls	r2, r2, #25
 8004d4c:	430a      	orrs	r2, r1
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004d52:	4a14      	ldr	r2, [pc, #80]	; (8004da4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004d54:	4b13      	ldr	r3, [pc, #76]	; (8004da4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004d5c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d5e:	f7fc fc67 	bl	8001630 <HAL_GetTick>
 8004d62:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004d64:	e009      	b.n	8004d7a <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004d66:	f7fc fc63 	bl	8001630 <HAL_GetTick>
 8004d6a:	4602      	mov	r2, r0
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	1ad3      	subs	r3, r2, r3
 8004d70:	2b02      	cmp	r3, #2
 8004d72:	d902      	bls.n	8004d7a <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8004d74:	2303      	movs	r3, #3
 8004d76:	73fb      	strb	r3, [r7, #15]
          break;
 8004d78:	e005      	b.n	8004d86 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004d7a:	4b0a      	ldr	r3, [pc, #40]	; (8004da4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d0ef      	beq.n	8004d66 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8004d86:	7bfb      	ldrb	r3, [r7, #15]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d106      	bne.n	8004d9a <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004d8c:	4905      	ldr	r1, [pc, #20]	; (8004da4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004d8e:	4b05      	ldr	r3, [pc, #20]	; (8004da4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004d90:	691a      	ldr	r2, [r3, #16]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	699b      	ldr	r3, [r3, #24]
 8004d96:	4313      	orrs	r3, r2
 8004d98:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004d9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	3710      	adds	r7, #16
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bd80      	pop	{r7, pc}
 8004da4:	40021000 	.word	0x40021000

08004da8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b084      	sub	sp, #16
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
 8004db0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004db2:	2300      	movs	r3, #0
 8004db4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004db6:	4b68      	ldr	r3, [pc, #416]	; (8004f58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004db8:	68db      	ldr	r3, [r3, #12]
 8004dba:	f003 0303 	and.w	r3, r3, #3
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d018      	beq.n	8004df4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004dc2:	4b65      	ldr	r3, [pc, #404]	; (8004f58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004dc4:	68db      	ldr	r3, [r3, #12]
 8004dc6:	f003 0203 	and.w	r2, r3, #3
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	429a      	cmp	r2, r3
 8004dd0:	d10d      	bne.n	8004dee <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
       ||
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d009      	beq.n	8004dee <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004dda:	4b5f      	ldr	r3, [pc, #380]	; (8004f58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004ddc:	68db      	ldr	r3, [r3, #12]
 8004dde:	091b      	lsrs	r3, r3, #4
 8004de0:	f003 0307 	and.w	r3, r3, #7
 8004de4:	1c5a      	adds	r2, r3, #1
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	685b      	ldr	r3, [r3, #4]
       ||
 8004dea:	429a      	cmp	r2, r3
 8004dec:	d044      	beq.n	8004e78 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8004dee:	2301      	movs	r3, #1
 8004df0:	73fb      	strb	r3, [r7, #15]
 8004df2:	e041      	b.n	8004e78 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	2b02      	cmp	r3, #2
 8004dfa:	d00c      	beq.n	8004e16 <RCCEx_PLLSAI2_Config+0x6e>
 8004dfc:	2b03      	cmp	r3, #3
 8004dfe:	d013      	beq.n	8004e28 <RCCEx_PLLSAI2_Config+0x80>
 8004e00:	2b01      	cmp	r3, #1
 8004e02:	d120      	bne.n	8004e46 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004e04:	4b54      	ldr	r3, [pc, #336]	; (8004f58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f003 0302 	and.w	r3, r3, #2
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d11d      	bne.n	8004e4c <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8004e10:	2301      	movs	r3, #1
 8004e12:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e14:	e01a      	b.n	8004e4c <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004e16:	4b50      	ldr	r3, [pc, #320]	; (8004f58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d116      	bne.n	8004e50 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8004e22:	2301      	movs	r3, #1
 8004e24:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e26:	e013      	b.n	8004e50 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004e28:	4b4b      	ldr	r3, [pc, #300]	; (8004f58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d10f      	bne.n	8004e54 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004e34:	4b48      	ldr	r3, [pc, #288]	; (8004f58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d109      	bne.n	8004e54 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8004e40:	2301      	movs	r3, #1
 8004e42:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004e44:	e006      	b.n	8004e54 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8004e46:	2301      	movs	r3, #1
 8004e48:	73fb      	strb	r3, [r7, #15]
      break;
 8004e4a:	e004      	b.n	8004e56 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8004e4c:	bf00      	nop
 8004e4e:	e002      	b.n	8004e56 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8004e50:	bf00      	nop
 8004e52:	e000      	b.n	8004e56 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8004e54:	bf00      	nop
    }

    if(status == HAL_OK)
 8004e56:	7bfb      	ldrb	r3, [r7, #15]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d10d      	bne.n	8004e78 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004e5c:	483e      	ldr	r0, [pc, #248]	; (8004f58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004e5e:	4b3e      	ldr	r3, [pc, #248]	; (8004f58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004e60:	68db      	ldr	r3, [r3, #12]
 8004e62:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6819      	ldr	r1, [r3, #0]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	3b01      	subs	r3, #1
 8004e70:	011b      	lsls	r3, r3, #4
 8004e72:	430b      	orrs	r3, r1
 8004e74:	4313      	orrs	r3, r2
 8004e76:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004e78:	7bfb      	ldrb	r3, [r7, #15]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d167      	bne.n	8004f4e <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004e7e:	4a36      	ldr	r2, [pc, #216]	; (8004f58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004e80:	4b35      	ldr	r3, [pc, #212]	; (8004f58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e88:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e8a:	f7fc fbd1 	bl	8001630 <HAL_GetTick>
 8004e8e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004e90:	e009      	b.n	8004ea6 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004e92:	f7fc fbcd 	bl	8001630 <HAL_GetTick>
 8004e96:	4602      	mov	r2, r0
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	1ad3      	subs	r3, r2, r3
 8004e9c:	2b02      	cmp	r3, #2
 8004e9e:	d902      	bls.n	8004ea6 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8004ea0:	2303      	movs	r3, #3
 8004ea2:	73fb      	strb	r3, [r7, #15]
        break;
 8004ea4:	e005      	b.n	8004eb2 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004ea6:	4b2c      	ldr	r3, [pc, #176]	; (8004f58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d1ef      	bne.n	8004e92 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8004eb2:	7bfb      	ldrb	r3, [r7, #15]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d14a      	bne.n	8004f4e <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d111      	bne.n	8004ee2 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004ebe:	4826      	ldr	r0, [pc, #152]	; (8004f58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004ec0:	4b25      	ldr	r3, [pc, #148]	; (8004f58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004ec2:	695b      	ldr	r3, [r3, #20]
 8004ec4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004ec8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ecc:	687a      	ldr	r2, [r7, #4]
 8004ece:	6892      	ldr	r2, [r2, #8]
 8004ed0:	0211      	lsls	r1, r2, #8
 8004ed2:	687a      	ldr	r2, [r7, #4]
 8004ed4:	68d2      	ldr	r2, [r2, #12]
 8004ed6:	0912      	lsrs	r2, r2, #4
 8004ed8:	0452      	lsls	r2, r2, #17
 8004eda:	430a      	orrs	r2, r1
 8004edc:	4313      	orrs	r3, r2
 8004ede:	6143      	str	r3, [r0, #20]
 8004ee0:	e011      	b.n	8004f06 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004ee2:	481d      	ldr	r0, [pc, #116]	; (8004f58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004ee4:	4b1c      	ldr	r3, [pc, #112]	; (8004f58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004ee6:	695b      	ldr	r3, [r3, #20]
 8004ee8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004eec:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004ef0:	687a      	ldr	r2, [r7, #4]
 8004ef2:	6892      	ldr	r2, [r2, #8]
 8004ef4:	0211      	lsls	r1, r2, #8
 8004ef6:	687a      	ldr	r2, [r7, #4]
 8004ef8:	6912      	ldr	r2, [r2, #16]
 8004efa:	0852      	lsrs	r2, r2, #1
 8004efc:	3a01      	subs	r2, #1
 8004efe:	0652      	lsls	r2, r2, #25
 8004f00:	430a      	orrs	r2, r1
 8004f02:	4313      	orrs	r3, r2
 8004f04:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004f06:	4a14      	ldr	r2, [pc, #80]	; (8004f58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004f08:	4b13      	ldr	r3, [pc, #76]	; (8004f58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f10:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f12:	f7fc fb8d 	bl	8001630 <HAL_GetTick>
 8004f16:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004f18:	e009      	b.n	8004f2e <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004f1a:	f7fc fb89 	bl	8001630 <HAL_GetTick>
 8004f1e:	4602      	mov	r2, r0
 8004f20:	68bb      	ldr	r3, [r7, #8]
 8004f22:	1ad3      	subs	r3, r2, r3
 8004f24:	2b02      	cmp	r3, #2
 8004f26:	d902      	bls.n	8004f2e <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8004f28:	2303      	movs	r3, #3
 8004f2a:	73fb      	strb	r3, [r7, #15]
          break;
 8004f2c:	e005      	b.n	8004f3a <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004f2e:	4b0a      	ldr	r3, [pc, #40]	; (8004f58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d0ef      	beq.n	8004f1a <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8004f3a:	7bfb      	ldrb	r3, [r7, #15]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d106      	bne.n	8004f4e <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004f40:	4905      	ldr	r1, [pc, #20]	; (8004f58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004f42:	4b05      	ldr	r3, [pc, #20]	; (8004f58 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004f44:	695a      	ldr	r2, [r3, #20]
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	695b      	ldr	r3, [r3, #20]
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004f4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f50:	4618      	mov	r0, r3
 8004f52:	3710      	adds	r7, #16
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bd80      	pop	{r7, pc}
 8004f58:	40021000 	.word	0x40021000

08004f5c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b084      	sub	sp, #16
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004f64:	2301      	movs	r3, #1
 8004f66:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d06c      	beq.n	8005048 <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d106      	bne.n	8004f88 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f00a fcba 	bl	800f8fc <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2202      	movs	r2, #2
 8004f8c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	22ca      	movs	r2, #202	; 0xca
 8004f96:	625a      	str	r2, [r3, #36]	; 0x24
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	2253      	movs	r2, #83	; 0x53
 8004f9e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8004fa0:	6878      	ldr	r0, [r7, #4]
 8004fa2:	f000 f9a0 	bl	80052e6 <RTC_EnterInitMode>
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8004faa:	7bfb      	ldrb	r3, [r7, #15]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d14b      	bne.n	8005048 <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	689b      	ldr	r3, [r3, #8]
 8004fba:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004fbe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004fc2:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	687a      	ldr	r2, [r7, #4]
 8004fca:	6812      	ldr	r2, [r2, #0]
 8004fcc:	6891      	ldr	r1, [r2, #8]
 8004fce:	687a      	ldr	r2, [r7, #4]
 8004fd0:	6850      	ldr	r0, [r2, #4]
 8004fd2:	687a      	ldr	r2, [r7, #4]
 8004fd4:	6912      	ldr	r2, [r2, #16]
 8004fd6:	4310      	orrs	r0, r2
 8004fd8:	687a      	ldr	r2, [r7, #4]
 8004fda:	6992      	ldr	r2, [r2, #24]
 8004fdc:	4302      	orrs	r2, r0
 8004fde:	430a      	orrs	r2, r1
 8004fe0:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	687a      	ldr	r2, [r7, #4]
 8004fe8:	68d2      	ldr	r2, [r2, #12]
 8004fea:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	687a      	ldr	r2, [r7, #4]
 8004ff2:	6812      	ldr	r2, [r2, #0]
 8004ff4:	6911      	ldr	r1, [r2, #16]
 8004ff6:	687a      	ldr	r2, [r7, #4]
 8004ff8:	6892      	ldr	r2, [r2, #8]
 8004ffa:	0412      	lsls	r2, r2, #16
 8004ffc:	430a      	orrs	r2, r1
 8004ffe:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8005000:	6878      	ldr	r0, [r7, #4]
 8005002:	f000 f9a3 	bl	800534c <RTC_ExitInitMode>
 8005006:	4603      	mov	r3, r0
 8005008:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800500a:	7bfb      	ldrb	r3, [r7, #15]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d11b      	bne.n	8005048 <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	687a      	ldr	r2, [r7, #4]
 8005016:	6812      	ldr	r2, [r2, #0]
 8005018:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800501a:	f022 0203 	bic.w	r2, r2, #3
 800501e:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	687a      	ldr	r2, [r7, #4]
 8005026:	6812      	ldr	r2, [r2, #0]
 8005028:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 800502a:	687a      	ldr	r2, [r7, #4]
 800502c:	69d0      	ldr	r0, [r2, #28]
 800502e:	687a      	ldr	r2, [r7, #4]
 8005030:	6952      	ldr	r2, [r2, #20]
 8005032:	4302      	orrs	r2, r0
 8005034:	430a      	orrs	r2, r1
 8005036:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	22ff      	movs	r2, #255	; 0xff
 800503e:	625a      	str	r2, [r3, #36]	; 0x24

          hrtc->State = HAL_RTC_STATE_READY;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2201      	movs	r2, #1
 8005044:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 8005048:	7bfb      	ldrb	r3, [r7, #15]
}
 800504a:	4618      	mov	r0, r3
 800504c:	3710      	adds	r7, #16
 800504e:	46bd      	mov	sp, r7
 8005050:	bd80      	pop	{r7, pc}

08005052 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005052:	b590      	push	{r4, r7, lr}
 8005054:	b087      	sub	sp, #28
 8005056:	af00      	add	r7, sp, #0
 8005058:	60f8      	str	r0, [r7, #12]
 800505a:	60b9      	str	r1, [r7, #8]
 800505c:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005064:	2b01      	cmp	r3, #1
 8005066:	d101      	bne.n	800506c <HAL_RTC_SetTime+0x1a>
 8005068:	2302      	movs	r3, #2
 800506a:	e08b      	b.n	8005184 <HAL_RTC_SetTime+0x132>
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	2201      	movs	r2, #1
 8005070:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	2202      	movs	r2, #2
 8005078:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	22ca      	movs	r2, #202	; 0xca
 8005082:	625a      	str	r2, [r3, #36]	; 0x24
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	2253      	movs	r2, #83	; 0x53
 800508a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800508c:	68f8      	ldr	r0, [r7, #12]
 800508e:	f000 f92a 	bl	80052e6 <RTC_EnterInitMode>
 8005092:	4603      	mov	r3, r0
 8005094:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8005096:	7cfb      	ldrb	r3, [r7, #19]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d163      	bne.n	8005164 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d126      	bne.n	80050f0 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d102      	bne.n	80050b6 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	2200      	movs	r2, #0
 80050b4:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	781b      	ldrb	r3, [r3, #0]
 80050ba:	4618      	mov	r0, r3
 80050bc:	f000 f984 	bl	80053c8 <RTC_ByteToBcd2>
 80050c0:	4603      	mov	r3, r0
 80050c2:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	785b      	ldrb	r3, [r3, #1]
 80050c8:	4618      	mov	r0, r3
 80050ca:	f000 f97d 	bl	80053c8 <RTC_ByteToBcd2>
 80050ce:	4603      	mov	r3, r0
 80050d0:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80050d2:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80050d4:	68bb      	ldr	r3, [r7, #8]
 80050d6:	789b      	ldrb	r3, [r3, #2]
 80050d8:	4618      	mov	r0, r3
 80050da:	f000 f975 	bl	80053c8 <RTC_ByteToBcd2>
 80050de:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80050e0:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	78db      	ldrb	r3, [r3, #3]
 80050e8:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80050ea:	4313      	orrs	r3, r2
 80050ec:	617b      	str	r3, [r7, #20]
 80050ee:	e018      	b.n	8005122 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	689b      	ldr	r3, [r3, #8]
 80050f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d102      	bne.n	8005104 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80050fe:	68bb      	ldr	r3, [r7, #8]
 8005100:	2200      	movs	r2, #0
 8005102:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	781b      	ldrb	r3, [r3, #0]
 8005108:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800510a:	68bb      	ldr	r3, [r7, #8]
 800510c:	785b      	ldrb	r3, [r3, #1]
 800510e:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005110:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8005112:	68ba      	ldr	r2, [r7, #8]
 8005114:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005116:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	78db      	ldrb	r3, [r3, #3]
 800511c:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800511e:	4313      	orrs	r3, r2
 8005120:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681a      	ldr	r2, [r3, #0]
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800512c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005130:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	68fa      	ldr	r2, [r7, #12]
 8005138:	6812      	ldr	r2, [r2, #0]
 800513a:	6892      	ldr	r2, [r2, #8]
 800513c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005140:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	68fa      	ldr	r2, [r7, #12]
 8005148:	6812      	ldr	r2, [r2, #0]
 800514a:	6891      	ldr	r1, [r2, #8]
 800514c:	68ba      	ldr	r2, [r7, #8]
 800514e:	68d0      	ldr	r0, [r2, #12]
 8005150:	68ba      	ldr	r2, [r7, #8]
 8005152:	6912      	ldr	r2, [r2, #16]
 8005154:	4302      	orrs	r2, r0
 8005156:	430a      	orrs	r2, r1
 8005158:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800515a:	68f8      	ldr	r0, [r7, #12]
 800515c:	f000 f8f6 	bl	800534c <RTC_ExitInitMode>
 8005160:	4603      	mov	r3, r0
 8005162:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	22ff      	movs	r2, #255	; 0xff
 800516a:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800516c:	7cfb      	ldrb	r3, [r7, #19]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d103      	bne.n	800517a <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2201      	movs	r2, #1
 8005176:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	2200      	movs	r2, #0
 800517e:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8005182:	7cfb      	ldrb	r3, [r7, #19]
}
 8005184:	4618      	mov	r0, r3
 8005186:	371c      	adds	r7, #28
 8005188:	46bd      	mov	sp, r7
 800518a:	bd90      	pop	{r4, r7, pc}

0800518c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800518c:	b590      	push	{r4, r7, lr}
 800518e:	b087      	sub	sp, #28
 8005190:	af00      	add	r7, sp, #0
 8005192:	60f8      	str	r0, [r7, #12]
 8005194:	60b9      	str	r1, [r7, #8]
 8005196:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800519e:	2b01      	cmp	r3, #1
 80051a0:	d101      	bne.n	80051a6 <HAL_RTC_SetDate+0x1a>
 80051a2:	2302      	movs	r3, #2
 80051a4:	e075      	b.n	8005292 <HAL_RTC_SetDate+0x106>
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	2201      	movs	r2, #1
 80051aa:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	2202      	movs	r2, #2
 80051b2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d10e      	bne.n	80051da <HAL_RTC_SetDate+0x4e>
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	785b      	ldrb	r3, [r3, #1]
 80051c0:	f003 0310 	and.w	r3, r3, #16
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d008      	beq.n	80051da <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	785b      	ldrb	r3, [r3, #1]
 80051cc:	f023 0310 	bic.w	r3, r3, #16
 80051d0:	b2db      	uxtb	r3, r3
 80051d2:	330a      	adds	r3, #10
 80051d4:	b2da      	uxtb	r2, r3
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d11c      	bne.n	800521a <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	78db      	ldrb	r3, [r3, #3]
 80051e4:	4618      	mov	r0, r3
 80051e6:	f000 f8ef 	bl	80053c8 <RTC_ByteToBcd2>
 80051ea:	4603      	mov	r3, r0
 80051ec:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	785b      	ldrb	r3, [r3, #1]
 80051f2:	4618      	mov	r0, r3
 80051f4:	f000 f8e8 	bl	80053c8 <RTC_ByteToBcd2>
 80051f8:	4603      	mov	r3, r0
 80051fa:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80051fc:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	789b      	ldrb	r3, [r3, #2]
 8005202:	4618      	mov	r0, r3
 8005204:	f000 f8e0 	bl	80053c8 <RTC_ByteToBcd2>
 8005208:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800520a:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800520e:	68bb      	ldr	r3, [r7, #8]
 8005210:	781b      	ldrb	r3, [r3, #0]
 8005212:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8005214:	4313      	orrs	r3, r2
 8005216:	617b      	str	r3, [r7, #20]
 8005218:	e00e      	b.n	8005238 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	78db      	ldrb	r3, [r3, #3]
 800521e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005220:	68bb      	ldr	r3, [r7, #8]
 8005222:	785b      	ldrb	r3, [r3, #1]
 8005224:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005226:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8005228:	68ba      	ldr	r2, [r7, #8]
 800522a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800522c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	781b      	ldrb	r3, [r3, #0]
 8005232:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005234:	4313      	orrs	r3, r2
 8005236:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	22ca      	movs	r2, #202	; 0xca
 800523e:	625a      	str	r2, [r3, #36]	; 0x24
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	2253      	movs	r2, #83	; 0x53
 8005246:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005248:	68f8      	ldr	r0, [r7, #12]
 800524a:	f000 f84c 	bl	80052e6 <RTC_EnterInitMode>
 800524e:	4603      	mov	r3, r0
 8005250:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8005252:	7cfb      	ldrb	r3, [r7, #19]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d10c      	bne.n	8005272 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681a      	ldr	r2, [r3, #0]
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005262:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005266:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005268:	68f8      	ldr	r0, [r7, #12]
 800526a:	f000 f86f 	bl	800534c <RTC_ExitInitMode>
 800526e:	4603      	mov	r3, r0
 8005270:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	22ff      	movs	r2, #255	; 0xff
 8005278:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800527a:	7cfb      	ldrb	r3, [r7, #19]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d103      	bne.n	8005288 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	2201      	movs	r2, #1
 8005284:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	2200      	movs	r2, #0
 800528c:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8005290:	7cfb      	ldrb	r3, [r7, #19]
}
 8005292:	4618      	mov	r0, r3
 8005294:	371c      	adds	r7, #28
 8005296:	46bd      	mov	sp, r7
 8005298:	bd90      	pop	{r4, r7, pc}

0800529a <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800529a:	b580      	push	{r7, lr}
 800529c:	b084      	sub	sp, #16
 800529e:	af00      	add	r7, sp, #0
 80052a0:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	687a      	ldr	r2, [r7, #4]
 80052a8:	6812      	ldr	r2, [r2, #0]
 80052aa:	68d2      	ldr	r2, [r2, #12]
 80052ac:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80052b0:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 80052b2:	f7fc f9bd 	bl	8001630 <HAL_GetTick>
 80052b6:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80052b8:	e009      	b.n	80052ce <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80052ba:	f7fc f9b9 	bl	8001630 <HAL_GetTick>
 80052be:	4602      	mov	r2, r0
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	1ad3      	subs	r3, r2, r3
 80052c4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80052c8:	d901      	bls.n	80052ce <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 80052ca:	2303      	movs	r3, #3
 80052cc:	e007      	b.n	80052de <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	68db      	ldr	r3, [r3, #12]
 80052d4:	f003 0320 	and.w	r3, r3, #32
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d0ee      	beq.n	80052ba <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 80052dc:	2300      	movs	r3, #0
}
 80052de:	4618      	mov	r0, r3
 80052e0:	3710      	adds	r7, #16
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}

080052e6 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80052e6:	b580      	push	{r7, lr}
 80052e8:	b084      	sub	sp, #16
 80052ea:	af00      	add	r7, sp, #0
 80052ec:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80052ee:	2300      	movs	r3, #0
 80052f0:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	68db      	ldr	r3, [r3, #12]
 80052f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d120      	bne.n	8005342 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f04f 32ff 	mov.w	r2, #4294967295
 8005308:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800530a:	f7fc f991 	bl	8001630 <HAL_GetTick>
 800530e:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005310:	e00d      	b.n	800532e <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8005312:	f7fc f98d 	bl	8001630 <HAL_GetTick>
 8005316:	4602      	mov	r2, r0
 8005318:	68bb      	ldr	r3, [r7, #8]
 800531a:	1ad3      	subs	r3, r2, r3
 800531c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005320:	d905      	bls.n	800532e <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8005322:	2303      	movs	r3, #3
 8005324:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2203      	movs	r2, #3
 800532a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	68db      	ldr	r3, [r3, #12]
 8005334:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005338:	2b00      	cmp	r3, #0
 800533a:	d102      	bne.n	8005342 <RTC_EnterInitMode+0x5c>
 800533c:	7bfb      	ldrb	r3, [r7, #15]
 800533e:	2b03      	cmp	r3, #3
 8005340:	d1e7      	bne.n	8005312 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8005342:	7bfb      	ldrb	r3, [r7, #15]
}
 8005344:	4618      	mov	r0, r3
 8005346:	3710      	adds	r7, #16
 8005348:	46bd      	mov	sp, r7
 800534a:	bd80      	pop	{r7, pc}

0800534c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b084      	sub	sp, #16
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005354:	2300      	movs	r3, #0
 8005356:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8005358:	4a1a      	ldr	r2, [pc, #104]	; (80053c4 <RTC_ExitInitMode+0x78>)
 800535a:	4b1a      	ldr	r3, [pc, #104]	; (80053c4 <RTC_ExitInitMode+0x78>)
 800535c:	68db      	ldr	r3, [r3, #12]
 800535e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005362:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8005364:	4b17      	ldr	r3, [pc, #92]	; (80053c4 <RTC_ExitInitMode+0x78>)
 8005366:	689b      	ldr	r3, [r3, #8]
 8005368:	f003 0320 	and.w	r3, r3, #32
 800536c:	2b00      	cmp	r3, #0
 800536e:	d10c      	bne.n	800538a <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005370:	6878      	ldr	r0, [r7, #4]
 8005372:	f7ff ff92 	bl	800529a <HAL_RTC_WaitForSynchro>
 8005376:	4603      	mov	r3, r0
 8005378:	2b00      	cmp	r3, #0
 800537a:	d01e      	beq.n	80053ba <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2203      	movs	r2, #3
 8005380:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8005384:	2303      	movs	r3, #3
 8005386:	73fb      	strb	r3, [r7, #15]
 8005388:	e017      	b.n	80053ba <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800538a:	4a0e      	ldr	r2, [pc, #56]	; (80053c4 <RTC_ExitInitMode+0x78>)
 800538c:	4b0d      	ldr	r3, [pc, #52]	; (80053c4 <RTC_ExitInitMode+0x78>)
 800538e:	689b      	ldr	r3, [r3, #8]
 8005390:	f023 0320 	bic.w	r3, r3, #32
 8005394:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005396:	6878      	ldr	r0, [r7, #4]
 8005398:	f7ff ff7f 	bl	800529a <HAL_RTC_WaitForSynchro>
 800539c:	4603      	mov	r3, r0
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d005      	beq.n	80053ae <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2203      	movs	r2, #3
 80053a6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 80053aa:	2303      	movs	r3, #3
 80053ac:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80053ae:	4a05      	ldr	r2, [pc, #20]	; (80053c4 <RTC_ExitInitMode+0x78>)
 80053b0:	4b04      	ldr	r3, [pc, #16]	; (80053c4 <RTC_ExitInitMode+0x78>)
 80053b2:	689b      	ldr	r3, [r3, #8]
 80053b4:	f043 0320 	orr.w	r3, r3, #32
 80053b8:	6093      	str	r3, [r2, #8]
  }

  return status;
 80053ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80053bc:	4618      	mov	r0, r3
 80053be:	3710      	adds	r7, #16
 80053c0:	46bd      	mov	sp, r7
 80053c2:	bd80      	pop	{r7, pc}
 80053c4:	40002800 	.word	0x40002800

080053c8 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80053c8:	b480      	push	{r7}
 80053ca:	b085      	sub	sp, #20
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	4603      	mov	r3, r0
 80053d0:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80053d2:	2300      	movs	r3, #0
 80053d4:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 80053d6:	79fb      	ldrb	r3, [r7, #7]
 80053d8:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 80053da:	e005      	b.n	80053e8 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	3301      	adds	r3, #1
 80053e0:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 80053e2:	7afb      	ldrb	r3, [r7, #11]
 80053e4:	3b0a      	subs	r3, #10
 80053e6:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 80053e8:	7afb      	ldrb	r3, [r7, #11]
 80053ea:	2b09      	cmp	r3, #9
 80053ec:	d8f6      	bhi.n	80053dc <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	b2db      	uxtb	r3, r3
 80053f2:	011b      	lsls	r3, r3, #4
 80053f4:	b2da      	uxtb	r2, r3
 80053f6:	7afb      	ldrb	r3, [r7, #11]
 80053f8:	4313      	orrs	r3, r2
 80053fa:	b2db      	uxtb	r3, r3
}
 80053fc:	4618      	mov	r0, r3
 80053fe:	3714      	adds	r7, #20
 8005400:	46bd      	mov	sp, r7
 8005402:	bc80      	pop	{r7}
 8005404:	4770      	bx	lr
	...

08005408 <HAL_RTCEx_SetWakeUpTimer_IT>:
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock, uint32_t WakeUpAutoClr)
#else
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
#endif
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b086      	sub	sp, #24
 800540c:	af00      	add	r7, sp, #0
 800540e:	60f8      	str	r0, [r7, #12]
 8005410:	60b9      	str	r1, [r7, #8]
 8005412:	607a      	str	r2, [r7, #4]
  /* (0x0000<=WUTOCLR<=WUT) */
  assert_param(WakeUpAutoClr <= WakeUpCounter);
#endif

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	f893 3020 	ldrb.w	r3, [r3, #32]
 800541a:	2b01      	cmp	r3, #1
 800541c:	d101      	bne.n	8005422 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 800541e:	2302      	movs	r3, #2
 8005420:	e07f      	b.n	8005522 <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	2201      	movs	r2, #1
 8005426:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2202      	movs	r2, #2
 800542e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	22ca      	movs	r2, #202	; 0xca
 8005438:	625a      	str	r2, [r3, #36]	; 0x24
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	2253      	movs	r2, #83	; 0x53
 8005440:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear WUTE in RTC_CR to disable the wakeup timer */
  CLEAR_BIT(hrtc->Instance->CR, RTC_CR_WUTE);
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	68fa      	ldr	r2, [r7, #12]
 8005448:	6812      	ldr	r2, [r2, #0]
 800544a:	6892      	ldr	r2, [r2, #8]
 800544c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005450:	609a      	str	r2, [r3, #8]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	68fa      	ldr	r2, [r7, #12]
 8005458:	6812      	ldr	r2, [r2, #0]
 800545a:	68d2      	ldr	r2, [r2, #12]
 800545c:	b2d2      	uxtb	r2, r2
 800545e:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8005462:	60da      	str	r2, [r3, #12]
     counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in
     calendar initialization mode. */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  if (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U)
#else
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	68db      	ldr	r3, [r3, #12]
 800546a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800546e:	2b00      	cmp	r3, #0
 8005470:	d120      	bne.n	80054b4 <HAL_RTCEx_SetWakeUpTimer_IT+0xac>
#endif
  {
    tickstart = HAL_GetTick();
 8005472:	f7fc f8dd 	bl	8001630 <HAL_GetTick>
 8005476:	6178      	str	r0, [r7, #20]
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_WUTWF) == 0U)
#else
    while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U)
 8005478:	e015      	b.n	80054a6 <HAL_RTCEx_SetWakeUpTimer_IT+0x9e>
#endif
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800547a:	f7fc f8d9 	bl	8001630 <HAL_GetTick>
 800547e:	4602      	mov	r2, r0
 8005480:	697b      	ldr	r3, [r7, #20]
 8005482:	1ad3      	subs	r3, r2, r3
 8005484:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005488:	d90d      	bls.n	80054a6 <HAL_RTCEx_SetWakeUpTimer_IT+0x9e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	22ff      	movs	r2, #255	; 0xff
 8005490:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	2203      	movs	r2, #3
 8005496:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2200      	movs	r2, #0
 800549e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 80054a2:	2303      	movs	r3, #3
 80054a4:	e03d      	b.n	8005522 <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
    while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U)
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	68db      	ldr	r3, [r3, #12]
 80054ac:	f003 0304 	and.w	r3, r3, #4
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d0e2      	beq.n	800547a <HAL_RTCEx_SetWakeUpTimer_IT+0x72>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Configure the Wakeup Timer counter and auto clear value */
  hrtc->Instance->WUTR = (uint32_t)(WakeUpCounter | (WakeUpAutoClr << RTC_WUTR_WUTOCLR_Pos));
#else
  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	68ba      	ldr	r2, [r7, #8]
 80054ba:	615a      	str	r2, [r3, #20]
#endif

  /* Configure the clock source */
  MODIFY_REG(hrtc->Instance->CR, RTC_CR_WUCKSEL, (uint32_t)WakeUpClock);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	68fa      	ldr	r2, [r7, #12]
 80054c2:	6812      	ldr	r2, [r2, #0]
 80054c4:	6892      	ldr	r2, [r2, #8]
 80054c6:	f022 0107 	bic.w	r1, r2, #7
 80054ca:	687a      	ldr	r2, [r7, #4]
 80054cc:	430a      	orrs	r2, r1
 80054ce:	609a      	str	r2, [r3, #8]
  {
    /* RTC WakeUpTimer EXTI Configuration: Interrupt configuration */
    __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
  }
#else /* defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 80054d0:	4a16      	ldr	r2, [pc, #88]	; (800552c <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 80054d2:	4b16      	ldr	r3, [pc, #88]	; (800552c <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80054da:	6013      	str	r3, [r2, #0]
#endif /* defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 80054dc:	4a13      	ldr	r2, [pc, #76]	; (800552c <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 80054de:	4b13      	ldr	r3, [pc, #76]	; (800552c <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 80054e0:	689b      	ldr	r3, [r3, #8]
 80054e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80054e6:	6093      	str	r3, [r2, #8]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	68fa      	ldr	r2, [r7, #12]
 80054ee:	6812      	ldr	r2, [r2, #0]
 80054f0:	6892      	ldr	r2, [r2, #8]
 80054f2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80054f6:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	68fa      	ldr	r2, [r7, #12]
 80054fe:	6812      	ldr	r2, [r2, #0]
 8005500:	6892      	ldr	r2, [r2, #8]
 8005502:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005506:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	22ff      	movs	r2, #255	; 0xff
 800550e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2201      	movs	r2, #1
 8005514:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	2200      	movs	r2, #0
 800551c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8005520:	2300      	movs	r3, #0
}
 8005522:	4618      	mov	r0, r3
 8005524:	3718      	adds	r7, #24
 8005526:	46bd      	mov	sp, r7
 8005528:	bd80      	pop	{r7, pc}
 800552a:	bf00      	nop
 800552c:	40010400 	.word	0x40010400

08005530 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b082      	sub	sp, #8
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8005538:	4b0f      	ldr	r3, [pc, #60]	; (8005578 <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>)
 800553a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800553e:	615a      	str	r2, [r3, #20]
  {
    /* Immediately clear flags */
    hrtc->Instance->SCR = RTC_SCR_CWUTF;
#else
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	68db      	ldr	r3, [r3, #12]
 8005546:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800554a:	2b00      	cmp	r3, #0
 800554c:	d00b      	beq.n	8005566 <HAL_RTCEx_WakeUpTimerIRQHandler+0x36>
  {
    /* Clear the WAKEUPTIMER interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	687a      	ldr	r2, [r7, #4]
 8005554:	6812      	ldr	r2, [r2, #0]
 8005556:	68d2      	ldr	r2, [r2, #12]
 8005558:	b2d2      	uxtb	r2, r2
 800555a:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800555e:	60da      	str	r2, [r3, #12]
    /* WAKEUPTIMER callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call WakeUpTimerEvent registered Callback */
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8005560:	6878      	ldr	r0, [r7, #4]
 8005562:	f000 f80b 	bl	800557c <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2201      	movs	r2, #1
 800556a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 800556e:	bf00      	nop
 8005570:	3708      	adds	r7, #8
 8005572:	46bd      	mov	sp, r7
 8005574:	bd80      	pop	{r7, pc}
 8005576:	bf00      	nop
 8005578:	40010400 	.word	0x40010400

0800557c <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 800557c:	b480      	push	{r7}
 800557e:	b083      	sub	sp, #12
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8005584:	bf00      	nop
 8005586:	370c      	adds	r7, #12
 8005588:	46bd      	mov	sp, r7
 800558a:	bc80      	pop	{r7}
 800558c:	4770      	bx	lr

0800558e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800558e:	b580      	push	{r7, lr}
 8005590:	b084      	sub	sp, #16
 8005592:	af00      	add	r7, sp, #0
 8005594:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d101      	bne.n	80055a0 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800559c:	2301      	movs	r3, #1
 800559e:	e07a      	b.n	8005696 <HAL_SPI_Init+0x108>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2200      	movs	r2, #0
 80055a4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80055ac:	b2db      	uxtb	r3, r3
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d106      	bne.n	80055c0 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2200      	movs	r2, #0
 80055b6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80055ba:	6878      	ldr	r0, [r7, #4]
 80055bc:	f00a fc1c 	bl	800fdf8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2202      	movs	r2, #2
 80055c4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	687a      	ldr	r2, [r7, #4]
 80055ce:	6812      	ldr	r2, [r2, #0]
 80055d0:	6812      	ldr	r2, [r2, #0]
 80055d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055d6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	68db      	ldr	r3, [r3, #12]
 80055dc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80055e0:	d902      	bls.n	80055e8 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80055e2:	2300      	movs	r3, #0
 80055e4:	60fb      	str	r3, [r7, #12]
 80055e6:	e002      	b.n	80055ee <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80055e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80055ec:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	68db      	ldr	r3, [r3, #12]
 80055f2:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80055f6:	d007      	beq.n	8005608 <HAL_SPI_Init+0x7a>
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	68db      	ldr	r3, [r3, #12]
 80055fc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005600:	d002      	beq.n	8005608 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2200      	movs	r2, #0
 8005606:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800560c:	2b00      	cmp	r3, #0
 800560e:	d10b      	bne.n	8005628 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	68db      	ldr	r3, [r3, #12]
 8005614:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005618:	d903      	bls.n	8005622 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2202      	movs	r2, #2
 800561e:	631a      	str	r2, [r3, #48]	; 0x30
 8005620:	e002      	b.n	8005628 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2201      	movs	r2, #1
 8005626:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	687a      	ldr	r2, [r7, #4]
 800562e:	6851      	ldr	r1, [r2, #4]
 8005630:	687a      	ldr	r2, [r7, #4]
 8005632:	6892      	ldr	r2, [r2, #8]
 8005634:	4311      	orrs	r1, r2
 8005636:	687a      	ldr	r2, [r7, #4]
 8005638:	6912      	ldr	r2, [r2, #16]
 800563a:	4311      	orrs	r1, r2
 800563c:	687a      	ldr	r2, [r7, #4]
 800563e:	6952      	ldr	r2, [r2, #20]
 8005640:	4311      	orrs	r1, r2
 8005642:	687a      	ldr	r2, [r7, #4]
 8005644:	6992      	ldr	r2, [r2, #24]
 8005646:	f402 7200 	and.w	r2, r2, #512	; 0x200
 800564a:	4311      	orrs	r1, r2
 800564c:	687a      	ldr	r2, [r7, #4]
 800564e:	69d2      	ldr	r2, [r2, #28]
 8005650:	4311      	orrs	r1, r2
 8005652:	687a      	ldr	r2, [r7, #4]
 8005654:	6a12      	ldr	r2, [r2, #32]
 8005656:	4311      	orrs	r1, r2
 8005658:	687a      	ldr	r2, [r7, #4]
 800565a:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800565c:	430a      	orrs	r2, r1
 800565e:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	687a      	ldr	r2, [r7, #4]
 8005666:	6992      	ldr	r2, [r2, #24]
 8005668:	0c12      	lsrs	r2, r2, #16
 800566a:	f002 0104 	and.w	r1, r2, #4
 800566e:	687a      	ldr	r2, [r7, #4]
 8005670:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005672:	4311      	orrs	r1, r2
 8005674:	687a      	ldr	r2, [r7, #4]
 8005676:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005678:	4311      	orrs	r1, r2
 800567a:	687a      	ldr	r2, [r7, #4]
 800567c:	68d2      	ldr	r2, [r2, #12]
 800567e:	4311      	orrs	r1, r2
 8005680:	68fa      	ldr	r2, [r7, #12]
 8005682:	430a      	orrs	r2, r1
 8005684:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2200      	movs	r2, #0
 800568a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2201      	movs	r2, #1
 8005690:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005694:	2300      	movs	r3, #0
}
 8005696:	4618      	mov	r0, r3
 8005698:	3710      	adds	r7, #16
 800569a:	46bd      	mov	sp, r7
 800569c:	bd80      	pop	{r7, pc}

0800569e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800569e:	b580      	push	{r7, lr}
 80056a0:	b088      	sub	sp, #32
 80056a2:	af00      	add	r7, sp, #0
 80056a4:	60f8      	str	r0, [r7, #12]
 80056a6:	60b9      	str	r1, [r7, #8]
 80056a8:	603b      	str	r3, [r7, #0]
 80056aa:	4613      	mov	r3, r2
 80056ac:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80056ae:	2300      	movs	r3, #0
 80056b0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80056b8:	2b01      	cmp	r3, #1
 80056ba:	d101      	bne.n	80056c0 <HAL_SPI_Transmit+0x22>
 80056bc:	2302      	movs	r3, #2
 80056be:	e14e      	b.n	800595e <HAL_SPI_Transmit+0x2c0>
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2201      	movs	r2, #1
 80056c4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80056c8:	f7fb ffb2 	bl	8001630 <HAL_GetTick>
 80056cc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80056ce:	88fb      	ldrh	r3, [r7, #6]
 80056d0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80056d8:	b2db      	uxtb	r3, r3
 80056da:	2b01      	cmp	r3, #1
 80056dc:	d002      	beq.n	80056e4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80056de:	2302      	movs	r3, #2
 80056e0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80056e2:	e133      	b.n	800594c <HAL_SPI_Transmit+0x2ae>
  }

  if ((pData == NULL) || (Size == 0U))
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d002      	beq.n	80056f0 <HAL_SPI_Transmit+0x52>
 80056ea:	88fb      	ldrh	r3, [r7, #6]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d102      	bne.n	80056f6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80056f0:	2301      	movs	r3, #1
 80056f2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80056f4:	e12a      	b.n	800594c <HAL_SPI_Transmit+0x2ae>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	2203      	movs	r2, #3
 80056fa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	2200      	movs	r2, #0
 8005702:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	68ba      	ldr	r2, [r7, #8]
 8005708:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	88fa      	ldrh	r2, [r7, #6]
 800570e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	88fa      	ldrh	r2, [r7, #6]
 8005714:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	2200      	movs	r2, #0
 800571a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	2200      	movs	r2, #0
 8005720:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	2200      	movs	r2, #0
 8005728:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2200      	movs	r2, #0
 8005730:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	2200      	movs	r2, #0
 8005736:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	689b      	ldr	r3, [r3, #8]
 800573c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005740:	d107      	bne.n	8005752 <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	68fa      	ldr	r2, [r7, #12]
 8005748:	6812      	ldr	r2, [r2, #0]
 800574a:	6812      	ldr	r2, [r2, #0]
 800574c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005750:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800575c:	2b40      	cmp	r3, #64	; 0x40
 800575e:	d007      	beq.n	8005770 <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	68fa      	ldr	r2, [r7, #12]
 8005766:	6812      	ldr	r2, [r2, #0]
 8005768:	6812      	ldr	r2, [r2, #0]
 800576a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800576e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	68db      	ldr	r3, [r3, #12]
 8005774:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005778:	d94b      	bls.n	8005812 <HAL_SPI_Transmit+0x174>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	685b      	ldr	r3, [r3, #4]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d002      	beq.n	8005788 <HAL_SPI_Transmit+0xea>
 8005782:	8afb      	ldrh	r3, [r7, #22]
 8005784:	2b01      	cmp	r3, #1
 8005786:	d13e      	bne.n	8005806 <HAL_SPI_Transmit+0x168>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	68fa      	ldr	r2, [r7, #12]
 800578e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005790:	8812      	ldrh	r2, [r2, #0]
 8005792:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005798:	1c9a      	adds	r2, r3, #2
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057a2:	b29b      	uxth	r3, r3
 80057a4:	3b01      	subs	r3, #1
 80057a6:	b29a      	uxth	r2, r3
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80057ac:	e02b      	b.n	8005806 <HAL_SPI_Transmit+0x168>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	689b      	ldr	r3, [r3, #8]
 80057b4:	f003 0302 	and.w	r3, r3, #2
 80057b8:	2b02      	cmp	r3, #2
 80057ba:	d112      	bne.n	80057e2 <HAL_SPI_Transmit+0x144>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	68fa      	ldr	r2, [r7, #12]
 80057c2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80057c4:	8812      	ldrh	r2, [r2, #0]
 80057c6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057cc:	1c9a      	adds	r2, r3, #2
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057d6:	b29b      	uxth	r3, r3
 80057d8:	3b01      	subs	r3, #1
 80057da:	b29a      	uxth	r2, r3
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	87da      	strh	r2, [r3, #62]	; 0x3e
 80057e0:	e011      	b.n	8005806 <HAL_SPI_Transmit+0x168>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80057e2:	f7fb ff25 	bl	8001630 <HAL_GetTick>
 80057e6:	4602      	mov	r2, r0
 80057e8:	69bb      	ldr	r3, [r7, #24]
 80057ea:	1ad2      	subs	r2, r2, r3
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	429a      	cmp	r2, r3
 80057f0:	d303      	bcc.n	80057fa <HAL_SPI_Transmit+0x15c>
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057f8:	d102      	bne.n	8005800 <HAL_SPI_Transmit+0x162>
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d102      	bne.n	8005806 <HAL_SPI_Transmit+0x168>
        {
          errorcode = HAL_TIMEOUT;
 8005800:	2303      	movs	r3, #3
 8005802:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005804:	e0a2      	b.n	800594c <HAL_SPI_Transmit+0x2ae>
    while (hspi->TxXferCount > 0U)
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800580a:	b29b      	uxth	r3, r3
 800580c:	2b00      	cmp	r3, #0
 800580e:	d1ce      	bne.n	80057ae <HAL_SPI_Transmit+0x110>
 8005810:	e07c      	b.n	800590c <HAL_SPI_Transmit+0x26e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	685b      	ldr	r3, [r3, #4]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d002      	beq.n	8005820 <HAL_SPI_Transmit+0x182>
 800581a:	8afb      	ldrh	r3, [r7, #22]
 800581c:	2b01      	cmp	r3, #1
 800581e:	d170      	bne.n	8005902 <HAL_SPI_Transmit+0x264>
    {
      if (hspi->TxXferCount > 1U)
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005824:	b29b      	uxth	r3, r3
 8005826:	2b01      	cmp	r3, #1
 8005828:	d912      	bls.n	8005850 <HAL_SPI_Transmit+0x1b2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	68fa      	ldr	r2, [r7, #12]
 8005830:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005832:	8812      	ldrh	r2, [r2, #0]
 8005834:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800583a:	1c9a      	adds	r2, r3, #2
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005844:	b29b      	uxth	r3, r3
 8005846:	3b02      	subs	r3, #2
 8005848:	b29a      	uxth	r2, r3
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800584e:	e058      	b.n	8005902 <HAL_SPI_Transmit+0x264>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	330c      	adds	r3, #12
 8005856:	68fa      	ldr	r2, [r7, #12]
 8005858:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800585a:	7812      	ldrb	r2, [r2, #0]
 800585c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005862:	1c5a      	adds	r2, r3, #1
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800586c:	b29b      	uxth	r3, r3
 800586e:	3b01      	subs	r3, #1
 8005870:	b29a      	uxth	r2, r3
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005876:	e044      	b.n	8005902 <HAL_SPI_Transmit+0x264>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	689b      	ldr	r3, [r3, #8]
 800587e:	f003 0302 	and.w	r3, r3, #2
 8005882:	2b02      	cmp	r3, #2
 8005884:	d12b      	bne.n	80058de <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800588a:	b29b      	uxth	r3, r3
 800588c:	2b01      	cmp	r3, #1
 800588e:	d912      	bls.n	80058b6 <HAL_SPI_Transmit+0x218>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	68fa      	ldr	r2, [r7, #12]
 8005896:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005898:	8812      	ldrh	r2, [r2, #0]
 800589a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058a0:	1c9a      	adds	r2, r3, #2
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058aa:	b29b      	uxth	r3, r3
 80058ac:	3b02      	subs	r3, #2
 80058ae:	b29a      	uxth	r2, r3
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80058b4:	e025      	b.n	8005902 <HAL_SPI_Transmit+0x264>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	330c      	adds	r3, #12
 80058bc:	68fa      	ldr	r2, [r7, #12]
 80058be:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80058c0:	7812      	ldrb	r2, [r2, #0]
 80058c2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058c8:	1c5a      	adds	r2, r3, #1
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058d2:	b29b      	uxth	r3, r3
 80058d4:	3b01      	subs	r3, #1
 80058d6:	b29a      	uxth	r2, r3
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	87da      	strh	r2, [r3, #62]	; 0x3e
 80058dc:	e011      	b.n	8005902 <HAL_SPI_Transmit+0x264>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80058de:	f7fb fea7 	bl	8001630 <HAL_GetTick>
 80058e2:	4602      	mov	r2, r0
 80058e4:	69bb      	ldr	r3, [r7, #24]
 80058e6:	1ad2      	subs	r2, r2, r3
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	429a      	cmp	r2, r3
 80058ec:	d303      	bcc.n	80058f6 <HAL_SPI_Transmit+0x258>
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058f4:	d102      	bne.n	80058fc <HAL_SPI_Transmit+0x25e>
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d102      	bne.n	8005902 <HAL_SPI_Transmit+0x264>
        {
          errorcode = HAL_TIMEOUT;
 80058fc:	2303      	movs	r3, #3
 80058fe:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005900:	e024      	b.n	800594c <HAL_SPI_Transmit+0x2ae>
    while (hspi->TxXferCount > 0U)
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005906:	b29b      	uxth	r3, r3
 8005908:	2b00      	cmp	r3, #0
 800590a:	d1b5      	bne.n	8005878 <HAL_SPI_Transmit+0x1da>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800590c:	69ba      	ldr	r2, [r7, #24]
 800590e:	6839      	ldr	r1, [r7, #0]
 8005910:	68f8      	ldr	r0, [r7, #12]
 8005912:	f000 fc8c 	bl	800622e <SPI_EndRxTxTransaction>
 8005916:	4603      	mov	r3, r0
 8005918:	2b00      	cmp	r3, #0
 800591a:	d002      	beq.n	8005922 <HAL_SPI_Transmit+0x284>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	2220      	movs	r2, #32
 8005920:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	689b      	ldr	r3, [r3, #8]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d10a      	bne.n	8005940 <HAL_SPI_Transmit+0x2a2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800592a:	2300      	movs	r3, #0
 800592c:	613b      	str	r3, [r7, #16]
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	68db      	ldr	r3, [r3, #12]
 8005934:	613b      	str	r3, [r7, #16]
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	689b      	ldr	r3, [r3, #8]
 800593c:	613b      	str	r3, [r7, #16]
 800593e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005944:	2b00      	cmp	r3, #0
 8005946:	d001      	beq.n	800594c <HAL_SPI_Transmit+0x2ae>
  {
    errorcode = HAL_ERROR;
 8005948:	2301      	movs	r3, #1
 800594a:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	2201      	movs	r2, #1
 8005950:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	2200      	movs	r2, #0
 8005958:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800595c:	7ffb      	ldrb	r3, [r7, #31]
}
 800595e:	4618      	mov	r0, r3
 8005960:	3720      	adds	r7, #32
 8005962:	46bd      	mov	sp, r7
 8005964:	bd80      	pop	{r7, pc}

08005966 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005966:	b580      	push	{r7, lr}
 8005968:	b088      	sub	sp, #32
 800596a:	af02      	add	r7, sp, #8
 800596c:	60f8      	str	r0, [r7, #12]
 800596e:	60b9      	str	r1, [r7, #8]
 8005970:	603b      	str	r3, [r7, #0]
 8005972:	4613      	mov	r3, r2
 8005974:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005976:	2300      	movs	r3, #0
 8005978:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	685b      	ldr	r3, [r3, #4]
 800597e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005982:	d112      	bne.n	80059aa <HAL_SPI_Receive+0x44>
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	689b      	ldr	r3, [r3, #8]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d10e      	bne.n	80059aa <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	2204      	movs	r2, #4
 8005990:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005994:	88fa      	ldrh	r2, [r7, #6]
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	9300      	str	r3, [sp, #0]
 800599a:	4613      	mov	r3, r2
 800599c:	68ba      	ldr	r2, [r7, #8]
 800599e:	68b9      	ldr	r1, [r7, #8]
 80059a0:	68f8      	ldr	r0, [r7, #12]
 80059a2:	f000 f905 	bl	8005bb0 <HAL_SPI_TransmitReceive>
 80059a6:	4603      	mov	r3, r0
 80059a8:	e0fe      	b.n	8005ba8 <HAL_SPI_Receive+0x242>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80059b0:	2b01      	cmp	r3, #1
 80059b2:	d101      	bne.n	80059b8 <HAL_SPI_Receive+0x52>
 80059b4:	2302      	movs	r3, #2
 80059b6:	e0f7      	b.n	8005ba8 <HAL_SPI_Receive+0x242>
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	2201      	movs	r2, #1
 80059bc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80059c0:	f7fb fe36 	bl	8001630 <HAL_GetTick>
 80059c4:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80059cc:	b2db      	uxtb	r3, r3
 80059ce:	2b01      	cmp	r3, #1
 80059d0:	d002      	beq.n	80059d8 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80059d2:	2302      	movs	r3, #2
 80059d4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80059d6:	e0de      	b.n	8005b96 <HAL_SPI_Receive+0x230>
  }

  if ((pData == NULL) || (Size == 0U))
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d002      	beq.n	80059e4 <HAL_SPI_Receive+0x7e>
 80059de:	88fb      	ldrh	r3, [r7, #6]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d102      	bne.n	80059ea <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80059e4:	2301      	movs	r3, #1
 80059e6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80059e8:	e0d5      	b.n	8005b96 <HAL_SPI_Receive+0x230>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	2204      	movs	r2, #4
 80059ee:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	2200      	movs	r2, #0
 80059f6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	68ba      	ldr	r2, [r7, #8]
 80059fc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	88fa      	ldrh	r2, [r7, #6]
 8005a02:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	88fa      	ldrh	r2, [r7, #6]
 8005a0a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	2200      	movs	r2, #0
 8005a12:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	2200      	movs	r2, #0
 8005a18:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	2200      	movs	r2, #0
 8005a24:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	2200      	movs	r2, #0
 8005a2a:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	68db      	ldr	r3, [r3, #12]
 8005a30:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005a34:	d908      	bls.n	8005a48 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	68fa      	ldr	r2, [r7, #12]
 8005a3c:	6812      	ldr	r2, [r2, #0]
 8005a3e:	6852      	ldr	r2, [r2, #4]
 8005a40:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005a44:	605a      	str	r2, [r3, #4]
 8005a46:	e007      	b.n	8005a58 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	68fa      	ldr	r2, [r7, #12]
 8005a4e:	6812      	ldr	r2, [r2, #0]
 8005a50:	6852      	ldr	r2, [r2, #4]
 8005a52:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005a56:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	689b      	ldr	r3, [r3, #8]
 8005a5c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a60:	d107      	bne.n	8005a72 <HAL_SPI_Receive+0x10c>
  {
    SPI_1LINE_RX(hspi);
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	68fa      	ldr	r2, [r7, #12]
 8005a68:	6812      	ldr	r2, [r2, #0]
 8005a6a:	6812      	ldr	r2, [r2, #0]
 8005a6c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005a70:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a7c:	2b40      	cmp	r3, #64	; 0x40
 8005a7e:	d007      	beq.n	8005a90 <HAL_SPI_Receive+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	68fa      	ldr	r2, [r7, #12]
 8005a86:	6812      	ldr	r2, [r2, #0]
 8005a88:	6812      	ldr	r2, [r2, #0]
 8005a8a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005a8e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	68db      	ldr	r3, [r3, #12]
 8005a94:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005a98:	d866      	bhi.n	8005b68 <HAL_SPI_Receive+0x202>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005a9a:	e02f      	b.n	8005afc <HAL_SPI_Receive+0x196>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	689b      	ldr	r3, [r3, #8]
 8005aa2:	f003 0301 	and.w	r3, r3, #1
 8005aa6:	2b01      	cmp	r3, #1
 8005aa8:	d116      	bne.n	8005ad8 <HAL_SPI_Receive+0x172>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aae:	68fa      	ldr	r2, [r7, #12]
 8005ab0:	6812      	ldr	r2, [r2, #0]
 8005ab2:	320c      	adds	r2, #12
 8005ab4:	7812      	ldrb	r2, [r2, #0]
 8005ab6:	b2d2      	uxtb	r2, r2
 8005ab8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005abe:	1c5a      	adds	r2, r3, #1
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005aca:	b29b      	uxth	r3, r3
 8005acc:	3b01      	subs	r3, #1
 8005ace:	b29a      	uxth	r2, r3
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005ad6:	e011      	b.n	8005afc <HAL_SPI_Receive+0x196>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ad8:	f7fb fdaa 	bl	8001630 <HAL_GetTick>
 8005adc:	4602      	mov	r2, r0
 8005ade:	693b      	ldr	r3, [r7, #16]
 8005ae0:	1ad2      	subs	r2, r2, r3
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	429a      	cmp	r2, r3
 8005ae6:	d303      	bcc.n	8005af0 <HAL_SPI_Receive+0x18a>
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aee:	d102      	bne.n	8005af6 <HAL_SPI_Receive+0x190>
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d102      	bne.n	8005afc <HAL_SPI_Receive+0x196>
        {
          errorcode = HAL_TIMEOUT;
 8005af6:	2303      	movs	r3, #3
 8005af8:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005afa:	e04c      	b.n	8005b96 <HAL_SPI_Receive+0x230>
    while (hspi->RxXferCount > 0U)
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005b02:	b29b      	uxth	r3, r3
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d1c9      	bne.n	8005a9c <HAL_SPI_Receive+0x136>
 8005b08:	e034      	b.n	8005b74 <HAL_SPI_Receive+0x20e>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	689b      	ldr	r3, [r3, #8]
 8005b10:	f003 0301 	and.w	r3, r3, #1
 8005b14:	2b01      	cmp	r3, #1
 8005b16:	d115      	bne.n	8005b44 <HAL_SPI_Receive+0x1de>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b1c:	68fa      	ldr	r2, [r7, #12]
 8005b1e:	6812      	ldr	r2, [r2, #0]
 8005b20:	68d2      	ldr	r2, [r2, #12]
 8005b22:	b292      	uxth	r2, r2
 8005b24:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b2a:	1c9a      	adds	r2, r3, #2
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005b36:	b29b      	uxth	r3, r3
 8005b38:	3b01      	subs	r3, #1
 8005b3a:	b29a      	uxth	r2, r3
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005b42:	e011      	b.n	8005b68 <HAL_SPI_Receive+0x202>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b44:	f7fb fd74 	bl	8001630 <HAL_GetTick>
 8005b48:	4602      	mov	r2, r0
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	1ad2      	subs	r2, r2, r3
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	429a      	cmp	r2, r3
 8005b52:	d303      	bcc.n	8005b5c <HAL_SPI_Receive+0x1f6>
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b5a:	d102      	bne.n	8005b62 <HAL_SPI_Receive+0x1fc>
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d102      	bne.n	8005b68 <HAL_SPI_Receive+0x202>
        {
          errorcode = HAL_TIMEOUT;
 8005b62:	2303      	movs	r3, #3
 8005b64:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005b66:	e016      	b.n	8005b96 <HAL_SPI_Receive+0x230>
    while (hspi->RxXferCount > 0U)
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005b6e:	b29b      	uxth	r3, r3
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d1ca      	bne.n	8005b0a <HAL_SPI_Receive+0x1a4>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005b74:	693a      	ldr	r2, [r7, #16]
 8005b76:	6839      	ldr	r1, [r7, #0]
 8005b78:	68f8      	ldr	r0, [r7, #12]
 8005b7a:	f000 fb00 	bl	800617e <SPI_EndRxTransaction>
 8005b7e:	4603      	mov	r3, r0
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d002      	beq.n	8005b8a <HAL_SPI_Receive+0x224>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	2220      	movs	r2, #32
 8005b88:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d001      	beq.n	8005b96 <HAL_SPI_Receive+0x230>
  {
    errorcode = HAL_ERROR;
 8005b92:	2301      	movs	r3, #1
 8005b94:	75fb      	strb	r3, [r7, #23]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	2201      	movs	r2, #1
 8005b9a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005ba6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ba8:	4618      	mov	r0, r3
 8005baa:	3718      	adds	r7, #24
 8005bac:	46bd      	mov	sp, r7
 8005bae:	bd80      	pop	{r7, pc}

08005bb0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b08a      	sub	sp, #40	; 0x28
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	60f8      	str	r0, [r7, #12]
 8005bb8:	60b9      	str	r1, [r7, #8]
 8005bba:	607a      	str	r2, [r7, #4]
 8005bbc:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005bce:	2b01      	cmp	r3, #1
 8005bd0:	d101      	bne.n	8005bd6 <HAL_SPI_TransmitReceive+0x26>
 8005bd2:	2302      	movs	r3, #2
 8005bd4:	e1f8      	b.n	8005fc8 <HAL_SPI_TransmitReceive+0x418>
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	2201      	movs	r2, #1
 8005bda:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005bde:	f7fb fd27 	bl	8001630 <HAL_GetTick>
 8005be2:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005bea:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	685b      	ldr	r3, [r3, #4]
 8005bf0:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005bf2:	887b      	ldrh	r3, [r7, #2]
 8005bf4:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8005bf6:	887b      	ldrh	r3, [r7, #2]
 8005bf8:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005bfa:	7efb      	ldrb	r3, [r7, #27]
 8005bfc:	2b01      	cmp	r3, #1
 8005bfe:	d00e      	beq.n	8005c1e <HAL_SPI_TransmitReceive+0x6e>
 8005c00:	697b      	ldr	r3, [r7, #20]
 8005c02:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005c06:	d106      	bne.n	8005c16 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	689b      	ldr	r3, [r3, #8]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d102      	bne.n	8005c16 <HAL_SPI_TransmitReceive+0x66>
 8005c10:	7efb      	ldrb	r3, [r7, #27]
 8005c12:	2b04      	cmp	r3, #4
 8005c14:	d003      	beq.n	8005c1e <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8005c16:	2302      	movs	r3, #2
 8005c18:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005c1c:	e1ca      	b.n	8005fb4 <HAL_SPI_TransmitReceive+0x404>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005c1e:	68bb      	ldr	r3, [r7, #8]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d005      	beq.n	8005c30 <HAL_SPI_TransmitReceive+0x80>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d002      	beq.n	8005c30 <HAL_SPI_TransmitReceive+0x80>
 8005c2a:	887b      	ldrh	r3, [r7, #2]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d103      	bne.n	8005c38 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005c30:	2301      	movs	r3, #1
 8005c32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005c36:	e1bd      	b.n	8005fb4 <HAL_SPI_TransmitReceive+0x404>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005c3e:	b2db      	uxtb	r3, r3
 8005c40:	2b04      	cmp	r3, #4
 8005c42:	d003      	beq.n	8005c4c <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	2205      	movs	r2, #5
 8005c48:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	2200      	movs	r2, #0
 8005c50:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	687a      	ldr	r2, [r7, #4]
 8005c56:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	887a      	ldrh	r2, [r7, #2]
 8005c5c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	887a      	ldrh	r2, [r7, #2]
 8005c64:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	68ba      	ldr	r2, [r7, #8]
 8005c6c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	887a      	ldrh	r2, [r7, #2]
 8005c72:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	887a      	ldrh	r2, [r7, #2]
 8005c78:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	2200      	movs	r2, #0
 8005c84:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	68db      	ldr	r3, [r3, #12]
 8005c8a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005c8e:	d802      	bhi.n	8005c96 <HAL_SPI_TransmitReceive+0xe6>
 8005c90:	8a3b      	ldrh	r3, [r7, #16]
 8005c92:	2b01      	cmp	r3, #1
 8005c94:	d908      	bls.n	8005ca8 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	68fa      	ldr	r2, [r7, #12]
 8005c9c:	6812      	ldr	r2, [r2, #0]
 8005c9e:	6852      	ldr	r2, [r2, #4]
 8005ca0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005ca4:	605a      	str	r2, [r3, #4]
 8005ca6:	e007      	b.n	8005cb8 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	68fa      	ldr	r2, [r7, #12]
 8005cae:	6812      	ldr	r2, [r2, #0]
 8005cb0:	6852      	ldr	r2, [r2, #4]
 8005cb2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005cb6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cc2:	2b40      	cmp	r3, #64	; 0x40
 8005cc4:	d007      	beq.n	8005cd6 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	68fa      	ldr	r2, [r7, #12]
 8005ccc:	6812      	ldr	r2, [r2, #0]
 8005cce:	6812      	ldr	r2, [r2, #0]
 8005cd0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005cd4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	68db      	ldr	r3, [r3, #12]
 8005cda:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005cde:	d97c      	bls.n	8005dda <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	685b      	ldr	r3, [r3, #4]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d002      	beq.n	8005cee <HAL_SPI_TransmitReceive+0x13e>
 8005ce8:	8a7b      	ldrh	r3, [r7, #18]
 8005cea:	2b01      	cmp	r3, #1
 8005cec:	d169      	bne.n	8005dc2 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	68fa      	ldr	r2, [r7, #12]
 8005cf4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005cf6:	8812      	ldrh	r2, [r2, #0]
 8005cf8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cfe:	1c9a      	adds	r2, r3, #2
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d08:	b29b      	uxth	r3, r3
 8005d0a:	3b01      	subs	r3, #1
 8005d0c:	b29a      	uxth	r2, r3
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d12:	e056      	b.n	8005dc2 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	689b      	ldr	r3, [r3, #8]
 8005d1a:	f003 0302 	and.w	r3, r3, #2
 8005d1e:	2b02      	cmp	r3, #2
 8005d20:	d11b      	bne.n	8005d5a <HAL_SPI_TransmitReceive+0x1aa>
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d26:	b29b      	uxth	r3, r3
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d016      	beq.n	8005d5a <HAL_SPI_TransmitReceive+0x1aa>
 8005d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d2e:	2b01      	cmp	r3, #1
 8005d30:	d113      	bne.n	8005d5a <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	68fa      	ldr	r2, [r7, #12]
 8005d38:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005d3a:	8812      	ldrh	r2, [r2, #0]
 8005d3c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d42:	1c9a      	adds	r2, r3, #2
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d4c:	b29b      	uxth	r3, r3
 8005d4e:	3b01      	subs	r3, #1
 8005d50:	b29a      	uxth	r2, r3
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005d56:	2300      	movs	r3, #0
 8005d58:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	689b      	ldr	r3, [r3, #8]
 8005d60:	f003 0301 	and.w	r3, r3, #1
 8005d64:	2b01      	cmp	r3, #1
 8005d66:	d11c      	bne.n	8005da2 <HAL_SPI_TransmitReceive+0x1f2>
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005d6e:	b29b      	uxth	r3, r3
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d016      	beq.n	8005da2 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d78:	68fa      	ldr	r2, [r7, #12]
 8005d7a:	6812      	ldr	r2, [r2, #0]
 8005d7c:	68d2      	ldr	r2, [r2, #12]
 8005d7e:	b292      	uxth	r2, r2
 8005d80:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d86:	1c9a      	adds	r2, r3, #2
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005d92:	b29b      	uxth	r3, r3
 8005d94:	3b01      	subs	r3, #1
 8005d96:	b29a      	uxth	r2, r3
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005d9e:	2301      	movs	r3, #1
 8005da0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005da2:	f7fb fc45 	bl	8001630 <HAL_GetTick>
 8005da6:	4602      	mov	r2, r0
 8005da8:	69fb      	ldr	r3, [r7, #28]
 8005daa:	1ad2      	subs	r2, r2, r3
 8005dac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dae:	429a      	cmp	r2, r3
 8005db0:	d307      	bcc.n	8005dc2 <HAL_SPI_TransmitReceive+0x212>
 8005db2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005db8:	d003      	beq.n	8005dc2 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8005dba:	2303      	movs	r3, #3
 8005dbc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005dc0:	e0f8      	b.n	8005fb4 <HAL_SPI_TransmitReceive+0x404>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005dc6:	b29b      	uxth	r3, r3
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d1a3      	bne.n	8005d14 <HAL_SPI_TransmitReceive+0x164>
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005dd2:	b29b      	uxth	r3, r3
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d19d      	bne.n	8005d14 <HAL_SPI_TransmitReceive+0x164>
 8005dd8:	e0de      	b.n	8005f98 <HAL_SPI_TransmitReceive+0x3e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d003      	beq.n	8005dea <HAL_SPI_TransmitReceive+0x23a>
 8005de2:	8a7b      	ldrh	r3, [r7, #18]
 8005de4:	2b01      	cmp	r3, #1
 8005de6:	f040 80ca 	bne.w	8005f7e <HAL_SPI_TransmitReceive+0x3ce>
    {
      if (hspi->TxXferCount > 1U)
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005dee:	b29b      	uxth	r3, r3
 8005df0:	2b01      	cmp	r3, #1
 8005df2:	d912      	bls.n	8005e1a <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	68fa      	ldr	r2, [r7, #12]
 8005dfa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005dfc:	8812      	ldrh	r2, [r2, #0]
 8005dfe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e04:	1c9a      	adds	r2, r3, #2
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e0e:	b29b      	uxth	r3, r3
 8005e10:	3b02      	subs	r3, #2
 8005e12:	b29a      	uxth	r2, r3
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005e18:	e0b1      	b.n	8005f7e <HAL_SPI_TransmitReceive+0x3ce>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	330c      	adds	r3, #12
 8005e20:	68fa      	ldr	r2, [r7, #12]
 8005e22:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005e24:	7812      	ldrb	r2, [r2, #0]
 8005e26:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e2c:	1c5a      	adds	r2, r3, #1
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e36:	b29b      	uxth	r3, r3
 8005e38:	3b01      	subs	r3, #1
 8005e3a:	b29a      	uxth	r2, r3
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e40:	e09d      	b.n	8005f7e <HAL_SPI_TransmitReceive+0x3ce>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	689b      	ldr	r3, [r3, #8]
 8005e48:	f003 0302 	and.w	r3, r3, #2
 8005e4c:	2b02      	cmp	r3, #2
 8005e4e:	d134      	bne.n	8005eba <HAL_SPI_TransmitReceive+0x30a>
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e54:	b29b      	uxth	r3, r3
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d02f      	beq.n	8005eba <HAL_SPI_TransmitReceive+0x30a>
 8005e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e5c:	2b01      	cmp	r3, #1
 8005e5e:	d12c      	bne.n	8005eba <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e64:	b29b      	uxth	r3, r3
 8005e66:	2b01      	cmp	r3, #1
 8005e68:	d912      	bls.n	8005e90 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	68fa      	ldr	r2, [r7, #12]
 8005e70:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005e72:	8812      	ldrh	r2, [r2, #0]
 8005e74:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e7a:	1c9a      	adds	r2, r3, #2
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e84:	b29b      	uxth	r3, r3
 8005e86:	3b02      	subs	r3, #2
 8005e88:	b29a      	uxth	r2, r3
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005e8e:	e012      	b.n	8005eb6 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	330c      	adds	r3, #12
 8005e96:	68fa      	ldr	r2, [r7, #12]
 8005e98:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005e9a:	7812      	ldrb	r2, [r2, #0]
 8005e9c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ea2:	1c5a      	adds	r2, r3, #1
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005eac:	b29b      	uxth	r3, r3
 8005eae:	3b01      	subs	r3, #1
 8005eb0:	b29a      	uxth	r2, r3
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	689b      	ldr	r3, [r3, #8]
 8005ec0:	f003 0301 	and.w	r3, r3, #1
 8005ec4:	2b01      	cmp	r3, #1
 8005ec6:	d147      	bne.n	8005f58 <HAL_SPI_TransmitReceive+0x3a8>
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005ece:	b29b      	uxth	r3, r3
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d041      	beq.n	8005f58 <HAL_SPI_TransmitReceive+0x3a8>
      {
        if (hspi->RxXferCount > 1U)
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005eda:	b29b      	uxth	r3, r3
 8005edc:	2b01      	cmp	r3, #1
 8005ede:	d923      	bls.n	8005f28 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ee4:	68fa      	ldr	r2, [r7, #12]
 8005ee6:	6812      	ldr	r2, [r2, #0]
 8005ee8:	68d2      	ldr	r2, [r2, #12]
 8005eea:	b292      	uxth	r2, r2
 8005eec:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ef2:	1c9a      	adds	r2, r3, #2
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005efe:	b29b      	uxth	r3, r3
 8005f00:	3b02      	subs	r3, #2
 8005f02:	b29a      	uxth	r2, r3
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005f10:	b29b      	uxth	r3, r3
 8005f12:	2b01      	cmp	r3, #1
 8005f14:	d81e      	bhi.n	8005f54 <HAL_SPI_TransmitReceive+0x3a4>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	68fa      	ldr	r2, [r7, #12]
 8005f1c:	6812      	ldr	r2, [r2, #0]
 8005f1e:	6852      	ldr	r2, [r2, #4]
 8005f20:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005f24:	605a      	str	r2, [r3, #4]
 8005f26:	e015      	b.n	8005f54 <HAL_SPI_TransmitReceive+0x3a4>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f2c:	68fa      	ldr	r2, [r7, #12]
 8005f2e:	6812      	ldr	r2, [r2, #0]
 8005f30:	320c      	adds	r2, #12
 8005f32:	7812      	ldrb	r2, [r2, #0]
 8005f34:	b2d2      	uxtb	r2, r2
 8005f36:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f3c:	1c5a      	adds	r2, r3, #1
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005f48:	b29b      	uxth	r3, r3
 8005f4a:	3b01      	subs	r3, #1
 8005f4c:	b29a      	uxth	r2, r3
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005f54:	2301      	movs	r3, #1
 8005f56:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005f58:	f7fb fb6a 	bl	8001630 <HAL_GetTick>
 8005f5c:	4602      	mov	r2, r0
 8005f5e:	69fb      	ldr	r3, [r7, #28]
 8005f60:	1ad2      	subs	r2, r2, r3
 8005f62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f64:	429a      	cmp	r2, r3
 8005f66:	d303      	bcc.n	8005f70 <HAL_SPI_TransmitReceive+0x3c0>
 8005f68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f6e:	d102      	bne.n	8005f76 <HAL_SPI_TransmitReceive+0x3c6>
 8005f70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d103      	bne.n	8005f7e <HAL_SPI_TransmitReceive+0x3ce>
      {
        errorcode = HAL_TIMEOUT;
 8005f76:	2303      	movs	r3, #3
 8005f78:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005f7c:	e01a      	b.n	8005fb4 <HAL_SPI_TransmitReceive+0x404>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f82:	b29b      	uxth	r3, r3
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	f47f af5c 	bne.w	8005e42 <HAL_SPI_TransmitReceive+0x292>
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005f90:	b29b      	uxth	r3, r3
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	f47f af55 	bne.w	8005e42 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005f98:	69fa      	ldr	r2, [r7, #28]
 8005f9a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005f9c:	68f8      	ldr	r0, [r7, #12]
 8005f9e:	f000 f946 	bl	800622e <SPI_EndRxTxTransaction>
 8005fa2:	4603      	mov	r3, r0
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d005      	beq.n	8005fb4 <HAL_SPI_TransmitReceive+0x404>
  {
    errorcode = HAL_ERROR;
 8005fa8:	2301      	movs	r3, #1
 8005faa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	2220      	movs	r2, #32
 8005fb2:	661a      	str	r2, [r3, #96]	; 0x60
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	2201      	movs	r2, #1
 8005fb8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005fc4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8005fc8:	4618      	mov	r0, r3
 8005fca:	3728      	adds	r7, #40	; 0x28
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	bd80      	pop	{r7, pc}

08005fd0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b084      	sub	sp, #16
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	60f8      	str	r0, [r7, #12]
 8005fd8:	60b9      	str	r1, [r7, #8]
 8005fda:	603b      	str	r3, [r7, #0]
 8005fdc:	4613      	mov	r3, r2
 8005fde:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005fe0:	e04c      	b.n	800607c <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fe8:	d048      	beq.n	800607c <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8005fea:	f7fb fb21 	bl	8001630 <HAL_GetTick>
 8005fee:	4602      	mov	r2, r0
 8005ff0:	69bb      	ldr	r3, [r7, #24]
 8005ff2:	1ad2      	subs	r2, r2, r3
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	429a      	cmp	r2, r3
 8005ff8:	d202      	bcs.n	8006000 <SPI_WaitFlagStateUntilTimeout+0x30>
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d13d      	bne.n	800607c <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	68fa      	ldr	r2, [r7, #12]
 8006006:	6812      	ldr	r2, [r2, #0]
 8006008:	6852      	ldr	r2, [r2, #4]
 800600a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800600e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	685b      	ldr	r3, [r3, #4]
 8006014:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006018:	d111      	bne.n	800603e <SPI_WaitFlagStateUntilTimeout+0x6e>
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	689b      	ldr	r3, [r3, #8]
 800601e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006022:	d004      	beq.n	800602e <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	689b      	ldr	r3, [r3, #8]
 8006028:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800602c:	d107      	bne.n	800603e <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	68fa      	ldr	r2, [r7, #12]
 8006034:	6812      	ldr	r2, [r2, #0]
 8006036:	6812      	ldr	r2, [r2, #0]
 8006038:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800603c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006042:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006046:	d10f      	bne.n	8006068 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	68fa      	ldr	r2, [r7, #12]
 800604e:	6812      	ldr	r2, [r2, #0]
 8006050:	6812      	ldr	r2, [r2, #0]
 8006052:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006056:	601a      	str	r2, [r3, #0]
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	68fa      	ldr	r2, [r7, #12]
 800605e:	6812      	ldr	r2, [r2, #0]
 8006060:	6812      	ldr	r2, [r2, #0]
 8006062:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006066:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	2201      	movs	r2, #1
 800606c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	2200      	movs	r2, #0
 8006074:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006078:	2303      	movs	r3, #3
 800607a:	e00f      	b.n	800609c <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	689a      	ldr	r2, [r3, #8]
 8006082:	68bb      	ldr	r3, [r7, #8]
 8006084:	401a      	ands	r2, r3
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	429a      	cmp	r2, r3
 800608a:	bf0c      	ite	eq
 800608c:	2301      	moveq	r3, #1
 800608e:	2300      	movne	r3, #0
 8006090:	b2db      	uxtb	r3, r3
 8006092:	461a      	mov	r2, r3
 8006094:	79fb      	ldrb	r3, [r7, #7]
 8006096:	429a      	cmp	r2, r3
 8006098:	d1a3      	bne.n	8005fe2 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800609a:	2300      	movs	r3, #0
}
 800609c:	4618      	mov	r0, r3
 800609e:	3710      	adds	r7, #16
 80060a0:	46bd      	mov	sp, r7
 80060a2:	bd80      	pop	{r7, pc}

080060a4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b084      	sub	sp, #16
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	60f8      	str	r0, [r7, #12]
 80060ac:	60b9      	str	r1, [r7, #8]
 80060ae:	607a      	str	r2, [r7, #4]
 80060b0:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 80060b2:	e057      	b.n	8006164 <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80060ba:	d106      	bne.n	80060ca <SPI_WaitFifoStateUntilTimeout+0x26>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d103      	bne.n	80060ca <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	330c      	adds	r3, #12
 80060c8:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060d0:	d048      	beq.n	8006164 <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80060d2:	f7fb faad 	bl	8001630 <HAL_GetTick>
 80060d6:	4602      	mov	r2, r0
 80060d8:	69bb      	ldr	r3, [r7, #24]
 80060da:	1ad2      	subs	r2, r2, r3
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	429a      	cmp	r2, r3
 80060e0:	d202      	bcs.n	80060e8 <SPI_WaitFifoStateUntilTimeout+0x44>
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d13d      	bne.n	8006164 <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	68fa      	ldr	r2, [r7, #12]
 80060ee:	6812      	ldr	r2, [r2, #0]
 80060f0:	6852      	ldr	r2, [r2, #4]
 80060f2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80060f6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	685b      	ldr	r3, [r3, #4]
 80060fc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006100:	d111      	bne.n	8006126 <SPI_WaitFifoStateUntilTimeout+0x82>
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	689b      	ldr	r3, [r3, #8]
 8006106:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800610a:	d004      	beq.n	8006116 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	689b      	ldr	r3, [r3, #8]
 8006110:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006114:	d107      	bne.n	8006126 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	68fa      	ldr	r2, [r7, #12]
 800611c:	6812      	ldr	r2, [r2, #0]
 800611e:	6812      	ldr	r2, [r2, #0]
 8006120:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006124:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800612a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800612e:	d10f      	bne.n	8006150 <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	68fa      	ldr	r2, [r7, #12]
 8006136:	6812      	ldr	r2, [r2, #0]
 8006138:	6812      	ldr	r2, [r2, #0]
 800613a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800613e:	601a      	str	r2, [r3, #0]
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	68fa      	ldr	r2, [r7, #12]
 8006146:	6812      	ldr	r2, [r2, #0]
 8006148:	6812      	ldr	r2, [r2, #0]
 800614a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800614e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	2201      	movs	r2, #1
 8006154:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	2200      	movs	r2, #0
 800615c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006160:	2303      	movs	r3, #3
 8006162:	e008      	b.n	8006176 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	689a      	ldr	r2, [r3, #8]
 800616a:	68bb      	ldr	r3, [r7, #8]
 800616c:	401a      	ands	r2, r3
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	429a      	cmp	r2, r3
 8006172:	d19f      	bne.n	80060b4 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8006174:	2300      	movs	r3, #0
}
 8006176:	4618      	mov	r0, r3
 8006178:	3710      	adds	r7, #16
 800617a:	46bd      	mov	sp, r7
 800617c:	bd80      	pop	{r7, pc}

0800617e <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800617e:	b580      	push	{r7, lr}
 8006180:	b086      	sub	sp, #24
 8006182:	af02      	add	r7, sp, #8
 8006184:	60f8      	str	r0, [r7, #12]
 8006186:	60b9      	str	r1, [r7, #8]
 8006188:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	685b      	ldr	r3, [r3, #4]
 800618e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006192:	d111      	bne.n	80061b8 <SPI_EndRxTransaction+0x3a>
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	689b      	ldr	r3, [r3, #8]
 8006198:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800619c:	d004      	beq.n	80061a8 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	689b      	ldr	r3, [r3, #8]
 80061a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061a6:	d107      	bne.n	80061b8 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	68fa      	ldr	r2, [r7, #12]
 80061ae:	6812      	ldr	r2, [r2, #0]
 80061b0:	6812      	ldr	r2, [r2, #0]
 80061b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80061b6:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	9300      	str	r3, [sp, #0]
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	2200      	movs	r2, #0
 80061c0:	2180      	movs	r1, #128	; 0x80
 80061c2:	68f8      	ldr	r0, [r7, #12]
 80061c4:	f7ff ff04 	bl	8005fd0 <SPI_WaitFlagStateUntilTimeout>
 80061c8:	4603      	mov	r3, r0
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d007      	beq.n	80061de <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80061d2:	f043 0220 	orr.w	r2, r3, #32
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80061da:	2303      	movs	r3, #3
 80061dc:	e023      	b.n	8006226 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	685b      	ldr	r3, [r3, #4]
 80061e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80061e6:	d11d      	bne.n	8006224 <SPI_EndRxTransaction+0xa6>
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	689b      	ldr	r3, [r3, #8]
 80061ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80061f0:	d004      	beq.n	80061fc <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	689b      	ldr	r3, [r3, #8]
 80061f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061fa:	d113      	bne.n	8006224 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	9300      	str	r3, [sp, #0]
 8006200:	68bb      	ldr	r3, [r7, #8]
 8006202:	2200      	movs	r2, #0
 8006204:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006208:	68f8      	ldr	r0, [r7, #12]
 800620a:	f7ff ff4b 	bl	80060a4 <SPI_WaitFifoStateUntilTimeout>
 800620e:	4603      	mov	r3, r0
 8006210:	2b00      	cmp	r3, #0
 8006212:	d007      	beq.n	8006224 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006218:	f043 0220 	orr.w	r2, r3, #32
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8006220:	2303      	movs	r3, #3
 8006222:	e000      	b.n	8006226 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8006224:	2300      	movs	r3, #0
}
 8006226:	4618      	mov	r0, r3
 8006228:	3710      	adds	r7, #16
 800622a:	46bd      	mov	sp, r7
 800622c:	bd80      	pop	{r7, pc}

0800622e <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800622e:	b580      	push	{r7, lr}
 8006230:	b086      	sub	sp, #24
 8006232:	af02      	add	r7, sp, #8
 8006234:	60f8      	str	r0, [r7, #12]
 8006236:	60b9      	str	r1, [r7, #8]
 8006238:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	9300      	str	r3, [sp, #0]
 800623e:	68bb      	ldr	r3, [r7, #8]
 8006240:	2200      	movs	r2, #0
 8006242:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8006246:	68f8      	ldr	r0, [r7, #12]
 8006248:	f7ff ff2c 	bl	80060a4 <SPI_WaitFifoStateUntilTimeout>
 800624c:	4603      	mov	r3, r0
 800624e:	2b00      	cmp	r3, #0
 8006250:	d007      	beq.n	8006262 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006256:	f043 0220 	orr.w	r2, r3, #32
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800625e:	2303      	movs	r3, #3
 8006260:	e027      	b.n	80062b2 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	9300      	str	r3, [sp, #0]
 8006266:	68bb      	ldr	r3, [r7, #8]
 8006268:	2200      	movs	r2, #0
 800626a:	2180      	movs	r1, #128	; 0x80
 800626c:	68f8      	ldr	r0, [r7, #12]
 800626e:	f7ff feaf 	bl	8005fd0 <SPI_WaitFlagStateUntilTimeout>
 8006272:	4603      	mov	r3, r0
 8006274:	2b00      	cmp	r3, #0
 8006276:	d007      	beq.n	8006288 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800627c:	f043 0220 	orr.w	r2, r3, #32
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006284:	2303      	movs	r3, #3
 8006286:	e014      	b.n	80062b2 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	9300      	str	r3, [sp, #0]
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	2200      	movs	r2, #0
 8006290:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006294:	68f8      	ldr	r0, [r7, #12]
 8006296:	f7ff ff05 	bl	80060a4 <SPI_WaitFifoStateUntilTimeout>
 800629a:	4603      	mov	r3, r0
 800629c:	2b00      	cmp	r3, #0
 800629e:	d007      	beq.n	80062b0 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80062a4:	f043 0220 	orr.w	r2, r3, #32
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80062ac:	2303      	movs	r3, #3
 80062ae:	e000      	b.n	80062b2 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80062b0:	2300      	movs	r3, #0
}
 80062b2:	4618      	mov	r0, r3
 80062b4:	3710      	adds	r7, #16
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bd80      	pop	{r7, pc}

080062ba <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80062ba:	b580      	push	{r7, lr}
 80062bc:	b082      	sub	sp, #8
 80062be:	af00      	add	r7, sp, #0
 80062c0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d101      	bne.n	80062cc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80062c8:	2301      	movs	r3, #1
 80062ca:	e01d      	b.n	8006308 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062d2:	b2db      	uxtb	r3, r3
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d106      	bne.n	80062e6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2200      	movs	r2, #0
 80062dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80062e0:	6878      	ldr	r0, [r7, #4]
 80062e2:	f009 fcf5 	bl	800fcd0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2202      	movs	r2, #2
 80062ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681a      	ldr	r2, [r3, #0]
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	3304      	adds	r3, #4
 80062f6:	4619      	mov	r1, r3
 80062f8:	4610      	mov	r0, r2
 80062fa:	f000 fdcf 	bl	8006e9c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2201      	movs	r2, #1
 8006302:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006306:	2300      	movs	r3, #0
}
 8006308:	4618      	mov	r0, r3
 800630a:	3708      	adds	r7, #8
 800630c:	46bd      	mov	sp, r7
 800630e:	bd80      	pop	{r7, pc}

08006310 <HAL_TIM_Base_DeInit>:
  * @brief  DeInitializes the TIM Base peripheral
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim)
{
 8006310:	b580      	push	{r7, lr}
 8006312:	b082      	sub	sp, #8
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2202      	movs	r2, #2
 800631c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	6a1a      	ldr	r2, [r3, #32]
 8006326:	f241 1311 	movw	r3, #4369	; 0x1111
 800632a:	4013      	ands	r3, r2
 800632c:	2b00      	cmp	r3, #0
 800632e:	d10f      	bne.n	8006350 <HAL_TIM_Base_DeInit+0x40>
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	6a1a      	ldr	r2, [r3, #32]
 8006336:	f240 4344 	movw	r3, #1092	; 0x444
 800633a:	4013      	ands	r3, r2
 800633c:	2b00      	cmp	r3, #0
 800633e:	d107      	bne.n	8006350 <HAL_TIM_Base_DeInit+0x40>
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	687a      	ldr	r2, [r7, #4]
 8006346:	6812      	ldr	r2, [r2, #0]
 8006348:	6812      	ldr	r2, [r2, #0]
 800634a:	f022 0201 	bic.w	r2, r2, #1
 800634e:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->Base_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_TIM_Base_MspDeInit(htim);
 8006350:	6878      	ldr	r0, [r7, #4]
 8006352:	f009 fd21 	bl	800fd98 <HAL_TIM_Base_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2200      	movs	r2, #0
 800635a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2200      	movs	r2, #0
 8006362:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006366:	2300      	movs	r3, #0
}
 8006368:	4618      	mov	r0, r3
 800636a:	3708      	adds	r7, #8
 800636c:	46bd      	mov	sp, r7
 800636e:	bd80      	pop	{r7, pc}

08006370 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8006370:	b480      	push	{r7}
 8006372:	b083      	sub	sp, #12
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2202      	movs	r2, #2
 800637c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	6a1a      	ldr	r2, [r3, #32]
 8006386:	f241 1311 	movw	r3, #4369	; 0x1111
 800638a:	4013      	ands	r3, r2
 800638c:	2b00      	cmp	r3, #0
 800638e:	d10f      	bne.n	80063b0 <HAL_TIM_Base_Stop+0x40>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	6a1a      	ldr	r2, [r3, #32]
 8006396:	f240 4344 	movw	r3, #1092	; 0x444
 800639a:	4013      	ands	r3, r2
 800639c:	2b00      	cmp	r3, #0
 800639e:	d107      	bne.n	80063b0 <HAL_TIM_Base_Stop+0x40>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	687a      	ldr	r2, [r7, #4]
 80063a6:	6812      	ldr	r2, [r2, #0]
 80063a8:	6812      	ldr	r2, [r2, #0]
 80063aa:	f022 0201 	bic.w	r2, r2, #1
 80063ae:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2201      	movs	r2, #1
 80063b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80063b8:	2300      	movs	r3, #0
}
 80063ba:	4618      	mov	r0, r3
 80063bc:	370c      	adds	r7, #12
 80063be:	46bd      	mov	sp, r7
 80063c0:	bc80      	pop	{r7}
 80063c2:	4770      	bx	lr

080063c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80063c4:	b480      	push	{r7}
 80063c6:	b085      	sub	sp, #20
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	687a      	ldr	r2, [r7, #4]
 80063d2:	6812      	ldr	r2, [r2, #0]
 80063d4:	68d2      	ldr	r2, [r2, #12]
 80063d6:	f042 0201 	orr.w	r2, r2, #1
 80063da:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	689a      	ldr	r2, [r3, #8]
 80063e2:	4b0c      	ldr	r3, [pc, #48]	; (8006414 <HAL_TIM_Base_Start_IT+0x50>)
 80063e4:	4013      	ands	r3, r2
 80063e6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	2b06      	cmp	r3, #6
 80063ec:	d00b      	beq.n	8006406 <HAL_TIM_Base_Start_IT+0x42>
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063f4:	d007      	beq.n	8006406 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	687a      	ldr	r2, [r7, #4]
 80063fc:	6812      	ldr	r2, [r2, #0]
 80063fe:	6812      	ldr	r2, [r2, #0]
 8006400:	f042 0201 	orr.w	r2, r2, #1
 8006404:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006406:	2300      	movs	r3, #0
}
 8006408:	4618      	mov	r0, r3
 800640a:	3714      	adds	r7, #20
 800640c:	46bd      	mov	sp, r7
 800640e:	bc80      	pop	{r7}
 8006410:	4770      	bx	lr
 8006412:	bf00      	nop
 8006414:	00010007 	.word	0x00010007

08006418 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006418:	b480      	push	{r7}
 800641a:	b083      	sub	sp, #12
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	687a      	ldr	r2, [r7, #4]
 8006426:	6812      	ldr	r2, [r2, #0]
 8006428:	68d2      	ldr	r2, [r2, #12]
 800642a:	f022 0201 	bic.w	r2, r2, #1
 800642e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	6a1a      	ldr	r2, [r3, #32]
 8006436:	f241 1311 	movw	r3, #4369	; 0x1111
 800643a:	4013      	ands	r3, r2
 800643c:	2b00      	cmp	r3, #0
 800643e:	d10f      	bne.n	8006460 <HAL_TIM_Base_Stop_IT+0x48>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	6a1a      	ldr	r2, [r3, #32]
 8006446:	f240 4344 	movw	r3, #1092	; 0x444
 800644a:	4013      	ands	r3, r2
 800644c:	2b00      	cmp	r3, #0
 800644e:	d107      	bne.n	8006460 <HAL_TIM_Base_Stop_IT+0x48>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	687a      	ldr	r2, [r7, #4]
 8006456:	6812      	ldr	r2, [r2, #0]
 8006458:	6812      	ldr	r2, [r2, #0]
 800645a:	f022 0201 	bic.w	r2, r2, #1
 800645e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006460:	2300      	movs	r3, #0
}
 8006462:	4618      	mov	r0, r3
 8006464:	370c      	adds	r7, #12
 8006466:	46bd      	mov	sp, r7
 8006468:	bc80      	pop	{r7}
 800646a:	4770      	bx	lr

0800646c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800646c:	b580      	push	{r7, lr}
 800646e:	b082      	sub	sp, #8
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d101      	bne.n	800647e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800647a:	2301      	movs	r3, #1
 800647c:	e01d      	b.n	80064ba <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006484:	b2db      	uxtb	r3, r3
 8006486:	2b00      	cmp	r3, #0
 8006488:	d106      	bne.n	8006498 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2200      	movs	r2, #0
 800648e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8006492:	6878      	ldr	r0, [r7, #4]
 8006494:	f000 f815 	bl	80064c2 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2202      	movs	r2, #2
 800649c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681a      	ldr	r2, [r3, #0]
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	3304      	adds	r3, #4
 80064a8:	4619      	mov	r1, r3
 80064aa:	4610      	mov	r0, r2
 80064ac:	f000 fcf6 	bl	8006e9c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2201      	movs	r2, #1
 80064b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80064b8:	2300      	movs	r3, #0
}
 80064ba:	4618      	mov	r0, r3
 80064bc:	3708      	adds	r7, #8
 80064be:	46bd      	mov	sp, r7
 80064c0:	bd80      	pop	{r7, pc}

080064c2 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80064c2:	b480      	push	{r7}
 80064c4:	b083      	sub	sp, #12
 80064c6:	af00      	add	r7, sp, #0
 80064c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80064ca:	bf00      	nop
 80064cc:	370c      	adds	r7, #12
 80064ce:	46bd      	mov	sp, r7
 80064d0:	bc80      	pop	{r7}
 80064d2:	4770      	bx	lr

080064d4 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b084      	sub	sp, #16
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
 80064dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	2b0c      	cmp	r3, #12
 80064e2:	d841      	bhi.n	8006568 <HAL_TIM_OC_Start_IT+0x94>
 80064e4:	a201      	add	r2, pc, #4	; (adr r2, 80064ec <HAL_TIM_OC_Start_IT+0x18>)
 80064e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064ea:	bf00      	nop
 80064ec:	08006521 	.word	0x08006521
 80064f0:	08006569 	.word	0x08006569
 80064f4:	08006569 	.word	0x08006569
 80064f8:	08006569 	.word	0x08006569
 80064fc:	08006533 	.word	0x08006533
 8006500:	08006569 	.word	0x08006569
 8006504:	08006569 	.word	0x08006569
 8006508:	08006569 	.word	0x08006569
 800650c:	08006545 	.word	0x08006545
 8006510:	08006569 	.word	0x08006569
 8006514:	08006569 	.word	0x08006569
 8006518:	08006569 	.word	0x08006569
 800651c:	08006557 	.word	0x08006557
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	687a      	ldr	r2, [r7, #4]
 8006526:	6812      	ldr	r2, [r2, #0]
 8006528:	68d2      	ldr	r2, [r2, #12]
 800652a:	f042 0202 	orr.w	r2, r2, #2
 800652e:	60da      	str	r2, [r3, #12]
      break;
 8006530:	e01b      	b.n	800656a <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	687a      	ldr	r2, [r7, #4]
 8006538:	6812      	ldr	r2, [r2, #0]
 800653a:	68d2      	ldr	r2, [r2, #12]
 800653c:	f042 0204 	orr.w	r2, r2, #4
 8006540:	60da      	str	r2, [r3, #12]
      break;
 8006542:	e012      	b.n	800656a <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	687a      	ldr	r2, [r7, #4]
 800654a:	6812      	ldr	r2, [r2, #0]
 800654c:	68d2      	ldr	r2, [r2, #12]
 800654e:	f042 0208 	orr.w	r2, r2, #8
 8006552:	60da      	str	r2, [r3, #12]
      break;
 8006554:	e009      	b.n	800656a <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	687a      	ldr	r2, [r7, #4]
 800655c:	6812      	ldr	r2, [r2, #0]
 800655e:	68d2      	ldr	r2, [r2, #12]
 8006560:	f042 0210 	orr.w	r2, r2, #16
 8006564:	60da      	str	r2, [r3, #12]
      break;
 8006566:	e000      	b.n	800656a <HAL_TIM_OC_Start_IT+0x96>
    }

    default:
      break;
 8006568:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	2201      	movs	r2, #1
 8006570:	6839      	ldr	r1, [r7, #0]
 8006572:	4618      	mov	r0, r3
 8006574:	f001 fa37 	bl	80079e6 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	4a1e      	ldr	r2, [pc, #120]	; (80065f8 <HAL_TIM_OC_Start_IT+0x124>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d013      	beq.n	80065aa <HAL_TIM_OC_Start_IT+0xd6>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	4a1d      	ldr	r2, [pc, #116]	; (80065fc <HAL_TIM_OC_Start_IT+0x128>)
 8006588:	4293      	cmp	r3, r2
 800658a:	d00e      	beq.n	80065aa <HAL_TIM_OC_Start_IT+0xd6>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	4a1b      	ldr	r2, [pc, #108]	; (8006600 <HAL_TIM_OC_Start_IT+0x12c>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d009      	beq.n	80065aa <HAL_TIM_OC_Start_IT+0xd6>
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	4a1a      	ldr	r2, [pc, #104]	; (8006604 <HAL_TIM_OC_Start_IT+0x130>)
 800659c:	4293      	cmp	r3, r2
 800659e:	d004      	beq.n	80065aa <HAL_TIM_OC_Start_IT+0xd6>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	4a18      	ldr	r2, [pc, #96]	; (8006608 <HAL_TIM_OC_Start_IT+0x134>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d101      	bne.n	80065ae <HAL_TIM_OC_Start_IT+0xda>
 80065aa:	2301      	movs	r3, #1
 80065ac:	e000      	b.n	80065b0 <HAL_TIM_OC_Start_IT+0xdc>
 80065ae:	2300      	movs	r3, #0
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d007      	beq.n	80065c4 <HAL_TIM_OC_Start_IT+0xf0>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	687a      	ldr	r2, [r7, #4]
 80065ba:	6812      	ldr	r2, [r2, #0]
 80065bc:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80065be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80065c2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	689a      	ldr	r2, [r3, #8]
 80065ca:	4b10      	ldr	r3, [pc, #64]	; (800660c <HAL_TIM_OC_Start_IT+0x138>)
 80065cc:	4013      	ands	r3, r2
 80065ce:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	2b06      	cmp	r3, #6
 80065d4:	d00b      	beq.n	80065ee <HAL_TIM_OC_Start_IT+0x11a>
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80065dc:	d007      	beq.n	80065ee <HAL_TIM_OC_Start_IT+0x11a>
  {
    __HAL_TIM_ENABLE(htim);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	687a      	ldr	r2, [r7, #4]
 80065e4:	6812      	ldr	r2, [r2, #0]
 80065e6:	6812      	ldr	r2, [r2, #0]
 80065e8:	f042 0201 	orr.w	r2, r2, #1
 80065ec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80065ee:	2300      	movs	r3, #0
}
 80065f0:	4618      	mov	r0, r3
 80065f2:	3710      	adds	r7, #16
 80065f4:	46bd      	mov	sp, r7
 80065f6:	bd80      	pop	{r7, pc}
 80065f8:	40012c00 	.word	0x40012c00
 80065fc:	40013400 	.word	0x40013400
 8006600:	40014000 	.word	0x40014000
 8006604:	40014400 	.word	0x40014400
 8006608:	40014800 	.word	0x40014800
 800660c:	00010007 	.word	0x00010007

08006610 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006610:	b580      	push	{r7, lr}
 8006612:	b082      	sub	sp, #8
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
 8006618:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	2b0c      	cmp	r3, #12
 800661e:	d841      	bhi.n	80066a4 <HAL_TIM_OC_Stop_IT+0x94>
 8006620:	a201      	add	r2, pc, #4	; (adr r2, 8006628 <HAL_TIM_OC_Stop_IT+0x18>)
 8006622:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006626:	bf00      	nop
 8006628:	0800665d 	.word	0x0800665d
 800662c:	080066a5 	.word	0x080066a5
 8006630:	080066a5 	.word	0x080066a5
 8006634:	080066a5 	.word	0x080066a5
 8006638:	0800666f 	.word	0x0800666f
 800663c:	080066a5 	.word	0x080066a5
 8006640:	080066a5 	.word	0x080066a5
 8006644:	080066a5 	.word	0x080066a5
 8006648:	08006681 	.word	0x08006681
 800664c:	080066a5 	.word	0x080066a5
 8006650:	080066a5 	.word	0x080066a5
 8006654:	080066a5 	.word	0x080066a5
 8006658:	08006693 	.word	0x08006693
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	687a      	ldr	r2, [r7, #4]
 8006662:	6812      	ldr	r2, [r2, #0]
 8006664:	68d2      	ldr	r2, [r2, #12]
 8006666:	f022 0202 	bic.w	r2, r2, #2
 800666a:	60da      	str	r2, [r3, #12]
      break;
 800666c:	e01b      	b.n	80066a6 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	687a      	ldr	r2, [r7, #4]
 8006674:	6812      	ldr	r2, [r2, #0]
 8006676:	68d2      	ldr	r2, [r2, #12]
 8006678:	f022 0204 	bic.w	r2, r2, #4
 800667c:	60da      	str	r2, [r3, #12]
      break;
 800667e:	e012      	b.n	80066a6 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	687a      	ldr	r2, [r7, #4]
 8006686:	6812      	ldr	r2, [r2, #0]
 8006688:	68d2      	ldr	r2, [r2, #12]
 800668a:	f022 0208 	bic.w	r2, r2, #8
 800668e:	60da      	str	r2, [r3, #12]
      break;
 8006690:	e009      	b.n	80066a6 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	687a      	ldr	r2, [r7, #4]
 8006698:	6812      	ldr	r2, [r2, #0]
 800669a:	68d2      	ldr	r2, [r2, #12]
 800669c:	f022 0210 	bic.w	r2, r2, #16
 80066a0:	60da      	str	r2, [r3, #12]
      break;
 80066a2:	e000      	b.n	80066a6 <HAL_TIM_OC_Stop_IT+0x96>
    }

    default:
      break;
 80066a4:	bf00      	nop
  }

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	2200      	movs	r2, #0
 80066ac:	6839      	ldr	r1, [r7, #0]
 80066ae:	4618      	mov	r0, r3
 80066b0:	f001 f999 	bl	80079e6 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4a28      	ldr	r2, [pc, #160]	; (800675c <HAL_TIM_OC_Stop_IT+0x14c>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d013      	beq.n	80066e6 <HAL_TIM_OC_Stop_IT+0xd6>
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	4a27      	ldr	r2, [pc, #156]	; (8006760 <HAL_TIM_OC_Stop_IT+0x150>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d00e      	beq.n	80066e6 <HAL_TIM_OC_Stop_IT+0xd6>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	4a25      	ldr	r2, [pc, #148]	; (8006764 <HAL_TIM_OC_Stop_IT+0x154>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d009      	beq.n	80066e6 <HAL_TIM_OC_Stop_IT+0xd6>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	4a24      	ldr	r2, [pc, #144]	; (8006768 <HAL_TIM_OC_Stop_IT+0x158>)
 80066d8:	4293      	cmp	r3, r2
 80066da:	d004      	beq.n	80066e6 <HAL_TIM_OC_Stop_IT+0xd6>
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	4a22      	ldr	r2, [pc, #136]	; (800676c <HAL_TIM_OC_Stop_IT+0x15c>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d101      	bne.n	80066ea <HAL_TIM_OC_Stop_IT+0xda>
 80066e6:	2301      	movs	r3, #1
 80066e8:	e000      	b.n	80066ec <HAL_TIM_OC_Stop_IT+0xdc>
 80066ea:	2300      	movs	r3, #0
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d017      	beq.n	8006720 <HAL_TIM_OC_Stop_IT+0x110>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	6a1a      	ldr	r2, [r3, #32]
 80066f6:	f241 1311 	movw	r3, #4369	; 0x1111
 80066fa:	4013      	ands	r3, r2
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d10f      	bne.n	8006720 <HAL_TIM_OC_Stop_IT+0x110>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	6a1a      	ldr	r2, [r3, #32]
 8006706:	f240 4344 	movw	r3, #1092	; 0x444
 800670a:	4013      	ands	r3, r2
 800670c:	2b00      	cmp	r3, #0
 800670e:	d107      	bne.n	8006720 <HAL_TIM_OC_Stop_IT+0x110>
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	687a      	ldr	r2, [r7, #4]
 8006716:	6812      	ldr	r2, [r2, #0]
 8006718:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800671a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800671e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	6a1a      	ldr	r2, [r3, #32]
 8006726:	f241 1311 	movw	r3, #4369	; 0x1111
 800672a:	4013      	ands	r3, r2
 800672c:	2b00      	cmp	r3, #0
 800672e:	d10f      	bne.n	8006750 <HAL_TIM_OC_Stop_IT+0x140>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	6a1a      	ldr	r2, [r3, #32]
 8006736:	f240 4344 	movw	r3, #1092	; 0x444
 800673a:	4013      	ands	r3, r2
 800673c:	2b00      	cmp	r3, #0
 800673e:	d107      	bne.n	8006750 <HAL_TIM_OC_Stop_IT+0x140>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	687a      	ldr	r2, [r7, #4]
 8006746:	6812      	ldr	r2, [r2, #0]
 8006748:	6812      	ldr	r2, [r2, #0]
 800674a:	f022 0201 	bic.w	r2, r2, #1
 800674e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006750:	2300      	movs	r3, #0
}
 8006752:	4618      	mov	r0, r3
 8006754:	3708      	adds	r7, #8
 8006756:	46bd      	mov	sp, r7
 8006758:	bd80      	pop	{r7, pc}
 800675a:	bf00      	nop
 800675c:	40012c00 	.word	0x40012c00
 8006760:	40013400 	.word	0x40013400
 8006764:	40014000 	.word	0x40014000
 8006768:	40014400 	.word	0x40014400
 800676c:	40014800 	.word	0x40014800

08006770 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b082      	sub	sp, #8
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d101      	bne.n	8006782 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800677e:	2301      	movs	r3, #1
 8006780:	e01d      	b.n	80067be <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006788:	b2db      	uxtb	r3, r3
 800678a:	2b00      	cmp	r3, #0
 800678c:	d106      	bne.n	800679c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	2200      	movs	r2, #0
 8006792:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006796:	6878      	ldr	r0, [r7, #4]
 8006798:	f000 f815 	bl	80067c6 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2202      	movs	r2, #2
 80067a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681a      	ldr	r2, [r3, #0]
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	3304      	adds	r3, #4
 80067ac:	4619      	mov	r1, r3
 80067ae:	4610      	mov	r0, r2
 80067b0:	f000 fb74 	bl	8006e9c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2201      	movs	r2, #1
 80067b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80067bc:	2300      	movs	r3, #0
}
 80067be:	4618      	mov	r0, r3
 80067c0:	3708      	adds	r7, #8
 80067c2:	46bd      	mov	sp, r7
 80067c4:	bd80      	pop	{r7, pc}

080067c6 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80067c6:	b480      	push	{r7}
 80067c8:	b083      	sub	sp, #12
 80067ca:	af00      	add	r7, sp, #0
 80067cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80067ce:	bf00      	nop
 80067d0:	370c      	adds	r7, #12
 80067d2:	46bd      	mov	sp, r7
 80067d4:	bc80      	pop	{r7}
 80067d6:	4770      	bx	lr

080067d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	b082      	sub	sp, #8
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	691b      	ldr	r3, [r3, #16]
 80067e6:	f003 0302 	and.w	r3, r3, #2
 80067ea:	2b02      	cmp	r3, #2
 80067ec:	d122      	bne.n	8006834 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	68db      	ldr	r3, [r3, #12]
 80067f4:	f003 0302 	and.w	r3, r3, #2
 80067f8:	2b02      	cmp	r3, #2
 80067fa:	d11b      	bne.n	8006834 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f06f 0202 	mvn.w	r2, #2
 8006804:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2201      	movs	r2, #1
 800680a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	699b      	ldr	r3, [r3, #24]
 8006812:	f003 0303 	and.w	r3, r3, #3
 8006816:	2b00      	cmp	r3, #0
 8006818:	d003      	beq.n	8006822 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800681a:	6878      	ldr	r0, [r7, #4]
 800681c:	f000 fb23 	bl	8006e66 <HAL_TIM_IC_CaptureCallback>
 8006820:	e005      	b.n	800682e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006822:	6878      	ldr	r0, [r7, #4]
 8006824:	f000 fb16 	bl	8006e54 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006828:	6878      	ldr	r0, [r7, #4]
 800682a:	f000 fb25 	bl	8006e78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	2200      	movs	r2, #0
 8006832:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	691b      	ldr	r3, [r3, #16]
 800683a:	f003 0304 	and.w	r3, r3, #4
 800683e:	2b04      	cmp	r3, #4
 8006840:	d122      	bne.n	8006888 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	68db      	ldr	r3, [r3, #12]
 8006848:	f003 0304 	and.w	r3, r3, #4
 800684c:	2b04      	cmp	r3, #4
 800684e:	d11b      	bne.n	8006888 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f06f 0204 	mvn.w	r2, #4
 8006858:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2202      	movs	r2, #2
 800685e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	699b      	ldr	r3, [r3, #24]
 8006866:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800686a:	2b00      	cmp	r3, #0
 800686c:	d003      	beq.n	8006876 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800686e:	6878      	ldr	r0, [r7, #4]
 8006870:	f000 faf9 	bl	8006e66 <HAL_TIM_IC_CaptureCallback>
 8006874:	e005      	b.n	8006882 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006876:	6878      	ldr	r0, [r7, #4]
 8006878:	f000 faec 	bl	8006e54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800687c:	6878      	ldr	r0, [r7, #4]
 800687e:	f000 fafb 	bl	8006e78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	2200      	movs	r2, #0
 8006886:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	691b      	ldr	r3, [r3, #16]
 800688e:	f003 0308 	and.w	r3, r3, #8
 8006892:	2b08      	cmp	r3, #8
 8006894:	d122      	bne.n	80068dc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	68db      	ldr	r3, [r3, #12]
 800689c:	f003 0308 	and.w	r3, r3, #8
 80068a0:	2b08      	cmp	r3, #8
 80068a2:	d11b      	bne.n	80068dc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f06f 0208 	mvn.w	r2, #8
 80068ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2204      	movs	r2, #4
 80068b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	69db      	ldr	r3, [r3, #28]
 80068ba:	f003 0303 	and.w	r3, r3, #3
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d003      	beq.n	80068ca <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068c2:	6878      	ldr	r0, [r7, #4]
 80068c4:	f000 facf 	bl	8006e66 <HAL_TIM_IC_CaptureCallback>
 80068c8:	e005      	b.n	80068d6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068ca:	6878      	ldr	r0, [r7, #4]
 80068cc:	f000 fac2 	bl	8006e54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068d0:	6878      	ldr	r0, [r7, #4]
 80068d2:	f000 fad1 	bl	8006e78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2200      	movs	r2, #0
 80068da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	691b      	ldr	r3, [r3, #16]
 80068e2:	f003 0310 	and.w	r3, r3, #16
 80068e6:	2b10      	cmp	r3, #16
 80068e8:	d122      	bne.n	8006930 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	68db      	ldr	r3, [r3, #12]
 80068f0:	f003 0310 	and.w	r3, r3, #16
 80068f4:	2b10      	cmp	r3, #16
 80068f6:	d11b      	bne.n	8006930 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	f06f 0210 	mvn.w	r2, #16
 8006900:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2208      	movs	r2, #8
 8006906:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	69db      	ldr	r3, [r3, #28]
 800690e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006912:	2b00      	cmp	r3, #0
 8006914:	d003      	beq.n	800691e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006916:	6878      	ldr	r0, [r7, #4]
 8006918:	f000 faa5 	bl	8006e66 <HAL_TIM_IC_CaptureCallback>
 800691c:	e005      	b.n	800692a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800691e:	6878      	ldr	r0, [r7, #4]
 8006920:	f000 fa98 	bl	8006e54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006924:	6878      	ldr	r0, [r7, #4]
 8006926:	f000 faa7 	bl	8006e78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2200      	movs	r2, #0
 800692e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	691b      	ldr	r3, [r3, #16]
 8006936:	f003 0301 	and.w	r3, r3, #1
 800693a:	2b01      	cmp	r3, #1
 800693c:	d10e      	bne.n	800695c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	68db      	ldr	r3, [r3, #12]
 8006944:	f003 0301 	and.w	r3, r3, #1
 8006948:	2b01      	cmp	r3, #1
 800694a:	d107      	bne.n	800695c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f06f 0201 	mvn.w	r2, #1
 8006954:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006956:	6878      	ldr	r0, [r7, #4]
 8006958:	f000 fa73 	bl	8006e42 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	691b      	ldr	r3, [r3, #16]
 8006962:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006966:	2b80      	cmp	r3, #128	; 0x80
 8006968:	d10e      	bne.n	8006988 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	68db      	ldr	r3, [r3, #12]
 8006970:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006974:	2b80      	cmp	r3, #128	; 0x80
 8006976:	d107      	bne.n	8006988 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006980:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006982:	6878      	ldr	r0, [r7, #4]
 8006984:	f001 f937 	bl	8007bf6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	691b      	ldr	r3, [r3, #16]
 800698e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006992:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006996:	d10e      	bne.n	80069b6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	68db      	ldr	r3, [r3, #12]
 800699e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069a2:	2b80      	cmp	r3, #128	; 0x80
 80069a4:	d107      	bne.n	80069b6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80069ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80069b0:	6878      	ldr	r0, [r7, #4]
 80069b2:	f001 f929 	bl	8007c08 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	691b      	ldr	r3, [r3, #16]
 80069bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069c0:	2b40      	cmp	r3, #64	; 0x40
 80069c2:	d10e      	bne.n	80069e2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	68db      	ldr	r3, [r3, #12]
 80069ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069ce:	2b40      	cmp	r3, #64	; 0x40
 80069d0:	d107      	bne.n	80069e2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80069da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80069dc:	6878      	ldr	r0, [r7, #4]
 80069de:	f000 fa54 	bl	8006e8a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	691b      	ldr	r3, [r3, #16]
 80069e8:	f003 0320 	and.w	r3, r3, #32
 80069ec:	2b20      	cmp	r3, #32
 80069ee:	d10e      	bne.n	8006a0e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	68db      	ldr	r3, [r3, #12]
 80069f6:	f003 0320 	and.w	r3, r3, #32
 80069fa:	2b20      	cmp	r3, #32
 80069fc:	d107      	bne.n	8006a0e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f06f 0220 	mvn.w	r2, #32
 8006a06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006a08:	6878      	ldr	r0, [r7, #4]
 8006a0a:	f001 f8eb 	bl	8007be4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006a0e:	bf00      	nop
 8006a10:	3708      	adds	r7, #8
 8006a12:	46bd      	mov	sp, r7
 8006a14:	bd80      	pop	{r7, pc}
	...

08006a18 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b084      	sub	sp, #16
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	60f8      	str	r0, [r7, #12]
 8006a20:	60b9      	str	r1, [r7, #8]
 8006a22:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a2a:	2b01      	cmp	r3, #1
 8006a2c:	d101      	bne.n	8006a32 <HAL_TIM_OC_ConfigChannel+0x1a>
 8006a2e:	2302      	movs	r3, #2
 8006a30:	e06c      	b.n	8006b0c <HAL_TIM_OC_ConfigChannel+0xf4>
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	2201      	movs	r2, #1
 8006a36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	2202      	movs	r2, #2
 8006a3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	2b14      	cmp	r3, #20
 8006a46:	d857      	bhi.n	8006af8 <HAL_TIM_OC_ConfigChannel+0xe0>
 8006a48:	a201      	add	r2, pc, #4	; (adr r2, 8006a50 <HAL_TIM_OC_ConfigChannel+0x38>)
 8006a4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a4e:	bf00      	nop
 8006a50:	08006aa5 	.word	0x08006aa5
 8006a54:	08006af9 	.word	0x08006af9
 8006a58:	08006af9 	.word	0x08006af9
 8006a5c:	08006af9 	.word	0x08006af9
 8006a60:	08006ab3 	.word	0x08006ab3
 8006a64:	08006af9 	.word	0x08006af9
 8006a68:	08006af9 	.word	0x08006af9
 8006a6c:	08006af9 	.word	0x08006af9
 8006a70:	08006ac1 	.word	0x08006ac1
 8006a74:	08006af9 	.word	0x08006af9
 8006a78:	08006af9 	.word	0x08006af9
 8006a7c:	08006af9 	.word	0x08006af9
 8006a80:	08006acf 	.word	0x08006acf
 8006a84:	08006af9 	.word	0x08006af9
 8006a88:	08006af9 	.word	0x08006af9
 8006a8c:	08006af9 	.word	0x08006af9
 8006a90:	08006add 	.word	0x08006add
 8006a94:	08006af9 	.word	0x08006af9
 8006a98:	08006af9 	.word	0x08006af9
 8006a9c:	08006af9 	.word	0x08006af9
 8006aa0:	08006aeb 	.word	0x08006aeb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	68b9      	ldr	r1, [r7, #8]
 8006aaa:	4618      	mov	r0, r3
 8006aac:	f000 fa8e 	bl	8006fcc <TIM_OC1_SetConfig>
      break;
 8006ab0:	e023      	b.n	8006afa <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	68b9      	ldr	r1, [r7, #8]
 8006ab8:	4618      	mov	r0, r3
 8006aba:	f000 fb17 	bl	80070ec <TIM_OC2_SetConfig>
      break;
 8006abe:	e01c      	b.n	8006afa <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	68b9      	ldr	r1, [r7, #8]
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	f000 fb98 	bl	80071fc <TIM_OC3_SetConfig>
      break;
 8006acc:	e015      	b.n	8006afa <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	68b9      	ldr	r1, [r7, #8]
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	f000 fc19 	bl	800730c <TIM_OC4_SetConfig>
      break;
 8006ada:	e00e      	b.n	8006afa <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	68b9      	ldr	r1, [r7, #8]
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	f000 fc7a 	bl	80073dc <TIM_OC5_SetConfig>
      break;
 8006ae8:	e007      	b.n	8006afa <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	68b9      	ldr	r1, [r7, #8]
 8006af0:	4618      	mov	r0, r3
 8006af2:	f000 fcd7 	bl	80074a4 <TIM_OC6_SetConfig>
      break;
 8006af6:	e000      	b.n	8006afa <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      break;
 8006af8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	2201      	movs	r2, #1
 8006afe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	2200      	movs	r2, #0
 8006b06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006b0a:	2300      	movs	r3, #0
}
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	3710      	adds	r7, #16
 8006b10:	46bd      	mov	sp, r7
 8006b12:	bd80      	pop	{r7, pc}

08006b14 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b084      	sub	sp, #16
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	60f8      	str	r0, [r7, #12]
 8006b1c:	60b9      	str	r1, [r7, #8]
 8006b1e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b26:	2b01      	cmp	r3, #1
 8006b28:	d101      	bne.n	8006b2e <HAL_TIM_IC_ConfigChannel+0x1a>
 8006b2a:	2302      	movs	r3, #2
 8006b2c:	e08a      	b.n	8006c44 <HAL_TIM_IC_ConfigChannel+0x130>
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	2201      	movs	r2, #1
 8006b32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	2202      	movs	r2, #2
 8006b3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d11b      	bne.n	8006b7c <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	6818      	ldr	r0, [r3, #0]
 8006b48:	68bb      	ldr	r3, [r7, #8]
 8006b4a:	6819      	ldr	r1, [r3, #0]
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	685a      	ldr	r2, [r3, #4]
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	68db      	ldr	r3, [r3, #12]
 8006b54:	f000 fd92 	bl	800767c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	68fa      	ldr	r2, [r7, #12]
 8006b5e:	6812      	ldr	r2, [r2, #0]
 8006b60:	6992      	ldr	r2, [r2, #24]
 8006b62:	f022 020c 	bic.w	r2, r2, #12
 8006b66:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	68fa      	ldr	r2, [r7, #12]
 8006b6e:	6812      	ldr	r2, [r2, #0]
 8006b70:	6991      	ldr	r1, [r2, #24]
 8006b72:	68ba      	ldr	r2, [r7, #8]
 8006b74:	6892      	ldr	r2, [r2, #8]
 8006b76:	430a      	orrs	r2, r1
 8006b78:	619a      	str	r2, [r3, #24]
 8006b7a:	e05a      	b.n	8006c32 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2b04      	cmp	r3, #4
 8006b80:	d11c      	bne.n	8006bbc <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	6818      	ldr	r0, [r3, #0]
 8006b86:	68bb      	ldr	r3, [r7, #8]
 8006b88:	6819      	ldr	r1, [r3, #0]
 8006b8a:	68bb      	ldr	r3, [r7, #8]
 8006b8c:	685a      	ldr	r2, [r3, #4]
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	68db      	ldr	r3, [r3, #12]
 8006b92:	f000 fe0d 	bl	80077b0 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	68fa      	ldr	r2, [r7, #12]
 8006b9c:	6812      	ldr	r2, [r2, #0]
 8006b9e:	6992      	ldr	r2, [r2, #24]
 8006ba0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006ba4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	68fa      	ldr	r2, [r7, #12]
 8006bac:	6812      	ldr	r2, [r2, #0]
 8006bae:	6991      	ldr	r1, [r2, #24]
 8006bb0:	68ba      	ldr	r2, [r7, #8]
 8006bb2:	6892      	ldr	r2, [r2, #8]
 8006bb4:	0212      	lsls	r2, r2, #8
 8006bb6:	430a      	orrs	r2, r1
 8006bb8:	619a      	str	r2, [r3, #24]
 8006bba:	e03a      	b.n	8006c32 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2b08      	cmp	r3, #8
 8006bc0:	d11b      	bne.n	8006bfa <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	6818      	ldr	r0, [r3, #0]
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	6819      	ldr	r1, [r3, #0]
 8006bca:	68bb      	ldr	r3, [r7, #8]
 8006bcc:	685a      	ldr	r2, [r3, #4]
 8006bce:	68bb      	ldr	r3, [r7, #8]
 8006bd0:	68db      	ldr	r3, [r3, #12]
 8006bd2:	f000 fe58 	bl	8007886 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	68fa      	ldr	r2, [r7, #12]
 8006bdc:	6812      	ldr	r2, [r2, #0]
 8006bde:	69d2      	ldr	r2, [r2, #28]
 8006be0:	f022 020c 	bic.w	r2, r2, #12
 8006be4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	68fa      	ldr	r2, [r7, #12]
 8006bec:	6812      	ldr	r2, [r2, #0]
 8006bee:	69d1      	ldr	r1, [r2, #28]
 8006bf0:	68ba      	ldr	r2, [r7, #8]
 8006bf2:	6892      	ldr	r2, [r2, #8]
 8006bf4:	430a      	orrs	r2, r1
 8006bf6:	61da      	str	r2, [r3, #28]
 8006bf8:	e01b      	b.n	8006c32 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	6818      	ldr	r0, [r3, #0]
 8006bfe:	68bb      	ldr	r3, [r7, #8]
 8006c00:	6819      	ldr	r1, [r3, #0]
 8006c02:	68bb      	ldr	r3, [r7, #8]
 8006c04:	685a      	ldr	r2, [r3, #4]
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	68db      	ldr	r3, [r3, #12]
 8006c0a:	f000 fe77 	bl	80078fc <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	68fa      	ldr	r2, [r7, #12]
 8006c14:	6812      	ldr	r2, [r2, #0]
 8006c16:	69d2      	ldr	r2, [r2, #28]
 8006c18:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006c1c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	68fa      	ldr	r2, [r7, #12]
 8006c24:	6812      	ldr	r2, [r2, #0]
 8006c26:	69d1      	ldr	r1, [r2, #28]
 8006c28:	68ba      	ldr	r2, [r7, #8]
 8006c2a:	6892      	ldr	r2, [r2, #8]
 8006c2c:	0212      	lsls	r2, r2, #8
 8006c2e:	430a      	orrs	r2, r1
 8006c30:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	2201      	movs	r2, #1
 8006c36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006c42:	2300      	movs	r3, #0
}
 8006c44:	4618      	mov	r0, r3
 8006c46:	3710      	adds	r7, #16
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	bd80      	pop	{r7, pc}

08006c4c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	b084      	sub	sp, #16
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	6078      	str	r0, [r7, #4]
 8006c54:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c5c:	2b01      	cmp	r3, #1
 8006c5e:	d101      	bne.n	8006c64 <HAL_TIM_ConfigClockSource+0x18>
 8006c60:	2302      	movs	r3, #2
 8006c62:	e0a8      	b.n	8006db6 <HAL_TIM_ConfigClockSource+0x16a>
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2201      	movs	r2, #1
 8006c68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2202      	movs	r2, #2
 8006c70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	689b      	ldr	r3, [r3, #8]
 8006c7a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c82:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006c86:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006c8e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	68fa      	ldr	r2, [r7, #12]
 8006c96:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	2b40      	cmp	r3, #64	; 0x40
 8006c9e:	d067      	beq.n	8006d70 <HAL_TIM_ConfigClockSource+0x124>
 8006ca0:	2b40      	cmp	r3, #64	; 0x40
 8006ca2:	d80b      	bhi.n	8006cbc <HAL_TIM_ConfigClockSource+0x70>
 8006ca4:	2b10      	cmp	r3, #16
 8006ca6:	d073      	beq.n	8006d90 <HAL_TIM_ConfigClockSource+0x144>
 8006ca8:	2b10      	cmp	r3, #16
 8006caa:	d802      	bhi.n	8006cb2 <HAL_TIM_ConfigClockSource+0x66>
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d06f      	beq.n	8006d90 <HAL_TIM_ConfigClockSource+0x144>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8006cb0:	e078      	b.n	8006da4 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8006cb2:	2b20      	cmp	r3, #32
 8006cb4:	d06c      	beq.n	8006d90 <HAL_TIM_ConfigClockSource+0x144>
 8006cb6:	2b30      	cmp	r3, #48	; 0x30
 8006cb8:	d06a      	beq.n	8006d90 <HAL_TIM_ConfigClockSource+0x144>
      break;
 8006cba:	e073      	b.n	8006da4 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8006cbc:	2b70      	cmp	r3, #112	; 0x70
 8006cbe:	d00d      	beq.n	8006cdc <HAL_TIM_ConfigClockSource+0x90>
 8006cc0:	2b70      	cmp	r3, #112	; 0x70
 8006cc2:	d804      	bhi.n	8006cce <HAL_TIM_ConfigClockSource+0x82>
 8006cc4:	2b50      	cmp	r3, #80	; 0x50
 8006cc6:	d033      	beq.n	8006d30 <HAL_TIM_ConfigClockSource+0xe4>
 8006cc8:	2b60      	cmp	r3, #96	; 0x60
 8006cca:	d041      	beq.n	8006d50 <HAL_TIM_ConfigClockSource+0x104>
      break;
 8006ccc:	e06a      	b.n	8006da4 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8006cce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006cd2:	d066      	beq.n	8006da2 <HAL_TIM_ConfigClockSource+0x156>
 8006cd4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006cd8:	d017      	beq.n	8006d0a <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8006cda:	e063      	b.n	8006da4 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6818      	ldr	r0, [r3, #0]
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	6899      	ldr	r1, [r3, #8]
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	685a      	ldr	r2, [r3, #4]
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	68db      	ldr	r3, [r3, #12]
 8006cec:	f000 fe5c 	bl	80079a8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	689b      	ldr	r3, [r3, #8]
 8006cf6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006cfe:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	68fa      	ldr	r2, [r7, #12]
 8006d06:	609a      	str	r2, [r3, #8]
      break;
 8006d08:	e04c      	b.n	8006da4 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6818      	ldr	r0, [r3, #0]
 8006d0e:	683b      	ldr	r3, [r7, #0]
 8006d10:	6899      	ldr	r1, [r3, #8]
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	685a      	ldr	r2, [r3, #4]
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	68db      	ldr	r3, [r3, #12]
 8006d1a:	f000 fe45 	bl	80079a8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	687a      	ldr	r2, [r7, #4]
 8006d24:	6812      	ldr	r2, [r2, #0]
 8006d26:	6892      	ldr	r2, [r2, #8]
 8006d28:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006d2c:	609a      	str	r2, [r3, #8]
      break;
 8006d2e:	e039      	b.n	8006da4 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6818      	ldr	r0, [r3, #0]
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	6859      	ldr	r1, [r3, #4]
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	68db      	ldr	r3, [r3, #12]
 8006d3c:	461a      	mov	r2, r3
 8006d3e:	f000 fd09 	bl	8007754 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	2150      	movs	r1, #80	; 0x50
 8006d48:	4618      	mov	r0, r3
 8006d4a:	f000 fe13 	bl	8007974 <TIM_ITRx_SetConfig>
      break;
 8006d4e:	e029      	b.n	8006da4 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	6818      	ldr	r0, [r3, #0]
 8006d54:	683b      	ldr	r3, [r7, #0]
 8006d56:	6859      	ldr	r1, [r3, #4]
 8006d58:	683b      	ldr	r3, [r7, #0]
 8006d5a:	68db      	ldr	r3, [r3, #12]
 8006d5c:	461a      	mov	r2, r3
 8006d5e:	f000 fd63 	bl	8007828 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	2160      	movs	r1, #96	; 0x60
 8006d68:	4618      	mov	r0, r3
 8006d6a:	f000 fe03 	bl	8007974 <TIM_ITRx_SetConfig>
      break;
 8006d6e:	e019      	b.n	8006da4 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	6818      	ldr	r0, [r3, #0]
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	6859      	ldr	r1, [r3, #4]
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	68db      	ldr	r3, [r3, #12]
 8006d7c:	461a      	mov	r2, r3
 8006d7e:	f000 fce9 	bl	8007754 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	2140      	movs	r1, #64	; 0x40
 8006d88:	4618      	mov	r0, r3
 8006d8a:	f000 fdf3 	bl	8007974 <TIM_ITRx_SetConfig>
      break;
 8006d8e:	e009      	b.n	8006da4 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681a      	ldr	r2, [r3, #0]
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	4619      	mov	r1, r3
 8006d9a:	4610      	mov	r0, r2
 8006d9c:	f000 fdea 	bl	8007974 <TIM_ITRx_SetConfig>
      break;
 8006da0:	e000      	b.n	8006da4 <HAL_TIM_ConfigClockSource+0x158>
      break;
 8006da2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2201      	movs	r2, #1
 8006da8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2200      	movs	r2, #0
 8006db0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006db4:	2300      	movs	r3, #0
}
 8006db6:	4618      	mov	r0, r3
 8006db8:	3710      	adds	r7, #16
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	bd80      	pop	{r7, pc}

08006dbe <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006dbe:	b580      	push	{r7, lr}
 8006dc0:	b082      	sub	sp, #8
 8006dc2:	af00      	add	r7, sp, #0
 8006dc4:	6078      	str	r0, [r7, #4]
 8006dc6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006dce:	2b01      	cmp	r3, #1
 8006dd0:	d101      	bne.n	8006dd6 <HAL_TIM_SlaveConfigSynchro+0x18>
 8006dd2:	2302      	movs	r3, #2
 8006dd4:	e031      	b.n	8006e3a <HAL_TIM_SlaveConfigSynchro+0x7c>
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2201      	movs	r2, #1
 8006dda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2202      	movs	r2, #2
 8006de2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8006de6:	6839      	ldr	r1, [r7, #0]
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f000 fbbf 	bl	800756c <TIM_SlaveTimer_SetConfig>
 8006dee:	4603      	mov	r3, r0
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d009      	beq.n	8006e08 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2201      	movs	r2, #1
 8006df8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2200      	movs	r2, #0
 8006e00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8006e04:	2301      	movs	r3, #1
 8006e06:	e018      	b.n	8006e3a <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	687a      	ldr	r2, [r7, #4]
 8006e0e:	6812      	ldr	r2, [r2, #0]
 8006e10:	68d2      	ldr	r2, [r2, #12]
 8006e12:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e16:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	687a      	ldr	r2, [r7, #4]
 8006e1e:	6812      	ldr	r2, [r2, #0]
 8006e20:	68d2      	ldr	r2, [r2, #12]
 8006e22:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006e26:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2201      	movs	r2, #1
 8006e2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2200      	movs	r2, #0
 8006e34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006e38:	2300      	movs	r3, #0
}
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	3708      	adds	r7, #8
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	bd80      	pop	{r7, pc}

08006e42 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006e42:	b480      	push	{r7}
 8006e44:	b083      	sub	sp, #12
 8006e46:	af00      	add	r7, sp, #0
 8006e48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006e4a:	bf00      	nop
 8006e4c:	370c      	adds	r7, #12
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	bc80      	pop	{r7}
 8006e52:	4770      	bx	lr

08006e54 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006e54:	b480      	push	{r7}
 8006e56:	b083      	sub	sp, #12
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006e5c:	bf00      	nop
 8006e5e:	370c      	adds	r7, #12
 8006e60:	46bd      	mov	sp, r7
 8006e62:	bc80      	pop	{r7}
 8006e64:	4770      	bx	lr

08006e66 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006e66:	b480      	push	{r7}
 8006e68:	b083      	sub	sp, #12
 8006e6a:	af00      	add	r7, sp, #0
 8006e6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006e6e:	bf00      	nop
 8006e70:	370c      	adds	r7, #12
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bc80      	pop	{r7}
 8006e76:	4770      	bx	lr

08006e78 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006e78:	b480      	push	{r7}
 8006e7a:	b083      	sub	sp, #12
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006e80:	bf00      	nop
 8006e82:	370c      	adds	r7, #12
 8006e84:	46bd      	mov	sp, r7
 8006e86:	bc80      	pop	{r7}
 8006e88:	4770      	bx	lr

08006e8a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006e8a:	b480      	push	{r7}
 8006e8c:	b083      	sub	sp, #12
 8006e8e:	af00      	add	r7, sp, #0
 8006e90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006e92:	bf00      	nop
 8006e94:	370c      	adds	r7, #12
 8006e96:	46bd      	mov	sp, r7
 8006e98:	bc80      	pop	{r7}
 8006e9a:	4770      	bx	lr

08006e9c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	b085      	sub	sp, #20
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
 8006ea4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	4a3f      	ldr	r2, [pc, #252]	; (8006fac <TIM_Base_SetConfig+0x110>)
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	d013      	beq.n	8006edc <TIM_Base_SetConfig+0x40>
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006eba:	d00f      	beq.n	8006edc <TIM_Base_SetConfig+0x40>
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	4a3c      	ldr	r2, [pc, #240]	; (8006fb0 <TIM_Base_SetConfig+0x114>)
 8006ec0:	4293      	cmp	r3, r2
 8006ec2:	d00b      	beq.n	8006edc <TIM_Base_SetConfig+0x40>
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	4a3b      	ldr	r2, [pc, #236]	; (8006fb4 <TIM_Base_SetConfig+0x118>)
 8006ec8:	4293      	cmp	r3, r2
 8006eca:	d007      	beq.n	8006edc <TIM_Base_SetConfig+0x40>
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	4a3a      	ldr	r2, [pc, #232]	; (8006fb8 <TIM_Base_SetConfig+0x11c>)
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	d003      	beq.n	8006edc <TIM_Base_SetConfig+0x40>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	4a39      	ldr	r2, [pc, #228]	; (8006fbc <TIM_Base_SetConfig+0x120>)
 8006ed8:	4293      	cmp	r3, r2
 8006eda:	d108      	bne.n	8006eee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ee2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	685b      	ldr	r3, [r3, #4]
 8006ee8:	68fa      	ldr	r2, [r7, #12]
 8006eea:	4313      	orrs	r3, r2
 8006eec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	4a2e      	ldr	r2, [pc, #184]	; (8006fac <TIM_Base_SetConfig+0x110>)
 8006ef2:	4293      	cmp	r3, r2
 8006ef4:	d01f      	beq.n	8006f36 <TIM_Base_SetConfig+0x9a>
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006efc:	d01b      	beq.n	8006f36 <TIM_Base_SetConfig+0x9a>
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	4a2b      	ldr	r2, [pc, #172]	; (8006fb0 <TIM_Base_SetConfig+0x114>)
 8006f02:	4293      	cmp	r3, r2
 8006f04:	d017      	beq.n	8006f36 <TIM_Base_SetConfig+0x9a>
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	4a2a      	ldr	r2, [pc, #168]	; (8006fb4 <TIM_Base_SetConfig+0x118>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d013      	beq.n	8006f36 <TIM_Base_SetConfig+0x9a>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	4a29      	ldr	r2, [pc, #164]	; (8006fb8 <TIM_Base_SetConfig+0x11c>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d00f      	beq.n	8006f36 <TIM_Base_SetConfig+0x9a>
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	4a28      	ldr	r2, [pc, #160]	; (8006fbc <TIM_Base_SetConfig+0x120>)
 8006f1a:	4293      	cmp	r3, r2
 8006f1c:	d00b      	beq.n	8006f36 <TIM_Base_SetConfig+0x9a>
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	4a27      	ldr	r2, [pc, #156]	; (8006fc0 <TIM_Base_SetConfig+0x124>)
 8006f22:	4293      	cmp	r3, r2
 8006f24:	d007      	beq.n	8006f36 <TIM_Base_SetConfig+0x9a>
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	4a26      	ldr	r2, [pc, #152]	; (8006fc4 <TIM_Base_SetConfig+0x128>)
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d003      	beq.n	8006f36 <TIM_Base_SetConfig+0x9a>
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	4a25      	ldr	r2, [pc, #148]	; (8006fc8 <TIM_Base_SetConfig+0x12c>)
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d108      	bne.n	8006f48 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006f3e:	683b      	ldr	r3, [r7, #0]
 8006f40:	68db      	ldr	r3, [r3, #12]
 8006f42:	68fa      	ldr	r2, [r7, #12]
 8006f44:	4313      	orrs	r3, r2
 8006f46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006f4e:	683b      	ldr	r3, [r7, #0]
 8006f50:	695b      	ldr	r3, [r3, #20]
 8006f52:	4313      	orrs	r3, r2
 8006f54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	68fa      	ldr	r2, [r7, #12]
 8006f5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	689a      	ldr	r2, [r3, #8]
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	681a      	ldr	r2, [r3, #0]
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	4a0f      	ldr	r2, [pc, #60]	; (8006fac <TIM_Base_SetConfig+0x110>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d00f      	beq.n	8006f94 <TIM_Base_SetConfig+0xf8>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	4a11      	ldr	r2, [pc, #68]	; (8006fbc <TIM_Base_SetConfig+0x120>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d00b      	beq.n	8006f94 <TIM_Base_SetConfig+0xf8>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	4a10      	ldr	r2, [pc, #64]	; (8006fc0 <TIM_Base_SetConfig+0x124>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d007      	beq.n	8006f94 <TIM_Base_SetConfig+0xf8>
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	4a0f      	ldr	r2, [pc, #60]	; (8006fc4 <TIM_Base_SetConfig+0x128>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d003      	beq.n	8006f94 <TIM_Base_SetConfig+0xf8>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	4a0e      	ldr	r2, [pc, #56]	; (8006fc8 <TIM_Base_SetConfig+0x12c>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d103      	bne.n	8006f9c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	691a      	ldr	r2, [r3, #16]
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	615a      	str	r2, [r3, #20]
}
 8006fa2:	bf00      	nop
 8006fa4:	3714      	adds	r7, #20
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	bc80      	pop	{r7}
 8006faa:	4770      	bx	lr
 8006fac:	40012c00 	.word	0x40012c00
 8006fb0:	40000400 	.word	0x40000400
 8006fb4:	40000800 	.word	0x40000800
 8006fb8:	40000c00 	.word	0x40000c00
 8006fbc:	40013400 	.word	0x40013400
 8006fc0:	40014000 	.word	0x40014000
 8006fc4:	40014400 	.word	0x40014400
 8006fc8:	40014800 	.word	0x40014800

08006fcc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006fcc:	b480      	push	{r7}
 8006fce:	b087      	sub	sp, #28
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
 8006fd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6a1b      	ldr	r3, [r3, #32]
 8006fda:	f023 0201 	bic.w	r2, r3, #1
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6a1b      	ldr	r3, [r3, #32]
 8006fe6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	685b      	ldr	r3, [r3, #4]
 8006fec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	699b      	ldr	r3, [r3, #24]
 8006ff2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006ffa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ffe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	f023 0303 	bic.w	r3, r3, #3
 8007006:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	68fa      	ldr	r2, [r7, #12]
 800700e:	4313      	orrs	r3, r2
 8007010:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007012:	697b      	ldr	r3, [r7, #20]
 8007014:	f023 0302 	bic.w	r3, r3, #2
 8007018:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	689b      	ldr	r3, [r3, #8]
 800701e:	697a      	ldr	r2, [r7, #20]
 8007020:	4313      	orrs	r3, r2
 8007022:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	4a2c      	ldr	r2, [pc, #176]	; (80070d8 <TIM_OC1_SetConfig+0x10c>)
 8007028:	4293      	cmp	r3, r2
 800702a:	d00f      	beq.n	800704c <TIM_OC1_SetConfig+0x80>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	4a2b      	ldr	r2, [pc, #172]	; (80070dc <TIM_OC1_SetConfig+0x110>)
 8007030:	4293      	cmp	r3, r2
 8007032:	d00b      	beq.n	800704c <TIM_OC1_SetConfig+0x80>
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	4a2a      	ldr	r2, [pc, #168]	; (80070e0 <TIM_OC1_SetConfig+0x114>)
 8007038:	4293      	cmp	r3, r2
 800703a:	d007      	beq.n	800704c <TIM_OC1_SetConfig+0x80>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	4a29      	ldr	r2, [pc, #164]	; (80070e4 <TIM_OC1_SetConfig+0x118>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d003      	beq.n	800704c <TIM_OC1_SetConfig+0x80>
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	4a28      	ldr	r2, [pc, #160]	; (80070e8 <TIM_OC1_SetConfig+0x11c>)
 8007048:	4293      	cmp	r3, r2
 800704a:	d10c      	bne.n	8007066 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800704c:	697b      	ldr	r3, [r7, #20]
 800704e:	f023 0308 	bic.w	r3, r3, #8
 8007052:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	68db      	ldr	r3, [r3, #12]
 8007058:	697a      	ldr	r2, [r7, #20]
 800705a:	4313      	orrs	r3, r2
 800705c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800705e:	697b      	ldr	r3, [r7, #20]
 8007060:	f023 0304 	bic.w	r3, r3, #4
 8007064:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	4a1b      	ldr	r2, [pc, #108]	; (80070d8 <TIM_OC1_SetConfig+0x10c>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d00f      	beq.n	800708e <TIM_OC1_SetConfig+0xc2>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	4a1a      	ldr	r2, [pc, #104]	; (80070dc <TIM_OC1_SetConfig+0x110>)
 8007072:	4293      	cmp	r3, r2
 8007074:	d00b      	beq.n	800708e <TIM_OC1_SetConfig+0xc2>
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	4a19      	ldr	r2, [pc, #100]	; (80070e0 <TIM_OC1_SetConfig+0x114>)
 800707a:	4293      	cmp	r3, r2
 800707c:	d007      	beq.n	800708e <TIM_OC1_SetConfig+0xc2>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	4a18      	ldr	r2, [pc, #96]	; (80070e4 <TIM_OC1_SetConfig+0x118>)
 8007082:	4293      	cmp	r3, r2
 8007084:	d003      	beq.n	800708e <TIM_OC1_SetConfig+0xc2>
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	4a17      	ldr	r2, [pc, #92]	; (80070e8 <TIM_OC1_SetConfig+0x11c>)
 800708a:	4293      	cmp	r3, r2
 800708c:	d111      	bne.n	80070b2 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800708e:	693b      	ldr	r3, [r7, #16]
 8007090:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007094:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007096:	693b      	ldr	r3, [r7, #16]
 8007098:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800709c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	695b      	ldr	r3, [r3, #20]
 80070a2:	693a      	ldr	r2, [r7, #16]
 80070a4:	4313      	orrs	r3, r2
 80070a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	699b      	ldr	r3, [r3, #24]
 80070ac:	693a      	ldr	r2, [r7, #16]
 80070ae:	4313      	orrs	r3, r2
 80070b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	693a      	ldr	r2, [r7, #16]
 80070b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	68fa      	ldr	r2, [r7, #12]
 80070bc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	685a      	ldr	r2, [r3, #4]
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	697a      	ldr	r2, [r7, #20]
 80070ca:	621a      	str	r2, [r3, #32]
}
 80070cc:	bf00      	nop
 80070ce:	371c      	adds	r7, #28
 80070d0:	46bd      	mov	sp, r7
 80070d2:	bc80      	pop	{r7}
 80070d4:	4770      	bx	lr
 80070d6:	bf00      	nop
 80070d8:	40012c00 	.word	0x40012c00
 80070dc:	40013400 	.word	0x40013400
 80070e0:	40014000 	.word	0x40014000
 80070e4:	40014400 	.word	0x40014400
 80070e8:	40014800 	.word	0x40014800

080070ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80070ec:	b480      	push	{r7}
 80070ee:	b087      	sub	sp, #28
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
 80070f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6a1b      	ldr	r3, [r3, #32]
 80070fa:	f023 0210 	bic.w	r2, r3, #16
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6a1b      	ldr	r3, [r3, #32]
 8007106:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	685b      	ldr	r3, [r3, #4]
 800710c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	699b      	ldr	r3, [r3, #24]
 8007112:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800711a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800711e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007126:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	021b      	lsls	r3, r3, #8
 800712e:	68fa      	ldr	r2, [r7, #12]
 8007130:	4313      	orrs	r3, r2
 8007132:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007134:	697b      	ldr	r3, [r7, #20]
 8007136:	f023 0320 	bic.w	r3, r3, #32
 800713a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	689b      	ldr	r3, [r3, #8]
 8007140:	011b      	lsls	r3, r3, #4
 8007142:	697a      	ldr	r2, [r7, #20]
 8007144:	4313      	orrs	r3, r2
 8007146:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	4a27      	ldr	r2, [pc, #156]	; (80071e8 <TIM_OC2_SetConfig+0xfc>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d003      	beq.n	8007158 <TIM_OC2_SetConfig+0x6c>
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	4a26      	ldr	r2, [pc, #152]	; (80071ec <TIM_OC2_SetConfig+0x100>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d10d      	bne.n	8007174 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007158:	697b      	ldr	r3, [r7, #20]
 800715a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800715e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	68db      	ldr	r3, [r3, #12]
 8007164:	011b      	lsls	r3, r3, #4
 8007166:	697a      	ldr	r2, [r7, #20]
 8007168:	4313      	orrs	r3, r2
 800716a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007172:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	4a1c      	ldr	r2, [pc, #112]	; (80071e8 <TIM_OC2_SetConfig+0xfc>)
 8007178:	4293      	cmp	r3, r2
 800717a:	d00f      	beq.n	800719c <TIM_OC2_SetConfig+0xb0>
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	4a1b      	ldr	r2, [pc, #108]	; (80071ec <TIM_OC2_SetConfig+0x100>)
 8007180:	4293      	cmp	r3, r2
 8007182:	d00b      	beq.n	800719c <TIM_OC2_SetConfig+0xb0>
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	4a1a      	ldr	r2, [pc, #104]	; (80071f0 <TIM_OC2_SetConfig+0x104>)
 8007188:	4293      	cmp	r3, r2
 800718a:	d007      	beq.n	800719c <TIM_OC2_SetConfig+0xb0>
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	4a19      	ldr	r2, [pc, #100]	; (80071f4 <TIM_OC2_SetConfig+0x108>)
 8007190:	4293      	cmp	r3, r2
 8007192:	d003      	beq.n	800719c <TIM_OC2_SetConfig+0xb0>
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	4a18      	ldr	r2, [pc, #96]	; (80071f8 <TIM_OC2_SetConfig+0x10c>)
 8007198:	4293      	cmp	r3, r2
 800719a:	d113      	bne.n	80071c4 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800719c:	693b      	ldr	r3, [r7, #16]
 800719e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80071a2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80071a4:	693b      	ldr	r3, [r7, #16]
 80071a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80071aa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80071ac:	683b      	ldr	r3, [r7, #0]
 80071ae:	695b      	ldr	r3, [r3, #20]
 80071b0:	009b      	lsls	r3, r3, #2
 80071b2:	693a      	ldr	r2, [r7, #16]
 80071b4:	4313      	orrs	r3, r2
 80071b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	699b      	ldr	r3, [r3, #24]
 80071bc:	009b      	lsls	r3, r3, #2
 80071be:	693a      	ldr	r2, [r7, #16]
 80071c0:	4313      	orrs	r3, r2
 80071c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	693a      	ldr	r2, [r7, #16]
 80071c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	68fa      	ldr	r2, [r7, #12]
 80071ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	685a      	ldr	r2, [r3, #4]
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	697a      	ldr	r2, [r7, #20]
 80071dc:	621a      	str	r2, [r3, #32]
}
 80071de:	bf00      	nop
 80071e0:	371c      	adds	r7, #28
 80071e2:	46bd      	mov	sp, r7
 80071e4:	bc80      	pop	{r7}
 80071e6:	4770      	bx	lr
 80071e8:	40012c00 	.word	0x40012c00
 80071ec:	40013400 	.word	0x40013400
 80071f0:	40014000 	.word	0x40014000
 80071f4:	40014400 	.word	0x40014400
 80071f8:	40014800 	.word	0x40014800

080071fc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80071fc:	b480      	push	{r7}
 80071fe:	b087      	sub	sp, #28
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]
 8007204:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6a1b      	ldr	r3, [r3, #32]
 800720a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	6a1b      	ldr	r3, [r3, #32]
 8007216:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	685b      	ldr	r3, [r3, #4]
 800721c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	69db      	ldr	r3, [r3, #28]
 8007222:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800722a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800722e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	f023 0303 	bic.w	r3, r3, #3
 8007236:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	68fa      	ldr	r2, [r7, #12]
 800723e:	4313      	orrs	r3, r2
 8007240:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007242:	697b      	ldr	r3, [r7, #20]
 8007244:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007248:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	689b      	ldr	r3, [r3, #8]
 800724e:	021b      	lsls	r3, r3, #8
 8007250:	697a      	ldr	r2, [r7, #20]
 8007252:	4313      	orrs	r3, r2
 8007254:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	4a27      	ldr	r2, [pc, #156]	; (80072f8 <TIM_OC3_SetConfig+0xfc>)
 800725a:	4293      	cmp	r3, r2
 800725c:	d003      	beq.n	8007266 <TIM_OC3_SetConfig+0x6a>
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	4a26      	ldr	r2, [pc, #152]	; (80072fc <TIM_OC3_SetConfig+0x100>)
 8007262:	4293      	cmp	r3, r2
 8007264:	d10d      	bne.n	8007282 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007266:	697b      	ldr	r3, [r7, #20]
 8007268:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800726c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	68db      	ldr	r3, [r3, #12]
 8007272:	021b      	lsls	r3, r3, #8
 8007274:	697a      	ldr	r2, [r7, #20]
 8007276:	4313      	orrs	r3, r2
 8007278:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800727a:	697b      	ldr	r3, [r7, #20]
 800727c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007280:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	4a1c      	ldr	r2, [pc, #112]	; (80072f8 <TIM_OC3_SetConfig+0xfc>)
 8007286:	4293      	cmp	r3, r2
 8007288:	d00f      	beq.n	80072aa <TIM_OC3_SetConfig+0xae>
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	4a1b      	ldr	r2, [pc, #108]	; (80072fc <TIM_OC3_SetConfig+0x100>)
 800728e:	4293      	cmp	r3, r2
 8007290:	d00b      	beq.n	80072aa <TIM_OC3_SetConfig+0xae>
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	4a1a      	ldr	r2, [pc, #104]	; (8007300 <TIM_OC3_SetConfig+0x104>)
 8007296:	4293      	cmp	r3, r2
 8007298:	d007      	beq.n	80072aa <TIM_OC3_SetConfig+0xae>
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	4a19      	ldr	r2, [pc, #100]	; (8007304 <TIM_OC3_SetConfig+0x108>)
 800729e:	4293      	cmp	r3, r2
 80072a0:	d003      	beq.n	80072aa <TIM_OC3_SetConfig+0xae>
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	4a18      	ldr	r2, [pc, #96]	; (8007308 <TIM_OC3_SetConfig+0x10c>)
 80072a6:	4293      	cmp	r3, r2
 80072a8:	d113      	bne.n	80072d2 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80072aa:	693b      	ldr	r3, [r7, #16]
 80072ac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80072b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80072b2:	693b      	ldr	r3, [r7, #16]
 80072b4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80072b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80072ba:	683b      	ldr	r3, [r7, #0]
 80072bc:	695b      	ldr	r3, [r3, #20]
 80072be:	011b      	lsls	r3, r3, #4
 80072c0:	693a      	ldr	r2, [r7, #16]
 80072c2:	4313      	orrs	r3, r2
 80072c4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80072c6:	683b      	ldr	r3, [r7, #0]
 80072c8:	699b      	ldr	r3, [r3, #24]
 80072ca:	011b      	lsls	r3, r3, #4
 80072cc:	693a      	ldr	r2, [r7, #16]
 80072ce:	4313      	orrs	r3, r2
 80072d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	693a      	ldr	r2, [r7, #16]
 80072d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	68fa      	ldr	r2, [r7, #12]
 80072dc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	685a      	ldr	r2, [r3, #4]
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	697a      	ldr	r2, [r7, #20]
 80072ea:	621a      	str	r2, [r3, #32]
}
 80072ec:	bf00      	nop
 80072ee:	371c      	adds	r7, #28
 80072f0:	46bd      	mov	sp, r7
 80072f2:	bc80      	pop	{r7}
 80072f4:	4770      	bx	lr
 80072f6:	bf00      	nop
 80072f8:	40012c00 	.word	0x40012c00
 80072fc:	40013400 	.word	0x40013400
 8007300:	40014000 	.word	0x40014000
 8007304:	40014400 	.word	0x40014400
 8007308:	40014800 	.word	0x40014800

0800730c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800730c:	b480      	push	{r7}
 800730e:	b087      	sub	sp, #28
 8007310:	af00      	add	r7, sp, #0
 8007312:	6078      	str	r0, [r7, #4]
 8007314:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6a1b      	ldr	r3, [r3, #32]
 800731a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6a1b      	ldr	r3, [r3, #32]
 8007326:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	685b      	ldr	r3, [r3, #4]
 800732c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	69db      	ldr	r3, [r3, #28]
 8007332:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800733a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800733e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007346:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	021b      	lsls	r3, r3, #8
 800734e:	68fa      	ldr	r2, [r7, #12]
 8007350:	4313      	orrs	r3, r2
 8007352:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007354:	693b      	ldr	r3, [r7, #16]
 8007356:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800735a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800735c:	683b      	ldr	r3, [r7, #0]
 800735e:	689b      	ldr	r3, [r3, #8]
 8007360:	031b      	lsls	r3, r3, #12
 8007362:	693a      	ldr	r2, [r7, #16]
 8007364:	4313      	orrs	r3, r2
 8007366:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	4a17      	ldr	r2, [pc, #92]	; (80073c8 <TIM_OC4_SetConfig+0xbc>)
 800736c:	4293      	cmp	r3, r2
 800736e:	d00f      	beq.n	8007390 <TIM_OC4_SetConfig+0x84>
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	4a16      	ldr	r2, [pc, #88]	; (80073cc <TIM_OC4_SetConfig+0xc0>)
 8007374:	4293      	cmp	r3, r2
 8007376:	d00b      	beq.n	8007390 <TIM_OC4_SetConfig+0x84>
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	4a15      	ldr	r2, [pc, #84]	; (80073d0 <TIM_OC4_SetConfig+0xc4>)
 800737c:	4293      	cmp	r3, r2
 800737e:	d007      	beq.n	8007390 <TIM_OC4_SetConfig+0x84>
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	4a14      	ldr	r2, [pc, #80]	; (80073d4 <TIM_OC4_SetConfig+0xc8>)
 8007384:	4293      	cmp	r3, r2
 8007386:	d003      	beq.n	8007390 <TIM_OC4_SetConfig+0x84>
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	4a13      	ldr	r2, [pc, #76]	; (80073d8 <TIM_OC4_SetConfig+0xcc>)
 800738c:	4293      	cmp	r3, r2
 800738e:	d109      	bne.n	80073a4 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007390:	697b      	ldr	r3, [r7, #20]
 8007392:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007396:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007398:	683b      	ldr	r3, [r7, #0]
 800739a:	695b      	ldr	r3, [r3, #20]
 800739c:	019b      	lsls	r3, r3, #6
 800739e:	697a      	ldr	r2, [r7, #20]
 80073a0:	4313      	orrs	r3, r2
 80073a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	697a      	ldr	r2, [r7, #20]
 80073a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	68fa      	ldr	r2, [r7, #12]
 80073ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	685a      	ldr	r2, [r3, #4]
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	693a      	ldr	r2, [r7, #16]
 80073bc:	621a      	str	r2, [r3, #32]
}
 80073be:	bf00      	nop
 80073c0:	371c      	adds	r7, #28
 80073c2:	46bd      	mov	sp, r7
 80073c4:	bc80      	pop	{r7}
 80073c6:	4770      	bx	lr
 80073c8:	40012c00 	.word	0x40012c00
 80073cc:	40013400 	.word	0x40013400
 80073d0:	40014000 	.word	0x40014000
 80073d4:	40014400 	.word	0x40014400
 80073d8:	40014800 	.word	0x40014800

080073dc <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80073dc:	b480      	push	{r7}
 80073de:	b087      	sub	sp, #28
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
 80073e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6a1b      	ldr	r3, [r3, #32]
 80073ea:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	6a1b      	ldr	r3, [r3, #32]
 80073f6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	685b      	ldr	r3, [r3, #4]
 80073fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007402:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800740a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800740e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	68fa      	ldr	r2, [r7, #12]
 8007416:	4313      	orrs	r3, r2
 8007418:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800741a:	693b      	ldr	r3, [r7, #16]
 800741c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007420:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007422:	683b      	ldr	r3, [r7, #0]
 8007424:	689b      	ldr	r3, [r3, #8]
 8007426:	041b      	lsls	r3, r3, #16
 8007428:	693a      	ldr	r2, [r7, #16]
 800742a:	4313      	orrs	r3, r2
 800742c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	4a17      	ldr	r2, [pc, #92]	; (8007490 <TIM_OC5_SetConfig+0xb4>)
 8007432:	4293      	cmp	r3, r2
 8007434:	d00f      	beq.n	8007456 <TIM_OC5_SetConfig+0x7a>
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	4a16      	ldr	r2, [pc, #88]	; (8007494 <TIM_OC5_SetConfig+0xb8>)
 800743a:	4293      	cmp	r3, r2
 800743c:	d00b      	beq.n	8007456 <TIM_OC5_SetConfig+0x7a>
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	4a15      	ldr	r2, [pc, #84]	; (8007498 <TIM_OC5_SetConfig+0xbc>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d007      	beq.n	8007456 <TIM_OC5_SetConfig+0x7a>
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	4a14      	ldr	r2, [pc, #80]	; (800749c <TIM_OC5_SetConfig+0xc0>)
 800744a:	4293      	cmp	r3, r2
 800744c:	d003      	beq.n	8007456 <TIM_OC5_SetConfig+0x7a>
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	4a13      	ldr	r2, [pc, #76]	; (80074a0 <TIM_OC5_SetConfig+0xc4>)
 8007452:	4293      	cmp	r3, r2
 8007454:	d109      	bne.n	800746a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007456:	697b      	ldr	r3, [r7, #20]
 8007458:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800745c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	695b      	ldr	r3, [r3, #20]
 8007462:	021b      	lsls	r3, r3, #8
 8007464:	697a      	ldr	r2, [r7, #20]
 8007466:	4313      	orrs	r3, r2
 8007468:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	697a      	ldr	r2, [r7, #20]
 800746e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	68fa      	ldr	r2, [r7, #12]
 8007474:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007476:	683b      	ldr	r3, [r7, #0]
 8007478:	685a      	ldr	r2, [r3, #4]
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	693a      	ldr	r2, [r7, #16]
 8007482:	621a      	str	r2, [r3, #32]
}
 8007484:	bf00      	nop
 8007486:	371c      	adds	r7, #28
 8007488:	46bd      	mov	sp, r7
 800748a:	bc80      	pop	{r7}
 800748c:	4770      	bx	lr
 800748e:	bf00      	nop
 8007490:	40012c00 	.word	0x40012c00
 8007494:	40013400 	.word	0x40013400
 8007498:	40014000 	.word	0x40014000
 800749c:	40014400 	.word	0x40014400
 80074a0:	40014800 	.word	0x40014800

080074a4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80074a4:	b480      	push	{r7}
 80074a6:	b087      	sub	sp, #28
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
 80074ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6a1b      	ldr	r3, [r3, #32]
 80074b2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6a1b      	ldr	r3, [r3, #32]
 80074be:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	685b      	ldr	r3, [r3, #4]
 80074c4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80074d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80074d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	021b      	lsls	r3, r3, #8
 80074de:	68fa      	ldr	r2, [r7, #12]
 80074e0:	4313      	orrs	r3, r2
 80074e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80074e4:	693b      	ldr	r3, [r7, #16]
 80074e6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80074ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	689b      	ldr	r3, [r3, #8]
 80074f0:	051b      	lsls	r3, r3, #20
 80074f2:	693a      	ldr	r2, [r7, #16]
 80074f4:	4313      	orrs	r3, r2
 80074f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	4a17      	ldr	r2, [pc, #92]	; (8007558 <TIM_OC6_SetConfig+0xb4>)
 80074fc:	4293      	cmp	r3, r2
 80074fe:	d00f      	beq.n	8007520 <TIM_OC6_SetConfig+0x7c>
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	4a16      	ldr	r2, [pc, #88]	; (800755c <TIM_OC6_SetConfig+0xb8>)
 8007504:	4293      	cmp	r3, r2
 8007506:	d00b      	beq.n	8007520 <TIM_OC6_SetConfig+0x7c>
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	4a15      	ldr	r2, [pc, #84]	; (8007560 <TIM_OC6_SetConfig+0xbc>)
 800750c:	4293      	cmp	r3, r2
 800750e:	d007      	beq.n	8007520 <TIM_OC6_SetConfig+0x7c>
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	4a14      	ldr	r2, [pc, #80]	; (8007564 <TIM_OC6_SetConfig+0xc0>)
 8007514:	4293      	cmp	r3, r2
 8007516:	d003      	beq.n	8007520 <TIM_OC6_SetConfig+0x7c>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	4a13      	ldr	r2, [pc, #76]	; (8007568 <TIM_OC6_SetConfig+0xc4>)
 800751c:	4293      	cmp	r3, r2
 800751e:	d109      	bne.n	8007534 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007520:	697b      	ldr	r3, [r7, #20]
 8007522:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007526:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007528:	683b      	ldr	r3, [r7, #0]
 800752a:	695b      	ldr	r3, [r3, #20]
 800752c:	029b      	lsls	r3, r3, #10
 800752e:	697a      	ldr	r2, [r7, #20]
 8007530:	4313      	orrs	r3, r2
 8007532:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	697a      	ldr	r2, [r7, #20]
 8007538:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	68fa      	ldr	r2, [r7, #12]
 800753e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	685a      	ldr	r2, [r3, #4]
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	693a      	ldr	r2, [r7, #16]
 800754c:	621a      	str	r2, [r3, #32]
}
 800754e:	bf00      	nop
 8007550:	371c      	adds	r7, #28
 8007552:	46bd      	mov	sp, r7
 8007554:	bc80      	pop	{r7}
 8007556:	4770      	bx	lr
 8007558:	40012c00 	.word	0x40012c00
 800755c:	40013400 	.word	0x40013400
 8007560:	40014000 	.word	0x40014000
 8007564:	40014400 	.word	0x40014400
 8007568:	40014800 	.word	0x40014800

0800756c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b086      	sub	sp, #24
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
 8007574:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	689b      	ldr	r3, [r3, #8]
 800757c:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800757e:	697b      	ldr	r3, [r7, #20]
 8007580:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007584:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	685b      	ldr	r3, [r3, #4]
 800758a:	697a      	ldr	r2, [r7, #20]
 800758c:	4313      	orrs	r3, r2
 800758e:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8007590:	697b      	ldr	r3, [r7, #20]
 8007592:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007596:	f023 0307 	bic.w	r3, r3, #7
 800759a:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	697a      	ldr	r2, [r7, #20]
 80075a2:	4313      	orrs	r3, r2
 80075a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	697a      	ldr	r2, [r7, #20]
 80075ac:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	685b      	ldr	r3, [r3, #4]
 80075b2:	2b30      	cmp	r3, #48	; 0x30
 80075b4:	d05c      	beq.n	8007670 <TIM_SlaveTimer_SetConfig+0x104>
 80075b6:	2b30      	cmp	r3, #48	; 0x30
 80075b8:	d806      	bhi.n	80075c8 <TIM_SlaveTimer_SetConfig+0x5c>
 80075ba:	2b10      	cmp	r3, #16
 80075bc:	d058      	beq.n	8007670 <TIM_SlaveTimer_SetConfig+0x104>
 80075be:	2b20      	cmp	r3, #32
 80075c0:	d056      	beq.n	8007670 <TIM_SlaveTimer_SetConfig+0x104>
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d054      	beq.n	8007670 <TIM_SlaveTimer_SetConfig+0x104>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      break;
 80075c6:	e054      	b.n	8007672 <TIM_SlaveTimer_SetConfig+0x106>
  switch (sSlaveConfig->InputTrigger)
 80075c8:	2b50      	cmp	r3, #80	; 0x50
 80075ca:	d03d      	beq.n	8007648 <TIM_SlaveTimer_SetConfig+0xdc>
 80075cc:	2b50      	cmp	r3, #80	; 0x50
 80075ce:	d802      	bhi.n	80075d6 <TIM_SlaveTimer_SetConfig+0x6a>
 80075d0:	2b40      	cmp	r3, #64	; 0x40
 80075d2:	d010      	beq.n	80075f6 <TIM_SlaveTimer_SetConfig+0x8a>
      break;
 80075d4:	e04d      	b.n	8007672 <TIM_SlaveTimer_SetConfig+0x106>
  switch (sSlaveConfig->InputTrigger)
 80075d6:	2b60      	cmp	r3, #96	; 0x60
 80075d8:	d040      	beq.n	800765c <TIM_SlaveTimer_SetConfig+0xf0>
 80075da:	2b70      	cmp	r3, #112	; 0x70
 80075dc:	d000      	beq.n	80075e0 <TIM_SlaveTimer_SetConfig+0x74>
      break;
 80075de:	e048      	b.n	8007672 <TIM_SlaveTimer_SetConfig+0x106>
      TIM_ETR_SetConfig(htim->Instance,
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	6818      	ldr	r0, [r3, #0]
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	68d9      	ldr	r1, [r3, #12]
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	689a      	ldr	r2, [r3, #8]
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	691b      	ldr	r3, [r3, #16]
 80075f0:	f000 f9da 	bl	80079a8 <TIM_ETR_SetConfig>
      break;
 80075f4:	e03d      	b.n	8007672 <TIM_SlaveTimer_SetConfig+0x106>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	2b05      	cmp	r3, #5
 80075fc:	d101      	bne.n	8007602 <TIM_SlaveTimer_SetConfig+0x96>
        return HAL_ERROR;
 80075fe:	2301      	movs	r3, #1
 8007600:	e038      	b.n	8007674 <TIM_SlaveTimer_SetConfig+0x108>
      tmpccer = htim->Instance->CCER;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	6a1b      	ldr	r3, [r3, #32]
 8007608:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	687a      	ldr	r2, [r7, #4]
 8007610:	6812      	ldr	r2, [r2, #0]
 8007612:	6a12      	ldr	r2, [r2, #32]
 8007614:	f022 0201 	bic.w	r2, r2, #1
 8007618:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	699b      	ldr	r3, [r3, #24]
 8007620:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007628:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	691b      	ldr	r3, [r3, #16]
 800762e:	011b      	lsls	r3, r3, #4
 8007630:	68fa      	ldr	r2, [r7, #12]
 8007632:	4313      	orrs	r3, r2
 8007634:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	68fa      	ldr	r2, [r7, #12]
 800763c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	693a      	ldr	r2, [r7, #16]
 8007644:	621a      	str	r2, [r3, #32]
      break;
 8007646:	e014      	b.n	8007672 <TIM_SlaveTimer_SetConfig+0x106>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	6818      	ldr	r0, [r3, #0]
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	6899      	ldr	r1, [r3, #8]
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	691b      	ldr	r3, [r3, #16]
 8007654:	461a      	mov	r2, r3
 8007656:	f000 f87d 	bl	8007754 <TIM_TI1_ConfigInputStage>
      break;
 800765a:	e00a      	b.n	8007672 <TIM_SlaveTimer_SetConfig+0x106>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	6818      	ldr	r0, [r3, #0]
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	6899      	ldr	r1, [r3, #8]
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	691b      	ldr	r3, [r3, #16]
 8007668:	461a      	mov	r2, r3
 800766a:	f000 f8dd 	bl	8007828 <TIM_TI2_ConfigInputStage>
      break;
 800766e:	e000      	b.n	8007672 <TIM_SlaveTimer_SetConfig+0x106>
      break;
 8007670:	bf00      	nop
  }
  return HAL_OK;
 8007672:	2300      	movs	r3, #0
}
 8007674:	4618      	mov	r0, r3
 8007676:	3718      	adds	r7, #24
 8007678:	46bd      	mov	sp, r7
 800767a:	bd80      	pop	{r7, pc}

0800767c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800767c:	b480      	push	{r7}
 800767e:	b087      	sub	sp, #28
 8007680:	af00      	add	r7, sp, #0
 8007682:	60f8      	str	r0, [r7, #12]
 8007684:	60b9      	str	r1, [r7, #8]
 8007686:	607a      	str	r2, [r7, #4]
 8007688:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	6a1b      	ldr	r3, [r3, #32]
 800768e:	f023 0201 	bic.w	r2, r3, #1
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	699b      	ldr	r3, [r3, #24]
 800769a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	6a1b      	ldr	r3, [r3, #32]
 80076a0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	4a25      	ldr	r2, [pc, #148]	; (800773c <TIM_TI1_SetConfig+0xc0>)
 80076a6:	4293      	cmp	r3, r2
 80076a8:	d017      	beq.n	80076da <TIM_TI1_SetConfig+0x5e>
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076b0:	d013      	beq.n	80076da <TIM_TI1_SetConfig+0x5e>
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	4a22      	ldr	r2, [pc, #136]	; (8007740 <TIM_TI1_SetConfig+0xc4>)
 80076b6:	4293      	cmp	r3, r2
 80076b8:	d00f      	beq.n	80076da <TIM_TI1_SetConfig+0x5e>
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	4a21      	ldr	r2, [pc, #132]	; (8007744 <TIM_TI1_SetConfig+0xc8>)
 80076be:	4293      	cmp	r3, r2
 80076c0:	d00b      	beq.n	80076da <TIM_TI1_SetConfig+0x5e>
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	4a20      	ldr	r2, [pc, #128]	; (8007748 <TIM_TI1_SetConfig+0xcc>)
 80076c6:	4293      	cmp	r3, r2
 80076c8:	d007      	beq.n	80076da <TIM_TI1_SetConfig+0x5e>
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	4a1f      	ldr	r2, [pc, #124]	; (800774c <TIM_TI1_SetConfig+0xd0>)
 80076ce:	4293      	cmp	r3, r2
 80076d0:	d003      	beq.n	80076da <TIM_TI1_SetConfig+0x5e>
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	4a1e      	ldr	r2, [pc, #120]	; (8007750 <TIM_TI1_SetConfig+0xd4>)
 80076d6:	4293      	cmp	r3, r2
 80076d8:	d101      	bne.n	80076de <TIM_TI1_SetConfig+0x62>
 80076da:	2301      	movs	r3, #1
 80076dc:	e000      	b.n	80076e0 <TIM_TI1_SetConfig+0x64>
 80076de:	2300      	movs	r3, #0
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d008      	beq.n	80076f6 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80076e4:	697b      	ldr	r3, [r7, #20]
 80076e6:	f023 0303 	bic.w	r3, r3, #3
 80076ea:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80076ec:	697a      	ldr	r2, [r7, #20]
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	4313      	orrs	r3, r2
 80076f2:	617b      	str	r3, [r7, #20]
 80076f4:	e003      	b.n	80076fe <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80076f6:	697b      	ldr	r3, [r7, #20]
 80076f8:	f043 0301 	orr.w	r3, r3, #1
 80076fc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80076fe:	697b      	ldr	r3, [r7, #20]
 8007700:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007704:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007706:	683b      	ldr	r3, [r7, #0]
 8007708:	011b      	lsls	r3, r3, #4
 800770a:	b2db      	uxtb	r3, r3
 800770c:	697a      	ldr	r2, [r7, #20]
 800770e:	4313      	orrs	r3, r2
 8007710:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007712:	693b      	ldr	r3, [r7, #16]
 8007714:	f023 030a 	bic.w	r3, r3, #10
 8007718:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800771a:	68bb      	ldr	r3, [r7, #8]
 800771c:	f003 030a 	and.w	r3, r3, #10
 8007720:	693a      	ldr	r2, [r7, #16]
 8007722:	4313      	orrs	r3, r2
 8007724:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	697a      	ldr	r2, [r7, #20]
 800772a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	693a      	ldr	r2, [r7, #16]
 8007730:	621a      	str	r2, [r3, #32]
}
 8007732:	bf00      	nop
 8007734:	371c      	adds	r7, #28
 8007736:	46bd      	mov	sp, r7
 8007738:	bc80      	pop	{r7}
 800773a:	4770      	bx	lr
 800773c:	40012c00 	.word	0x40012c00
 8007740:	40000400 	.word	0x40000400
 8007744:	40000800 	.word	0x40000800
 8007748:	40000c00 	.word	0x40000c00
 800774c:	40013400 	.word	0x40013400
 8007750:	40014000 	.word	0x40014000

08007754 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007754:	b480      	push	{r7}
 8007756:	b087      	sub	sp, #28
 8007758:	af00      	add	r7, sp, #0
 800775a:	60f8      	str	r0, [r7, #12]
 800775c:	60b9      	str	r1, [r7, #8]
 800775e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	6a1b      	ldr	r3, [r3, #32]
 8007764:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	6a1b      	ldr	r3, [r3, #32]
 800776a:	f023 0201 	bic.w	r2, r3, #1
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	699b      	ldr	r3, [r3, #24]
 8007776:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007778:	693b      	ldr	r3, [r7, #16]
 800777a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800777e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	011b      	lsls	r3, r3, #4
 8007784:	693a      	ldr	r2, [r7, #16]
 8007786:	4313      	orrs	r3, r2
 8007788:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800778a:	697b      	ldr	r3, [r7, #20]
 800778c:	f023 030a 	bic.w	r3, r3, #10
 8007790:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007792:	697a      	ldr	r2, [r7, #20]
 8007794:	68bb      	ldr	r3, [r7, #8]
 8007796:	4313      	orrs	r3, r2
 8007798:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	693a      	ldr	r2, [r7, #16]
 800779e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	697a      	ldr	r2, [r7, #20]
 80077a4:	621a      	str	r2, [r3, #32]
}
 80077a6:	bf00      	nop
 80077a8:	371c      	adds	r7, #28
 80077aa:	46bd      	mov	sp, r7
 80077ac:	bc80      	pop	{r7}
 80077ae:	4770      	bx	lr

080077b0 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80077b0:	b480      	push	{r7}
 80077b2:	b087      	sub	sp, #28
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	60f8      	str	r0, [r7, #12]
 80077b8:	60b9      	str	r1, [r7, #8]
 80077ba:	607a      	str	r2, [r7, #4]
 80077bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	6a1b      	ldr	r3, [r3, #32]
 80077c2:	f023 0210 	bic.w	r2, r3, #16
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	699b      	ldr	r3, [r3, #24]
 80077ce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	6a1b      	ldr	r3, [r3, #32]
 80077d4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80077d6:	697b      	ldr	r3, [r7, #20]
 80077d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80077dc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	021b      	lsls	r3, r3, #8
 80077e2:	697a      	ldr	r2, [r7, #20]
 80077e4:	4313      	orrs	r3, r2
 80077e6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80077e8:	697b      	ldr	r3, [r7, #20]
 80077ea:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80077ee:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	031b      	lsls	r3, r3, #12
 80077f4:	b29b      	uxth	r3, r3
 80077f6:	697a      	ldr	r2, [r7, #20]
 80077f8:	4313      	orrs	r3, r2
 80077fa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80077fc:	693b      	ldr	r3, [r7, #16]
 80077fe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007802:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007804:	68bb      	ldr	r3, [r7, #8]
 8007806:	011b      	lsls	r3, r3, #4
 8007808:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800780c:	693a      	ldr	r2, [r7, #16]
 800780e:	4313      	orrs	r3, r2
 8007810:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	697a      	ldr	r2, [r7, #20]
 8007816:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	693a      	ldr	r2, [r7, #16]
 800781c:	621a      	str	r2, [r3, #32]
}
 800781e:	bf00      	nop
 8007820:	371c      	adds	r7, #28
 8007822:	46bd      	mov	sp, r7
 8007824:	bc80      	pop	{r7}
 8007826:	4770      	bx	lr

08007828 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007828:	b480      	push	{r7}
 800782a:	b087      	sub	sp, #28
 800782c:	af00      	add	r7, sp, #0
 800782e:	60f8      	str	r0, [r7, #12]
 8007830:	60b9      	str	r1, [r7, #8]
 8007832:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	6a1b      	ldr	r3, [r3, #32]
 8007838:	f023 0210 	bic.w	r2, r3, #16
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	699b      	ldr	r3, [r3, #24]
 8007844:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	6a1b      	ldr	r3, [r3, #32]
 800784a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800784c:	697b      	ldr	r3, [r7, #20]
 800784e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007852:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	031b      	lsls	r3, r3, #12
 8007858:	697a      	ldr	r2, [r7, #20]
 800785a:	4313      	orrs	r3, r2
 800785c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800785e:	693b      	ldr	r3, [r7, #16]
 8007860:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007864:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007866:	68bb      	ldr	r3, [r7, #8]
 8007868:	011b      	lsls	r3, r3, #4
 800786a:	693a      	ldr	r2, [r7, #16]
 800786c:	4313      	orrs	r3, r2
 800786e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	697a      	ldr	r2, [r7, #20]
 8007874:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	693a      	ldr	r2, [r7, #16]
 800787a:	621a      	str	r2, [r3, #32]
}
 800787c:	bf00      	nop
 800787e:	371c      	adds	r7, #28
 8007880:	46bd      	mov	sp, r7
 8007882:	bc80      	pop	{r7}
 8007884:	4770      	bx	lr

08007886 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007886:	b480      	push	{r7}
 8007888:	b087      	sub	sp, #28
 800788a:	af00      	add	r7, sp, #0
 800788c:	60f8      	str	r0, [r7, #12]
 800788e:	60b9      	str	r1, [r7, #8]
 8007890:	607a      	str	r2, [r7, #4]
 8007892:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	6a1b      	ldr	r3, [r3, #32]
 8007898:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	69db      	ldr	r3, [r3, #28]
 80078a4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	6a1b      	ldr	r3, [r3, #32]
 80078aa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80078ac:	697b      	ldr	r3, [r7, #20]
 80078ae:	f023 0303 	bic.w	r3, r3, #3
 80078b2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80078b4:	697a      	ldr	r2, [r7, #20]
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	4313      	orrs	r3, r2
 80078ba:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80078bc:	697b      	ldr	r3, [r7, #20]
 80078be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80078c2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	011b      	lsls	r3, r3, #4
 80078c8:	b2db      	uxtb	r3, r3
 80078ca:	697a      	ldr	r2, [r7, #20]
 80078cc:	4313      	orrs	r3, r2
 80078ce:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80078d0:	693b      	ldr	r3, [r7, #16]
 80078d2:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80078d6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80078d8:	68bb      	ldr	r3, [r7, #8]
 80078da:	021b      	lsls	r3, r3, #8
 80078dc:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80078e0:	693a      	ldr	r2, [r7, #16]
 80078e2:	4313      	orrs	r3, r2
 80078e4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	697a      	ldr	r2, [r7, #20]
 80078ea:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	693a      	ldr	r2, [r7, #16]
 80078f0:	621a      	str	r2, [r3, #32]
}
 80078f2:	bf00      	nop
 80078f4:	371c      	adds	r7, #28
 80078f6:	46bd      	mov	sp, r7
 80078f8:	bc80      	pop	{r7}
 80078fa:	4770      	bx	lr

080078fc <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80078fc:	b480      	push	{r7}
 80078fe:	b087      	sub	sp, #28
 8007900:	af00      	add	r7, sp, #0
 8007902:	60f8      	str	r0, [r7, #12]
 8007904:	60b9      	str	r1, [r7, #8]
 8007906:	607a      	str	r2, [r7, #4]
 8007908:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	6a1b      	ldr	r3, [r3, #32]
 800790e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	69db      	ldr	r3, [r3, #28]
 800791a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	6a1b      	ldr	r3, [r3, #32]
 8007920:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007922:	697b      	ldr	r3, [r7, #20]
 8007924:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007928:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	021b      	lsls	r3, r3, #8
 800792e:	697a      	ldr	r2, [r7, #20]
 8007930:	4313      	orrs	r3, r2
 8007932:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007934:	697b      	ldr	r3, [r7, #20]
 8007936:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800793a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	031b      	lsls	r3, r3, #12
 8007940:	b29b      	uxth	r3, r3
 8007942:	697a      	ldr	r2, [r7, #20]
 8007944:	4313      	orrs	r3, r2
 8007946:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007948:	693b      	ldr	r3, [r7, #16]
 800794a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800794e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007950:	68bb      	ldr	r3, [r7, #8]
 8007952:	031b      	lsls	r3, r3, #12
 8007954:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007958:	693a      	ldr	r2, [r7, #16]
 800795a:	4313      	orrs	r3, r2
 800795c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	697a      	ldr	r2, [r7, #20]
 8007962:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	693a      	ldr	r2, [r7, #16]
 8007968:	621a      	str	r2, [r3, #32]
}
 800796a:	bf00      	nop
 800796c:	371c      	adds	r7, #28
 800796e:	46bd      	mov	sp, r7
 8007970:	bc80      	pop	{r7}
 8007972:	4770      	bx	lr

08007974 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007974:	b480      	push	{r7}
 8007976:	b085      	sub	sp, #20
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]
 800797c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	689b      	ldr	r3, [r3, #8]
 8007982:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800798a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800798c:	683a      	ldr	r2, [r7, #0]
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	4313      	orrs	r3, r2
 8007992:	f043 0307 	orr.w	r3, r3, #7
 8007996:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	68fa      	ldr	r2, [r7, #12]
 800799c:	609a      	str	r2, [r3, #8]
}
 800799e:	bf00      	nop
 80079a0:	3714      	adds	r7, #20
 80079a2:	46bd      	mov	sp, r7
 80079a4:	bc80      	pop	{r7}
 80079a6:	4770      	bx	lr

080079a8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80079a8:	b480      	push	{r7}
 80079aa:	b087      	sub	sp, #28
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	60f8      	str	r0, [r7, #12]
 80079b0:	60b9      	str	r1, [r7, #8]
 80079b2:	607a      	str	r2, [r7, #4]
 80079b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	689b      	ldr	r3, [r3, #8]
 80079ba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80079bc:	697b      	ldr	r3, [r7, #20]
 80079be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80079c2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80079c4:	683b      	ldr	r3, [r7, #0]
 80079c6:	021a      	lsls	r2, r3, #8
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	431a      	orrs	r2, r3
 80079cc:	68bb      	ldr	r3, [r7, #8]
 80079ce:	4313      	orrs	r3, r2
 80079d0:	697a      	ldr	r2, [r7, #20]
 80079d2:	4313      	orrs	r3, r2
 80079d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	697a      	ldr	r2, [r7, #20]
 80079da:	609a      	str	r2, [r3, #8]
}
 80079dc:	bf00      	nop
 80079de:	371c      	adds	r7, #28
 80079e0:	46bd      	mov	sp, r7
 80079e2:	bc80      	pop	{r7}
 80079e4:	4770      	bx	lr

080079e6 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80079e6:	b480      	push	{r7}
 80079e8:	b087      	sub	sp, #28
 80079ea:	af00      	add	r7, sp, #0
 80079ec:	60f8      	str	r0, [r7, #12]
 80079ee:	60b9      	str	r1, [r7, #8]
 80079f0:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80079f2:	68bb      	ldr	r3, [r7, #8]
 80079f4:	f003 031f 	and.w	r3, r3, #31
 80079f8:	2201      	movs	r2, #1
 80079fa:	fa02 f303 	lsl.w	r3, r2, r3
 80079fe:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	6a1a      	ldr	r2, [r3, #32]
 8007a04:	697b      	ldr	r3, [r7, #20]
 8007a06:	43db      	mvns	r3, r3
 8007a08:	401a      	ands	r2, r3
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	6a1a      	ldr	r2, [r3, #32]
 8007a12:	68bb      	ldr	r3, [r7, #8]
 8007a14:	f003 031f 	and.w	r3, r3, #31
 8007a18:	6879      	ldr	r1, [r7, #4]
 8007a1a:	fa01 f303 	lsl.w	r3, r1, r3
 8007a1e:	431a      	orrs	r2, r3
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	621a      	str	r2, [r3, #32]
}
 8007a24:	bf00      	nop
 8007a26:	371c      	adds	r7, #28
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	bc80      	pop	{r7}
 8007a2c:	4770      	bx	lr
	...

08007a30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007a30:	b480      	push	{r7}
 8007a32:	b085      	sub	sp, #20
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
 8007a38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a40:	2b01      	cmp	r3, #1
 8007a42:	d101      	bne.n	8007a48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007a44:	2302      	movs	r3, #2
 8007a46:	e068      	b.n	8007b1a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2201      	movs	r2, #1
 8007a4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	2202      	movs	r2, #2
 8007a54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	685b      	ldr	r3, [r3, #4]
 8007a5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	689b      	ldr	r3, [r3, #8]
 8007a66:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	4a2d      	ldr	r2, [pc, #180]	; (8007b24 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007a6e:	4293      	cmp	r3, r2
 8007a70:	d004      	beq.n	8007a7c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	4a2c      	ldr	r2, [pc, #176]	; (8007b28 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007a78:	4293      	cmp	r3, r2
 8007a7a:	d108      	bne.n	8007a8e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007a82:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	685b      	ldr	r3, [r3, #4]
 8007a88:	68fa      	ldr	r2, [r7, #12]
 8007a8a:	4313      	orrs	r3, r2
 8007a8c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a94:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	68fa      	ldr	r2, [r7, #12]
 8007a9c:	4313      	orrs	r3, r2
 8007a9e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	68fa      	ldr	r2, [r7, #12]
 8007aa6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	4a1d      	ldr	r2, [pc, #116]	; (8007b24 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007aae:	4293      	cmp	r3, r2
 8007ab0:	d01d      	beq.n	8007aee <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007aba:	d018      	beq.n	8007aee <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	4a1a      	ldr	r2, [pc, #104]	; (8007b2c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007ac2:	4293      	cmp	r3, r2
 8007ac4:	d013      	beq.n	8007aee <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	4a19      	ldr	r2, [pc, #100]	; (8007b30 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007acc:	4293      	cmp	r3, r2
 8007ace:	d00e      	beq.n	8007aee <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	4a17      	ldr	r2, [pc, #92]	; (8007b34 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007ad6:	4293      	cmp	r3, r2
 8007ad8:	d009      	beq.n	8007aee <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	4a12      	ldr	r2, [pc, #72]	; (8007b28 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007ae0:	4293      	cmp	r3, r2
 8007ae2:	d004      	beq.n	8007aee <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	4a13      	ldr	r2, [pc, #76]	; (8007b38 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007aea:	4293      	cmp	r3, r2
 8007aec:	d10c      	bne.n	8007b08 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007af4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007af6:	683b      	ldr	r3, [r7, #0]
 8007af8:	689b      	ldr	r3, [r3, #8]
 8007afa:	68ba      	ldr	r2, [r7, #8]
 8007afc:	4313      	orrs	r3, r2
 8007afe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	68ba      	ldr	r2, [r7, #8]
 8007b06:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2201      	movs	r2, #1
 8007b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2200      	movs	r2, #0
 8007b14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007b18:	2300      	movs	r3, #0
}
 8007b1a:	4618      	mov	r0, r3
 8007b1c:	3714      	adds	r7, #20
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	bc80      	pop	{r7}
 8007b22:	4770      	bx	lr
 8007b24:	40012c00 	.word	0x40012c00
 8007b28:	40013400 	.word	0x40013400
 8007b2c:	40000400 	.word	0x40000400
 8007b30:	40000800 	.word	0x40000800
 8007b34:	40000c00 	.word	0x40000c00
 8007b38:	40014000 	.word	0x40014000

08007b3c <HAL_TIMEx_RemapConfig>:
  @endif
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap)
{
 8007b3c:	b480      	push	{r7}
 8007b3e:	b085      	sub	sp, #20
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	6078      	str	r0, [r7, #4]
 8007b44:	6039      	str	r1, [r7, #0]
  uint32_t tmpor1 = 0U;
 8007b46:	2300      	movs	r3, #0
 8007b48:	60fb      	str	r3, [r7, #12]
  uint32_t tmpor2 = 0U;
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	60bb      	str	r3, [r7, #8]

  __HAL_LOCK(htim);
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b54:	2b01      	cmp	r3, #1
 8007b56:	d101      	bne.n	8007b5c <HAL_TIMEx_RemapConfig+0x20>
 8007b58:	2302      	movs	r3, #2
 8007b5a:	e038      	b.n	8007bce <HAL_TIMEx_RemapConfig+0x92>
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2201      	movs	r2, #1
 8007b60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Check parameters */
  assert_param(IS_TIM_REMAP_INSTANCE(htim->Instance));
  assert_param(IS_TIM_REMAP(Remap));

  /* Set ETR_SEL bit field (if required) */
  if (IS_TIM_ETRSEL_INSTANCE(htim->Instance))
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	4a1b      	ldr	r2, [pc, #108]	; (8007bd8 <HAL_TIMEx_RemapConfig+0x9c>)
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	d00e      	beq.n	8007b8c <HAL_TIMEx_RemapConfig+0x50>
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b76:	d009      	beq.n	8007b8c <HAL_TIMEx_RemapConfig+0x50>
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	4a17      	ldr	r2, [pc, #92]	; (8007bdc <HAL_TIMEx_RemapConfig+0xa0>)
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d004      	beq.n	8007b8c <HAL_TIMEx_RemapConfig+0x50>
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	4a16      	ldr	r2, [pc, #88]	; (8007be0 <HAL_TIMEx_RemapConfig+0xa4>)
 8007b88:	4293      	cmp	r3, r2
 8007b8a:	d111      	bne.n	8007bb0 <HAL_TIMEx_RemapConfig+0x74>
  {
    tmpor2 = htim->Instance->OR2;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b92:	60bb      	str	r3, [r7, #8]
    tmpor2 &= ~TIM1_OR2_ETRSEL_Msk;
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	f423 33e0 	bic.w	r3, r3, #114688	; 0x1c000
 8007b9a:	60bb      	str	r3, [r7, #8]
    tmpor2 |= (Remap & TIM1_OR2_ETRSEL_Msk);
 8007b9c:	683b      	ldr	r3, [r7, #0]
 8007b9e:	f403 33e0 	and.w	r3, r3, #114688	; 0x1c000
 8007ba2:	68ba      	ldr	r2, [r7, #8]
 8007ba4:	4313      	orrs	r3, r2
 8007ba6:	60bb      	str	r3, [r7, #8]

    /* Set TIMx_OR2 */
    htim->Instance->OR2 = tmpor2;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	68ba      	ldr	r2, [r7, #8]
 8007bae:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Set other remapping capabilities */
  tmpor1 = Remap;
 8007bb0:	683b      	ldr	r3, [r7, #0]
 8007bb2:	60fb      	str	r3, [r7, #12]
  tmpor1 &= ~TIM1_OR2_ETRSEL_Msk;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	f423 33e0 	bic.w	r3, r3, #114688	; 0x1c000
 8007bba:	60fb      	str	r3, [r7, #12]

  /* Set TIMx_OR1 */
  htim->Instance->OR1 = tmpor1;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	68fa      	ldr	r2, [r7, #12]
 8007bc2:	651a      	str	r2, [r3, #80]	; 0x50

  __HAL_UNLOCK(htim);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007bcc:	2300      	movs	r3, #0
}
 8007bce:	4618      	mov	r0, r3
 8007bd0:	3714      	adds	r7, #20
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	bc80      	pop	{r7}
 8007bd6:	4770      	bx	lr
 8007bd8:	40012c00 	.word	0x40012c00
 8007bdc:	40000400 	.word	0x40000400
 8007be0:	40013400 	.word	0x40013400

08007be4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007be4:	b480      	push	{r7}
 8007be6:	b083      	sub	sp, #12
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007bec:	bf00      	nop
 8007bee:	370c      	adds	r7, #12
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	bc80      	pop	{r7}
 8007bf4:	4770      	bx	lr

08007bf6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007bf6:	b480      	push	{r7}
 8007bf8:	b083      	sub	sp, #12
 8007bfa:	af00      	add	r7, sp, #0
 8007bfc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007bfe:	bf00      	nop
 8007c00:	370c      	adds	r7, #12
 8007c02:	46bd      	mov	sp, r7
 8007c04:	bc80      	pop	{r7}
 8007c06:	4770      	bx	lr

08007c08 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007c08:	b480      	push	{r7}
 8007c0a:	b083      	sub	sp, #12
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007c10:	bf00      	nop
 8007c12:	370c      	adds	r7, #12
 8007c14:	46bd      	mov	sp, r7
 8007c16:	bc80      	pop	{r7}
 8007c18:	4770      	bx	lr

08007c1a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007c1a:	b580      	push	{r7, lr}
 8007c1c:	b082      	sub	sp, #8
 8007c1e:	af00      	add	r7, sp, #0
 8007c20:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d101      	bne.n	8007c2c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007c28:	2301      	movs	r3, #1
 8007c2a:	e040      	b.n	8007cae <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d106      	bne.n	8007c42 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2200      	movs	r2, #0
 8007c38:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007c3c:	6878      	ldr	r0, [r7, #4]
 8007c3e:	f007 fe7f 	bl	800f940 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2224      	movs	r2, #36	; 0x24
 8007c46:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	687a      	ldr	r2, [r7, #4]
 8007c4e:	6812      	ldr	r2, [r2, #0]
 8007c50:	6812      	ldr	r2, [r2, #0]
 8007c52:	f022 0201 	bic.w	r2, r2, #1
 8007c56:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007c58:	6878      	ldr	r0, [r7, #4]
 8007c5a:	f000 fd97 	bl	800878c <UART_SetConfig>
 8007c5e:	4603      	mov	r3, r0
 8007c60:	2b01      	cmp	r3, #1
 8007c62:	d101      	bne.n	8007c68 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007c64:	2301      	movs	r3, #1
 8007c66:	e022      	b.n	8007cae <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d002      	beq.n	8007c76 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007c70:	6878      	ldr	r0, [r7, #4]
 8007c72:	f001 f8ef 	bl	8008e54 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	687a      	ldr	r2, [r7, #4]
 8007c7c:	6812      	ldr	r2, [r2, #0]
 8007c7e:	6852      	ldr	r2, [r2, #4]
 8007c80:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007c84:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	687a      	ldr	r2, [r7, #4]
 8007c8c:	6812      	ldr	r2, [r2, #0]
 8007c8e:	6892      	ldr	r2, [r2, #8]
 8007c90:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007c94:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	687a      	ldr	r2, [r7, #4]
 8007c9c:	6812      	ldr	r2, [r2, #0]
 8007c9e:	6812      	ldr	r2, [r2, #0]
 8007ca0:	f042 0201 	orr.w	r2, r2, #1
 8007ca4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007ca6:	6878      	ldr	r0, [r7, #4]
 8007ca8:	f001 f975 	bl	8008f96 <UART_CheckIdleState>
 8007cac:	4603      	mov	r3, r0
}
 8007cae:	4618      	mov	r0, r3
 8007cb0:	3708      	adds	r7, #8
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	bd80      	pop	{r7, pc}

08007cb6 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8007cb6:	b580      	push	{r7, lr}
 8007cb8:	b082      	sub	sp, #8
 8007cba:	af00      	add	r7, sp, #0
 8007cbc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d101      	bne.n	8007cc8 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8007cc4:	2301      	movs	r3, #1
 8007cc6:	e027      	b.n	8007d18 <HAL_UART_DeInit+0x62>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	2224      	movs	r2, #36	; 0x24
 8007ccc:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	687a      	ldr	r2, [r7, #4]
 8007cd4:	6812      	ldr	r2, [r2, #0]
 8007cd6:	6812      	ldr	r2, [r2, #0]
 8007cd8:	f022 0201 	bic.w	r2, r2, #1
 8007cdc:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	2200      	movs	r2, #0
 8007cec:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8007cf6:	6878      	ldr	r0, [r7, #4]
 8007cf8:	f007 ff8a 	bl	800fc10 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2200      	movs	r2, #0
 8007d00:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_RESET;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	2200      	movs	r2, #0
 8007d06:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_RESET;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	2200      	movs	r2, #0
 8007d12:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8007d16:	2300      	movs	r3, #0
}
 8007d18:	4618      	mov	r0, r3
 8007d1a:	3708      	adds	r7, #8
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	bd80      	pop	{r7, pc}

08007d20 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d20:	b580      	push	{r7, lr}
 8007d22:	b08a      	sub	sp, #40	; 0x28
 8007d24:	af02      	add	r7, sp, #8
 8007d26:	60f8      	str	r0, [r7, #12]
 8007d28:	60b9      	str	r1, [r7, #8]
 8007d2a:	603b      	str	r3, [r7, #0]
 8007d2c:	4613      	mov	r3, r2
 8007d2e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007d34:	2b20      	cmp	r3, #32
 8007d36:	f040 8081 	bne.w	8007e3c <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d3a:	68bb      	ldr	r3, [r7, #8]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d002      	beq.n	8007d46 <HAL_UART_Transmit+0x26>
 8007d40:	88fb      	ldrh	r3, [r7, #6]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d101      	bne.n	8007d4a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007d46:	2301      	movs	r3, #1
 8007d48:	e079      	b.n	8007e3e <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007d50:	2b01      	cmp	r3, #1
 8007d52:	d101      	bne.n	8007d58 <HAL_UART_Transmit+0x38>
 8007d54:	2302      	movs	r3, #2
 8007d56:	e072      	b.n	8007e3e <HAL_UART_Transmit+0x11e>
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	2201      	movs	r2, #1
 8007d5c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	2200      	movs	r2, #0
 8007d64:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	2221      	movs	r2, #33	; 0x21
 8007d6a:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8007d6c:	f7f9 fc60 	bl	8001630 <HAL_GetTick>
 8007d70:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	88fa      	ldrh	r2, [r7, #6]
 8007d76:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	88fa      	ldrh	r2, [r7, #6]
 8007d7e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	689b      	ldr	r3, [r3, #8]
 8007d86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d8a:	d108      	bne.n	8007d9e <HAL_UART_Transmit+0x7e>
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	691b      	ldr	r3, [r3, #16]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d104      	bne.n	8007d9e <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8007d94:	2300      	movs	r3, #0
 8007d96:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007d98:	68bb      	ldr	r3, [r7, #8]
 8007d9a:	61bb      	str	r3, [r7, #24]
 8007d9c:	e003      	b.n	8007da6 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8007d9e:	68bb      	ldr	r3, [r7, #8]
 8007da0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007da2:	2300      	movs	r3, #0
 8007da4:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	2200      	movs	r2, #0
 8007daa:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8007dae:	e02d      	b.n	8007e0c <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007db0:	683b      	ldr	r3, [r7, #0]
 8007db2:	9300      	str	r3, [sp, #0]
 8007db4:	697b      	ldr	r3, [r7, #20]
 8007db6:	2200      	movs	r2, #0
 8007db8:	2180      	movs	r1, #128	; 0x80
 8007dba:	68f8      	ldr	r0, [r7, #12]
 8007dbc:	f001 f930 	bl	8009020 <UART_WaitOnFlagUntilTimeout>
 8007dc0:	4603      	mov	r3, r0
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d001      	beq.n	8007dca <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 8007dc6:	2303      	movs	r3, #3
 8007dc8:	e039      	b.n	8007e3e <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8007dca:	69fb      	ldr	r3, [r7, #28]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d10b      	bne.n	8007de8 <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	69ba      	ldr	r2, [r7, #24]
 8007dd6:	8812      	ldrh	r2, [r2, #0]
 8007dd8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007ddc:	b292      	uxth	r2, r2
 8007dde:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007de0:	69bb      	ldr	r3, [r7, #24]
 8007de2:	3302      	adds	r3, #2
 8007de4:	61bb      	str	r3, [r7, #24]
 8007de6:	e008      	b.n	8007dfa <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	69fa      	ldr	r2, [r7, #28]
 8007dee:	7812      	ldrb	r2, [r2, #0]
 8007df0:	b292      	uxth	r2, r2
 8007df2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007df4:	69fb      	ldr	r3, [r7, #28]
 8007df6:	3301      	adds	r3, #1
 8007df8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007e00:	b29b      	uxth	r3, r3
 8007e02:	3b01      	subs	r3, #1
 8007e04:	b29a      	uxth	r2, r3
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007e12:	b29b      	uxth	r3, r3
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d1cb      	bne.n	8007db0 <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007e18:	683b      	ldr	r3, [r7, #0]
 8007e1a:	9300      	str	r3, [sp, #0]
 8007e1c:	697b      	ldr	r3, [r7, #20]
 8007e1e:	2200      	movs	r2, #0
 8007e20:	2140      	movs	r1, #64	; 0x40
 8007e22:	68f8      	ldr	r0, [r7, #12]
 8007e24:	f001 f8fc 	bl	8009020 <UART_WaitOnFlagUntilTimeout>
 8007e28:	4603      	mov	r3, r0
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d001      	beq.n	8007e32 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8007e2e:	2303      	movs	r3, #3
 8007e30:	e005      	b.n	8007e3e <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	2220      	movs	r2, #32
 8007e36:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8007e38:	2300      	movs	r3, #0
 8007e3a:	e000      	b.n	8007e3e <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8007e3c:	2302      	movs	r3, #2
  }
}
 8007e3e:	4618      	mov	r0, r3
 8007e40:	3720      	adds	r7, #32
 8007e42:	46bd      	mov	sp, r7
 8007e44:	bd80      	pop	{r7, pc}

08007e46 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e46:	b580      	push	{r7, lr}
 8007e48:	b08a      	sub	sp, #40	; 0x28
 8007e4a:	af02      	add	r7, sp, #8
 8007e4c:	60f8      	str	r0, [r7, #12]
 8007e4e:	60b9      	str	r1, [r7, #8]
 8007e50:	603b      	str	r3, [r7, #0]
 8007e52:	4613      	mov	r3, r2
 8007e54:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007e5a:	2b20      	cmp	r3, #32
 8007e5c:	f040 80bb 	bne.w	8007fd6 <HAL_UART_Receive+0x190>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e60:	68bb      	ldr	r3, [r7, #8]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d002      	beq.n	8007e6c <HAL_UART_Receive+0x26>
 8007e66:	88fb      	ldrh	r3, [r7, #6]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d101      	bne.n	8007e70 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8007e6c:	2301      	movs	r3, #1
 8007e6e:	e0b3      	b.n	8007fd8 <HAL_UART_Receive+0x192>
    }

    __HAL_LOCK(huart);
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007e76:	2b01      	cmp	r3, #1
 8007e78:	d101      	bne.n	8007e7e <HAL_UART_Receive+0x38>
 8007e7a:	2302      	movs	r3, #2
 8007e7c:	e0ac      	b.n	8007fd8 <HAL_UART_Receive+0x192>
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	2201      	movs	r2, #1
 8007e82:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	2200      	movs	r2, #0
 8007e8a:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	2222      	movs	r2, #34	; 0x22
 8007e90:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8007e92:	f7f9 fbcd 	bl	8001630 <HAL_GetTick>
 8007e96:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	88fa      	ldrh	r2, [r7, #6]
 8007e9c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	88fa      	ldrh	r2, [r7, #6]
 8007ea4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	689b      	ldr	r3, [r3, #8]
 8007eac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007eb0:	d10e      	bne.n	8007ed0 <HAL_UART_Receive+0x8a>
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	691b      	ldr	r3, [r3, #16]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d105      	bne.n	8007ec6 <HAL_UART_Receive+0x80>
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007ec0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007ec4:	e02d      	b.n	8007f22 <HAL_UART_Receive+0xdc>
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	22ff      	movs	r2, #255	; 0xff
 8007eca:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007ece:	e028      	b.n	8007f22 <HAL_UART_Receive+0xdc>
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	689b      	ldr	r3, [r3, #8]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d10d      	bne.n	8007ef4 <HAL_UART_Receive+0xae>
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	691b      	ldr	r3, [r3, #16]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d104      	bne.n	8007eea <HAL_UART_Receive+0xa4>
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	22ff      	movs	r2, #255	; 0xff
 8007ee4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007ee8:	e01b      	b.n	8007f22 <HAL_UART_Receive+0xdc>
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	227f      	movs	r2, #127	; 0x7f
 8007eee:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007ef2:	e016      	b.n	8007f22 <HAL_UART_Receive+0xdc>
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	689b      	ldr	r3, [r3, #8]
 8007ef8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007efc:	d10d      	bne.n	8007f1a <HAL_UART_Receive+0xd4>
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	691b      	ldr	r3, [r3, #16]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d104      	bne.n	8007f10 <HAL_UART_Receive+0xca>
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	227f      	movs	r2, #127	; 0x7f
 8007f0a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007f0e:	e008      	b.n	8007f22 <HAL_UART_Receive+0xdc>
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	223f      	movs	r2, #63	; 0x3f
 8007f14:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007f18:	e003      	b.n	8007f22 <HAL_UART_Receive+0xdc>
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007f28:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	689b      	ldr	r3, [r3, #8]
 8007f2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f32:	d108      	bne.n	8007f46 <HAL_UART_Receive+0x100>
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	691b      	ldr	r3, [r3, #16]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d104      	bne.n	8007f46 <HAL_UART_Receive+0x100>
    {
      pdata8bits  = NULL;
 8007f3c:	2300      	movs	r3, #0
 8007f3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007f40:	68bb      	ldr	r3, [r7, #8]
 8007f42:	61bb      	str	r3, [r7, #24]
 8007f44:	e003      	b.n	8007f4e <HAL_UART_Receive+0x108>
    }
    else
    {
      pdata8bits  = pData;
 8007f46:	68bb      	ldr	r3, [r7, #8]
 8007f48:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	2200      	movs	r2, #0
 8007f52:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8007f56:	e033      	b.n	8007fc0 <HAL_UART_Receive+0x17a>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007f58:	683b      	ldr	r3, [r7, #0]
 8007f5a:	9300      	str	r3, [sp, #0]
 8007f5c:	697b      	ldr	r3, [r7, #20]
 8007f5e:	2200      	movs	r2, #0
 8007f60:	2120      	movs	r1, #32
 8007f62:	68f8      	ldr	r0, [r7, #12]
 8007f64:	f001 f85c 	bl	8009020 <UART_WaitOnFlagUntilTimeout>
 8007f68:	4603      	mov	r3, r0
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d001      	beq.n	8007f72 <HAL_UART_Receive+0x12c>
      {
        return HAL_TIMEOUT;
 8007f6e:	2303      	movs	r3, #3
 8007f70:	e032      	b.n	8007fd8 <HAL_UART_Receive+0x192>
      }
      if (pdata8bits == NULL)
 8007f72:	69fb      	ldr	r3, [r7, #28]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d10c      	bne.n	8007f92 <HAL_UART_Receive+0x14c>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007f7e:	b29a      	uxth	r2, r3
 8007f80:	8a7b      	ldrh	r3, [r7, #18]
 8007f82:	4013      	ands	r3, r2
 8007f84:	b29a      	uxth	r2, r3
 8007f86:	69bb      	ldr	r3, [r7, #24]
 8007f88:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007f8a:	69bb      	ldr	r3, [r7, #24]
 8007f8c:	3302      	adds	r3, #2
 8007f8e:	61bb      	str	r3, [r7, #24]
 8007f90:	e00d      	b.n	8007fae <HAL_UART_Receive+0x168>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007f98:	b29b      	uxth	r3, r3
 8007f9a:	b2da      	uxtb	r2, r3
 8007f9c:	8a7b      	ldrh	r3, [r7, #18]
 8007f9e:	b2db      	uxtb	r3, r3
 8007fa0:	4013      	ands	r3, r2
 8007fa2:	b2da      	uxtb	r2, r3
 8007fa4:	69fb      	ldr	r3, [r7, #28]
 8007fa6:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8007fa8:	69fb      	ldr	r3, [r7, #28]
 8007faa:	3301      	adds	r3, #1
 8007fac:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007fb4:	b29b      	uxth	r3, r3
 8007fb6:	3b01      	subs	r3, #1
 8007fb8:	b29a      	uxth	r2, r3
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007fc6:	b29b      	uxth	r3, r3
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d1c5      	bne.n	8007f58 <HAL_UART_Receive+0x112>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	2220      	movs	r2, #32
 8007fd0:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	e000      	b.n	8007fd8 <HAL_UART_Receive+0x192>
  }
  else
  {
    return HAL_BUSY;
 8007fd6:	2302      	movs	r3, #2
  }
}
 8007fd8:	4618      	mov	r0, r3
 8007fda:	3720      	adds	r7, #32
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	bd80      	pop	{r7, pc}

08007fe0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b084      	sub	sp, #16
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	60f8      	str	r0, [r7, #12]
 8007fe8:	60b9      	str	r1, [r7, #8]
 8007fea:	4613      	mov	r3, r2
 8007fec:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007ff2:	2b20      	cmp	r3, #32
 8007ff4:	d164      	bne.n	80080c0 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d002      	beq.n	8008002 <HAL_UART_Transmit_DMA+0x22>
 8007ffc:	88fb      	ldrh	r3, [r7, #6]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d101      	bne.n	8008006 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8008002:	2301      	movs	r3, #1
 8008004:	e05d      	b.n	80080c2 <HAL_UART_Transmit_DMA+0xe2>
    }

    __HAL_LOCK(huart);
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800800c:	2b01      	cmp	r3, #1
 800800e:	d101      	bne.n	8008014 <HAL_UART_Transmit_DMA+0x34>
 8008010:	2302      	movs	r3, #2
 8008012:	e056      	b.n	80080c2 <HAL_UART_Transmit_DMA+0xe2>
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	2201      	movs	r2, #1
 8008018:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pTxBuffPtr  = pData;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	68ba      	ldr	r2, [r7, #8]
 8008020:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	88fa      	ldrh	r2, [r7, #6]
 8008026:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	88fa      	ldrh	r2, [r7, #6]
 800802e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	2200      	movs	r2, #0
 8008036:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	2221      	movs	r2, #33	; 0x21
 800803c:	675a      	str	r2, [r3, #116]	; 0x74

    if (huart->hdmatx != NULL)
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008042:	2b00      	cmp	r3, #0
 8008044:	d02a      	beq.n	800809c <HAL_UART_Transmit_DMA+0xbc>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800804a:	4a20      	ldr	r2, [pc, #128]	; (80080cc <HAL_UART_Transmit_DMA+0xec>)
 800804c:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008052:	4a1f      	ldr	r2, [pc, #124]	; (80080d0 <HAL_UART_Transmit_DMA+0xf0>)
 8008054:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800805a:	4a1e      	ldr	r2, [pc, #120]	; (80080d4 <HAL_UART_Transmit_DMA+0xf4>)
 800805c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008062:	2200      	movs	r2, #0
 8008064:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	6e98      	ldr	r0, [r3, #104]	; 0x68
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800806e:	4619      	mov	r1, r3
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	3328      	adds	r3, #40	; 0x28
 8008076:	461a      	mov	r2, r3
 8008078:	88fb      	ldrh	r3, [r7, #6]
 800807a:	f7f9 fe20 	bl	8001cbe <HAL_DMA_Start_IT>
 800807e:	4603      	mov	r3, r0
 8008080:	2b00      	cmp	r3, #0
 8008082:	d00b      	beq.n	800809c <HAL_UART_Transmit_DMA+0xbc>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	2210      	movs	r2, #16
 8008088:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	2200      	movs	r2, #0
 800808e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	2220      	movs	r2, #32
 8008096:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 8008098:	2301      	movs	r3, #1
 800809a:	e012      	b.n	80080c2 <HAL_UART_Transmit_DMA+0xe2>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	2240      	movs	r2, #64	; 0x40
 80080a2:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	2200      	movs	r2, #0
 80080a8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	68fa      	ldr	r2, [r7, #12]
 80080b2:	6812      	ldr	r2, [r2, #0]
 80080b4:	6892      	ldr	r2, [r2, #8]
 80080b6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80080ba:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 80080bc:	2300      	movs	r3, #0
 80080be:	e000      	b.n	80080c2 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 80080c0:	2302      	movs	r3, #2
  }
}
 80080c2:	4618      	mov	r0, r3
 80080c4:	3710      	adds	r7, #16
 80080c6:	46bd      	mov	sp, r7
 80080c8:	bd80      	pop	{r7, pc}
 80080ca:	bf00      	nop
 80080cc:	0800917d 	.word	0x0800917d
 80080d0:	080091d1 	.word	0x080091d1
 80080d4:	08009271 	.word	0x08009271

080080d8 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b084      	sub	sp, #16
 80080dc:	af00      	add	r7, sp, #0
 80080de:	60f8      	str	r0, [r7, #12]
 80080e0:	60b9      	str	r1, [r7, #8]
 80080e2:	4613      	mov	r3, r2
 80080e4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80080ea:	2b20      	cmp	r3, #32
 80080ec:	d16c      	bne.n	80081c8 <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 80080ee:	68bb      	ldr	r3, [r7, #8]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d002      	beq.n	80080fa <HAL_UART_Receive_DMA+0x22>
 80080f4:	88fb      	ldrh	r3, [r7, #6]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d101      	bne.n	80080fe <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 80080fa:	2301      	movs	r3, #1
 80080fc:	e065      	b.n	80081ca <HAL_UART_Receive_DMA+0xf2>
    }

    __HAL_LOCK(huart);
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8008104:	2b01      	cmp	r3, #1
 8008106:	d101      	bne.n	800810c <HAL_UART_Receive_DMA+0x34>
 8008108:	2302      	movs	r3, #2
 800810a:	e05e      	b.n	80081ca <HAL_UART_Receive_DMA+0xf2>
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	2201      	movs	r2, #1
 8008110:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr = pData;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	68ba      	ldr	r2, [r7, #8]
 8008118:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	88fa      	ldrh	r2, [r7, #6]
 800811e:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	2200      	movs	r2, #0
 8008126:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	2222      	movs	r2, #34	; 0x22
 800812c:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008132:	2b00      	cmp	r3, #0
 8008134:	d02a      	beq.n	800818c <HAL_UART_Receive_DMA+0xb4>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800813a:	4a26      	ldr	r2, [pc, #152]	; (80081d4 <HAL_UART_Receive_DMA+0xfc>)
 800813c:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008142:	4a25      	ldr	r2, [pc, #148]	; (80081d8 <HAL_UART_Receive_DMA+0x100>)
 8008144:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800814a:	4a24      	ldr	r2, [pc, #144]	; (80081dc <HAL_UART_Receive_DMA+0x104>)
 800814c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008152:	2200      	movs	r2, #0
 8008154:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	3324      	adds	r3, #36	; 0x24
 8008160:	4619      	mov	r1, r3
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008166:	461a      	mov	r2, r3
 8008168:	88fb      	ldrh	r3, [r7, #6]
 800816a:	f7f9 fda8 	bl	8001cbe <HAL_DMA_Start_IT>
 800816e:	4603      	mov	r3, r0
 8008170:	2b00      	cmp	r3, #0
 8008172:	d00b      	beq.n	800818c <HAL_UART_Receive_DMA+0xb4>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	2210      	movs	r2, #16
 8008178:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	2200      	movs	r2, #0
 800817e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	2220      	movs	r2, #32
 8008186:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 8008188:	2301      	movs	r3, #1
 800818a:	e01e      	b.n	80081ca <HAL_UART_Receive_DMA+0xf2>
      }
    }
    __HAL_UNLOCK(huart);
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	2200      	movs	r2, #0
 8008190:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	68fa      	ldr	r2, [r7, #12]
 800819a:	6812      	ldr	r2, [r2, #0]
 800819c:	6812      	ldr	r2, [r2, #0]
 800819e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80081a2:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	68fa      	ldr	r2, [r7, #12]
 80081aa:	6812      	ldr	r2, [r2, #0]
 80081ac:	6892      	ldr	r2, [r2, #8]
 80081ae:	f042 0201 	orr.w	r2, r2, #1
 80081b2:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	68fa      	ldr	r2, [r7, #12]
 80081ba:	6812      	ldr	r2, [r2, #0]
 80081bc:	6892      	ldr	r2, [r2, #8]
 80081be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80081c2:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 80081c4:	2300      	movs	r3, #0
 80081c6:	e000      	b.n	80081ca <HAL_UART_Receive_DMA+0xf2>
  }
  else
  {
    return HAL_BUSY;
 80081c8:	2302      	movs	r3, #2
  }
}
 80081ca:	4618      	mov	r0, r3
 80081cc:	3710      	adds	r7, #16
 80081ce:	46bd      	mov	sp, r7
 80081d0:	bd80      	pop	{r7, pc}
 80081d2:	bf00      	nop
 80081d4:	080091ed 	.word	0x080091ed
 80081d8:	08009255 	.word	0x08009255
 80081dc:	08009271 	.word	0x08009271

080081e0 <HAL_UART_DMAPause>:
  * @brief Pause the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart)
{
 80081e0:	b480      	push	{r7}
 80081e2:	b085      	sub	sp, #20
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	6078      	str	r0, [r7, #4]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80081ec:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80081f2:	60bb      	str	r3, [r7, #8]

  __HAL_LOCK(huart);
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80081fa:	2b01      	cmp	r3, #1
 80081fc:	d101      	bne.n	8008202 <HAL_UART_DMAPause+0x22>
 80081fe:	2302      	movs	r3, #2
 8008200:	e03c      	b.n	800827c <HAL_UART_DMAPause+0x9c>
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	2201      	movs	r2, #1
 8008206:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	689b      	ldr	r3, [r3, #8]
 8008210:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008214:	2b80      	cmp	r3, #128	; 0x80
 8008216:	d10a      	bne.n	800822e <HAL_UART_DMAPause+0x4e>
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	2b21      	cmp	r3, #33	; 0x21
 800821c:	d107      	bne.n	800822e <HAL_UART_DMAPause+0x4e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    /* Disable the UART DMA Tx request */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	687a      	ldr	r2, [r7, #4]
 8008224:	6812      	ldr	r2, [r2, #0]
 8008226:	6892      	ldr	r2, [r2, #8]
 8008228:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800822c:	609a      	str	r2, [r3, #8]
  }
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	689b      	ldr	r3, [r3, #8]
 8008234:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008238:	2b40      	cmp	r3, #64	; 0x40
 800823a:	d11a      	bne.n	8008272 <HAL_UART_DMAPause+0x92>
 800823c:	68bb      	ldr	r3, [r7, #8]
 800823e:	2b22      	cmp	r3, #34	; 0x22
 8008240:	d117      	bne.n	8008272 <HAL_UART_DMAPause+0x92>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	687a      	ldr	r2, [r7, #4]
 8008248:	6812      	ldr	r2, [r2, #0]
 800824a:	6812      	ldr	r2, [r2, #0]
 800824c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008250:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	687a      	ldr	r2, [r7, #4]
 8008258:	6812      	ldr	r2, [r2, #0]
 800825a:	6892      	ldr	r2, [r2, #8]
 800825c:	f022 0201 	bic.w	r2, r2, #1
 8008260:	609a      	str	r2, [r3, #8]

    /* Disable the UART DMA Rx request */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	687a      	ldr	r2, [r7, #4]
 8008268:	6812      	ldr	r2, [r2, #0]
 800826a:	6892      	ldr	r2, [r2, #8]
 800826c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008270:	609a      	str	r2, [r3, #8]
  }

  __HAL_UNLOCK(huart);
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	2200      	movs	r2, #0
 8008276:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800827a:	2300      	movs	r3, #0
}
 800827c:	4618      	mov	r0, r3
 800827e:	3714      	adds	r7, #20
 8008280:	46bd      	mov	sp, r7
 8008282:	bc80      	pop	{r7}
 8008284:	4770      	bx	lr

08008286 <HAL_UART_DMAResume>:
  * @brief Resume the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)
{
 8008286:	b480      	push	{r7}
 8008288:	b083      	sub	sp, #12
 800828a:	af00      	add	r7, sp, #0
 800828c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8008294:	2b01      	cmp	r3, #1
 8008296:	d101      	bne.n	800829c <HAL_UART_DMAResume+0x16>
 8008298:	2302      	movs	r3, #2
 800829a:	e034      	b.n	8008306 <HAL_UART_DMAResume+0x80>
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2201      	movs	r2, #1
 80082a0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80082a8:	2b21      	cmp	r3, #33	; 0x21
 80082aa:	d107      	bne.n	80082bc <HAL_UART_DMAResume+0x36>
  {
    /* Enable the UART DMA Tx request */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	687a      	ldr	r2, [r7, #4]
 80082b2:	6812      	ldr	r2, [r2, #0]
 80082b4:	6892      	ldr	r2, [r2, #8]
 80082b6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80082ba:	609a      	str	r2, [r3, #8]
  }
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80082c0:	2b22      	cmp	r3, #34	; 0x22
 80082c2:	d11b      	bne.n	80082fc <HAL_UART_DMAResume+0x76>
  {
    /* Clear the Overrun flag before resuming the Rx transfer */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	2208      	movs	r2, #8
 80082ca:	621a      	str	r2, [r3, #32]

    /* Reenable PE and ERR (Frame error, noise error, overrun error) interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	687a      	ldr	r2, [r7, #4]
 80082d2:	6812      	ldr	r2, [r2, #0]
 80082d4:	6812      	ldr	r2, [r2, #0]
 80082d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80082da:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	687a      	ldr	r2, [r7, #4]
 80082e2:	6812      	ldr	r2, [r2, #0]
 80082e4:	6892      	ldr	r2, [r2, #8]
 80082e6:	f042 0201 	orr.w	r2, r2, #1
 80082ea:	609a      	str	r2, [r3, #8]

    /* Enable the UART DMA Rx request */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	687a      	ldr	r2, [r7, #4]
 80082f2:	6812      	ldr	r2, [r2, #0]
 80082f4:	6892      	ldr	r2, [r2, #8]
 80082f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80082fa:	609a      	str	r2, [r3, #8]
  }

  __HAL_UNLOCK(huart);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2200      	movs	r2, #0
 8008300:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8008304:	2300      	movs	r3, #0
}
 8008306:	4618      	mov	r0, r3
 8008308:	370c      	adds	r7, #12
 800830a:	46bd      	mov	sp, r7
 800830c:	bc80      	pop	{r7}
 800830e:	4770      	bx	lr

08008310 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8008310:	b580      	push	{r7, lr}
 8008312:	b084      	sub	sp, #16
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800831c:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008322:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	689b      	ldr	r3, [r3, #8]
 800832a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800832e:	2b80      	cmp	r3, #128	; 0x80
 8008330:	d126      	bne.n	8008380 <HAL_UART_DMAStop+0x70>
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	2b21      	cmp	r3, #33	; 0x21
 8008336:	d123      	bne.n	8008380 <HAL_UART_DMAStop+0x70>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	687a      	ldr	r2, [r7, #4]
 800833e:	6812      	ldr	r2, [r2, #0]
 8008340:	6892      	ldr	r2, [r2, #8]
 8008342:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008346:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800834c:	2b00      	cmp	r3, #0
 800834e:	d014      	beq.n	800837a <HAL_UART_DMAStop+0x6a>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008354:	4618      	mov	r0, r3
 8008356:	f7f9 fd12 	bl	8001d7e <HAL_DMA_Abort>
 800835a:	4603      	mov	r3, r0
 800835c:	2b00      	cmp	r3, #0
 800835e:	d00c      	beq.n	800837a <HAL_UART_DMAStop+0x6a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008364:	4618      	mov	r0, r3
 8008366:	f7f9 fe37 	bl	8001fd8 <HAL_DMA_GetError>
 800836a:	4603      	mov	r3, r0
 800836c:	2b20      	cmp	r3, #32
 800836e:	d104      	bne.n	800837a <HAL_UART_DMAStop+0x6a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	2210      	movs	r2, #16
 8008374:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8008376:	2303      	movs	r3, #3
 8008378:	e031      	b.n	80083de <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndTxTransfer(huart);
 800837a:	6878      	ldr	r0, [r7, #4]
 800837c:	f000 fecb 	bl	8009116 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	689b      	ldr	r3, [r3, #8]
 8008386:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800838a:	2b40      	cmp	r3, #64	; 0x40
 800838c:	d126      	bne.n	80083dc <HAL_UART_DMAStop+0xcc>
 800838e:	68bb      	ldr	r3, [r7, #8]
 8008390:	2b22      	cmp	r3, #34	; 0x22
 8008392:	d123      	bne.n	80083dc <HAL_UART_DMAStop+0xcc>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	687a      	ldr	r2, [r7, #4]
 800839a:	6812      	ldr	r2, [r2, #0]
 800839c:	6892      	ldr	r2, [r2, #8]
 800839e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80083a2:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d014      	beq.n	80083d6 <HAL_UART_DMAStop+0xc6>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80083b0:	4618      	mov	r0, r3
 80083b2:	f7f9 fce4 	bl	8001d7e <HAL_DMA_Abort>
 80083b6:	4603      	mov	r3, r0
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d00c      	beq.n	80083d6 <HAL_UART_DMAStop+0xc6>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80083c0:	4618      	mov	r0, r3
 80083c2:	f7f9 fe09 	bl	8001fd8 <HAL_DMA_GetError>
 80083c6:	4603      	mov	r3, r0
 80083c8:	2b20      	cmp	r3, #32
 80083ca:	d104      	bne.n	80083d6 <HAL_UART_DMAStop+0xc6>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2210      	movs	r2, #16
 80083d0:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 80083d2:	2303      	movs	r3, #3
 80083d4:	e003      	b.n	80083de <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndRxTransfer(huart);
 80083d6:	6878      	ldr	r0, [r7, #4]
 80083d8:	f000 feb1 	bl	800913e <UART_EndRxTransfer>
  }

  return HAL_OK;
 80083dc:	2300      	movs	r3, #0
}
 80083de:	4618      	mov	r0, r3
 80083e0:	3710      	adds	r7, #16
 80083e2:	46bd      	mov	sp, r7
 80083e4:	bd80      	pop	{r7, pc}
	...

080083e8 <HAL_UART_AbortTransmit_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b082      	sub	sp, #8
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
  /* Disable interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	687a      	ldr	r2, [r7, #4]
 80083f6:	6812      	ldr	r2, [r2, #0]
 80083f8:	6812      	ldr	r2, [r2, #0]
 80083fa:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80083fe:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	689b      	ldr	r3, [r3, #8]
 8008406:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800840a:	2b80      	cmp	r3, #128	; 0x80
 800840c:	d12d      	bne.n	800846a <HAL_UART_AbortTransmit_IT+0x82>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	687a      	ldr	r2, [r7, #4]
 8008414:	6812      	ldr	r2, [r2, #0]
 8008416:	6892      	ldr	r2, [r2, #8]
 8008418:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800841c:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008422:	2b00      	cmp	r3, #0
 8008424:	d013      	beq.n	800844e <HAL_UART_AbortTransmit_IT+0x66>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800842a:	4a19      	ldr	r2, [pc, #100]	; (8008490 <HAL_UART_AbortTransmit_IT+0xa8>)
 800842c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008432:	4618      	mov	r0, r3
 8008434:	f7f9 fce0 	bl	8001df8 <HAL_DMA_Abort_IT>
 8008438:	4603      	mov	r3, r0
 800843a:	2b00      	cmp	r3, #0
 800843c:	d022      	beq.n	8008484 <HAL_UART_AbortTransmit_IT+0x9c>
      {
        /* Call Directly huart->hdmatx->XferAbortCallback function in case of error */
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008442:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008444:	687a      	ldr	r2, [r7, #4]
 8008446:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8008448:	4610      	mov	r0, r2
 800844a:	4798      	blx	r3
 800844c:	e01a      	b.n	8008484 <HAL_UART_AbortTransmit_IT+0x9c>
      }
    }
    else
    {
      /* Reset Tx transfer counter */
      huart->TxXferCount = 0U;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	2200      	movs	r2, #0
 8008452:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

      /* Clear TxISR function pointers */
      huart->TxISR = NULL;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	2200      	movs	r2, #0
 800845a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2220      	movs	r2, #32
 8008460:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Transmit Complete Callback */
      huart->AbortTransmitCpltCallback(huart);
#else
      /* Call legacy weak Abort Transmit Complete Callback */
      HAL_UART_AbortTransmitCpltCallback(huart);
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f000 f989 	bl	800877a <HAL_UART_AbortTransmitCpltCallback>
 8008468:	e00c      	b.n	8008484 <HAL_UART_AbortTransmit_IT+0x9c>
    }
  }
  else
  {
    /* Reset Tx transfer counter */
    huart->TxXferCount = 0U;
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	2200      	movs	r2, #0
 800846e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Clear TxISR function pointers */
    huart->TxISR = NULL;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	2200      	movs	r2, #0
 8008476:	665a      	str	r2, [r3, #100]	; 0x64
      __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
    }
#endif /* USART_CR1_FIFOEN */

    /* Restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2220      	movs	r2, #32
 800847c:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Transmit Complete Callback */
    huart->AbortTransmitCpltCallback(huart);
#else
    /* Call legacy weak Abort Transmit Complete Callback */
    HAL_UART_AbortTransmitCpltCallback(huart);
 800847e:	6878      	ldr	r0, [r7, #4]
 8008480:	f000 f97b 	bl	800877a <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8008484:	2300      	movs	r3, #0
}
 8008486:	4618      	mov	r0, r3
 8008488:	3708      	adds	r7, #8
 800848a:	46bd      	mov	sp, r7
 800848c:	bd80      	pop	{r7, pc}
 800848e:	bf00      	nop
 8008490:	08009315 	.word	0x08009315

08008494 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008494:	b580      	push	{r7, lr}
 8008496:	b088      	sub	sp, #32
 8008498:	af00      	add	r7, sp, #0
 800849a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	69db      	ldr	r3, [r3, #28]
 80084a2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	689b      	ldr	r3, [r3, #8]
 80084b2:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80084b4:	69fa      	ldr	r2, [r7, #28]
 80084b6:	f640 030f 	movw	r3, #2063	; 0x80f
 80084ba:	4013      	ands	r3, r2
 80084bc:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80084be:	693b      	ldr	r3, [r7, #16]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d113      	bne.n	80084ec <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80084c4:	69fb      	ldr	r3, [r7, #28]
 80084c6:	f003 0320 	and.w	r3, r3, #32
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d00e      	beq.n	80084ec <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80084ce:	69bb      	ldr	r3, [r7, #24]
 80084d0:	f003 0320 	and.w	r3, r3, #32
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d009      	beq.n	80084ec <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80084dc:	2b00      	cmp	r3, #0
 80084de:	f000 8114 	beq.w	800870a <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80084e6:	6878      	ldr	r0, [r7, #4]
 80084e8:	4798      	blx	r3
      }
      return;
 80084ea:	e10e      	b.n	800870a <HAL_UART_IRQHandler+0x276>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80084ec:	693b      	ldr	r3, [r7, #16]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	f000 80d6 	beq.w	80086a0 <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80084f4:	697b      	ldr	r3, [r7, #20]
 80084f6:	f003 0301 	and.w	r3, r3, #1
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d105      	bne.n	800850a <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 80084fe:	69bb      	ldr	r3, [r7, #24]
 8008500:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008504:	2b00      	cmp	r3, #0
 8008506:	f000 80cb 	beq.w	80086a0 <HAL_UART_IRQHandler+0x20c>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800850a:	69fb      	ldr	r3, [r7, #28]
 800850c:	f003 0301 	and.w	r3, r3, #1
 8008510:	2b00      	cmp	r3, #0
 8008512:	d00e      	beq.n	8008532 <HAL_UART_IRQHandler+0x9e>
 8008514:	69bb      	ldr	r3, [r7, #24]
 8008516:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800851a:	2b00      	cmp	r3, #0
 800851c:	d009      	beq.n	8008532 <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	2201      	movs	r2, #1
 8008524:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800852a:	f043 0201 	orr.w	r2, r3, #1
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008532:	69fb      	ldr	r3, [r7, #28]
 8008534:	f003 0302 	and.w	r3, r3, #2
 8008538:	2b00      	cmp	r3, #0
 800853a:	d00e      	beq.n	800855a <HAL_UART_IRQHandler+0xc6>
 800853c:	697b      	ldr	r3, [r7, #20]
 800853e:	f003 0301 	and.w	r3, r3, #1
 8008542:	2b00      	cmp	r3, #0
 8008544:	d009      	beq.n	800855a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	2202      	movs	r2, #2
 800854c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008552:	f043 0204 	orr.w	r2, r3, #4
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800855a:	69fb      	ldr	r3, [r7, #28]
 800855c:	f003 0304 	and.w	r3, r3, #4
 8008560:	2b00      	cmp	r3, #0
 8008562:	d00e      	beq.n	8008582 <HAL_UART_IRQHandler+0xee>
 8008564:	697b      	ldr	r3, [r7, #20]
 8008566:	f003 0301 	and.w	r3, r3, #1
 800856a:	2b00      	cmp	r3, #0
 800856c:	d009      	beq.n	8008582 <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	2204      	movs	r2, #4
 8008574:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800857a:	f043 0202 	orr.w	r2, r3, #2
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	67da      	str	r2, [r3, #124]	; 0x7c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008582:	69fb      	ldr	r3, [r7, #28]
 8008584:	f003 0308 	and.w	r3, r3, #8
 8008588:	2b00      	cmp	r3, #0
 800858a:	d013      	beq.n	80085b4 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800858c:	69bb      	ldr	r3, [r7, #24]
 800858e:	f003 0320 	and.w	r3, r3, #32
 8008592:	2b00      	cmp	r3, #0
 8008594:	d104      	bne.n	80085a0 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008596:	697b      	ldr	r3, [r7, #20]
 8008598:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800859c:	2b00      	cmp	r3, #0
 800859e:	d009      	beq.n	80085b4 <HAL_UART_IRQHandler+0x120>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	2208      	movs	r2, #8
 80085a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80085ac:	f043 0208 	orr.w	r2, r3, #8
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80085b4:	69fb      	ldr	r3, [r7, #28]
 80085b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d00f      	beq.n	80085de <HAL_UART_IRQHandler+0x14a>
 80085be:	69bb      	ldr	r3, [r7, #24]
 80085c0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d00a      	beq.n	80085de <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80085d0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80085d6:	f043 0220 	orr.w	r2, r3, #32
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	f000 8093 	beq.w	800870e <HAL_UART_IRQHandler+0x27a>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80085e8:	69fb      	ldr	r3, [r7, #28]
 80085ea:	f003 0320 	and.w	r3, r3, #32
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d00c      	beq.n	800860c <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80085f2:	69bb      	ldr	r3, [r7, #24]
 80085f4:	f003 0320 	and.w	r3, r3, #32
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d007      	beq.n	800860c <HAL_UART_IRQHandler+0x178>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008600:	2b00      	cmp	r3, #0
 8008602:	d003      	beq.n	800860c <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008608:	6878      	ldr	r0, [r7, #4]
 800860a:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008610:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	689b      	ldr	r3, [r3, #8]
 8008618:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800861c:	2b40      	cmp	r3, #64	; 0x40
 800861e:	d004      	beq.n	800862a <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008626:	2b00      	cmp	r3, #0
 8008628:	d031      	beq.n	800868e <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	f000 fd87 	bl	800913e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	689b      	ldr	r3, [r3, #8]
 8008636:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800863a:	2b40      	cmp	r3, #64	; 0x40
 800863c:	d123      	bne.n	8008686 <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	687a      	ldr	r2, [r7, #4]
 8008644:	6812      	ldr	r2, [r2, #0]
 8008646:	6892      	ldr	r2, [r2, #8]
 8008648:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800864c:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008652:	2b00      	cmp	r3, #0
 8008654:	d013      	beq.n	800867e <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800865a:	4a30      	ldr	r2, [pc, #192]	; (800871c <HAL_UART_IRQHandler+0x288>)
 800865c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008662:	4618      	mov	r0, r3
 8008664:	f7f9 fbc8 	bl	8001df8 <HAL_DMA_Abort_IT>
 8008668:	4603      	mov	r3, r0
 800866a:	2b00      	cmp	r3, #0
 800866c:	d016      	beq.n	800869c <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008672:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008674:	687a      	ldr	r2, [r7, #4]
 8008676:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8008678:	4610      	mov	r0, r2
 800867a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800867c:	e00e      	b.n	800869c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800867e:	6878      	ldr	r0, [r7, #4]
 8008680:	f000 f872 	bl	8008768 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008684:	e00a      	b.n	800869c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008686:	6878      	ldr	r0, [r7, #4]
 8008688:	f000 f86e 	bl	8008768 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800868c:	e006      	b.n	800869c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	f000 f86a 	bl	8008768 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	2200      	movs	r2, #0
 8008698:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 800869a:	e038      	b.n	800870e <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800869c:	bf00      	nop
    return;
 800869e:	e036      	b.n	800870e <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80086a0:	69fb      	ldr	r3, [r7, #28]
 80086a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d00d      	beq.n	80086c6 <HAL_UART_IRQHandler+0x232>
 80086aa:	697b      	ldr	r3, [r7, #20]
 80086ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d008      	beq.n	80086c6 <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80086bc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80086be:	6878      	ldr	r0, [r7, #4]
 80086c0:	f000 fe56 	bl	8009370 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80086c4:	e026      	b.n	8008714 <HAL_UART_IRQHandler+0x280>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80086c6:	69fb      	ldr	r3, [r7, #28]
 80086c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d00d      	beq.n	80086ec <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80086d0:	69bb      	ldr	r3, [r7, #24]
 80086d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d008      	beq.n	80086ec <HAL_UART_IRQHandler+0x258>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d017      	beq.n	8008712 <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80086e6:	6878      	ldr	r0, [r7, #4]
 80086e8:	4798      	blx	r3
    }
    return;
 80086ea:	e012      	b.n	8008712 <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80086ec:	69fb      	ldr	r3, [r7, #28]
 80086ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d00e      	beq.n	8008714 <HAL_UART_IRQHandler+0x280>
 80086f6:	69bb      	ldr	r3, [r7, #24]
 80086f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d009      	beq.n	8008714 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 8008700:	6878      	ldr	r0, [r7, #4]
 8008702:	f000 fe1c 	bl	800933e <UART_EndTransmit_IT>
    return;
 8008706:	bf00      	nop
 8008708:	e004      	b.n	8008714 <HAL_UART_IRQHandler+0x280>
      return;
 800870a:	bf00      	nop
 800870c:	e002      	b.n	8008714 <HAL_UART_IRQHandler+0x280>
    return;
 800870e:	bf00      	nop
 8008710:	e000      	b.n	8008714 <HAL_UART_IRQHandler+0x280>
    return;
 8008712:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8008714:	3720      	adds	r7, #32
 8008716:	46bd      	mov	sp, r7
 8008718:	bd80      	pop	{r7, pc}
 800871a:	bf00      	nop
 800871c:	080092e9 	.word	0x080092e9

08008720 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008720:	b480      	push	{r7}
 8008722:	b083      	sub	sp, #12
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008728:	bf00      	nop
 800872a:	370c      	adds	r7, #12
 800872c:	46bd      	mov	sp, r7
 800872e:	bc80      	pop	{r7}
 8008730:	4770      	bx	lr

08008732 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008732:	b480      	push	{r7}
 8008734:	b083      	sub	sp, #12
 8008736:	af00      	add	r7, sp, #0
 8008738:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800873a:	bf00      	nop
 800873c:	370c      	adds	r7, #12
 800873e:	46bd      	mov	sp, r7
 8008740:	bc80      	pop	{r7}
 8008742:	4770      	bx	lr

08008744 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008744:	b480      	push	{r7}
 8008746:	b083      	sub	sp, #12
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800874c:	bf00      	nop
 800874e:	370c      	adds	r7, #12
 8008750:	46bd      	mov	sp, r7
 8008752:	bc80      	pop	{r7}
 8008754:	4770      	bx	lr

08008756 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008756:	b480      	push	{r7}
 8008758:	b083      	sub	sp, #12
 800875a:	af00      	add	r7, sp, #0
 800875c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800875e:	bf00      	nop
 8008760:	370c      	adds	r7, #12
 8008762:	46bd      	mov	sp, r7
 8008764:	bc80      	pop	{r7}
 8008766:	4770      	bx	lr

08008768 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008768:	b480      	push	{r7}
 800876a:	b083      	sub	sp, #12
 800876c:	af00      	add	r7, sp, #0
 800876e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008770:	bf00      	nop
 8008772:	370c      	adds	r7, #12
 8008774:	46bd      	mov	sp, r7
 8008776:	bc80      	pop	{r7}
 8008778:	4770      	bx	lr

0800877a <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800877a:	b480      	push	{r7}
 800877c:	b083      	sub	sp, #12
 800877e:	af00      	add	r7, sp, #0
 8008780:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8008782:	bf00      	nop
 8008784:	370c      	adds	r7, #12
 8008786:	46bd      	mov	sp, r7
 8008788:	bc80      	pop	{r7}
 800878a:	4770      	bx	lr

0800878c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800878c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8008790:	b08a      	sub	sp, #40	; 0x28
 8008792:	af00      	add	r7, sp, #0
 8008794:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8008796:	2300      	movs	r3, #0
 8008798:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef ret               = HAL_OK;
 800879a:	2300      	movs	r3, #0
 800879c:	76fb      	strb	r3, [r7, #27]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 800879e:	2300      	movs	r3, #0
 80087a0:	617b      	str	r3, [r7, #20]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	689a      	ldr	r2, [r3, #8]
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	691b      	ldr	r3, [r3, #16]
 80087aa:	431a      	orrs	r2, r3
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	695b      	ldr	r3, [r3, #20]
 80087b0:	431a      	orrs	r2, r3
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	69db      	ldr	r3, [r3, #28]
 80087b6:	4313      	orrs	r3, r2
 80087b8:	627b      	str	r3, [r7, #36]	; 0x24
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681a      	ldr	r2, [r3, #0]
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	6819      	ldr	r1, [r3, #0]
 80087c4:	4bb7      	ldr	r3, [pc, #732]	; (8008aa4 <UART_SetConfig+0x318>)
 80087c6:	400b      	ands	r3, r1
 80087c8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80087ca:	430b      	orrs	r3, r1
 80087cc:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	687a      	ldr	r2, [r7, #4]
 80087d4:	6812      	ldr	r2, [r2, #0]
 80087d6:	6852      	ldr	r2, [r2, #4]
 80087d8:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 80087dc:	687a      	ldr	r2, [r7, #4]
 80087de:	68d2      	ldr	r2, [r2, #12]
 80087e0:	430a      	orrs	r2, r1
 80087e2:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	699b      	ldr	r3, [r3, #24]
 80087e8:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	4aae      	ldr	r2, [pc, #696]	; (8008aa8 <UART_SetConfig+0x31c>)
 80087f0:	4293      	cmp	r3, r2
 80087f2:	d004      	beq.n	80087fe <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	6a1b      	ldr	r3, [r3, #32]
 80087f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80087fa:	4313      	orrs	r3, r2
 80087fc:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	687a      	ldr	r2, [r7, #4]
 8008804:	6812      	ldr	r2, [r2, #0]
 8008806:	6892      	ldr	r2, [r2, #8]
 8008808:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 800880c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800880e:	430a      	orrs	r2, r1
 8008810:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	4aa5      	ldr	r2, [pc, #660]	; (8008aac <UART_SetConfig+0x320>)
 8008818:	4293      	cmp	r3, r2
 800881a:	d126      	bne.n	800886a <UART_SetConfig+0xde>
 800881c:	4ba4      	ldr	r3, [pc, #656]	; (8008ab0 <UART_SetConfig+0x324>)
 800881e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008822:	f003 0303 	and.w	r3, r3, #3
 8008826:	2b03      	cmp	r3, #3
 8008828:	d81a      	bhi.n	8008860 <UART_SetConfig+0xd4>
 800882a:	a201      	add	r2, pc, #4	; (adr r2, 8008830 <UART_SetConfig+0xa4>)
 800882c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008830:	08008841 	.word	0x08008841
 8008834:	08008851 	.word	0x08008851
 8008838:	08008849 	.word	0x08008849
 800883c:	08008859 	.word	0x08008859
 8008840:	2301      	movs	r3, #1
 8008842:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008846:	e105      	b.n	8008a54 <UART_SetConfig+0x2c8>
 8008848:	2302      	movs	r3, #2
 800884a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800884e:	e101      	b.n	8008a54 <UART_SetConfig+0x2c8>
 8008850:	2304      	movs	r3, #4
 8008852:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008856:	e0fd      	b.n	8008a54 <UART_SetConfig+0x2c8>
 8008858:	2308      	movs	r3, #8
 800885a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800885e:	e0f9      	b.n	8008a54 <UART_SetConfig+0x2c8>
 8008860:	2310      	movs	r3, #16
 8008862:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008866:	bf00      	nop
 8008868:	e0f4      	b.n	8008a54 <UART_SetConfig+0x2c8>
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	4a91      	ldr	r2, [pc, #580]	; (8008ab4 <UART_SetConfig+0x328>)
 8008870:	4293      	cmp	r3, r2
 8008872:	d138      	bne.n	80088e6 <UART_SetConfig+0x15a>
 8008874:	4b8e      	ldr	r3, [pc, #568]	; (8008ab0 <UART_SetConfig+0x324>)
 8008876:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800887a:	f003 030c 	and.w	r3, r3, #12
 800887e:	2b0c      	cmp	r3, #12
 8008880:	d82c      	bhi.n	80088dc <UART_SetConfig+0x150>
 8008882:	a201      	add	r2, pc, #4	; (adr r2, 8008888 <UART_SetConfig+0xfc>)
 8008884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008888:	080088bd 	.word	0x080088bd
 800888c:	080088dd 	.word	0x080088dd
 8008890:	080088dd 	.word	0x080088dd
 8008894:	080088dd 	.word	0x080088dd
 8008898:	080088cd 	.word	0x080088cd
 800889c:	080088dd 	.word	0x080088dd
 80088a0:	080088dd 	.word	0x080088dd
 80088a4:	080088dd 	.word	0x080088dd
 80088a8:	080088c5 	.word	0x080088c5
 80088ac:	080088dd 	.word	0x080088dd
 80088b0:	080088dd 	.word	0x080088dd
 80088b4:	080088dd 	.word	0x080088dd
 80088b8:	080088d5 	.word	0x080088d5
 80088bc:	2300      	movs	r3, #0
 80088be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80088c2:	e0c7      	b.n	8008a54 <UART_SetConfig+0x2c8>
 80088c4:	2302      	movs	r3, #2
 80088c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80088ca:	e0c3      	b.n	8008a54 <UART_SetConfig+0x2c8>
 80088cc:	2304      	movs	r3, #4
 80088ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80088d2:	e0bf      	b.n	8008a54 <UART_SetConfig+0x2c8>
 80088d4:	2308      	movs	r3, #8
 80088d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80088da:	e0bb      	b.n	8008a54 <UART_SetConfig+0x2c8>
 80088dc:	2310      	movs	r3, #16
 80088de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80088e2:	bf00      	nop
 80088e4:	e0b6      	b.n	8008a54 <UART_SetConfig+0x2c8>
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	4a73      	ldr	r2, [pc, #460]	; (8008ab8 <UART_SetConfig+0x32c>)
 80088ec:	4293      	cmp	r3, r2
 80088ee:	d125      	bne.n	800893c <UART_SetConfig+0x1b0>
 80088f0:	4b6f      	ldr	r3, [pc, #444]	; (8008ab0 <UART_SetConfig+0x324>)
 80088f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80088f6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80088fa:	2b10      	cmp	r3, #16
 80088fc:	d011      	beq.n	8008922 <UART_SetConfig+0x196>
 80088fe:	2b10      	cmp	r3, #16
 8008900:	d802      	bhi.n	8008908 <UART_SetConfig+0x17c>
 8008902:	2b00      	cmp	r3, #0
 8008904:	d005      	beq.n	8008912 <UART_SetConfig+0x186>
 8008906:	e014      	b.n	8008932 <UART_SetConfig+0x1a6>
 8008908:	2b20      	cmp	r3, #32
 800890a:	d006      	beq.n	800891a <UART_SetConfig+0x18e>
 800890c:	2b30      	cmp	r3, #48	; 0x30
 800890e:	d00c      	beq.n	800892a <UART_SetConfig+0x19e>
 8008910:	e00f      	b.n	8008932 <UART_SetConfig+0x1a6>
 8008912:	2300      	movs	r3, #0
 8008914:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008918:	e09c      	b.n	8008a54 <UART_SetConfig+0x2c8>
 800891a:	2302      	movs	r3, #2
 800891c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008920:	e098      	b.n	8008a54 <UART_SetConfig+0x2c8>
 8008922:	2304      	movs	r3, #4
 8008924:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008928:	e094      	b.n	8008a54 <UART_SetConfig+0x2c8>
 800892a:	2308      	movs	r3, #8
 800892c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008930:	e090      	b.n	8008a54 <UART_SetConfig+0x2c8>
 8008932:	2310      	movs	r3, #16
 8008934:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008938:	bf00      	nop
 800893a:	e08b      	b.n	8008a54 <UART_SetConfig+0x2c8>
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	4a5e      	ldr	r2, [pc, #376]	; (8008abc <UART_SetConfig+0x330>)
 8008942:	4293      	cmp	r3, r2
 8008944:	d125      	bne.n	8008992 <UART_SetConfig+0x206>
 8008946:	4b5a      	ldr	r3, [pc, #360]	; (8008ab0 <UART_SetConfig+0x324>)
 8008948:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800894c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008950:	2b40      	cmp	r3, #64	; 0x40
 8008952:	d011      	beq.n	8008978 <UART_SetConfig+0x1ec>
 8008954:	2b40      	cmp	r3, #64	; 0x40
 8008956:	d802      	bhi.n	800895e <UART_SetConfig+0x1d2>
 8008958:	2b00      	cmp	r3, #0
 800895a:	d005      	beq.n	8008968 <UART_SetConfig+0x1dc>
 800895c:	e014      	b.n	8008988 <UART_SetConfig+0x1fc>
 800895e:	2b80      	cmp	r3, #128	; 0x80
 8008960:	d006      	beq.n	8008970 <UART_SetConfig+0x1e4>
 8008962:	2bc0      	cmp	r3, #192	; 0xc0
 8008964:	d00c      	beq.n	8008980 <UART_SetConfig+0x1f4>
 8008966:	e00f      	b.n	8008988 <UART_SetConfig+0x1fc>
 8008968:	2300      	movs	r3, #0
 800896a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800896e:	e071      	b.n	8008a54 <UART_SetConfig+0x2c8>
 8008970:	2302      	movs	r3, #2
 8008972:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008976:	e06d      	b.n	8008a54 <UART_SetConfig+0x2c8>
 8008978:	2304      	movs	r3, #4
 800897a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800897e:	e069      	b.n	8008a54 <UART_SetConfig+0x2c8>
 8008980:	2308      	movs	r3, #8
 8008982:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008986:	e065      	b.n	8008a54 <UART_SetConfig+0x2c8>
 8008988:	2310      	movs	r3, #16
 800898a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800898e:	bf00      	nop
 8008990:	e060      	b.n	8008a54 <UART_SetConfig+0x2c8>
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	4a4a      	ldr	r2, [pc, #296]	; (8008ac0 <UART_SetConfig+0x334>)
 8008998:	4293      	cmp	r3, r2
 800899a:	d129      	bne.n	80089f0 <UART_SetConfig+0x264>
 800899c:	4b44      	ldr	r3, [pc, #272]	; (8008ab0 <UART_SetConfig+0x324>)
 800899e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80089a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80089a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80089aa:	d014      	beq.n	80089d6 <UART_SetConfig+0x24a>
 80089ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80089b0:	d802      	bhi.n	80089b8 <UART_SetConfig+0x22c>
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d007      	beq.n	80089c6 <UART_SetConfig+0x23a>
 80089b6:	e016      	b.n	80089e6 <UART_SetConfig+0x25a>
 80089b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80089bc:	d007      	beq.n	80089ce <UART_SetConfig+0x242>
 80089be:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80089c2:	d00c      	beq.n	80089de <UART_SetConfig+0x252>
 80089c4:	e00f      	b.n	80089e6 <UART_SetConfig+0x25a>
 80089c6:	2300      	movs	r3, #0
 80089c8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80089cc:	e042      	b.n	8008a54 <UART_SetConfig+0x2c8>
 80089ce:	2302      	movs	r3, #2
 80089d0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80089d4:	e03e      	b.n	8008a54 <UART_SetConfig+0x2c8>
 80089d6:	2304      	movs	r3, #4
 80089d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80089dc:	e03a      	b.n	8008a54 <UART_SetConfig+0x2c8>
 80089de:	2308      	movs	r3, #8
 80089e0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80089e4:	e036      	b.n	8008a54 <UART_SetConfig+0x2c8>
 80089e6:	2310      	movs	r3, #16
 80089e8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80089ec:	bf00      	nop
 80089ee:	e031      	b.n	8008a54 <UART_SetConfig+0x2c8>
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	4a2c      	ldr	r2, [pc, #176]	; (8008aa8 <UART_SetConfig+0x31c>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d129      	bne.n	8008a4e <UART_SetConfig+0x2c2>
 80089fa:	4b2d      	ldr	r3, [pc, #180]	; (8008ab0 <UART_SetConfig+0x324>)
 80089fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a00:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008a04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008a08:	d014      	beq.n	8008a34 <UART_SetConfig+0x2a8>
 8008a0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008a0e:	d802      	bhi.n	8008a16 <UART_SetConfig+0x28a>
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d007      	beq.n	8008a24 <UART_SetConfig+0x298>
 8008a14:	e016      	b.n	8008a44 <UART_SetConfig+0x2b8>
 8008a16:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008a1a:	d007      	beq.n	8008a2c <UART_SetConfig+0x2a0>
 8008a1c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008a20:	d00c      	beq.n	8008a3c <UART_SetConfig+0x2b0>
 8008a22:	e00f      	b.n	8008a44 <UART_SetConfig+0x2b8>
 8008a24:	2300      	movs	r3, #0
 8008a26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008a2a:	e013      	b.n	8008a54 <UART_SetConfig+0x2c8>
 8008a2c:	2302      	movs	r3, #2
 8008a2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008a32:	e00f      	b.n	8008a54 <UART_SetConfig+0x2c8>
 8008a34:	2304      	movs	r3, #4
 8008a36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008a3a:	e00b      	b.n	8008a54 <UART_SetConfig+0x2c8>
 8008a3c:	2308      	movs	r3, #8
 8008a3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008a42:	e007      	b.n	8008a54 <UART_SetConfig+0x2c8>
 8008a44:	2310      	movs	r3, #16
 8008a46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008a4a:	bf00      	nop
 8008a4c:	e002      	b.n	8008a54 <UART_SetConfig+0x2c8>
 8008a4e:	2310      	movs	r3, #16
 8008a50:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	4a13      	ldr	r2, [pc, #76]	; (8008aa8 <UART_SetConfig+0x31c>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	f040 80f1 	bne.w	8008c42 <UART_SetConfig+0x4b6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008a60:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008a64:	2b08      	cmp	r3, #8
 8008a66:	d837      	bhi.n	8008ad8 <UART_SetConfig+0x34c>
 8008a68:	a201      	add	r2, pc, #4	; (adr r2, 8008a70 <UART_SetConfig+0x2e4>)
 8008a6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a6e:	bf00      	nop
 8008a70:	08008a95 	.word	0x08008a95
 8008a74:	08008ad9 	.word	0x08008ad9
 8008a78:	08008a9d 	.word	0x08008a9d
 8008a7c:	08008ad9 	.word	0x08008ad9
 8008a80:	08008ac9 	.word	0x08008ac9
 8008a84:	08008ad9 	.word	0x08008ad9
 8008a88:	08008ad9 	.word	0x08008ad9
 8008a8c:	08008ad9 	.word	0x08008ad9
 8008a90:	08008ad1 	.word	0x08008ad1
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8008a94:	f7fb fd18 	bl	80044c8 <HAL_RCC_GetPCLK1Freq>
 8008a98:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008a9a:	e020      	b.n	8008ade <UART_SetConfig+0x352>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8008a9c:	4b09      	ldr	r3, [pc, #36]	; (8008ac4 <UART_SetConfig+0x338>)
 8008a9e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008aa0:	e01d      	b.n	8008ade <UART_SetConfig+0x352>
 8008aa2:	bf00      	nop
 8008aa4:	efff69f3 	.word	0xefff69f3
 8008aa8:	40008000 	.word	0x40008000
 8008aac:	40013800 	.word	0x40013800
 8008ab0:	40021000 	.word	0x40021000
 8008ab4:	40004400 	.word	0x40004400
 8008ab8:	40004800 	.word	0x40004800
 8008abc:	40004c00 	.word	0x40004c00
 8008ac0:	40005000 	.word	0x40005000
 8008ac4:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8008ac8:	f7fb fc6a 	bl	80043a0 <HAL_RCC_GetSysClockFreq>
 8008acc:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008ace:	e006      	b.n	8008ade <UART_SetConfig+0x352>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8008ad0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008ad4:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008ad6:	e002      	b.n	8008ade <UART_SetConfig+0x352>
      default:
        ret = HAL_ERROR;
 8008ad8:	2301      	movs	r3, #1
 8008ada:	76fb      	strb	r3, [r7, #27]
        break;
 8008adc:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8008ade:	697b      	ldr	r3, [r7, #20]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	f000 81ab 	beq.w	8008e3c <UART_SetConfig+0x6b0>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	685a      	ldr	r2, [r3, #4]
 8008aea:	4613      	mov	r3, r2
 8008aec:	005b      	lsls	r3, r3, #1
 8008aee:	441a      	add	r2, r3
 8008af0:	697b      	ldr	r3, [r7, #20]
 8008af2:	429a      	cmp	r2, r3
 8008af4:	d805      	bhi.n	8008b02 <UART_SetConfig+0x376>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	685b      	ldr	r3, [r3, #4]
 8008afa:	031a      	lsls	r2, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008afc:	697b      	ldr	r3, [r7, #20]
 8008afe:	429a      	cmp	r2, r3
 8008b00:	d202      	bcs.n	8008b08 <UART_SetConfig+0x37c>
      {
        ret = HAL_ERROR;
 8008b02:	2301      	movs	r3, #1
 8008b04:	76fb      	strb	r3, [r7, #27]
 8008b06:	e199      	b.n	8008e3c <UART_SetConfig+0x6b0>
      }
      else
      {
        switch (clocksource)
 8008b08:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008b0c:	2b08      	cmp	r3, #8
 8008b0e:	f200 8085 	bhi.w	8008c1c <UART_SetConfig+0x490>
 8008b12:	a201      	add	r2, pc, #4	; (adr r2, 8008b18 <UART_SetConfig+0x38c>)
 8008b14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b18:	08008b3d 	.word	0x08008b3d
 8008b1c:	08008c1d 	.word	0x08008c1d
 8008b20:	08008b7f 	.word	0x08008b7f
 8008b24:	08008c1d 	.word	0x08008c1d
 8008b28:	08008bb3 	.word	0x08008bb3
 8008b2c:	08008c1d 	.word	0x08008c1d
 8008b30:	08008c1d 	.word	0x08008c1d
 8008b34:	08008c1d 	.word	0x08008c1d
 8008b38:	08008bf3 	.word	0x08008bf3
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 8008b3c:	f7fb fcc4 	bl	80044c8 <HAL_RCC_GetPCLK1Freq>
 8008b40:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8008b42:	693b      	ldr	r3, [r7, #16]
 8008b44:	f04f 0400 	mov.w	r4, #0
 8008b48:	ea4f 2904 	mov.w	r9, r4, lsl #8
 8008b4c:	ea49 6913 	orr.w	r9, r9, r3, lsr #24
 8008b50:	ea4f 2803 	mov.w	r8, r3, lsl #8
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	685b      	ldr	r3, [r3, #4]
 8008b58:	085b      	lsrs	r3, r3, #1
 8008b5a:	f04f 0400 	mov.w	r4, #0
 8008b5e:	eb18 0003 	adds.w	r0, r8, r3
 8008b62:	eb49 0104 	adc.w	r1, r9, r4
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	685b      	ldr	r3, [r3, #4]
 8008b6a:	f04f 0400 	mov.w	r4, #0
 8008b6e:	461a      	mov	r2, r3
 8008b70:	4623      	mov	r3, r4
 8008b72:	f7f8 fb69 	bl	8001248 <__aeabi_uldivmod>
 8008b76:	4603      	mov	r3, r0
 8008b78:	460c      	mov	r4, r1
 8008b7a:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8008b7c:	e051      	b.n	8008c22 <UART_SetConfig+0x496>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	685b      	ldr	r3, [r3, #4]
 8008b82:	085b      	lsrs	r3, r3, #1
 8008b84:	f04f 0400 	mov.w	r4, #0
 8008b88:	49aa      	ldr	r1, [pc, #680]	; (8008e34 <UART_SetConfig+0x6a8>)
 8008b8a:	f04f 0200 	mov.w	r2, #0
 8008b8e:	eb13 0801 	adds.w	r8, r3, r1
 8008b92:	eb44 0902 	adc.w	r9, r4, r2
 8008b96:	4640      	mov	r0, r8
 8008b98:	4649      	mov	r1, r9
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	685b      	ldr	r3, [r3, #4]
 8008b9e:	f04f 0400 	mov.w	r4, #0
 8008ba2:	461a      	mov	r2, r3
 8008ba4:	4623      	mov	r3, r4
 8008ba6:	f7f8 fb4f 	bl	8001248 <__aeabi_uldivmod>
 8008baa:	4603      	mov	r3, r0
 8008bac:	460c      	mov	r4, r1
 8008bae:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8008bb0:	e037      	b.n	8008c22 <UART_SetConfig+0x496>
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 8008bb2:	f7fb fbf5 	bl	80043a0 <HAL_RCC_GetSysClockFreq>
 8008bb6:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8008bb8:	693b      	ldr	r3, [r7, #16]
 8008bba:	461a      	mov	r2, r3
 8008bbc:	f04f 0300 	mov.w	r3, #0
 8008bc0:	021d      	lsls	r5, r3, #8
 8008bc2:	ea45 6512 	orr.w	r5, r5, r2, lsr #24
 8008bc6:	0214      	lsls	r4, r2, #8
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	685b      	ldr	r3, [r3, #4]
 8008bcc:	085b      	lsrs	r3, r3, #1
 8008bce:	461a      	mov	r2, r3
 8008bd0:	f04f 0300 	mov.w	r3, #0
 8008bd4:	18a0      	adds	r0, r4, r2
 8008bd6:	eb45 0103 	adc.w	r1, r5, r3
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	685b      	ldr	r3, [r3, #4]
 8008bde:	f04f 0400 	mov.w	r4, #0
 8008be2:	461a      	mov	r2, r3
 8008be4:	4623      	mov	r3, r4
 8008be6:	f7f8 fb2f 	bl	8001248 <__aeabi_uldivmod>
 8008bea:	4603      	mov	r3, r0
 8008bec:	460c      	mov	r4, r1
 8008bee:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8008bf0:	e017      	b.n	8008c22 <UART_SetConfig+0x496>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	685b      	ldr	r3, [r3, #4]
 8008bf6:	085b      	lsrs	r3, r3, #1
 8008bf8:	f04f 0400 	mov.w	r4, #0
 8008bfc:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8008c00:	f144 0100 	adc.w	r1, r4, #0
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	685b      	ldr	r3, [r3, #4]
 8008c08:	f04f 0400 	mov.w	r4, #0
 8008c0c:	461a      	mov	r2, r3
 8008c0e:	4623      	mov	r3, r4
 8008c10:	f7f8 fb1a 	bl	8001248 <__aeabi_uldivmod>
 8008c14:	4603      	mov	r3, r0
 8008c16:	460c      	mov	r4, r1
 8008c18:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8008c1a:	e002      	b.n	8008c22 <UART_SetConfig+0x496>
          default:
            ret = HAL_ERROR;
 8008c1c:	2301      	movs	r3, #1
 8008c1e:	76fb      	strb	r3, [r7, #27]
            break;
 8008c20:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008c22:	69fb      	ldr	r3, [r7, #28]
 8008c24:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008c28:	d308      	bcc.n	8008c3c <UART_SetConfig+0x4b0>
 8008c2a:	69fb      	ldr	r3, [r7, #28]
 8008c2c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008c30:	d204      	bcs.n	8008c3c <UART_SetConfig+0x4b0>
        {
          huart->Instance->BRR = usartdiv;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	69fa      	ldr	r2, [r7, #28]
 8008c38:	60da      	str	r2, [r3, #12]
 8008c3a:	e0ff      	b.n	8008e3c <UART_SetConfig+0x6b0>
        }
        else
        {
          ret = HAL_ERROR;
 8008c3c:	2301      	movs	r3, #1
 8008c3e:	76fb      	strb	r3, [r7, #27]
 8008c40:	e0fc      	b.n	8008e3c <UART_SetConfig+0x6b0>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	69db      	ldr	r3, [r3, #28]
 8008c46:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008c4a:	f040 8083 	bne.w	8008d54 <UART_SetConfig+0x5c8>
  {
    switch (clocksource)
 8008c4e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008c52:	2b08      	cmp	r3, #8
 8008c54:	d85e      	bhi.n	8008d14 <UART_SetConfig+0x588>
 8008c56:	a201      	add	r2, pc, #4	; (adr r2, 8008c5c <UART_SetConfig+0x4d0>)
 8008c58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c5c:	08008c81 	.word	0x08008c81
 8008c60:	08008ca1 	.word	0x08008ca1
 8008c64:	08008cc1 	.word	0x08008cc1
 8008c68:	08008d15 	.word	0x08008d15
 8008c6c:	08008cdd 	.word	0x08008cdd
 8008c70:	08008d15 	.word	0x08008d15
 8008c74:	08008d15 	.word	0x08008d15
 8008c78:	08008d15 	.word	0x08008d15
 8008c7c:	08008cfd 	.word	0x08008cfd
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008c80:	f7fb fc22 	bl	80044c8 <HAL_RCC_GetPCLK1Freq>
 8008c84:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008c86:	693b      	ldr	r3, [r7, #16]
 8008c88:	005a      	lsls	r2, r3, #1
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	685b      	ldr	r3, [r3, #4]
 8008c8e:	085b      	lsrs	r3, r3, #1
 8008c90:	441a      	add	r2, r3
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	685b      	ldr	r3, [r3, #4]
 8008c96:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c9a:	b29b      	uxth	r3, r3
 8008c9c:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008c9e:	e03c      	b.n	8008d1a <UART_SetConfig+0x58e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008ca0:	f7fb fc28 	bl	80044f4 <HAL_RCC_GetPCLK2Freq>
 8008ca4:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008ca6:	693b      	ldr	r3, [r7, #16]
 8008ca8:	005a      	lsls	r2, r3, #1
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	685b      	ldr	r3, [r3, #4]
 8008cae:	085b      	lsrs	r3, r3, #1
 8008cb0:	441a      	add	r2, r3
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	685b      	ldr	r3, [r3, #4]
 8008cb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8008cba:	b29b      	uxth	r3, r3
 8008cbc:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008cbe:	e02c      	b.n	8008d1a <UART_SetConfig+0x58e>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	685b      	ldr	r3, [r3, #4]
 8008cc4:	085b      	lsrs	r3, r3, #1
 8008cc6:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8008cca:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8008cce:	687a      	ldr	r2, [r7, #4]
 8008cd0:	6852      	ldr	r2, [r2, #4]
 8008cd2:	fbb3 f3f2 	udiv	r3, r3, r2
 8008cd6:	b29b      	uxth	r3, r3
 8008cd8:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008cda:	e01e      	b.n	8008d1a <UART_SetConfig+0x58e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008cdc:	f7fb fb60 	bl	80043a0 <HAL_RCC_GetSysClockFreq>
 8008ce0:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008ce2:	693b      	ldr	r3, [r7, #16]
 8008ce4:	005a      	lsls	r2, r3, #1
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	685b      	ldr	r3, [r3, #4]
 8008cea:	085b      	lsrs	r3, r3, #1
 8008cec:	441a      	add	r2, r3
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	685b      	ldr	r3, [r3, #4]
 8008cf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8008cf6:	b29b      	uxth	r3, r3
 8008cf8:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008cfa:	e00e      	b.n	8008d1a <UART_SetConfig+0x58e>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	685b      	ldr	r3, [r3, #4]
 8008d00:	085b      	lsrs	r3, r3, #1
 8008d02:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	685b      	ldr	r3, [r3, #4]
 8008d0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d0e:	b29b      	uxth	r3, r3
 8008d10:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008d12:	e002      	b.n	8008d1a <UART_SetConfig+0x58e>
      default:
        ret = HAL_ERROR;
 8008d14:	2301      	movs	r3, #1
 8008d16:	76fb      	strb	r3, [r7, #27]
        break;
 8008d18:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008d1a:	69fb      	ldr	r3, [r7, #28]
 8008d1c:	2b0f      	cmp	r3, #15
 8008d1e:	d916      	bls.n	8008d4e <UART_SetConfig+0x5c2>
 8008d20:	69fb      	ldr	r3, [r7, #28]
 8008d22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008d26:	d212      	bcs.n	8008d4e <UART_SetConfig+0x5c2>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008d28:	69fb      	ldr	r3, [r7, #28]
 8008d2a:	b29b      	uxth	r3, r3
 8008d2c:	f023 030f 	bic.w	r3, r3, #15
 8008d30:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008d32:	69fb      	ldr	r3, [r7, #28]
 8008d34:	085b      	lsrs	r3, r3, #1
 8008d36:	b29b      	uxth	r3, r3
 8008d38:	f003 0307 	and.w	r3, r3, #7
 8008d3c:	b29a      	uxth	r2, r3
 8008d3e:	89fb      	ldrh	r3, [r7, #14]
 8008d40:	4313      	orrs	r3, r2
 8008d42:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	89fa      	ldrh	r2, [r7, #14]
 8008d4a:	60da      	str	r2, [r3, #12]
 8008d4c:	e076      	b.n	8008e3c <UART_SetConfig+0x6b0>
    }
    else
    {
      ret = HAL_ERROR;
 8008d4e:	2301      	movs	r3, #1
 8008d50:	76fb      	strb	r3, [r7, #27]
 8008d52:	e073      	b.n	8008e3c <UART_SetConfig+0x6b0>
    }
  }
  else
  {
    switch (clocksource)
 8008d54:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008d58:	2b08      	cmp	r3, #8
 8008d5a:	d85c      	bhi.n	8008e16 <UART_SetConfig+0x68a>
 8008d5c:	a201      	add	r2, pc, #4	; (adr r2, 8008d64 <UART_SetConfig+0x5d8>)
 8008d5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d62:	bf00      	nop
 8008d64:	08008d89 	.word	0x08008d89
 8008d68:	08008da7 	.word	0x08008da7
 8008d6c:	08008dc5 	.word	0x08008dc5
 8008d70:	08008e17 	.word	0x08008e17
 8008d74:	08008de1 	.word	0x08008de1
 8008d78:	08008e17 	.word	0x08008e17
 8008d7c:	08008e17 	.word	0x08008e17
 8008d80:	08008e17 	.word	0x08008e17
 8008d84:	08008dff 	.word	0x08008dff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008d88:	f7fb fb9e 	bl	80044c8 <HAL_RCC_GetPCLK1Freq>
 8008d8c:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	685b      	ldr	r3, [r3, #4]
 8008d92:	085a      	lsrs	r2, r3, #1
 8008d94:	693b      	ldr	r3, [r7, #16]
 8008d96:	441a      	add	r2, r3
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	685b      	ldr	r3, [r3, #4]
 8008d9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008da0:	b29b      	uxth	r3, r3
 8008da2:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008da4:	e03a      	b.n	8008e1c <UART_SetConfig+0x690>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008da6:	f7fb fba5 	bl	80044f4 <HAL_RCC_GetPCLK2Freq>
 8008daa:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	685b      	ldr	r3, [r3, #4]
 8008db0:	085a      	lsrs	r2, r3, #1
 8008db2:	693b      	ldr	r3, [r7, #16]
 8008db4:	441a      	add	r2, r3
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	685b      	ldr	r3, [r3, #4]
 8008dba:	fbb2 f3f3 	udiv	r3, r2, r3
 8008dbe:	b29b      	uxth	r3, r3
 8008dc0:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008dc2:	e02b      	b.n	8008e1c <UART_SetConfig+0x690>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	685b      	ldr	r3, [r3, #4]
 8008dc8:	085b      	lsrs	r3, r3, #1
 8008dca:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8008dce:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8008dd2:	687a      	ldr	r2, [r7, #4]
 8008dd4:	6852      	ldr	r2, [r2, #4]
 8008dd6:	fbb3 f3f2 	udiv	r3, r3, r2
 8008dda:	b29b      	uxth	r3, r3
 8008ddc:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008dde:	e01d      	b.n	8008e1c <UART_SetConfig+0x690>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008de0:	f7fb fade 	bl	80043a0 <HAL_RCC_GetSysClockFreq>
 8008de4:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	685b      	ldr	r3, [r3, #4]
 8008dea:	085a      	lsrs	r2, r3, #1
 8008dec:	693b      	ldr	r3, [r7, #16]
 8008dee:	441a      	add	r2, r3
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	685b      	ldr	r3, [r3, #4]
 8008df4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008df8:	b29b      	uxth	r3, r3
 8008dfa:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008dfc:	e00e      	b.n	8008e1c <UART_SetConfig+0x690>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	685b      	ldr	r3, [r3, #4]
 8008e02:	085b      	lsrs	r3, r3, #1
 8008e04:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	685b      	ldr	r3, [r3, #4]
 8008e0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e10:	b29b      	uxth	r3, r3
 8008e12:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008e14:	e002      	b.n	8008e1c <UART_SetConfig+0x690>
      default:
        ret = HAL_ERROR;
 8008e16:	2301      	movs	r3, #1
 8008e18:	76fb      	strb	r3, [r7, #27]
        break;
 8008e1a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008e1c:	69fb      	ldr	r3, [r7, #28]
 8008e1e:	2b0f      	cmp	r3, #15
 8008e20:	d90a      	bls.n	8008e38 <UART_SetConfig+0x6ac>
 8008e22:	69fb      	ldr	r3, [r7, #28]
 8008e24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008e28:	d206      	bcs.n	8008e38 <UART_SetConfig+0x6ac>
    {
      huart->Instance->BRR = usartdiv;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	69fa      	ldr	r2, [r7, #28]
 8008e30:	60da      	str	r2, [r3, #12]
 8008e32:	e003      	b.n	8008e3c <UART_SetConfig+0x6b0>
 8008e34:	f4240000 	.word	0xf4240000
    }
    else
    {
      ret = HAL_ERROR;
 8008e38:	2301      	movs	r3, #1
 8008e3a:	76fb      	strb	r3, [r7, #27]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2200      	movs	r2, #0
 8008e40:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	2200      	movs	r2, #0
 8008e46:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8008e48:	7efb      	ldrb	r3, [r7, #27]
}
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	3728      	adds	r7, #40	; 0x28
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08008e54 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008e54:	b480      	push	{r7}
 8008e56:	b083      	sub	sp, #12
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e60:	f003 0301 	and.w	r3, r3, #1
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d00a      	beq.n	8008e7e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	687a      	ldr	r2, [r7, #4]
 8008e6e:	6812      	ldr	r2, [r2, #0]
 8008e70:	6852      	ldr	r2, [r2, #4]
 8008e72:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 8008e76:	687a      	ldr	r2, [r7, #4]
 8008e78:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8008e7a:	430a      	orrs	r2, r1
 8008e7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e82:	f003 0302 	and.w	r3, r3, #2
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d00a      	beq.n	8008ea0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	687a      	ldr	r2, [r7, #4]
 8008e90:	6812      	ldr	r2, [r2, #0]
 8008e92:	6852      	ldr	r2, [r2, #4]
 8008e94:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8008e98:	687a      	ldr	r2, [r7, #4]
 8008e9a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8008e9c:	430a      	orrs	r2, r1
 8008e9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ea4:	f003 0304 	and.w	r3, r3, #4
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d00a      	beq.n	8008ec2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	687a      	ldr	r2, [r7, #4]
 8008eb2:	6812      	ldr	r2, [r2, #0]
 8008eb4:	6852      	ldr	r2, [r2, #4]
 8008eb6:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 8008eba:	687a      	ldr	r2, [r7, #4]
 8008ebc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008ebe:	430a      	orrs	r2, r1
 8008ec0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ec6:	f003 0308 	and.w	r3, r3, #8
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d00a      	beq.n	8008ee4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	687a      	ldr	r2, [r7, #4]
 8008ed4:	6812      	ldr	r2, [r2, #0]
 8008ed6:	6852      	ldr	r2, [r2, #4]
 8008ed8:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 8008edc:	687a      	ldr	r2, [r7, #4]
 8008ede:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008ee0:	430a      	orrs	r2, r1
 8008ee2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ee8:	f003 0310 	and.w	r3, r3, #16
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d00a      	beq.n	8008f06 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	687a      	ldr	r2, [r7, #4]
 8008ef6:	6812      	ldr	r2, [r2, #0]
 8008ef8:	6892      	ldr	r2, [r2, #8]
 8008efa:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 8008efe:	687a      	ldr	r2, [r7, #4]
 8008f00:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008f02:	430a      	orrs	r2, r1
 8008f04:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f0a:	f003 0320 	and.w	r3, r3, #32
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d00a      	beq.n	8008f28 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	687a      	ldr	r2, [r7, #4]
 8008f18:	6812      	ldr	r2, [r2, #0]
 8008f1a:	6892      	ldr	r2, [r2, #8]
 8008f1c:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8008f20:	687a      	ldr	r2, [r7, #4]
 8008f22:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8008f24:	430a      	orrs	r2, r1
 8008f26:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d01a      	beq.n	8008f6a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	687a      	ldr	r2, [r7, #4]
 8008f3a:	6812      	ldr	r2, [r2, #0]
 8008f3c:	6852      	ldr	r2, [r2, #4]
 8008f3e:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 8008f42:	687a      	ldr	r2, [r7, #4]
 8008f44:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8008f46:	430a      	orrs	r2, r1
 8008f48:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f4e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008f52:	d10a      	bne.n	8008f6a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	687a      	ldr	r2, [r7, #4]
 8008f5a:	6812      	ldr	r2, [r2, #0]
 8008f5c:	6852      	ldr	r2, [r2, #4]
 8008f5e:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 8008f62:	687a      	ldr	r2, [r7, #4]
 8008f64:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8008f66:	430a      	orrs	r2, r1
 8008f68:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d00a      	beq.n	8008f8c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	687a      	ldr	r2, [r7, #4]
 8008f7c:	6812      	ldr	r2, [r2, #0]
 8008f7e:	6852      	ldr	r2, [r2, #4]
 8008f80:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 8008f84:	687a      	ldr	r2, [r7, #4]
 8008f86:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8008f88:	430a      	orrs	r2, r1
 8008f8a:	605a      	str	r2, [r3, #4]
  }
}
 8008f8c:	bf00      	nop
 8008f8e:	370c      	adds	r7, #12
 8008f90:	46bd      	mov	sp, r7
 8008f92:	bc80      	pop	{r7}
 8008f94:	4770      	bx	lr

08008f96 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008f96:	b580      	push	{r7, lr}
 8008f98:	b086      	sub	sp, #24
 8008f9a:	af02      	add	r7, sp, #8
 8008f9c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	2200      	movs	r2, #0
 8008fa2:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8008fa4:	f7f8 fb44 	bl	8001630 <HAL_GetTick>
 8008fa8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	f003 0308 	and.w	r3, r3, #8
 8008fb4:	2b08      	cmp	r3, #8
 8008fb6:	d10e      	bne.n	8008fd6 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008fb8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008fbc:	9300      	str	r3, [sp, #0]
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	2200      	movs	r2, #0
 8008fc2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008fc6:	6878      	ldr	r0, [r7, #4]
 8008fc8:	f000 f82a 	bl	8009020 <UART_WaitOnFlagUntilTimeout>
 8008fcc:	4603      	mov	r3, r0
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d001      	beq.n	8008fd6 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008fd2:	2303      	movs	r3, #3
 8008fd4:	e020      	b.n	8009018 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	f003 0304 	and.w	r3, r3, #4
 8008fe0:	2b04      	cmp	r3, #4
 8008fe2:	d10e      	bne.n	8009002 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008fe4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008fe8:	9300      	str	r3, [sp, #0]
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	2200      	movs	r2, #0
 8008fee:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008ff2:	6878      	ldr	r0, [r7, #4]
 8008ff4:	f000 f814 	bl	8009020 <UART_WaitOnFlagUntilTimeout>
 8008ff8:	4603      	mov	r3, r0
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d001      	beq.n	8009002 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008ffe:	2303      	movs	r3, #3
 8009000:	e00a      	b.n	8009018 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	2220      	movs	r2, #32
 8009006:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	2220      	movs	r2, #32
 800900c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	2200      	movs	r2, #0
 8009012:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8009016:	2300      	movs	r3, #0
}
 8009018:	4618      	mov	r0, r3
 800901a:	3710      	adds	r7, #16
 800901c:	46bd      	mov	sp, r7
 800901e:	bd80      	pop	{r7, pc}

08009020 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009020:	b580      	push	{r7, lr}
 8009022:	b084      	sub	sp, #16
 8009024:	af00      	add	r7, sp, #0
 8009026:	60f8      	str	r0, [r7, #12]
 8009028:	60b9      	str	r1, [r7, #8]
 800902a:	603b      	str	r3, [r7, #0]
 800902c:	4613      	mov	r3, r2
 800902e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009030:	e05d      	b.n	80090ee <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009032:	69bb      	ldr	r3, [r7, #24]
 8009034:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009038:	d059      	beq.n	80090ee <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800903a:	f7f8 faf9 	bl	8001630 <HAL_GetTick>
 800903e:	4602      	mov	r2, r0
 8009040:	683b      	ldr	r3, [r7, #0]
 8009042:	1ad2      	subs	r2, r2, r3
 8009044:	69bb      	ldr	r3, [r7, #24]
 8009046:	429a      	cmp	r2, r3
 8009048:	d802      	bhi.n	8009050 <UART_WaitOnFlagUntilTimeout+0x30>
 800904a:	69bb      	ldr	r3, [r7, #24]
 800904c:	2b00      	cmp	r3, #0
 800904e:	d11b      	bne.n	8009088 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	68fa      	ldr	r2, [r7, #12]
 8009056:	6812      	ldr	r2, [r2, #0]
 8009058:	6812      	ldr	r2, [r2, #0]
 800905a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800905e:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	68fa      	ldr	r2, [r7, #12]
 8009066:	6812      	ldr	r2, [r2, #0]
 8009068:	6892      	ldr	r2, [r2, #8]
 800906a:	f022 0201 	bic.w	r2, r2, #1
 800906e:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	2220      	movs	r2, #32
 8009074:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	2220      	movs	r2, #32
 800907a:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	2200      	movs	r2, #0
 8009080:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8009084:	2303      	movs	r3, #3
 8009086:	e042      	b.n	800910e <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	f003 0304 	and.w	r3, r3, #4
 8009092:	2b00      	cmp	r3, #0
 8009094:	d02b      	beq.n	80090ee <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	69db      	ldr	r3, [r3, #28]
 800909c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80090a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80090a4:	d123      	bne.n	80090ee <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80090ae:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	68fa      	ldr	r2, [r7, #12]
 80090b6:	6812      	ldr	r2, [r2, #0]
 80090b8:	6812      	ldr	r2, [r2, #0]
 80090ba:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80090be:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	68fa      	ldr	r2, [r7, #12]
 80090c6:	6812      	ldr	r2, [r2, #0]
 80090c8:	6892      	ldr	r2, [r2, #8]
 80090ca:	f022 0201 	bic.w	r2, r2, #1
 80090ce:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	2220      	movs	r2, #32
 80090d4:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	2220      	movs	r2, #32
 80090da:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	2220      	movs	r2, #32
 80090e0:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	2200      	movs	r2, #0
 80090e6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 80090ea:	2303      	movs	r3, #3
 80090ec:	e00f      	b.n	800910e <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	69da      	ldr	r2, [r3, #28]
 80090f4:	68bb      	ldr	r3, [r7, #8]
 80090f6:	401a      	ands	r2, r3
 80090f8:	68bb      	ldr	r3, [r7, #8]
 80090fa:	429a      	cmp	r2, r3
 80090fc:	bf0c      	ite	eq
 80090fe:	2301      	moveq	r3, #1
 8009100:	2300      	movne	r3, #0
 8009102:	b2db      	uxtb	r3, r3
 8009104:	461a      	mov	r2, r3
 8009106:	79fb      	ldrb	r3, [r7, #7]
 8009108:	429a      	cmp	r2, r3
 800910a:	d092      	beq.n	8009032 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800910c:	2300      	movs	r3, #0
}
 800910e:	4618      	mov	r0, r3
 8009110:	3710      	adds	r7, #16
 8009112:	46bd      	mov	sp, r7
 8009114:	bd80      	pop	{r7, pc}

08009116 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009116:	b480      	push	{r7}
 8009118:	b083      	sub	sp, #12
 800911a:	af00      	add	r7, sp, #0
 800911c:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	687a      	ldr	r2, [r7, #4]
 8009124:	6812      	ldr	r2, [r2, #0]
 8009126:	6812      	ldr	r2, [r2, #0]
 8009128:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800912c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	2220      	movs	r2, #32
 8009132:	675a      	str	r2, [r3, #116]	; 0x74
}
 8009134:	bf00      	nop
 8009136:	370c      	adds	r7, #12
 8009138:	46bd      	mov	sp, r7
 800913a:	bc80      	pop	{r7}
 800913c:	4770      	bx	lr

0800913e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800913e:	b480      	push	{r7}
 8009140:	b083      	sub	sp, #12
 8009142:	af00      	add	r7, sp, #0
 8009144:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	687a      	ldr	r2, [r7, #4]
 800914c:	6812      	ldr	r2, [r2, #0]
 800914e:	6812      	ldr	r2, [r2, #0]
 8009150:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009154:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	687a      	ldr	r2, [r7, #4]
 800915c:	6812      	ldr	r2, [r2, #0]
 800915e:	6892      	ldr	r2, [r2, #8]
 8009160:	f022 0201 	bic.w	r2, r2, #1
 8009164:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	2220      	movs	r2, #32
 800916a:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	2200      	movs	r2, #0
 8009170:	661a      	str	r2, [r3, #96]	; 0x60
}
 8009172:	bf00      	nop
 8009174:	370c      	adds	r7, #12
 8009176:	46bd      	mov	sp, r7
 8009178:	bc80      	pop	{r7}
 800917a:	4770      	bx	lr

0800917c <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800917c:	b580      	push	{r7, lr}
 800917e:	b084      	sub	sp, #16
 8009180:	af00      	add	r7, sp, #0
 8009182:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009188:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	f003 0320 	and.w	r3, r3, #32
 8009194:	2b00      	cmp	r3, #0
 8009196:	d114      	bne.n	80091c2 <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	2200      	movs	r2, #0
 800919c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	68fa      	ldr	r2, [r7, #12]
 80091a6:	6812      	ldr	r2, [r2, #0]
 80091a8:	6892      	ldr	r2, [r2, #8]
 80091aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80091ae:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	68fa      	ldr	r2, [r7, #12]
 80091b6:	6812      	ldr	r2, [r2, #0]
 80091b8:	6812      	ldr	r2, [r2, #0]
 80091ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80091be:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80091c0:	e002      	b.n	80091c8 <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 80091c2:	68f8      	ldr	r0, [r7, #12]
 80091c4:	f7ff faac 	bl	8008720 <HAL_UART_TxCpltCallback>
}
 80091c8:	bf00      	nop
 80091ca:	3710      	adds	r7, #16
 80091cc:	46bd      	mov	sp, r7
 80091ce:	bd80      	pop	{r7, pc}

080091d0 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80091d0:	b580      	push	{r7, lr}
 80091d2:	b084      	sub	sp, #16
 80091d4:	af00      	add	r7, sp, #0
 80091d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091dc:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80091de:	68f8      	ldr	r0, [r7, #12]
 80091e0:	f7ff faa7 	bl	8008732 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80091e4:	bf00      	nop
 80091e6:	3710      	adds	r7, #16
 80091e8:	46bd      	mov	sp, r7
 80091ea:	bd80      	pop	{r7, pc}

080091ec <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80091ec:	b580      	push	{r7, lr}
 80091ee:	b084      	sub	sp, #16
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091f8:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	f003 0320 	and.w	r3, r3, #32
 8009204:	2b00      	cmp	r3, #0
 8009206:	d11e      	bne.n	8009246 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	2200      	movs	r2, #0
 800920c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	68fa      	ldr	r2, [r7, #12]
 8009216:	6812      	ldr	r2, [r2, #0]
 8009218:	6812      	ldr	r2, [r2, #0]
 800921a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800921e:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	68fa      	ldr	r2, [r7, #12]
 8009226:	6812      	ldr	r2, [r2, #0]
 8009228:	6892      	ldr	r2, [r2, #8]
 800922a:	f022 0201 	bic.w	r2, r2, #1
 800922e:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	68fa      	ldr	r2, [r7, #12]
 8009236:	6812      	ldr	r2, [r2, #0]
 8009238:	6892      	ldr	r2, [r2, #8]
 800923a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800923e:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	2220      	movs	r2, #32
 8009244:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8009246:	68f8      	ldr	r0, [r7, #12]
 8009248:	f7ff fa7c 	bl	8008744 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800924c:	bf00      	nop
 800924e:	3710      	adds	r7, #16
 8009250:	46bd      	mov	sp, r7
 8009252:	bd80      	pop	{r7, pc}

08009254 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009254:	b580      	push	{r7, lr}
 8009256:	b084      	sub	sp, #16
 8009258:	af00      	add	r7, sp, #0
 800925a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009260:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8009262:	68f8      	ldr	r0, [r7, #12]
 8009264:	f7ff fa77 	bl	8008756 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009268:	bf00      	nop
 800926a:	3710      	adds	r7, #16
 800926c:	46bd      	mov	sp, r7
 800926e:	bd80      	pop	{r7, pc}

08009270 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009270:	b580      	push	{r7, lr}
 8009272:	b086      	sub	sp, #24
 8009274:	af00      	add	r7, sp, #0
 8009276:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800927c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800927e:	697b      	ldr	r3, [r7, #20]
 8009280:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009282:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009284:	697b      	ldr	r3, [r7, #20]
 8009286:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009288:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800928a:	697b      	ldr	r3, [r7, #20]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	689b      	ldr	r3, [r3, #8]
 8009290:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009294:	2b80      	cmp	r3, #128	; 0x80
 8009296:	d109      	bne.n	80092ac <UART_DMAError+0x3c>
 8009298:	693b      	ldr	r3, [r7, #16]
 800929a:	2b21      	cmp	r3, #33	; 0x21
 800929c:	d106      	bne.n	80092ac <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800929e:	697b      	ldr	r3, [r7, #20]
 80092a0:	2200      	movs	r2, #0
 80092a2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 80092a6:	6978      	ldr	r0, [r7, #20]
 80092a8:	f7ff ff35 	bl	8009116 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80092ac:	697b      	ldr	r3, [r7, #20]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	689b      	ldr	r3, [r3, #8]
 80092b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092b6:	2b40      	cmp	r3, #64	; 0x40
 80092b8:	d109      	bne.n	80092ce <UART_DMAError+0x5e>
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	2b22      	cmp	r3, #34	; 0x22
 80092be:	d106      	bne.n	80092ce <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80092c0:	697b      	ldr	r3, [r7, #20]
 80092c2:	2200      	movs	r2, #0
 80092c4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 80092c8:	6978      	ldr	r0, [r7, #20]
 80092ca:	f7ff ff38 	bl	800913e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80092ce:	697b      	ldr	r3, [r7, #20]
 80092d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80092d2:	f043 0210 	orr.w	r2, r3, #16
 80092d6:	697b      	ldr	r3, [r7, #20]
 80092d8:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80092da:	6978      	ldr	r0, [r7, #20]
 80092dc:	f7ff fa44 	bl	8008768 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80092e0:	bf00      	nop
 80092e2:	3718      	adds	r7, #24
 80092e4:	46bd      	mov	sp, r7
 80092e6:	bd80      	pop	{r7, pc}

080092e8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80092e8:	b580      	push	{r7, lr}
 80092ea:	b084      	sub	sp, #16
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092f4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	2200      	movs	r2, #0
 80092fa:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	2200      	movs	r2, #0
 8009302:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009306:	68f8      	ldr	r0, [r7, #12]
 8009308:	f7ff fa2e 	bl	8008768 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800930c:	bf00      	nop
 800930e:	3710      	adds	r7, #16
 8009310:	46bd      	mov	sp, r7
 8009312:	bd80      	pop	{r7, pc}

08009314 <UART_DMATxOnlyAbortCallback>:
  *         and leads to user Tx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8009314:	b580      	push	{r7, lr}
 8009316:	b084      	sub	sp, #16
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009320:	60fb      	str	r3, [r7, #12]

  huart->TxXferCount = 0U;
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	2200      	movs	r2, #0
 8009326:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
  }
#endif /* USART_CR1_FIFOEN */

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	2220      	movs	r2, #32
 800932e:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Transmit Complete Callback */
  huart->AbortTransmitCpltCallback(huart);
#else
  /* Call legacy weak Abort Transmit Complete Callback */
  HAL_UART_AbortTransmitCpltCallback(huart);
 8009330:	68f8      	ldr	r0, [r7, #12]
 8009332:	f7ff fa22 	bl	800877a <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009336:	bf00      	nop
 8009338:	3710      	adds	r7, #16
 800933a:	46bd      	mov	sp, r7
 800933c:	bd80      	pop	{r7, pc}

0800933e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800933e:	b580      	push	{r7, lr}
 8009340:	b082      	sub	sp, #8
 8009342:	af00      	add	r7, sp, #0
 8009344:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	687a      	ldr	r2, [r7, #4]
 800934c:	6812      	ldr	r2, [r2, #0]
 800934e:	6812      	ldr	r2, [r2, #0]
 8009350:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009354:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	2220      	movs	r2, #32
 800935a:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	2200      	movs	r2, #0
 8009360:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009362:	6878      	ldr	r0, [r7, #4]
 8009364:	f7ff f9dc 	bl	8008720 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009368:	bf00      	nop
 800936a:	3708      	adds	r7, #8
 800936c:	46bd      	mov	sp, r7
 800936e:	bd80      	pop	{r7, pc}

08009370 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009370:	b480      	push	{r7}
 8009372:	b083      	sub	sp, #12
 8009374:	af00      	add	r7, sp, #0
 8009376:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009378:	bf00      	nop
 800937a:	370c      	adds	r7, #12
 800937c:	46bd      	mov	sp, r7
 800937e:	bc80      	pop	{r7}
 8009380:	4770      	bx	lr
	...

08009384 <Init_Flash_Chips>:
 *
 * @return: HA_StatusTypeDef - Status of function
 */

HAL_StatusTypeDef Init_Flash_Chips(uint8_t* chipstatus)
{
 8009384:	b580      	push	{r7, lr}
 8009386:	b084      	sub	sp, #16
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]
	//control Pin init
	MX_GPIO_Init();
 800938c:	f000 fb58 	bl	8009a40 <MX_GPIO_Init>
	//SPI int
	if(MX_SPI_Init(SPI2,&hspi2)		!= HAL_OK) return HAL_ERROR;
 8009390:	4915      	ldr	r1, [pc, #84]	; (80093e8 <Init_Flash_Chips+0x64>)
 8009392:	4816      	ldr	r0, [pc, #88]	; (80093ec <Init_Flash_Chips+0x68>)
 8009394:	f000 fb14 	bl	80099c0 <MX_SPI_Init>
 8009398:	4603      	mov	r3, r0
 800939a:	2b00      	cmp	r3, #0
 800939c:	d001      	beq.n	80093a2 <Init_Flash_Chips+0x1e>
 800939e:	2301      	movs	r3, #1
 80093a0:	e01d      	b.n	80093de <Init_Flash_Chips+0x5a>
	//check the status of each chip
	for (int chipnumber = 1; chipnumber < 5; ++chipnumber)
 80093a2:	2301      	movs	r3, #1
 80093a4:	60fb      	str	r3, [r7, #12]
 80093a6:	e016      	b.n	80093d6 <Init_Flash_Chips+0x52>
	{
		if(FLASH_Is_Online(chipnumber))
 80093a8:	68f8      	ldr	r0, [r7, #12]
 80093aa:	f000 f843 	bl	8009434 <FLASH_Is_Online>
 80093ae:	4603      	mov	r3, r0
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d00d      	beq.n	80093d0 <Init_Flash_Chips+0x4c>
		{
			//set bit at position to show chip is online
			*chipstatus |=0b1<<(chipnumber-1);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	781b      	ldrb	r3, [r3, #0]
 80093b8:	b25a      	sxtb	r2, r3
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	3b01      	subs	r3, #1
 80093be:	2101      	movs	r1, #1
 80093c0:	fa01 f303 	lsl.w	r3, r1, r3
 80093c4:	b25b      	sxtb	r3, r3
 80093c6:	4313      	orrs	r3, r2
 80093c8:	b25b      	sxtb	r3, r3
 80093ca:	b2da      	uxtb	r2, r3
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	701a      	strb	r2, [r3, #0]
	for (int chipnumber = 1; chipnumber < 5; ++chipnumber)
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	3301      	adds	r3, #1
 80093d4:	60fb      	str	r3, [r7, #12]
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	2b04      	cmp	r3, #4
 80093da:	dde5      	ble.n	80093a8 <Init_Flash_Chips+0x24>
		}

	}
	return HAL_OK;
 80093dc:	2300      	movs	r3, #0
}
 80093de:	4618      	mov	r0, r3
 80093e0:	3710      	adds	r7, #16
 80093e2:	46bd      	mov	sp, r7
 80093e4:	bd80      	pop	{r7, pc}
 80093e6:	bf00      	nop
 80093e8:	2000098c 	.word	0x2000098c
 80093ec:	40003800 	.word	0x40003800

080093f0 <FLASH_Get_ID>:
}
/*
 * @Description: Reads the Chip ID
 */
void FLASH_Get_ID(int ChipNumber,uint8_t* id)
{
 80093f0:	b580      	push	{r7, lr}
 80093f2:	b084      	sub	sp, #16
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	6078      	str	r0, [r7, #4]
 80093f8:	6039      	str	r1, [r7, #0]

	uint8_t cmd = 0x9F;
 80093fa:	239f      	movs	r3, #159	; 0x9f
 80093fc:	73fb      	strb	r3, [r7, #15]
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 80093fe:	2100      	movs	r1, #0
 8009400:	6878      	ldr	r0, [r7, #4]
 8009402:	f000 f83d 	bl	8009480 <FLASH_ChipSelect_setState>
	HAL_SPI_Transmit(&hspi2,&cmd,1,100);
 8009406:	f107 010f 	add.w	r1, r7, #15
 800940a:	2364      	movs	r3, #100	; 0x64
 800940c:	2201      	movs	r2, #1
 800940e:	4808      	ldr	r0, [pc, #32]	; (8009430 <FLASH_Get_ID+0x40>)
 8009410:	f7fc f945 	bl	800569e <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2,id,5,100);
 8009414:	2364      	movs	r3, #100	; 0x64
 8009416:	2205      	movs	r2, #5
 8009418:	6839      	ldr	r1, [r7, #0]
 800941a:	4805      	ldr	r0, [pc, #20]	; (8009430 <FLASH_Get_ID+0x40>)
 800941c:	f7fc faa3 	bl	8005966 <HAL_SPI_Receive>
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 8009420:	2101      	movs	r1, #1
 8009422:	6878      	ldr	r0, [r7, #4]
 8009424:	f000 f82c 	bl	8009480 <FLASH_ChipSelect_setState>
}
 8009428:	bf00      	nop
 800942a:	3710      	adds	r7, #16
 800942c:	46bd      	mov	sp, r7
 800942e:	bd80      	pop	{r7, pc}
 8009430:	2000098c 	.word	0x2000098c

08009434 <FLASH_Is_Online>:
 * Byte 4 = 0x00
 * If the sequence is not valid, the function returns a 0 otherwise, the function
 * returns a 1
 */
uint8_t FLASH_Is_Online(int ChipNumber)
{
 8009434:	b580      	push	{r7, lr}
 8009436:	b084      	sub	sp, #16
 8009438:	af00      	add	r7, sp, #0
 800943a:	6078      	str	r0, [r7, #4]
	uint8_t id[5] = {0};
 800943c:	f107 0308 	add.w	r3, r7, #8
 8009440:	2200      	movs	r2, #0
 8009442:	601a      	str	r2, [r3, #0]
 8009444:	711a      	strb	r2, [r3, #4]
	FLASH_Get_ID(ChipNumber,id);
 8009446:	f107 0308 	add.w	r3, r7, #8
 800944a:	4619      	mov	r1, r3
 800944c:	6878      	ldr	r0, [r7, #4]
 800944e:	f7ff ffcf 	bl	80093f0 <FLASH_Get_ID>
	return (id[0] == 0x1f)&&(id[1] == 0x28)&&(id[2] == 0)&&(id[3] == 1)&&(id[4] == 0);
 8009452:	7a3b      	ldrb	r3, [r7, #8]
 8009454:	2b1f      	cmp	r3, #31
 8009456:	d10d      	bne.n	8009474 <FLASH_Is_Online+0x40>
 8009458:	7a7b      	ldrb	r3, [r7, #9]
 800945a:	2b28      	cmp	r3, #40	; 0x28
 800945c:	d10a      	bne.n	8009474 <FLASH_Is_Online+0x40>
 800945e:	7abb      	ldrb	r3, [r7, #10]
 8009460:	2b00      	cmp	r3, #0
 8009462:	d107      	bne.n	8009474 <FLASH_Is_Online+0x40>
 8009464:	7afb      	ldrb	r3, [r7, #11]
 8009466:	2b01      	cmp	r3, #1
 8009468:	d104      	bne.n	8009474 <FLASH_Is_Online+0x40>
 800946a:	7b3b      	ldrb	r3, [r7, #12]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d101      	bne.n	8009474 <FLASH_Is_Online+0x40>
 8009470:	2301      	movs	r3, #1
 8009472:	e000      	b.n	8009476 <FLASH_Is_Online+0x42>
 8009474:	2300      	movs	r3, #0
 8009476:	b2db      	uxtb	r3, r3

}
 8009478:	4618      	mov	r0, r3
 800947a:	3710      	adds	r7, #16
 800947c:	46bd      	mov	sp, r7
 800947e:	bd80      	pop	{r7, pc}

08009480 <FLASH_ChipSelect_setState>:
  * If more chips are added this function needs to be expanded to include
  * those chips. Just Copy one of cases and change the GPIO settings to
  * match the GPIO pin and port used for the new chip.
  */
void FLASH_ChipSelect_setState(int ChipNumber, CS_State_t state)
{
 8009480:	b580      	push	{r7, lr}
 8009482:	b082      	sub	sp, #8
 8009484:	af00      	add	r7, sp, #0
 8009486:	6078      	str	r0, [r7, #4]
 8009488:	460b      	mov	r3, r1
 800948a:	70fb      	strb	r3, [r7, #3]
	/*If more Dataflash chips are added
	 * this needs to be expanded to include their respective NSS pins*/
	switch (ChipNumber)
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	3b01      	subs	r3, #1
 8009490:	2b03      	cmp	r3, #3
 8009492:	d828      	bhi.n	80094e6 <FLASH_ChipSelect_setState+0x66>
 8009494:	a201      	add	r2, pc, #4	; (adr r2, 800949c <FLASH_ChipSelect_setState+0x1c>)
 8009496:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800949a:	bf00      	nop
 800949c:	080094ad 	.word	0x080094ad
 80094a0:	080094bb 	.word	0x080094bb
 80094a4:	080094c9 	.word	0x080094c9
 80094a8:	080094d7 	.word	0x080094d7
	{
		case 1:
	    	HAL_GPIO_WritePin(GPIO_CHIP_1_CS_PORT, GPIO_CHIP_1_CS, state);
 80094ac:	78fb      	ldrb	r3, [r7, #3]
 80094ae:	461a      	mov	r2, r3
 80094b0:	2101      	movs	r1, #1
 80094b2:	480f      	ldr	r0, [pc, #60]	; (80094f0 <FLASH_ChipSelect_setState+0x70>)
 80094b4:	f7f9 f864 	bl	8002580 <HAL_GPIO_WritePin>
	      break;
 80094b8:	e015      	b.n	80094e6 <FLASH_ChipSelect_setState+0x66>
	    case 2:
	    	HAL_GPIO_WritePin(GPIO_CHIP_2_CS_PORT, GPIO_CHIP_2_CS, state);
 80094ba:	78fb      	ldrb	r3, [r7, #3]
 80094bc:	461a      	mov	r2, r3
 80094be:	2102      	movs	r1, #2
 80094c0:	480b      	ldr	r0, [pc, #44]	; (80094f0 <FLASH_ChipSelect_setState+0x70>)
 80094c2:	f7f9 f85d 	bl	8002580 <HAL_GPIO_WritePin>
	      break;
 80094c6:	e00e      	b.n	80094e6 <FLASH_ChipSelect_setState+0x66>
	    case 3:
	    	HAL_GPIO_WritePin(GPIO_CHIP_3_CS_PORT, GPIO_CHIP_3_CS, state);
 80094c8:	78fb      	ldrb	r3, [r7, #3]
 80094ca:	461a      	mov	r2, r3
 80094cc:	2101      	movs	r1, #1
 80094ce:	4809      	ldr	r0, [pc, #36]	; (80094f4 <FLASH_ChipSelect_setState+0x74>)
 80094d0:	f7f9 f856 	bl	8002580 <HAL_GPIO_WritePin>
	      break;
 80094d4:	e007      	b.n	80094e6 <FLASH_ChipSelect_setState+0x66>
	    case 4:
	    	HAL_GPIO_WritePin(GPIO_CHIP_4_CS_PORT, GPIO_CHIP_4_CS, state);
 80094d6:	78fb      	ldrb	r3, [r7, #3]
 80094d8:	461a      	mov	r2, r3
 80094da:	2110      	movs	r1, #16
 80094dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80094e0:	f7f9 f84e 	bl	8002580 <HAL_GPIO_WritePin>
	      break;
 80094e4:	bf00      	nop
	}
}
 80094e6:	bf00      	nop
 80094e8:	3708      	adds	r7, #8
 80094ea:	46bd      	mov	sp, r7
 80094ec:	bd80      	pop	{r7, pc}
 80094ee:	bf00      	nop
 80094f0:	48000800 	.word	0x48000800
 80094f4:	48000400 	.word	0x48000400

080094f8 <FLASH_GetStatusRegister>:
  * 					  	Bit 5 of Byte 2			-> EPE bit (1 if Erase/Program Error occured in latest ERASE/WRITE operation)
  * 					  	See DataSheet for more information (Page 28-29)
  * 					  	Returns a pointer to FLASH_STATUS_REGISTER
  */
uint8_t* FLASH_GetStatusRegister(int ChipNumber)
{
 80094f8:	b580      	push	{r7, lr}
 80094fa:	b084      	sub	sp, #16
 80094fc:	af00      	add	r7, sp, #0
 80094fe:	6078      	str	r0, [r7, #4]
	//Define Command
	uint8_t command[1] = {0xD7};
 8009500:	23d7      	movs	r3, #215	; 0xd7
 8009502:	733b      	strb	r3, [r7, #12]

	//Open line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 8009504:	2100      	movs	r1, #0
 8009506:	6878      	ldr	r0, [r7, #4]
 8009508:	f7ff ffba 	bl	8009480 <FLASH_ChipSelect_setState>

	//Transmit command
	HAL_SPI_Transmit(&hspi2, command, 1, 100);
 800950c:	f107 010c 	add.w	r1, r7, #12
 8009510:	2364      	movs	r3, #100	; 0x64
 8009512:	2201      	movs	r2, #1
 8009514:	4808      	ldr	r0, [pc, #32]	; (8009538 <FLASH_GetStatusRegister+0x40>)
 8009516:	f7fc f8c2 	bl	800569e <HAL_SPI_Transmit>

	//Update Register
	HAL_SPI_Receive(&hspi2, FLASH_STATUS_REGISTER, 2, 100);
 800951a:	2364      	movs	r3, #100	; 0x64
 800951c:	2202      	movs	r2, #2
 800951e:	4907      	ldr	r1, [pc, #28]	; (800953c <FLASH_GetStatusRegister+0x44>)
 8009520:	4805      	ldr	r0, [pc, #20]	; (8009538 <FLASH_GetStatusRegister+0x40>)
 8009522:	f7fc fa20 	bl	8005966 <HAL_SPI_Receive>

	//Close line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 8009526:	2101      	movs	r1, #1
 8009528:	6878      	ldr	r0, [r7, #4]
 800952a:	f7ff ffa9 	bl	8009480 <FLASH_ChipSelect_setState>

	//Return pointer to FLASH_STATUS_REGISTER
	return FLASH_STATUS_REGISTER;
 800952e:	4b03      	ldr	r3, [pc, #12]	; (800953c <FLASH_GetStatusRegister+0x44>)
}
 8009530:	4618      	mov	r0, r3
 8009532:	3710      	adds	r7, #16
 8009534:	46bd      	mov	sp, r7
 8009536:	bd80      	pop	{r7, pc}
 8009538:	2000098c 	.word	0x2000098c
 800953c:	200006f0 	.word	0x200006f0

08009540 <FLASH_Delay>:
/**
  * @DESCRIPTION Constantly calls 1ms delay if the selected chip is bust with an operation
  * This is called in most functions in this library already to ensure no data corruption occurs.
  */
void FLASH_Delay(int ChipNumber)
{
 8009540:	b580      	push	{r7, lr}
 8009542:	b082      	sub	sp, #8
 8009544:	af00      	add	r7, sp, #0
 8009546:	6078      	str	r0, [r7, #4]

	FLASH_GetStatusRegister(ChipNumber); 					//Sets FLASH_STATUS_REGISTER
 8009548:	6878      	ldr	r0, [r7, #4]
 800954a:	f7ff ffd5 	bl	80094f8 <FLASH_GetStatusRegister>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);	//Turns off OnBoard LED for visual display
 800954e:	2200      	movs	r2, #0
 8009550:	2120      	movs	r1, #32
 8009552:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009556:	f7f9 f813 	bl	8002580 <HAL_GPIO_WritePin>
	while((FLASH_STATUS_REGISTER[0])<128){					//Checks if RDY bit is off
 800955a:	e005      	b.n	8009568 <FLASH_Delay+0x28>
		FLASH_GetStatusRegister(ChipNumber);				//Sets FLASH_STATUS_REGISTER for next iteration
 800955c:	6878      	ldr	r0, [r7, #4]
 800955e:	f7ff ffcb 	bl	80094f8 <FLASH_GetStatusRegister>
		HAL_Delay(1);										//1ms Delay while not RDY
 8009562:	2001      	movs	r0, #1
 8009564:	f7f8 f86e 	bl	8001644 <HAL_Delay>
	while((FLASH_STATUS_REGISTER[0])<128){					//Checks if RDY bit is off
 8009568:	4b07      	ldr	r3, [pc, #28]	; (8009588 <FLASH_Delay+0x48>)
 800956a:	781b      	ldrb	r3, [r3, #0]
 800956c:	b25b      	sxtb	r3, r3
 800956e:	2b00      	cmp	r3, #0
 8009570:	daf4      	bge.n	800955c <FLASH_Delay+0x1c>
	}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);		//Turns on OnBoard LED to show Delay is finished
 8009572:	2201      	movs	r2, #1
 8009574:	2120      	movs	r1, #32
 8009576:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800957a:	f7f9 f801 	bl	8002580 <HAL_GPIO_WritePin>
}
 800957e:	bf00      	nop
 8009580:	3708      	adds	r7, #8
 8009582:	46bd      	mov	sp, r7
 8009584:	bd80      	pop	{r7, pc}
 8009586:	bf00      	nop
 8009588:	200006f0 	.word	0x200006f0

0800958c <Data_rx>:
  * @DESCRIPTION Returns a pointer to the 264 or 256 Byte buffer depending on current page size.
  * Called in READ functions. The Page size int is changed automatically by
  * FLASH_CONFIG_PageSize(). Static function and so is "hidden" from outside use.
  */
static uint8_t* Data_rx()
{
 800958c:	b480      	push	{r7}
 800958e:	af00      	add	r7, sp, #0
	if (_264or256 == 256){ 	//Checks if Page size is 256
 8009590:	4b05      	ldr	r3, [pc, #20]	; (80095a8 <Data_rx+0x1c>)
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009598:	d101      	bne.n	800959e <Data_rx+0x12>
		return Data_r256;	//Returns the 256 Byte buffer
 800959a:	4b04      	ldr	r3, [pc, #16]	; (80095ac <Data_rx+0x20>)
 800959c:	e000      	b.n	80095a0 <Data_rx+0x14>
	} else
	{
		return Data_r264;	//Returns the 264 Byte buffer
 800959e:	4b04      	ldr	r3, [pc, #16]	; (80095b0 <Data_rx+0x24>)
	}
}
 80095a0:	4618      	mov	r0, r3
 80095a2:	46bd      	mov	sp, r7
 80095a4:	bc80      	pop	{r7}
 80095a6:	4770      	bx	lr
 80095a8:	20000008 	.word	0x20000008
 80095ac:	200006f4 	.word	0x200006f4
 80095b0:	200007f4 	.word	0x200007f4

080095b4 <FLASH_SetAddress>:
  * is Most Significant Byte of the address and the last element is the Least Significant byte of the
  * address. Recommended to set the current address to {0x00, 0x00, 0x00} and then use FLASH_IncAddress
  * function to handle addressing of the chip.
  */
void FLASH_SetAddress(uint8_t MSB,uint8_t MID,uint8_t LSB)
{
 80095b4:	b480      	push	{r7}
 80095b6:	b083      	sub	sp, #12
 80095b8:	af00      	add	r7, sp, #0
 80095ba:	4603      	mov	r3, r0
 80095bc:	71fb      	strb	r3, [r7, #7]
 80095be:	460b      	mov	r3, r1
 80095c0:	71bb      	strb	r3, [r7, #6]
 80095c2:	4613      	mov	r3, r2
 80095c4:	717b      	strb	r3, [r7, #5]
	Current_Address[0] = MSB;	//Sets the Most Significant Byte of Address
 80095c6:	4a07      	ldr	r2, [pc, #28]	; (80095e4 <FLASH_SetAddress+0x30>)
 80095c8:	79fb      	ldrb	r3, [r7, #7]
 80095ca:	7013      	strb	r3, [r2, #0]
	Current_Address[1] = MID;	//Sets the Middle Byte of Address
 80095cc:	4a05      	ldr	r2, [pc, #20]	; (80095e4 <FLASH_SetAddress+0x30>)
 80095ce:	79bb      	ldrb	r3, [r7, #6]
 80095d0:	7053      	strb	r3, [r2, #1]
	Current_Address[2] = LSB;	//Sets the Least Significant Byte of Address
 80095d2:	4a04      	ldr	r2, [pc, #16]	; (80095e4 <FLASH_SetAddress+0x30>)
 80095d4:	797b      	ldrb	r3, [r7, #5]
 80095d6:	7093      	strb	r3, [r2, #2]
}
 80095d8:	bf00      	nop
 80095da:	370c      	adds	r7, #12
 80095dc:	46bd      	mov	sp, r7
 80095de:	bc80      	pop	{r7}
 80095e0:	4770      	bx	lr
 80095e2:	bf00      	nop
 80095e4:	200006ec 	.word	0x200006ec

080095e8 <FLASH_IncAddress>:
  * address. Recommended to be used after a FLASH READ, WRITE or ERASE operation.
  * E.g. if 256 Bytes is written to the chip then call FLASH_IncAddres(256) to move to the next empty
  * address.
  */
void FLASH_IncAddress(int size)
{
 80095e8:	b480      	push	{r7}
 80095ea:	b085      	sub	sp, #20
 80095ec:	af00      	add	r7, sp, #0
 80095ee:	6078      	str	r0, [r7, #4]
	int address = (Current_Address[0]<<16)+(Current_Address[1]<<8)+(Current_Address[2]); //Turns array into 24 bit int
 80095f0:	4b16      	ldr	r3, [pc, #88]	; (800964c <FLASH_IncAddress+0x64>)
 80095f2:	781b      	ldrb	r3, [r3, #0]
 80095f4:	041a      	lsls	r2, r3, #16
 80095f6:	4b15      	ldr	r3, [pc, #84]	; (800964c <FLASH_IncAddress+0x64>)
 80095f8:	785b      	ldrb	r3, [r3, #1]
 80095fa:	021b      	lsls	r3, r3, #8
 80095fc:	4413      	add	r3, r2
 80095fe:	4a13      	ldr	r2, [pc, #76]	; (800964c <FLASH_IncAddress+0x64>)
 8009600:	7892      	ldrb	r2, [r2, #2]
 8009602:	4413      	add	r3, r2
 8009604:	60bb      	str	r3, [r7, #8]
	int new_address = address + size; //Increments address by number of bytes entered
 8009606:	68ba      	ldr	r2, [r7, #8]
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	4413      	add	r3, r2
 800960c:	60fb      	str	r3, [r7, #12]
	if (new_address >= FLASH_MAX_ADDRESS)	//Checks if  Address has gone over MAX_ADDRESS
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	4a0f      	ldr	r2, [pc, #60]	; (8009650 <FLASH_IncAddress+0x68>)
 8009612:	4293      	cmp	r3, r2
 8009614:	dd06      	ble.n	8009624 <FLASH_IncAddress+0x3c>
	{
		new_address = new_address - FLASH_MAX_ADDRESS;	//Sets the new address to however much it went over by
 8009616:	68fa      	ldr	r2, [r7, #12]
 8009618:	4b0e      	ldr	r3, [pc, #56]	; (8009654 <FLASH_IncAddress+0x6c>)
 800961a:	4413      	add	r3, r2
 800961c:	60fb      	str	r3, [r7, #12]
		FLASH_MAX_ADDRESS_FLAG = 1;						//Sets the address flag to tell user that the MAX_ADDRESS has been passed and data overwrite is possible
 800961e:	4b0e      	ldr	r3, [pc, #56]	; (8009658 <FLASH_IncAddress+0x70>)
 8009620:	2201      	movs	r2, #1
 8009622:	601a      	str	r2, [r3, #0]
	}
	Current_Address[0] = (new_address&BYTE_Mask_MSB)>>16; //Reconstructs Address Array
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	141b      	asrs	r3, r3, #16
 8009628:	b2da      	uxtb	r2, r3
 800962a:	4b08      	ldr	r3, [pc, #32]	; (800964c <FLASH_IncAddress+0x64>)
 800962c:	701a      	strb	r2, [r3, #0]
	Current_Address[1] = (new_address&BYTE_Mask_MID)>>8;
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	121b      	asrs	r3, r3, #8
 8009632:	b2da      	uxtb	r2, r3
 8009634:	4b05      	ldr	r3, [pc, #20]	; (800964c <FLASH_IncAddress+0x64>)
 8009636:	705a      	strb	r2, [r3, #1]
	Current_Address[2] = (new_address&BYTE_Mask_LSB);
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	b2da      	uxtb	r2, r3
 800963c:	4b03      	ldr	r3, [pc, #12]	; (800964c <FLASH_IncAddress+0x64>)
 800963e:	709a      	strb	r2, [r3, #2]
}
 8009640:	bf00      	nop
 8009642:	3714      	adds	r7, #20
 8009644:	46bd      	mov	sp, r7
 8009646:	bc80      	pop	{r7}
 8009648:	4770      	bx	lr
 800964a:	bf00      	nop
 800964c:	200006ec 	.word	0x200006ec
 8009650:	007ffffe 	.word	0x007ffffe
 8009654:	ff800001 	.word	0xff800001
 8009658:	200008fc 	.word	0x200008fc

0800965c <FLASH_GetAddress>:

/**
  * @DESCRIPTION Returns a pointer to Current_Address array
  */
int FLASH_GetAddress()
{
 800965c:	b480      	push	{r7}
 800965e:	af00      	add	r7, sp, #0
	return (Current_Address[0]<<16)+(Current_Address[1]<<8)+(Current_Address[2]); //Return current Address as 24bit int
 8009660:	4b06      	ldr	r3, [pc, #24]	; (800967c <FLASH_GetAddress+0x20>)
 8009662:	781b      	ldrb	r3, [r3, #0]
 8009664:	041a      	lsls	r2, r3, #16
 8009666:	4b05      	ldr	r3, [pc, #20]	; (800967c <FLASH_GetAddress+0x20>)
 8009668:	785b      	ldrb	r3, [r3, #1]
 800966a:	021b      	lsls	r3, r3, #8
 800966c:	4413      	add	r3, r2
 800966e:	4a03      	ldr	r2, [pc, #12]	; (800967c <FLASH_GetAddress+0x20>)
 8009670:	7892      	ldrb	r2, [r2, #2]
 8009672:	4413      	add	r3, r2
}
 8009674:	4618      	mov	r0, r3
 8009676:	46bd      	mov	sp, r7
 8009678:	bc80      	pop	{r7}
 800967a:	4770      	bx	lr
 800967c:	200006ec 	.word	0x200006ec

08009680 <FLASH_Is_Available>:
  * 		     MAX FLAG has been raised or if the current amount of data results in the
  * 		     max flag being raised. 0 means unavailable, 1 means available
  *
  */
uint8_t FLASH_Is_Available(uint8_t chipnumber,int datasize)
{
 8009680:	b580      	push	{r7, lr}
 8009682:	b084      	sub	sp, #16
 8009684:	af00      	add	r7, sp, #0
 8009686:	4603      	mov	r3, r0
 8009688:	6039      	str	r1, [r7, #0]
 800968a:	71fb      	strb	r3, [r7, #7]
	//check to see if chip is already at capacity
	if(FLASH_MAX_ADDRESS_FLAG)
 800968c:	4b0b      	ldr	r3, [pc, #44]	; (80096bc <FLASH_Is_Available+0x3c>)
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	2b00      	cmp	r3, #0
 8009692:	d001      	beq.n	8009698 <FLASH_Is_Available+0x18>
	{
		return 0;
 8009694:	2300      	movs	r3, #0
 8009696:	e00c      	b.n	80096b2 <FLASH_Is_Available+0x32>
	}

	//get the current address and check what the final current address is
	uint32_t address = FLASH_GetAddress() + datasize;
 8009698:	f7ff ffe0 	bl	800965c <FLASH_GetAddress>
 800969c:	4602      	mov	r2, r0
 800969e:	683b      	ldr	r3, [r7, #0]
 80096a0:	4413      	add	r3, r2
 80096a2:	60fb      	str	r3, [r7, #12]
	if(address > FLASH_MAX_ADDRESS)
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80096aa:	d301      	bcc.n	80096b0 <FLASH_Is_Available+0x30>
	{
		return 0;
 80096ac:	2300      	movs	r3, #0
 80096ae:	e000      	b.n	80096b2 <FLASH_Is_Available+0x32>
	}
	return 1;
 80096b0:	2301      	movs	r3, #1
}
 80096b2:	4618      	mov	r0, r3
 80096b4:	3710      	adds	r7, #16
 80096b6:	46bd      	mov	sp, r7
 80096b8:	bd80      	pop	{r7, pc}
 80096ba:	bf00      	nop
 80096bc:	200008fc 	.word	0x200008fc

080096c0 <FLASH_READ_Page>:
  * @DESCRIPTION READS one page of data from the Current_Address and stores it in uint8_t Data_rx[256].
  * If the next pages needs to READ then call FLASH_IncAddres(256 or 264) and then FLASH_READ_Page() again.
  * The data in Data_rx will be replaced with the new page data. Returns pointer to correct buffer.
  */
uint8_t* FLASH_READ_Page(int ChipNumber)
{
 80096c0:	b580      	push	{r7, lr}
 80096c2:	b084      	sub	sp, #16
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	6078      	str	r0, [r7, #4]
	//Define Command
	uint8_t command[8] = {0xD2, Current_Address[0], Current_Address[1], Current_Address[2], DUMMYBYTE, DUMMYBYTE, DUMMYBYTE, DUMMYBYTE};
 80096c8:	23d2      	movs	r3, #210	; 0xd2
 80096ca:	723b      	strb	r3, [r7, #8]
 80096cc:	4b1a      	ldr	r3, [pc, #104]	; (8009738 <FLASH_READ_Page+0x78>)
 80096ce:	781b      	ldrb	r3, [r3, #0]
 80096d0:	727b      	strb	r3, [r7, #9]
 80096d2:	4b19      	ldr	r3, [pc, #100]	; (8009738 <FLASH_READ_Page+0x78>)
 80096d4:	785b      	ldrb	r3, [r3, #1]
 80096d6:	72bb      	strb	r3, [r7, #10]
 80096d8:	4b17      	ldr	r3, [pc, #92]	; (8009738 <FLASH_READ_Page+0x78>)
 80096da:	789b      	ldrb	r3, [r3, #2]
 80096dc:	72fb      	strb	r3, [r7, #11]
 80096de:	23ff      	movs	r3, #255	; 0xff
 80096e0:	733b      	strb	r3, [r7, #12]
 80096e2:	23ff      	movs	r3, #255	; 0xff
 80096e4:	737b      	strb	r3, [r7, #13]
 80096e6:	23ff      	movs	r3, #255	; 0xff
 80096e8:	73bb      	strb	r3, [r7, #14]
 80096ea:	23ff      	movs	r3, #255	; 0xff
 80096ec:	73fb      	strb	r3, [r7, #15]

	//Delay function if chip is busy
	FLASH_Delay(ChipNumber);
 80096ee:	6878      	ldr	r0, [r7, #4]
 80096f0:	f7ff ff26 	bl	8009540 <FLASH_Delay>

	//Open line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 80096f4:	2100      	movs	r1, #0
 80096f6:	6878      	ldr	r0, [r7, #4]
 80096f8:	f7ff fec2 	bl	8009480 <FLASH_ChipSelect_setState>

	//Transmit command
	HAL_SPI_Transmit(&hspi2, command, 8, 800);
 80096fc:	f107 0108 	add.w	r1, r7, #8
 8009700:	f44f 7348 	mov.w	r3, #800	; 0x320
 8009704:	2208      	movs	r2, #8
 8009706:	480d      	ldr	r0, [pc, #52]	; (800973c <FLASH_READ_Page+0x7c>)
 8009708:	f7fb ffc9 	bl	800569e <HAL_SPI_Transmit>

	//Update Read Buffer
	HAL_SPI_Receive(&hspi2, Data_rx(), _264or256, HAL_MAX_DELAY);
 800970c:	f7ff ff3e 	bl	800958c <Data_rx>
 8009710:	4601      	mov	r1, r0
 8009712:	4b0b      	ldr	r3, [pc, #44]	; (8009740 <FLASH_READ_Page+0x80>)
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	b29a      	uxth	r2, r3
 8009718:	f04f 33ff 	mov.w	r3, #4294967295
 800971c:	4807      	ldr	r0, [pc, #28]	; (800973c <FLASH_READ_Page+0x7c>)
 800971e:	f7fc f922 	bl	8005966 <HAL_SPI_Receive>

	//Close line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 8009722:	2101      	movs	r1, #1
 8009724:	6878      	ldr	r0, [r7, #4]
 8009726:	f7ff feab 	bl	8009480 <FLASH_ChipSelect_setState>

	//Return pointer to array using Data_rx() to return correctly sized buffer
	return Data_rx();
 800972a:	f7ff ff2f 	bl	800958c <Data_rx>
 800972e:	4603      	mov	r3, r0
}
 8009730:	4618      	mov	r0, r3
 8009732:	3710      	adds	r7, #16
 8009734:	46bd      	mov	sp, r7
 8009736:	bd80      	pop	{r7, pc}
 8009738:	200006ec 	.word	0x200006ec
 800973c:	2000098c 	.word	0x2000098c
 8009740:	20000008 	.word	0x20000008

08009744 <FLASH_READ_BufferHF>:
/**
  * @DESCRIPTION READS one page of data from a buffer of the users choice.
  * HF in function name signifies High Frequency read and supports a SCK of 50 - 85 MHz
  */
uint8_t* FLASH_READ_BufferHF(int ChipNumber, int BUFFERx)
{
 8009744:	b580      	push	{r7, lr}
 8009746:	b084      	sub	sp, #16
 8009748:	af00      	add	r7, sp, #0
 800974a:	6078      	str	r0, [r7, #4]
 800974c:	6039      	str	r1, [r7, #0]
	//Define Command to be transmitted
	uint8_t OpCode;
	if (BUFFERx == BUFFER1){
 800974e:	683b      	ldr	r3, [r7, #0]
 8009750:	2b01      	cmp	r3, #1
 8009752:	d102      	bne.n	800975a <FLASH_READ_BufferHF+0x16>
		OpCode = 0xD4;
 8009754:	23d4      	movs	r3, #212	; 0xd4
 8009756:	73fb      	strb	r3, [r7, #15]
 8009758:	e004      	b.n	8009764 <FLASH_READ_BufferHF+0x20>
	} else if (BUFFERx == BUFFER2){
 800975a:	683b      	ldr	r3, [r7, #0]
 800975c:	2b02      	cmp	r3, #2
 800975e:	d101      	bne.n	8009764 <FLASH_READ_BufferHF+0x20>
		OpCode = 0xD6;
 8009760:	23d6      	movs	r3, #214	; 0xd6
 8009762:	73fb      	strb	r3, [r7, #15]
	}
	uint8_t AddressByte = 0x00;
 8009764:	2300      	movs	r3, #0
 8009766:	73bb      	strb	r3, [r7, #14]
	uint8_t command[5] = {OpCode, DUMMYBYTE, DUMMYBYTE, AddressByte, DUMMYBYTE};
 8009768:	7bfb      	ldrb	r3, [r7, #15]
 800976a:	723b      	strb	r3, [r7, #8]
 800976c:	23ff      	movs	r3, #255	; 0xff
 800976e:	727b      	strb	r3, [r7, #9]
 8009770:	23ff      	movs	r3, #255	; 0xff
 8009772:	72bb      	strb	r3, [r7, #10]
 8009774:	7bbb      	ldrb	r3, [r7, #14]
 8009776:	72fb      	strb	r3, [r7, #11]
 8009778:	23ff      	movs	r3, #255	; 0xff
 800977a:	733b      	strb	r3, [r7, #12]

	//Delays if Flash chip is busy
	FLASH_Delay(ChipNumber);
 800977c:	6878      	ldr	r0, [r7, #4]
 800977e:	f7ff fedf 	bl	8009540 <FLASH_Delay>

	//Select Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 8009782:	2100      	movs	r1, #0
 8009784:	6878      	ldr	r0, [r7, #4]
 8009786:	f7ff fe7b 	bl	8009480 <FLASH_ChipSelect_setState>

	//Transmit Command
	HAL_SPI_Transmit(&hspi2, command, 5, 500);
 800978a:	f107 0108 	add.w	r1, r7, #8
 800978e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8009792:	2205      	movs	r2, #5
 8009794:	480c      	ldr	r0, [pc, #48]	; (80097c8 <FLASH_READ_BufferHF+0x84>)
 8009796:	f7fb ff82 	bl	800569e <HAL_SPI_Transmit>

	//Receive Data
	HAL_SPI_Receive(&hspi2, Data_rx(), _264or256, HAL_MAX_DELAY);
 800979a:	f7ff fef7 	bl	800958c <Data_rx>
 800979e:	4601      	mov	r1, r0
 80097a0:	4b0a      	ldr	r3, [pc, #40]	; (80097cc <FLASH_READ_BufferHF+0x88>)
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	b29a      	uxth	r2, r3
 80097a6:	f04f 33ff 	mov.w	r3, #4294967295
 80097aa:	4807      	ldr	r0, [pc, #28]	; (80097c8 <FLASH_READ_BufferHF+0x84>)
 80097ac:	f7fc f8db 	bl	8005966 <HAL_SPI_Receive>

	//Deselect Slave
	FLASH_ChipSelect_setState(ChipNumber, CS_CLOSED);
 80097b0:	2101      	movs	r1, #1
 80097b2:	6878      	ldr	r0, [r7, #4]
 80097b4:	f7ff fe64 	bl	8009480 <FLASH_ChipSelect_setState>

	//Return Correctly sized buffer using Data_rx()
	return Data_rx();
 80097b8:	f7ff fee8 	bl	800958c <Data_rx>
 80097bc:	4603      	mov	r3, r0
}
 80097be:	4618      	mov	r0, r3
 80097c0:	3710      	adds	r7, #16
 80097c2:	46bd      	mov	sp, r7
 80097c4:	bd80      	pop	{r7, pc}
 80097c6:	bf00      	nop
 80097c8:	2000098c 	.word	0x2000098c
 80097cc:	20000008 	.word	0x20000008

080097d0 <FLASH_WRITE_ReadModifyWrite>:
  * @DESCRIPTION WRITES a variable number of bytes through a buffer of the users choice.
  * This function takes in data in the form of a uint8_t array. The size of array needs to be specified
  * and passed into the function.
  */
int FLASH_WRITE_ReadModifyWrite(int ChipNumber, int BUFFERx, uint8_t* Data, int size)
{
 80097d0:	b580      	push	{r7, lr}
 80097d2:	b086      	sub	sp, #24
 80097d4:	af00      	add	r7, sp, #0
 80097d6:	60f8      	str	r0, [r7, #12]
 80097d8:	60b9      	str	r1, [r7, #8]
 80097da:	607a      	str	r2, [r7, #4]
 80097dc:	603b      	str	r3, [r7, #0]
	//Define Command to be transmitted
	uint8_t OpCode;
	if (BUFFERx == BUFFER1){
 80097de:	68bb      	ldr	r3, [r7, #8]
 80097e0:	2b01      	cmp	r3, #1
 80097e2:	d102      	bne.n	80097ea <FLASH_WRITE_ReadModifyWrite+0x1a>
		OpCode = 0x58;
 80097e4:	2358      	movs	r3, #88	; 0x58
 80097e6:	75fb      	strb	r3, [r7, #23]
 80097e8:	e004      	b.n	80097f4 <FLASH_WRITE_ReadModifyWrite+0x24>
	} else if (BUFFERx == BUFFER2){
 80097ea:	68bb      	ldr	r3, [r7, #8]
 80097ec:	2b02      	cmp	r3, #2
 80097ee:	d101      	bne.n	80097f4 <FLASH_WRITE_ReadModifyWrite+0x24>
		OpCode = 0x59;
 80097f0:	2359      	movs	r3, #89	; 0x59
 80097f2:	75fb      	strb	r3, [r7, #23]
	}
	uint8_t command[4] = {OpCode, Current_Address[0], Current_Address[1], Current_Address[2]};
 80097f4:	7dfb      	ldrb	r3, [r7, #23]
 80097f6:	743b      	strb	r3, [r7, #16]
 80097f8:	4b15      	ldr	r3, [pc, #84]	; (8009850 <FLASH_WRITE_ReadModifyWrite+0x80>)
 80097fa:	781b      	ldrb	r3, [r3, #0]
 80097fc:	747b      	strb	r3, [r7, #17]
 80097fe:	4b14      	ldr	r3, [pc, #80]	; (8009850 <FLASH_WRITE_ReadModifyWrite+0x80>)
 8009800:	785b      	ldrb	r3, [r3, #1]
 8009802:	74bb      	strb	r3, [r7, #18]
 8009804:	4b12      	ldr	r3, [pc, #72]	; (8009850 <FLASH_WRITE_ReadModifyWrite+0x80>)
 8009806:	789b      	ldrb	r3, [r3, #2]
 8009808:	74fb      	strb	r3, [r7, #19]

	//Delays if Flash chip is busy
	FLASH_Delay(ChipNumber);
 800980a:	68f8      	ldr	r0, [r7, #12]
 800980c:	f7ff fe98 	bl	8009540 <FLASH_Delay>

	//Select Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 8009810:	2100      	movs	r1, #0
 8009812:	68f8      	ldr	r0, [r7, #12]
 8009814:	f7ff fe34 	bl	8009480 <FLASH_ChipSelect_setState>

	//Transmit Command
	HAL_SPI_Transmit(&hspi2, command, 4, 400);
 8009818:	f107 0110 	add.w	r1, r7, #16
 800981c:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8009820:	2204      	movs	r2, #4
 8009822:	480c      	ldr	r0, [pc, #48]	; (8009854 <FLASH_WRITE_ReadModifyWrite+0x84>)
 8009824:	f7fb ff3b 	bl	800569e <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, Data, size, HAL_MAX_DELAY);
 8009828:	683b      	ldr	r3, [r7, #0]
 800982a:	b29a      	uxth	r2, r3
 800982c:	f04f 33ff 	mov.w	r3, #4294967295
 8009830:	6879      	ldr	r1, [r7, #4]
 8009832:	4808      	ldr	r0, [pc, #32]	; (8009854 <FLASH_WRITE_ReadModifyWrite+0x84>)
 8009834:	f7fb ff33 	bl	800569e <HAL_SPI_Transmit>

	//Deselect Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 8009838:	2101      	movs	r1, #1
 800983a:	68f8      	ldr	r0, [r7, #12]
 800983c:	f7ff fe20 	bl	8009480 <FLASH_ChipSelect_setState>

	//Returns 1 if Write was unsuccessful and 0 if successful. This is determined from EPE bit in the Status Register
	return FLASH_ADDITIONAL_GetEPEbit(ChipNumber);
 8009840:	68f8      	ldr	r0, [r7, #12]
 8009842:	f000 f8a9 	bl	8009998 <FLASH_ADDITIONAL_GetEPEbit>
 8009846:	4603      	mov	r3, r0
}
 8009848:	4618      	mov	r0, r3
 800984a:	3718      	adds	r7, #24
 800984c:	46bd      	mov	sp, r7
 800984e:	bd80      	pop	{r7, pc}
 8009850:	200006ec 	.word	0x200006ec
 8009854:	2000098c 	.word	0x2000098c

08009858 <FLASH_WRITE_BufferToPage>:
/**
  * @DESCRIPTION Transfers the contents of a buffer of the users choice to a page in memory.
  * The address of the page is the Current_Address Variable.
  */
int FLASH_WRITE_BufferToPage(int ChipNumber, int BUFFERx)
{
 8009858:	b580      	push	{r7, lr}
 800985a:	b084      	sub	sp, #16
 800985c:	af00      	add	r7, sp, #0
 800985e:	6078      	str	r0, [r7, #4]
 8009860:	6039      	str	r1, [r7, #0]
	//Define Command to be transmitted
	uint8_t OpCode;
	if (BUFFERx == BUFFER1){
 8009862:	683b      	ldr	r3, [r7, #0]
 8009864:	2b01      	cmp	r3, #1
 8009866:	d102      	bne.n	800986e <FLASH_WRITE_BufferToPage+0x16>
		OpCode = 0x83;
 8009868:	2383      	movs	r3, #131	; 0x83
 800986a:	73fb      	strb	r3, [r7, #15]
 800986c:	e004      	b.n	8009878 <FLASH_WRITE_BufferToPage+0x20>
	} else if (BUFFERx == BUFFER2){
 800986e:	683b      	ldr	r3, [r7, #0]
 8009870:	2b02      	cmp	r3, #2
 8009872:	d101      	bne.n	8009878 <FLASH_WRITE_BufferToPage+0x20>
		OpCode = 0x86;
 8009874:	2386      	movs	r3, #134	; 0x86
 8009876:	73fb      	strb	r3, [r7, #15]
	}
	uint8_t command[4] = {OpCode, Current_Address[0], Current_Address[1], DUMMYBYTE};
 8009878:	7bfb      	ldrb	r3, [r7, #15]
 800987a:	723b      	strb	r3, [r7, #8]
 800987c:	4b11      	ldr	r3, [pc, #68]	; (80098c4 <FLASH_WRITE_BufferToPage+0x6c>)
 800987e:	781b      	ldrb	r3, [r3, #0]
 8009880:	727b      	strb	r3, [r7, #9]
 8009882:	4b10      	ldr	r3, [pc, #64]	; (80098c4 <FLASH_WRITE_BufferToPage+0x6c>)
 8009884:	785b      	ldrb	r3, [r3, #1]
 8009886:	72bb      	strb	r3, [r7, #10]
 8009888:	23ff      	movs	r3, #255	; 0xff
 800988a:	72fb      	strb	r3, [r7, #11]

	//Delays if Flash chip is busy
	FLASH_Delay(ChipNumber);
 800988c:	6878      	ldr	r0, [r7, #4]
 800988e:	f7ff fe57 	bl	8009540 <FLASH_Delay>

	//Select Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 8009892:	2100      	movs	r1, #0
 8009894:	6878      	ldr	r0, [r7, #4]
 8009896:	f7ff fdf3 	bl	8009480 <FLASH_ChipSelect_setState>

	//Transmit Command
	HAL_SPI_Transmit(&hspi2, command, 4, 400);
 800989a:	f107 0108 	add.w	r1, r7, #8
 800989e:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80098a2:	2204      	movs	r2, #4
 80098a4:	4808      	ldr	r0, [pc, #32]	; (80098c8 <FLASH_WRITE_BufferToPage+0x70>)
 80098a6:	f7fb fefa 	bl	800569e <HAL_SPI_Transmit>

	//Deselect Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 80098aa:	2101      	movs	r1, #1
 80098ac:	6878      	ldr	r0, [r7, #4]
 80098ae:	f7ff fde7 	bl	8009480 <FLASH_ChipSelect_setState>

	//Returns 1 if Write was unsuccessful and 0 if successful. This is determined from EPE bit in the Status Register
	return FLASH_ADDITIONAL_GetEPEbit(ChipNumber);
 80098b2:	6878      	ldr	r0, [r7, #4]
 80098b4:	f000 f870 	bl	8009998 <FLASH_ADDITIONAL_GetEPEbit>
 80098b8:	4603      	mov	r3, r0
}
 80098ba:	4618      	mov	r0, r3
 80098bc:	3710      	adds	r7, #16
 80098be:	46bd      	mov	sp, r7
 80098c0:	bd80      	pop	{r7, pc}
 80098c2:	bf00      	nop
 80098c4:	200006ec 	.word	0x200006ec
 80098c8:	2000098c 	.word	0x2000098c

080098cc <FLASH_WRITE_PageOrByte_NoErase>:
/**
  * @DESCRIPTION WRITES to a page in main memory through Buffer 1 and can write up to 256 Bytes.
  * The size of the uint8_t data array needs to specified and passed in the function.
  */
int FLASH_WRITE_PageOrByte_NoErase(int ChipNumber,  uint8_t* Data, int size)
{
 80098cc:	b580      	push	{r7, lr}
 80098ce:	b086      	sub	sp, #24
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	60f8      	str	r0, [r7, #12]
 80098d4:	60b9      	str	r1, [r7, #8]
 80098d6:	607a      	str	r2, [r7, #4]
	//Only writes through buffer 1
	//Define Command to be transmitted
	uint8_t OpCode = 0x02;
 80098d8:	2302      	movs	r3, #2
 80098da:	75fb      	strb	r3, [r7, #23]
	uint8_t command[4] = {OpCode, Current_Address[0], Current_Address[1], 0x00};
 80098dc:	7dfb      	ldrb	r3, [r7, #23]
 80098de:	743b      	strb	r3, [r7, #16]
 80098e0:	4b15      	ldr	r3, [pc, #84]	; (8009938 <FLASH_WRITE_PageOrByte_NoErase+0x6c>)
 80098e2:	781b      	ldrb	r3, [r3, #0]
 80098e4:	747b      	strb	r3, [r7, #17]
 80098e6:	4b14      	ldr	r3, [pc, #80]	; (8009938 <FLASH_WRITE_PageOrByte_NoErase+0x6c>)
 80098e8:	785b      	ldrb	r3, [r3, #1]
 80098ea:	74bb      	strb	r3, [r7, #18]
 80098ec:	2300      	movs	r3, #0
 80098ee:	74fb      	strb	r3, [r7, #19]

	//Delays if Flash chip is busy
	FLASH_Delay(ChipNumber);
 80098f0:	68f8      	ldr	r0, [r7, #12]
 80098f2:	f7ff fe25 	bl	8009540 <FLASH_Delay>

	//Select Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 80098f6:	2100      	movs	r1, #0
 80098f8:	68f8      	ldr	r0, [r7, #12]
 80098fa:	f7ff fdc1 	bl	8009480 <FLASH_ChipSelect_setState>

	//Transmit Command
	HAL_SPI_Transmit(&hspi2, command, 4, 400);
 80098fe:	f107 0110 	add.w	r1, r7, #16
 8009902:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8009906:	2204      	movs	r2, #4
 8009908:	480c      	ldr	r0, [pc, #48]	; (800993c <FLASH_WRITE_PageOrByte_NoErase+0x70>)
 800990a:	f7fb fec8 	bl	800569e <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, Data, size, HAL_MAX_DELAY);
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	b29a      	uxth	r2, r3
 8009912:	f04f 33ff 	mov.w	r3, #4294967295
 8009916:	68b9      	ldr	r1, [r7, #8]
 8009918:	4808      	ldr	r0, [pc, #32]	; (800993c <FLASH_WRITE_PageOrByte_NoErase+0x70>)
 800991a:	f7fb fec0 	bl	800569e <HAL_SPI_Transmit>

	//Deselect Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 800991e:	2101      	movs	r1, #1
 8009920:	68f8      	ldr	r0, [r7, #12]
 8009922:	f7ff fdad 	bl	8009480 <FLASH_ChipSelect_setState>

	//Returns 1 if Write was unsuccessful and 0 if successful. This is determined from EPE bit in the Status Register
	return FLASH_ADDITIONAL_GetEPEbit(ChipNumber);
 8009926:	68f8      	ldr	r0, [r7, #12]
 8009928:	f000 f836 	bl	8009998 <FLASH_ADDITIONAL_GetEPEbit>
 800992c:	4603      	mov	r3, r0
}
 800992e:	4618      	mov	r0, r3
 8009930:	3718      	adds	r7, #24
 8009932:	46bd      	mov	sp, r7
 8009934:	bd80      	pop	{r7, pc}
 8009936:	bf00      	nop
 8009938:	200006ec 	.word	0x200006ec
 800993c:	2000098c 	.word	0x2000098c

08009940 <FLASH_ERASE_Page>:
/**
  * @DESCRIPTION ERASES a page from the currently selected chip at the Current_Address.
  * Default erase value is 1 for each bit. This operation takes approx. 7 - 35ms.
  */
int FLASH_ERASE_Page(int ChipNumber)
{
 8009940:	b580      	push	{r7, lr}
 8009942:	b084      	sub	sp, #16
 8009944:	af00      	add	r7, sp, #0
 8009946:	6078      	str	r0, [r7, #4]
	//Define Command
	uint8_t command[4] = {0x81, Current_Address[0], Current_Address[1], DUMMYBYTE};
 8009948:	2381      	movs	r3, #129	; 0x81
 800994a:	733b      	strb	r3, [r7, #12]
 800994c:	4b10      	ldr	r3, [pc, #64]	; (8009990 <FLASH_ERASE_Page+0x50>)
 800994e:	781b      	ldrb	r3, [r3, #0]
 8009950:	737b      	strb	r3, [r7, #13]
 8009952:	4b0f      	ldr	r3, [pc, #60]	; (8009990 <FLASH_ERASE_Page+0x50>)
 8009954:	785b      	ldrb	r3, [r3, #1]
 8009956:	73bb      	strb	r3, [r7, #14]
 8009958:	23ff      	movs	r3, #255	; 0xff
 800995a:	73fb      	strb	r3, [r7, #15]

	//Delay function if chip is busy
	FLASH_Delay(ChipNumber);
 800995c:	6878      	ldr	r0, [r7, #4]
 800995e:	f7ff fdef 	bl	8009540 <FLASH_Delay>

	//Open line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 8009962:	2100      	movs	r1, #0
 8009964:	6878      	ldr	r0, [r7, #4]
 8009966:	f7ff fd8b 	bl	8009480 <FLASH_ChipSelect_setState>

	//Transmit command
	HAL_SPI_Transmit(&hspi2, command, 4, 100);
 800996a:	f107 010c 	add.w	r1, r7, #12
 800996e:	2364      	movs	r3, #100	; 0x64
 8009970:	2204      	movs	r2, #4
 8009972:	4808      	ldr	r0, [pc, #32]	; (8009994 <FLASH_ERASE_Page+0x54>)
 8009974:	f7fb fe93 	bl	800569e <HAL_SPI_Transmit>

	//Close line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 8009978:	2101      	movs	r1, #1
 800997a:	6878      	ldr	r0, [r7, #4]
 800997c:	f7ff fd80 	bl	8009480 <FLASH_ChipSelect_setState>

	//Returns 1 if ERASE was unsuccessful and 0 if successful. This is determined from EPE bit in the Status Register
	return FLASH_ADDITIONAL_GetEPEbit(ChipNumber);
 8009980:	6878      	ldr	r0, [r7, #4]
 8009982:	f000 f809 	bl	8009998 <FLASH_ADDITIONAL_GetEPEbit>
 8009986:	4603      	mov	r3, r0
}
 8009988:	4618      	mov	r0, r3
 800998a:	3710      	adds	r7, #16
 800998c:	46bd      	mov	sp, r7
 800998e:	bd80      	pop	{r7, pc}
 8009990:	200006ec 	.word	0x200006ec
 8009994:	2000098c 	.word	0x2000098c

08009998 <FLASH_ADDITIONAL_GetEPEbit>:
	//Deselect Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
}

int FLASH_ADDITIONAL_GetEPEbit(int ChipNumber)
{
 8009998:	b580      	push	{r7, lr}
 800999a:	b084      	sub	sp, #16
 800999c:	af00      	add	r7, sp, #0
 800999e:	6078      	str	r0, [r7, #4]
	FLASH_GetStatusRegister(ChipNumber); 			//Update STATUS REGISTER
 80099a0:	6878      	ldr	r0, [r7, #4]
 80099a2:	f7ff fda9 	bl	80094f8 <FLASH_GetStatusRegister>
	int EPE = (FLASH_STATUS_REGISTER[1]&0x20)>>5;	//Extract EPE bit
 80099a6:	4b05      	ldr	r3, [pc, #20]	; (80099bc <FLASH_ADDITIONAL_GetEPEbit+0x24>)
 80099a8:	785b      	ldrb	r3, [r3, #1]
 80099aa:	115b      	asrs	r3, r3, #5
 80099ac:	f003 0301 	and.w	r3, r3, #1
 80099b0:	60fb      	str	r3, [r7, #12]
	return EPE;										//Return EPE bit
 80099b2:	68fb      	ldr	r3, [r7, #12]

}
 80099b4:	4618      	mov	r0, r3
 80099b6:	3710      	adds	r7, #16
 80099b8:	46bd      	mov	sp, r7
 80099ba:	bd80      	pop	{r7, pc}
 80099bc:	200006f0 	.word	0x200006f0

080099c0 <MX_SPI_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
HAL_StatusTypeDef MX_SPI_Init(SPI_TypeDef *SPIx, SPI_HandleTypeDef *hspi)
{
 80099c0:	b580      	push	{r7, lr}
 80099c2:	b082      	sub	sp, #8
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	6078      	str	r0, [r7, #4]
 80099c8:	6039      	str	r1, [r7, #0]

	//For stm32L4 Nucleo 64 board there are 3 SPI peripherals
		/* SPI1 parameter configuration*/
		hspi->Instance = SPIx;										//Determines Which SPI is being used
 80099ca:	683b      	ldr	r3, [r7, #0]
 80099cc:	687a      	ldr	r2, [r7, #4]
 80099ce:	601a      	str	r2, [r3, #0]
		hspi->Init.Mode = SPI_MODE;									//Determines if in Master or Slave Mode
 80099d0:	683b      	ldr	r3, [r7, #0]
 80099d2:	f44f 7282 	mov.w	r2, #260	; 0x104
 80099d6:	605a      	str	r2, [r3, #4]
		hspi->Init.Direction = SPI_DIRECTION;						//Determines if Full or Half Duplex is used
 80099d8:	683b      	ldr	r3, [r7, #0]
 80099da:	2200      	movs	r2, #0
 80099dc:	609a      	str	r2, [r3, #8]
		hspi->Init.DataSize = SPI_DATASIZE;							//Determines Datasize to be sent across
 80099de:	683b      	ldr	r3, [r7, #0]
 80099e0:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80099e4:	60da      	str	r2, [r3, #12]
		hspi->Init.CLKPolarity = SPI_CLKPolarity ;					//Determines if Clock idles High or Low
 80099e6:	683b      	ldr	r3, [r7, #0]
 80099e8:	2200      	movs	r2, #0
 80099ea:	611a      	str	r2, [r3, #16]
		hspi->Init.CLKPhase = SPI_CLKPhase;							//Determines if signal sampled on Rising or falling edge of clock
 80099ec:	683b      	ldr	r3, [r7, #0]
 80099ee:	2200      	movs	r2, #0
 80099f0:	615a      	str	r2, [r3, #20]
		hspi->Init.NSS = SPI_NSS;									//Determines if Slave select is Hardware or Software enabled
 80099f2:	683b      	ldr	r3, [r7, #0]
 80099f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80099f8:	619a      	str	r2, [r3, #24]
		hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER;		//Determines the SPI and therefore Slave clock speed
 80099fa:	683b      	ldr	r3, [r7, #0]
 80099fc:	2210      	movs	r2, #16
 80099fe:	61da      	str	r2, [r3, #28]
		hspi->Init.FirstBit = SPI_FIRSTBIT;							//Determines if LSB or MSB first
 8009a00:	683b      	ldr	r3, [r7, #0]
 8009a02:	2200      	movs	r2, #0
 8009a04:	621a      	str	r2, [r3, #32]
		hspi->Init.TIMode = SPI_TIMODE;								//Determines if TI mode is used
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	2200      	movs	r2, #0
 8009a0a:	625a      	str	r2, [r3, #36]	; 0x24
		hspi->Init.CRCCalculation = SPI_CRCCALCULATION;				//Enables CRC Calculation
 8009a0c:	683b      	ldr	r3, [r7, #0]
 8009a0e:	2200      	movs	r2, #0
 8009a10:	629a      	str	r2, [r3, #40]	; 0x28
		hspi->Init.CRCPolynomial = SPI_CRCPOLYNOMIAL;				//Sets the CRC Polynomial
 8009a12:	683b      	ldr	r3, [r7, #0]
 8009a14:	2207      	movs	r2, #7
 8009a16:	62da      	str	r2, [r3, #44]	; 0x2c
		hspi->Init.CRCLength = SPI_CRCLENGTH;						//Sets the CRC length
 8009a18:	683b      	ldr	r3, [r7, #0]
 8009a1a:	2200      	movs	r2, #0
 8009a1c:	631a      	str	r2, [r3, #48]	; 0x30
		hspi->Init.NSSPMode = SPI_NSSPMODE;							//Sets the NSSP mode
 8009a1e:	683b      	ldr	r3, [r7, #0]
 8009a20:	2208      	movs	r2, #8
 8009a22:	635a      	str	r2, [r3, #52]	; 0x34
		if (HAL_SPI_Init(hspi) != HAL_OK)
 8009a24:	6838      	ldr	r0, [r7, #0]
 8009a26:	f7fb fdb2 	bl	800558e <HAL_SPI_Init>
 8009a2a:	4603      	mov	r3, r0
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d001      	beq.n	8009a34 <MX_SPI_Init+0x74>
		{
			return HAL_ERROR;
 8009a30:	2301      	movs	r3, #1
 8009a32:	e000      	b.n	8009a36 <MX_SPI_Init+0x76>
		}

		return HAL_OK;
 8009a34:	2300      	movs	r3, #0
}
 8009a36:	4618      	mov	r0, r3
 8009a38:	3708      	adds	r7, #8
 8009a3a:	46bd      	mov	sp, r7
 8009a3c:	bd80      	pop	{r7, pc}
	...

08009a40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void MX_GPIO_Init(void)
{
 8009a40:	b580      	push	{r7, lr}
 8009a42:	b086      	sub	sp, #24
 8009a44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009a46:	1d3b      	adds	r3, r7, #4
 8009a48:	2200      	movs	r2, #0
 8009a4a:	601a      	str	r2, [r3, #0]
 8009a4c:	605a      	str	r2, [r3, #4]
 8009a4e:	609a      	str	r2, [r3, #8]
 8009a50:	60da      	str	r2, [r3, #12]
 8009a52:	611a      	str	r2, [r3, #16]

  //GPIO Ports Clock Enable
  GPIO_RCC_Init();
 8009a54:	f000 f832 	bl	8009abc <GPIO_RCC_Init>

  //SET PIN STATE
  GPIO_PIN_STATE_Init();
 8009a58:	f000 f89a 	bl	8009b90 <GPIO_PIN_STATE_Init>
  /*Configure GPIO pins : PC0 PC1 PC3 */
  /*
   * Chips 1,2 have CS lines running to PC0 and PC1
   * All chips have wp on PC3
   */
  GPIO_InitStruct.Pin =  GPIO_CHIP_1_CS|GPIO_CHIP_2_CS|GPIO_CHIP_WP;
 8009a5c:	230b      	movs	r3, #11
 8009a5e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009a60:	2301      	movs	r3, #1
 8009a62:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009a64:	2300      	movs	r3, #0
 8009a66:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009a68:	2300      	movs	r3, #0
 8009a6a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIO_CHIP_1_CS_PORT, &GPIO_InitStruct);
 8009a6c:	1d3b      	adds	r3, r7, #4
 8009a6e:	4619      	mov	r1, r3
 8009a70:	4810      	ldr	r0, [pc, #64]	; (8009ab4 <MX_GPIO_Init+0x74>)
 8009a72:	f7f8 faeb 	bl	800204c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 */
  //for Chip 4 CS
  GPIO_InitStruct.Pin = GPIO_CHIP_4_CS;
 8009a76:	2310      	movs	r3, #16
 8009a78:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009a7a:	2301      	movs	r3, #1
 8009a7c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009a7e:	2300      	movs	r3, #0
 8009a80:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009a82:	2300      	movs	r3, #0
 8009a84:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIO_CHIP_4_CS_PORT, &GPIO_InitStruct);
 8009a86:	1d3b      	adds	r3, r7, #4
 8009a88:	4619      	mov	r1, r3
 8009a8a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009a8e:	f7f8 fadd 	bl	800204c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  //for Chip 3 CS
  GPIO_InitStruct.Pin = GPIO_CHIP_3_CS;
 8009a92:	2301      	movs	r3, #1
 8009a94:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009a96:	2301      	movs	r3, #1
 8009a98:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009a9a:	2300      	movs	r3, #0
 8009a9c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIO_CHIP_3_CS_PORT, &GPIO_InitStruct);
 8009aa2:	1d3b      	adds	r3, r7, #4
 8009aa4:	4619      	mov	r1, r3
 8009aa6:	4804      	ldr	r0, [pc, #16]	; (8009ab8 <MX_GPIO_Init+0x78>)
 8009aa8:	f7f8 fad0 	bl	800204c <HAL_GPIO_Init>

}
 8009aac:	bf00      	nop
 8009aae:	3718      	adds	r7, #24
 8009ab0:	46bd      	mov	sp, r7
 8009ab2:	bd80      	pop	{r7, pc}
 8009ab4:	48000800 	.word	0x48000800
 8009ab8:	48000400 	.word	0x48000400

08009abc <GPIO_RCC_Init>:

void GPIO_RCC_Init(void)
{
 8009abc:	b480      	push	{r7}
 8009abe:	b089      	sub	sp, #36	; 0x24
 8009ac0:	af00      	add	r7, sp, #0
	//GPIOA
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOA_CLK_ENABLE();
 8009ac2:	4a32      	ldr	r2, [pc, #200]	; (8009b8c <GPIO_RCC_Init+0xd0>)
 8009ac4:	4b31      	ldr	r3, [pc, #196]	; (8009b8c <GPIO_RCC_Init+0xd0>)
 8009ac6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009ac8:	f043 0301 	orr.w	r3, r3, #1
 8009acc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009ace:	4b2f      	ldr	r3, [pc, #188]	; (8009b8c <GPIO_RCC_Init+0xd0>)
 8009ad0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009ad2:	f003 0301 	and.w	r3, r3, #1
 8009ad6:	61fb      	str	r3, [r7, #28]
 8009ad8:	69fb      	ldr	r3, [r7, #28]
		  __HAL_RCC_GPIOA_CLK_DISABLE();
	  }

	  //GPIOB
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOB_CLK_ENABLE();
 8009ada:	4a2c      	ldr	r2, [pc, #176]	; (8009b8c <GPIO_RCC_Init+0xd0>)
 8009adc:	4b2b      	ldr	r3, [pc, #172]	; (8009b8c <GPIO_RCC_Init+0xd0>)
 8009ade:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009ae0:	f043 0302 	orr.w	r3, r3, #2
 8009ae4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009ae6:	4b29      	ldr	r3, [pc, #164]	; (8009b8c <GPIO_RCC_Init+0xd0>)
 8009ae8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009aea:	f003 0302 	and.w	r3, r3, #2
 8009aee:	61bb      	str	r3, [r7, #24]
 8009af0:	69bb      	ldr	r3, [r7, #24]
		  __HAL_RCC_GPIOB_CLK_DISABLE();
	  }

	  //GPIOC
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOC_CLK_ENABLE();
 8009af2:	4a26      	ldr	r2, [pc, #152]	; (8009b8c <GPIO_RCC_Init+0xd0>)
 8009af4:	4b25      	ldr	r3, [pc, #148]	; (8009b8c <GPIO_RCC_Init+0xd0>)
 8009af6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009af8:	f043 0304 	orr.w	r3, r3, #4
 8009afc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009afe:	4b23      	ldr	r3, [pc, #140]	; (8009b8c <GPIO_RCC_Init+0xd0>)
 8009b00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009b02:	f003 0304 	and.w	r3, r3, #4
 8009b06:	617b      	str	r3, [r7, #20]
 8009b08:	697b      	ldr	r3, [r7, #20]
		  __HAL_RCC_GPIOC_CLK_DISABLE();
	  }

	  //GPIOD
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOD_CLK_ENABLE();
 8009b0a:	4a20      	ldr	r2, [pc, #128]	; (8009b8c <GPIO_RCC_Init+0xd0>)
 8009b0c:	4b1f      	ldr	r3, [pc, #124]	; (8009b8c <GPIO_RCC_Init+0xd0>)
 8009b0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009b10:	f043 0308 	orr.w	r3, r3, #8
 8009b14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009b16:	4b1d      	ldr	r3, [pc, #116]	; (8009b8c <GPIO_RCC_Init+0xd0>)
 8009b18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009b1a:	f003 0308 	and.w	r3, r3, #8
 8009b1e:	613b      	str	r3, [r7, #16]
 8009b20:	693b      	ldr	r3, [r7, #16]
		  __HAL_RCC_GPIOD_CLK_DISABLE();
	  }

	  //GPIOE
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOE_CLK_ENABLE();
 8009b22:	4a1a      	ldr	r2, [pc, #104]	; (8009b8c <GPIO_RCC_Init+0xd0>)
 8009b24:	4b19      	ldr	r3, [pc, #100]	; (8009b8c <GPIO_RCC_Init+0xd0>)
 8009b26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009b28:	f043 0310 	orr.w	r3, r3, #16
 8009b2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009b2e:	4b17      	ldr	r3, [pc, #92]	; (8009b8c <GPIO_RCC_Init+0xd0>)
 8009b30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009b32:	f003 0310 	and.w	r3, r3, #16
 8009b36:	60fb      	str	r3, [r7, #12]
 8009b38:	68fb      	ldr	r3, [r7, #12]
		  __HAL_RCC_GPIOE_CLK_DISABLE();
	  }

	  //GPIOF
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOF_CLK_ENABLE();
 8009b3a:	4a14      	ldr	r2, [pc, #80]	; (8009b8c <GPIO_RCC_Init+0xd0>)
 8009b3c:	4b13      	ldr	r3, [pc, #76]	; (8009b8c <GPIO_RCC_Init+0xd0>)
 8009b3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009b40:	f043 0320 	orr.w	r3, r3, #32
 8009b44:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009b46:	4b11      	ldr	r3, [pc, #68]	; (8009b8c <GPIO_RCC_Init+0xd0>)
 8009b48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009b4a:	f003 0320 	and.w	r3, r3, #32
 8009b4e:	60bb      	str	r3, [r7, #8]
 8009b50:	68bb      	ldr	r3, [r7, #8]
		  __HAL_RCC_GPIOF_CLK_DISABLE();
	  }

	  //GPIOG
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOG_CLK_ENABLE();
 8009b52:	4a0e      	ldr	r2, [pc, #56]	; (8009b8c <GPIO_RCC_Init+0xd0>)
 8009b54:	4b0d      	ldr	r3, [pc, #52]	; (8009b8c <GPIO_RCC_Init+0xd0>)
 8009b56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009b58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b5c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009b5e:	4b0b      	ldr	r3, [pc, #44]	; (8009b8c <GPIO_RCC_Init+0xd0>)
 8009b60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009b62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b66:	607b      	str	r3, [r7, #4]
 8009b68:	687b      	ldr	r3, [r7, #4]
		  __HAL_RCC_GPIOG_CLK_DISABLE();
	  }

	  //GPIOH
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOH_CLK_ENABLE();
 8009b6a:	4a08      	ldr	r2, [pc, #32]	; (8009b8c <GPIO_RCC_Init+0xd0>)
 8009b6c:	4b07      	ldr	r3, [pc, #28]	; (8009b8c <GPIO_RCC_Init+0xd0>)
 8009b6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009b70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b74:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009b76:	4b05      	ldr	r3, [pc, #20]	; (8009b8c <GPIO_RCC_Init+0xd0>)
 8009b78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009b7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b7e:	603b      	str	r3, [r7, #0]
 8009b80:	683b      	ldr	r3, [r7, #0]
	  } else {
		  __HAL_RCC_GPIOH_CLK_DISABLE();
	  }

}
 8009b82:	bf00      	nop
 8009b84:	3724      	adds	r7, #36	; 0x24
 8009b86:	46bd      	mov	sp, r7
 8009b88:	bc80      	pop	{r7}
 8009b8a:	4770      	bx	lr
 8009b8c:	40021000 	.word	0x40021000

08009b90 <GPIO_PIN_STATE_Init>:

void GPIO_PIN_STATE_Init()
{
 8009b90:	b580      	push	{r7, lr}
 8009b92:	af00      	add	r7, sp, #0
	/*Configure GPIOS pin Output Level */
	  HAL_GPIO_WritePin(GPIOA, GPIOA_PINS, GPIO_PIN_SET);
 8009b94:	2201      	movs	r2, #1
 8009b96:	2110      	movs	r1, #16
 8009b98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009b9c:	f7f8 fcf0 	bl	8002580 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, ~GPIOA_PINS, GPIO_PIN_RESET);
 8009ba0:	2200      	movs	r2, #0
 8009ba2:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8009ba6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009baa:	f7f8 fce9 	bl	8002580 <HAL_GPIO_WritePin>

	  /*Configure GPIOB pin Output Level */
	  HAL_GPIO_WritePin(GPIOB, GPIOB_PINS, GPIO_PIN_SET);
 8009bae:	2201      	movs	r2, #1
 8009bb0:	2101      	movs	r1, #1
 8009bb2:	4826      	ldr	r0, [pc, #152]	; (8009c4c <GPIO_PIN_STATE_Init+0xbc>)
 8009bb4:	f7f8 fce4 	bl	8002580 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, ~GPIOB_PINS, GPIO_PIN_RESET);
 8009bb8:	2200      	movs	r2, #0
 8009bba:	f64f 71fe 	movw	r1, #65534	; 0xfffe
 8009bbe:	4823      	ldr	r0, [pc, #140]	; (8009c4c <GPIO_PIN_STATE_Init+0xbc>)
 8009bc0:	f7f8 fcde 	bl	8002580 <HAL_GPIO_WritePin>

	  /*Configure GPIOC pin Output Level */
	  HAL_GPIO_WritePin(GPIOC, GPIOC_PINS, GPIO_PIN_SET);
 8009bc4:	2201      	movs	r2, #1
 8009bc6:	210b      	movs	r1, #11
 8009bc8:	4821      	ldr	r0, [pc, #132]	; (8009c50 <GPIO_PIN_STATE_Init+0xc0>)
 8009bca:	f7f8 fcd9 	bl	8002580 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, ~GPIOC_PINS, GPIO_PIN_RESET);
 8009bce:	2200      	movs	r2, #0
 8009bd0:	f64f 71f4 	movw	r1, #65524	; 0xfff4
 8009bd4:	481e      	ldr	r0, [pc, #120]	; (8009c50 <GPIO_PIN_STATE_Init+0xc0>)
 8009bd6:	f7f8 fcd3 	bl	8002580 <HAL_GPIO_WritePin>

	  /*Configure GPIOD pin Output Level */
	  HAL_GPIO_WritePin(GPIOD, GPIOD_PINS, GPIO_PIN_SET);
 8009bda:	2201      	movs	r2, #1
 8009bdc:	2100      	movs	r1, #0
 8009bde:	481d      	ldr	r0, [pc, #116]	; (8009c54 <GPIO_PIN_STATE_Init+0xc4>)
 8009be0:	f7f8 fcce 	bl	8002580 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, ~GPIOD_PINS, GPIO_PIN_RESET);
 8009be4:	2200      	movs	r2, #0
 8009be6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009bea:	481a      	ldr	r0, [pc, #104]	; (8009c54 <GPIO_PIN_STATE_Init+0xc4>)
 8009bec:	f7f8 fcc8 	bl	8002580 <HAL_GPIO_WritePin>

	  /*Configure GPIOE pin Output Level */
	  HAL_GPIO_WritePin(GPIOE, GPIOE_PINS, GPIO_PIN_SET);
 8009bf0:	2201      	movs	r2, #1
 8009bf2:	2100      	movs	r1, #0
 8009bf4:	4818      	ldr	r0, [pc, #96]	; (8009c58 <GPIO_PIN_STATE_Init+0xc8>)
 8009bf6:	f7f8 fcc3 	bl	8002580 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, ~GPIOE_PINS, GPIO_PIN_RESET);
 8009bfa:	2200      	movs	r2, #0
 8009bfc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009c00:	4815      	ldr	r0, [pc, #84]	; (8009c58 <GPIO_PIN_STATE_Init+0xc8>)
 8009c02:	f7f8 fcbd 	bl	8002580 <HAL_GPIO_WritePin>

	  /*Configure GPIOF pin Output Level */
	  HAL_GPIO_WritePin(GPIOF, GPIOF_PINS, GPIO_PIN_SET);
 8009c06:	2201      	movs	r2, #1
 8009c08:	2100      	movs	r1, #0
 8009c0a:	4814      	ldr	r0, [pc, #80]	; (8009c5c <GPIO_PIN_STATE_Init+0xcc>)
 8009c0c:	f7f8 fcb8 	bl	8002580 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOF, ~GPIOF_PINS, GPIO_PIN_RESET);
 8009c10:	2200      	movs	r2, #0
 8009c12:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009c16:	4811      	ldr	r0, [pc, #68]	; (8009c5c <GPIO_PIN_STATE_Init+0xcc>)
 8009c18:	f7f8 fcb2 	bl	8002580 <HAL_GPIO_WritePin>

	  /*Configure GPIOG pin Output Level */
	  HAL_GPIO_WritePin(GPIOE, GPIOG_PINS, GPIO_PIN_SET);
 8009c1c:	2201      	movs	r2, #1
 8009c1e:	2100      	movs	r1, #0
 8009c20:	480d      	ldr	r0, [pc, #52]	; (8009c58 <GPIO_PIN_STATE_Init+0xc8>)
 8009c22:	f7f8 fcad 	bl	8002580 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, ~GPIOG_PINS, GPIO_PIN_RESET);
 8009c26:	2200      	movs	r2, #0
 8009c28:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009c2c:	480a      	ldr	r0, [pc, #40]	; (8009c58 <GPIO_PIN_STATE_Init+0xc8>)
 8009c2e:	f7f8 fca7 	bl	8002580 <HAL_GPIO_WritePin>

	  /*Configure GPIOH pin Output Level */
	  HAL_GPIO_WritePin(GPIOF, GPIOH_PINS, GPIO_PIN_SET);
 8009c32:	2201      	movs	r2, #1
 8009c34:	2100      	movs	r1, #0
 8009c36:	4809      	ldr	r0, [pc, #36]	; (8009c5c <GPIO_PIN_STATE_Init+0xcc>)
 8009c38:	f7f8 fca2 	bl	8002580 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOF, ~GPIOH_PINS, GPIO_PIN_RESET);
 8009c3c:	2200      	movs	r2, #0
 8009c3e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009c42:	4806      	ldr	r0, [pc, #24]	; (8009c5c <GPIO_PIN_STATE_Init+0xcc>)
 8009c44:	f7f8 fc9c 	bl	8002580 <HAL_GPIO_WritePin>

}
 8009c48:	bf00      	nop
 8009c4a:	bd80      	pop	{r7, pc}
 8009c4c:	48000400 	.word	0x48000400
 8009c50:	48000800 	.word	0x48000800
 8009c54:	48000c00 	.word	0x48000c00
 8009c58:	48001000 	.word	0x48001000
 8009c5c:	48001400 	.word	0x48001400

08009c60 <MX_SPI1_Init>:
 * @brief SPI Init Function
 * @param non
 * @retval HAL_StatusTypeDef
 */
static HAL_StatusTypeDef MX_SPI1_Init(void)
{
 8009c60:	b580      	push	{r7, lr}
 8009c62:	af00      	add	r7, sp, #0

  /* SPI1 parameter configuration*/
  hspi1.Instance = BMP_SPI_PORT;
 8009c64:	4b1b      	ldr	r3, [pc, #108]	; (8009cd4 <MX_SPI1_Init+0x74>)
 8009c66:	4a1c      	ldr	r2, [pc, #112]	; (8009cd8 <MX_SPI1_Init+0x78>)
 8009c68:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8009c6a:	4b1a      	ldr	r3, [pc, #104]	; (8009cd4 <MX_SPI1_Init+0x74>)
 8009c6c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8009c70:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8009c72:	4b18      	ldr	r3, [pc, #96]	; (8009cd4 <MX_SPI1_Init+0x74>)
 8009c74:	2200      	movs	r2, #0
 8009c76:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8009c78:	4b16      	ldr	r3, [pc, #88]	; (8009cd4 <MX_SPI1_Init+0x74>)
 8009c7a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8009c7e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8009c80:	4b14      	ldr	r3, [pc, #80]	; (8009cd4 <MX_SPI1_Init+0x74>)
 8009c82:	2200      	movs	r2, #0
 8009c84:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8009c86:	4b13      	ldr	r3, [pc, #76]	; (8009cd4 <MX_SPI1_Init+0x74>)
 8009c88:	2200      	movs	r2, #0
 8009c8a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8009c8c:	4b11      	ldr	r3, [pc, #68]	; (8009cd4 <MX_SPI1_Init+0x74>)
 8009c8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009c92:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8009c94:	4b0f      	ldr	r3, [pc, #60]	; (8009cd4 <MX_SPI1_Init+0x74>)
 8009c96:	2228      	movs	r2, #40	; 0x28
 8009c98:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8009c9a:	4b0e      	ldr	r3, [pc, #56]	; (8009cd4 <MX_SPI1_Init+0x74>)
 8009c9c:	2200      	movs	r2, #0
 8009c9e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8009ca0:	4b0c      	ldr	r3, [pc, #48]	; (8009cd4 <MX_SPI1_Init+0x74>)
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009ca6:	4b0b      	ldr	r3, [pc, #44]	; (8009cd4 <MX_SPI1_Init+0x74>)
 8009ca8:	2200      	movs	r2, #0
 8009caa:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8009cac:	4b09      	ldr	r3, [pc, #36]	; (8009cd4 <MX_SPI1_Init+0x74>)
 8009cae:	2207      	movs	r2, #7
 8009cb0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8009cb2:	4b08      	ldr	r3, [pc, #32]	; (8009cd4 <MX_SPI1_Init+0x74>)
 8009cb4:	2200      	movs	r2, #0
 8009cb6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8009cb8:	4b06      	ldr	r3, [pc, #24]	; (8009cd4 <MX_SPI1_Init+0x74>)
 8009cba:	2208      	movs	r2, #8
 8009cbc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8009cbe:	4805      	ldr	r0, [pc, #20]	; (8009cd4 <MX_SPI1_Init+0x74>)
 8009cc0:	f7fb fc65 	bl	800558e <HAL_SPI_Init>
 8009cc4:	4603      	mov	r3, r0
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d001      	beq.n	8009cce <MX_SPI1_Init+0x6e>
  {
    return HAL_ERROR;
 8009cca:	2301      	movs	r3, #1
 8009ccc:	e000      	b.n	8009cd0 <MX_SPI1_Init+0x70>
  }
  return HAL_OK;
 8009cce:	2300      	movs	r3, #0
}
 8009cd0:	4618      	mov	r0, r3
 8009cd2:	bd80      	pop	{r7, pc}
 8009cd4:	20000a14 	.word	0x20000a14
 8009cd8:	40013000 	.word	0x40013000

08009cdc <Init_Control_Pins>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void Init_Control_Pins(void)
{
 8009cdc:	b580      	push	{r7, lr}
 8009cde:	b086      	sub	sp, #24
 8009ce0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009ce2:	1d3b      	adds	r3, r7, #4
 8009ce4:	2200      	movs	r2, #0
 8009ce6:	601a      	str	r2, [r3, #0]
 8009ce8:	605a      	str	r2, [r3, #4]
 8009cea:	609a      	str	r2, [r3, #8]
 8009cec:	60da      	str	r2, [r3, #12]
 8009cee:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8009cf0:	4a12      	ldr	r2, [pc, #72]	; (8009d3c <Init_Control_Pins+0x60>)
 8009cf2:	4b12      	ldr	r3, [pc, #72]	; (8009d3c <Init_Control_Pins+0x60>)
 8009cf4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009cf6:	f043 0301 	orr.w	r3, r3, #1
 8009cfa:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009cfc:	4b0f      	ldr	r3, [pc, #60]	; (8009d3c <Init_Control_Pins+0x60>)
 8009cfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009d00:	f003 0301 	and.w	r3, r3, #1
 8009d04:	603b      	str	r3, [r7, #0]
 8009d06:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8009d08:	2201      	movs	r2, #1
 8009d0a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009d0e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009d12:	f7f8 fc35 	bl	8002580 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI_CS_PIN_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 8009d16:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009d1a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009d1c:	2301      	movs	r3, #1
 8009d1e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009d20:	2301      	movs	r3, #1
 8009d22:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009d24:	2303      	movs	r3, #3
 8009d26:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8009d28:	1d3b      	adds	r3, r7, #4
 8009d2a:	4619      	mov	r1, r3
 8009d2c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009d30:	f7f8 f98c 	bl	800204c <HAL_GPIO_Init>

}
 8009d34:	bf00      	nop
 8009d36:	3718      	adds	r7, #24
 8009d38:	46bd      	mov	sp, r7
 8009d3a:	bd80      	pop	{r7, pc}
 8009d3c:	40021000 	.word	0x40021000

08009d40 <BMP280_Init>:
 * 		   BMP280_Init_Preset_Mode(), BMP280_Init_Custom()
 * @param: BMP_InitStruct - struct containing the configuration values for initialising the sensor
 * @retval BMPStatus_t - return value showing the status of the function for error handling
 */
BMPStatus_t BMP280_Init(BMP_Init_Typedef * BMP_InitStruct)
{
 8009d40:	b580      	push	{r7, lr}
 8009d42:	b084      	sub	sp, #16
 8009d44:	af00      	add	r7, sp, #0
 8009d46:	6078      	str	r0, [r7, #4]
	//initialise SPI peripheral and control pins
	  MX_SPI1_Init();
 8009d48:	f7ff ff8a 	bl	8009c60 <MX_SPI1_Init>
	  Init_Control_Pins();
 8009d4c:	f7ff ffc6 	bl	8009cdc <Init_Control_Pins>
	//first attach an spi handler to the bmp sensor
#ifdef USE_SPI_1
		bmp.bmp_spi = &hspi1;
 8009d50:	4b2f      	ldr	r3, [pc, #188]	; (8009e10 <BMP280_Init+0xd0>)
 8009d52:	4a30      	ldr	r2, [pc, #192]	; (8009e14 <BMP280_Init+0xd4>)
 8009d54:	621a      	str	r2, [r3, #32]
		bmp.bmp_spi = &hspi2;
#elif USE_SPI_3
		bmp.bmp_spi = &hspi3;
#endif
	//read device id to ensure device is online and functioning
		uint8_t dev_id = 0;
 8009d56:	2300      	movs	r3, #0
 8009d58:	73bb      	strb	r3, [r7, #14]
		uint8_t flag = BMP280_Get_ID(&dev_id);
 8009d5a:	f107 030e 	add.w	r3, r7, #14
 8009d5e:	4618      	mov	r0, r3
 8009d60:	f000 f982 	bl	800a068 <BMP280_Get_ID>
 8009d64:	4603      	mov	r3, r0
 8009d66:	73fb      	strb	r3, [r7, #15]
		if( flag!= BMP_OK)
 8009d68:	7bfb      	ldrb	r3, [r7, #15]
 8009d6a:	2b09      	cmp	r3, #9
 8009d6c:	d001      	beq.n	8009d72 <BMP280_Init+0x32>
		{
			return flag;
 8009d6e:	7bfb      	ldrb	r3, [r7, #15]
 8009d70:	e04a      	b.n	8009e08 <BMP280_Init+0xc8>
		}
		//check device ID matches
		if(dev_id != BMP280_ID)
 8009d72:	7bbb      	ldrb	r3, [r7, #14]
 8009d74:	2b58      	cmp	r3, #88	; 0x58
 8009d76:	d001      	beq.n	8009d7c <BMP280_Init+0x3c>
		{
			return BMP_DEVICE_CHECK_ERROR;
 8009d78:	2303      	movs	r3, #3
 8009d7a:	e045      	b.n	8009e08 <BMP280_Init+0xc8>
		}
		//soft reset
		BMP280_Reset();
 8009d7c:	f000 f891 	bl	8009ea2 <BMP280_Reset>
		//read factory trim values
		BMP280_Get_FactoryTrim(&bmp.Factory_Trim);
 8009d80:	4825      	ldr	r0, [pc, #148]	; (8009e18 <BMP280_Init+0xd8>)
 8009d82:	f000 f97f 	bl	800a084 <BMP280_Get_FactoryTrim>
		//get init data
		bmp.Init = *BMP_InitStruct;
 8009d86:	4b22      	ldr	r3, [pc, #136]	; (8009e10 <BMP280_Init+0xd0>)
 8009d88:	687a      	ldr	r2, [r7, #4]
 8009d8a:	6810      	ldr	r0, [r2, #0]
 8009d8c:	6018      	str	r0, [r3, #0]
 8009d8e:	7912      	ldrb	r2, [r2, #4]
 8009d90:	711a      	strb	r2, [r3, #4]
		//write data to ctrl_meas register
		uint8_t ctrlmeasbyte = bmp.Init.BMP_Pressure_OverSample | bmp.Init.BMP_Temperature_OverSample;
 8009d92:	4b1f      	ldr	r3, [pc, #124]	; (8009e10 <BMP280_Init+0xd0>)
 8009d94:	785a      	ldrb	r2, [r3, #1]
 8009d96:	4b1e      	ldr	r3, [pc, #120]	; (8009e10 <BMP280_Init+0xd0>)
 8009d98:	789b      	ldrb	r3, [r3, #2]
 8009d9a:	4313      	orrs	r3, r2
 8009d9c:	b2db      	uxtb	r3, r3
 8009d9e:	737b      	strb	r3, [r7, #13]
		uint8_t configbyte = bmp.Init.BMP_t_Standby | bmp.Init.BMP_IIR_FILTER_COEFFICIENTS;
 8009da0:	4b1b      	ldr	r3, [pc, #108]	; (8009e10 <BMP280_Init+0xd0>)
 8009da2:	78da      	ldrb	r2, [r3, #3]
 8009da4:	4b1a      	ldr	r3, [pc, #104]	; (8009e10 <BMP280_Init+0xd0>)
 8009da6:	791b      	ldrb	r3, [r3, #4]
 8009da8:	4313      	orrs	r3, r2
 8009daa:	b2db      	uxtb	r3, r3
 8009dac:	733b      	strb	r3, [r7, #12]
		flag = BMP280_Write_Register(ctrl_meas,1,&ctrlmeasbyte);
 8009dae:	f107 030d 	add.w	r3, r7, #13
 8009db2:	461a      	mov	r2, r3
 8009db4:	2101      	movs	r1, #1
 8009db6:	20f4      	movs	r0, #244	; 0xf4
 8009db8:	f000 f8ba 	bl	8009f30 <BMP280_Write_Register>
 8009dbc:	4603      	mov	r3, r0
 8009dbe:	73fb      	strb	r3, [r7, #15]
		if(flag != BMP_OK)
 8009dc0:	7bfb      	ldrb	r3, [r7, #15]
 8009dc2:	2b09      	cmp	r3, #9
 8009dc4:	d001      	beq.n	8009dca <BMP280_Init+0x8a>
		{
			return flag;
 8009dc6:	7bfb      	ldrb	r3, [r7, #15]
 8009dc8:	e01e      	b.n	8009e08 <BMP280_Init+0xc8>
		}
		flag = BMP280_Write_Register(config,1,&configbyte);
 8009dca:	f107 030c 	add.w	r3, r7, #12
 8009dce:	461a      	mov	r2, r3
 8009dd0:	2101      	movs	r1, #1
 8009dd2:	20f5      	movs	r0, #245	; 0xf5
 8009dd4:	f000 f8ac 	bl	8009f30 <BMP280_Write_Register>
 8009dd8:	4603      	mov	r3, r0
 8009dda:	73fb      	strb	r3, [r7, #15]
		if(flag != BMP_OK)
 8009ddc:	7bfb      	ldrb	r3, [r7, #15]
 8009dde:	2b09      	cmp	r3, #9
 8009de0:	d001      	beq.n	8009de6 <BMP280_Init+0xa6>
		{
			return flag;
 8009de2:	7bfb      	ldrb	r3, [r7, #15]
 8009de4:	e010      	b.n	8009e08 <BMP280_Init+0xc8>
		}

		//in a seperate write, configure the power mode
		if(bmp.Init.BMP_Power_Mode != BMP280_CTRLMEAS_MODE_SLEEP)
 8009de6:	4b0a      	ldr	r3, [pc, #40]	; (8009e10 <BMP280_Init+0xd0>)
 8009de8:	781b      	ldrb	r3, [r3, #0]
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d00b      	beq.n	8009e06 <BMP280_Init+0xc6>
		{
			flag = BMP280_Set_PowerMode(bmp.Init.BMP_Power_Mode);
 8009dee:	4b08      	ldr	r3, [pc, #32]	; (8009e10 <BMP280_Init+0xd0>)
 8009df0:	781b      	ldrb	r3, [r3, #0]
 8009df2:	4618      	mov	r0, r3
 8009df4:	f000 f86d 	bl	8009ed2 <BMP280_Set_PowerMode>
 8009df8:	4603      	mov	r3, r0
 8009dfa:	73fb      	strb	r3, [r7, #15]
			if(flag != BMP_OK)
 8009dfc:	7bfb      	ldrb	r3, [r7, #15]
 8009dfe:	2b09      	cmp	r3, #9
 8009e00:	d001      	beq.n	8009e06 <BMP280_Init+0xc6>
			{
				return BMP_POWER_CONFIG_ERROR;
 8009e02:	2307      	movs	r3, #7
 8009e04:	e000      	b.n	8009e08 <BMP280_Init+0xc8>
			}
		}
		return BMP_OK;
 8009e06:	2309      	movs	r3, #9
}
 8009e08:	4618      	mov	r0, r3
 8009e0a:	3710      	adds	r7, #16
 8009e0c:	46bd      	mov	sp, r7
 8009e0e:	bd80      	pop	{r7, pc}
 8009e10:	200009f0 	.word	0x200009f0
 8009e14:	20000a14 	.word	0x20000a14
 8009e18:	200009f8 	.word	0x200009f8

08009e1c <BMP280_Init_Preset_Mode>:
 * @param BMP_InitStruct
 *
 * @retval none
 */
void BMP280_Init_Preset_Mode(BMP_Opp_Mode_t BMP_MODE, BMP_Init_Typedef* BMP_InitStruct)
{
 8009e1c:	b480      	push	{r7}
 8009e1e:	b083      	sub	sp, #12
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	4603      	mov	r3, r0
 8009e24:	6039      	str	r1, [r7, #0]
 8009e26:	71fb      	strb	r3, [r7, #7]
	switch(BMP_MODE)
 8009e28:	79fb      	ldrb	r3, [r7, #7]
 8009e2a:	2b01      	cmp	r3, #1
 8009e2c:	d014      	beq.n	8009e58 <BMP280_Init_Preset_Mode+0x3c>
 8009e2e:	2b02      	cmp	r3, #2
 8009e30:	d022      	beq.n	8009e78 <BMP280_Init_Preset_Mode+0x5c>
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d000      	beq.n	8009e38 <BMP280_Init_Preset_Mode+0x1c>
			BMP_InitStruct->BMP_Temperature_OverSample = BMP280_CTRLMEAS_OSRST_OS_1;
			BMP_InitStruct->BMP_IIR_FILTER_COEFFICIENTS = BMP280_CONFIG_FILTER_COEFF_OFF;
			BMP_InitStruct->BMP_t_Standby = 0;
			break;
		default:
			break;
 8009e36:	e02f      	b.n	8009e98 <BMP280_Init_Preset_Mode+0x7c>
			BMP_InitStruct->BMP_Power_Mode = BMP280_CTRLMEAS_MODE_NORMAL;
 8009e38:	683b      	ldr	r3, [r7, #0]
 8009e3a:	2203      	movs	r2, #3
 8009e3c:	701a      	strb	r2, [r3, #0]
			BMP_InitStruct->BMP_Pressure_OverSample = BMP280_CTRLMEAS_OSRSP_OS_16;
 8009e3e:	683b      	ldr	r3, [r7, #0]
 8009e40:	2214      	movs	r2, #20
 8009e42:	705a      	strb	r2, [r3, #1]
			BMP_InitStruct->BMP_Temperature_OverSample = BMP280_CTRLMEAS_OSRST_OS_2;
 8009e44:	683b      	ldr	r3, [r7, #0]
 8009e46:	2240      	movs	r2, #64	; 0x40
 8009e48:	709a      	strb	r2, [r3, #2]
			BMP_InitStruct->BMP_IIR_FILTER_COEFFICIENTS = BMP280_CONFIG_FILTER_COEFF_4;
 8009e4a:	683b      	ldr	r3, [r7, #0]
 8009e4c:	2208      	movs	r2, #8
 8009e4e:	711a      	strb	r2, [r3, #4]
			BMP_InitStruct->BMP_t_Standby = BMP280_CONFIG_tsb_62_5;
 8009e50:	683b      	ldr	r3, [r7, #0]
 8009e52:	2220      	movs	r2, #32
 8009e54:	70da      	strb	r2, [r3, #3]
			break;
 8009e56:	e01f      	b.n	8009e98 <BMP280_Init_Preset_Mode+0x7c>
			BMP_InitStruct->BMP_Power_Mode = BMP280_CTRLMEAS_MODE_NORMAL;
 8009e58:	683b      	ldr	r3, [r7, #0]
 8009e5a:	2203      	movs	r2, #3
 8009e5c:	701a      	strb	r2, [r3, #0]
			BMP_InitStruct->BMP_Pressure_OverSample = BMP280_CTRLMEAS_OSRSP_OS_4;
 8009e5e:	683b      	ldr	r3, [r7, #0]
 8009e60:	220c      	movs	r2, #12
 8009e62:	705a      	strb	r2, [r3, #1]
			BMP_InitStruct->BMP_Temperature_OverSample = BMP280_CTRLMEAS_OSRST_OS_1;
 8009e64:	683b      	ldr	r3, [r7, #0]
 8009e66:	2220      	movs	r2, #32
 8009e68:	709a      	strb	r2, [r3, #2]
			BMP_InitStruct->BMP_IIR_FILTER_COEFFICIENTS = BMP280_CONFIG_FILTER_COEFF_16;
 8009e6a:	683b      	ldr	r3, [r7, #0]
 8009e6c:	2210      	movs	r2, #16
 8009e6e:	711a      	strb	r2, [r3, #4]
			BMP_InitStruct->BMP_t_Standby = BMP280_CONFIG_tsb_0_5;
 8009e70:	683b      	ldr	r3, [r7, #0]
 8009e72:	2200      	movs	r2, #0
 8009e74:	70da      	strb	r2, [r3, #3]
			break;
 8009e76:	e00f      	b.n	8009e98 <BMP280_Init_Preset_Mode+0x7c>
			BMP_InitStruct->BMP_Power_Mode = BMP280_CTRLMEAS_MODE_FORCED;
 8009e78:	683b      	ldr	r3, [r7, #0]
 8009e7a:	2201      	movs	r2, #1
 8009e7c:	701a      	strb	r2, [r3, #0]
			BMP_InitStruct->BMP_Pressure_OverSample = BMP280_CTRLMEAS_OSRSP_OS_1;
 8009e7e:	683b      	ldr	r3, [r7, #0]
 8009e80:	2204      	movs	r2, #4
 8009e82:	705a      	strb	r2, [r3, #1]
			BMP_InitStruct->BMP_Temperature_OverSample = BMP280_CTRLMEAS_OSRST_OS_1;
 8009e84:	683b      	ldr	r3, [r7, #0]
 8009e86:	2220      	movs	r2, #32
 8009e88:	709a      	strb	r2, [r3, #2]
			BMP_InitStruct->BMP_IIR_FILTER_COEFFICIENTS = BMP280_CONFIG_FILTER_COEFF_OFF;
 8009e8a:	683b      	ldr	r3, [r7, #0]
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	711a      	strb	r2, [r3, #4]
			BMP_InitStruct->BMP_t_Standby = 0;
 8009e90:	683b      	ldr	r3, [r7, #0]
 8009e92:	2200      	movs	r2, #0
 8009e94:	70da      	strb	r2, [r3, #3]
			break;
 8009e96:	bf00      	nop
	}
}
 8009e98:	bf00      	nop
 8009e9a:	370c      	adds	r7, #12
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	bc80      	pop	{r7}
 8009ea0:	4770      	bx	lr

08009ea2 <BMP280_Reset>:
 * @param none
 *
 * @retval BMPStatus_t
 */
BMPStatus_t BMP280_Reset(void)
{
 8009ea2:	b580      	push	{r7, lr}
 8009ea4:	b082      	sub	sp, #8
 8009ea6:	af00      	add	r7, sp, #0
	uint8_t data = BMP280_Soft_Reset&0xFF;
 8009ea8:	23b6      	movs	r3, #182	; 0xb6
 8009eaa:	71fb      	strb	r3, [r7, #7]
	if(BMP280_Write_Register(Sreset,1,&data) != BMP_OK)
 8009eac:	1dfb      	adds	r3, r7, #7
 8009eae:	461a      	mov	r2, r3
 8009eb0:	2101      	movs	r1, #1
 8009eb2:	20e0      	movs	r0, #224	; 0xe0
 8009eb4:	f000 f83c 	bl	8009f30 <BMP280_Write_Register>
 8009eb8:	4603      	mov	r3, r0
 8009eba:	2b09      	cmp	r3, #9
 8009ebc:	d001      	beq.n	8009ec2 <BMP280_Reset+0x20>
	{
		return BMP_RESET_ERROR;
 8009ebe:	2302      	movs	r3, #2
 8009ec0:	e003      	b.n	8009eca <BMP280_Reset+0x28>
	}
	HAL_Delay(4);
 8009ec2:	2004      	movs	r0, #4
 8009ec4:	f7f7 fbbe 	bl	8001644 <HAL_Delay>

	return BMP_OK;
 8009ec8:	2309      	movs	r3, #9
}
 8009eca:	4618      	mov	r0, r3
 8009ecc:	3708      	adds	r7, #8
 8009ece:	46bd      	mov	sp, r7
 8009ed0:	bd80      	pop	{r7, pc}

08009ed2 <BMP280_Set_PowerMode>:
 * @param mode
 *
 * @retval BMPStatus_t
 */
BMPStatus_t BMP280_Set_PowerMode(uint8_t mode)
{
 8009ed2:	b580      	push	{r7, lr}
 8009ed4:	b084      	sub	sp, #16
 8009ed6:	af00      	add	r7, sp, #0
 8009ed8:	4603      	mov	r3, r0
 8009eda:	71fb      	strb	r3, [r7, #7]
	uint8_t reg =0;
 8009edc:	2300      	movs	r3, #0
 8009ede:	73fb      	strb	r3, [r7, #15]
	if(BMP280_Read_Register(ctrl_meas,1,&reg) != BMP_OK)
 8009ee0:	f107 030f 	add.w	r3, r7, #15
 8009ee4:	461a      	mov	r2, r3
 8009ee6:	2101      	movs	r1, #1
 8009ee8:	20f4      	movs	r0, #244	; 0xf4
 8009eea:	f000 f86f 	bl	8009fcc <BMP280_Read_Register>
 8009eee:	4603      	mov	r3, r0
 8009ef0:	2b09      	cmp	r3, #9
 8009ef2:	d001      	beq.n	8009ef8 <BMP280_Set_PowerMode+0x26>
	{
		return BMP_SPI_READ_ERROR;
 8009ef4:	2301      	movs	r3, #1
 8009ef6:	e016      	b.n	8009f26 <BMP280_Set_PowerMode+0x54>
	}
	//clear the old settings
	reg &= 0b11111100;
 8009ef8:	7bfb      	ldrb	r3, [r7, #15]
 8009efa:	f023 0303 	bic.w	r3, r3, #3
 8009efe:	b2db      	uxtb	r3, r3
 8009f00:	73fb      	strb	r3, [r7, #15]
	//configure the new mode
	reg |= mode;
 8009f02:	7bfa      	ldrb	r2, [r7, #15]
 8009f04:	79fb      	ldrb	r3, [r7, #7]
 8009f06:	4313      	orrs	r3, r2
 8009f08:	b2db      	uxtb	r3, r3
 8009f0a:	73fb      	strb	r3, [r7, #15]
	if(BMP280_Write_Register(ctrl_meas,1,&reg) != BMP_OK)
 8009f0c:	f107 030f 	add.w	r3, r7, #15
 8009f10:	461a      	mov	r2, r3
 8009f12:	2101      	movs	r1, #1
 8009f14:	20f4      	movs	r0, #244	; 0xf4
 8009f16:	f000 f80b 	bl	8009f30 <BMP280_Write_Register>
 8009f1a:	4603      	mov	r3, r0
 8009f1c:	2b09      	cmp	r3, #9
 8009f1e:	d001      	beq.n	8009f24 <BMP280_Set_PowerMode+0x52>
	{
		return BMP_Config_Error;
 8009f20:	2304      	movs	r3, #4
 8009f22:	e000      	b.n	8009f26 <BMP280_Set_PowerMode+0x54>
	}
	return BMP_OK;
 8009f24:	2309      	movs	r3, #9
}
 8009f26:	4618      	mov	r0, r3
 8009f28:	3710      	adds	r7, #16
 8009f2a:	46bd      	mov	sp, r7
 8009f2c:	bd80      	pop	{r7, pc}
	...

08009f30 <BMP280_Write_Register>:
 * @param data
 *
 * @retval BMPStatus_t
 */
BMPStatus_t BMP280_Write_Register(uint8_t reg,int32_t size, uint8_t* data)
{
 8009f30:	b580      	push	{r7, lr}
 8009f32:	b086      	sub	sp, #24
 8009f34:	af00      	add	r7, sp, #0
 8009f36:	4603      	mov	r3, r0
 8009f38:	60b9      	str	r1, [r7, #8]
 8009f3a:	607a      	str	r2, [r7, #4]
 8009f3c:	73fb      	strb	r3, [r7, #15]
	uint8_t temp = reg & BMP280_SPI_WRITE;
 8009f3e:	7bfb      	ldrb	r3, [r7, #15]
 8009f40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009f44:	b2db      	uxtb	r3, r3
 8009f46:	75fb      	strb	r3, [r7, #23]
	__SPI_CS_ENABLE();
 8009f48:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8009f4c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009f50:	695b      	ldr	r3, [r3, #20]
 8009f52:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009f56:	6153      	str	r3, [r2, #20]
	 if(HAL_SPI_Transmit(bmp.bmp_spi,&temp,1,100) != HAL_OK)
 8009f58:	4b1b      	ldr	r3, [pc, #108]	; (8009fc8 <BMP280_Write_Register+0x98>)
 8009f5a:	6a18      	ldr	r0, [r3, #32]
 8009f5c:	f107 0117 	add.w	r1, r7, #23
 8009f60:	2364      	movs	r3, #100	; 0x64
 8009f62:	2201      	movs	r2, #1
 8009f64:	f7fb fb9b 	bl	800569e <HAL_SPI_Transmit>
 8009f68:	4603      	mov	r3, r0
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d009      	beq.n	8009f82 <BMP280_Write_Register+0x52>
	{
		 __SPI_CS_DISABLE();
 8009f6e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8009f72:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009f76:	695b      	ldr	r3, [r3, #20]
 8009f78:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009f7c:	6153      	str	r3, [r2, #20]
		 return BMP_SPI_WRITE_ERROR;
 8009f7e:	2300      	movs	r3, #0
 8009f80:	e01d      	b.n	8009fbe <BMP280_Write_Register+0x8e>
	}
	 if(HAL_SPI_Transmit(bmp.bmp_spi,data,size,100) != HAL_OK)
 8009f82:	4b11      	ldr	r3, [pc, #68]	; (8009fc8 <BMP280_Write_Register+0x98>)
 8009f84:	6a18      	ldr	r0, [r3, #32]
 8009f86:	68bb      	ldr	r3, [r7, #8]
 8009f88:	b29a      	uxth	r2, r3
 8009f8a:	2364      	movs	r3, #100	; 0x64
 8009f8c:	6879      	ldr	r1, [r7, #4]
 8009f8e:	f7fb fb86 	bl	800569e <HAL_SPI_Transmit>
 8009f92:	4603      	mov	r3, r0
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d009      	beq.n	8009fac <BMP280_Write_Register+0x7c>
	 {	 __SPI_CS_DISABLE();
 8009f98:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8009f9c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009fa0:	695b      	ldr	r3, [r3, #20]
 8009fa2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009fa6:	6153      	str	r3, [r2, #20]
		 return BMP_SPI_WRITE_ERROR;
 8009fa8:	2300      	movs	r3, #0
 8009faa:	e008      	b.n	8009fbe <BMP280_Write_Register+0x8e>
	 }
	 __SPI_CS_DISABLE();
 8009fac:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8009fb0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009fb4:	695b      	ldr	r3, [r3, #20]
 8009fb6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009fba:	6153      	str	r3, [r2, #20]
	 return BMP_OK;
 8009fbc:	2309      	movs	r3, #9
}
 8009fbe:	4618      	mov	r0, r3
 8009fc0:	3718      	adds	r7, #24
 8009fc2:	46bd      	mov	sp, r7
 8009fc4:	bd80      	pop	{r7, pc}
 8009fc6:	bf00      	nop
 8009fc8:	200009f0 	.word	0x200009f0

08009fcc <BMP280_Read_Register>:
 * @param data
 *
 * @retval none
 */
BMPStatus_t BMP280_Read_Register(uint8_t reg,int32_t size, uint8_t* data)
{
 8009fcc:	b580      	push	{r7, lr}
 8009fce:	b086      	sub	sp, #24
 8009fd0:	af00      	add	r7, sp, #0
 8009fd2:	4603      	mov	r3, r0
 8009fd4:	60b9      	str	r1, [r7, #8]
 8009fd6:	607a      	str	r2, [r7, #4]
 8009fd8:	73fb      	strb	r3, [r7, #15]
		uint8_t temp = reg | BMP280_SPI_READ;
 8009fda:	7bfb      	ldrb	r3, [r7, #15]
 8009fdc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009fe0:	b2db      	uxtb	r3, r3
 8009fe2:	75fb      	strb	r3, [r7, #23]
  	  __SPI_CS_ENABLE();
 8009fe4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8009fe8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009fec:	695b      	ldr	r3, [r3, #20]
 8009fee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009ff2:	6153      	str	r3, [r2, #20]
	  if(HAL_SPI_Transmit(bmp.bmp_spi,&temp,1,100) == HAL_OK)
 8009ff4:	4b1b      	ldr	r3, [pc, #108]	; (800a064 <BMP280_Read_Register+0x98>)
 8009ff6:	6a18      	ldr	r0, [r3, #32]
 8009ff8:	f107 0117 	add.w	r1, r7, #23
 8009ffc:	2364      	movs	r3, #100	; 0x64
 8009ffe:	2201      	movs	r2, #1
 800a000:	f7fb fb4d 	bl	800569e <HAL_SPI_Transmit>
 800a004:	4603      	mov	r3, r0
 800a006:	2b00      	cmp	r3, #0
 800a008:	d114      	bne.n	800a034 <BMP280_Read_Register+0x68>
	  {
		  if(HAL_SPI_Receive(bmp.bmp_spi,data,size,100) != HAL_OK)
 800a00a:	4b16      	ldr	r3, [pc, #88]	; (800a064 <BMP280_Read_Register+0x98>)
 800a00c:	6a18      	ldr	r0, [r3, #32]
 800a00e:	68bb      	ldr	r3, [r7, #8]
 800a010:	b29a      	uxth	r2, r3
 800a012:	2364      	movs	r3, #100	; 0x64
 800a014:	6879      	ldr	r1, [r7, #4]
 800a016:	f7fb fca6 	bl	8005966 <HAL_SPI_Receive>
 800a01a:	4603      	mov	r3, r0
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d013      	beq.n	800a048 <BMP280_Read_Register+0x7c>
		  {
			  __SPI_CS_DISABLE();
 800a020:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800a024:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a028:	695b      	ldr	r3, [r3, #20]
 800a02a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a02e:	6153      	str	r3, [r2, #20]
			  return BMP_SPI_READ_ERROR;
 800a030:	2301      	movs	r3, #1
 800a032:	e012      	b.n	800a05a <BMP280_Read_Register+0x8e>
		  }

	  }else
		  {
		  __SPI_CS_DISABLE();
 800a034:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800a038:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a03c:	695b      	ldr	r3, [r3, #20]
 800a03e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a042:	6153      	str	r3, [r2, #20]
		  return BMP_SPI_WRITE_ERROR;
 800a044:	2300      	movs	r3, #0
 800a046:	e008      	b.n	800a05a <BMP280_Read_Register+0x8e>
		  }

	  __SPI_CS_DISABLE();
 800a048:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800a04c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a050:	695b      	ldr	r3, [r3, #20]
 800a052:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a056:	6153      	str	r3, [r2, #20]
	  return BMP_OK;
 800a058:	2309      	movs	r3, #9
}
 800a05a:	4618      	mov	r0, r3
 800a05c:	3718      	adds	r7, #24
 800a05e:	46bd      	mov	sp, r7
 800a060:	bd80      	pop	{r7, pc}
 800a062:	bf00      	nop
 800a064:	200009f0 	.word	0x200009f0

0800a068 <BMP280_Get_ID>:
 * @param dev_id
 *
 * @retval BMPStatus_t
 */
BMPStatus_t BMP280_Get_ID(uint8_t* dev_id)
{
 800a068:	b580      	push	{r7, lr}
 800a06a:	b082      	sub	sp, #8
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	6078      	str	r0, [r7, #4]
	 return BMP280_Read_Register(id,1,dev_id);
 800a070:	687a      	ldr	r2, [r7, #4]
 800a072:	2101      	movs	r1, #1
 800a074:	20d0      	movs	r0, #208	; 0xd0
 800a076:	f7ff ffa9 	bl	8009fcc <BMP280_Read_Register>
 800a07a:	4603      	mov	r3, r0
}
 800a07c:	4618      	mov	r0, r3
 800a07e:	3708      	adds	r7, #8
 800a080:	46bd      	mov	sp, r7
 800a082:	bd80      	pop	{r7, pc}

0800a084 <BMP280_Get_FactoryTrim>:
 * @param bmpt
 *
 * @retval BMPStatus_t
 */
BMPStatus_t BMP280_Get_FactoryTrim( BMP280_trim_t *bmpt)
{
 800a084:	b580      	push	{r7, lr}
 800a086:	b088      	sub	sp, #32
 800a088:	af00      	add	r7, sp, #0
 800a08a:	6078      	str	r0, [r7, #4]
	uint8_t trim[24]= {0};
 800a08c:	f107 0308 	add.w	r3, r7, #8
 800a090:	2200      	movs	r2, #0
 800a092:	601a      	str	r2, [r3, #0]
 800a094:	605a      	str	r2, [r3, #4]
 800a096:	609a      	str	r2, [r3, #8]
 800a098:	60da      	str	r2, [r3, #12]
 800a09a:	611a      	str	r2, [r3, #16]
 800a09c:	615a      	str	r2, [r3, #20]
	BMP280_Read_Register(calib_0,24,trim);
 800a09e:	f107 0308 	add.w	r3, r7, #8
 800a0a2:	461a      	mov	r2, r3
 800a0a4:	2118      	movs	r1, #24
 800a0a6:	2088      	movs	r0, #136	; 0x88
 800a0a8:	f7ff ff90 	bl	8009fcc <BMP280_Read_Register>
	bmpt->dig_T1 = 			((uint8_t)trim[1]<<8) |((uint8_t)trim[0]);
 800a0ac:	7a7b      	ldrb	r3, [r7, #9]
 800a0ae:	021b      	lsls	r3, r3, #8
 800a0b0:	b21a      	sxth	r2, r3
 800a0b2:	7a3b      	ldrb	r3, [r7, #8]
 800a0b4:	b21b      	sxth	r3, r3
 800a0b6:	4313      	orrs	r3, r2
 800a0b8:	b21b      	sxth	r3, r3
 800a0ba:	b29a      	uxth	r2, r3
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	801a      	strh	r2, [r3, #0]
	bmpt->dig_T2 = (int16_t)((uint8_t)trim[3]<<8) |((uint8_t)trim[2]);
 800a0c0:	7afb      	ldrb	r3, [r7, #11]
 800a0c2:	021b      	lsls	r3, r3, #8
 800a0c4:	b21a      	sxth	r2, r3
 800a0c6:	7abb      	ldrb	r3, [r7, #10]
 800a0c8:	b21b      	sxth	r3, r3
 800a0ca:	4313      	orrs	r3, r2
 800a0cc:	b21a      	sxth	r2, r3
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	805a      	strh	r2, [r3, #2]
	bmpt->dig_T3 = (int16_t)((int8_t)trim[5]<<8) |((int8_t)trim[4]);
 800a0d2:	7b7b      	ldrb	r3, [r7, #13]
 800a0d4:	b25b      	sxtb	r3, r3
 800a0d6:	021b      	lsls	r3, r3, #8
 800a0d8:	b21a      	sxth	r2, r3
 800a0da:	7b3b      	ldrb	r3, [r7, #12]
 800a0dc:	b25b      	sxtb	r3, r3
 800a0de:	b21b      	sxth	r3, r3
 800a0e0:	4313      	orrs	r3, r2
 800a0e2:	b21a      	sxth	r2, r3
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	809a      	strh	r2, [r3, #4]
	/*Preaseure Measurement Readouts */
	bmpt->dig_P1 = 			((uint8_t)trim[7]<<8) |((uint8_t)trim[6]);
 800a0e8:	7bfb      	ldrb	r3, [r7, #15]
 800a0ea:	021b      	lsls	r3, r3, #8
 800a0ec:	b21a      	sxth	r2, r3
 800a0ee:	7bbb      	ldrb	r3, [r7, #14]
 800a0f0:	b21b      	sxth	r3, r3
 800a0f2:	4313      	orrs	r3, r2
 800a0f4:	b21b      	sxth	r3, r3
 800a0f6:	b29a      	uxth	r2, r3
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	80da      	strh	r2, [r3, #6]
	bmpt->dig_P2 = (int16_t)(((uint8_t)trim[9]<<8) |((uint8_t)trim[8]));
 800a0fc:	7c7b      	ldrb	r3, [r7, #17]
 800a0fe:	021b      	lsls	r3, r3, #8
 800a100:	b21a      	sxth	r2, r3
 800a102:	7c3b      	ldrb	r3, [r7, #16]
 800a104:	b21b      	sxth	r3, r3
 800a106:	4313      	orrs	r3, r2
 800a108:	b21a      	sxth	r2, r3
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	811a      	strh	r2, [r3, #8]
	bmpt->dig_P3 = (int16_t)(((uint8_t)trim[11]<<8)|((uint8_t)trim[10]));
 800a10e:	7cfb      	ldrb	r3, [r7, #19]
 800a110:	021b      	lsls	r3, r3, #8
 800a112:	b21a      	sxth	r2, r3
 800a114:	7cbb      	ldrb	r3, [r7, #18]
 800a116:	b21b      	sxth	r3, r3
 800a118:	4313      	orrs	r3, r2
 800a11a:	b21a      	sxth	r2, r3
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	815a      	strh	r2, [r3, #10]
	bmpt->dig_P4 = (int16_t)(((uint8_t)trim[13]<<8)|((uint8_t)trim[12]));
 800a120:	7d7b      	ldrb	r3, [r7, #21]
 800a122:	021b      	lsls	r3, r3, #8
 800a124:	b21a      	sxth	r2, r3
 800a126:	7d3b      	ldrb	r3, [r7, #20]
 800a128:	b21b      	sxth	r3, r3
 800a12a:	4313      	orrs	r3, r2
 800a12c:	b21a      	sxth	r2, r3
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	819a      	strh	r2, [r3, #12]
	bmpt->dig_P5 = (((uint8_t)trim[15]<<8)|((uint8_t)trim[14]));
 800a132:	7dfb      	ldrb	r3, [r7, #23]
 800a134:	021b      	lsls	r3, r3, #8
 800a136:	b21a      	sxth	r2, r3
 800a138:	7dbb      	ldrb	r3, [r7, #22]
 800a13a:	b21b      	sxth	r3, r3
 800a13c:	4313      	orrs	r3, r2
 800a13e:	b21a      	sxth	r2, r3
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	81da      	strh	r2, [r3, #14]
	bmpt->dig_P6 = (int16_t)(((uint8_t)trim[17]<<8)|((uint8_t)trim[16]));
 800a144:	7e7b      	ldrb	r3, [r7, #25]
 800a146:	021b      	lsls	r3, r3, #8
 800a148:	b21a      	sxth	r2, r3
 800a14a:	7e3b      	ldrb	r3, [r7, #24]
 800a14c:	b21b      	sxth	r3, r3
 800a14e:	4313      	orrs	r3, r2
 800a150:	b21a      	sxth	r2, r3
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	821a      	strh	r2, [r3, #16]
	bmpt->dig_P7 = (int16_t)(((uint8_t)trim[19]<<8)|((uint8_t)trim[18]));
 800a156:	7efb      	ldrb	r3, [r7, #27]
 800a158:	021b      	lsls	r3, r3, #8
 800a15a:	b21a      	sxth	r2, r3
 800a15c:	7ebb      	ldrb	r3, [r7, #26]
 800a15e:	b21b      	sxth	r3, r3
 800a160:	4313      	orrs	r3, r2
 800a162:	b21a      	sxth	r2, r3
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	825a      	strh	r2, [r3, #18]
	bmpt->dig_P8 = (int16_t)(((uint8_t)trim[21]<<8)|((uint8_t)trim[20]));
 800a168:	7f7b      	ldrb	r3, [r7, #29]
 800a16a:	021b      	lsls	r3, r3, #8
 800a16c:	b21a      	sxth	r2, r3
 800a16e:	7f3b      	ldrb	r3, [r7, #28]
 800a170:	b21b      	sxth	r3, r3
 800a172:	4313      	orrs	r3, r2
 800a174:	b21a      	sxth	r2, r3
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	829a      	strh	r2, [r3, #20]
	bmpt->dig_P9 = (int16_t)(((uint8_t)trim[23]<<8)|((uint8_t)trim[22]));
 800a17a:	7ffb      	ldrb	r3, [r7, #31]
 800a17c:	021b      	lsls	r3, r3, #8
 800a17e:	b21a      	sxth	r2, r3
 800a180:	7fbb      	ldrb	r3, [r7, #30]
 800a182:	b21b      	sxth	r3, r3
 800a184:	4313      	orrs	r3, r2
 800a186:	b21a      	sxth	r2, r3
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	82da      	strh	r2, [r3, #22]
	return BMP_OK;
 800a18c:	2309      	movs	r3, #9
}
 800a18e:	4618      	mov	r0, r3
 800a190:	3720      	adds	r7, #32
 800a192:	46bd      	mov	sp, r7
 800a194:	bd80      	pop	{r7, pc}

0800a196 <BMP280_Force_Measure>:
 * @retval BMPStatus_t
 */
//======================== 8. Measurement Function Definitions =========================================

BMPStatus_t BMP280_Force_Measure(uint32_t* temp,uint32_t* pressure)
{
 800a196:	b580      	push	{r7, lr}
 800a198:	b084      	sub	sp, #16
 800a19a:	af00      	add	r7, sp, #0
 800a19c:	6078      	str	r0, [r7, #4]
 800a19e:	6039      	str	r1, [r7, #0]
	//write forced mode to register
	BMP280_Set_PowerMode(BMP280_CTRLMEAS_MODE_FORCED);
 800a1a0:	2001      	movs	r0, #1
 800a1a2:	f7ff fe96 	bl	8009ed2 <BMP280_Set_PowerMode>
	//wait for device to finish converting
	uint8_t status;
	BMP280_Read_Register(ctrl_meas,1,&status);
 800a1a6:	f107 030f 	add.w	r3, r7, #15
 800a1aa:	461a      	mov	r2, r3
 800a1ac:	2101      	movs	r1, #1
 800a1ae:	20f4      	movs	r0, #244	; 0xf4
 800a1b0:	f7ff ff0c 	bl	8009fcc <BMP280_Read_Register>
	while((status&0b11) != 0)
 800a1b4:	e006      	b.n	800a1c4 <BMP280_Force_Measure+0x2e>
	{
		BMP280_Read_Register(ctrl_meas,1,&status);
 800a1b6:	f107 030f 	add.w	r3, r7, #15
 800a1ba:	461a      	mov	r2, r3
 800a1bc:	2101      	movs	r1, #1
 800a1be:	20f4      	movs	r0, #244	; 0xf4
 800a1c0:	f7ff ff04 	bl	8009fcc <BMP280_Read_Register>
	while((status&0b11) != 0)
 800a1c4:	7bfb      	ldrb	r3, [r7, #15]
 800a1c6:	f003 0303 	and.w	r3, r3, #3
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d1f3      	bne.n	800a1b6 <BMP280_Force_Measure+0x20>
	}
	//wait for control register to finish
	BMP280_Get_Measurements(temp,pressure);
 800a1ce:	6839      	ldr	r1, [r7, #0]
 800a1d0:	6878      	ldr	r0, [r7, #4]
 800a1d2:	f000 f805 	bl	800a1e0 <BMP280_Get_Measurements>
	return BMP_OK;
 800a1d6:	2309      	movs	r3, #9
}
 800a1d8:	4618      	mov	r0, r3
 800a1da:	3710      	adds	r7, #16
 800a1dc:	46bd      	mov	sp, r7
 800a1de:	bd80      	pop	{r7, pc}

0800a1e0 <BMP280_Get_Measurements>:
 *
 * @retval BMPStatus_t
 */

BMPStatus_t BMP280_Get_Measurements(uint32_t* adc_Temp,uint32_t* adc_Press)
{
 800a1e0:	b580      	push	{r7, lr}
 800a1e2:	b086      	sub	sp, #24
 800a1e4:	af00      	add	r7, sp, #0
 800a1e6:	6078      	str	r0, [r7, #4]
 800a1e8:	6039      	str	r1, [r7, #0]
	uint8_t data[6] = {0};
 800a1ea:	f107 030c 	add.w	r3, r7, #12
 800a1ee:	2200      	movs	r2, #0
 800a1f0:	601a      	str	r2, [r3, #0]
 800a1f2:	809a      	strh	r2, [r3, #4]
	BMP280_Read_Register(press_msb,6,data);
 800a1f4:	f107 030c 	add.w	r3, r7, #12
 800a1f8:	461a      	mov	r2, r3
 800a1fa:	2106      	movs	r1, #6
 800a1fc:	20f7      	movs	r0, #247	; 0xf7
 800a1fe:	f7ff fee5 	bl	8009fcc <BMP280_Read_Register>
	*adc_Temp = ((data[3]&0xFF)<<16)|((data[4]&0xFF)<<8)|((data[5]&0xF0));
 800a202:	7bfb      	ldrb	r3, [r7, #15]
 800a204:	041a      	lsls	r2, r3, #16
 800a206:	7c3b      	ldrb	r3, [r7, #16]
 800a208:	021b      	lsls	r3, r3, #8
 800a20a:	431a      	orrs	r2, r3
 800a20c:	7c7b      	ldrb	r3, [r7, #17]
 800a20e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a212:	4313      	orrs	r3, r2
 800a214:	461a      	mov	r2, r3
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	601a      	str	r2, [r3, #0]
	*adc_Temp= *adc_Temp>> 4;
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	091a      	lsrs	r2, r3, #4
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	601a      	str	r2, [r3, #0]
	uint32_t temp= ((data[0]&0xFF)<<16)|((data[1]&0xFF)<<8)|((data[2]&0xFF))/16;
 800a224:	7b3b      	ldrb	r3, [r7, #12]
 800a226:	041a      	lsls	r2, r3, #16
 800a228:	7b7b      	ldrb	r3, [r7, #13]
 800a22a:	021b      	lsls	r3, r3, #8
 800a22c:	4313      	orrs	r3, r2
 800a22e:	7bba      	ldrb	r2, [r7, #14]
 800a230:	0912      	lsrs	r2, r2, #4
 800a232:	b2d2      	uxtb	r2, r2
 800a234:	4313      	orrs	r3, r2
 800a236:	617b      	str	r3, [r7, #20]
	*adc_Press = temp/16;
 800a238:	697b      	ldr	r3, [r7, #20]
 800a23a:	091a      	lsrs	r2, r3, #4
 800a23c:	683b      	ldr	r3, [r7, #0]
 800a23e:	601a      	str	r2, [r3, #0]
	//convert to 20 bit unsigned integers
	return BMP_OK;
 800a240:	2309      	movs	r3, #9
}
 800a242:	4618      	mov	r0, r3
 800a244:	3718      	adds	r7, #24
 800a246:	46bd      	mov	sp, r7
 800a248:	bd80      	pop	{r7, pc}

0800a24a <BMP280_Compensate_Temp>:
 * @param bmp_trim
 *
 * @retval int32_t
 */
int32_t BMP280_Compensate_Temp(int32_t T_val,int32_t* t_fine, BMP280_trim_t bmp_trim)
{
 800a24a:	b082      	sub	sp, #8
 800a24c:	b480      	push	{r7}
 800a24e:	b087      	sub	sp, #28
 800a250:	af00      	add	r7, sp, #0
 800a252:	6078      	str	r0, [r7, #4]
 800a254:	6039      	str	r1, [r7, #0]
 800a256:	f107 0120 	add.w	r1, r7, #32
 800a25a:	e881 000c 	stmia.w	r1, {r2, r3}
	//compensate Temperature from datasheet
	int32_t var1 = (((T_val>>3)- ((int32_t)bmp_trim.dig_T1<<1))*((int32_t)bmp_trim.dig_T2))>>11;
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	10da      	asrs	r2, r3, #3
 800a262:	8c3b      	ldrh	r3, [r7, #32]
 800a264:	005b      	lsls	r3, r3, #1
 800a266:	1ad3      	subs	r3, r2, r3
 800a268:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 800a26c:	fb02 f303 	mul.w	r3, r2, r3
 800a270:	12db      	asrs	r3, r3, #11
 800a272:	617b      	str	r3, [r7, #20]
	int32_t var2 =  (((((T_val>>4) - ((int32_t)bmp_trim.dig_T1)) * ((T_val>>4) - ((int32_t)bmp_trim.dig_T1))) >> 12)*((int32_t)bmp_trim.dig_T3)) >> 14;
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	111b      	asrs	r3, r3, #4
 800a278:	8c3a      	ldrh	r2, [r7, #32]
 800a27a:	1a9b      	subs	r3, r3, r2
 800a27c:	687a      	ldr	r2, [r7, #4]
 800a27e:	1112      	asrs	r2, r2, #4
 800a280:	8c39      	ldrh	r1, [r7, #32]
 800a282:	1a52      	subs	r2, r2, r1
 800a284:	fb02 f303 	mul.w	r3, r2, r3
 800a288:	131b      	asrs	r3, r3, #12
 800a28a:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	; 0x24
 800a28e:	fb02 f303 	mul.w	r3, r2, r3
 800a292:	139b      	asrs	r3, r3, #14
 800a294:	613b      	str	r3, [r7, #16]
	int32_t temp = var1+var2; //for storage in global variable
 800a296:	697a      	ldr	r2, [r7, #20]
 800a298:	693b      	ldr	r3, [r7, #16]
 800a29a:	4413      	add	r3, r2
 800a29c:	60fb      	str	r3, [r7, #12]
	*t_fine = temp;
 800a29e:	683b      	ldr	r3, [r7, #0]
 800a2a0:	68fa      	ldr	r2, [r7, #12]
 800a2a2:	601a      	str	r2, [r3, #0]
	return (temp*5 +128)/256;
 800a2a4:	68fa      	ldr	r2, [r7, #12]
 800a2a6:	4613      	mov	r3, r2
 800a2a8:	009b      	lsls	r3, r3, #2
 800a2aa:	4413      	add	r3, r2
 800a2ac:	3380      	adds	r3, #128	; 0x80
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	da00      	bge.n	800a2b4 <BMP280_Compensate_Temp+0x6a>
 800a2b2:	33ff      	adds	r3, #255	; 0xff
 800a2b4:	121b      	asrs	r3, r3, #8
}
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	371c      	adds	r7, #28
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	bc80      	pop	{r7}
 800a2be:	b002      	add	sp, #8
 800a2c0:	4770      	bx	lr

0800a2c2 <BMP280_Compensate_Pressure>:
 * @param bmp_trim
 *
 * @retval uint32_t
 */
uint32_t BMP280_Compensate_Pressure(uint32_t P_val,int32_t t_fine,BMP280_trim_t bmp_trim)
{
 800a2c2:	b082      	sub	sp, #8
 800a2c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a2c8:	b09e      	sub	sp, #120	; 0x78
 800a2ca:	af00      	add	r7, sp, #0
 800a2cc:	65f8      	str	r0, [r7, #92]	; 0x5c
 800a2ce:	65b9      	str	r1, [r7, #88]	; 0x58
 800a2d0:	f107 0198 	add.w	r1, r7, #152	; 0x98
 800a2d4:	e881 000c 	stmia.w	r1, {r2, r3}
	//Compensation formula
	int32_t var1 = (int64_t)t_fine - 128000;
 800a2d8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a2da:	f5a3 33fa 	sub.w	r3, r3, #128000	; 0x1f400
 800a2de:	677b      	str	r3, [r7, #116]	; 0x74
	int64_t var2 = var1*var1*((int64_t)(bmp_trim.dig_P6));
 800a2e0:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800a2e2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a2e4:	fb03 f302 	mul.w	r3, r3, r2
 800a2e8:	4619      	mov	r1, r3
 800a2ea:	ea4f 72e1 	mov.w	r2, r1, asr #31
 800a2ee:	f9b7 30a8 	ldrsh.w	r3, [r7, #168]	; 0xa8
 800a2f2:	b21b      	sxth	r3, r3
 800a2f4:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a2f8:	fb03 f502 	mul.w	r5, r3, r2
 800a2fc:	fb01 f004 	mul.w	r0, r1, r4
 800a300:	4428      	add	r0, r5
 800a302:	fba1 3403 	umull	r3, r4, r1, r3
 800a306:	1902      	adds	r2, r0, r4
 800a308:	4614      	mov	r4, r2
 800a30a:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
 800a30e:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	var2 = var2 + (((int64_t)bmp_trim.dig_P4)<<35);
 800a312:	f9b7 30a4 	ldrsh.w	r3, [r7, #164]	; 0xa4
 800a316:	b21b      	sxth	r3, r3
 800a318:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a31c:	00db      	lsls	r3, r3, #3
 800a31e:	60fb      	str	r3, [r7, #12]
 800a320:	2300      	movs	r3, #0
 800a322:	60bb      	str	r3, [r7, #8]
 800a324:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 800a328:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800a32c:	18c9      	adds	r1, r1, r3
 800a32e:	eb42 0204 	adc.w	r2, r2, r4
 800a332:	460b      	mov	r3, r1
 800a334:	4614      	mov	r4, r2
 800a336:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	var1 = ((var1 * var1 * (int64_t)bmp_trim.dig_P3)>>8) + ((var1 * (int64_t)bmp_trim.dig_P2)<<12);
 800a33a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800a33c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a33e:	fb03 f302 	mul.w	r3, r3, r2
 800a342:	4619      	mov	r1, r3
 800a344:	ea4f 72e1 	mov.w	r2, r1, asr #31
 800a348:	f9b7 30a2 	ldrsh.w	r3, [r7, #162]	; 0xa2
 800a34c:	b21b      	sxth	r3, r3
 800a34e:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a352:	fb03 f502 	mul.w	r5, r3, r2
 800a356:	fb01 f004 	mul.w	r0, r1, r4
 800a35a:	4428      	add	r0, r5
 800a35c:	fba1 3403 	umull	r3, r4, r1, r3
 800a360:	1902      	adds	r2, r0, r4
 800a362:	4614      	mov	r4, r2
 800a364:	ea4f 2813 	mov.w	r8, r3, lsr #8
 800a368:	ea48 6804 	orr.w	r8, r8, r4, lsl #24
 800a36c:	ea4f 2924 	mov.w	r9, r4, asr #8
 800a370:	4641      	mov	r1, r8
 800a372:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	; 0xa0
 800a376:	461a      	mov	r2, r3
 800a378:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a37a:	fb03 f302 	mul.w	r3, r3, r2
 800a37e:	031b      	lsls	r3, r3, #12
 800a380:	440b      	add	r3, r1
 800a382:	677b      	str	r3, [r7, #116]	; 0x74
	var1 = (((((int64_t)1)<<47)+var1))*((int64_t)bmp_trim.dig_P1)>>33;
 800a384:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a386:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a38a:	1c19      	adds	r1, r3, #0
 800a38c:	f544 4200 	adc.w	r2, r4, #32768	; 0x8000
 800a390:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 800a394:	b29b      	uxth	r3, r3
 800a396:	f04f 0400 	mov.w	r4, #0
 800a39a:	fb03 f502 	mul.w	r5, r3, r2
 800a39e:	fb01 f004 	mul.w	r0, r1, r4
 800a3a2:	4428      	add	r0, r5
 800a3a4:	fba1 3403 	umull	r3, r4, r1, r3
 800a3a8:	1902      	adds	r2, r0, r4
 800a3aa:	4614      	mov	r4, r2
 800a3ac:	1062      	asrs	r2, r4, #1
 800a3ae:	603a      	str	r2, [r7, #0]
 800a3b0:	17e3      	asrs	r3, r4, #31
 800a3b2:	607b      	str	r3, [r7, #4]
 800a3b4:	683b      	ldr	r3, [r7, #0]
 800a3b6:	677b      	str	r3, [r7, #116]	; 0x74
	//check for divide by 0 error
	if(var1 == 0)return 0;
 800a3b8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d101      	bne.n	800a3c2 <BMP280_Compensate_Pressure+0x100>
 800a3be:	2300      	movs	r3, #0
 800a3c0:	e0d9      	b.n	800a576 <BMP280_Compensate_Pressure+0x2b4>
	int64_t P = 1048576 - (int32_t)P_val;
 800a3c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a3c4:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 800a3c8:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a3cc:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
	P = (((P<<31)-var2)*3125)/var1;
 800a3d0:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 800a3d4:	07e2      	lsls	r2, r4, #31
 800a3d6:	657a      	str	r2, [r7, #84]	; 0x54
 800a3d8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a3da:	ea42 0253 	orr.w	r2, r2, r3, lsr #1
 800a3de:	657a      	str	r2, [r7, #84]	; 0x54
 800a3e0:	07db      	lsls	r3, r3, #31
 800a3e2:	653b      	str	r3, [r7, #80]	; 0x50
 800a3e4:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 800a3e8:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800a3ec:	1ac9      	subs	r1, r1, r3
 800a3ee:	eb62 0204 	sbc.w	r2, r2, r4
 800a3f2:	460b      	mov	r3, r1
 800a3f4:	4614      	mov	r4, r2
 800a3f6:	18db      	adds	r3, r3, r3
 800a3f8:	eb44 0404 	adc.w	r4, r4, r4
 800a3fc:	185b      	adds	r3, r3, r1
 800a3fe:	eb44 0402 	adc.w	r4, r4, r2
 800a402:	01a0      	lsls	r0, r4, #6
 800a404:	62f8      	str	r0, [r7, #44]	; 0x2c
 800a406:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a408:	ea40 6093 	orr.w	r0, r0, r3, lsr #26
 800a40c:	62f8      	str	r0, [r7, #44]	; 0x2c
 800a40e:	0198      	lsls	r0, r3, #6
 800a410:	62b8      	str	r0, [r7, #40]	; 0x28
 800a412:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 800a416:	eb18 0803 	adds.w	r8, r8, r3
 800a41a:	eb49 0904 	adc.w	r9, r9, r4
 800a41e:	4643      	mov	r3, r8
 800a420:	464c      	mov	r4, r9
 800a422:	00a0      	lsls	r0, r4, #2
 800a424:	6278      	str	r0, [r7, #36]	; 0x24
 800a426:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a428:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
 800a42c:	6278      	str	r0, [r7, #36]	; 0x24
 800a42e:	009b      	lsls	r3, r3, #2
 800a430:	623b      	str	r3, [r7, #32]
 800a432:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800a436:	185b      	adds	r3, r3, r1
 800a438:	eb44 0402 	adc.w	r4, r4, r2
 800a43c:	00a0      	lsls	r0, r4, #2
 800a43e:	61f8      	str	r0, [r7, #28]
 800a440:	69f8      	ldr	r0, [r7, #28]
 800a442:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
 800a446:	61f8      	str	r0, [r7, #28]
 800a448:	009b      	lsls	r3, r3, #2
 800a44a:	61bb      	str	r3, [r7, #24]
 800a44c:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800a450:	eb13 0801 	adds.w	r8, r3, r1
 800a454:	eb44 0902 	adc.w	r9, r4, r2
 800a458:	4640      	mov	r0, r8
 800a45a:	4649      	mov	r1, r9
 800a45c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a45e:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a462:	461a      	mov	r2, r3
 800a464:	4623      	mov	r3, r4
 800a466:	f7f6 fe9f 	bl	80011a8 <__aeabi_ldivmod>
 800a46a:	4603      	mov	r3, r0
 800a46c:	460c      	mov	r4, r1
 800a46e:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
	var1 = (((int64_t)(bmp_trim.dig_P9)) * (P>>13) * (P>>13)) >> 25;
 800a472:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	; 0xae
 800a476:	b218      	sxth	r0, r3
 800a478:	ea4f 71e0 	mov.w	r1, r0, asr #31
 800a47c:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 800a480:	0b5a      	lsrs	r2, r3, #13
 800a482:	64ba      	str	r2, [r7, #72]	; 0x48
 800a484:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a486:	ea42 42c4 	orr.w	r2, r2, r4, lsl #19
 800a48a:	64ba      	str	r2, [r7, #72]	; 0x48
 800a48c:	1363      	asrs	r3, r4, #13
 800a48e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a490:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 800a494:	4623      	mov	r3, r4
 800a496:	fb03 f201 	mul.w	r2, r3, r1
 800a49a:	462b      	mov	r3, r5
 800a49c:	fb00 f303 	mul.w	r3, r0, r3
 800a4a0:	441a      	add	r2, r3
 800a4a2:	4623      	mov	r3, r4
 800a4a4:	fba0 3403 	umull	r3, r4, r0, r3
 800a4a8:	4422      	add	r2, r4
 800a4aa:	4614      	mov	r4, r2
 800a4ac:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 800a4b0:	ea4f 3a51 	mov.w	sl, r1, lsr #13
 800a4b4:	ea4a 4ac2 	orr.w	sl, sl, r2, lsl #19
 800a4b8:	ea4f 3b62 	mov.w	fp, r2, asr #13
 800a4bc:	fb0a f104 	mul.w	r1, sl, r4
 800a4c0:	fb03 f20b 	mul.w	r2, r3, fp
 800a4c4:	440a      	add	r2, r1
 800a4c6:	fba3 340a 	umull	r3, r4, r3, sl
 800a4ca:	4422      	add	r2, r4
 800a4cc:	4614      	mov	r4, r2
 800a4ce:	0e5a      	lsrs	r2, r3, #25
 800a4d0:	643a      	str	r2, [r7, #64]	; 0x40
 800a4d2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a4d4:	ea42 12c4 	orr.w	r2, r2, r4, lsl #7
 800a4d8:	643a      	str	r2, [r7, #64]	; 0x40
 800a4da:	1663      	asrs	r3, r4, #25
 800a4dc:	647b      	str	r3, [r7, #68]	; 0x44
 800a4de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a4e0:	677b      	str	r3, [r7, #116]	; 0x74
	var2 = (((int64_t)(bmp_trim.dig_P8)) * P) >> 19;
 800a4e2:	f9b7 30ac 	ldrsh.w	r3, [r7, #172]	; 0xac
 800a4e6:	b21b      	sxth	r3, r3
 800a4e8:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a4ec:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a4ee:	fb04 f102 	mul.w	r1, r4, r2
 800a4f2:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a4f4:	fb03 f202 	mul.w	r2, r3, r2
 800a4f8:	440a      	add	r2, r1
 800a4fa:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800a4fc:	fba1 3403 	umull	r3, r4, r1, r3
 800a500:	4422      	add	r2, r4
 800a502:	4614      	mov	r4, r2
 800a504:	0cda      	lsrs	r2, r3, #19
 800a506:	613a      	str	r2, [r7, #16]
 800a508:	693a      	ldr	r2, [r7, #16]
 800a50a:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 800a50e:	613a      	str	r2, [r7, #16]
 800a510:	14e3      	asrs	r3, r4, #19
 800a512:	617b      	str	r3, [r7, #20]
 800a514:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800a518:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	P = ((P + var1 + var2) >> 8) + (((int64_t)(bmp_trim.dig_P7))<<4);
 800a51c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a51e:	4619      	mov	r1, r3
 800a520:	ea4f 72e1 	mov.w	r2, r1, asr #31
 800a524:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 800a528:	18c9      	adds	r1, r1, r3
 800a52a:	eb42 0204 	adc.w	r2, r2, r4
 800a52e:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 800a532:	185b      	adds	r3, r3, r1
 800a534:	eb44 0402 	adc.w	r4, r4, r2
 800a538:	0a1a      	lsrs	r2, r3, #8
 800a53a:	63ba      	str	r2, [r7, #56]	; 0x38
 800a53c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a53e:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
 800a542:	63ba      	str	r2, [r7, #56]	; 0x38
 800a544:	1223      	asrs	r3, r4, #8
 800a546:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a548:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	; 0xaa
 800a54c:	b21b      	sxth	r3, r3
 800a54e:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a552:	0122      	lsls	r2, r4, #4
 800a554:	637a      	str	r2, [r7, #52]	; 0x34
 800a556:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a558:	ea42 7213 	orr.w	r2, r2, r3, lsr #28
 800a55c:	637a      	str	r2, [r7, #52]	; 0x34
 800a55e:	011b      	lsls	r3, r3, #4
 800a560:	633b      	str	r3, [r7, #48]	; 0x30
 800a562:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 800a566:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800a56a:	185b      	adds	r3, r3, r1
 800a56c:	eb44 0402 	adc.w	r4, r4, r2
 800a570:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
	return (uint32_t)P;
 800a574:	6e3b      	ldr	r3, [r7, #96]	; 0x60
}
 800a576:	4618      	mov	r0, r3
 800a578:	3778      	adds	r7, #120	; 0x78
 800a57a:	46bd      	mov	sp, r7
 800a57c:	e8bd 4fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a580:	b002      	add	sp, #8
 800a582:	4770      	bx	lr

0800a584 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval HAL_StatusTypeDef
  */
static HAL_StatusTypeDef MX_TIM2_Init(void)
{
 800a584:	b580      	push	{r7, lr}
 800a586:	b098      	sub	sp, #96	; 0x60
 800a588:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */
	//check instance first
  /* USER CODE END TIM2_Init 0 */
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a58a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800a58e:	2200      	movs	r2, #0
 800a590:	601a      	str	r2, [r3, #0]
 800a592:	605a      	str	r2, [r3, #4]
 800a594:	609a      	str	r2, [r3, #8]
 800a596:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800a598:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800a59c:	2200      	movs	r2, #0
 800a59e:	601a      	str	r2, [r3, #0]
 800a5a0:	605a      	str	r2, [r3, #4]
 800a5a2:	609a      	str	r2, [r3, #8]
 800a5a4:	60da      	str	r2, [r3, #12]
 800a5a6:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a5a8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a5ac:	2200      	movs	r2, #0
 800a5ae:	601a      	str	r2, [r3, #0]
 800a5b0:	605a      	str	r2, [r3, #4]
 800a5b2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800a5b4:	f107 0314 	add.w	r3, r7, #20
 800a5b8:	2200      	movs	r2, #0
 800a5ba:	601a      	str	r2, [r3, #0]
 800a5bc:	605a      	str	r2, [r3, #4]
 800a5be:	609a      	str	r2, [r3, #8]
 800a5c0:	60da      	str	r2, [r3, #12]
 800a5c2:	611a      	str	r2, [r3, #16]
 800a5c4:	615a      	str	r2, [r3, #20]
 800a5c6:	619a      	str	r2, [r3, #24]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800a5c8:	1d3b      	adds	r3, r7, #4
 800a5ca:	2200      	movs	r2, #0
 800a5cc:	601a      	str	r2, [r3, #0]
 800a5ce:	605a      	str	r2, [r3, #4]
 800a5d0:	609a      	str	r2, [r3, #8]
 800a5d2:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800a5d4:	4b46      	ldr	r3, [pc, #280]	; (800a6f0 <MX_TIM2_Init+0x16c>)
 800a5d6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800a5da:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 800a5dc:	4b44      	ldr	r3, [pc, #272]	; (800a6f0 <MX_TIM2_Init+0x16c>)
 800a5de:	2201      	movs	r2, #1
 800a5e0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a5e2:	4b43      	ldr	r3, [pc, #268]	; (800a6f0 <MX_TIM2_Init+0x16c>)
 800a5e4:	2200      	movs	r2, #0
 800a5e6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65536;
 800a5e8:	4b41      	ldr	r3, [pc, #260]	; (800a6f0 <MX_TIM2_Init+0x16c>)
 800a5ea:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800a5ee:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a5f0:	4b3f      	ldr	r3, [pc, #252]	; (800a6f0 <MX_TIM2_Init+0x16c>)
 800a5f2:	2200      	movs	r2, #0
 800a5f4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a5f6:	4b3e      	ldr	r3, [pc, #248]	; (800a6f0 <MX_TIM2_Init+0x16c>)
 800a5f8:	2200      	movs	r2, #0
 800a5fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800a5fc:	483c      	ldr	r0, [pc, #240]	; (800a6f0 <MX_TIM2_Init+0x16c>)
 800a5fe:	f7fb fe5c 	bl	80062ba <HAL_TIM_Base_Init>
 800a602:	4603      	mov	r3, r0
 800a604:	2b00      	cmp	r3, #0
 800a606:	d001      	beq.n	800a60c <MX_TIM2_Init+0x88>
  {
	  return HAL_ERROR;
 800a608:	2301      	movs	r3, #1
 800a60a:	e06d      	b.n	800a6e8 <MX_TIM2_Init+0x164>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a60c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a610:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800a612:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800a616:	4619      	mov	r1, r3
 800a618:	4835      	ldr	r0, [pc, #212]	; (800a6f0 <MX_TIM2_Init+0x16c>)
 800a61a:	f7fc fb17 	bl	8006c4c <HAL_TIM_ConfigClockSource>
 800a61e:	4603      	mov	r3, r0
 800a620:	2b00      	cmp	r3, #0
 800a622:	d001      	beq.n	800a628 <MX_TIM2_Init+0xa4>
  {
   return HAL_ERROR;
 800a624:	2301      	movs	r3, #1
 800a626:	e05f      	b.n	800a6e8 <MX_TIM2_Init+0x164>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 800a628:	4831      	ldr	r0, [pc, #196]	; (800a6f0 <MX_TIM2_Init+0x16c>)
 800a62a:	f7fb ff1f 	bl	800646c <HAL_TIM_OC_Init>
 800a62e:	4603      	mov	r3, r0
 800a630:	2b00      	cmp	r3, #0
 800a632:	d001      	beq.n	800a638 <MX_TIM2_Init+0xb4>
  {
   return HAL_ERROR;
 800a634:	2301      	movs	r3, #1
 800a636:	e057      	b.n	800a6e8 <MX_TIM2_Init+0x164>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800a638:	482d      	ldr	r0, [pc, #180]	; (800a6f0 <MX_TIM2_Init+0x16c>)
 800a63a:	f7fc f899 	bl	8006770 <HAL_TIM_IC_Init>
 800a63e:	4603      	mov	r3, r0
 800a640:	2b00      	cmp	r3, #0
 800a642:	d001      	beq.n	800a648 <MX_TIM2_Init+0xc4>
  {
   return HAL_ERROR;
 800a644:	2301      	movs	r3, #1
 800a646:	e04f      	b.n	800a6e8 <MX_TIM2_Init+0x164>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 800a648:	2304      	movs	r3, #4
 800a64a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 800a64c:	2360      	movs	r3, #96	; 0x60
 800a64e:	643b      	str	r3, [r7, #64]	; 0x40
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800a650:	2300      	movs	r3, #0
 800a652:	647b      	str	r3, [r7, #68]	; 0x44
  sSlaveConfig.TriggerFilter = 0;
 800a654:	2300      	movs	r3, #0
 800a656:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_TIM_SlaveConfigSynchronization(&htim2, &sSlaveConfig) != HAL_OK)
 800a658:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800a65c:	4619      	mov	r1, r3
 800a65e:	4824      	ldr	r0, [pc, #144]	; (800a6f0 <MX_TIM2_Init+0x16c>)
 800a660:	f7fc fbad 	bl	8006dbe <HAL_TIM_SlaveConfigSynchro>
 800a664:	4603      	mov	r3, r0
 800a666:	2b00      	cmp	r3, #0
 800a668:	d001      	beq.n	800a66e <MX_TIM2_Init+0xea>
  {
   return HAL_ERROR;
 800a66a:	2301      	movs	r3, #1
 800a66c:	e03c      	b.n	800a6e8 <MX_TIM2_Init+0x164>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a66e:	2300      	movs	r3, #0
 800a670:	633b      	str	r3, [r7, #48]	; 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a672:	2300      	movs	r3, #0
 800a674:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800a676:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a67a:	4619      	mov	r1, r3
 800a67c:	481c      	ldr	r0, [pc, #112]	; (800a6f0 <MX_TIM2_Init+0x16c>)
 800a67e:	f7fd f9d7 	bl	8007a30 <HAL_TIMEx_MasterConfigSynchronization>
 800a682:	4603      	mov	r3, r0
 800a684:	2b00      	cmp	r3, #0
 800a686:	d001      	beq.n	800a68c <MX_TIM2_Init+0x108>
  {
   return HAL_ERROR;
 800a688:	2301      	movs	r3, #1
 800a68a:	e02d      	b.n	800a6e8 <MX_TIM2_Init+0x164>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800a68c:	2300      	movs	r3, #0
 800a68e:	617b      	str	r3, [r7, #20]
  sConfigOC.Pulse = CCR1_VAL;
 800a690:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 800a694:	61bb      	str	r3, [r7, #24]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800a696:	2302      	movs	r3, #2
 800a698:	61fb      	str	r3, [r7, #28]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a69a:	2300      	movs	r3, #0
 800a69c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800a69e:	f107 0314 	add.w	r3, r7, #20
 800a6a2:	2200      	movs	r2, #0
 800a6a4:	4619      	mov	r1, r3
 800a6a6:	4812      	ldr	r0, [pc, #72]	; (800a6f0 <MX_TIM2_Init+0x16c>)
 800a6a8:	f7fc f9b6 	bl	8006a18 <HAL_TIM_OC_ConfigChannel>
 800a6ac:	4603      	mov	r3, r0
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d001      	beq.n	800a6b6 <MX_TIM2_Init+0x132>
  {
   return HAL_ERROR;
 800a6b2:	2301      	movs	r3, #1
 800a6b4:	e018      	b.n	800a6e8 <MX_TIM2_Init+0x164>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800a6b6:	2300      	movs	r3, #0
 800a6b8:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800a6ba:	2301      	movs	r3, #1
 800a6bc:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800a6be:	2300      	movs	r3, #0
 800a6c0:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800a6c2:	2300      	movs	r3, #0
 800a6c4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800a6c6:	1d3b      	adds	r3, r7, #4
 800a6c8:	2204      	movs	r2, #4
 800a6ca:	4619      	mov	r1, r3
 800a6cc:	4808      	ldr	r0, [pc, #32]	; (800a6f0 <MX_TIM2_Init+0x16c>)
 800a6ce:	f7fc fa21 	bl	8006b14 <HAL_TIM_IC_ConfigChannel>
 800a6d2:	4603      	mov	r3, r0
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d001      	beq.n	800a6dc <MX_TIM2_Init+0x158>
  {
   return HAL_ERROR;
 800a6d8:	2301      	movs	r3, #1
 800a6da:	e005      	b.n	800a6e8 <MX_TIM2_Init+0x164>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  __HAL_TIM_CLEAR_IT(&htim2,TIM_IT_UPDATE);
 800a6dc:	4b04      	ldr	r3, [pc, #16]	; (800a6f0 <MX_TIM2_Init+0x16c>)
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	f06f 0201 	mvn.w	r2, #1
 800a6e4:	611a      	str	r2, [r3, #16]
  /* USER CODE END TIM2_Init 2 */
  return HAL_OK;
 800a6e6:	2300      	movs	r3, #0
}
 800a6e8:	4618      	mov	r0, r3
 800a6ea:	3760      	adds	r7, #96	; 0x60
 800a6ec:	46bd      	mov	sp, r7
 800a6ee:	bd80      	pop	{r7, pc}
 800a6f0:	200013c8 	.word	0x200013c8

0800a6f4 <MX_UART4_Init>:
  * @param None
  * @retval HAL_StatusTypeDef
  */

HAL_StatusTypeDef MX_UART4_Init(void)
{
 800a6f4:	b580      	push	{r7, lr}
 800a6f6:	af00      	add	r7, sp, #0

  huart4.Instance = UART4;
 800a6f8:	4b14      	ldr	r3, [pc, #80]	; (800a74c <MX_UART4_Init+0x58>)
 800a6fa:	4a15      	ldr	r2, [pc, #84]	; (800a750 <MX_UART4_Init+0x5c>)
 800a6fc:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = UART_BAUD_INIT;
 800a6fe:	4b13      	ldr	r3, [pc, #76]	; (800a74c <MX_UART4_Init+0x58>)
 800a700:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800a704:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800a706:	4b11      	ldr	r3, [pc, #68]	; (800a74c <MX_UART4_Init+0x58>)
 800a708:	2200      	movs	r2, #0
 800a70a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800a70c:	4b0f      	ldr	r3, [pc, #60]	; (800a74c <MX_UART4_Init+0x58>)
 800a70e:	2200      	movs	r2, #0
 800a710:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800a712:	4b0e      	ldr	r3, [pc, #56]	; (800a74c <MX_UART4_Init+0x58>)
 800a714:	2200      	movs	r2, #0
 800a716:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800a718:	4b0c      	ldr	r3, [pc, #48]	; (800a74c <MX_UART4_Init+0x58>)
 800a71a:	220c      	movs	r2, #12
 800a71c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a71e:	4b0b      	ldr	r3, [pc, #44]	; (800a74c <MX_UART4_Init+0x58>)
 800a720:	2200      	movs	r2, #0
 800a722:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800a724:	4b09      	ldr	r3, [pc, #36]	; (800a74c <MX_UART4_Init+0x58>)
 800a726:	2200      	movs	r2, #0
 800a728:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a72a:	4b08      	ldr	r3, [pc, #32]	; (800a74c <MX_UART4_Init+0x58>)
 800a72c:	2200      	movs	r2, #0
 800a72e:	621a      	str	r2, [r3, #32]

  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800a730:	4b06      	ldr	r3, [pc, #24]	; (800a74c <MX_UART4_Init+0x58>)
 800a732:	2200      	movs	r2, #0
 800a734:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800a736:	4805      	ldr	r0, [pc, #20]	; (800a74c <MX_UART4_Init+0x58>)
 800a738:	f7fd fa6f 	bl	8007c1a <HAL_UART_Init>
 800a73c:	4603      	mov	r3, r0
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d001      	beq.n	800a746 <MX_UART4_Init+0x52>
  {
   return HAL_ERROR;
 800a742:	2301      	movs	r3, #1
 800a744:	e000      	b.n	800a748 <MX_UART4_Init+0x54>
  }

  return HAL_OK;
 800a746:	2300      	movs	r3, #0
}
 800a748:	4618      	mov	r0, r3
 800a74a:	bd80      	pop	{r7, pc}
 800a74c:	20001348 	.word	0x20001348
 800a750:	40004c00 	.word	0x40004c00

0800a754 <MX_DMA_Init>:
  *@pram None
  *@retval HAL_StatusTypeDef
  */

static HAL_StatusTypeDef MX_DMA_Init(void)
{
 800a754:	b580      	push	{r7, lr}
 800a756:	b082      	sub	sp, #8
 800a758:	af00      	add	r7, sp, #0
	 * This piece of code is designed to completely reset the peripheral registers
	 * if an unwanted reset causes the DMA to keep the previous register settings and
	 * state. This causes unwanted interrupts in the program that are a nightmare to clear
	 */
	//for DMA RX channel
	if(DMA2_Channel5->CCR != 0)
 800a75a:	4b44      	ldr	r3, [pc, #272]	; (800a86c <MX_DMA_Init+0x118>)
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d00d      	beq.n	800a77e <MX_DMA_Init+0x2a>
 	{
 		  //clear channel to reset state
 		  hdma_uart4_rx.Instance = DMA2_Channel5;
 800a762:	4b43      	ldr	r3, [pc, #268]	; (800a870 <MX_DMA_Init+0x11c>)
 800a764:	4a41      	ldr	r2, [pc, #260]	; (800a86c <MX_DMA_Init+0x118>)
 800a766:	601a      	str	r2, [r3, #0]
 		  hdma_uart4_rx.DmaBaseAddress->ISR = DMA2->ISR;
 800a768:	4b41      	ldr	r3, [pc, #260]	; (800a870 <MX_DMA_Init+0x11c>)
 800a76a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a76c:	4a41      	ldr	r2, [pc, #260]	; (800a874 <MX_DMA_Init+0x120>)
 800a76e:	6812      	ldr	r2, [r2, #0]
 800a770:	601a      	str	r2, [r3, #0]
 		  hdma_uart4_rx.ChannelIndex = 5;
 800a772:	4b3f      	ldr	r3, [pc, #252]	; (800a870 <MX_DMA_Init+0x11c>)
 800a774:	2205      	movs	r2, #5
 800a776:	645a      	str	r2, [r3, #68]	; 0x44
 		  HAL_DMA_DeInit(&hdma_uart4_rx);
 800a778:	483d      	ldr	r0, [pc, #244]	; (800a870 <MX_DMA_Init+0x11c>)
 800a77a:	f7f7 f9cb 	bl	8001b14 <HAL_DMA_DeInit>
 	  }
	//for DMA TX channel
	if(DMA2_Channel3->CCR != 0)
 800a77e:	4b3e      	ldr	r3, [pc, #248]	; (800a878 <MX_DMA_Init+0x124>)
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	2b00      	cmp	r3, #0
 800a784:	d00d      	beq.n	800a7a2 <MX_DMA_Init+0x4e>
	{
		hdma_uart4_tx.Instance = DMA2_Channel3;
 800a786:	4b3d      	ldr	r3, [pc, #244]	; (800a87c <MX_DMA_Init+0x128>)
 800a788:	4a3b      	ldr	r2, [pc, #236]	; (800a878 <MX_DMA_Init+0x124>)
 800a78a:	601a      	str	r2, [r3, #0]
		hdma_uart4_tx.DmaBaseAddress->ISR = DMA2->ISR;
 800a78c:	4b3b      	ldr	r3, [pc, #236]	; (800a87c <MX_DMA_Init+0x128>)
 800a78e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a790:	4a38      	ldr	r2, [pc, #224]	; (800a874 <MX_DMA_Init+0x120>)
 800a792:	6812      	ldr	r2, [r2, #0]
 800a794:	601a      	str	r2, [r3, #0]
		hdma_uart4_tx.ChannelIndex = 3;
 800a796:	4b39      	ldr	r3, [pc, #228]	; (800a87c <MX_DMA_Init+0x128>)
 800a798:	2203      	movs	r2, #3
 800a79a:	645a      	str	r2, [r3, #68]	; 0x44
		HAL_DMA_DeInit(&hdma_uart4_tx);
 800a79c:	4837      	ldr	r0, [pc, #220]	; (800a87c <MX_DMA_Init+0x128>)
 800a79e:	f7f7 f9b9 	bl	8001b14 <HAL_DMA_DeInit>
	}
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800a7a2:	4a37      	ldr	r2, [pc, #220]	; (800a880 <MX_DMA_Init+0x12c>)
 800a7a4:	4b36      	ldr	r3, [pc, #216]	; (800a880 <MX_DMA_Init+0x12c>)
 800a7a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a7a8:	f043 0302 	orr.w	r3, r3, #2
 800a7ac:	6493      	str	r3, [r2, #72]	; 0x48
 800a7ae:	4b34      	ldr	r3, [pc, #208]	; (800a880 <MX_DMA_Init+0x12c>)
 800a7b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a7b2:	f003 0302 	and.w	r3, r3, #2
 800a7b6:	607b      	str	r3, [r7, #4]
 800a7b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800a7ba:	4a31      	ldr	r2, [pc, #196]	; (800a880 <MX_DMA_Init+0x12c>)
 800a7bc:	4b30      	ldr	r3, [pc, #192]	; (800a880 <MX_DMA_Init+0x12c>)
 800a7be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a7c0:	f043 0301 	orr.w	r3, r3, #1
 800a7c4:	6493      	str	r3, [r2, #72]	; 0x48
 800a7c6:	4b2e      	ldr	r3, [pc, #184]	; (800a880 <MX_DMA_Init+0x12c>)
 800a7c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a7ca:	f003 0301 	and.w	r3, r3, #1
 800a7ce:	603b      	str	r3, [r7, #0]
 800a7d0:	683b      	ldr	r3, [r7, #0]

  /* Configure DMA request hdma_memtomem_dma1_channel1 on DMA1_Channel1 */
  hdma_memtomem_dma1_channel1.Instance = DMA1_Channel1;
 800a7d2:	4b2c      	ldr	r3, [pc, #176]	; (800a884 <MX_DMA_Init+0x130>)
 800a7d4:	4a2c      	ldr	r2, [pc, #176]	; (800a888 <MX_DMA_Init+0x134>)
 800a7d6:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma1_channel1.Init.Request = DMA_REQUEST_0;
 800a7d8:	4b2a      	ldr	r3, [pc, #168]	; (800a884 <MX_DMA_Init+0x130>)
 800a7da:	2200      	movs	r2, #0
 800a7dc:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma1_channel1.Init.Direction = DMA_MEMORY_TO_MEMORY;
 800a7de:	4b29      	ldr	r3, [pc, #164]	; (800a884 <MX_DMA_Init+0x130>)
 800a7e0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a7e4:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma1_channel1.Init.PeriphInc = DMA_PINC_ENABLE;
 800a7e6:	4b27      	ldr	r3, [pc, #156]	; (800a884 <MX_DMA_Init+0x130>)
 800a7e8:	2240      	movs	r2, #64	; 0x40
 800a7ea:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma1_channel1.Init.MemInc = DMA_MINC_ENABLE;
 800a7ec:	4b25      	ldr	r3, [pc, #148]	; (800a884 <MX_DMA_Init+0x130>)
 800a7ee:	2280      	movs	r2, #128	; 0x80
 800a7f0:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma1_channel1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800a7f2:	4b24      	ldr	r3, [pc, #144]	; (800a884 <MX_DMA_Init+0x130>)
 800a7f4:	2200      	movs	r2, #0
 800a7f6:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma1_channel1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800a7f8:	4b22      	ldr	r3, [pc, #136]	; (800a884 <MX_DMA_Init+0x130>)
 800a7fa:	2200      	movs	r2, #0
 800a7fc:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma1_channel1.Init.Mode = DMA_NORMAL;
 800a7fe:	4b21      	ldr	r3, [pc, #132]	; (800a884 <MX_DMA_Init+0x130>)
 800a800:	2200      	movs	r2, #0
 800a802:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma1_channel1.Init.Priority = DMA_PRIORITY_LOW;
 800a804:	4b1f      	ldr	r3, [pc, #124]	; (800a884 <MX_DMA_Init+0x130>)
 800a806:	2200      	movs	r2, #0
 800a808:	621a      	str	r2, [r3, #32]
  if (HAL_DMA_Init(&hdma_memtomem_dma1_channel1) != HAL_OK)
 800a80a:	481e      	ldr	r0, [pc, #120]	; (800a884 <MX_DMA_Init+0x130>)
 800a80c:	f7f7 f8ca 	bl	80019a4 <HAL_DMA_Init>
 800a810:	4603      	mov	r3, r0
 800a812:	2b00      	cmp	r3, #0
 800a814:	d001      	beq.n	800a81a <MX_DMA_Init+0xc6>
  {
    return HAL_ERROR;
 800a816:	2301      	movs	r3, #1
 800a818:	e024      	b.n	800a864 <MX_DMA_Init+0x110>
  }

  /* DMA interrupt init */
  CLEAR_REG(hdma_uart4_rx.DmaBaseAddress->ISR);
 800a81a:	4b15      	ldr	r3, [pc, #84]	; (800a870 <MX_DMA_Init+0x11c>)
 800a81c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a81e:	2200      	movs	r2, #0
 800a820:	601a      	str	r2, [r3, #0]
  CLEAR_REG(hdma_uart4_tx.DmaBaseAddress->ISR);
 800a822:	4b16      	ldr	r3, [pc, #88]	; (800a87c <MX_DMA_Init+0x128>)
 800a824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a826:	2200      	movs	r2, #0
 800a828:	601a      	str	r2, [r3, #0]
  CLEAR_REG(hdma_memtomem_dma1_channel1.DmaBaseAddress->ISR);
 800a82a:	4b16      	ldr	r3, [pc, #88]	; (800a884 <MX_DMA_Init+0x130>)
 800a82c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a82e:	2200      	movs	r2, #0
 800a830:	601a      	str	r2, [r3, #0]

  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800a832:	2200      	movs	r2, #0
 800a834:	2100      	movs	r1, #0
 800a836:	200b      	movs	r0, #11
 800a838:	f7f7 f85b 	bl	80018f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800a83c:	200b      	movs	r0, #11
 800a83e:	f7f7 f874 	bl	800192a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 800a842:	2200      	movs	r2, #0
 800a844:	2100      	movs	r1, #0
 800a846:	203a      	movs	r0, #58	; 0x3a
 800a848:	f7f7 f853 	bl	80018f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 800a84c:	203a      	movs	r0, #58	; 0x3a
 800a84e:	f7f7 f86c 	bl	800192a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 800a852:	2200      	movs	r2, #0
 800a854:	2100      	movs	r1, #0
 800a856:	203c      	movs	r0, #60	; 0x3c
 800a858:	f7f7 f84b 	bl	80018f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 800a85c:	203c      	movs	r0, #60	; 0x3c
 800a85e:	f7f7 f864 	bl	800192a <HAL_NVIC_EnableIRQ>
  return HAL_OK;
 800a862:	2300      	movs	r3, #0
}
 800a864:	4618      	mov	r0, r3
 800a866:	3708      	adds	r7, #8
 800a868:	46bd      	mov	sp, r7
 800a86a:	bd80      	pop	{r7, pc}
 800a86c:	40020458 	.word	0x40020458
 800a870:	20000a78 	.word	0x20000a78
 800a874:	40020400 	.word	0x40020400
 800a878:	40020430 	.word	0x40020430
 800a87c:	20001c0c 	.word	0x20001c0c
 800a880:	40021000 	.word	0x40021000
 800a884:	20000afc 	.word	0x20000afc
 800a888:	40020008 	.word	0x40020008

0800a88c <GPS_Log_Begin>:


//======================= 5. Utility Function Definitions ===============================

void GPS_Log_Begin(void)
{
 800a88c:	b580      	push	{r7, lr}
 800a88e:	af00      	add	r7, sp, #0
	//stop and clear any counter thats still running
	htim2.Instance->CR1 &= ~TIM_CR1_CEN;
 800a890:	4b23      	ldr	r3, [pc, #140]	; (800a920 <GPS_Log_Begin+0x94>)
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	4a22      	ldr	r2, [pc, #136]	; (800a920 <GPS_Log_Begin+0x94>)
 800a896:	6812      	ldr	r2, [r2, #0]
 800a898:	6812      	ldr	r2, [r2, #0]
 800a89a:	f022 0201 	bic.w	r2, r2, #1
 800a89e:	601a      	str	r2, [r3, #0]
	htim2.Instance->CNT = 0;
 800a8a0:	4b1f      	ldr	r3, [pc, #124]	; (800a920 <GPS_Log_Begin+0x94>)
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	625a      	str	r2, [r3, #36]	; 0x24
	  __HAL_UART_ENABLE_IT(&huart4,UART_IT_IDLE);
 800a8a8:	4b1e      	ldr	r3, [pc, #120]	; (800a924 <GPS_Log_Begin+0x98>)
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	4a1d      	ldr	r2, [pc, #116]	; (800a924 <GPS_Log_Begin+0x98>)
 800a8ae:	6812      	ldr	r2, [r2, #0]
 800a8b0:	6812      	ldr	r2, [r2, #0]
 800a8b2:	f042 0210 	orr.w	r2, r2, #16
 800a8b6:	601a      	str	r2, [r3, #0]
	  __HAL_DMA_ENABLE_IT(huart4.hdmarx, DMA_IT_TC);
 800a8b8:	4b1a      	ldr	r3, [pc, #104]	; (800a924 <GPS_Log_Begin+0x98>)
 800a8ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	4a19      	ldr	r2, [pc, #100]	; (800a924 <GPS_Log_Begin+0x98>)
 800a8c0:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800a8c2:	6812      	ldr	r2, [r2, #0]
 800a8c4:	6812      	ldr	r2, [r2, #0]
 800a8c6:	f042 0202 	orr.w	r2, r2, #2
 800a8ca:	601a      	str	r2, [r3, #0]
	  if(__HAL_TIM_GET_FLAG(&htim2,TIM_FLAG_CC1) == SET)
 800a8cc:	4b14      	ldr	r3, [pc, #80]	; (800a920 <GPS_Log_Begin+0x94>)
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	691b      	ldr	r3, [r3, #16]
 800a8d2:	f003 0302 	and.w	r3, r3, #2
 800a8d6:	2b02      	cmp	r3, #2
 800a8d8:	d104      	bne.n	800a8e4 <GPS_Log_Begin+0x58>
	  {
	   __HAL_TIM_CLEAR_FLAG(&htim2,TIM_FLAG_CC1);
 800a8da:	4b11      	ldr	r3, [pc, #68]	; (800a920 <GPS_Log_Begin+0x94>)
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	f06f 0202 	mvn.w	r2, #2
 800a8e2:	611a      	str	r2, [r3, #16]
	  }
	  M2M_Txfer_Cplt = 0;
 800a8e4:	4b10      	ldr	r3, [pc, #64]	; (800a928 <GPS_Log_Begin+0x9c>)
 800a8e6:	2200      	movs	r2, #0
 800a8e8:	701a      	strb	r2, [r3, #0]
	  __HAL_TIM_ENABLE_IT(&htim2,TIM_IT_CC1);
 800a8ea:	4b0d      	ldr	r3, [pc, #52]	; (800a920 <GPS_Log_Begin+0x94>)
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	4a0c      	ldr	r2, [pc, #48]	; (800a920 <GPS_Log_Begin+0x94>)
 800a8f0:	6812      	ldr	r2, [r2, #0]
 800a8f2:	68d2      	ldr	r2, [r2, #12]
 800a8f4:	f042 0202 	orr.w	r2, r2, #2
 800a8f8:	60da      	str	r2, [r3, #12]
	  HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_1);
 800a8fa:	2100      	movs	r1, #0
 800a8fc:	4808      	ldr	r0, [pc, #32]	; (800a920 <GPS_Log_Begin+0x94>)
 800a8fe:	f7fb fde9 	bl	80064d4 <HAL_TIM_OC_Start_IT>
	  HAL_TIM_Base_Start_IT(&htim2);
 800a902:	4807      	ldr	r0, [pc, #28]	; (800a920 <GPS_Log_Begin+0x94>)
 800a904:	f7fb fd5e 	bl	80063c4 <HAL_TIM_Base_Start_IT>
	  HAL_UART_Receive_DMA(&huart4,DMA_RX_Buffer,DMA_RX_BUFFER_SIZE);
 800a908:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a90c:	4907      	ldr	r1, [pc, #28]	; (800a92c <GPS_Log_Begin+0xa0>)
 800a90e:	4805      	ldr	r0, [pc, #20]	; (800a924 <GPS_Log_Begin+0x98>)
 800a910:	f7fd fbe2 	bl	80080d8 <HAL_UART_Receive_DMA>
	  log_gps = SET;
 800a914:	4b06      	ldr	r3, [pc, #24]	; (800a930 <GPS_Log_Begin+0xa4>)
 800a916:	2201      	movs	r2, #1
 800a918:	701a      	strb	r2, [r3, #0]
}
 800a91a:	bf00      	nop
 800a91c:	bd80      	pop	{r7, pc}
 800a91e:	bf00      	nop
 800a920:	200013c8 	.word	0x200013c8
 800a924:	20001348 	.word	0x20001348
 800a928:	20000b44 	.word	0x20000b44
 800a92c:	20000b48 	.word	0x20000b48
 800a930:	20002454 	.word	0x20002454

0800a934 <GPS_Log_Stop>:

void GPS_Log_Stop(void)
{
 800a934:	b580      	push	{r7, lr}
 800a936:	af00      	add	r7, sp, #0
	  log_gps = RESET;
 800a938:	4b06      	ldr	r3, [pc, #24]	; (800a954 <GPS_Log_Stop+0x20>)
 800a93a:	2200      	movs	r2, #0
 800a93c:	701a      	strb	r2, [r3, #0]
	  packet_full = 0;
 800a93e:	4b06      	ldr	r3, [pc, #24]	; (800a958 <GPS_Log_Stop+0x24>)
 800a940:	2200      	movs	r2, #0
 800a942:	701a      	strb	r2, [r3, #0]
	  HAL_UART_DMAStop(&huart4);
 800a944:	4805      	ldr	r0, [pc, #20]	; (800a95c <GPS_Log_Stop+0x28>)
 800a946:	f7fd fce3 	bl	8008310 <HAL_UART_DMAStop>
	  HAL_TIM_Base_Stop(&htim2);
 800a94a:	4805      	ldr	r0, [pc, #20]	; (800a960 <GPS_Log_Stop+0x2c>)
 800a94c:	f7fb fd10 	bl	8006370 <HAL_TIM_Base_Stop>

}
 800a950:	bf00      	nop
 800a952:	bd80      	pop	{r7, pc}
 800a954:	20002454 	.word	0x20002454
 800a958:	20000af0 	.word	0x20000af0
 800a95c:	20001348 	.word	0x20001348
 800a960:	200013c8 	.word	0x200013c8

0800a964 <Clear_Buffer>:

void  Clear_Buffer(uint8_t *buffer,uint32_t size)
{
 800a964:	b580      	push	{r7, lr}
 800a966:	b082      	sub	sp, #8
 800a968:	af00      	add	r7, sp, #0
 800a96a:	6078      	str	r0, [r7, #4]
 800a96c:	6039      	str	r1, [r7, #0]
	memset(buffer,0,size);
 800a96e:	683a      	ldr	r2, [r7, #0]
 800a970:	2100      	movs	r1, #0
 800a972:	6878      	ldr	r0, [r7, #4]
 800a974:	f006 f8af 	bl	8010ad6 <memset>
}
 800a978:	bf00      	nop
 800a97a:	3708      	adds	r7, #8
 800a97c:	46bd      	mov	sp, r7
 800a97e:	bd80      	pop	{r7, pc}

0800a980 <is_valid>:

uint8_t is_valid(char* nmeamsg)
{
 800a980:	b580      	push	{r7, lr}
 800a982:	b088      	sub	sp, #32
 800a984:	af00      	add	r7, sp, #0
 800a986:	6078      	str	r0, [r7, #4]
	uint8_t flag = 0;
 800a988:	2300      	movs	r3, #0
 800a98a:	77fb      	strb	r3, [r7, #31]

	char msg[4] = {0};
 800a98c:	2300      	movs	r3, #0
 800a98e:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < 3; ++i)
 800a990:	2300      	movs	r3, #0
 800a992:	61bb      	str	r3, [r7, #24]
 800a994:	e00d      	b.n	800a9b2 <is_valid+0x32>
	{
		msg[i] = *(nmeamsg+2+i);
 800a996:	69bb      	ldr	r3, [r7, #24]
 800a998:	3302      	adds	r3, #2
 800a99a:	687a      	ldr	r2, [r7, #4]
 800a99c:	4413      	add	r3, r2
 800a99e:	7819      	ldrb	r1, [r3, #0]
 800a9a0:	f107 020c 	add.w	r2, r7, #12
 800a9a4:	69bb      	ldr	r3, [r7, #24]
 800a9a6:	4413      	add	r3, r2
 800a9a8:	460a      	mov	r2, r1
 800a9aa:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 3; ++i)
 800a9ac:	69bb      	ldr	r3, [r7, #24]
 800a9ae:	3301      	adds	r3, #1
 800a9b0:	61bb      	str	r3, [r7, #24]
 800a9b2:	69bb      	ldr	r3, [r7, #24]
 800a9b4:	2b02      	cmp	r3, #2
 800a9b6:	ddee      	ble.n	800a996 <is_valid+0x16>
	}
	if((strcmp((char*)msg,"GLL") != 0))
 800a9b8:	f107 030c 	add.w	r3, r7, #12
 800a9bc:	492c      	ldr	r1, [pc, #176]	; (800aa70 <is_valid+0xf0>)
 800a9be:	4618      	mov	r0, r3
 800a9c0:	f7f5 fc06 	bl	80001d0 <strcmp>
 800a9c4:	4603      	mov	r3, r0
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d019      	beq.n	800a9fe <is_valid+0x7e>
	{

		if (strcmp((char*)msg,"ZDA") != 0)
 800a9ca:	f107 030c 	add.w	r3, r7, #12
 800a9ce:	4929      	ldr	r1, [pc, #164]	; (800aa74 <is_valid+0xf4>)
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	f7f5 fbfd 	bl	80001d0 <strcmp>
 800a9d6:	4603      	mov	r3, r0
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d00d      	beq.n	800a9f8 <is_valid+0x78>
		{
			if(strcmp((char*)msg,"GSA") != 0)
 800a9dc:	f107 030c 	add.w	r3, r7, #12
 800a9e0:	4925      	ldr	r1, [pc, #148]	; (800aa78 <is_valid+0xf8>)
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	f7f5 fbf4 	bl	80001d0 <strcmp>
 800a9e8:	4603      	mov	r3, r0
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d001      	beq.n	800a9f2 <is_valid+0x72>
			{
				return -1;
 800a9ee:	23ff      	movs	r3, #255	; 0xff
 800a9f0:	e039      	b.n	800aa66 <is_valid+0xe6>
			}
			else
			{
				flag = 2;
 800a9f2:	2302      	movs	r3, #2
 800a9f4:	77fb      	strb	r3, [r7, #31]
 800a9f6:	e004      	b.n	800aa02 <is_valid+0x82>
			}
		}else
		{
			flag = 3;
 800a9f8:	2303      	movs	r3, #3
 800a9fa:	77fb      	strb	r3, [r7, #31]
 800a9fc:	e001      	b.n	800aa02 <is_valid+0x82>
		}

	}
	else
	{
		flag = 1;
 800a9fe:	2301      	movs	r3, #1
 800aa00:	77fb      	strb	r3, [r7, #31]
	}
	/* check sum */
	uint16_t checksum = 0;
 800aa02:	2300      	movs	r3, #0
 800aa04:	82fb      	strh	r3, [r7, #22]
	while(*nmeamsg != '*')
 800aa06:	e008      	b.n	800aa1a <is_valid+0x9a>
	{
		checksum^= *nmeamsg;
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	781b      	ldrb	r3, [r3, #0]
 800aa0c:	b29a      	uxth	r2, r3
 800aa0e:	8afb      	ldrh	r3, [r7, #22]
 800aa10:	4053      	eors	r3, r2
 800aa12:	82fb      	strh	r3, [r7, #22]
		nmeamsg++;
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	3301      	adds	r3, #1
 800aa18:	607b      	str	r3, [r7, #4]
	while(*nmeamsg != '*')
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	781b      	ldrb	r3, [r3, #0]
 800aa1e:	2b2a      	cmp	r3, #42	; 0x2a
 800aa20:	d1f2      	bne.n	800aa08 <is_valid+0x88>
	}
	uint8_t h = char_to_hex(*(++nmeamsg))*16;
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	3301      	adds	r3, #1
 800aa26:	607b      	str	r3, [r7, #4]
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	781b      	ldrb	r3, [r3, #0]
 800aa2c:	4618      	mov	r0, r3
 800aa2e:	f000 f825 	bl	800aa7c <char_to_hex>
 800aa32:	4603      	mov	r3, r0
 800aa34:	011b      	lsls	r3, r3, #4
 800aa36:	757b      	strb	r3, [r7, #21]
	uint8_t l = char_to_hex(*(++nmeamsg));
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	3301      	adds	r3, #1
 800aa3c:	607b      	str	r3, [r7, #4]
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	781b      	ldrb	r3, [r3, #0]
 800aa42:	4618      	mov	r0, r3
 800aa44:	f000 f81a 	bl	800aa7c <char_to_hex>
 800aa48:	4603      	mov	r3, r0
 800aa4a:	753b      	strb	r3, [r7, #20]
	uint16_t checkbyte= h+l;
 800aa4c:	7d7b      	ldrb	r3, [r7, #21]
 800aa4e:	b29a      	uxth	r2, r3
 800aa50:	7d3b      	ldrb	r3, [r7, #20]
 800aa52:	b29b      	uxth	r3, r3
 800aa54:	4413      	add	r3, r2
 800aa56:	827b      	strh	r3, [r7, #18]

	if(!(checksum == checkbyte))
 800aa58:	8afa      	ldrh	r2, [r7, #22]
 800aa5a:	8a7b      	ldrh	r3, [r7, #18]
 800aa5c:	429a      	cmp	r2, r3
 800aa5e:	d001      	beq.n	800aa64 <is_valid+0xe4>
	{
		return -1;
 800aa60:	23ff      	movs	r3, #255	; 0xff
 800aa62:	e000      	b.n	800aa66 <is_valid+0xe6>
	}

	return flag;
 800aa64:	7ffb      	ldrb	r3, [r7, #31]
}
 800aa66:	4618      	mov	r0, r3
 800aa68:	3720      	adds	r7, #32
 800aa6a:	46bd      	mov	sp, r7
 800aa6c:	bd80      	pop	{r7, pc}
 800aa6e:	bf00      	nop
 800aa70:	08019580 	.word	0x08019580
 800aa74:	08019584 	.word	0x08019584
 800aa78:	08019588 	.word	0x08019588

0800aa7c <char_to_hex>:
/*
 * Flag keeps track of successful coordinate retrievals
 */

uint8_t char_to_hex(char c)
{
 800aa7c:	b480      	push	{r7}
 800aa7e:	b083      	sub	sp, #12
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	4603      	mov	r3, r0
 800aa84:	71fb      	strb	r3, [r7, #7]
	if(c == '\0')
 800aa86:	79fb      	ldrb	r3, [r7, #7]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d101      	bne.n	800aa90 <char_to_hex+0x14>
	{
		return 0;
 800aa8c:	2300      	movs	r3, #0
 800aa8e:	e01e      	b.n	800aace <char_to_hex+0x52>
	}
	if ((c >='0') &&(c <='9'))
 800aa90:	79fb      	ldrb	r3, [r7, #7]
 800aa92:	2b2f      	cmp	r3, #47	; 0x2f
 800aa94:	d906      	bls.n	800aaa4 <char_to_hex+0x28>
 800aa96:	79fb      	ldrb	r3, [r7, #7]
 800aa98:	2b39      	cmp	r3, #57	; 0x39
 800aa9a:	d803      	bhi.n	800aaa4 <char_to_hex+0x28>
	{
		return (uint8_t)c - 48;
 800aa9c:	79fb      	ldrb	r3, [r7, #7]
 800aa9e:	3b30      	subs	r3, #48	; 0x30
 800aaa0:	b2db      	uxtb	r3, r3
 800aaa2:	e014      	b.n	800aace <char_to_hex+0x52>
	}
	if((c >='a') &&(c <='f'))
 800aaa4:	79fb      	ldrb	r3, [r7, #7]
 800aaa6:	2b60      	cmp	r3, #96	; 0x60
 800aaa8:	d906      	bls.n	800aab8 <char_to_hex+0x3c>
 800aaaa:	79fb      	ldrb	r3, [r7, #7]
 800aaac:	2b66      	cmp	r3, #102	; 0x66
 800aaae:	d803      	bhi.n	800aab8 <char_to_hex+0x3c>
	{
		return (uint8_t)c - 87;
 800aab0:	79fb      	ldrb	r3, [r7, #7]
 800aab2:	3b57      	subs	r3, #87	; 0x57
 800aab4:	b2db      	uxtb	r3, r3
 800aab6:	e00a      	b.n	800aace <char_to_hex+0x52>
	}
	if((c >='A') &&(c <='F'))
 800aab8:	79fb      	ldrb	r3, [r7, #7]
 800aaba:	2b40      	cmp	r3, #64	; 0x40
 800aabc:	d906      	bls.n	800aacc <char_to_hex+0x50>
 800aabe:	79fb      	ldrb	r3, [r7, #7]
 800aac0:	2b46      	cmp	r3, #70	; 0x46
 800aac2:	d803      	bhi.n	800aacc <char_to_hex+0x50>
	{
		return (uint8_t)c - 55;
 800aac4:	79fb      	ldrb	r3, [r7, #7]
 800aac6:	3b37      	subs	r3, #55	; 0x37
 800aac8:	b2db      	uxtb	r3, r3
 800aaca:	e000      	b.n	800aace <char_to_hex+0x52>
	}
	return -1; //invalid charachter
 800aacc:	23ff      	movs	r3, #255	; 0xff
}
 800aace:	4618      	mov	r0, r3
 800aad0:	370c      	adds	r7, #12
 800aad2:	46bd      	mov	sp, r7
 800aad4:	bc80      	pop	{r7}
 800aad6:	4770      	bx	lr

0800aad8 <parse_ZDA>:
 * Parser Functions:
 * Extract key data from NMEA message strings.
 */

uint8_t parse_ZDA(char* ZDAstring)
{
 800aad8:	b580      	push	{r7, lr}
 800aada:	b088      	sub	sp, #32
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
	time_t t;
	struct tm *timepointer;

	t = time(NULL);
 800aae0:	2000      	movs	r0, #0
 800aae2:	f008 faf5 	bl	80130d0 <time>
 800aae6:	4603      	mov	r3, r0
 800aae8:	60fb      	str	r3, [r7, #12]
	timepointer = localtime(&t);
 800aaea:	f107 030c 	add.w	r3, r7, #12
 800aaee:	4618      	mov	r0, r3
 800aaf0:	f005 fcd2 	bl	8010498 <localtime>
 800aaf4:	61b8      	str	r0, [r7, #24]
	/* Get UTC time*/
	while(*ZDAstring++ != ',');
 800aaf6:	bf00      	nop
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	1c5a      	adds	r2, r3, #1
 800aafc:	607a      	str	r2, [r7, #4]
 800aafe:	781b      	ldrb	r3, [r3, #0]
 800ab00:	2b2c      	cmp	r3, #44	; 0x2c
 800ab02:	d1f9      	bne.n	800aaf8 <parse_ZDA+0x20>
	char* temp = ZDAstring++;
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	1c5a      	adds	r2, r3, #1
 800ab08:	607a      	str	r2, [r7, #4]
 800ab0a:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < strlen(ZDAstring); ++i)
 800ab0c:	2300      	movs	r3, #0
 800ab0e:	61fb      	str	r3, [r7, #28]
 800ab10:	e011      	b.n	800ab36 <parse_ZDA+0x5e>
	{
		if ((ZDAstring[i]==',')&&(ZDAstring[i+1] == ','))
 800ab12:	69fb      	ldr	r3, [r7, #28]
 800ab14:	687a      	ldr	r2, [r7, #4]
 800ab16:	4413      	add	r3, r2
 800ab18:	781b      	ldrb	r3, [r3, #0]
 800ab1a:	2b2c      	cmp	r3, #44	; 0x2c
 800ab1c:	d108      	bne.n	800ab30 <parse_ZDA+0x58>
 800ab1e:	69fb      	ldr	r3, [r7, #28]
 800ab20:	3301      	adds	r3, #1
 800ab22:	687a      	ldr	r2, [r7, #4]
 800ab24:	4413      	add	r3, r2
 800ab26:	781b      	ldrb	r3, [r3, #0]
 800ab28:	2b2c      	cmp	r3, #44	; 0x2c
 800ab2a:	d101      	bne.n	800ab30 <parse_ZDA+0x58>
		{
			/* Data is invalid*/
			return -1;
 800ab2c:	23ff      	movs	r3, #255	; 0xff
 800ab2e:	e094      	b.n	800ac5a <parse_ZDA+0x182>
	for (int i = 0; i < strlen(ZDAstring); ++i)
 800ab30:	69fb      	ldr	r3, [r7, #28]
 800ab32:	3301      	adds	r3, #1
 800ab34:	61fb      	str	r3, [r7, #28]
 800ab36:	6878      	ldr	r0, [r7, #4]
 800ab38:	f7f5 fb54 	bl	80001e4 <strlen>
 800ab3c:	4602      	mov	r2, r0
 800ab3e:	69fb      	ldr	r3, [r7, #28]
 800ab40:	429a      	cmp	r2, r3
 800ab42:	d8e6      	bhi.n	800ab12 <parse_ZDA+0x3a>
		}
	}
	timepointer->tm_hour = (temp[0]-48)*10+ (temp[1]-48)+2;
 800ab44:	697b      	ldr	r3, [r7, #20]
 800ab46:	781b      	ldrb	r3, [r3, #0]
 800ab48:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800ab4c:	4613      	mov	r3, r2
 800ab4e:	009b      	lsls	r3, r3, #2
 800ab50:	4413      	add	r3, r2
 800ab52:	005b      	lsls	r3, r3, #1
 800ab54:	461a      	mov	r2, r3
 800ab56:	697b      	ldr	r3, [r7, #20]
 800ab58:	3301      	adds	r3, #1
 800ab5a:	781b      	ldrb	r3, [r3, #0]
 800ab5c:	3b30      	subs	r3, #48	; 0x30
 800ab5e:	4413      	add	r3, r2
 800ab60:	1c9a      	adds	r2, r3, #2
 800ab62:	69bb      	ldr	r3, [r7, #24]
 800ab64:	609a      	str	r2, [r3, #8]
	timepointer->tm_min = (temp[2]-48)*10+ (temp[3]-48)-1;
 800ab66:	697b      	ldr	r3, [r7, #20]
 800ab68:	3302      	adds	r3, #2
 800ab6a:	781b      	ldrb	r3, [r3, #0]
 800ab6c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800ab70:	4613      	mov	r3, r2
 800ab72:	009b      	lsls	r3, r3, #2
 800ab74:	4413      	add	r3, r2
 800ab76:	005b      	lsls	r3, r3, #1
 800ab78:	461a      	mov	r2, r3
 800ab7a:	697b      	ldr	r3, [r7, #20]
 800ab7c:	3303      	adds	r3, #3
 800ab7e:	781b      	ldrb	r3, [r3, #0]
 800ab80:	3b30      	subs	r3, #48	; 0x30
 800ab82:	4413      	add	r3, r2
 800ab84:	1e5a      	subs	r2, r3, #1
 800ab86:	69bb      	ldr	r3, [r7, #24]
 800ab88:	605a      	str	r2, [r3, #4]
	timepointer->tm_sec = (temp[4]-48)*10+ (temp[5]-48) -1 ;
 800ab8a:	697b      	ldr	r3, [r7, #20]
 800ab8c:	3304      	adds	r3, #4
 800ab8e:	781b      	ldrb	r3, [r3, #0]
 800ab90:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800ab94:	4613      	mov	r3, r2
 800ab96:	009b      	lsls	r3, r3, #2
 800ab98:	4413      	add	r3, r2
 800ab9a:	005b      	lsls	r3, r3, #1
 800ab9c:	461a      	mov	r2, r3
 800ab9e:	697b      	ldr	r3, [r7, #20]
 800aba0:	3305      	adds	r3, #5
 800aba2:	781b      	ldrb	r3, [r3, #0]
 800aba4:	3b30      	subs	r3, #48	; 0x30
 800aba6:	4413      	add	r3, r2
 800aba8:	1e5a      	subs	r2, r3, #1
 800abaa:	69bb      	ldr	r3, [r7, #24]
 800abac:	601a      	str	r2, [r3, #0]
	while(*ZDAstring++ != ',');
 800abae:	bf00      	nop
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	1c5a      	adds	r2, r3, #1
 800abb4:	607a      	str	r2, [r7, #4]
 800abb6:	781b      	ldrb	r3, [r3, #0]
 800abb8:	2b2c      	cmp	r3, #44	; 0x2c
 800abba:	d1f9      	bne.n	800abb0 <parse_ZDA+0xd8>
	temp = ZDAstring;
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	617b      	str	r3, [r7, #20]
	timepointer->tm_mday = (temp[0]-48)*10+ (temp[1]-48);
 800abc0:	697b      	ldr	r3, [r7, #20]
 800abc2:	781b      	ldrb	r3, [r3, #0]
 800abc4:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800abc8:	4613      	mov	r3, r2
 800abca:	009b      	lsls	r3, r3, #2
 800abcc:	4413      	add	r3, r2
 800abce:	005b      	lsls	r3, r3, #1
 800abd0:	461a      	mov	r2, r3
 800abd2:	697b      	ldr	r3, [r7, #20]
 800abd4:	3301      	adds	r3, #1
 800abd6:	781b      	ldrb	r3, [r3, #0]
 800abd8:	3b30      	subs	r3, #48	; 0x30
 800abda:	441a      	add	r2, r3
 800abdc:	69bb      	ldr	r3, [r7, #24]
 800abde:	60da      	str	r2, [r3, #12]
	timepointer->tm_mon = (temp[3]-48)*10+ (temp[4]-48)-1;
 800abe0:	697b      	ldr	r3, [r7, #20]
 800abe2:	3303      	adds	r3, #3
 800abe4:	781b      	ldrb	r3, [r3, #0]
 800abe6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800abea:	4613      	mov	r3, r2
 800abec:	009b      	lsls	r3, r3, #2
 800abee:	4413      	add	r3, r2
 800abf0:	005b      	lsls	r3, r3, #1
 800abf2:	461a      	mov	r2, r3
 800abf4:	697b      	ldr	r3, [r7, #20]
 800abf6:	3304      	adds	r3, #4
 800abf8:	781b      	ldrb	r3, [r3, #0]
 800abfa:	3b30      	subs	r3, #48	; 0x30
 800abfc:	4413      	add	r3, r2
 800abfe:	1e5a      	subs	r2, r3, #1
 800ac00:	69bb      	ldr	r3, [r7, #24]
 800ac02:	611a      	str	r2, [r3, #16]
	timepointer->tm_year = (temp[6]-48)*1000 +(temp[7]-48)*100 + (temp[8]-48)*10 +(temp[9]-48)-1900;
 800ac04:	697b      	ldr	r3, [r7, #20]
 800ac06:	3306      	adds	r3, #6
 800ac08:	781b      	ldrb	r3, [r3, #0]
 800ac0a:	3b30      	subs	r3, #48	; 0x30
 800ac0c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800ac10:	fb02 f203 	mul.w	r2, r2, r3
 800ac14:	697b      	ldr	r3, [r7, #20]
 800ac16:	3307      	adds	r3, #7
 800ac18:	781b      	ldrb	r3, [r3, #0]
 800ac1a:	3b30      	subs	r3, #48	; 0x30
 800ac1c:	2164      	movs	r1, #100	; 0x64
 800ac1e:	fb01 f303 	mul.w	r3, r1, r3
 800ac22:	18d1      	adds	r1, r2, r3
 800ac24:	697b      	ldr	r3, [r7, #20]
 800ac26:	3308      	adds	r3, #8
 800ac28:	781b      	ldrb	r3, [r3, #0]
 800ac2a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800ac2e:	4613      	mov	r3, r2
 800ac30:	009b      	lsls	r3, r3, #2
 800ac32:	4413      	add	r3, r2
 800ac34:	005b      	lsls	r3, r3, #1
 800ac36:	18ca      	adds	r2, r1, r3
 800ac38:	697b      	ldr	r3, [r7, #20]
 800ac3a:	3309      	adds	r3, #9
 800ac3c:	781b      	ldrb	r3, [r3, #0]
 800ac3e:	3b30      	subs	r3, #48	; 0x30
 800ac40:	4413      	add	r3, r2
 800ac42:	f2a3 726c 	subw	r2, r3, #1900	; 0x76c
 800ac46:	69bb      	ldr	r3, [r7, #24]
 800ac48:	615a      	str	r2, [r3, #20]
	time_t result;

	 result = mktime(timepointer);
 800ac4a:	69b8      	ldr	r0, [r7, #24]
 800ac4c:	f006 f82c 	bl	8010ca8 <mktime>
 800ac50:	6138      	str	r0, [r7, #16]
	 eTime =  result;
 800ac52:	693b      	ldr	r3, [r7, #16]
 800ac54:	4a03      	ldr	r2, [pc, #12]	; (800ac64 <parse_ZDA+0x18c>)
 800ac56:	6013      	str	r3, [r2, #0]
	return 0;
 800ac58:	2300      	movs	r3, #0
}
 800ac5a:	4618      	mov	r0, r3
 800ac5c:	3720      	adds	r7, #32
 800ac5e:	46bd      	mov	sp, r7
 800ac60:	bd80      	pop	{r7, pc}
 800ac62:	bf00      	nop
 800ac64:	20000aec 	.word	0x20000aec

0800ac68 <Parse_GLL>:

uint8_t Parse_GLL(char* GLLstring)
{
 800ac68:	b5b0      	push	{r4, r5, r7, lr}
 800ac6a:	b086      	sub	sp, #24
 800ac6c:	af00      	add	r7, sp, #0
 800ac6e:	6078      	str	r0, [r7, #4]
	/* Extract latitude*/
	uint8_t flag = 0;
 800ac70:	2300      	movs	r3, #0
 800ac72:	75fb      	strb	r3, [r7, #23]
	GLLstring+= 6;
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	3306      	adds	r3, #6
 800ac78:	607b      	str	r3, [r7, #4]
	char* temp = GLLstring;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	613b      	str	r3, [r7, #16]
	uint8_t count = 0;
 800ac7e:	2300      	movs	r3, #0
 800ac80:	75bb      	strb	r3, [r7, #22]
	while(*GLLstring++ != ',')
 800ac82:	e002      	b.n	800ac8a <Parse_GLL+0x22>
	{
		count++;
 800ac84:	7dbb      	ldrb	r3, [r7, #22]
 800ac86:	3301      	adds	r3, #1
 800ac88:	75bb      	strb	r3, [r7, #22]
	while(*GLLstring++ != ',')
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	1c5a      	adds	r2, r3, #1
 800ac8e:	607a      	str	r2, [r7, #4]
 800ac90:	781b      	ldrb	r3, [r3, #0]
 800ac92:	2b2c      	cmp	r3, #44	; 0x2c
 800ac94:	d1f6      	bne.n	800ac84 <Parse_GLL+0x1c>
	}
	if((count > 0))
 800ac96:	7dbb      	ldrb	r3, [r7, #22]
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d02e      	beq.n	800acfa <Parse_GLL+0x92>
	{
		temp[count] = '\0';
 800ac9c:	7dbb      	ldrb	r3, [r7, #22]
 800ac9e:	693a      	ldr	r2, [r7, #16]
 800aca0:	4413      	add	r3, r2
 800aca2:	2200      	movs	r2, #0
 800aca4:	701a      	strb	r2, [r3, #0]
		int8_t sign = 1 -2*( temp[++count] =='S');
 800aca6:	7dbb      	ldrb	r3, [r7, #22]
 800aca8:	3301      	adds	r3, #1
 800acaa:	75bb      	strb	r3, [r7, #22]
 800acac:	7dbb      	ldrb	r3, [r7, #22]
 800acae:	693a      	ldr	r2, [r7, #16]
 800acb0:	4413      	add	r3, r2
 800acb2:	781b      	ldrb	r3, [r3, #0]
 800acb4:	2b53      	cmp	r3, #83	; 0x53
 800acb6:	d102      	bne.n	800acbe <Parse_GLL+0x56>
 800acb8:	f04f 33ff 	mov.w	r3, #4294967295
 800acbc:	e000      	b.n	800acc0 <Parse_GLL+0x58>
 800acbe:	2301      	movs	r3, #1
 800acc0:	73fb      	strb	r3, [r7, #15]
		GPS_coord.lat = sign*atof(temp);
 800acc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800acc6:	4618      	mov	r0, r3
 800acc8:	f7f5 fc3c 	bl	8000544 <__aeabi_i2d>
 800accc:	4604      	mov	r4, r0
 800acce:	460d      	mov	r5, r1
 800acd0:	6938      	ldr	r0, [r7, #16]
 800acd2:	f005 fbaf 	bl	8010434 <atof>
 800acd6:	4602      	mov	r2, r0
 800acd8:	460b      	mov	r3, r1
 800acda:	4620      	mov	r0, r4
 800acdc:	4629      	mov	r1, r5
 800acde:	f7f5 fc97 	bl	8000610 <__aeabi_dmul>
 800ace2:	4603      	mov	r3, r0
 800ace4:	460c      	mov	r4, r1
 800ace6:	4618      	mov	r0, r3
 800ace8:	4621      	mov	r1, r4
 800acea:	f7f5 ff89 	bl	8000c00 <__aeabi_d2f>
 800acee:	4602      	mov	r2, r0
 800acf0:	4b28      	ldr	r3, [pc, #160]	; (800ad94 <Parse_GLL+0x12c>)
 800acf2:	601a      	str	r2, [r3, #0]
		flag++;
 800acf4:	7dfb      	ldrb	r3, [r7, #23]
 800acf6:	3301      	adds	r3, #1
 800acf8:	75fb      	strb	r3, [r7, #23]
	}

	/* Extract longitude */
	while(*GLLstring++ !=',');
 800acfa:	bf00      	nop
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	1c5a      	adds	r2, r3, #1
 800ad00:	607a      	str	r2, [r7, #4]
 800ad02:	781b      	ldrb	r3, [r3, #0]
 800ad04:	2b2c      	cmp	r3, #44	; 0x2c
 800ad06:	d1f9      	bne.n	800acfc <Parse_GLL+0x94>
	temp = GLLstring;
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	613b      	str	r3, [r7, #16]
	count = 0;
 800ad0c:	2300      	movs	r3, #0
 800ad0e:	75bb      	strb	r3, [r7, #22]
	while(*GLLstring++ != ',')
 800ad10:	e002      	b.n	800ad18 <Parse_GLL+0xb0>
	{
			count++;
 800ad12:	7dbb      	ldrb	r3, [r7, #22]
 800ad14:	3301      	adds	r3, #1
 800ad16:	75bb      	strb	r3, [r7, #22]
	while(*GLLstring++ != ',')
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	1c5a      	adds	r2, r3, #1
 800ad1c:	607a      	str	r2, [r7, #4]
 800ad1e:	781b      	ldrb	r3, [r3, #0]
 800ad20:	2b2c      	cmp	r3, #44	; 0x2c
 800ad22:	d1f6      	bne.n	800ad12 <Parse_GLL+0xaa>
	}
	if((count > 0))
 800ad24:	7dbb      	ldrb	r3, [r7, #22]
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d02e      	beq.n	800ad88 <Parse_GLL+0x120>
	{
			temp[count] = '\0';
 800ad2a:	7dbb      	ldrb	r3, [r7, #22]
 800ad2c:	693a      	ldr	r2, [r7, #16]
 800ad2e:	4413      	add	r3, r2
 800ad30:	2200      	movs	r2, #0
 800ad32:	701a      	strb	r2, [r3, #0]
			int8_t sign = 1 -2*( temp[++count] =='W');
 800ad34:	7dbb      	ldrb	r3, [r7, #22]
 800ad36:	3301      	adds	r3, #1
 800ad38:	75bb      	strb	r3, [r7, #22]
 800ad3a:	7dbb      	ldrb	r3, [r7, #22]
 800ad3c:	693a      	ldr	r2, [r7, #16]
 800ad3e:	4413      	add	r3, r2
 800ad40:	781b      	ldrb	r3, [r3, #0]
 800ad42:	2b57      	cmp	r3, #87	; 0x57
 800ad44:	d102      	bne.n	800ad4c <Parse_GLL+0xe4>
 800ad46:	f04f 33ff 	mov.w	r3, #4294967295
 800ad4a:	e000      	b.n	800ad4e <Parse_GLL+0xe6>
 800ad4c:	2301      	movs	r3, #1
 800ad4e:	73bb      	strb	r3, [r7, #14]
			GPS_coord.longi = sign*atof(temp);
 800ad50:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ad54:	4618      	mov	r0, r3
 800ad56:	f7f5 fbf5 	bl	8000544 <__aeabi_i2d>
 800ad5a:	4604      	mov	r4, r0
 800ad5c:	460d      	mov	r5, r1
 800ad5e:	6938      	ldr	r0, [r7, #16]
 800ad60:	f005 fb68 	bl	8010434 <atof>
 800ad64:	4602      	mov	r2, r0
 800ad66:	460b      	mov	r3, r1
 800ad68:	4620      	mov	r0, r4
 800ad6a:	4629      	mov	r1, r5
 800ad6c:	f7f5 fc50 	bl	8000610 <__aeabi_dmul>
 800ad70:	4603      	mov	r3, r0
 800ad72:	460c      	mov	r4, r1
 800ad74:	4618      	mov	r0, r3
 800ad76:	4621      	mov	r1, r4
 800ad78:	f7f5 ff42 	bl	8000c00 <__aeabi_d2f>
 800ad7c:	4602      	mov	r2, r0
 800ad7e:	4b05      	ldr	r3, [pc, #20]	; (800ad94 <Parse_GLL+0x12c>)
 800ad80:	605a      	str	r2, [r3, #4]
			flag++;
 800ad82:	7dfb      	ldrb	r3, [r7, #23]
 800ad84:	3301      	adds	r3, #1
 800ad86:	75fb      	strb	r3, [r7, #23]

	}

return flag;
 800ad88:	7dfb      	ldrb	r3, [r7, #23]

}
 800ad8a:	4618      	mov	r0, r3
 800ad8c:	3718      	adds	r7, #24
 800ad8e:	46bd      	mov	sp, r7
 800ad90:	bdb0      	pop	{r4, r5, r7, pc}
 800ad92:	bf00      	nop
 800ad94:	20000af4 	.word	0x20000af4

0800ad98 <parse_GSA>:

uint8_t parse_GSA(char* GSA_string)
{
 800ad98:	b480      	push	{r7}
 800ad9a:	b089      	sub	sp, #36	; 0x24
 800ad9c:	af00      	add	r7, sp, #0
 800ad9e:	6078      	str	r0, [r7, #4]
	/* Isolate Dilation of Precisions*/
	uint8_t count = 0;
 800ada0:	2300      	movs	r3, #0
 800ada2:	77fb      	strb	r3, [r7, #31]
	char* t = GSA_string;
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	61bb      	str	r3, [r7, #24]
	while(count < 2)
 800ada8:	e008      	b.n	800adbc <parse_GSA+0x24>
	{
		if(*t++==',')count++;
 800adaa:	69bb      	ldr	r3, [r7, #24]
 800adac:	1c5a      	adds	r2, r3, #1
 800adae:	61ba      	str	r2, [r7, #24]
 800adb0:	781b      	ldrb	r3, [r3, #0]
 800adb2:	2b2c      	cmp	r3, #44	; 0x2c
 800adb4:	d102      	bne.n	800adbc <parse_GSA+0x24>
 800adb6:	7ffb      	ldrb	r3, [r7, #31]
 800adb8:	3301      	adds	r3, #1
 800adba:	77fb      	strb	r3, [r7, #31]
	while(count < 2)
 800adbc:	7ffb      	ldrb	r3, [r7, #31]
 800adbe:	2b01      	cmp	r3, #1
 800adc0:	d9f3      	bls.n	800adaa <parse_GSA+0x12>
	}
	diag.fix_type = (*t++-48);
 800adc2:	69bb      	ldr	r3, [r7, #24]
 800adc4:	1c5a      	adds	r2, r3, #1
 800adc6:	61ba      	str	r2, [r7, #24]
 800adc8:	781b      	ldrb	r3, [r3, #0]
 800adca:	3b30      	subs	r3, #48	; 0x30
 800adcc:	b2da      	uxtb	r2, r3
 800adce:	4b45      	ldr	r3, [pc, #276]	; (800aee4 <parse_GSA+0x14c>)
 800add0:	71da      	strb	r2, [r3, #7]

	//field 3 - 15 indicate satelites
	uint8_t numsats = 0;
 800add2:	2300      	movs	r3, #0
 800add4:	75fb      	strb	r3, [r7, #23]
	uint8_t numfields = 0;
 800add6:	2300      	movs	r3, #0
 800add8:	75bb      	strb	r3, [r7, #22]
	while(numfields < 12)
 800adda:	e015      	b.n	800ae08 <parse_GSA+0x70>
	{
		uint8_t count = 0;
 800addc:	2300      	movs	r3, #0
 800adde:	757b      	strb	r3, [r7, #21]
		while(*++t !=',')count++;
 800ade0:	e002      	b.n	800ade8 <parse_GSA+0x50>
 800ade2:	7d7b      	ldrb	r3, [r7, #21]
 800ade4:	3301      	adds	r3, #1
 800ade6:	757b      	strb	r3, [r7, #21]
 800ade8:	69bb      	ldr	r3, [r7, #24]
 800adea:	3301      	adds	r3, #1
 800adec:	61bb      	str	r3, [r7, #24]
 800adee:	69bb      	ldr	r3, [r7, #24]
 800adf0:	781b      	ldrb	r3, [r3, #0]
 800adf2:	2b2c      	cmp	r3, #44	; 0x2c
 800adf4:	d1f5      	bne.n	800ade2 <parse_GSA+0x4a>
		if(count > 0)
 800adf6:	7d7b      	ldrb	r3, [r7, #21]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d002      	beq.n	800ae02 <parse_GSA+0x6a>
		{
			numsats++;
 800adfc:	7dfb      	ldrb	r3, [r7, #23]
 800adfe:	3301      	adds	r3, #1
 800ae00:	75fb      	strb	r3, [r7, #23]
		}
		numfields++;
 800ae02:	7dbb      	ldrb	r3, [r7, #22]
 800ae04:	3301      	adds	r3, #1
 800ae06:	75bb      	strb	r3, [r7, #22]
	while(numfields < 12)
 800ae08:	7dbb      	ldrb	r3, [r7, #22]
 800ae0a:	2b0b      	cmp	r3, #11
 800ae0c:	d9e6      	bls.n	800addc <parse_GSA+0x44>

	}
	diag.num_sats = numsats;
 800ae0e:	4a35      	ldr	r2, [pc, #212]	; (800aee4 <parse_GSA+0x14c>)
 800ae10:	7dfb      	ldrb	r3, [r7, #23]
 800ae12:	7193      	strb	r3, [r2, #6]
	DOP_t dop[3] = {0};
 800ae14:	f107 0308 	add.w	r3, r7, #8
 800ae18:	2200      	movs	r2, #0
 800ae1a:	601a      	str	r2, [r3, #0]
 800ae1c:	809a      	strh	r2, [r3, #4]
	for (int i = 0; i < 3; ++i)
 800ae1e:	2300      	movs	r3, #0
 800ae20:	613b      	str	r3, [r7, #16]
 800ae22:	e043      	b.n	800aeac <parse_GSA+0x114>
	{
		//get digit
		while(*++t != '.')
		{
			dop[i].digit = dop[i].digit*10 +(*t-48);
 800ae24:	693b      	ldr	r3, [r7, #16]
 800ae26:	005b      	lsls	r3, r3, #1
 800ae28:	f107 0220 	add.w	r2, r7, #32
 800ae2c:	4413      	add	r3, r2
 800ae2e:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800ae32:	461a      	mov	r2, r3
 800ae34:	0092      	lsls	r2, r2, #2
 800ae36:	4413      	add	r3, r2
 800ae38:	005b      	lsls	r3, r3, #1
 800ae3a:	b2da      	uxtb	r2, r3
 800ae3c:	69bb      	ldr	r3, [r7, #24]
 800ae3e:	781b      	ldrb	r3, [r3, #0]
 800ae40:	4413      	add	r3, r2
 800ae42:	b2db      	uxtb	r3, r3
 800ae44:	3b30      	subs	r3, #48	; 0x30
 800ae46:	b2da      	uxtb	r2, r3
 800ae48:	693b      	ldr	r3, [r7, #16]
 800ae4a:	005b      	lsls	r3, r3, #1
 800ae4c:	f107 0120 	add.w	r1, r7, #32
 800ae50:	440b      	add	r3, r1
 800ae52:	f803 2c18 	strb.w	r2, [r3, #-24]
		while(*++t != '.')
 800ae56:	69bb      	ldr	r3, [r7, #24]
 800ae58:	3301      	adds	r3, #1
 800ae5a:	61bb      	str	r3, [r7, #24]
 800ae5c:	69bb      	ldr	r3, [r7, #24]
 800ae5e:	781b      	ldrb	r3, [r3, #0]
 800ae60:	2b2e      	cmp	r3, #46	; 0x2e
 800ae62:	d1df      	bne.n	800ae24 <parse_GSA+0x8c>
		}
		while(*++t != ',')
 800ae64:	e018      	b.n	800ae98 <parse_GSA+0x100>
		{
			dop[i].precision = dop[i].precision*10+(*t-48);
 800ae66:	693b      	ldr	r3, [r7, #16]
 800ae68:	005b      	lsls	r3, r3, #1
 800ae6a:	f107 0220 	add.w	r2, r7, #32
 800ae6e:	4413      	add	r3, r2
 800ae70:	f813 3c17 	ldrb.w	r3, [r3, #-23]
 800ae74:	461a      	mov	r2, r3
 800ae76:	0092      	lsls	r2, r2, #2
 800ae78:	4413      	add	r3, r2
 800ae7a:	005b      	lsls	r3, r3, #1
 800ae7c:	b2da      	uxtb	r2, r3
 800ae7e:	69bb      	ldr	r3, [r7, #24]
 800ae80:	781b      	ldrb	r3, [r3, #0]
 800ae82:	4413      	add	r3, r2
 800ae84:	b2db      	uxtb	r3, r3
 800ae86:	3b30      	subs	r3, #48	; 0x30
 800ae88:	b2da      	uxtb	r2, r3
 800ae8a:	693b      	ldr	r3, [r7, #16]
 800ae8c:	005b      	lsls	r3, r3, #1
 800ae8e:	f107 0120 	add.w	r1, r7, #32
 800ae92:	440b      	add	r3, r1
 800ae94:	f803 2c17 	strb.w	r2, [r3, #-23]
		while(*++t != ',')
 800ae98:	69bb      	ldr	r3, [r7, #24]
 800ae9a:	3301      	adds	r3, #1
 800ae9c:	61bb      	str	r3, [r7, #24]
 800ae9e:	69bb      	ldr	r3, [r7, #24]
 800aea0:	781b      	ldrb	r3, [r3, #0]
 800aea2:	2b2c      	cmp	r3, #44	; 0x2c
 800aea4:	d1df      	bne.n	800ae66 <parse_GSA+0xce>
	for (int i = 0; i < 3; ++i)
 800aea6:	693b      	ldr	r3, [r7, #16]
 800aea8:	3301      	adds	r3, #1
 800aeaa:	613b      	str	r3, [r7, #16]
 800aeac:	693b      	ldr	r3, [r7, #16]
 800aeae:	2b02      	cmp	r3, #2
 800aeb0:	ddd1      	ble.n	800ae56 <parse_GSA+0xbe>
	}
	/*
	 * If successful, add to diagnostic struct
	 *
	 */
diag.HDOP = dop[0];
 800aeb2:	4b0c      	ldr	r3, [pc, #48]	; (800aee4 <parse_GSA+0x14c>)
 800aeb4:	3302      	adds	r3, #2
 800aeb6:	f107 0208 	add.w	r2, r7, #8
 800aeba:	8812      	ldrh	r2, [r2, #0]
 800aebc:	801a      	strh	r2, [r3, #0]
diag.PDOP = dop[1];
 800aebe:	4b09      	ldr	r3, [pc, #36]	; (800aee4 <parse_GSA+0x14c>)
 800aec0:	461a      	mov	r2, r3
 800aec2:	f107 030a 	add.w	r3, r7, #10
 800aec6:	881b      	ldrh	r3, [r3, #0]
 800aec8:	8013      	strh	r3, [r2, #0]
diag.VDOP = dop[2];
 800aeca:	4b06      	ldr	r3, [pc, #24]	; (800aee4 <parse_GSA+0x14c>)
 800aecc:	3304      	adds	r3, #4
 800aece:	f107 020c 	add.w	r2, r7, #12
 800aed2:	8812      	ldrh	r2, [r2, #0]
 800aed4:	801a      	strh	r2, [r3, #0]
	return 0;
 800aed6:	2300      	movs	r3, #0
}
 800aed8:	4618      	mov	r0, r3
 800aeda:	3724      	adds	r7, #36	; 0x24
 800aedc:	46bd      	mov	sp, r7
 800aede:	bc80      	pop	{r7}
 800aee0:	4770      	bx	lr
 800aee2:	bf00      	nop
 800aee4:	20000ae0 	.word	0x20000ae0

0800aee8 <init_GPS>:

//================== 5. Peripheral Function Definitions ===============================

GPS_Init_msg_t init_GPS(GPS_Handle_Typedef *hgps)
{
 800aee8:	b580      	push	{r7, lr}
 800aeea:	b084      	sub	sp, #16
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	6078      	str	r0, [r7, #4]

	/* attach handlers to gps instances*/
	hgps->gps_huart = &huart4;
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	4a44      	ldr	r2, [pc, #272]	; (800b004 <init_GPS+0x11c>)
 800aef4:	601a      	str	r2, [r3, #0]
	hgps->gps_htim  = &htim2;
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	4a43      	ldr	r2, [pc, #268]	; (800b008 <init_GPS+0x120>)
 800aefa:	609a      	str	r2, [r3, #8]
	hgps->gps_hdmamem = &hdma_memtomem_dma1_channel1;
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	4a43      	ldr	r2, [pc, #268]	; (800b00c <init_GPS+0x124>)
 800af00:	605a      	str	r2, [r3, #4]

	if(MX_DMA_Init() != HAL_OK)  return GPS_Init_Periph_Config_Error;
 800af02:	f7ff fc27 	bl	800a754 <MX_DMA_Init>
 800af06:	4603      	mov	r3, r0
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d001      	beq.n	800af10 <init_GPS+0x28>
 800af0c:	2306      	movs	r3, #6
 800af0e:	e075      	b.n	800affc <init_GPS+0x114>
	if(MX_UART4_Init() != HAL_OK) return GPS_Init_Periph_Config_Error;
 800af10:	f7ff fbf0 	bl	800a6f4 <MX_UART4_Init>
 800af14:	4603      	mov	r3, r0
 800af16:	2b00      	cmp	r3, #0
 800af18:	d001      	beq.n	800af1e <init_GPS+0x36>
 800af1a:	2306      	movs	r3, #6
 800af1c:	e06e      	b.n	800affc <init_GPS+0x114>
	if(MX_TIM2_Init() != HAL_OK) return GPS_Init_Periph_Config_Error;
 800af1e:	f7ff fb31 	bl	800a584 <MX_TIM2_Init>
 800af22:	4603      	mov	r3, r0
 800af24:	2b00      	cmp	r3, #0
 800af26:	d001      	beq.n	800af2c <init_GPS+0x44>
 800af28:	2306      	movs	r3, #6
 800af2a:	e067      	b.n	800affc <init_GPS+0x114>

	/* Attach pointers to data buffer */
	hgps->GPS_Tx_Buffer = DMA_TX_Buffer;
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	4a38      	ldr	r2, [pc, #224]	; (800b010 <init_GPS+0x128>)
 800af30:	611a      	str	r2, [r3, #16]
	hgps->GPS_Rx_Buffer = DMA_RX_Buffer;
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	4a37      	ldr	r2, [pc, #220]	; (800b014 <init_GPS+0x12c>)
 800af36:	60da      	str	r2, [r3, #12]
	hgps->GPS_Mem_Buffer = GNSS_Buffer;
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	4a37      	ldr	r2, [pc, #220]	; (800b018 <init_GPS+0x130>)
 800af3c:	615a      	str	r2, [r3, #20]

	//poll a byte to see if reciever online
	uint8_t test_byte;
	if(HAL_UART_Receive(hgps->gps_huart,&test_byte,1,250) != HAL_OK)
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	6818      	ldr	r0, [r3, #0]
 800af42:	f107 010e 	add.w	r1, r7, #14
 800af46:	23fa      	movs	r3, #250	; 0xfa
 800af48:	2201      	movs	r2, #1
 800af4a:	f7fc ff7c 	bl	8007e46 <HAL_UART_Receive>
 800af4e:	4603      	mov	r3, r0
 800af50:	2b00      	cmp	r3, #0
 800af52:	d001      	beq.n	800af58 <init_GPS+0x70>
	{
		return GPS_Init_Offline_Error;
 800af54:	2307      	movs	r3, #7
 800af56:	e051      	b.n	800affc <init_GPS+0x114>
	}
	UBX_MSG_t GPS_Acknowledgement_State = UBX_Send_Ack(hgps);
 800af58:	6878      	ldr	r0, [r7, #4]
 800af5a:	f000 f947 	bl	800b1ec <UBX_Send_Ack>
 800af5e:	4603      	mov	r3, r0
 800af60:	73fb      	strb	r3, [r7, #15]
	if(GPS_Acknowledgement_State == UBX_ACK_ACK)
 800af62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800af66:	2b01      	cmp	r3, #1
 800af68:	d115      	bne.n	800af96 <init_GPS+0xae>
	{
		Clear_Buffer(hgps->GPS_Tx_Buffer,DMA_TX_BUFFER_SIZE);
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	691b      	ldr	r3, [r3, #16]
 800af6e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800af72:	4618      	mov	r0, r3
 800af74:	f7ff fcf6 	bl	800a964 <Clear_Buffer>
		Clear_Buffer(hgps->GPS_Mem_Buffer,GNSS_BUFFER_SIZE);
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	695b      	ldr	r3, [r3, #20]
 800af7c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800af80:	4618      	mov	r0, r3
 800af82:	f7ff fcef 	bl	800a964 <Clear_Buffer>
		if( UBX_Configure_Baudrate(hgps) != UBX_ACK_ACK)
 800af86:	6878      	ldr	r0, [r7, #4]
 800af88:	f000 fa7c 	bl	800b484 <UBX_Configure_Baudrate>
 800af8c:	4603      	mov	r3, r0
 800af8e:	2b01      	cmp	r3, #1
 800af90:	d025      	beq.n	800afde <init_GPS+0xf6>
		{
			return GPS_Init_Baud_Config_Error;
 800af92:	2303      	movs	r3, #3
 800af94:	e032      	b.n	800affc <init_GPS+0x114>
		}

	}else if(GPS_Acknowledgement_State == UBX_TIMEOUT_Rx)
 800af96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800af9a:	f113 0f03 	cmn.w	r3, #3
 800af9e:	d112      	bne.n	800afc6 <init_GPS+0xde>
		/*
		 * If Not recieving Ack-Ack on 115200, it could be possible that the device is
		 * already configured. change baud rate and try again
		 */
		//configure baud rate to 115200 and try again
		if(USART_Set_Baudrate(hgps,115200) == HAL_OK)
 800afa0:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800afa4:	6878      	ldr	r0, [r7, #4]
 800afa6:	f000 f8a7 	bl	800b0f8 <USART_Set_Baudrate>
 800afaa:	4603      	mov	r3, r0
 800afac:	2b00      	cmp	r3, #0
 800afae:	d104      	bne.n	800afba <init_GPS+0xd2>
		{
			GPS_Acknowledgement_State = UBX_Send_Ack(hgps);
 800afb0:	6878      	ldr	r0, [r7, #4]
 800afb2:	f000 f91b 	bl	800b1ec <UBX_Send_Ack>
 800afb6:	4603      	mov	r3, r0
 800afb8:	73fb      	strb	r3, [r7, #15]
		}
		if(GPS_Acknowledgement_State != UBX_ACK_ACK)
 800afba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800afbe:	2b01      	cmp	r3, #1
 800afc0:	d00d      	beq.n	800afde <init_GPS+0xf6>
		{
			return GPS_Init_Ack_Error;
 800afc2:	2302      	movs	r3, #2
 800afc4:	e01a      	b.n	800affc <init_GPS+0x114>
		}


	}else if(GPS_Acknowledgement_State == UBX_TIMEOUT_Tx || GPS_Acknowledgement_State == UBX_ERROR)
 800afc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800afca:	f113 0f02 	cmn.w	r3, #2
 800afce:	d004      	beq.n	800afda <init_GPS+0xf2>
 800afd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800afd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afd8:	d101      	bne.n	800afde <init_GPS+0xf6>
	{
		return GPS_Init_Ack_Tx_Error;
 800afda:	2305      	movs	r3, #5
 800afdc:	e00e      	b.n	800affc <init_GPS+0x114>
	}
	//configure message buffer
	if(GPS_Acknowledgement_State == UBX_ACK_NACK)
 800afde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d101      	bne.n	800afea <init_GPS+0x102>
	{
		return GPS_Init_Ack_Error;
 800afe6:	2302      	movs	r3, #2
 800afe8:	e008      	b.n	800affc <init_GPS+0x114>
	}
	if( UBX_Configure_Messages(hgps) != UBX_OK )
 800afea:	6878      	ldr	r0, [r7, #4]
 800afec:	f000 fa94 	bl	800b518 <UBX_Configure_Messages>
 800aff0:	4603      	mov	r3, r0
 800aff2:	2b02      	cmp	r3, #2
 800aff4:	d001      	beq.n	800affa <init_GPS+0x112>
	{
		return GPS_Init_MSG_Config_Error;
 800aff6:	2304      	movs	r3, #4
 800aff8:	e000      	b.n	800affc <init_GPS+0x114>
	}
	return GPS_Init_OK;
 800affa:	2301      	movs	r3, #1
}
 800affc:	4618      	mov	r0, r3
 800affe:	3710      	adds	r7, #16
 800b000:	46bd      	mov	sp, r7
 800b002:	bd80      	pop	{r7, pc}
 800b004:	20001348 	.word	0x20001348
 800b008:	200013c8 	.word	0x200013c8
 800b00c:	20000afc 	.word	0x20000afc
 800b010:	20001c54 	.word	0x20001c54
 800b014:	20000b48 	.word	0x20000b48
 800b018:	20001408 	.word	0x20001408

0800b01c <deinit_GPS>:

GPS_Init_msg_t deinit_GPS(GPS_Handle_Typedef* hgps)
{
 800b01c:	b580      	push	{r7, lr}
 800b01e:	b082      	sub	sp, #8
 800b020:	af00      	add	r7, sp, #0
 800b022:	6078      	str	r0, [r7, #4]
	/* Deinit Timer */
	if(hgps->gps_htim->Instance != GPS_TIM_PORT)
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	689b      	ldr	r3, [r3, #8]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b02e:	d004      	beq.n	800b03a <deinit_GPS+0x1e>
	{
		hgps->gps_htim->Instance = GPS_TIM_PORT;
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	689b      	ldr	r3, [r3, #8]
 800b034:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800b038:	601a      	str	r2, [r3, #0]
	}
	//Disable Timer
	HAL_TIM_Base_Stop_IT(hgps->gps_htim);
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	689b      	ldr	r3, [r3, #8]
 800b03e:	4618      	mov	r0, r3
 800b040:	f7fb f9ea 	bl	8006418 <HAL_TIM_Base_Stop_IT>
	if(HAL_TIM_Base_DeInit(hgps->gps_htim) != HAL_OK)
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	689b      	ldr	r3, [r3, #8]
 800b048:	4618      	mov	r0, r3
 800b04a:	f7fb f961 	bl	8006310 <HAL_TIM_Base_DeInit>
 800b04e:	4603      	mov	r3, r0
 800b050:	2b00      	cmp	r3, #0
 800b052:	d001      	beq.n	800b058 <deinit_GPS+0x3c>
	{
		return GPS_Init_Periph_Config_Error;
 800b054:	2306      	movs	r3, #6
 800b056:	e046      	b.n	800b0e6 <deinit_GPS+0xca>
	}
	//detach instance
	hgps->gps_htim = NULL;
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	2200      	movs	r2, #0
 800b05c:	609a      	str	r2, [r3, #8]
	/* De init UART*/
	if(hgps->gps_huart->Instance != GPS_UART_PORT)
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	4a22      	ldr	r2, [pc, #136]	; (800b0f0 <deinit_GPS+0xd4>)
 800b066:	4293      	cmp	r3, r2
 800b068:	d003      	beq.n	800b072 <deinit_GPS+0x56>
	{
		hgps->gps_huart->Instance = GPS_UART_PORT;
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	4a20      	ldr	r2, [pc, #128]	; (800b0f0 <deinit_GPS+0xd4>)
 800b070:	601a      	str	r2, [r3, #0]
	}
	if(HAL_UART_DeInit(hgps->gps_huart) != HAL_OK)
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	4618      	mov	r0, r3
 800b078:	f7fc fe1d 	bl	8007cb6 <HAL_UART_DeInit>
 800b07c:	4603      	mov	r3, r0
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d001      	beq.n	800b086 <deinit_GPS+0x6a>
	{
		return GPS_Init_Periph_Config_Error;
 800b082:	2306      	movs	r3, #6
 800b084:	e02f      	b.n	800b0e6 <deinit_GPS+0xca>
	}
	hgps->gps_huart = NULL;
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	2200      	movs	r2, #0
 800b08a:	601a      	str	r2, [r3, #0]
	/* De init DMA Memory Stream*/
	if(hgps->gps_hdmamem->Instance != DMA1_Channel1)
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	685b      	ldr	r3, [r3, #4]
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	4a18      	ldr	r2, [pc, #96]	; (800b0f4 <deinit_GPS+0xd8>)
 800b094:	4293      	cmp	r3, r2
 800b096:	d003      	beq.n	800b0a0 <deinit_GPS+0x84>
	{
		hgps->gps_hdmamem->Instance = DMA1_Channel1;
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	685b      	ldr	r3, [r3, #4]
 800b09c:	4a15      	ldr	r2, [pc, #84]	; (800b0f4 <deinit_GPS+0xd8>)
 800b09e:	601a      	str	r2, [r3, #0]
	}
	if(HAL_DMA_DeInit(hgps->gps_hdmamem) != HAL_OK)
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	685b      	ldr	r3, [r3, #4]
 800b0a4:	4618      	mov	r0, r3
 800b0a6:	f7f6 fd35 	bl	8001b14 <HAL_DMA_DeInit>
 800b0aa:	4603      	mov	r3, r0
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d001      	beq.n	800b0b4 <deinit_GPS+0x98>
	{
		return GPS_Init_Periph_Config_Error;
 800b0b0:	2306      	movs	r3, #6
 800b0b2:	e018      	b.n	800b0e6 <deinit_GPS+0xca>
	}
	hgps->gps_hdmamem = NULL;
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	2200      	movs	r2, #0
 800b0b8:	605a      	str	r2, [r3, #4]

	/* Clear memory buffers*/
	Clear_Buffer(hgps->GPS_Rx_Buffer,DMA_RX_BUFFER_SIZE);
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	68db      	ldr	r3, [r3, #12]
 800b0be:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800b0c2:	4618      	mov	r0, r3
 800b0c4:	f7ff fc4e 	bl	800a964 <Clear_Buffer>
	Clear_Buffer(hgps->GPS_Tx_Buffer,DMA_TX_BUFFER_SIZE);
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	691b      	ldr	r3, [r3, #16]
 800b0cc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800b0d0:	4618      	mov	r0, r3
 800b0d2:	f7ff fc47 	bl	800a964 <Clear_Buffer>
	Clear_Buffer(hgps->GPS_Mem_Buffer,GNSS_BUFFER_SIZE);
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	695b      	ldr	r3, [r3, #20]
 800b0da:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800b0de:	4618      	mov	r0, r3
 800b0e0:	f7ff fc40 	bl	800a964 <Clear_Buffer>


	return GPS_Init_OK;
 800b0e4:	2301      	movs	r3, #1
}
 800b0e6:	4618      	mov	r0, r3
 800b0e8:	3708      	adds	r7, #8
 800b0ea:	46bd      	mov	sp, r7
 800b0ec:	bd80      	pop	{r7, pc}
 800b0ee:	bf00      	nop
 800b0f0:	40004c00 	.word	0x40004c00
 800b0f4:	40020008 	.word	0x40020008

0800b0f8 <USART_Set_Baudrate>:

HAL_StatusTypeDef USART_Set_Baudrate(GPS_Handle_Typedef* hgps,uint32_t baud)
{
 800b0f8:	b580      	push	{r7, lr}
 800b0fa:	b084      	sub	sp, #16
 800b0fc:	af00      	add	r7, sp, #0
 800b0fe:	6078      	str	r0, [r7, #4]
 800b100:	6039      	str	r1, [r7, #0]
	//disable UART peripheral and change baud rate
 	 hgps->gps_huart->Instance->CR1 &= ~USART_CR1_UE;
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	687a      	ldr	r2, [r7, #4]
 800b10a:	6812      	ldr	r2, [r2, #0]
 800b10c:	6812      	ldr	r2, [r2, #0]
 800b10e:	6812      	ldr	r2, [r2, #0]
 800b110:	f022 0201 	bic.w	r2, r2, #1
 800b114:	601a      	str	r2, [r3, #0]
 	 hgps->gps_huart->Init.BaudRate = baud;
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	683a      	ldr	r2, [r7, #0]
 800b11c:	605a      	str	r2, [r3, #4]
	 if(HAL_UART_Init(hgps->gps_huart) != HAL_OK)
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	4618      	mov	r0, r3
 800b124:	f7fc fd79 	bl	8007c1a <HAL_UART_Init>
 800b128:	4603      	mov	r3, r0
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d001      	beq.n	800b132 <USART_Set_Baudrate+0x3a>
	 {
		return HAL_ERROR;
 800b12e:	2301      	movs	r3, #1
 800b130:	e056      	b.n	800b1e0 <USART_Set_Baudrate+0xe8>
	 }
	 hgps->gps_huart->Instance->CR1 |= USART_CR1_UE;
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	687a      	ldr	r2, [r7, #4]
 800b13a:	6812      	ldr	r2, [r2, #0]
 800b13c:	6812      	ldr	r2, [r2, #0]
 800b13e:	6812      	ldr	r2, [r2, #0]
 800b140:	f042 0201 	orr.w	r2, r2, #1
 800b144:	601a      	str	r2, [r3, #0]
	 //clear all errors
	 //clear framing error
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_FE) == SET)
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	69db      	ldr	r3, [r3, #28]
 800b14e:	f003 0302 	and.w	r3, r3, #2
 800b152:	2b02      	cmp	r3, #2
 800b154:	d104      	bne.n	800b160 <USART_Set_Baudrate+0x68>
	 {
	 	__HAL_UART_CLEAR_FEFLAG(hgps->gps_huart);
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	2202      	movs	r2, #2
 800b15e:	621a      	str	r2, [r3, #32]
	 }
	 //clear noise error
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_NE) == SET)
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	69db      	ldr	r3, [r3, #28]
 800b168:	f003 0304 	and.w	r3, r3, #4
 800b16c:	2b04      	cmp	r3, #4
 800b16e:	d104      	bne.n	800b17a <USART_Set_Baudrate+0x82>
	 {
	 	__HAL_UART_CLEAR_NEFLAG(hgps->gps_huart);
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	2204      	movs	r2, #4
 800b178:	621a      	str	r2, [r3, #32]
	 }
	 //clear overun error
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_ORE) == SET)
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	69db      	ldr	r3, [r3, #28]
 800b182:	f003 0308 	and.w	r3, r3, #8
 800b186:	2b08      	cmp	r3, #8
 800b188:	d10a      	bne.n	800b1a0 <USART_Set_Baudrate+0xa8>
	 {
	 	uint8_t temp = hgps->gps_huart->Instance->RDR;
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800b192:	b29b      	uxth	r3, r3
 800b194:	73fb      	strb	r3, [r7, #15]
	 	(void)temp;
	 	__HAL_UART_CLEAR_OREFLAG(hgps->gps_huart);
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	2208      	movs	r2, #8
 800b19e:	621a      	str	r2, [r3, #32]
	 }
	 //clear parity errors
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_PE) == SET)
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	69db      	ldr	r3, [r3, #28]
 800b1a8:	f003 0301 	and.w	r3, r3, #1
 800b1ac:	2b01      	cmp	r3, #1
 800b1ae:	d104      	bne.n	800b1ba <USART_Set_Baudrate+0xc2>
	 {
	 	__HAL_UART_CLEAR_PEFLAG(hgps->gps_huart);
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	2201      	movs	r2, #1
 800b1b8:	621a      	str	r2, [r3, #32]
	 }
	 //clear hanging idle flag
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_IDLE) == SET)
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	69db      	ldr	r3, [r3, #28]
 800b1c2:	f003 0310 	and.w	r3, r3, #16
 800b1c6:	2b10      	cmp	r3, #16
 800b1c8:	d104      	bne.n	800b1d4 <USART_Set_Baudrate+0xdc>
	 {
	  	__HAL_UART_CLEAR_IDLEFLAG(hgps->gps_huart);
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	2210      	movs	r2, #16
 800b1d2:	621a      	str	r2, [r3, #32]
     }
	 //increase Timeout value to allow for longer waits
	 __HAL_TIM_SET_COMPARE(hgps->gps_htim,TIM_CHANNEL_1,576000);
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	689b      	ldr	r3, [r3, #8]
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	4a03      	ldr	r2, [pc, #12]	; (800b1e8 <USART_Set_Baudrate+0xf0>)
 800b1dc:	635a      	str	r2, [r3, #52]	; 0x34
	 return HAL_OK;
 800b1de:	2300      	movs	r3, #0
}
 800b1e0:	4618      	mov	r0, r3
 800b1e2:	3710      	adds	r7, #16
 800b1e4:	46bd      	mov	sp, r7
 800b1e6:	bd80      	pop	{r7, pc}
 800b1e8:	0008ca00 	.word	0x0008ca00

0800b1ec <UBX_Send_Ack>:

//======================= 6. UBX Function Definitions =================================

UBX_MSG_t UBX_Send_Ack(GPS_Handle_Typedef *hgps)
{
 800b1ec:	b5b0      	push	{r4, r5, r7, lr}
 800b1ee:	b092      	sub	sp, #72	; 0x48
 800b1f0:	af00      	add	r7, sp, #0
 800b1f2:	6078      	str	r0, [r7, #4]

	 uint8_t ubx_ack_string[] = {0xB5 ,0x62 ,0x06 ,0x09 ,0x0D ,0x00 ,0x00 ,0x00 ,0x00 ,0x00 ,0xFF ,0xFF ,0x00 ,0x00 ,0x00 ,0x00 ,0x00 ,0x00 ,0x17 ,0x31 ,0xBF };
 800b1f4:	4b9e      	ldr	r3, [pc, #632]	; (800b470 <UBX_Send_Ack+0x284>)
 800b1f6:	f107 0414 	add.w	r4, r7, #20
 800b1fa:	461d      	mov	r5, r3
 800b1fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b1fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b200:	e895 0003 	ldmia.w	r5, {r0, r1}
 800b204:	6020      	str	r0, [r4, #0]
 800b206:	3404      	adds	r4, #4
 800b208:	7021      	strb	r1, [r4, #0]
	 int size = (sizeof(ubx_ack_string)/sizeof(*ubx_ack_string));
 800b20a:	2315      	movs	r3, #21
 800b20c:	63bb      	str	r3, [r7, #56]	; 0x38
	 for (int i = 0; i < size ; ++i)
 800b20e:	2300      	movs	r3, #0
 800b210:	647b      	str	r3, [r7, #68]	; 0x44
 800b212:	e00c      	b.n	800b22e <UBX_Send_Ack+0x42>
	 {
	  	hgps->GPS_Tx_Buffer[i] = ubx_ack_string[i];
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	691a      	ldr	r2, [r3, #16]
 800b218:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b21a:	4413      	add	r3, r2
 800b21c:	f107 0114 	add.w	r1, r7, #20
 800b220:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b222:	440a      	add	r2, r1
 800b224:	7812      	ldrb	r2, [r2, #0]
 800b226:	701a      	strb	r2, [r3, #0]
	 for (int i = 0; i < size ; ++i)
 800b228:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b22a:	3301      	adds	r3, #1
 800b22c:	647b      	str	r3, [r7, #68]	; 0x44
 800b22e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b230:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b232:	429a      	cmp	r2, r3
 800b234:	dbee      	blt.n	800b214 <UBX_Send_Ack+0x28>
	 }
	 TX_Cplt = 0;
 800b236:	4b8f      	ldr	r3, [pc, #572]	; (800b474 <UBX_Send_Ack+0x288>)
 800b238:	2200      	movs	r2, #0
 800b23a:	701a      	strb	r2, [r3, #0]
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_TC))
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	69db      	ldr	r3, [r3, #28]
 800b244:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b248:	2b40      	cmp	r3, #64	; 0x40
 800b24a:	d104      	bne.n	800b256 <UBX_Send_Ack+0x6a>
	 {
		 __HAL_UART_CLEAR_FLAG(hgps->gps_huart,UART_FLAG_TC);
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	2240      	movs	r2, #64	; 0x40
 800b254:	621a      	str	r2, [r3, #32]
	 }
	 __HAL_UART_ENABLE_IT(hgps->gps_huart,UART_IT_TC);
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	687a      	ldr	r2, [r7, #4]
 800b25e:	6812      	ldr	r2, [r2, #0]
 800b260:	6812      	ldr	r2, [r2, #0]
 800b262:	6812      	ldr	r2, [r2, #0]
 800b264:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b268:	601a      	str	r2, [r3, #0]
	 if( HAL_UART_Transmit_DMA(hgps->gps_huart,hgps->GPS_Tx_Buffer, size) == HAL_OK)
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	6818      	ldr	r0, [r3, #0]
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	691b      	ldr	r3, [r3, #16]
 800b272:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b274:	b292      	uxth	r2, r2
 800b276:	4619      	mov	r1, r3
 800b278:	f7fc feb2 	bl	8007fe0 <HAL_UART_Transmit_DMA>
 800b27c:	4603      	mov	r3, r0
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d14c      	bne.n	800b31c <UBX_Send_Ack+0x130>
	 {
	  //begin DMA Reception
	 while(TX_Cplt != SET);
 800b282:	bf00      	nop
 800b284:	4b7b      	ldr	r3, [pc, #492]	; (800b474 <UBX_Send_Ack+0x288>)
 800b286:	781b      	ldrb	r3, [r3, #0]
 800b288:	2b01      	cmp	r3, #1
 800b28a:	d1fb      	bne.n	800b284 <UBX_Send_Ack+0x98>
	 TX_Cplt = 0; //clear flag
 800b28c:	4b79      	ldr	r3, [pc, #484]	; (800b474 <UBX_Send_Ack+0x288>)
 800b28e:	2200      	movs	r2, #0
 800b290:	701a      	strb	r2, [r3, #0]
	 __HAL_UART_ENABLE_IT(hgps->gps_huart,UART_IT_IDLE);
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	687a      	ldr	r2, [r7, #4]
 800b29a:	6812      	ldr	r2, [r2, #0]
 800b29c:	6812      	ldr	r2, [r2, #0]
 800b29e:	6812      	ldr	r2, [r2, #0]
 800b2a0:	f042 0210 	orr.w	r2, r2, #16
 800b2a4:	601a      	str	r2, [r3, #0]
	 __HAL_DMA_ENABLE_IT(hgps->gps_huart->hdmarx, DMA_IT_TC);
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	687a      	ldr	r2, [r7, #4]
 800b2b0:	6812      	ldr	r2, [r2, #0]
 800b2b2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800b2b4:	6812      	ldr	r2, [r2, #0]
 800b2b6:	6812      	ldr	r2, [r2, #0]
 800b2b8:	f042 0202 	orr.w	r2, r2, #2
 800b2bc:	601a      	str	r2, [r3, #0]
	 if(__HAL_TIM_GET_FLAG(hgps->gps_htim,TIM_FLAG_CC1) == SET)
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	689b      	ldr	r3, [r3, #8]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	691b      	ldr	r3, [r3, #16]
 800b2c6:	f003 0302 	and.w	r3, r3, #2
 800b2ca:	2b02      	cmp	r3, #2
 800b2cc:	d105      	bne.n	800b2da <UBX_Send_Ack+0xee>
	 {
		 __HAL_TIM_CLEAR_FLAG(hgps->gps_htim,TIM_FLAG_CC1);
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	689b      	ldr	r3, [r3, #8]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	f06f 0202 	mvn.w	r2, #2
 800b2d8:	611a      	str	r2, [r3, #16]
	 }
	 M2M_Txfer_Cplt = 0;
 800b2da:	4b67      	ldr	r3, [pc, #412]	; (800b478 <UBX_Send_Ack+0x28c>)
 800b2dc:	2200      	movs	r2, #0
 800b2de:	701a      	strb	r2, [r3, #0]
	 HAL_UART_Receive_DMA(hgps->gps_huart,hgps->GPS_Rx_Buffer, DMA_RX_BUFFER_SIZE);
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	6818      	ldr	r0, [r3, #0]
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	68db      	ldr	r3, [r3, #12]
 800b2e8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b2ec:	4619      	mov	r1, r3
 800b2ee:	f7fc fef3 	bl	80080d8 <HAL_UART_Receive_DMA>

	 __HAL_TIM_ENABLE_IT(hgps->gps_htim,TIM_IT_CC1);
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	689b      	ldr	r3, [r3, #8]
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	687a      	ldr	r2, [r7, #4]
 800b2fa:	6892      	ldr	r2, [r2, #8]
 800b2fc:	6812      	ldr	r2, [r2, #0]
 800b2fe:	68d2      	ldr	r2, [r2, #12]
 800b300:	f042 0202 	orr.w	r2, r2, #2
 800b304:	60da      	str	r2, [r3, #12]
	 HAL_TIM_OC_Start_IT(hgps->gps_htim, TIM_CHANNEL_1);
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	689b      	ldr	r3, [r3, #8]
 800b30a:	2100      	movs	r1, #0
 800b30c:	4618      	mov	r0, r3
 800b30e:	f7fb f8e1 	bl	80064d4 <HAL_TIM_OC_Start_IT>
	 HAL_TIM_Base_Start_IT(hgps->gps_htim);
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	689b      	ldr	r3, [r3, #8]
 800b316:	4618      	mov	r0, r3
 800b318:	f7fb f854 	bl	80063c4 <HAL_TIM_Base_Start_IT>
	 }
	 uint16_t time_1 = HAL_GetTick();
 800b31c:	f7f6 f988 	bl	8001630 <HAL_GetTick>
 800b320:	4603      	mov	r3, r0
 800b322:	86fb      	strh	r3, [r7, #54]	; 0x36
	  while(M2M_Txfer_Cplt != SET)
 800b324:	e024      	b.n	800b370 <UBX_Send_Ack+0x184>
	  {
		  //TODO: SET DEVICE TO LOW POWER MODE WHILE DMA TRASNFER OCCURS
		  //Check for either receiver time out or peripheral timeout event
		  if(M2M_Txfer_Cplt == HAL_TIMEOUT)
 800b326:	4b54      	ldr	r3, [pc, #336]	; (800b478 <UBX_Send_Ack+0x28c>)
 800b328:	781b      	ldrb	r3, [r3, #0]
 800b32a:	2b03      	cmp	r3, #3
 800b32c:	d108      	bne.n	800b340 <UBX_Send_Ack+0x154>
		  {
			  TIM_IDLE_Timeout = RESET;
 800b32e:	4b53      	ldr	r3, [pc, #332]	; (800b47c <UBX_Send_Ack+0x290>)
 800b330:	2200      	movs	r2, #0
 800b332:	701a      	strb	r2, [r3, #0]
			  M2M_Txfer_Cplt = RESET;
 800b334:	4b50      	ldr	r3, [pc, #320]	; (800b478 <UBX_Send_Ack+0x28c>)
 800b336:	2200      	movs	r2, #0
 800b338:	701a      	strb	r2, [r3, #0]
			  return UBX_TIMEOUT_Rx;
 800b33a:	f06f 0302 	mvn.w	r3, #2
 800b33e:	e092      	b.n	800b466 <UBX_Send_Ack+0x27a>
		  }
		  if(TIM_IDLE_Timeout)
 800b340:	4b4e      	ldr	r3, [pc, #312]	; (800b47c <UBX_Send_Ack+0x290>)
 800b342:	781b      	ldrb	r3, [r3, #0]
 800b344:	2b00      	cmp	r3, #0
 800b346:	d013      	beq.n	800b370 <UBX_Send_Ack+0x184>
		  {
			  uint16_t timeout = HAL_GetTick() - time_1;
 800b348:	f7f6 f972 	bl	8001630 <HAL_GetTick>
 800b34c:	4603      	mov	r3, r0
 800b34e:	b29a      	uxth	r2, r3
 800b350:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800b352:	1ad3      	subs	r3, r2, r3
 800b354:	86bb      	strh	r3, [r7, #52]	; 0x34
			  if(timeout > 300)
 800b356:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800b358:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800b35c:	d908      	bls.n	800b370 <UBX_Send_Ack+0x184>
			  {
				  TIM_IDLE_Timeout = RESET;
 800b35e:	4b47      	ldr	r3, [pc, #284]	; (800b47c <UBX_Send_Ack+0x290>)
 800b360:	2200      	movs	r2, #0
 800b362:	701a      	strb	r2, [r3, #0]
				  M2M_Txfer_Cplt = RESET;
 800b364:	4b44      	ldr	r3, [pc, #272]	; (800b478 <UBX_Send_Ack+0x28c>)
 800b366:	2200      	movs	r2, #0
 800b368:	701a      	strb	r2, [r3, #0]
				  return UBX_TIMEOUT_Rx;
 800b36a:	f06f 0302 	mvn.w	r3, #2
 800b36e:	e07a      	b.n	800b466 <UBX_Send_Ack+0x27a>
	  while(M2M_Txfer_Cplt != SET)
 800b370:	4b41      	ldr	r3, [pc, #260]	; (800b478 <UBX_Send_Ack+0x28c>)
 800b372:	781b      	ldrb	r3, [r3, #0]
 800b374:	2b01      	cmp	r3, #1
 800b376:	d1d6      	bne.n	800b326 <UBX_Send_Ack+0x13a>
			  }
		  }
	  }
	  M2M_Txfer_Cplt = RESET;
 800b378:	4b3f      	ldr	r3, [pc, #252]	; (800b478 <UBX_Send_Ack+0x28c>)
 800b37a:	2200      	movs	r2, #0
 800b37c:	701a      	strb	r2, [r3, #0]
	  char val = (char) 0xB5;
 800b37e:	23b5      	movs	r3, #181	; 0xb5
 800b380:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	  int index = (int)(strchr((char*)GNSS_Buffer,val))-(int)GNSS_Buffer;
 800b384:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800b388:	4619      	mov	r1, r3
 800b38a:	483d      	ldr	r0, [pc, #244]	; (800b480 <UBX_Send_Ack+0x294>)
 800b38c:	f005 ff9c 	bl	80112c8 <strchr>
 800b390:	4603      	mov	r3, r0
 800b392:	461a      	mov	r2, r3
 800b394:	4b3a      	ldr	r3, [pc, #232]	; (800b480 <UBX_Send_Ack+0x294>)
 800b396:	1ad3      	subs	r3, r2, r3
 800b398:	62fb      	str	r3, [r7, #44]	; 0x2c
	  UBX_MSG_t GPS_Acknowledgement_State;
	  if((index < 0) || (index >GNSS_BUFFER_SIZE))
 800b39a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	db60      	blt.n	800b462 <UBX_Send_Ack+0x276>
 800b3a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b3a6:	dc5c      	bgt.n	800b462 <UBX_Send_Ack+0x276>
	  {

	  }else{
	  uint8_t msg[10] = {0};
 800b3a8:	f107 0308 	add.w	r3, r7, #8
 800b3ac:	2200      	movs	r2, #0
 800b3ae:	601a      	str	r2, [r3, #0]
 800b3b0:	605a      	str	r2, [r3, #4]
 800b3b2:	811a      	strh	r2, [r3, #8]
	  memcpy(msg,&hgps->GPS_Mem_Buffer[index],10);
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	695a      	ldr	r2, [r3, #20]
 800b3b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3ba:	441a      	add	r2, r3
 800b3bc:	f107 0308 	add.w	r3, r7, #8
 800b3c0:	6810      	ldr	r0, [r2, #0]
 800b3c2:	6851      	ldr	r1, [r2, #4]
 800b3c4:	c303      	stmia	r3!, {r0, r1}
 800b3c6:	8912      	ldrh	r2, [r2, #8]
 800b3c8:	801a      	strh	r2, [r3, #0]

	  uint16_t header = ((uint16_t)msg[0]<<8) | ((uint16_t)msg[1]);
 800b3ca:	7a3b      	ldrb	r3, [r7, #8]
 800b3cc:	021b      	lsls	r3, r3, #8
 800b3ce:	b21a      	sxth	r2, r3
 800b3d0:	7a7b      	ldrb	r3, [r7, #9]
 800b3d2:	b21b      	sxth	r3, r3
 800b3d4:	4313      	orrs	r3, r2
 800b3d6:	b21b      	sxth	r3, r3
 800b3d8:	857b      	strh	r3, [r7, #42]	; 0x2a
	  if(header == 0xb562)
 800b3da:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800b3dc:	f24b 5262 	movw	r2, #46434	; 0xb562
 800b3e0:	4293      	cmp	r3, r2
 800b3e2:	d13e      	bne.n	800b462 <UBX_Send_Ack+0x276>
	  {
	 	 uint8_t ck_A =0, ck_B =0;
 800b3e4:	2300      	movs	r3, #0
 800b3e6:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800b3ea:	2300      	movs	r3, #0
 800b3ec:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
	 	 for (int i = 2; i < 8; ++i)
 800b3f0:	2302      	movs	r3, #2
 800b3f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b3f4:	e013      	b.n	800b41e <UBX_Send_Ack+0x232>
	 	 {
	 	 	ck_A += (uint8_t)msg[i];
 800b3f6:	f107 0208 	add.w	r2, r7, #8
 800b3fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b3fc:	4413      	add	r3, r2
 800b3fe:	781a      	ldrb	r2, [r3, #0]
 800b400:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 800b404:	4413      	add	r3, r2
 800b406:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
	 	 	ck_B += ck_A;
 800b40a:	f897 2041 	ldrb.w	r2, [r7, #65]	; 0x41
 800b40e:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 800b412:	4413      	add	r3, r2
 800b414:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
	 	 for (int i = 2; i < 8; ++i)
 800b418:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b41a:	3301      	adds	r3, #1
 800b41c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b41e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b420:	2b07      	cmp	r3, #7
 800b422:	dde8      	ble.n	800b3f6 <UBX_Send_Ack+0x20a>
	 	 }
	 	 if((ck_A == msg[8])&& (ck_B == msg[9]))
 800b424:	7c3b      	ldrb	r3, [r7, #16]
 800b426:	f897 2042 	ldrb.w	r2, [r7, #66]	; 0x42
 800b42a:	429a      	cmp	r2, r3
 800b42c:	d116      	bne.n	800b45c <UBX_Send_Ack+0x270>
 800b42e:	7c7b      	ldrb	r3, [r7, #17]
 800b430:	f897 2041 	ldrb.w	r2, [r7, #65]	; 0x41
 800b434:	429a      	cmp	r2, r3
 800b436:	d111      	bne.n	800b45c <UBX_Send_Ack+0x270>
	 	 {
	 	 	//acknowledgement
	 	 	if(msg[2] == 0x05)
 800b438:	7abb      	ldrb	r3, [r7, #10]
 800b43a:	2b05      	cmp	r3, #5
 800b43c:	d111      	bne.n	800b462 <UBX_Send_Ack+0x276>
	 	 	{
	 		 	switch (msg[3])
 800b43e:	7afb      	ldrb	r3, [r7, #11]
 800b440:	2b00      	cmp	r3, #0
 800b442:	d002      	beq.n	800b44a <UBX_Send_Ack+0x25e>
 800b444:	2b01      	cmp	r3, #1
 800b446:	d004      	beq.n	800b452 <UBX_Send_Ack+0x266>
	 	 	if(msg[2] == 0x05)
 800b448:	e00b      	b.n	800b462 <UBX_Send_Ack+0x276>
	 		 	{
	 		 		case 0:
	 		 			GPS_Acknowledgement_State = UBX_ACK_NACK;
 800b44a:	2300      	movs	r3, #0
 800b44c:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	 		 			break;
 800b450:	e003      	b.n	800b45a <UBX_Send_Ack+0x26e>
	 		 		case 1:
	 		 			GPS_Acknowledgement_State = UBX_ACK_ACK;
 800b452:	2301      	movs	r3, #1
 800b454:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	 		 			break;
 800b458:	bf00      	nop
	 	 	if(msg[2] == 0x05)
 800b45a:	e002      	b.n	800b462 <UBX_Send_Ack+0x276>
	 		 		}
	 		 	}
	 		 }
	 		 else
	 		 {
	 		 	GPS_Acknowledgement_State = UBX_ERROR;
 800b45c:	23ff      	movs	r3, #255	; 0xff
 800b45e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	 		 }
	 	 }
	  }
	  return GPS_Acknowledgement_State;
 800b462:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
}
 800b466:	4618      	mov	r0, r3
 800b468:	3748      	adds	r7, #72	; 0x48
 800b46a:	46bd      	mov	sp, r7
 800b46c:	bdb0      	pop	{r4, r5, r7, pc}
 800b46e:	bf00      	nop
 800b470:	0801958c 	.word	0x0801958c
 800b474:	20001c08 	.word	0x20001c08
 800b478:	20000b44 	.word	0x20000b44
 800b47c:	20000ae8 	.word	0x20000ae8
 800b480:	20001408 	.word	0x20001408

0800b484 <UBX_Configure_Baudrate>:

UBX_MSG_t UBX_Configure_Baudrate(GPS_Handle_Typedef* hgps)
{
 800b484:	b5b0      	push	{r4, r5, r7, lr}
 800b486:	b08a      	sub	sp, #40	; 0x28
 800b488:	af00      	add	r7, sp, #0
 800b48a:	6078      	str	r0, [r7, #4]

	//GPS is configured for 9600, change baud to 115200
	uint8_t ubx_baude_rate_config[] = {0xB5,0x62,0x06,0x00,0x14,0x00,0x01,0x00,0x00,0x00,0xD0,0x08,0x00,0x00,0x00,0xC2,0x01,0x00,0x07,0x00,0x03,0x00,0x00,0x00,0x00,0x00,0xC0,0x7E};
 800b48c:	4b20      	ldr	r3, [pc, #128]	; (800b510 <UBX_Configure_Baudrate+0x8c>)
 800b48e:	f107 0408 	add.w	r4, r7, #8
 800b492:	461d      	mov	r5, r3
 800b494:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b496:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b498:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800b49c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	uint32_t size =  sizeof(ubx_baude_rate_config)/sizeof(ubx_baude_rate_config[0]);
 800b4a0:	231c      	movs	r3, #28
 800b4a2:	627b      	str	r3, [r7, #36]	; 0x24
	memcpy(hgps->GPS_Tx_Buffer,ubx_baude_rate_config,size);
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	691b      	ldr	r3, [r3, #16]
 800b4a8:	f107 0108 	add.w	r1, r7, #8
 800b4ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b4ae:	4618      	mov	r0, r3
 800b4b0:	f005 fb06 	bl	8010ac0 <memcpy>
	if(HAL_UART_Transmit_DMA(hgps->gps_huart,hgps->GPS_Tx_Buffer,size) == HAL_OK)
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	6818      	ldr	r0, [r3, #0]
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	691b      	ldr	r3, [r3, #16]
 800b4bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b4be:	b292      	uxth	r2, r2
 800b4c0:	4619      	mov	r1, r3
 800b4c2:	f7fc fd8d 	bl	8007fe0 <HAL_UART_Transmit_DMA>
 800b4c6:	4603      	mov	r3, r0
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d11b      	bne.n	800b504 <UBX_Configure_Baudrate+0x80>
	{
		 while(TX_Cplt != SET);
 800b4cc:	bf00      	nop
 800b4ce:	4b11      	ldr	r3, [pc, #68]	; (800b514 <UBX_Configure_Baudrate+0x90>)
 800b4d0:	781b      	ldrb	r3, [r3, #0]
 800b4d2:	2b01      	cmp	r3, #1
 800b4d4:	d1fb      	bne.n	800b4ce <UBX_Configure_Baudrate+0x4a>
		 Clear_Buffer(hgps->GPS_Tx_Buffer,DMA_TX_BUFFER_SIZE);
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	691b      	ldr	r3, [r3, #16]
 800b4da:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800b4de:	4618      	mov	r0, r3
 800b4e0:	f7ff fa40 	bl	800a964 <Clear_Buffer>
		 if(USART_Set_Baudrate(hgps,115200) != HAL_OK)
 800b4e4:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800b4e8:	6878      	ldr	r0, [r7, #4]
 800b4ea:	f7ff fe05 	bl	800b0f8 <USART_Set_Baudrate>
 800b4ee:	4603      	mov	r3, r0
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d002      	beq.n	800b4fa <UBX_Configure_Baudrate+0x76>
		 {
			 return UBX_ERROR;
 800b4f4:	f04f 33ff 	mov.w	r3, #4294967295
 800b4f8:	e006      	b.n	800b508 <UBX_Configure_Baudrate+0x84>
		 }
		 return UBX_Send_Ack(hgps);
 800b4fa:	6878      	ldr	r0, [r7, #4]
 800b4fc:	f7ff fe76 	bl	800b1ec <UBX_Send_Ack>
 800b500:	4603      	mov	r3, r0
 800b502:	e001      	b.n	800b508 <UBX_Configure_Baudrate+0x84>
	}
	return UBX_TIMEOUT_Tx;
 800b504:	f06f 0301 	mvn.w	r3, #1
}
 800b508:	4618      	mov	r0, r3
 800b50a:	3728      	adds	r7, #40	; 0x28
 800b50c:	46bd      	mov	sp, r7
 800b50e:	bdb0      	pop	{r4, r5, r7, pc}
 800b510:	080195a4 	.word	0x080195a4
 800b514:	20001c08 	.word	0x20001c08

0800b518 <UBX_Configure_Messages>:

UBX_MSG_t UBX_Configure_Messages(GPS_Handle_Typedef *hgps)
{
 800b518:	b5b0      	push	{r4, r5, r7, lr}
 800b51a:	b0a8      	sub	sp, #160	; 0xa0
 800b51c:	af00      	add	r7, sp, #0
 800b51e:	6078      	str	r0, [r7, #4]
	//clear all active/useless messages
	uint8_t NMEA_Clear_buffer[] = {0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x0A, 0x00, 0x04, 0x23, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x09, 0x00, 0x03, 0x21, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x00, 0x00, 0xFA, 0x0F, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x0D, 0x00, 0x07, 0x29, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x06, 0x00, 0x00, 0x1B, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x07, 0x00, 0x01, 0x1D, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x03, 0x00, 0xFD, 0x15, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x04, 0x00, 0xFE, 0x17, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x0F, 0x00, 0x09, 0x2D, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x05, 0x00, 0xFF, 0x19} ;
 800b520:	4a3d      	ldr	r2, [pc, #244]	; (800b618 <UBX_Configure_Messages+0x100>)
 800b522:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b526:	4611      	mov	r1, r2
 800b528:	226e      	movs	r2, #110	; 0x6e
 800b52a:	4618      	mov	r0, r3
 800b52c:	f005 fac8 	bl	8010ac0 <memcpy>
	uint32_t size = sizeof(NMEA_Clear_buffer)/sizeof(NMEA_Clear_buffer[0]);
 800b530:	236e      	movs	r3, #110	; 0x6e
 800b532:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_TC))
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	69db      	ldr	r3, [r3, #28]
 800b53e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b542:	2b40      	cmp	r3, #64	; 0x40
 800b544:	d104      	bne.n	800b550 <UBX_Configure_Messages+0x38>
	 {
		__HAL_UART_CLEAR_FLAG(hgps->gps_huart,UART_FLAG_TC);
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	2240      	movs	r2, #64	; 0x40
 800b54e:	621a      	str	r2, [r3, #32]
	 }
	__HAL_UART_ENABLE_IT(hgps->gps_huart,UART_IT_TC);
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	687a      	ldr	r2, [r7, #4]
 800b558:	6812      	ldr	r2, [r2, #0]
 800b55a:	6812      	ldr	r2, [r2, #0]
 800b55c:	6812      	ldr	r2, [r2, #0]
 800b55e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b562:	601a      	str	r2, [r3, #0]
	if(HAL_UART_Transmit_DMA(hgps->gps_huart,NMEA_Clear_buffer,size) != HAL_OK)
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800b56c:	b292      	uxth	r2, r2
 800b56e:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 800b572:	4618      	mov	r0, r3
 800b574:	f7fc fd34 	bl	8007fe0 <HAL_UART_Transmit_DMA>
 800b578:	4603      	mov	r3, r0
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d002      	beq.n	800b584 <UBX_Configure_Messages+0x6c>
	{
		return UBX_ERROR;
 800b57e:	f04f 33ff 	mov.w	r3, #4294967295
 800b582:	e044      	b.n	800b60e <UBX_Configure_Messages+0xf6>
	}
	while(TX_Cplt != SET);
 800b584:	bf00      	nop
 800b586:	4b25      	ldr	r3, [pc, #148]	; (800b61c <UBX_Configure_Messages+0x104>)
 800b588:	781b      	ldrb	r3, [r3, #0]
 800b58a:	2b01      	cmp	r3, #1
 800b58c:	d1fb      	bne.n	800b586 <UBX_Configure_Messages+0x6e>
	TX_Cplt = 0;
 800b58e:	4b23      	ldr	r3, [pc, #140]	; (800b61c <UBX_Configure_Messages+0x104>)
 800b590:	2200      	movs	r2, #0
 800b592:	701a      	strb	r2, [r3, #0]
	(void)NMEA_Clear_buffer;
	//enable messages GLL ZDA GSA
	uint8_t NMEA_msgs[] = {0xB5,0x62,0x06,0x01,0x03,0x00,0xF0,0x01,0x01,0xFC,0x12,0xB5,0x62,0x06,0x01,0x03,0x00,0xF0,0x02,0x01,0xFD,0x14,0xB5,0x62,0x06,0x01,0x03,0x00,0xF0,0x08,0x01,0x03,0x20};
 800b594:	4b22      	ldr	r3, [pc, #136]	; (800b620 <UBX_Configure_Messages+0x108>)
 800b596:	f107 0408 	add.w	r4, r7, #8
 800b59a:	461d      	mov	r5, r3
 800b59c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b59e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b5a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b5a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b5a4:	682b      	ldr	r3, [r5, #0]
 800b5a6:	7023      	strb	r3, [r4, #0]
	size = sizeof(NMEA_msgs)/sizeof(NMEA_msgs[0]);
 800b5a8:	2321      	movs	r3, #33	; 0x21
 800b5aa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_TC))
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	69db      	ldr	r3, [r3, #28]
 800b5b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b5ba:	2b40      	cmp	r3, #64	; 0x40
 800b5bc:	d104      	bne.n	800b5c8 <UBX_Configure_Messages+0xb0>
	 {
		 __HAL_UART_CLEAR_FLAG(hgps->gps_huart,UART_FLAG_TC);
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	2240      	movs	r2, #64	; 0x40
 800b5c6:	621a      	str	r2, [r3, #32]
	 }
	 __HAL_UART_ENABLE_IT(hgps->gps_huart,UART_IT_TC);
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	687a      	ldr	r2, [r7, #4]
 800b5d0:	6812      	ldr	r2, [r2, #0]
 800b5d2:	6812      	ldr	r2, [r2, #0]
 800b5d4:	6812      	ldr	r2, [r2, #0]
 800b5d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b5da:	601a      	str	r2, [r3, #0]
	if(HAL_UART_Transmit_DMA(hgps->gps_huart,NMEA_msgs,size) == HAL_OK)
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800b5e4:	b292      	uxth	r2, r2
 800b5e6:	f107 0108 	add.w	r1, r7, #8
 800b5ea:	4618      	mov	r0, r3
 800b5ec:	f7fc fcf8 	bl	8007fe0 <HAL_UART_Transmit_DMA>
 800b5f0:	4603      	mov	r3, r0
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d109      	bne.n	800b60a <UBX_Configure_Messages+0xf2>
	{
		while(TX_Cplt != SET);
 800b5f6:	bf00      	nop
 800b5f8:	4b08      	ldr	r3, [pc, #32]	; (800b61c <UBX_Configure_Messages+0x104>)
 800b5fa:	781b      	ldrb	r3, [r3, #0]
 800b5fc:	2b01      	cmp	r3, #1
 800b5fe:	d1fb      	bne.n	800b5f8 <UBX_Configure_Messages+0xe0>
		TX_Cplt = 0;
 800b600:	4b06      	ldr	r3, [pc, #24]	; (800b61c <UBX_Configure_Messages+0x104>)
 800b602:	2200      	movs	r2, #0
 800b604:	701a      	strb	r2, [r3, #0]
		return UBX_OK;
 800b606:	2302      	movs	r3, #2
 800b608:	e001      	b.n	800b60e <UBX_Configure_Messages+0xf6>
	}

	return UBX_ERROR;
 800b60a:	f04f 33ff 	mov.w	r3, #4294967295

}
 800b60e:	4618      	mov	r0, r3
 800b610:	37a0      	adds	r7, #160	; 0xa0
 800b612:	46bd      	mov	sp, r7
 800b614:	bdb0      	pop	{r4, r5, r7, pc}
 800b616:	bf00      	nop
 800b618:	080195c0 	.word	0x080195c0
 800b61c:	20001c08 	.word	0x20001c08
 800b620:	08019630 	.word	0x08019630

0800b624 <USART_TIM_RTO_Handler>:

//================ 7. IRQ Handlers Functions Prototypes ===============================

void USART_TIM_RTO_Handler(TIM_HandleTypeDef *htim)
{
 800b624:	b580      	push	{r7, lr}
 800b626:	b082      	sub	sp, #8
 800b628:	af00      	add	r7, sp, #0
 800b62a:	6078      	str	r0, [r7, #4]
	if(__HAL_TIM_GET_IT_SOURCE(htim,TIM_IT_CC1))
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	68db      	ldr	r3, [r3, #12]
 800b632:	f003 0302 	and.w	r3, r3, #2
 800b636:	2b02      	cmp	r3, #2
 800b638:	d10a      	bne.n	800b650 <USART_TIM_RTO_Handler+0x2c>
	{

		//clear interrupt
		__HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1|TIM_IT_UPDATE);
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	f06f 0203 	mvn.w	r2, #3
 800b642:	611a      	str	r2, [r3, #16]
		//set reciever timeout flag
		TIM_IDLE_Timeout = 1;
 800b644:	4b04      	ldr	r3, [pc, #16]	; (800b658 <USART_TIM_RTO_Handler+0x34>)
 800b646:	2201      	movs	r2, #1
 800b648:	701a      	strb	r2, [r3, #0]
		//disable timer
		HAL_TIM_Base_Stop_IT(htim);
 800b64a:	6878      	ldr	r0, [r7, #4]
 800b64c:	f7fa fee4 	bl	8006418 <HAL_TIM_Base_Stop_IT>
	}
}
 800b650:	bf00      	nop
 800b652:	3708      	adds	r7, #8
 800b654:	46bd      	mov	sp, r7
 800b656:	bd80      	pop	{r7, pc}
 800b658:	20000ae8 	.word	0x20000ae8

0800b65c <DMA_GNSS_MEM_IRQHandler>:

void DMA_GNSS_MEM_IRQHandler(GPS_Handle_Typedef *hgps)
{
 800b65c:	b580      	push	{r7, lr}
 800b65e:	b084      	sub	sp, #16
 800b660:	af00      	add	r7, sp, #0
 800b662:	6078      	str	r0, [r7, #4]

		M2M_Txfer_Cplt = SET;
 800b664:	4b64      	ldr	r3, [pc, #400]	; (800b7f8 <DMA_GNSS_MEM_IRQHandler+0x19c>)
 800b666:	2201      	movs	r2, #1
 800b668:	701a      	strb	r2, [r3, #0]
		if(log_gps)
 800b66a:	4b64      	ldr	r3, [pc, #400]	; (800b7fc <DMA_GNSS_MEM_IRQHandler+0x1a0>)
 800b66c:	781b      	ldrb	r3, [r3, #0]
 800b66e:	2b00      	cmp	r3, #0
 800b670:	f000 80be 	beq.w	800b7f0 <DMA_GNSS_MEM_IRQHandler+0x194>
		{
			Clear_Buffer(hgps->GPS_Rx_Buffer,DMA_RX_BUFFER_SIZE);
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	68db      	ldr	r3, [r3, #12]
 800b678:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800b67c:	4618      	mov	r0, r3
 800b67e:	f7ff f971 	bl	800a964 <Clear_Buffer>
			//reset pointer
			char* msg = strtok((char*)GNSS_Buffer, "$");
 800b682:	495f      	ldr	r1, [pc, #380]	; (800b800 <DMA_GNSS_MEM_IRQHandler+0x1a4>)
 800b684:	485f      	ldr	r0, [pc, #380]	; (800b804 <DMA_GNSS_MEM_IRQHandler+0x1a8>)
 800b686:	f006 fc55 	bl	8011f34 <strtok>
 800b68a:	60f8      	str	r0, [r7, #12]
				while(msg != NULL)
 800b68c:	e042      	b.n	800b714 <DMA_GNSS_MEM_IRQHandler+0xb8>
				{
					switch(is_valid(msg))
 800b68e:	68f8      	ldr	r0, [r7, #12]
 800b690:	f7ff f976 	bl	800a980 <is_valid>
 800b694:	4603      	mov	r3, r0
 800b696:	2b02      	cmp	r3, #2
 800b698:	d012      	beq.n	800b6c0 <DMA_GNSS_MEM_IRQHandler+0x64>
 800b69a:	2b03      	cmp	r3, #3
 800b69c:	d01e      	beq.n	800b6dc <DMA_GNSS_MEM_IRQHandler+0x80>
 800b69e:	2b01      	cmp	r3, #1
 800b6a0:	d000      	beq.n	800b6a4 <DMA_GNSS_MEM_IRQHandler+0x48>
				    		packet_full |= 0b100;
				    	}
				    	break;
					  default:
						// invalid case
						break;
 800b6a2:	e02e      	b.n	800b702 <DMA_GNSS_MEM_IRQHandler+0xa6>
						if(Parse_GLL(msg) == 2)
 800b6a4:	68f8      	ldr	r0, [r7, #12]
 800b6a6:	f7ff fadf 	bl	800ac68 <Parse_GLL>
 800b6aa:	4603      	mov	r3, r0
 800b6ac:	2b02      	cmp	r3, #2
 800b6ae:	d123      	bne.n	800b6f8 <DMA_GNSS_MEM_IRQHandler+0x9c>
							packet_full |= 0b1;
 800b6b0:	4b55      	ldr	r3, [pc, #340]	; (800b808 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800b6b2:	781b      	ldrb	r3, [r3, #0]
 800b6b4:	f043 0301 	orr.w	r3, r3, #1
 800b6b8:	b2da      	uxtb	r2, r3
 800b6ba:	4b53      	ldr	r3, [pc, #332]	; (800b808 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800b6bc:	701a      	strb	r2, [r3, #0]
						break;
 800b6be:	e01b      	b.n	800b6f8 <DMA_GNSS_MEM_IRQHandler+0x9c>
						if(parse_GSA(msg) == 0)
 800b6c0:	68f8      	ldr	r0, [r7, #12]
 800b6c2:	f7ff fb69 	bl	800ad98 <parse_GSA>
 800b6c6:	4603      	mov	r3, r0
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d117      	bne.n	800b6fc <DMA_GNSS_MEM_IRQHandler+0xa0>
							packet_full |= 0b10;
 800b6cc:	4b4e      	ldr	r3, [pc, #312]	; (800b808 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800b6ce:	781b      	ldrb	r3, [r3, #0]
 800b6d0:	f043 0302 	orr.w	r3, r3, #2
 800b6d4:	b2da      	uxtb	r2, r3
 800b6d6:	4b4c      	ldr	r3, [pc, #304]	; (800b808 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800b6d8:	701a      	strb	r2, [r3, #0]
						break;
 800b6da:	e00f      	b.n	800b6fc <DMA_GNSS_MEM_IRQHandler+0xa0>
				    	if(parse_ZDA(msg) == 0)
 800b6dc:	68f8      	ldr	r0, [r7, #12]
 800b6de:	f7ff f9fb 	bl	800aad8 <parse_ZDA>
 800b6e2:	4603      	mov	r3, r0
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d10b      	bne.n	800b700 <DMA_GNSS_MEM_IRQHandler+0xa4>
				    		packet_full |= 0b100;
 800b6e8:	4b47      	ldr	r3, [pc, #284]	; (800b808 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800b6ea:	781b      	ldrb	r3, [r3, #0]
 800b6ec:	f043 0304 	orr.w	r3, r3, #4
 800b6f0:	b2da      	uxtb	r2, r3
 800b6f2:	4b45      	ldr	r3, [pc, #276]	; (800b808 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800b6f4:	701a      	strb	r2, [r3, #0]
				    	break;
 800b6f6:	e003      	b.n	800b700 <DMA_GNSS_MEM_IRQHandler+0xa4>
						break;
 800b6f8:	bf00      	nop
 800b6fa:	e002      	b.n	800b702 <DMA_GNSS_MEM_IRQHandler+0xa6>
						break;
 800b6fc:	bf00      	nop
 800b6fe:	e000      	b.n	800b702 <DMA_GNSS_MEM_IRQHandler+0xa6>
				    	break;
 800b700:	bf00      	nop
					}
					if(packet_full == 7)
 800b702:	4b41      	ldr	r3, [pc, #260]	; (800b808 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800b704:	781b      	ldrb	r3, [r3, #0]
 800b706:	2b07      	cmp	r3, #7
 800b708:	d008      	beq.n	800b71c <DMA_GNSS_MEM_IRQHandler+0xc0>
					{
						break;
					}
					msg = strtok(NULL,"$");
 800b70a:	493d      	ldr	r1, [pc, #244]	; (800b800 <DMA_GNSS_MEM_IRQHandler+0x1a4>)
 800b70c:	2000      	movs	r0, #0
 800b70e:	f006 fc11 	bl	8011f34 <strtok>
 800b712:	60f8      	str	r0, [r7, #12]
				while(msg != NULL)
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	2b00      	cmp	r3, #0
 800b718:	d1b9      	bne.n	800b68e <DMA_GNSS_MEM_IRQHandler+0x32>
 800b71a:	e000      	b.n	800b71e <DMA_GNSS_MEM_IRQHandler+0xc2>
						break;
 800b71c:	bf00      	nop
				}
			if(__HAL_TIM_GET_IT_SOURCE(hgps->gps_htim,TIM_IT_CC1))
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	689b      	ldr	r3, [r3, #8]
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	68db      	ldr	r3, [r3, #12]
 800b726:	f003 0302 	and.w	r3, r3, #2
 800b72a:	2b02      	cmp	r3, #2
 800b72c:	d10a      	bne.n	800b744 <DMA_GNSS_MEM_IRQHandler+0xe8>
			{
				__HAL_TIM_CLEAR_FLAG(hgps->gps_htim,TIM_FLAG_CC1);
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	689b      	ldr	r3, [r3, #8]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	f06f 0202 	mvn.w	r2, #2
 800b738:	611a      	str	r2, [r3, #16]
				hgps->gps_htim->Instance->CNT = 0;
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	689b      	ldr	r3, [r3, #8]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	2200      	movs	r2, #0
 800b742:	625a      	str	r2, [r3, #36]	; 0x24
			}
			hgps->gps_huart->hdmarx->DmaBaseAddress->IFCR = 0x3FU << hgps->gps_huart->hdmarx->ChannelIndex; // clear all interrupts
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b74a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b74c:	687a      	ldr	r2, [r7, #4]
 800b74e:	6812      	ldr	r2, [r2, #0]
 800b750:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800b752:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800b754:	213f      	movs	r1, #63	; 0x3f
 800b756:	fa01 f202 	lsl.w	r2, r1, r2
 800b75a:	605a      	str	r2, [r3, #4]
			hgps->gps_huart->hdmarx->Instance->CMAR = (uint32_t)hgps->GPS_Rx_Buffer; //reset the pointer
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	687a      	ldr	r2, [r7, #4]
 800b766:	68d2      	ldr	r2, [r2, #12]
 800b768:	60da      	str	r2, [r3, #12]
			hgps->gps_huart->hdmarx->Instance->CNDTR = DMA_RX_BUFFER_SIZE; //set the number of bytes to expect
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b776:	605a      	str	r2, [r3, #4]
			__HAL_UART_ENABLE_IT(hgps->gps_huart, UART_IT_IDLE);
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	687a      	ldr	r2, [r7, #4]
 800b780:	6812      	ldr	r2, [r2, #0]
 800b782:	6812      	ldr	r2, [r2, #0]
 800b784:	6812      	ldr	r2, [r2, #0]
 800b786:	f042 0210 	orr.w	r2, r2, #16
 800b78a:	601a      	str	r2, [r3, #0]
			__HAL_UART_CLEAR_IDLEFLAG(hgps->gps_huart);
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	2210      	movs	r2, #16
 800b794:	621a      	str	r2, [r3, #32]
			if(packet_full != 7)
 800b796:	4b1c      	ldr	r3, [pc, #112]	; (800b808 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800b798:	781b      	ldrb	r3, [r3, #0]
 800b79a:	2b07      	cmp	r3, #7
 800b79c:	d028      	beq.n	800b7f0 <DMA_GNSS_MEM_IRQHandler+0x194>
			{
				__HAL_TIM_ENABLE_IT(hgps->gps_htim,TIM_IT_CC1);
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	689b      	ldr	r3, [r3, #8]
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	687a      	ldr	r2, [r7, #4]
 800b7a6:	6892      	ldr	r2, [r2, #8]
 800b7a8:	6812      	ldr	r2, [r2, #0]
 800b7aa:	68d2      	ldr	r2, [r2, #12]
 800b7ac:	f042 0202 	orr.w	r2, r2, #2
 800b7b0:	60da      	str	r2, [r3, #12]
				HAL_TIM_OC_Start_IT(hgps->gps_htim, TIM_CHANNEL_1);
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	689b      	ldr	r3, [r3, #8]
 800b7b6:	2100      	movs	r1, #0
 800b7b8:	4618      	mov	r0, r3
 800b7ba:	f7fa fe8b 	bl	80064d4 <HAL_TIM_OC_Start_IT>
				HAL_TIM_Base_Start_IT(hgps->gps_htim);
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	689b      	ldr	r3, [r3, #8]
 800b7c2:	4618      	mov	r0, r3
 800b7c4:	f7fa fdfe 	bl	80063c4 <HAL_TIM_Base_Start_IT>
				__HAL_DMA_ENABLE(hgps->gps_huart->hdmarx);
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	687a      	ldr	r2, [r7, #4]
 800b7d2:	6812      	ldr	r2, [r2, #0]
 800b7d4:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800b7d6:	6812      	ldr	r2, [r2, #0]
 800b7d8:	6812      	ldr	r2, [r2, #0]
 800b7da:	f042 0201 	orr.w	r2, r2, #1
 800b7de:	601a      	str	r2, [r3, #0]
				HAL_UART_DMAResume(hgps->gps_huart);
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	4618      	mov	r0, r3
 800b7e6:	f7fc fd4e 	bl	8008286 <HAL_UART_DMAResume>
				log_gps = SET;
 800b7ea:	4b04      	ldr	r3, [pc, #16]	; (800b7fc <DMA_GNSS_MEM_IRQHandler+0x1a0>)
 800b7ec:	2201      	movs	r2, #1
 800b7ee:	701a      	strb	r2, [r3, #0]
			}

		}

}
 800b7f0:	bf00      	nop
 800b7f2:	3710      	adds	r7, #16
 800b7f4:	46bd      	mov	sp, r7
 800b7f6:	bd80      	pop	{r7, pc}
 800b7f8:	20000b44 	.word	0x20000b44
 800b7fc:	20002454 	.word	0x20002454
 800b800:	08019654 	.word	0x08019654
 800b804:	20001408 	.word	0x20001408
 800b808:	20000af0 	.word	0x20000af0

0800b80c <DMA_GNSS_Periph_IRQHandler>:

void DMA_GNSS_Periph_IRQHandler(GPS_Handle_Typedef *hgps)
{
 800b80c:	b580      	push	{r7, lr}
 800b80e:	b082      	sub	sp, #8
 800b810:	af00      	add	r7, sp, #0
 800b812:	6078      	str	r0, [r7, #4]
	if(__HAL_DMA_GET_IT_SOURCE(hgps->gps_huart->hdmarx,DMA_IT_TC))
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	f003 0302 	and.w	r3, r3, #2
 800b822:	2b00      	cmp	r3, #0
 800b824:	d046      	beq.n	800b8b4 <DMA_GNSS_Periph_IRQHandler+0xa8>
	{
		__HAL_DMA_CLEAR_FLAG(hgps->gps_huart->hdmarx,DMA_FLAG_TC5);
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	461a      	mov	r2, r3
 800b830:	4b42      	ldr	r3, [pc, #264]	; (800b93c <DMA_GNSS_Periph_IRQHandler+0x130>)
 800b832:	429a      	cmp	r2, r3
 800b834:	d904      	bls.n	800b840 <DMA_GNSS_Periph_IRQHandler+0x34>
 800b836:	4b42      	ldr	r3, [pc, #264]	; (800b940 <DMA_GNSS_Periph_IRQHandler+0x134>)
 800b838:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800b83c:	605a      	str	r2, [r3, #4]
 800b83e:	e003      	b.n	800b848 <DMA_GNSS_Periph_IRQHandler+0x3c>
 800b840:	4b40      	ldr	r3, [pc, #256]	; (800b944 <DMA_GNSS_Periph_IRQHandler+0x138>)
 800b842:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800b846:	605a      	str	r2, [r3, #4]
		//stop timer and reset flag
		HAL_TIM_Base_Stop(hgps->gps_htim);
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	689b      	ldr	r3, [r3, #8]
 800b84c:	4618      	mov	r0, r3
 800b84e:	f7fa fd8f 	bl	8006370 <HAL_TIM_Base_Stop>
		__HAL_TIM_DISABLE_IT(hgps->gps_htim,TIM_IT_CC1);
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	689b      	ldr	r3, [r3, #8]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	687a      	ldr	r2, [r7, #4]
 800b85a:	6892      	ldr	r2, [r2, #8]
 800b85c:	6812      	ldr	r2, [r2, #0]
 800b85e:	68d2      	ldr	r2, [r2, #12]
 800b860:	f022 0202 	bic.w	r2, r2, #2
 800b864:	60da      	str	r2, [r3, #12]
		if(__HAL_TIM_GET_FLAG(hgps->gps_htim,TIM_FLAG_CC1))
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	689b      	ldr	r3, [r3, #8]
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	691b      	ldr	r3, [r3, #16]
 800b86e:	f003 0302 	and.w	r3, r3, #2
 800b872:	2b02      	cmp	r3, #2
 800b874:	d105      	bne.n	800b882 <DMA_GNSS_Periph_IRQHandler+0x76>
		{
			__HAL_TIM_CLEAR_FLAG(hgps->gps_htim,TIM_FLAG_CC1);
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	689b      	ldr	r3, [r3, #8]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	f06f 0202 	mvn.w	r2, #2
 800b880:	611a      	str	r2, [r3, #16]
		}
		TIM_IDLE_Timeout = RESET;
 800b882:	4b31      	ldr	r3, [pc, #196]	; (800b948 <DMA_GNSS_Periph_IRQHandler+0x13c>)
 800b884:	2200      	movs	r2, #0
 800b886:	701a      	strb	r2, [r3, #0]

		//begin a Memory to Memory PEripheral transfer
		__HAL_DMA_ENABLE_IT(hgps->gps_hdmamem,DMA_IT_TC);
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	685b      	ldr	r3, [r3, #4]
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	687a      	ldr	r2, [r7, #4]
 800b890:	6852      	ldr	r2, [r2, #4]
 800b892:	6812      	ldr	r2, [r2, #0]
 800b894:	6812      	ldr	r2, [r2, #0]
 800b896:	f042 0202 	orr.w	r2, r2, #2
 800b89a:	601a      	str	r2, [r3, #0]
		HAL_DMA_Start(hgps->gps_hdmamem,(uint32_t)hgps->GPS_Rx_Buffer,(uint32_t)hgps->GPS_Mem_Buffer,DMA_RX_BUFFER_SIZE);
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	6858      	ldr	r0, [r3, #4]
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	68db      	ldr	r3, [r3, #12]
 800b8a4:	4619      	mov	r1, r3
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	695b      	ldr	r3, [r3, #20]
 800b8aa:	461a      	mov	r2, r3
 800b8ac:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b8b0:	f7f6 f9c2 	bl	8001c38 <HAL_DMA_Start>
	}
		//in errata sheet Upon a data transfer error in a DMA channel x, both the specific TEIFx and the global GIFx
		//	flags are raised and the channel x is normally automatically disabled. However, if in the
		//	same clock cycle the software clears the GIFx flag (by setting the CGIFx bit of the
		//	DMA_IFCR register), the automatic channel disable fails and the TEIFx flag is not raised.
	if(__HAL_DMA_GET_IT_SOURCE(hgps->gps_hdmamem,DMA_IT_HT))
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	685b      	ldr	r3, [r3, #4]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	f003 0304 	and.w	r3, r3, #4
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d017      	beq.n	800b8f4 <DMA_GNSS_Periph_IRQHandler+0xe8>
	{
		__HAL_DMA_CLEAR_FLAG(hgps->gps_hdmamem,DMA_IT_HT);
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	685b      	ldr	r3, [r3, #4]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	461a      	mov	r2, r3
 800b8cc:	4b1b      	ldr	r3, [pc, #108]	; (800b93c <DMA_GNSS_Periph_IRQHandler+0x130>)
 800b8ce:	429a      	cmp	r2, r3
 800b8d0:	d903      	bls.n	800b8da <DMA_GNSS_Periph_IRQHandler+0xce>
 800b8d2:	4b1b      	ldr	r3, [pc, #108]	; (800b940 <DMA_GNSS_Periph_IRQHandler+0x134>)
 800b8d4:	2204      	movs	r2, #4
 800b8d6:	605a      	str	r2, [r3, #4]
 800b8d8:	e002      	b.n	800b8e0 <DMA_GNSS_Periph_IRQHandler+0xd4>
 800b8da:	4b1a      	ldr	r3, [pc, #104]	; (800b944 <DMA_GNSS_Periph_IRQHandler+0x138>)
 800b8dc:	2204      	movs	r2, #4
 800b8de:	605a      	str	r2, [r3, #4]
		__HAL_DMA_DISABLE_IT(hgps->gps_hdmamem,DMA_IT_HT);
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	685b      	ldr	r3, [r3, #4]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	687a      	ldr	r2, [r7, #4]
 800b8e8:	6852      	ldr	r2, [r2, #4]
 800b8ea:	6812      	ldr	r2, [r2, #0]
 800b8ec:	6812      	ldr	r2, [r2, #0]
 800b8ee:	f022 0204 	bic.w	r2, r2, #4
 800b8f2:	601a      	str	r2, [r3, #0]
	}
	if(__HAL_DMA_GET_IT_SOURCE(hgps->gps_hdmamem,DMA_IT_TE))
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	685b      	ldr	r3, [r3, #4]
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	f003 0308 	and.w	r3, r3, #8
 800b900:	2b00      	cmp	r3, #0
 800b902:	d017      	beq.n	800b934 <DMA_GNSS_Periph_IRQHandler+0x128>
	{
		__HAL_DMA_CLEAR_FLAG(hgps->gps_hdmamem,DMA_IT_TE);
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	685b      	ldr	r3, [r3, #4]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	461a      	mov	r2, r3
 800b90c:	4b0b      	ldr	r3, [pc, #44]	; (800b93c <DMA_GNSS_Periph_IRQHandler+0x130>)
 800b90e:	429a      	cmp	r2, r3
 800b910:	d903      	bls.n	800b91a <DMA_GNSS_Periph_IRQHandler+0x10e>
 800b912:	4b0b      	ldr	r3, [pc, #44]	; (800b940 <DMA_GNSS_Periph_IRQHandler+0x134>)
 800b914:	2208      	movs	r2, #8
 800b916:	605a      	str	r2, [r3, #4]
 800b918:	e002      	b.n	800b920 <DMA_GNSS_Periph_IRQHandler+0x114>
 800b91a:	4b0a      	ldr	r3, [pc, #40]	; (800b944 <DMA_GNSS_Periph_IRQHandler+0x138>)
 800b91c:	2208      	movs	r2, #8
 800b91e:	605a      	str	r2, [r3, #4]
		__HAL_DMA_DISABLE_IT(hgps->gps_hdmamem,DMA_IT_TE);
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	685b      	ldr	r3, [r3, #4]
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	687a      	ldr	r2, [r7, #4]
 800b928:	6852      	ldr	r2, [r2, #4]
 800b92a:	6812      	ldr	r2, [r2, #0]
 800b92c:	6812      	ldr	r2, [r2, #0]
 800b92e:	f022 0208 	bic.w	r2, r2, #8
 800b932:	601a      	str	r2, [r3, #0]
	}
}
 800b934:	bf00      	nop
 800b936:	3708      	adds	r7, #8
 800b938:	46bd      	mov	sp, r7
 800b93a:	bd80      	pop	{r7, pc}
 800b93c:	40020080 	.word	0x40020080
 800b940:	40020400 	.word	0x40020400
 800b944:	40020000 	.word	0x40020000
 800b948:	20000ae8 	.word	0x20000ae8

0800b94c <USART_GPS_IRQHandler>:

void USART_GPS_IRQHandler(GPS_Handle_Typedef *hgps)
{
 800b94c:	b580      	push	{r7, lr}
 800b94e:	b084      	sub	sp, #16
 800b950:	af00      	add	r7, sp, #0
 800b952:	6078      	str	r0, [r7, #4]
	if(__HAL_UART_GET_IT_SOURCE(hgps->gps_huart,UART_IT_IDLE))
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	f003 0310 	and.w	r3, r3, #16
 800b960:	2b00      	cmp	r3, #0
 800b962:	d064      	beq.n	800ba2e <USART_GPS_IRQHandler+0xe2>
	{
		uint32_t temp = hgps->gps_huart->Instance->ISR;
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	69db      	ldr	r3, [r3, #28]
 800b96c:	60fb      	str	r3, [r7, #12]
		temp = hgps->gps_huart->Instance->RDR;
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800b976:	b29b      	uxth	r3, r3
 800b978:	60fb      	str	r3, [r7, #12]
		 * 		   disable Periph-Mem stream and
		 * 		   begin Mem - Mem transfer of known data
		 *
		 */
		//check flag in TIM2
		if(TIM_IDLE_Timeout == SET)
 800b97a:	4b5f      	ldr	r3, [pc, #380]	; (800baf8 <USART_GPS_IRQHandler+0x1ac>)
 800b97c:	781b      	ldrb	r3, [r3, #0]
 800b97e:	2b01      	cmp	r3, #1
 800b980:	d150      	bne.n	800ba24 <USART_GPS_IRQHandler+0xd8>
		{
			gnss_length = DMA_RX_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(hgps->gps_huart->hdmarx);
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	685b      	ldr	r3, [r3, #4]
 800b98c:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 800b990:	461a      	mov	r2, r3
 800b992:	4b5a      	ldr	r3, [pc, #360]	; (800bafc <USART_GPS_IRQHandler+0x1b0>)
 800b994:	601a      	str	r2, [r3, #0]
			//Disable DMA and unlink from UART
			if(log_gps)
 800b996:	4b5a      	ldr	r3, [pc, #360]	; (800bb00 <USART_GPS_IRQHandler+0x1b4>)
 800b998:	781b      	ldrb	r3, [r3, #0]
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d012      	beq.n	800b9c4 <USART_GPS_IRQHandler+0x78>
			{
				HAL_UART_DMAPause(hgps->gps_huart);
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	4618      	mov	r0, r3
 800b9a4:	f7fc fc1c 	bl	80081e0 <HAL_UART_DMAPause>
				hgps->gps_huart->hdmarx->Instance->CCR &= ~DMA_CCR_EN;
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	687a      	ldr	r2, [r7, #4]
 800b9b2:	6812      	ldr	r2, [r2, #0]
 800b9b4:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800b9b6:	6812      	ldr	r2, [r2, #0]
 800b9b8:	6812      	ldr	r2, [r2, #0]
 800b9ba:	f022 0201 	bic.w	r2, r2, #1
 800b9be:	601a      	str	r2, [r3, #0]
  __ASM volatile ("nop");
 800b9c0:	bf00      	nop
 800b9c2:	e004      	b.n	800b9ce <USART_GPS_IRQHandler+0x82>
				__NOP();

			}else
			{
				HAL_UART_DMAStop(hgps->gps_huart);
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	4618      	mov	r0, r3
 800b9ca:	f7fc fca1 	bl	8008310 <HAL_UART_DMAStop>
			}
			//Timeout case: USART has recieved no data, Reciever timeout

			if(gnss_length > 0)
 800b9ce:	4b4b      	ldr	r3, [pc, #300]	; (800bafc <USART_GPS_IRQHandler+0x1b0>)
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	dd16      	ble.n	800ba04 <USART_GPS_IRQHandler+0xb8>
			{
				//begin transfer from mem to mem
				__HAL_DMA_ENABLE_IT(hgps->gps_hdmamem,DMA_IT_TC);
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	685b      	ldr	r3, [r3, #4]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	687a      	ldr	r2, [r7, #4]
 800b9de:	6852      	ldr	r2, [r2, #4]
 800b9e0:	6812      	ldr	r2, [r2, #0]
 800b9e2:	6812      	ldr	r2, [r2, #0]
 800b9e4:	f042 0202 	orr.w	r2, r2, #2
 800b9e8:	601a      	str	r2, [r3, #0]
				HAL_DMA_Start(hgps->gps_hdmamem,(uint32_t)hgps->GPS_Rx_Buffer,(uint32_t)hgps->GPS_Mem_Buffer,gnss_length);
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	6858      	ldr	r0, [r3, #4]
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	68db      	ldr	r3, [r3, #12]
 800b9f2:	4619      	mov	r1, r3
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	695b      	ldr	r3, [r3, #20]
 800b9f8:	461a      	mov	r2, r3
 800b9fa:	4b40      	ldr	r3, [pc, #256]	; (800bafc <USART_GPS_IRQHandler+0x1b0>)
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	f7f6 f91b 	bl	8001c38 <HAL_DMA_Start>
 800ba02:	e002      	b.n	800ba0a <USART_GPS_IRQHandler+0xbe>
			/*
			 * Case 2: gnss_length == 0;
			 *
			 * Reciever has recieved no data and has thus timed out.
			 */
				M2M_Txfer_Cplt = HAL_TIMEOUT;
 800ba04:	4b3f      	ldr	r3, [pc, #252]	; (800bb04 <USART_GPS_IRQHandler+0x1b8>)
 800ba06:	2203      	movs	r2, #3
 800ba08:	701a      	strb	r2, [r3, #0]
			}
			//clear tim flag
			TIM_IDLE_Timeout = 0;
 800ba0a:	4b3b      	ldr	r3, [pc, #236]	; (800baf8 <USART_GPS_IRQHandler+0x1ac>)
 800ba0c:	2200      	movs	r2, #0
 800ba0e:	701a      	strb	r2, [r3, #0]
			__HAL_UART_DISABLE_IT(hgps->gps_huart,UART_IT_IDLE);
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	687a      	ldr	r2, [r7, #4]
 800ba18:	6812      	ldr	r2, [r2, #0]
 800ba1a:	6812      	ldr	r2, [r2, #0]
 800ba1c:	6812      	ldr	r2, [r2, #0]
 800ba1e:	f022 0210 	bic.w	r2, r2, #16
 800ba22:	601a      	str	r2, [r3, #0]
		}

		__HAL_UART_CLEAR_FLAG(hgps->gps_huart,UART_FLAG_IDLE);
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	2210      	movs	r2, #16
 800ba2c:	621a      	str	r2, [r3, #32]
	} if(__HAL_UART_GET_IT_SOURCE(hgps->gps_huart,UART_IT_TC))
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d016      	beq.n	800ba6c <USART_GPS_IRQHandler+0x120>
	{

		HAL_UART_AbortTransmit_IT(hgps->gps_huart);
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	4618      	mov	r0, r3
 800ba44:	f7fc fcd0 	bl	80083e8 <HAL_UART_AbortTransmit_IT>
		__HAL_UART_CLEAR_FLAG(hgps->gps_huart,UART_FLAG_IDLE);
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	2210      	movs	r2, #16
 800ba50:	621a      	str	r2, [r3, #32]
		__HAL_UART_DISABLE_IT(hgps->gps_huart,UART_IT_IDLE);
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	687a      	ldr	r2, [r7, #4]
 800ba5a:	6812      	ldr	r2, [r2, #0]
 800ba5c:	6812      	ldr	r2, [r2, #0]
 800ba5e:	6812      	ldr	r2, [r2, #0]
 800ba60:	f022 0210 	bic.w	r2, r2, #16
 800ba64:	601a      	str	r2, [r3, #0]
		TX_Cplt = 1;
 800ba66:	4b28      	ldr	r3, [pc, #160]	; (800bb08 <USART_GPS_IRQHandler+0x1bc>)
 800ba68:	2201      	movs	r2, #1
 800ba6a:	701a      	strb	r2, [r3, #0]

	}
	// additional error handling
	if(__HAL_UART_GET_IT_SOURCE(hgps->gps_huart,UART_IT_ERR))
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	689b      	ldr	r3, [r3, #8]
 800ba74:	f003 0301 	and.w	r3, r3, #1
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d039      	beq.n	800baf0 <USART_GPS_IRQHandler+0x1a4>
	{
		//clear framing error
		if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_FE) == SET)
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	69db      	ldr	r3, [r3, #28]
 800ba84:	f003 0302 	and.w	r3, r3, #2
 800ba88:	2b02      	cmp	r3, #2
 800ba8a:	d104      	bne.n	800ba96 <USART_GPS_IRQHandler+0x14a>
		{
			__HAL_UART_CLEAR_FEFLAG(hgps->gps_huart);
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	2202      	movs	r2, #2
 800ba94:	621a      	str	r2, [r3, #32]
		}
		//clear noise error
		if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_NE) == SET)
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	69db      	ldr	r3, [r3, #28]
 800ba9e:	f003 0304 	and.w	r3, r3, #4
 800baa2:	2b04      	cmp	r3, #4
 800baa4:	d104      	bne.n	800bab0 <USART_GPS_IRQHandler+0x164>
		{
			__HAL_UART_CLEAR_NEFLAG(hgps->gps_huart);
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	2204      	movs	r2, #4
 800baae:	621a      	str	r2, [r3, #32]
		}
		//clear overun error
		if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_ORE) == SET)
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	69db      	ldr	r3, [r3, #28]
 800bab8:	f003 0308 	and.w	r3, r3, #8
 800babc:	2b08      	cmp	r3, #8
 800babe:	d10a      	bne.n	800bad6 <USART_GPS_IRQHandler+0x18a>
		{
			uint8_t temp = hgps->gps_huart->Instance->RDR;
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800bac8:	b29b      	uxth	r3, r3
 800baca:	72fb      	strb	r3, [r7, #11]
			(void)temp;
			__HAL_UART_CLEAR_OREFLAG(hgps->gps_huart);
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	2208      	movs	r2, #8
 800bad4:	621a      	str	r2, [r3, #32]
		}
		//clear parity errors
		if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_PE) == SET)
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	681b      	ldr	r3, [r3, #0]
 800badc:	69db      	ldr	r3, [r3, #28]
 800bade:	f003 0301 	and.w	r3, r3, #1
 800bae2:	2b01      	cmp	r3, #1
 800bae4:	d104      	bne.n	800baf0 <USART_GPS_IRQHandler+0x1a4>
		{
			__HAL_UART_CLEAR_PEFLAG(hgps->gps_huart);
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	2201      	movs	r2, #1
 800baee:	621a      	str	r2, [r3, #32]
		}
	}
}
 800baf0:	bf00      	nop
 800baf2:	3710      	adds	r7, #16
 800baf4:	46bd      	mov	sp, r7
 800baf6:	bd80      	pop	{r7, pc}
 800baf8:	20000ae8 	.word	0x20000ae8
 800bafc:	20000ac0 	.word	0x20000ac0
 800bb00:	20002454 	.word	0x20002454
 800bb04:	20000b44 	.word	0x20000b44
 800bb08:	20001c08 	.word	0x20001c08

0800bb0c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static HAL_StatusTypeDef MX_I2C2_Init(void)
{
 800bb0c:	b580      	push	{r7, lr}
 800bb0e:	af00      	add	r7, sp, #0
  hi2c2.Instance = INA_I2C_Perpheral;
 800bb10:	4b1b      	ldr	r3, [pc, #108]	; (800bb80 <MX_I2C2_Init+0x74>)
 800bb12:	4a1c      	ldr	r2, [pc, #112]	; (800bb84 <MX_I2C2_Init+0x78>)
 800bb14:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00200C28;
 800bb16:	4b1a      	ldr	r3, [pc, #104]	; (800bb80 <MX_I2C2_Init+0x74>)
 800bb18:	4a1b      	ldr	r2, [pc, #108]	; (800bb88 <MX_I2C2_Init+0x7c>)
 800bb1a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800bb1c:	4b18      	ldr	r3, [pc, #96]	; (800bb80 <MX_I2C2_Init+0x74>)
 800bb1e:	2200      	movs	r2, #0
 800bb20:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800bb22:	4b17      	ldr	r3, [pc, #92]	; (800bb80 <MX_I2C2_Init+0x74>)
 800bb24:	2201      	movs	r2, #1
 800bb26:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800bb28:	4b15      	ldr	r3, [pc, #84]	; (800bb80 <MX_I2C2_Init+0x74>)
 800bb2a:	2200      	movs	r2, #0
 800bb2c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800bb2e:	4b14      	ldr	r3, [pc, #80]	; (800bb80 <MX_I2C2_Init+0x74>)
 800bb30:	2200      	movs	r2, #0
 800bb32:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800bb34:	4b12      	ldr	r3, [pc, #72]	; (800bb80 <MX_I2C2_Init+0x74>)
 800bb36:	2200      	movs	r2, #0
 800bb38:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800bb3a:	4b11      	ldr	r3, [pc, #68]	; (800bb80 <MX_I2C2_Init+0x74>)
 800bb3c:	2200      	movs	r2, #0
 800bb3e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800bb40:	4b0f      	ldr	r3, [pc, #60]	; (800bb80 <MX_I2C2_Init+0x74>)
 800bb42:	2200      	movs	r2, #0
 800bb44:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800bb46:	480e      	ldr	r0, [pc, #56]	; (800bb80 <MX_I2C2_Init+0x74>)
 800bb48:	f7f6 fd49 	bl	80025de <HAL_I2C_Init>
 800bb4c:	4603      	mov	r3, r0
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d001      	beq.n	800bb56 <MX_I2C2_Init+0x4a>
  {
    return HAL_ERROR;
 800bb52:	2301      	movs	r3, #1
 800bb54:	e012      	b.n	800bb7c <MX_I2C2_Init+0x70>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800bb56:	2100      	movs	r1, #0
 800bb58:	4809      	ldr	r0, [pc, #36]	; (800bb80 <MX_I2C2_Init+0x74>)
 800bb5a:	f7f7 fb4d 	bl	80031f8 <HAL_I2CEx_ConfigAnalogFilter>
 800bb5e:	4603      	mov	r3, r0
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d001      	beq.n	800bb68 <MX_I2C2_Init+0x5c>
  {
    return HAL_ERROR;
 800bb64:	2301      	movs	r3, #1
 800bb66:	e009      	b.n	800bb7c <MX_I2C2_Init+0x70>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800bb68:	2100      	movs	r1, #0
 800bb6a:	4805      	ldr	r0, [pc, #20]	; (800bb80 <MX_I2C2_Init+0x74>)
 800bb6c:	f7f7 fb8e 	bl	800328c <HAL_I2CEx_ConfigDigitalFilter>
 800bb70:	4603      	mov	r3, r0
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d001      	beq.n	800bb7a <MX_I2C2_Init+0x6e>
  {
    return HAL_ERROR;
 800bb76:	2301      	movs	r3, #1
 800bb78:	e000      	b.n	800bb7c <MX_I2C2_Init+0x70>
  }

  return HAL_OK;
 800bb7a:	2300      	movs	r3, #0


}
 800bb7c:	4618      	mov	r0, r3
 800bb7e:	bd80      	pop	{r7, pc}
 800bb80:	20002458 	.word	0x20002458
 800bb84:	40005800 	.word	0x40005800
 800bb88:	00200c28 	.word	0x00200c28

0800bb8c <INA219_Init_Sensor>:


//================== 6. Init Function Definitions =======================================

INA_Status_t INA219_Init_Sensor(void)
{
 800bb8c:	b580      	push	{r7, lr}
 800bb8e:	b084      	sub	sp, #16
 800bb90:	af00      	add	r7, sp, #0
	  // initialise I2C peripheral
	  MX_I2C2_Init();
 800bb92:	f7ff ffbb 	bl	800bb0c <MX_I2C2_Init>
	  if(INA219_Begin() == INA_DEVICE_READY)
 800bb96:	f000 f821 	bl	800bbdc <INA219_Begin>
 800bb9a:	4603      	mov	r3, r0
 800bb9c:	2b07      	cmp	r3, #7
 800bb9e:	d111      	bne.n	800bbc4 <INA219_Init_Sensor+0x38>
	  {
		  float I,V,P;
		  // perform soft reset of device
		  INA219_Reset();
 800bba0:	f000 f91c 	bl	800bddc <INA219_Reset>
		  //configure the register
		  INA219_Set_Reg_Config(&ina);
 800bba4:	480b      	ldr	r0, [pc, #44]	; (800bbd4 <INA219_Init_Sensor+0x48>)
 800bba6:	f000 f9a7 	bl	800bef8 <INA219_Set_Reg_Config>
		  //calibrate current and power reading
		  INA219_Calibrate_16V_1_2A(&I,&V,&P);
 800bbaa:	1d3a      	adds	r2, r7, #4
 800bbac:	f107 0108 	add.w	r1, r7, #8
 800bbb0:	f107 030c 	add.w	r3, r7, #12
 800bbb4:	4618      	mov	r0, r3
 800bbb6:	f000 f85b 	bl	800bc70 <INA219_Calibrate_16V_1_2A>
		  //enable power mode
		  INA219_Set_Power_Mode(INA219_CONFIG_MODE_ADC_DIS);
 800bbba:	2004      	movs	r0, #4
 800bbbc:	f000 f952 	bl	800be64 <INA219_Set_Power_Mode>
		  return INA_OK;
 800bbc0:	2300      	movs	r3, #0
 800bbc2:	e003      	b.n	800bbcc <INA219_Init_Sensor+0x40>
	  }
	  HAL_I2C_DeInit(&ina.ina_i2c);
 800bbc4:	4804      	ldr	r0, [pc, #16]	; (800bbd8 <INA219_Init_Sensor+0x4c>)
 800bbc6:	f7f6 fd98 	bl	80026fa <HAL_I2C_DeInit>
	  return INA_INIT_ERROR;
 800bbca:	2301      	movs	r3, #1
}
 800bbcc:	4618      	mov	r0, r3
 800bbce:	3710      	adds	r7, #16
 800bbd0:	46bd      	mov	sp, r7
 800bbd2:	bd80      	pop	{r7, pc}
 800bbd4:	200024a4 	.word	0x200024a4
 800bbd8:	200024b0 	.word	0x200024b0

0800bbdc <INA219_Begin>:

INA_Status_t INA219_Begin(void)
{
 800bbdc:	b580      	push	{r7, lr}
 800bbde:	b086      	sub	sp, #24
 800bbe0:	af04      	add	r7, sp, #16
	//attach i2c object to ina object
#ifdef USE_I2C_1
	  ina.ina_i2c = hi2c1;
#endif
#ifdef USE_I2C_2
	  ina.ina_i2c = hi2c2;
 800bbe2:	4b20      	ldr	r3, [pc, #128]	; (800bc64 <INA219_Begin+0x88>)
 800bbe4:	4a20      	ldr	r2, [pc, #128]	; (800bc68 <INA219_Begin+0x8c>)
 800bbe6:	330c      	adds	r3, #12
 800bbe8:	4611      	mov	r1, r2
 800bbea:	224c      	movs	r2, #76	; 0x4c
 800bbec:	4618      	mov	r0, r3
 800bbee:	f004 ff67 	bl	8010ac0 <memcpy>
#ifdef USE_I2C_3
	  ina.ina_i2c = hi2c3;
#endif

	//check if device is online
	uint8_t temp[2] = {0};
 800bbf2:	2300      	movs	r3, #0
 800bbf4:	80bb      	strh	r3, [r7, #4]
	if(HAL_I2C_IsDeviceReady(&ina.ina_i2c,INA219_I2C_Address,10,100) != HAL_OK)
 800bbf6:	2364      	movs	r3, #100	; 0x64
 800bbf8:	220a      	movs	r2, #10
 800bbfa:	2180      	movs	r1, #128	; 0x80
 800bbfc:	481b      	ldr	r0, [pc, #108]	; (800bc6c <INA219_Begin+0x90>)
 800bbfe:	f7f6 ffd9 	bl	8002bb4 <HAL_I2C_IsDeviceReady>
 800bc02:	4603      	mov	r3, r0
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d001      	beq.n	800bc0c <INA219_Begin+0x30>
	{
		return INA_DEVICE_OFFLINE;
 800bc08:	2306      	movs	r3, #6
 800bc0a:	e027      	b.n	800bc5c <INA219_Begin+0x80>
	}

	if(HAL_I2C_Mem_Read(&ina.ina_i2c,INA219_I2C_Address,CONFIG_REG,2,temp,2,100) != HAL_OK)
 800bc0c:	2364      	movs	r3, #100	; 0x64
 800bc0e:	9302      	str	r3, [sp, #8]
 800bc10:	2302      	movs	r3, #2
 800bc12:	9301      	str	r3, [sp, #4]
 800bc14:	1d3b      	adds	r3, r7, #4
 800bc16:	9300      	str	r3, [sp, #0]
 800bc18:	2302      	movs	r3, #2
 800bc1a:	2200      	movs	r2, #0
 800bc1c:	2180      	movs	r1, #128	; 0x80
 800bc1e:	4813      	ldr	r0, [pc, #76]	; (800bc6c <INA219_Begin+0x90>)
 800bc20:	f7f6 feae 	bl	8002980 <HAL_I2C_Mem_Read>
 800bc24:	4603      	mov	r3, r0
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d001      	beq.n	800bc2e <INA219_Begin+0x52>
	{
		return INA_I2C_READ_ERROR;
 800bc2a:	2302      	movs	r3, #2
 800bc2c:	e016      	b.n	800bc5c <INA219_Begin+0x80>
	}
	//check for previous configuration

	uint16_t configbyte = (temp[0]<<8) | temp[1];
 800bc2e:	793b      	ldrb	r3, [r7, #4]
 800bc30:	021b      	lsls	r3, r3, #8
 800bc32:	b21a      	sxth	r2, r3
 800bc34:	797b      	ldrb	r3, [r7, #5]
 800bc36:	b21b      	sxth	r3, r3
 800bc38:	4313      	orrs	r3, r2
 800bc3a:	b21b      	sxth	r3, r3
 800bc3c:	80fb      	strh	r3, [r7, #6]
	if(configbyte == INA219_DEFAULT_CONFIG) //this will occure if a reset has occured or if the device has not been configured
 800bc3e:	88fb      	ldrh	r3, [r7, #6]
 800bc40:	f643 129f 	movw	r2, #14751	; 0x399f
 800bc44:	4293      	cmp	r3, r2
 800bc46:	d104      	bne.n	800bc52 <INA219_Begin+0x76>
	{
		ina.Use_Config = Default;
 800bc48:	4b06      	ldr	r3, [pc, #24]	; (800bc64 <INA219_Begin+0x88>)
 800bc4a:	2200      	movs	r2, #0
 800bc4c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 800bc50:	e003      	b.n	800bc5a <INA219_Begin+0x7e>
	}else
	{
		ina.Use_Config = Configured;
 800bc52:	4b04      	ldr	r3, [pc, #16]	; (800bc64 <INA219_Begin+0x88>)
 800bc54:	2201      	movs	r2, #1
 800bc56:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	}

	return INA_DEVICE_READY;
 800bc5a:	2307      	movs	r3, #7
}
 800bc5c:	4618      	mov	r0, r3
 800bc5e:	3708      	adds	r7, #8
 800bc60:	46bd      	mov	sp, r7
 800bc62:	bd80      	pop	{r7, pc}
 800bc64:	200024a4 	.word	0x200024a4
 800bc68:	20002458 	.word	0x20002458
 800bc6c:	200024b0 	.word	0x200024b0

0800bc70 <INA219_Calibrate_16V_1_2A>:
 * 			Choose LSB = 100 uA
 * 	Step 5: Set Calibration value = 4096
 */

INA_Status_t INA219_Calibrate_16V_1_2A(float *I_MBO, float *V_MBO, float *P_Max)
{
 800bc70:	b590      	push	{r4, r7, lr}
 800bc72:	b08d      	sub	sp, #52	; 0x34
 800bc74:	af04      	add	r7, sp, #16
 800bc76:	60f8      	str	r0, [r7, #12]
 800bc78:	60b9      	str	r1, [r7, #8]
 800bc7a:	607a      	str	r2, [r7, #4]
	//set Current Step Size
	ina.INA219_I_LSB = 100.0/1000000.0;
 800bc7c:	4b50      	ldr	r3, [pc, #320]	; (800bdc0 <INA219_Calibrate_16V_1_2A+0x150>)
 800bc7e:	4a51      	ldr	r2, [pc, #324]	; (800bdc4 <INA219_Calibrate_16V_1_2A+0x154>)
 800bc80:	65da      	str	r2, [r3, #92]	; 0x5c
	uint16_t I_cal_val = (uint16_t)(0.04096/(ina.INA219_I_LSB*INA219_R_SHUNT));
 800bc82:	4b4f      	ldr	r3, [pc, #316]	; (800bdc0 <INA219_Calibrate_16V_1_2A+0x150>)
 800bc84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bc86:	4618      	mov	r0, r3
 800bc88:	f7f4 fc6e 	bl	8000568 <__aeabi_f2d>
 800bc8c:	a344      	add	r3, pc, #272	; (adr r3, 800bda0 <INA219_Calibrate_16V_1_2A+0x130>)
 800bc8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc92:	f7f4 fcbd 	bl	8000610 <__aeabi_dmul>
 800bc96:	4603      	mov	r3, r0
 800bc98:	460c      	mov	r4, r1
 800bc9a:	461a      	mov	r2, r3
 800bc9c:	4623      	mov	r3, r4
 800bc9e:	a142      	add	r1, pc, #264	; (adr r1, 800bda8 <INA219_Calibrate_16V_1_2A+0x138>)
 800bca0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bca4:	f7f4 fdde 	bl	8000864 <__aeabi_ddiv>
 800bca8:	4603      	mov	r3, r0
 800bcaa:	460c      	mov	r4, r1
 800bcac:	4618      	mov	r0, r3
 800bcae:	4621      	mov	r1, r4
 800bcb0:	f7f4 ff86 	bl	8000bc0 <__aeabi_d2uiz>
 800bcb4:	4603      	mov	r3, r0
 800bcb6:	83fb      	strh	r3, [r7, #30]
	ina.INA219_P_LSB = 20*ina.INA219_I_LSB;
 800bcb8:	4b41      	ldr	r3, [pc, #260]	; (800bdc0 <INA219_Calibrate_16V_1_2A+0x150>)
 800bcba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bcbc:	4942      	ldr	r1, [pc, #264]	; (800bdc8 <INA219_Calibrate_16V_1_2A+0x158>)
 800bcbe:	4618      	mov	r0, r3
 800bcc0:	f7f5 f8fc 	bl	8000ebc <__aeabi_fmul>
 800bcc4:	4603      	mov	r3, r0
 800bcc6:	461a      	mov	r2, r3
 800bcc8:	4b3d      	ldr	r3, [pc, #244]	; (800bdc0 <INA219_Calibrate_16V_1_2A+0x150>)
 800bcca:	665a      	str	r2, [r3, #100]	; 0x64
	float I_max = ina.INA219_I_LSB*32767;
 800bccc:	4b3c      	ldr	r3, [pc, #240]	; (800bdc0 <INA219_Calibrate_16V_1_2A+0x150>)
 800bcce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bcd0:	493e      	ldr	r1, [pc, #248]	; (800bdcc <INA219_Calibrate_16V_1_2A+0x15c>)
 800bcd2:	4618      	mov	r0, r3
 800bcd4:	f7f5 f8f2 	bl	8000ebc <__aeabi_fmul>
 800bcd8:	4603      	mov	r3, r0
 800bcda:	61bb      	str	r3, [r7, #24]
	if(I_max  > 1.6) //max possible current
 800bcdc:	69b8      	ldr	r0, [r7, #24]
 800bcde:	f7f4 fc43 	bl	8000568 <__aeabi_f2d>
 800bce2:	a333      	add	r3, pc, #204	; (adr r3, 800bdb0 <INA219_Calibrate_16V_1_2A+0x140>)
 800bce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bce8:	f7f4 ff22 	bl	8000b30 <__aeabi_dcmpgt>
 800bcec:	4603      	mov	r3, r0
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d003      	beq.n	800bcfa <INA219_Calibrate_16V_1_2A+0x8a>
	{
		*I_MBO = 1.6;
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	4a36      	ldr	r2, [pc, #216]	; (800bdd0 <INA219_Calibrate_16V_1_2A+0x160>)
 800bcf6:	601a      	str	r2, [r3, #0]
 800bcf8:	e002      	b.n	800bd00 <INA219_Calibrate_16V_1_2A+0x90>
	}else
	{
		*I_MBO = I_max;
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	69ba      	ldr	r2, [r7, #24]
 800bcfe:	601a      	str	r2, [r3, #0]
	}
	float Vshunt_max = *I_MBO*INA219_R_SHUNT;
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	4618      	mov	r0, r3
 800bd06:	f7f4 fc2f 	bl	8000568 <__aeabi_f2d>
 800bd0a:	a325      	add	r3, pc, #148	; (adr r3, 800bda0 <INA219_Calibrate_16V_1_2A+0x130>)
 800bd0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd10:	f7f4 fc7e 	bl	8000610 <__aeabi_dmul>
 800bd14:	4603      	mov	r3, r0
 800bd16:	460c      	mov	r4, r1
 800bd18:	4618      	mov	r0, r3
 800bd1a:	4621      	mov	r1, r4
 800bd1c:	f7f4 ff70 	bl	8000c00 <__aeabi_d2f>
 800bd20:	4603      	mov	r3, r0
 800bd22:	617b      	str	r3, [r7, #20]
	if(Vshunt_max > 0.16)
 800bd24:	6978      	ldr	r0, [r7, #20]
 800bd26:	f7f4 fc1f 	bl	8000568 <__aeabi_f2d>
 800bd2a:	a323      	add	r3, pc, #140	; (adr r3, 800bdb8 <INA219_Calibrate_16V_1_2A+0x148>)
 800bd2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd30:	f7f4 fefe 	bl	8000b30 <__aeabi_dcmpgt>
 800bd34:	4603      	mov	r3, r0
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d003      	beq.n	800bd42 <INA219_Calibrate_16V_1_2A+0xd2>
	{
		*V_MBO = 0.16;
 800bd3a:	68bb      	ldr	r3, [r7, #8]
 800bd3c:	4a25      	ldr	r2, [pc, #148]	; (800bdd4 <INA219_Calibrate_16V_1_2A+0x164>)
 800bd3e:	601a      	str	r2, [r3, #0]
 800bd40:	e002      	b.n	800bd48 <INA219_Calibrate_16V_1_2A+0xd8>
	}
	else
	{
		*V_MBO = Vshunt_max;
 800bd42:	68bb      	ldr	r3, [r7, #8]
 800bd44:	697a      	ldr	r2, [r7, #20]
 800bd46:	601a      	str	r2, [r3, #0]
	}
	*P_Max = *I_MBO*16;
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	f04f 4183 	mov.w	r1, #1098907648	; 0x41800000
 800bd50:	4618      	mov	r0, r3
 800bd52:	f7f5 f8b3 	bl	8000ebc <__aeabi_fmul>
 800bd56:	4603      	mov	r3, r0
 800bd58:	461a      	mov	r2, r3
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	601a      	str	r2, [r3, #0]

	//write I_Cal_val to register
	uint8_t temp[2] = {(I_cal_val&0xFF00)>>8,(I_cal_val&0x00FF)};
 800bd5e:	8bfb      	ldrh	r3, [r7, #30]
 800bd60:	0a1b      	lsrs	r3, r3, #8
 800bd62:	b29b      	uxth	r3, r3
 800bd64:	b2db      	uxtb	r3, r3
 800bd66:	743b      	strb	r3, [r7, #16]
 800bd68:	8bfb      	ldrh	r3, [r7, #30]
 800bd6a:	b2db      	uxtb	r3, r3
 800bd6c:	747b      	strb	r3, [r7, #17]
	if(HAL_I2C_Mem_Write(&ina.ina_i2c,INA219_I2C_Address,CALIBRATION_REG,1,temp,2,100) != HAL_OK)
 800bd6e:	2364      	movs	r3, #100	; 0x64
 800bd70:	9302      	str	r3, [sp, #8]
 800bd72:	2302      	movs	r3, #2
 800bd74:	9301      	str	r3, [sp, #4]
 800bd76:	f107 0310 	add.w	r3, r7, #16
 800bd7a:	9300      	str	r3, [sp, #0]
 800bd7c:	2301      	movs	r3, #1
 800bd7e:	2205      	movs	r2, #5
 800bd80:	2180      	movs	r1, #128	; 0x80
 800bd82:	4815      	ldr	r0, [pc, #84]	; (800bdd8 <INA219_Calibrate_16V_1_2A+0x168>)
 800bd84:	f7f6 fce8 	bl	8002758 <HAL_I2C_Mem_Write>
 800bd88:	4603      	mov	r3, r0
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d001      	beq.n	800bd92 <INA219_Calibrate_16V_1_2A+0x122>
	{
		return INA_I2C_WRITE_ERROR;
 800bd8e:	2303      	movs	r3, #3
 800bd90:	e000      	b.n	800bd94 <INA219_Calibrate_16V_1_2A+0x124>
	}

	return INA_OK;
 800bd92:	2300      	movs	r3, #0
}
 800bd94:	4618      	mov	r0, r3
 800bd96:	3724      	adds	r7, #36	; 0x24
 800bd98:	46bd      	mov	sp, r7
 800bd9a:	bd90      	pop	{r4, r7, pc}
 800bd9c:	f3af 8000 	nop.w
 800bda0:	9999999a 	.word	0x9999999a
 800bda4:	3fb99999 	.word	0x3fb99999
 800bda8:	88e368f1 	.word	0x88e368f1
 800bdac:	3fa4f8b5 	.word	0x3fa4f8b5
 800bdb0:	9999999a 	.word	0x9999999a
 800bdb4:	3ff99999 	.word	0x3ff99999
 800bdb8:	47ae147b 	.word	0x47ae147b
 800bdbc:	3fc47ae1 	.word	0x3fc47ae1
 800bdc0:	200024a4 	.word	0x200024a4
 800bdc4:	38d1b717 	.word	0x38d1b717
 800bdc8:	41a00000 	.word	0x41a00000
 800bdcc:	46fffe00 	.word	0x46fffe00
 800bdd0:	3fcccccd 	.word	0x3fcccccd
 800bdd4:	3e23d70a 	.word	0x3e23d70a
 800bdd8:	200024b0 	.word	0x200024b0

0800bddc <INA219_Reset>:
	hina->Init.INA_SHUNT_RESOLUTION = config_reg & (0b1111<<3);
	return HAL_OK;
}

INA_Status_t INA219_Reset(void)
{
 800bddc:	b580      	push	{r7, lr}
 800bdde:	b086      	sub	sp, #24
 800bde0:	af04      	add	r7, sp, #16
	//write reset bit to register
	uint8_t temp[2] = {INA219_CONFIG_RESET>>8,0};
 800bde2:	2380      	movs	r3, #128	; 0x80
 800bde4:	713b      	strb	r3, [r7, #4]
 800bde6:	2300      	movs	r3, #0
 800bde8:	717b      	strb	r3, [r7, #5]
	if(HAL_I2C_Mem_Write(&ina.ina_i2c,INA219_I2C_Address,CONFIG_REG,1,temp,2,100) != HAL_OK)
 800bdea:	2364      	movs	r3, #100	; 0x64
 800bdec:	9302      	str	r3, [sp, #8]
 800bdee:	2302      	movs	r3, #2
 800bdf0:	9301      	str	r3, [sp, #4]
 800bdf2:	1d3b      	adds	r3, r7, #4
 800bdf4:	9300      	str	r3, [sp, #0]
 800bdf6:	2301      	movs	r3, #1
 800bdf8:	2200      	movs	r2, #0
 800bdfa:	2180      	movs	r1, #128	; 0x80
 800bdfc:	4818      	ldr	r0, [pc, #96]	; (800be60 <INA219_Reset+0x84>)
 800bdfe:	f7f6 fcab 	bl	8002758 <HAL_I2C_Mem_Write>
 800be02:	4603      	mov	r3, r0
 800be04:	2b00      	cmp	r3, #0
 800be06:	d012      	beq.n	800be2e <INA219_Reset+0x52>
	{
		return INA_I2C_WRITE_ERROR;
 800be08:	2303      	movs	r3, #3
 800be0a:	e024      	b.n	800be56 <INA219_Reset+0x7a>
	}
	//wait for bit to clear
	while((temp[0]&(INA219_CONFIG_RESET>>8)) != 0 )
	{
		if(HAL_I2C_Mem_Read(&ina.ina_i2c,INA219_I2C_Address,CONFIG_REG,1,temp,2,100) != HAL_OK)
 800be0c:	2364      	movs	r3, #100	; 0x64
 800be0e:	9302      	str	r3, [sp, #8]
 800be10:	2302      	movs	r3, #2
 800be12:	9301      	str	r3, [sp, #4]
 800be14:	1d3b      	adds	r3, r7, #4
 800be16:	9300      	str	r3, [sp, #0]
 800be18:	2301      	movs	r3, #1
 800be1a:	2200      	movs	r2, #0
 800be1c:	2180      	movs	r1, #128	; 0x80
 800be1e:	4810      	ldr	r0, [pc, #64]	; (800be60 <INA219_Reset+0x84>)
 800be20:	f7f6 fdae 	bl	8002980 <HAL_I2C_Mem_Read>
 800be24:	4603      	mov	r3, r0
 800be26:	2b00      	cmp	r3, #0
 800be28:	d001      	beq.n	800be2e <INA219_Reset+0x52>
		{
				return INA_I2C_READ_ERROR;
 800be2a:	2302      	movs	r3, #2
 800be2c:	e013      	b.n	800be56 <INA219_Reset+0x7a>
	while((temp[0]&(INA219_CONFIG_RESET>>8)) != 0 )
 800be2e:	793b      	ldrb	r3, [r7, #4]
 800be30:	b25b      	sxtb	r3, r3
 800be32:	2b00      	cmp	r3, #0
 800be34:	dbea      	blt.n	800be0c <INA219_Reset+0x30>
		}
	}

	//check if control reg is default values
	uint16_t reg = temp[0]<<8 | temp[1];
 800be36:	793b      	ldrb	r3, [r7, #4]
 800be38:	021b      	lsls	r3, r3, #8
 800be3a:	b21a      	sxth	r2, r3
 800be3c:	797b      	ldrb	r3, [r7, #5]
 800be3e:	b21b      	sxth	r3, r3
 800be40:	4313      	orrs	r3, r2
 800be42:	b21b      	sxth	r3, r3
 800be44:	80fb      	strh	r3, [r7, #6]
	if(reg != INA219_DEFAULT_CONFIG)
 800be46:	88fb      	ldrh	r3, [r7, #6]
 800be48:	f643 129f 	movw	r2, #14751	; 0x399f
 800be4c:	4293      	cmp	r3, r2
 800be4e:	d001      	beq.n	800be54 <INA219_Reset+0x78>
	{
		return INA_RESET_ERROR;
 800be50:	2304      	movs	r3, #4
 800be52:	e000      	b.n	800be56 <INA219_Reset+0x7a>
	}
	return HAL_OK;
 800be54:	2300      	movs	r3, #0
}
 800be56:	4618      	mov	r0, r3
 800be58:	3708      	adds	r7, #8
 800be5a:	46bd      	mov	sp, r7
 800be5c:	bd80      	pop	{r7, pc}
 800be5e:	bf00      	nop
 800be60:	200024b0 	.word	0x200024b0

0800be64 <INA219_Set_Power_Mode>:

INA_Status_t INA219_Set_Power_Mode(uint16_t PWR_MODE)
{
 800be64:	b580      	push	{r7, lr}
 800be66:	b088      	sub	sp, #32
 800be68:	af04      	add	r7, sp, #16
 800be6a:	4603      	mov	r3, r0
 800be6c:	80fb      	strh	r3, [r7, #6]
	//get power mode
	uint8_t temp [2] = {0};
 800be6e:	2300      	movs	r3, #0
 800be70:	81bb      	strh	r3, [r7, #12]
	if(HAL_I2C_Mem_Read(&ina.ina_i2c,INA219_I2C_Address,CONFIG_REG,1,temp,2,100) != HAL_OK)
 800be72:	2364      	movs	r3, #100	; 0x64
 800be74:	9302      	str	r3, [sp, #8]
 800be76:	2302      	movs	r3, #2
 800be78:	9301      	str	r3, [sp, #4]
 800be7a:	f107 030c 	add.w	r3, r7, #12
 800be7e:	9300      	str	r3, [sp, #0]
 800be80:	2301      	movs	r3, #1
 800be82:	2200      	movs	r2, #0
 800be84:	2180      	movs	r1, #128	; 0x80
 800be86:	481b      	ldr	r0, [pc, #108]	; (800bef4 <INA219_Set_Power_Mode+0x90>)
 800be88:	f7f6 fd7a 	bl	8002980 <HAL_I2C_Mem_Read>
 800be8c:	4603      	mov	r3, r0
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d001      	beq.n	800be96 <INA219_Set_Power_Mode+0x32>
	{
		return INA_I2C_READ_ERROR;
 800be92:	2302      	movs	r3, #2
 800be94:	e02a      	b.n	800beec <INA219_Set_Power_Mode+0x88>
	}
	uint16_t config_reg = temp[0]<<8 |temp[1];
 800be96:	7b3b      	ldrb	r3, [r7, #12]
 800be98:	021b      	lsls	r3, r3, #8
 800be9a:	b21a      	sxth	r2, r3
 800be9c:	7b7b      	ldrb	r3, [r7, #13]
 800be9e:	b21b      	sxth	r3, r3
 800bea0:	4313      	orrs	r3, r2
 800bea2:	b21b      	sxth	r3, r3
 800bea4:	81fb      	strh	r3, [r7, #14]

	//clear power mode
	config_reg &= ~(0b11);
 800bea6:	89fb      	ldrh	r3, [r7, #14]
 800bea8:	f023 0303 	bic.w	r3, r3, #3
 800beac:	81fb      	strh	r3, [r7, #14]
	//set to new value
	config_reg |= PWR_MODE;
 800beae:	89fa      	ldrh	r2, [r7, #14]
 800beb0:	88fb      	ldrh	r3, [r7, #6]
 800beb2:	4313      	orrs	r3, r2
 800beb4:	81fb      	strh	r3, [r7, #14]
	//write to reg
	temp[0] = (config_reg &0xFF00)>>8;
 800beb6:	89fb      	ldrh	r3, [r7, #14]
 800beb8:	0a1b      	lsrs	r3, r3, #8
 800beba:	b29b      	uxth	r3, r3
 800bebc:	b2db      	uxtb	r3, r3
 800bebe:	733b      	strb	r3, [r7, #12]
	temp[1] = config_reg &0xFF;
 800bec0:	89fb      	ldrh	r3, [r7, #14]
 800bec2:	b2db      	uxtb	r3, r3
 800bec4:	737b      	strb	r3, [r7, #13]
	if(HAL_I2C_Mem_Write(&ina.ina_i2c,INA219_I2C_Address,CONFIG_REG,1,temp,2,100) != HAL_OK)
 800bec6:	2364      	movs	r3, #100	; 0x64
 800bec8:	9302      	str	r3, [sp, #8]
 800beca:	2302      	movs	r3, #2
 800becc:	9301      	str	r3, [sp, #4]
 800bece:	f107 030c 	add.w	r3, r7, #12
 800bed2:	9300      	str	r3, [sp, #0]
 800bed4:	2301      	movs	r3, #1
 800bed6:	2200      	movs	r2, #0
 800bed8:	2180      	movs	r1, #128	; 0x80
 800beda:	4806      	ldr	r0, [pc, #24]	; (800bef4 <INA219_Set_Power_Mode+0x90>)
 800bedc:	f7f6 fc3c 	bl	8002758 <HAL_I2C_Mem_Write>
 800bee0:	4603      	mov	r3, r0
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d001      	beq.n	800beea <INA219_Set_Power_Mode+0x86>
	{
		return INA_I2C_WRITE_ERROR;
 800bee6:	2303      	movs	r3, #3
 800bee8:	e000      	b.n	800beec <INA219_Set_Power_Mode+0x88>
	}
	return INA_OK;
 800beea:	2300      	movs	r3, #0
}
 800beec:	4618      	mov	r0, r3
 800beee:	3710      	adds	r7, #16
 800bef0:	46bd      	mov	sp, r7
 800bef2:	bd80      	pop	{r7, pc}
 800bef4:	200024b0 	.word	0x200024b0

0800bef8 <INA219_Set_Reg_Config>:

INA_Status_t INA219_Set_Reg_Config(INA219_Handle_Typedef *hina)
{
 800bef8:	b580      	push	{r7, lr}
 800befa:	b088      	sub	sp, #32
 800befc:	af04      	add	r7, sp, #16
 800befe:	6078      	str	r0, [r7, #4]
	hina->Init.INA_BUS_VOLTAGE_RANGE = INA219_CONFIG_BRNG_16V;
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	2200      	movs	r2, #0
 800bf04:	801a      	strh	r2, [r3, #0]
	hina->Init.INA_SHUNT_PGA_RANGE = INA219_CONFIG_PG_4;
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800bf0c:	805a      	strh	r2, [r3, #2]
	hina->Init.INA_BUS_ADC_RESOLUTION = INA219_CONFIG_BADC_MODE_SAMPLE_12_BIT;
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	f44f 72c0 	mov.w	r2, #384	; 0x180
 800bf14:	809a      	strh	r2, [r3, #4]
	hina->Init.INA_SHUNT_RESOLUTION = INA219_CONFIG_SADC_MODE_SAMPLE_12_BIT;
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	2218      	movs	r2, #24
 800bf1a:	80da      	strh	r2, [r3, #6]
	hina->Config_val = (hina->Init.INA_BUS_VOLTAGE_RANGE | hina->Init.INA_SHUNT_PGA_RANGE | hina->Init.INA_BUS_ADC_RESOLUTION | hina->Init.INA_SHUNT_RESOLUTION);
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	881a      	ldrh	r2, [r3, #0]
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	885b      	ldrh	r3, [r3, #2]
 800bf24:	4313      	orrs	r3, r2
 800bf26:	b29a      	uxth	r2, r3
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	889b      	ldrh	r3, [r3, #4]
 800bf2c:	4313      	orrs	r3, r2
 800bf2e:	b29a      	uxth	r2, r3
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	88db      	ldrh	r3, [r3, #6]
 800bf34:	4313      	orrs	r3, r2
 800bf36:	b29a      	uxth	r2, r3
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	811a      	strh	r2, [r3, #8]
	uint8_t byte[2] = {(hina->Config_val&0xFF00)>>8,hina->Config_val&0x00FF};
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	891b      	ldrh	r3, [r3, #8]
 800bf40:	0a1b      	lsrs	r3, r3, #8
 800bf42:	b29b      	uxth	r3, r3
 800bf44:	b2db      	uxtb	r3, r3
 800bf46:	733b      	strb	r3, [r7, #12]
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	891b      	ldrh	r3, [r3, #8]
 800bf4c:	b2db      	uxtb	r3, r3
 800bf4e:	737b      	strb	r3, [r7, #13]
	//write value to register
	if(HAL_I2C_Mem_Write(&ina.ina_i2c,INA219_I2C_Address,CONFIG_REG,1,byte,2,100) != HAL_OK)
 800bf50:	2364      	movs	r3, #100	; 0x64
 800bf52:	9302      	str	r3, [sp, #8]
 800bf54:	2302      	movs	r3, #2
 800bf56:	9301      	str	r3, [sp, #4]
 800bf58:	f107 030c 	add.w	r3, r7, #12
 800bf5c:	9300      	str	r3, [sp, #0]
 800bf5e:	2301      	movs	r3, #1
 800bf60:	2200      	movs	r2, #0
 800bf62:	2180      	movs	r1, #128	; 0x80
 800bf64:	4806      	ldr	r0, [pc, #24]	; (800bf80 <INA219_Set_Reg_Config+0x88>)
 800bf66:	f7f6 fbf7 	bl	8002758 <HAL_I2C_Mem_Write>
 800bf6a:	4603      	mov	r3, r0
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d001      	beq.n	800bf74 <INA219_Set_Reg_Config+0x7c>
	{
		return INA_I2C_WRITE_ERROR;
 800bf70:	2303      	movs	r3, #3
 800bf72:	e000      	b.n	800bf76 <INA219_Set_Reg_Config+0x7e>
	}
	return INA_OK;
 800bf74:	2300      	movs	r3, #0
}
 800bf76:	4618      	mov	r0, r3
 800bf78:	3710      	adds	r7, #16
 800bf7a:	46bd      	mov	sp, r7
 800bf7c:	bd80      	pop	{r7, pc}
 800bf7e:	bf00      	nop
 800bf80:	200024b0 	.word	0x200024b0

0800bf84 <INA219_Trigger_Conversion>:
 *
 * @return: INA_Status_t - return value showing the status of the function
 */

INA_Status_t INA219_Trigger_Conversion(uint8_t val)
{
 800bf84:	b580      	push	{r7, lr}
 800bf86:	b088      	sub	sp, #32
 800bf88:	af04      	add	r7, sp, #16
 800bf8a:	4603      	mov	r3, r0
 800bf8c:	71fb      	strb	r3, [r7, #7]
	//set Power mode
	uint16_t mode = 0;
 800bf8e:	2300      	movs	r3, #0
 800bf90:	81fb      	strh	r3, [r7, #14]
	switch(val){
 800bf92:	79fb      	ldrb	r3, [r7, #7]
 800bf94:	2b01      	cmp	r3, #1
 800bf96:	d006      	beq.n	800bfa6 <INA219_Trigger_Conversion+0x22>
 800bf98:	2b02      	cmp	r3, #2
 800bf9a:	d007      	beq.n	800bfac <INA219_Trigger_Conversion+0x28>
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d108      	bne.n	800bfb2 <INA219_Trigger_Conversion+0x2e>
	case 0:
		mode = INA219_CONFIG_MODE_SHUNT_TRIGGERERD;
 800bfa0:	2301      	movs	r3, #1
 800bfa2:	81fb      	strh	r3, [r7, #14]
		break;
 800bfa4:	e005      	b.n	800bfb2 <INA219_Trigger_Conversion+0x2e>
	case 1:
		mode = INA219_CONFIG_MODE_BUS_TRIGGERED;
 800bfa6:	2302      	movs	r3, #2
 800bfa8:	81fb      	strh	r3, [r7, #14]
		break;
 800bfaa:	e002      	b.n	800bfb2 <INA219_Trigger_Conversion+0x2e>
	case 2:
		mode = INA219_CONFIG_MODE_SHUNT_BUS_TRIGGERED;
 800bfac:	2303      	movs	r3, #3
 800bfae:	81fb      	strh	r3, [r7, #14]
		break;
 800bfb0:	bf00      	nop
	}
	if(INA219_Set_Power_Mode(mode) != INA_OK)
 800bfb2:	89fb      	ldrh	r3, [r7, #14]
 800bfb4:	4618      	mov	r0, r3
 800bfb6:	f7ff ff55 	bl	800be64 <INA219_Set_Power_Mode>
 800bfba:	4603      	mov	r3, r0
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d001      	beq.n	800bfc4 <INA219_Trigger_Conversion+0x40>
	{
		return INA_I2C_WRITE_ERROR;
 800bfc0:	2303      	movs	r3, #3
 800bfc2:	e022      	b.n	800c00a <INA219_Trigger_Conversion+0x86>
	}
	//wait for conversion ready flag to be set in register
	uint8_t temp[2];
	uint16_t u_temp = 0;
 800bfc4:	2300      	movs	r3, #0
 800bfc6:	81bb      	strh	r3, [r7, #12]
	while(((u_temp&INA219_FLAG_CNVR)>>1) != SET)
 800bfc8:	e019      	b.n	800bffe <INA219_Trigger_Conversion+0x7a>
	{
		if(HAL_I2C_Mem_Read(&ina.ina_i2c,INA219_I2C_Address,V_BUS_REG,1,temp,2,100)!= HAL_OK)
 800bfca:	2364      	movs	r3, #100	; 0x64
 800bfcc:	9302      	str	r3, [sp, #8]
 800bfce:	2302      	movs	r3, #2
 800bfd0:	9301      	str	r3, [sp, #4]
 800bfd2:	f107 0308 	add.w	r3, r7, #8
 800bfd6:	9300      	str	r3, [sp, #0]
 800bfd8:	2301      	movs	r3, #1
 800bfda:	2202      	movs	r2, #2
 800bfdc:	2180      	movs	r1, #128	; 0x80
 800bfde:	480d      	ldr	r0, [pc, #52]	; (800c014 <INA219_Trigger_Conversion+0x90>)
 800bfe0:	f7f6 fcce 	bl	8002980 <HAL_I2C_Mem_Read>
 800bfe4:	4603      	mov	r3, r0
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d001      	beq.n	800bfee <INA219_Trigger_Conversion+0x6a>
		{
			return INA_I2C_READ_ERROR;
 800bfea:	2302      	movs	r3, #2
 800bfec:	e00d      	b.n	800c00a <INA219_Trigger_Conversion+0x86>
		}
		u_temp = (temp[0]<<8) | temp[1];
 800bfee:	7a3b      	ldrb	r3, [r7, #8]
 800bff0:	021b      	lsls	r3, r3, #8
 800bff2:	b21a      	sxth	r2, r3
 800bff4:	7a7b      	ldrb	r3, [r7, #9]
 800bff6:	b21b      	sxth	r3, r3
 800bff8:	4313      	orrs	r3, r2
 800bffa:	b21b      	sxth	r3, r3
 800bffc:	81bb      	strh	r3, [r7, #12]
	while(((u_temp&INA219_FLAG_CNVR)>>1) != SET)
 800bffe:	89bb      	ldrh	r3, [r7, #12]
 800c000:	f003 0302 	and.w	r3, r3, #2
 800c004:	2b00      	cmp	r3, #0
 800c006:	d0e0      	beq.n	800bfca <INA219_Trigger_Conversion+0x46>
	}
	return INA_OK;
 800c008:	2300      	movs	r3, #0
}
 800c00a:	4618      	mov	r0, r3
 800c00c:	3710      	adds	r7, #16
 800c00e:	46bd      	mov	sp, r7
 800c010:	bd80      	pop	{r7, pc}
 800c012:	bf00      	nop
 800c014:	200024b0 	.word	0x200024b0

0800c018 <INA219_Get_Shunt_Voltage>:

INA_Status_t INA219_Get_Shunt_Voltage(int16_t *Shunt_Voltage)
{
 800c018:	b580      	push	{r7, lr}
 800c01a:	b088      	sub	sp, #32
 800c01c:	af04      	add	r7, sp, #16
 800c01e:	6078      	str	r0, [r7, #4]
	uint8_t temp[2] = {0};
 800c020:	2300      	movs	r3, #0
 800c022:	81bb      	strh	r3, [r7, #12]
	if(HAL_I2C_Mem_Read(&ina.ina_i2c,INA219_I2C_Address,V_SHUNT_REG,2,temp,2,100)!= HAL_OK)
 800c024:	2364      	movs	r3, #100	; 0x64
 800c026:	9302      	str	r3, [sp, #8]
 800c028:	2302      	movs	r3, #2
 800c02a:	9301      	str	r3, [sp, #4]
 800c02c:	f107 030c 	add.w	r3, r7, #12
 800c030:	9300      	str	r3, [sp, #0]
 800c032:	2302      	movs	r3, #2
 800c034:	2201      	movs	r2, #1
 800c036:	2180      	movs	r1, #128	; 0x80
 800c038:	4824      	ldr	r0, [pc, #144]	; (800c0cc <INA219_Get_Shunt_Voltage+0xb4>)
 800c03a:	f7f6 fca1 	bl	8002980 <HAL_I2C_Mem_Read>
 800c03e:	4603      	mov	r3, r0
 800c040:	2b00      	cmp	r3, #0
 800c042:	d001      	beq.n	800c048 <INA219_Get_Shunt_Voltage+0x30>
	{
		return INA_I2C_READ_ERROR;
 800c044:	2302      	movs	r3, #2
 800c046:	e03d      	b.n	800c0c4 <INA219_Get_Shunt_Voltage+0xac>
	}
	//convert to signed 16 bit word
	*Shunt_Voltage = (temp[0]<<8) | temp[1];
 800c048:	7b3b      	ldrb	r3, [r7, #12]
 800c04a:	021b      	lsls	r3, r3, #8
 800c04c:	b21a      	sxth	r2, r3
 800c04e:	7b7b      	ldrb	r3, [r7, #13]
 800c050:	b21b      	sxth	r3, r3
 800c052:	4313      	orrs	r3, r2
 800c054:	b21a      	sxth	r2, r3
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	801a      	strh	r2, [r3, #0]
	//mulitply by PG gain
	switch(ina.Init.INA_SHUNT_PGA_RANGE)
 800c05a:	4b1d      	ldr	r3, [pc, #116]	; (800c0d0 <INA219_Get_Shunt_Voltage+0xb8>)
 800c05c:	885b      	ldrh	r3, [r3, #2]
 800c05e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c062:	d01b      	beq.n	800c09c <INA219_Get_Shunt_Voltage+0x84>
 800c064:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c068:	dc02      	bgt.n	800c070 <INA219_Get_Shunt_Voltage+0x58>
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d01f      	beq.n	800c0ae <INA219_Get_Shunt_Voltage+0x96>
 800c06e:	e028      	b.n	800c0c2 <INA219_Get_Shunt_Voltage+0xaa>
 800c070:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c074:	d008      	beq.n	800c088 <INA219_Get_Shunt_Voltage+0x70>
 800c076:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 800c07a:	d122      	bne.n	800c0c2 <INA219_Get_Shunt_Voltage+0xaa>
	{
		case INA219_CONFIG_PG_8:
			*Shunt_Voltage = *Shunt_Voltage*1;
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	f9b3 2000 	ldrsh.w	r2, [r3]
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	801a      	strh	r2, [r3, #0]
			break;
 800c086:	e01c      	b.n	800c0c2 <INA219_Get_Shunt_Voltage+0xaa>
		case INA219_CONFIG_PG_4:
			*Shunt_Voltage = *Shunt_Voltage*4;
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c08e:	b29b      	uxth	r3, r3
 800c090:	009b      	lsls	r3, r3, #2
 800c092:	b29b      	uxth	r3, r3
 800c094:	b21a      	sxth	r2, r3
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	801a      	strh	r2, [r3, #0]
			break;
 800c09a:	e012      	b.n	800c0c2 <INA219_Get_Shunt_Voltage+0xaa>
		case INA219_CONFIG_PG_2:
			*Shunt_Voltage = *Shunt_Voltage*8;
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c0a2:	b29b      	uxth	r3, r3
 800c0a4:	00db      	lsls	r3, r3, #3
 800c0a6:	b29b      	uxth	r3, r3
 800c0a8:	b21a      	sxth	r2, r3
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	801a      	strh	r2, [r3, #0]
		case INA219_CONFIG_PG_1:
			*Shunt_Voltage = *Shunt_Voltage*16;
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c0b4:	b29b      	uxth	r3, r3
 800c0b6:	011b      	lsls	r3, r3, #4
 800c0b8:	b29b      	uxth	r3, r3
 800c0ba:	b21a      	sxth	r2, r3
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	801a      	strh	r2, [r3, #0]
			break;
 800c0c0:	bf00      	nop
	}
	return INA_OK;
 800c0c2:	2300      	movs	r3, #0
}
 800c0c4:	4618      	mov	r0, r3
 800c0c6:	3710      	adds	r7, #16
 800c0c8:	46bd      	mov	sp, r7
 800c0ca:	bd80      	pop	{r7, pc}
 800c0cc:	200024b0 	.word	0x200024b0
 800c0d0:	200024a4 	.word	0x200024a4

0800c0d4 <INA219_Get_Bus_Voltage>:

INA_Status_t INA219_Get_Bus_Voltage(int16_t *Bus_Voltage)
{
 800c0d4:	b580      	push	{r7, lr}
 800c0d6:	b088      	sub	sp, #32
 800c0d8:	af04      	add	r7, sp, #16
 800c0da:	6078      	str	r0, [r7, #4]
	uint8_t temp[2] = {0};
 800c0dc:	2300      	movs	r3, #0
 800c0de:	81bb      	strh	r3, [r7, #12]
	if(HAL_I2C_Mem_Read(&ina.ina_i2c,INA219_I2C_Address,V_BUS_REG,1,temp,2,100)!= HAL_OK)
 800c0e0:	2364      	movs	r3, #100	; 0x64
 800c0e2:	9302      	str	r3, [sp, #8]
 800c0e4:	2302      	movs	r3, #2
 800c0e6:	9301      	str	r3, [sp, #4]
 800c0e8:	f107 030c 	add.w	r3, r7, #12
 800c0ec:	9300      	str	r3, [sp, #0]
 800c0ee:	2301      	movs	r3, #1
 800c0f0:	2202      	movs	r2, #2
 800c0f2:	2180      	movs	r1, #128	; 0x80
 800c0f4:	480e      	ldr	r0, [pc, #56]	; (800c130 <INA219_Get_Bus_Voltage+0x5c>)
 800c0f6:	f7f6 fc43 	bl	8002980 <HAL_I2C_Mem_Read>
 800c0fa:	4603      	mov	r3, r0
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d001      	beq.n	800c104 <INA219_Get_Bus_Voltage+0x30>
	{
		return INA_I2C_READ_ERROR;
 800c100:	2302      	movs	r3, #2
 800c102:	e010      	b.n	800c126 <INA219_Get_Bus_Voltage+0x52>
	}
	uint16_t u_temp = (temp[0]<<8) | temp[1];
 800c104:	7b3b      	ldrb	r3, [r7, #12]
 800c106:	021b      	lsls	r3, r3, #8
 800c108:	b21a      	sxth	r2, r3
 800c10a:	7b7b      	ldrb	r3, [r7, #13]
 800c10c:	b21b      	sxth	r3, r3
 800c10e:	4313      	orrs	r3, r2
 800c110:	b21b      	sxth	r3, r3
 800c112:	81fb      	strh	r3, [r7, #14]
	*Bus_Voltage = (int16_t)((u_temp >>3)*4); //remove conv and MOF flags
 800c114:	89fb      	ldrh	r3, [r7, #14]
 800c116:	08db      	lsrs	r3, r3, #3
 800c118:	b29b      	uxth	r3, r3
 800c11a:	009b      	lsls	r3, r3, #2
 800c11c:	b29b      	uxth	r3, r3
 800c11e:	b21a      	sxth	r2, r3
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	801a      	strh	r2, [r3, #0]
	return INA_OK;
 800c124:	2300      	movs	r3, #0
}
 800c126:	4618      	mov	r0, r3
 800c128:	3710      	adds	r7, #16
 800c12a:	46bd      	mov	sp, r7
 800c12c:	bd80      	pop	{r7, pc}
 800c12e:	bf00      	nop
 800c130:	200024b0 	.word	0x200024b0

0800c134 <INA219_Get_Current>:

INA_Status_t INA219_Get_Current(int16_t *current)
{
 800c134:	b580      	push	{r7, lr}
 800c136:	b088      	sub	sp, #32
 800c138:	af04      	add	r7, sp, #16
 800c13a:	6078      	str	r0, [r7, #4]
	uint8_t temp[2] = {0};
 800c13c:	2300      	movs	r3, #0
 800c13e:	81bb      	strh	r3, [r7, #12]
	if(HAL_I2C_Mem_Read(&ina.ina_i2c,INA219_I2C_Address,CURRENT_REG,1,temp,2,100)!= HAL_OK)
 800c140:	2364      	movs	r3, #100	; 0x64
 800c142:	9302      	str	r3, [sp, #8]
 800c144:	2302      	movs	r3, #2
 800c146:	9301      	str	r3, [sp, #4]
 800c148:	f107 030c 	add.w	r3, r7, #12
 800c14c:	9300      	str	r3, [sp, #0]
 800c14e:	2301      	movs	r3, #1
 800c150:	2204      	movs	r2, #4
 800c152:	2180      	movs	r1, #128	; 0x80
 800c154:	480a      	ldr	r0, [pc, #40]	; (800c180 <INA219_Get_Current+0x4c>)
 800c156:	f7f6 fc13 	bl	8002980 <HAL_I2C_Mem_Read>
 800c15a:	4603      	mov	r3, r0
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d001      	beq.n	800c164 <INA219_Get_Current+0x30>
	{
		return INA_I2C_READ_ERROR;
 800c160:	2302      	movs	r3, #2
 800c162:	e009      	b.n	800c178 <INA219_Get_Current+0x44>
	}
	*current = (temp[0]<<8) | temp[1];
 800c164:	7b3b      	ldrb	r3, [r7, #12]
 800c166:	021b      	lsls	r3, r3, #8
 800c168:	b21a      	sxth	r2, r3
 800c16a:	7b7b      	ldrb	r3, [r7, #13]
 800c16c:	b21b      	sxth	r3, r3
 800c16e:	4313      	orrs	r3, r2
 800c170:	b21a      	sxth	r2, r3
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	801a      	strh	r2, [r3, #0]
	return INA_OK;
 800c176:	2300      	movs	r3, #0
}
 800c178:	4618      	mov	r0, r3
 800c17a:	3710      	adds	r7, #16
 800c17c:	46bd      	mov	sp, r7
 800c17e:	bd80      	pop	{r7, pc}
 800c180:	200024b0 	.word	0x200024b0

0800c184 <INA219_Get_Power>:

INA_Status_t INA219_Get_Power(int16_t *power)
{
 800c184:	b580      	push	{r7, lr}
 800c186:	b088      	sub	sp, #32
 800c188:	af04      	add	r7, sp, #16
 800c18a:	6078      	str	r0, [r7, #4]
	uint8_t temp[2] = {0};
 800c18c:	2300      	movs	r3, #0
 800c18e:	81bb      	strh	r3, [r7, #12]
	if(HAL_I2C_Mem_Read(&ina.ina_i2c,INA219_I2C_Address,POWER_REG,1,temp,2,100)!= HAL_OK)
 800c190:	2364      	movs	r3, #100	; 0x64
 800c192:	9302      	str	r3, [sp, #8]
 800c194:	2302      	movs	r3, #2
 800c196:	9301      	str	r3, [sp, #4]
 800c198:	f107 030c 	add.w	r3, r7, #12
 800c19c:	9300      	str	r3, [sp, #0]
 800c19e:	2301      	movs	r3, #1
 800c1a0:	2203      	movs	r2, #3
 800c1a2:	2180      	movs	r1, #128	; 0x80
 800c1a4:	480a      	ldr	r0, [pc, #40]	; (800c1d0 <INA219_Get_Power+0x4c>)
 800c1a6:	f7f6 fbeb 	bl	8002980 <HAL_I2C_Mem_Read>
 800c1aa:	4603      	mov	r3, r0
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d001      	beq.n	800c1b4 <INA219_Get_Power+0x30>
	{
		return INA_I2C_READ_ERROR;
 800c1b0:	2302      	movs	r3, #2
 800c1b2:	e009      	b.n	800c1c8 <INA219_Get_Power+0x44>
	}
	*power = (temp[0]<<8) | temp[1];
 800c1b4:	7b3b      	ldrb	r3, [r7, #12]
 800c1b6:	021b      	lsls	r3, r3, #8
 800c1b8:	b21a      	sxth	r2, r3
 800c1ba:	7b7b      	ldrb	r3, [r7, #13]
 800c1bc:	b21b      	sxth	r3, r3
 800c1be:	4313      	orrs	r3, r2
 800c1c0:	b21a      	sxth	r2, r3
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	801a      	strh	r2, [r3, #0]
	return INA_OK;
 800c1c6:	2300      	movs	r3, #0
}
 800c1c8:	4618      	mov	r0, r3
 800c1ca:	3710      	adds	r7, #16
 800c1cc:	46bd      	mov	sp, r7
 800c1ce:	bd80      	pop	{r7, pc}
 800c1d0:	200024b0 	.word	0x200024b0

0800c1d4 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static HAL_StatusTypeDef MX_UART5_Init(void)
{
 800c1d4:	b580      	push	{r7, lr}
 800c1d6:	af00      	add	r7, sp, #0

  huart5.Instance = UART5;
 800c1d8:	4b14      	ldr	r3, [pc, #80]	; (800c22c <MX_UART5_Init+0x58>)
 800c1da:	4a15      	ldr	r2, [pc, #84]	; (800c230 <MX_UART5_Init+0x5c>)
 800c1dc:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 19200;
 800c1de:	4b13      	ldr	r3, [pc, #76]	; (800c22c <MX_UART5_Init+0x58>)
 800c1e0:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 800c1e4:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800c1e6:	4b11      	ldr	r3, [pc, #68]	; (800c22c <MX_UART5_Init+0x58>)
 800c1e8:	2200      	movs	r2, #0
 800c1ea:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 800c1ec:	4b0f      	ldr	r3, [pc, #60]	; (800c22c <MX_UART5_Init+0x58>)
 800c1ee:	2200      	movs	r2, #0
 800c1f0:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800c1f2:	4b0e      	ldr	r3, [pc, #56]	; (800c22c <MX_UART5_Init+0x58>)
 800c1f4:	2200      	movs	r2, #0
 800c1f6:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 800c1f8:	4b0c      	ldr	r3, [pc, #48]	; (800c22c <MX_UART5_Init+0x58>)
 800c1fa:	220c      	movs	r2, #12
 800c1fc:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800c1fe:	4b0b      	ldr	r3, [pc, #44]	; (800c22c <MX_UART5_Init+0x58>)
 800c200:	2200      	movs	r2, #0
 800c202:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800c204:	4b09      	ldr	r3, [pc, #36]	; (800c22c <MX_UART5_Init+0x58>)
 800c206:	2200      	movs	r2, #0
 800c208:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800c20a:	4b08      	ldr	r3, [pc, #32]	; (800c22c <MX_UART5_Init+0x58>)
 800c20c:	2200      	movs	r2, #0
 800c20e:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800c210:	4b06      	ldr	r3, [pc, #24]	; (800c22c <MX_UART5_Init+0x58>)
 800c212:	2200      	movs	r2, #0
 800c214:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800c216:	4805      	ldr	r0, [pc, #20]	; (800c22c <MX_UART5_Init+0x58>)
 800c218:	f7fb fcff 	bl	8007c1a <HAL_UART_Init>
 800c21c:	4603      	mov	r3, r0
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d001      	beq.n	800c226 <MX_UART5_Init+0x52>
  {
    return HAL_ERROR;
 800c222:	2301      	movs	r3, #1
 800c224:	e000      	b.n	800c228 <MX_UART5_Init+0x54>
  }

  return HAL_OK;
 800c226:	2300      	movs	r3, #0
}
 800c228:	4618      	mov	r0, r3
 800c22a:	bd80      	pop	{r7, pc}
 800c22c:	20003748 	.word	0x20003748
 800c230:	40005000 	.word	0x40005000

0800c234 <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma1_channel2
  */
static HAL_StatusTypeDef MX_DMA_Init(void)
{
 800c234:	b580      	push	{r7, lr}
 800c236:	b082      	sub	sp, #8
 800c238:	af00      	add	r7, sp, #0
  if(DMA2_Channel2->CCR != 0)
 800c23a:	4b33      	ldr	r3, [pc, #204]	; (800c308 <MX_DMA_Init+0xd4>)
 800c23c:	681b      	ldr	r3, [r3, #0]
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d00d      	beq.n	800c25e <MX_DMA_Init+0x2a>
  {
   //clear channel to reset state
   hdma_uart5_rx.Instance = DMA2_Channel2;
 800c242:	4b32      	ldr	r3, [pc, #200]	; (800c30c <MX_DMA_Init+0xd8>)
 800c244:	4a30      	ldr	r2, [pc, #192]	; (800c308 <MX_DMA_Init+0xd4>)
 800c246:	601a      	str	r2, [r3, #0]
   hdma_uart5_rx.DmaBaseAddress->ISR = DMA2->ISR;
 800c248:	4b30      	ldr	r3, [pc, #192]	; (800c30c <MX_DMA_Init+0xd8>)
 800c24a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c24c:	4a30      	ldr	r2, [pc, #192]	; (800c310 <MX_DMA_Init+0xdc>)
 800c24e:	6812      	ldr	r2, [r2, #0]
 800c250:	601a      	str	r2, [r3, #0]
   hdma_uart5_rx.ChannelIndex = 2;
 800c252:	4b2e      	ldr	r3, [pc, #184]	; (800c30c <MX_DMA_Init+0xd8>)
 800c254:	2202      	movs	r2, #2
 800c256:	645a      	str	r2, [r3, #68]	; 0x44
   HAL_DMA_DeInit(&hdma_uart5_rx);
 800c258:	482c      	ldr	r0, [pc, #176]	; (800c30c <MX_DMA_Init+0xd8>)
 800c25a:	f7f5 fc5b 	bl	8001b14 <HAL_DMA_DeInit>
  }
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800c25e:	4a2d      	ldr	r2, [pc, #180]	; (800c314 <MX_DMA_Init+0xe0>)
 800c260:	4b2c      	ldr	r3, [pc, #176]	; (800c314 <MX_DMA_Init+0xe0>)
 800c262:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c264:	f043 0302 	orr.w	r3, r3, #2
 800c268:	6493      	str	r3, [r2, #72]	; 0x48
 800c26a:	4b2a      	ldr	r3, [pc, #168]	; (800c314 <MX_DMA_Init+0xe0>)
 800c26c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c26e:	f003 0302 	and.w	r3, r3, #2
 800c272:	607b      	str	r3, [r7, #4]
 800c274:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800c276:	4a27      	ldr	r2, [pc, #156]	; (800c314 <MX_DMA_Init+0xe0>)
 800c278:	4b26      	ldr	r3, [pc, #152]	; (800c314 <MX_DMA_Init+0xe0>)
 800c27a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c27c:	f043 0301 	orr.w	r3, r3, #1
 800c280:	6493      	str	r3, [r2, #72]	; 0x48
 800c282:	4b24      	ldr	r3, [pc, #144]	; (800c314 <MX_DMA_Init+0xe0>)
 800c284:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c286:	f003 0301 	and.w	r3, r3, #1
 800c28a:	603b      	str	r3, [r7, #0]
 800c28c:	683b      	ldr	r3, [r7, #0]

  /* Configure DMA request hdma_memtomem_dma1_channel2 on DMA1_Channel2 */
  hdma_memtomem_dma1_channel2.Instance = DMA1_Channel2;
 800c28e:	4b22      	ldr	r3, [pc, #136]	; (800c318 <MX_DMA_Init+0xe4>)
 800c290:	4a22      	ldr	r2, [pc, #136]	; (800c31c <MX_DMA_Init+0xe8>)
 800c292:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma1_channel2.Init.Request = DMA_REQUEST_0;
 800c294:	4b20      	ldr	r3, [pc, #128]	; (800c318 <MX_DMA_Init+0xe4>)
 800c296:	2200      	movs	r2, #0
 800c298:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma1_channel2.Init.Direction = DMA_MEMORY_TO_MEMORY;
 800c29a:	4b1f      	ldr	r3, [pc, #124]	; (800c318 <MX_DMA_Init+0xe4>)
 800c29c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800c2a0:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma1_channel2.Init.PeriphInc = DMA_PINC_ENABLE;
 800c2a2:	4b1d      	ldr	r3, [pc, #116]	; (800c318 <MX_DMA_Init+0xe4>)
 800c2a4:	2240      	movs	r2, #64	; 0x40
 800c2a6:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma1_channel2.Init.MemInc = DMA_MINC_ENABLE;
 800c2a8:	4b1b      	ldr	r3, [pc, #108]	; (800c318 <MX_DMA_Init+0xe4>)
 800c2aa:	2280      	movs	r2, #128	; 0x80
 800c2ac:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma1_channel2.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800c2ae:	4b1a      	ldr	r3, [pc, #104]	; (800c318 <MX_DMA_Init+0xe4>)
 800c2b0:	2200      	movs	r2, #0
 800c2b2:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma1_channel2.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800c2b4:	4b18      	ldr	r3, [pc, #96]	; (800c318 <MX_DMA_Init+0xe4>)
 800c2b6:	2200      	movs	r2, #0
 800c2b8:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma1_channel2.Init.Mode = DMA_NORMAL;
 800c2ba:	4b17      	ldr	r3, [pc, #92]	; (800c318 <MX_DMA_Init+0xe4>)
 800c2bc:	2200      	movs	r2, #0
 800c2be:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma1_channel2.Init.Priority = DMA_PRIORITY_LOW;
 800c2c0:	4b15      	ldr	r3, [pc, #84]	; (800c318 <MX_DMA_Init+0xe4>)
 800c2c2:	2200      	movs	r2, #0
 800c2c4:	621a      	str	r2, [r3, #32]
  if (HAL_DMA_Init(&hdma_memtomem_dma1_channel2) != HAL_OK)
 800c2c6:	4814      	ldr	r0, [pc, #80]	; (800c318 <MX_DMA_Init+0xe4>)
 800c2c8:	f7f5 fb6c 	bl	80019a4 <HAL_DMA_Init>
 800c2cc:	4603      	mov	r3, r0
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d001      	beq.n	800c2d6 <MX_DMA_Init+0xa2>
  {
	  return HAL_ERROR;
 800c2d2:	2301      	movs	r3, #1
 800c2d4:	e013      	b.n	800c2fe <MX_DMA_Init+0xca>
  }

  /* DMA interrupt init */
  HAL_NVIC_ClearPendingIRQ(DMA2_Channel2_IRQn);
 800c2d6:	2039      	movs	r0, #57	; 0x39
 800c2d8:	f7f5 fb55 	bl	8001986 <HAL_NVIC_ClearPendingIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800c2dc:	2200      	movs	r2, #0
 800c2de:	2100      	movs	r1, #0
 800c2e0:	200c      	movs	r0, #12
 800c2e2:	f7f5 fb06 	bl	80018f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800c2e6:	200c      	movs	r0, #12
 800c2e8:	f7f5 fb1f 	bl	800192a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 0, 0);
 800c2ec:	2200      	movs	r2, #0
 800c2ee:	2100      	movs	r1, #0
 800c2f0:	2039      	movs	r0, #57	; 0x39
 800c2f2:	f7f5 fafe 	bl	80018f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 800c2f6:	2039      	movs	r0, #57	; 0x39
 800c2f8:	f7f5 fb17 	bl	800192a <HAL_NVIC_EnableIRQ>

  return HAL_OK;
 800c2fc:	2300      	movs	r3, #0

}
 800c2fe:	4618      	mov	r0, r3
 800c300:	3708      	adds	r7, #8
 800c302:	46bd      	mov	sp, r7
 800c304:	bd80      	pop	{r7, pc}
 800c306:	bf00      	nop
 800c308:	4002041c 	.word	0x4002041c
 800c30c:	20003818 	.word	0x20003818
 800c310:	40020400 	.word	0x40020400
 800c314:	40021000 	.word	0x40021000
 800c318:	200037cc 	.word	0x200037cc
 800c31c:	4002001c 	.word	0x4002001c

0800c320 <MX_GPIO_Init>:
  * @param None
  * @retval None
  */

static HAL_StatusTypeDef MX_GPIO_Init(void)
{
 800c320:	b580      	push	{r7, lr}
 800c322:	b088      	sub	sp, #32
 800c324:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c326:	f107 030c 	add.w	r3, r7, #12
 800c32a:	2200      	movs	r2, #0
 800c32c:	601a      	str	r2, [r3, #0]
 800c32e:	605a      	str	r2, [r3, #4]
 800c330:	609a      	str	r2, [r3, #8]
 800c332:	60da      	str	r2, [r3, #12]
 800c334:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */

  __HAL_RCC_GPIOC_CLK_ENABLE();
 800c336:	4a25      	ldr	r2, [pc, #148]	; (800c3cc <MX_GPIO_Init+0xac>)
 800c338:	4b24      	ldr	r3, [pc, #144]	; (800c3cc <MX_GPIO_Init+0xac>)
 800c33a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c33c:	f043 0304 	orr.w	r3, r3, #4
 800c340:	64d3      	str	r3, [r2, #76]	; 0x4c
 800c342:	4b22      	ldr	r3, [pc, #136]	; (800c3cc <MX_GPIO_Init+0xac>)
 800c344:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c346:	f003 0304 	and.w	r3, r3, #4
 800c34a:	60bb      	str	r3, [r7, #8]
 800c34c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800c34e:	4a1f      	ldr	r2, [pc, #124]	; (800c3cc <MX_GPIO_Init+0xac>)
 800c350:	4b1e      	ldr	r3, [pc, #120]	; (800c3cc <MX_GPIO_Init+0xac>)
 800c352:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c354:	f043 0301 	orr.w	r3, r3, #1
 800c358:	64d3      	str	r3, [r2, #76]	; 0x4c
 800c35a:	4b1c      	ldr	r3, [pc, #112]	; (800c3cc <MX_GPIO_Init+0xac>)
 800c35c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c35e:	f003 0301 	and.w	r3, r3, #1
 800c362:	607b      	str	r3, [r7, #4]
 800c364:	687b      	ldr	r3, [r7, #4]
  /*Configure GPIO pin Output Level */


  /*Configure GPIO pins : IR_OnOff_Pin */
  GPIO_InitStruct.Pin =  IR_OnOff_Pin;
 800c366:	2380      	movs	r3, #128	; 0x80
 800c368:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c36a:	2301      	movs	r3, #1
 800c36c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c36e:	2300      	movs	r3, #0
 800c370:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c372:	2300      	movs	r3, #0
 800c374:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(IR_OnOff_GPIO_Port, &GPIO_InitStruct);
 800c376:	f107 030c 	add.w	r3, r7, #12
 800c37a:	4619      	mov	r1, r3
 800c37c:	4814      	ldr	r0, [pc, #80]	; (800c3d0 <MX_GPIO_Init+0xb0>)
 800c37e:	f7f5 fe65 	bl	800204c <HAL_GPIO_Init>
  /* Disable Internal Pull Down Resistor*/


  /*Configure GPIO pins : IR_RIng_Pin IR_NetAv_Pin */
  GPIO_InitStruct.Pin = IR_Ring_Pin;
 800c382:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800c386:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800c388:	4b12      	ldr	r3, [pc, #72]	; (800c3d4 <MX_GPIO_Init+0xb4>)
 800c38a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800c38c:	2302      	movs	r3, #2
 800c38e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(IR_Ring_GPIO_Port, &GPIO_InitStruct);
 800c390:	f107 030c 	add.w	r3, r7, #12
 800c394:	4619      	mov	r1, r3
 800c396:	480e      	ldr	r0, [pc, #56]	; (800c3d0 <MX_GPIO_Init+0xb0>)
 800c398:	f7f5 fe58 	bl	800204c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = IR_NetAv_Pin;
 800c39c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800c3a0:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(IR_NetAv_GPIO_Port, &GPIO_InitStruct);
 800c3a2:	f107 030c 	add.w	r3, r7, #12
 800c3a6:	4619      	mov	r1, r3
 800c3a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800c3ac:	f7f5 fe4e 	bl	800204c <HAL_GPIO_Init>

  /* EXTI interrupt init*/

  HAL_NVIC_SetPriority(IR_NetAv_EXTI_IRQn, 0, 0);
 800c3b0:	2200      	movs	r2, #0
 800c3b2:	2100      	movs	r1, #0
 800c3b4:	2017      	movs	r0, #23
 800c3b6:	f7f5 fa9c 	bl	80018f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(IR_NetAv_EXTI_IRQn);
 800c3ba:	2017      	movs	r0, #23
 800c3bc:	f7f5 fab5 	bl	800192a <HAL_NVIC_EnableIRQ>


  return HAL_OK;
 800c3c0:	2300      	movs	r3, #0

}
 800c3c2:	4618      	mov	r0, r3
 800c3c4:	3720      	adds	r7, #32
 800c3c6:	46bd      	mov	sp, r7
 800c3c8:	bd80      	pop	{r7, pc}
 800c3ca:	bf00      	nop
 800c3cc:	40021000 	.word	0x40021000
 800c3d0:	48000800 	.word	0x48000800
 800c3d4:	10110000 	.word	0x10110000

0800c3d8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static HAL_StatusTypeDef MX_TIM3_Init(void)
{
 800c3d8:	b580      	push	{r7, lr}
 800c3da:	b094      	sub	sp, #80	; 0x50
 800c3dc:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800c3de:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800c3e2:	2200      	movs	r2, #0
 800c3e4:	601a      	str	r2, [r3, #0]
 800c3e6:	605a      	str	r2, [r3, #4]
 800c3e8:	609a      	str	r2, [r3, #8]
 800c3ea:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800c3ec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800c3f0:	2200      	movs	r2, #0
 800c3f2:	601a      	str	r2, [r3, #0]
 800c3f4:	605a      	str	r2, [r3, #4]
 800c3f6:	609a      	str	r2, [r3, #8]
 800c3f8:	60da      	str	r2, [r3, #12]
 800c3fa:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c3fc:	f107 0320 	add.w	r3, r7, #32
 800c400:	2200      	movs	r2, #0
 800c402:	601a      	str	r2, [r3, #0]
 800c404:	605a      	str	r2, [r3, #4]
 800c406:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800c408:	1d3b      	adds	r3, r7, #4
 800c40a:	2200      	movs	r2, #0
 800c40c:	601a      	str	r2, [r3, #0]
 800c40e:	605a      	str	r2, [r3, #4]
 800c410:	609a      	str	r2, [r3, #8]
 800c412:	60da      	str	r2, [r3, #12]
 800c414:	611a      	str	r2, [r3, #16]
 800c416:	615a      	str	r2, [r3, #20]
 800c418:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 800c41a:	4b3c      	ldr	r3, [pc, #240]	; (800c50c <MX_TIM3_Init+0x134>)
 800c41c:	4a3c      	ldr	r2, [pc, #240]	; (800c510 <MX_TIM3_Init+0x138>)
 800c41e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800c420:	4b3a      	ldr	r3, [pc, #232]	; (800c50c <MX_TIM3_Init+0x134>)
 800c422:	2200      	movs	r2, #0
 800c424:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c426:	4b39      	ldr	r3, [pc, #228]	; (800c50c <MX_TIM3_Init+0x134>)
 800c428:	2200      	movs	r2, #0
 800c42a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800c42c:	4b37      	ldr	r3, [pc, #220]	; (800c50c <MX_TIM3_Init+0x134>)
 800c42e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c432:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800c434:	4b35      	ldr	r3, [pc, #212]	; (800c50c <MX_TIM3_Init+0x134>)
 800c436:	2200      	movs	r2, #0
 800c438:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800c43a:	4b34      	ldr	r3, [pc, #208]	; (800c50c <MX_TIM3_Init+0x134>)
 800c43c:	2200      	movs	r2, #0
 800c43e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800c440:	4832      	ldr	r0, [pc, #200]	; (800c50c <MX_TIM3_Init+0x134>)
 800c442:	f7f9 ff3a 	bl	80062ba <HAL_TIM_Base_Init>
 800c446:	4603      	mov	r3, r0
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d001      	beq.n	800c450 <MX_TIM3_Init+0x78>
  {
    return HAL_ERROR;
 800c44c:	2301      	movs	r3, #1
 800c44e:	e058      	b.n	800c502 <MX_TIM3_Init+0x12a>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800c450:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c454:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800c456:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800c45a:	4619      	mov	r1, r3
 800c45c:	482b      	ldr	r0, [pc, #172]	; (800c50c <MX_TIM3_Init+0x134>)
 800c45e:	f7fa fbf5 	bl	8006c4c <HAL_TIM_ConfigClockSource>
 800c462:	4603      	mov	r3, r0
 800c464:	2b00      	cmp	r3, #0
 800c466:	d001      	beq.n	800c46c <MX_TIM3_Init+0x94>
  {
    return HAL_ERROR;
 800c468:	2301      	movs	r3, #1
 800c46a:	e04a      	b.n	800c502 <MX_TIM3_Init+0x12a>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 800c46c:	4827      	ldr	r0, [pc, #156]	; (800c50c <MX_TIM3_Init+0x134>)
 800c46e:	f7f9 fffd 	bl	800646c <HAL_TIM_OC_Init>
 800c472:	4603      	mov	r3, r0
 800c474:	2b00      	cmp	r3, #0
 800c476:	d001      	beq.n	800c47c <MX_TIM3_Init+0xa4>
  {
    return HAL_ERROR;
 800c478:	2301      	movs	r3, #1
 800c47a:	e042      	b.n	800c502 <MX_TIM3_Init+0x12a>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 800c47c:	2304      	movs	r3, #4
 800c47e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sSlaveConfig.InputTrigger = TIM_TS_ETRF;
 800c480:	2370      	movs	r3, #112	; 0x70
 800c482:	633b      	str	r3, [r7, #48]	; 0x30
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_NONINVERTED;
 800c484:	2300      	movs	r3, #0
 800c486:	637b      	str	r3, [r7, #52]	; 0x34
  sSlaveConfig.TriggerPrescaler = TIM_TRIGGERPRESCALER_DIV1;
 800c488:	2300      	movs	r3, #0
 800c48a:	63bb      	str	r3, [r7, #56]	; 0x38
  sSlaveConfig.TriggerFilter = 0;
 800c48c:	2300      	movs	r3, #0
 800c48e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 800c490:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800c494:	4619      	mov	r1, r3
 800c496:	481d      	ldr	r0, [pc, #116]	; (800c50c <MX_TIM3_Init+0x134>)
 800c498:	f7fa fc91 	bl	8006dbe <HAL_TIM_SlaveConfigSynchro>
 800c49c:	4603      	mov	r3, r0
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d001      	beq.n	800c4a6 <MX_TIM3_Init+0xce>
  {
    return HAL_ERROR;
 800c4a2:	2301      	movs	r3, #1
 800c4a4:	e02d      	b.n	800c502 <MX_TIM3_Init+0x12a>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800c4a6:	2300      	movs	r3, #0
 800c4a8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c4aa:	2300      	movs	r3, #0
 800c4ac:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800c4ae:	f107 0320 	add.w	r3, r7, #32
 800c4b2:	4619      	mov	r1, r3
 800c4b4:	4815      	ldr	r0, [pc, #84]	; (800c50c <MX_TIM3_Init+0x134>)
 800c4b6:	f7fb fabb 	bl	8007a30 <HAL_TIMEx_MasterConfigSynchronization>
 800c4ba:	4603      	mov	r3, r0
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	d001      	beq.n	800c4c4 <MX_TIM3_Init+0xec>
  {
    return HAL_ERROR;
 800c4c0:	2301      	movs	r3, #1
 800c4c2:	e01e      	b.n	800c502 <MX_TIM3_Init+0x12a>
  }
  if (HAL_TIMEx_RemapConfig(&htim3, TIM_TIM3_ETR_COMP1) != HAL_OK)
 800c4c4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800c4c8:	4810      	ldr	r0, [pc, #64]	; (800c50c <MX_TIM3_Init+0x134>)
 800c4ca:	f7fb fb37 	bl	8007b3c <HAL_TIMEx_RemapConfig>
 800c4ce:	4603      	mov	r3, r0
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	d001      	beq.n	800c4d8 <MX_TIM3_Init+0x100>
  {
    return HAL_ERROR;
 800c4d4:	2301      	movs	r3, #1
 800c4d6:	e014      	b.n	800c502 <MX_TIM3_Init+0x12a>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800c4d8:	2300      	movs	r3, #0
 800c4da:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 11520;
 800c4dc:	f44f 5334 	mov.w	r3, #11520	; 0x2d00
 800c4e0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800c4e2:	2302      	movs	r3, #2
 800c4e4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800c4e6:	2300      	movs	r3, #0
 800c4e8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800c4ea:	1d3b      	adds	r3, r7, #4
 800c4ec:	2200      	movs	r2, #0
 800c4ee:	4619      	mov	r1, r3
 800c4f0:	4806      	ldr	r0, [pc, #24]	; (800c50c <MX_TIM3_Init+0x134>)
 800c4f2:	f7fa fa91 	bl	8006a18 <HAL_TIM_OC_ConfigChannel>
 800c4f6:	4603      	mov	r3, r0
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	d001      	beq.n	800c500 <MX_TIM3_Init+0x128>
  {
    return HAL_ERROR;
 800c4fc:	2301      	movs	r3, #1
 800c4fe:	e000      	b.n	800c502 <MX_TIM3_Init+0x12a>
  }
  return HAL_OK;
 800c500:	2300      	movs	r3, #0
}
 800c502:	4618      	mov	r0, r3
 800c504:	3750      	adds	r7, #80	; 0x50
 800c506:	46bd      	mov	sp, r7
 800c508:	bd80      	pop	{r7, pc}
 800c50a:	bf00      	nop
 800c50c:	20003700 	.word	0x20003700
 800c510:	40000400 	.word	0x40000400

0800c514 <IR_Clear_Buffer>:


//======================= 5. Utility Function Definition ==================================

void  IR_Clear_Buffer(uint8_t *buffer,uint32_t size)
{
 800c514:	b580      	push	{r7, lr}
 800c516:	b082      	sub	sp, #8
 800c518:	af00      	add	r7, sp, #0
 800c51a:	6078      	str	r0, [r7, #4]
 800c51c:	6039      	str	r1, [r7, #0]
	memset(buffer,0,size);
 800c51e:	683a      	ldr	r2, [r7, #0]
 800c520:	2100      	movs	r1, #0
 800c522:	6878      	ldr	r0, [r7, #4]
 800c524:	f004 fad7 	bl	8010ad6 <memset>
}
 800c528:	bf00      	nop
 800c52a:	3708      	adds	r7, #8
 800c52c:	46bd      	mov	sp, r7
 800c52e:	bd80      	pop	{r7, pc}

0800c530 <IR_Calculate_Checksum>:

uint16_t IR_Calculate_Checksum(uint8_t* messagebuff, uint32_t size)
{
 800c530:	b480      	push	{r7}
 800c532:	b085      	sub	sp, #20
 800c534:	af00      	add	r7, sp, #0
 800c536:	6078      	str	r0, [r7, #4]
 800c538:	6039      	str	r1, [r7, #0]
	uint32_t sum = 0;
 800c53a:	2300      	movs	r3, #0
 800c53c:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < size; ++i)
 800c53e:	2300      	movs	r3, #0
 800c540:	60bb      	str	r3, [r7, #8]
 800c542:	e00a      	b.n	800c55a <IR_Calculate_Checksum+0x2a>
	{
		sum+= messagebuff[i];
 800c544:	68bb      	ldr	r3, [r7, #8]
 800c546:	687a      	ldr	r2, [r7, #4]
 800c548:	4413      	add	r3, r2
 800c54a:	781b      	ldrb	r3, [r3, #0]
 800c54c:	461a      	mov	r2, r3
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	4413      	add	r3, r2
 800c552:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < size; ++i)
 800c554:	68bb      	ldr	r3, [r7, #8]
 800c556:	3301      	adds	r3, #1
 800c558:	60bb      	str	r3, [r7, #8]
 800c55a:	68ba      	ldr	r2, [r7, #8]
 800c55c:	683b      	ldr	r3, [r7, #0]
 800c55e:	429a      	cmp	r2, r3
 800c560:	d3f0      	bcc.n	800c544 <IR_Calculate_Checksum+0x14>
	}
	//return last 16 bits
	return (uint16_t)(sum & 0xFFFF);
 800c562:	68fb      	ldr	r3, [r7, #12]
 800c564:	b29b      	uxth	r3, r3
}
 800c566:	4618      	mov	r0, r3
 800c568:	3714      	adds	r7, #20
 800c56a:	46bd      	mov	sp, r7
 800c56c:	bc80      	pop	{r7}
 800c56e:	4770      	bx	lr

0800c570 <IR_Init_Module>:
 * @param: none
 *
 * @retval: IR_Status_t
 */
IR_Status_t IR_Init_Module(void)
{
 800c570:	b580      	push	{r7, lr}
 800c572:	b082      	sub	sp, #8
 800c574:	af00      	add	r7, sp, #0
	 HAL_PWREx_DisableGPIOPullDown(IR_OnOff_PWR_GPIO_Port,IR_OnOff_Pin);
 800c576:	2180      	movs	r1, #128	; 0x80
 800c578:	2002      	movs	r0, #2
 800c57a:	f7f7 f96f 	bl	800385c <HAL_PWREx_DisableGPIOPullDown>
	 HAL_PWREx_DisablePullUpPullDownConfig();
 800c57e:	f7f7 f9eb 	bl	8003958 <HAL_PWREx_DisablePullUpPullDownConfig>
	 if(MX_GPIO_Init() != HAL_OK){return IR_Pin_CFG_Error;}
 800c582:	f7ff fecd 	bl	800c320 <MX_GPIO_Init>
 800c586:	4603      	mov	r3, r0
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d001      	beq.n	800c590 <IR_Init_Module+0x20>
 800c58c:	2301      	movs	r3, #1
 800c58e:	e039      	b.n	800c604 <IR_Init_Module+0x94>
	 HAL_GPIO_WritePin(IR_OnOff_GPIO_Port,IR_OnOff_Pin,SET);
 800c590:	2201      	movs	r2, #1
 800c592:	2180      	movs	r1, #128	; 0x80
 800c594:	481d      	ldr	r0, [pc, #116]	; (800c60c <IR_Init_Module+0x9c>)
 800c596:	f7f5 fff3 	bl	8002580 <HAL_GPIO_WritePin>
	 HAL_Delay(5000); //time for the module to wake up
 800c59a:	f241 3088 	movw	r0, #5000	; 0x1388
 800c59e:	f7f5 f851 	bl	8001644 <HAL_Delay>
	 if(MX_DMA_Init()  != HAL_OK){return IR_Pin_CFG_Error;}
 800c5a2:	f7ff fe47 	bl	800c234 <MX_DMA_Init>
 800c5a6:	4603      	mov	r3, r0
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d001      	beq.n	800c5b0 <IR_Init_Module+0x40>
 800c5ac:	2301      	movs	r3, #1
 800c5ae:	e029      	b.n	800c604 <IR_Init_Module+0x94>
	 if(MX_UART5_Init()!= HAL_OK){return IR_Pin_CFG_Error;}
 800c5b0:	f7ff fe10 	bl	800c1d4 <MX_UART5_Init>
 800c5b4:	4603      	mov	r3, r0
 800c5b6:	2b00      	cmp	r3, #0
 800c5b8:	d001      	beq.n	800c5be <IR_Init_Module+0x4e>
 800c5ba:	2301      	movs	r3, #1
 800c5bc:	e022      	b.n	800c604 <IR_Init_Module+0x94>
	 if(MX_TIM3_Init()!= HAL_OK){return IR_Pin_CFG_Error;}
 800c5be:	f7ff ff0b 	bl	800c3d8 <MX_TIM3_Init>
 800c5c2:	4603      	mov	r3, r0
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	d001      	beq.n	800c5cc <IR_Init_Module+0x5c>
 800c5c8:	2301      	movs	r3, #1
 800c5ca:	e01b      	b.n	800c604 <IR_Init_Module+0x94>

	  //send acknowledgement
	 char* msg;
	 if(IR_send_AT_CMD("AT\r")== IR_OK)
 800c5cc:	4810      	ldr	r0, [pc, #64]	; (800c610 <IR_Init_Module+0xa0>)
 800c5ce:	f000 f87b 	bl	800c6c8 <IR_send_AT_CMD>
 800c5d2:	4603      	mov	r3, r0
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	d10d      	bne.n	800c5f4 <IR_Init_Module+0x84>
	 {
	 	msg = strtok((char*)(&RM_Buffer[2]),"\r");
 800c5d8:	490e      	ldr	r1, [pc, #56]	; (800c614 <IR_Init_Module+0xa4>)
 800c5da:	480f      	ldr	r0, [pc, #60]	; (800c618 <IR_Init_Module+0xa8>)
 800c5dc:	f005 fcaa 	bl	8011f34 <strtok>
 800c5e0:	6078      	str	r0, [r7, #4]
	 	if(strcmp(msg,(char*)"OK") != 0)
 800c5e2:	490e      	ldr	r1, [pc, #56]	; (800c61c <IR_Init_Module+0xac>)
 800c5e4:	6878      	ldr	r0, [r7, #4]
 800c5e6:	f7f3 fdf3 	bl	80001d0 <strcmp>
 800c5ea:	4603      	mov	r3, r0
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d003      	beq.n	800c5f8 <IR_Init_Module+0x88>
	 	{
	 	  return IR_Ack_Error;
 800c5f0:	2307      	movs	r3, #7
 800c5f2:	e007      	b.n	800c604 <IR_Init_Module+0x94>
	 	}
	 }else
	 {
	 	  return IR_Ack_Error;
 800c5f4:	2307      	movs	r3, #7
 800c5f6:	e005      	b.n	800c604 <IR_Init_Module+0x94>
	 }
	 	  //analyse message
	 	  IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800c5f8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c5fc:	4808      	ldr	r0, [pc, #32]	; (800c620 <IR_Init_Module+0xb0>)
 800c5fe:	f7ff ff89 	bl	800c514 <IR_Clear_Buffer>
	 	  return IR_OK;
 800c602:	2300      	movs	r3, #0
}
 800c604:	4618      	mov	r0, r3
 800c606:	3708      	adds	r7, #8
 800c608:	46bd      	mov	sp, r7
 800c60a:	bd80      	pop	{r7, pc}
 800c60c:	48000800 	.word	0x48000800
 800c610:	08019658 	.word	0x08019658
 800c614:	0801965c 	.word	0x0801965c
 800c618:	2000350e 	.word	0x2000350e
 800c61c:	08019660 	.word	0x08019660
 800c620:	2000350c 	.word	0x2000350c

0800c624 <IR_DeInit_Module>:
 *
 * NB: Ensure that HAL_TIM_BASE_DeInit calls the user defined MSP DeInit otherwise the peripheral will not
 * 	   be cleared
 */
IR_Status_t IR_DeInit_Module(void)
{
 800c624:	b580      	push	{r7, lr}
 800c626:	af00      	add	r7, sp, #0
	/* Deinitialize TIMx Peripheral*/
	if(htim3.Instance != IR_TIM_PORT)
 800c628:	4b20      	ldr	r3, [pc, #128]	; (800c6ac <IR_DeInit_Module+0x88>)
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	4a20      	ldr	r2, [pc, #128]	; (800c6b0 <IR_DeInit_Module+0x8c>)
 800c62e:	4293      	cmp	r3, r2
 800c630:	d002      	beq.n	800c638 <IR_DeInit_Module+0x14>
	{
		htim3.Instance = IR_TIM_PORT;
 800c632:	4b1e      	ldr	r3, [pc, #120]	; (800c6ac <IR_DeInit_Module+0x88>)
 800c634:	4a1e      	ldr	r2, [pc, #120]	; (800c6b0 <IR_DeInit_Module+0x8c>)
 800c636:	601a      	str	r2, [r3, #0]
	}
	HAL_TIM_Base_Stop_IT(&htim3);
 800c638:	481c      	ldr	r0, [pc, #112]	; (800c6ac <IR_DeInit_Module+0x88>)
 800c63a:	f7f9 feed 	bl	8006418 <HAL_TIM_Base_Stop_IT>
	if(HAL_TIM_Base_DeInit(&htim3) != HAL_OK)
 800c63e:	481b      	ldr	r0, [pc, #108]	; (800c6ac <IR_DeInit_Module+0x88>)
 800c640:	f7f9 fe66 	bl	8006310 <HAL_TIM_Base_DeInit>
 800c644:	4603      	mov	r3, r0
 800c646:	2b00      	cmp	r3, #0
 800c648:	d001      	beq.n	800c64e <IR_DeInit_Module+0x2a>
	{
		return IR_CFG_Error;
 800c64a:	2308      	movs	r3, #8
 800c64c:	e02b      	b.n	800c6a6 <IR_DeInit_Module+0x82>
	}
	/* Deinitialize UARTx Peripheral*/
	if(huart5.Instance != UART5)
 800c64e:	4b19      	ldr	r3, [pc, #100]	; (800c6b4 <IR_DeInit_Module+0x90>)
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	4a19      	ldr	r2, [pc, #100]	; (800c6b8 <IR_DeInit_Module+0x94>)
 800c654:	4293      	cmp	r3, r2
 800c656:	d002      	beq.n	800c65e <IR_DeInit_Module+0x3a>
	{
		huart5.Instance = IR_USART_PORT;
 800c658:	4b16      	ldr	r3, [pc, #88]	; (800c6b4 <IR_DeInit_Module+0x90>)
 800c65a:	4a17      	ldr	r2, [pc, #92]	; (800c6b8 <IR_DeInit_Module+0x94>)
 800c65c:	601a      	str	r2, [r3, #0]
	}
	if(HAL_UART_DeInit(&huart5) != HAL_OK)
 800c65e:	4815      	ldr	r0, [pc, #84]	; (800c6b4 <IR_DeInit_Module+0x90>)
 800c660:	f7fb fb29 	bl	8007cb6 <HAL_UART_DeInit>
 800c664:	4603      	mov	r3, r0
 800c666:	2b00      	cmp	r3, #0
 800c668:	d001      	beq.n	800c66e <IR_DeInit_Module+0x4a>
	{
		return IR_CFG_Error;
 800c66a:	2308      	movs	r3, #8
 800c66c:	e01b      	b.n	800c6a6 <IR_DeInit_Module+0x82>
	}

	/* Deinitialize DMA MEM Channel*/
	if(hdma_memtomem_dma1_channel2.Instance != DMA1_Channel2)
 800c66e:	4b13      	ldr	r3, [pc, #76]	; (800c6bc <IR_DeInit_Module+0x98>)
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	4a13      	ldr	r2, [pc, #76]	; (800c6c0 <IR_DeInit_Module+0x9c>)
 800c674:	4293      	cmp	r3, r2
 800c676:	d002      	beq.n	800c67e <IR_DeInit_Module+0x5a>
	{
		hdma_memtomem_dma1_channel2.Instance = DMA1_Channel2;
 800c678:	4b10      	ldr	r3, [pc, #64]	; (800c6bc <IR_DeInit_Module+0x98>)
 800c67a:	4a11      	ldr	r2, [pc, #68]	; (800c6c0 <IR_DeInit_Module+0x9c>)
 800c67c:	601a      	str	r2, [r3, #0]
	}
	if(HAL_DMA_DeInit(&hdma_memtomem_dma1_channel2) != HAL_OK)
 800c67e:	480f      	ldr	r0, [pc, #60]	; (800c6bc <IR_DeInit_Module+0x98>)
 800c680:	f7f5 fa48 	bl	8001b14 <HAL_DMA_DeInit>
 800c684:	4603      	mov	r3, r0
 800c686:	2b00      	cmp	r3, #0
 800c688:	d001      	beq.n	800c68e <IR_DeInit_Module+0x6a>
	{
		return IR_CFG_Error;
 800c68a:	2308      	movs	r3, #8
 800c68c:	e00b      	b.n	800c6a6 <IR_DeInit_Module+0x82>
	}
	//set On/Off Pin to low and enable pull down resistor
	HAL_GPIO_WritePin(IR_OnOff_GPIO_Port,IR_OnOff_Pin,RESET);
 800c68e:	2200      	movs	r2, #0
 800c690:	2180      	movs	r1, #128	; 0x80
 800c692:	480c      	ldr	r0, [pc, #48]	; (800c6c4 <IR_DeInit_Module+0xa0>)
 800c694:	f7f5 ff74 	bl	8002580 <HAL_GPIO_WritePin>
	HAL_PWREx_EnableGPIOPullDown(IR_OnOff_PWR_GPIO_Port,IR_OnOff_Pin);
 800c698:	2180      	movs	r1, #128	; 0x80
 800c69a:	2002      	movs	r0, #2
 800c69c:	f7f7 f83a 	bl	8003714 <HAL_PWREx_EnableGPIOPullDown>
	HAL_PWREx_EnablePullUpPullDownConfig();
 800c6a0:	f7f7 f94c 	bl	800393c <HAL_PWREx_EnablePullUpPullDownConfig>

	return IR_OK;
 800c6a4:	2300      	movs	r3, #0
}
 800c6a6:	4618      	mov	r0, r3
 800c6a8:	bd80      	pop	{r7, pc}
 800c6aa:	bf00      	nop
 800c6ac:	20003700 	.word	0x20003700
 800c6b0:	40000400 	.word	0x40000400
 800c6b4:	20003748 	.word	0x20003748
 800c6b8:	40005000 	.word	0x40005000
 800c6bc:	200037cc 	.word	0x200037cc
 800c6c0:	4002001c 	.word	0x4002001c
 800c6c4:	48000800 	.word	0x48000800

0800c6c8 <IR_send_AT_CMD>:
	  return IR_OK;
}

IR_Status_t IR_send_AT_CMD(char* cmd)

{
 800c6c8:	b580      	push	{r7, lr}
 800c6ca:	b084      	sub	sp, #16
 800c6cc:	af00      	add	r7, sp, #0
 800c6ce:	6078      	str	r0, [r7, #4]
	int size = strlen(cmd);
 800c6d0:	6878      	ldr	r0, [r7, #4]
 800c6d2:	f7f3 fd87 	bl	80001e4 <strlen>
 800c6d6:	4603      	mov	r3, r0
 800c6d8:	60fb      	str	r3, [r7, #12]
	memcpy(IR_TX_Buffer,cmd,size);
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	461a      	mov	r2, r3
 800c6de:	6879      	ldr	r1, [r7, #4]
 800c6e0:	4837      	ldr	r0, [pc, #220]	; (800c7c0 <IR_send_AT_CMD+0xf8>)
 800c6e2:	f004 f9ed 	bl	8010ac0 <memcpy>
	if(HAL_UART_Transmit(&huart5,IR_TX_Buffer,size,100) != HAL_OK)
 800c6e6:	68fb      	ldr	r3, [r7, #12]
 800c6e8:	b29a      	uxth	r2, r3
 800c6ea:	2364      	movs	r3, #100	; 0x64
 800c6ec:	4934      	ldr	r1, [pc, #208]	; (800c7c0 <IR_send_AT_CMD+0xf8>)
 800c6ee:	4835      	ldr	r0, [pc, #212]	; (800c7c4 <IR_send_AT_CMD+0xfc>)
 800c6f0:	f7fb fb16 	bl	8007d20 <HAL_UART_Transmit>
 800c6f4:	4603      	mov	r3, r0
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d001      	beq.n	800c6fe <IR_send_AT_CMD+0x36>
	{
		return IR_Tx_Error;
 800c6fa:	2303      	movs	r3, #3
 800c6fc:	e05c      	b.n	800c7b8 <IR_send_AT_CMD+0xf0>
	}
	__HAL_DMA_ENABLE_IT(&hdma_uart5_rx,DMA_IT_TC);
 800c6fe:	4b32      	ldr	r3, [pc, #200]	; (800c7c8 <IR_send_AT_CMD+0x100>)
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	4a31      	ldr	r2, [pc, #196]	; (800c7c8 <IR_send_AT_CMD+0x100>)
 800c704:	6812      	ldr	r2, [r2, #0]
 800c706:	6812      	ldr	r2, [r2, #0]
 800c708:	f042 0202 	orr.w	r2, r2, #2
 800c70c:	601a      	str	r2, [r3, #0]
	if(__HAL_UART_GET_FLAG(&huart5,UART_FLAG_IDLE))
 800c70e:	4b2d      	ldr	r3, [pc, #180]	; (800c7c4 <IR_send_AT_CMD+0xfc>)
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	69db      	ldr	r3, [r3, #28]
 800c714:	f003 0310 	and.w	r3, r3, #16
 800c718:	2b10      	cmp	r3, #16
 800c71a:	d103      	bne.n	800c724 <IR_send_AT_CMD+0x5c>
	{
		__HAL_UART_CLEAR_IDLEFLAG(&huart5);
 800c71c:	4b29      	ldr	r3, [pc, #164]	; (800c7c4 <IR_send_AT_CMD+0xfc>)
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	2210      	movs	r2, #16
 800c722:	621a      	str	r2, [r3, #32]
	}
	__HAL_UART_ENABLE_IT(&huart5,UART_IT_IDLE);
 800c724:	4b27      	ldr	r3, [pc, #156]	; (800c7c4 <IR_send_AT_CMD+0xfc>)
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	4a26      	ldr	r2, [pc, #152]	; (800c7c4 <IR_send_AT_CMD+0xfc>)
 800c72a:	6812      	ldr	r2, [r2, #0]
 800c72c:	6812      	ldr	r2, [r2, #0]
 800c72e:	f042 0210 	orr.w	r2, r2, #16
 800c732:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_DMA(&huart5,IR_RX_Buffer,RX_BUFFER_SIZE);
 800c734:	f240 72fe 	movw	r2, #2046	; 0x7fe
 800c738:	4924      	ldr	r1, [pc, #144]	; (800c7cc <IR_send_AT_CMD+0x104>)
 800c73a:	4822      	ldr	r0, [pc, #136]	; (800c7c4 <IR_send_AT_CMD+0xfc>)
 800c73c:	f7fb fccc 	bl	80080d8 <HAL_UART_Receive_DMA>
	__HAL_TIM_ENABLE_IT(&htim3,TIM_IT_CC1);
 800c740:	4b23      	ldr	r3, [pc, #140]	; (800c7d0 <IR_send_AT_CMD+0x108>)
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	4a22      	ldr	r2, [pc, #136]	; (800c7d0 <IR_send_AT_CMD+0x108>)
 800c746:	6812      	ldr	r2, [r2, #0]
 800c748:	68d2      	ldr	r2, [r2, #12]
 800c74a:	f042 0202 	orr.w	r2, r2, #2
 800c74e:	60da      	str	r2, [r3, #12]
	HAL_TIM_OC_Start_IT(&htim3, TIM_CHANNEL_1);
 800c750:	2100      	movs	r1, #0
 800c752:	481f      	ldr	r0, [pc, #124]	; (800c7d0 <IR_send_AT_CMD+0x108>)
 800c754:	f7f9 febe 	bl	80064d4 <HAL_TIM_OC_Start_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 800c758:	481d      	ldr	r0, [pc, #116]	; (800c7d0 <IR_send_AT_CMD+0x108>)
 800c75a:	f7f9 fe33 	bl	80063c4 <HAL_TIM_Base_Start_IT>
	uint16_t temp = HAL_GetTick();
 800c75e:	f7f4 ff67 	bl	8001630 <HAL_GetTick>
 800c762:	4603      	mov	r3, r0
 800c764:	817b      	strh	r3, [r7, #10]
	while(IR_RX_Flag == RESET)
 800c766:	e00e      	b.n	800c786 <IR_send_AT_CMD+0xbe>
	{
		uint16_t timeout = HAL_GetTick()-temp;
 800c768:	f7f4 ff62 	bl	8001630 <HAL_GetTick>
 800c76c:	4603      	mov	r3, r0
 800c76e:	b29a      	uxth	r2, r3
 800c770:	897b      	ldrh	r3, [r7, #10]
 800c772:	1ad3      	subs	r3, r2, r3
 800c774:	813b      	strh	r3, [r7, #8]
		if(timeout > 3000)
 800c776:	893b      	ldrh	r3, [r7, #8]
 800c778:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800c77c:	4293      	cmp	r3, r2
 800c77e:	d902      	bls.n	800c786 <IR_send_AT_CMD+0xbe>
		{
			IR_RX_Flag = -2;
 800c780:	4b14      	ldr	r3, [pc, #80]	; (800c7d4 <IR_send_AT_CMD+0x10c>)
 800c782:	22fe      	movs	r2, #254	; 0xfe
 800c784:	701a      	strb	r2, [r3, #0]
	while(IR_RX_Flag == RESET)
 800c786:	4b13      	ldr	r3, [pc, #76]	; (800c7d4 <IR_send_AT_CMD+0x10c>)
 800c788:	f993 3000 	ldrsb.w	r3, [r3]
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d0eb      	beq.n	800c768 <IR_send_AT_CMD+0xa0>
		}
	}
	if(IR_RX_Flag == -2)
 800c790:	4b10      	ldr	r3, [pc, #64]	; (800c7d4 <IR_send_AT_CMD+0x10c>)
 800c792:	f993 3000 	ldrsb.w	r3, [r3]
 800c796:	f113 0f02 	cmn.w	r3, #2
 800c79a:	d101      	bne.n	800c7a0 <IR_send_AT_CMD+0xd8>
	{
		return IR_Rx_Timeout;
 800c79c:	2305      	movs	r3, #5
 800c79e:	e00b      	b.n	800c7b8 <IR_send_AT_CMD+0xf0>
	}if(IR_RX_Flag == -1)
 800c7a0:	4b0c      	ldr	r3, [pc, #48]	; (800c7d4 <IR_send_AT_CMD+0x10c>)
 800c7a2:	f993 3000 	ldrsb.w	r3, [r3]
 800c7a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7aa:	d101      	bne.n	800c7b0 <IR_send_AT_CMD+0xe8>
	{
		return IR_Rx_Error;
 800c7ac:	2302      	movs	r3, #2
 800c7ae:	e003      	b.n	800c7b8 <IR_send_AT_CMD+0xf0>
	}
	IR_RX_Flag = 0;
 800c7b0:	4b08      	ldr	r3, [pc, #32]	; (800c7d4 <IR_send_AT_CMD+0x10c>)
 800c7b2:	2200      	movs	r2, #0
 800c7b4:	701a      	strb	r2, [r3, #0]
	return IR_OK;
 800c7b6:	2300      	movs	r3, #0
}
 800c7b8:	4618      	mov	r0, r3
 800c7ba:	3710      	adds	r7, #16
 800c7bc:	46bd      	mov	sp, r7
 800c7be:	bd80      	pop	{r7, pc}
 800c7c0:	2000250c 	.word	0x2000250c
 800c7c4:	20003748 	.word	0x20003748
 800c7c8:	20003818 	.word	0x20003818
 800c7cc:	20002d0c 	.word	0x20002d0c
 800c7d0:	20003700 	.word	0x20003700
 800c7d4:	20003814 	.word	0x20003814

0800c7d8 <IR_send_AT_CMD_Bin>:

IR_Status_t IR_send_AT_CMD_Bin(uint8_t* cmd,size_t len)
{
 800c7d8:	b580      	push	{r7, lr}
 800c7da:	b082      	sub	sp, #8
 800c7dc:	af00      	add	r7, sp, #0
 800c7de:	6078      	str	r0, [r7, #4]
 800c7e0:	6039      	str	r1, [r7, #0]
	memcpy(IR_TX_Buffer,cmd,len);
 800c7e2:	683a      	ldr	r2, [r7, #0]
 800c7e4:	6879      	ldr	r1, [r7, #4]
 800c7e6:	482e      	ldr	r0, [pc, #184]	; (800c8a0 <IR_send_AT_CMD_Bin+0xc8>)
 800c7e8:	f004 f96a 	bl	8010ac0 <memcpy>
	if(HAL_UART_Transmit(&huart5,IR_TX_Buffer,len,200) != HAL_OK)
 800c7ec:	683b      	ldr	r3, [r7, #0]
 800c7ee:	b29a      	uxth	r2, r3
 800c7f0:	23c8      	movs	r3, #200	; 0xc8
 800c7f2:	492b      	ldr	r1, [pc, #172]	; (800c8a0 <IR_send_AT_CMD_Bin+0xc8>)
 800c7f4:	482b      	ldr	r0, [pc, #172]	; (800c8a4 <IR_send_AT_CMD_Bin+0xcc>)
 800c7f6:	f7fb fa93 	bl	8007d20 <HAL_UART_Transmit>
 800c7fa:	4603      	mov	r3, r0
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	d001      	beq.n	800c804 <IR_send_AT_CMD_Bin+0x2c>
	{
		return IR_Tx_Error;
 800c800:	2303      	movs	r3, #3
 800c802:	e049      	b.n	800c898 <IR_send_AT_CMD_Bin+0xc0>
	}
	__HAL_DMA_ENABLE_IT(&hdma_uart5_rx,DMA_IT_TC);
 800c804:	4b28      	ldr	r3, [pc, #160]	; (800c8a8 <IR_send_AT_CMD_Bin+0xd0>)
 800c806:	681b      	ldr	r3, [r3, #0]
 800c808:	4a27      	ldr	r2, [pc, #156]	; (800c8a8 <IR_send_AT_CMD_Bin+0xd0>)
 800c80a:	6812      	ldr	r2, [r2, #0]
 800c80c:	6812      	ldr	r2, [r2, #0]
 800c80e:	f042 0202 	orr.w	r2, r2, #2
 800c812:	601a      	str	r2, [r3, #0]
	if(__HAL_UART_GET_FLAG(&huart5,UART_FLAG_IDLE))
 800c814:	4b23      	ldr	r3, [pc, #140]	; (800c8a4 <IR_send_AT_CMD_Bin+0xcc>)
 800c816:	681b      	ldr	r3, [r3, #0]
 800c818:	69db      	ldr	r3, [r3, #28]
 800c81a:	f003 0310 	and.w	r3, r3, #16
 800c81e:	2b10      	cmp	r3, #16
 800c820:	d103      	bne.n	800c82a <IR_send_AT_CMD_Bin+0x52>
	{
		__HAL_UART_CLEAR_IDLEFLAG(&huart5);
 800c822:	4b20      	ldr	r3, [pc, #128]	; (800c8a4 <IR_send_AT_CMD_Bin+0xcc>)
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	2210      	movs	r2, #16
 800c828:	621a      	str	r2, [r3, #32]
	}
	__HAL_UART_ENABLE_IT(&huart5,UART_IT_IDLE);
 800c82a:	4b1e      	ldr	r3, [pc, #120]	; (800c8a4 <IR_send_AT_CMD_Bin+0xcc>)
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	4a1d      	ldr	r2, [pc, #116]	; (800c8a4 <IR_send_AT_CMD_Bin+0xcc>)
 800c830:	6812      	ldr	r2, [r2, #0]
 800c832:	6812      	ldr	r2, [r2, #0]
 800c834:	f042 0210 	orr.w	r2, r2, #16
 800c838:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_DMA(&huart5,IR_RX_Buffer,RX_BUFFER_SIZE);
 800c83a:	f240 72fe 	movw	r2, #2046	; 0x7fe
 800c83e:	491b      	ldr	r1, [pc, #108]	; (800c8ac <IR_send_AT_CMD_Bin+0xd4>)
 800c840:	4818      	ldr	r0, [pc, #96]	; (800c8a4 <IR_send_AT_CMD_Bin+0xcc>)
 800c842:	f7fb fc49 	bl	80080d8 <HAL_UART_Receive_DMA>
	__HAL_TIM_ENABLE_IT(&htim3,TIM_IT_CC1);
 800c846:	4b1a      	ldr	r3, [pc, #104]	; (800c8b0 <IR_send_AT_CMD_Bin+0xd8>)
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	4a19      	ldr	r2, [pc, #100]	; (800c8b0 <IR_send_AT_CMD_Bin+0xd8>)
 800c84c:	6812      	ldr	r2, [r2, #0]
 800c84e:	68d2      	ldr	r2, [r2, #12]
 800c850:	f042 0202 	orr.w	r2, r2, #2
 800c854:	60da      	str	r2, [r3, #12]
	HAL_TIM_OC_Start_IT(&htim3, TIM_CHANNEL_1);
 800c856:	2100      	movs	r1, #0
 800c858:	4815      	ldr	r0, [pc, #84]	; (800c8b0 <IR_send_AT_CMD_Bin+0xd8>)
 800c85a:	f7f9 fe3b 	bl	80064d4 <HAL_TIM_OC_Start_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 800c85e:	4814      	ldr	r0, [pc, #80]	; (800c8b0 <IR_send_AT_CMD_Bin+0xd8>)
 800c860:	f7f9 fdb0 	bl	80063c4 <HAL_TIM_Base_Start_IT>
	while(IR_RX_Flag == RESET);
 800c864:	bf00      	nop
 800c866:	4b13      	ldr	r3, [pc, #76]	; (800c8b4 <IR_send_AT_CMD_Bin+0xdc>)
 800c868:	f993 3000 	ldrsb.w	r3, [r3]
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d0fa      	beq.n	800c866 <IR_send_AT_CMD_Bin+0x8e>
	if(IR_RX_Flag == -2)
 800c870:	4b10      	ldr	r3, [pc, #64]	; (800c8b4 <IR_send_AT_CMD_Bin+0xdc>)
 800c872:	f993 3000 	ldrsb.w	r3, [r3]
 800c876:	f113 0f02 	cmn.w	r3, #2
 800c87a:	d101      	bne.n	800c880 <IR_send_AT_CMD_Bin+0xa8>
	{
		return IR_Rx_Timeout;
 800c87c:	2305      	movs	r3, #5
 800c87e:	e00b      	b.n	800c898 <IR_send_AT_CMD_Bin+0xc0>
	}if(IR_RX_Flag == -1)
 800c880:	4b0c      	ldr	r3, [pc, #48]	; (800c8b4 <IR_send_AT_CMD_Bin+0xdc>)
 800c882:	f993 3000 	ldrsb.w	r3, [r3]
 800c886:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c88a:	d101      	bne.n	800c890 <IR_send_AT_CMD_Bin+0xb8>
	{
		return IR_Rx_Error;
 800c88c:	2302      	movs	r3, #2
 800c88e:	e003      	b.n	800c898 <IR_send_AT_CMD_Bin+0xc0>
	}
	IR_RX_Flag = 0;
 800c890:	4b08      	ldr	r3, [pc, #32]	; (800c8b4 <IR_send_AT_CMD_Bin+0xdc>)
 800c892:	2200      	movs	r2, #0
 800c894:	701a      	strb	r2, [r3, #0]
	return IR_OK;
 800c896:	2300      	movs	r3, #0
}
 800c898:	4618      	mov	r0, r3
 800c89a:	3708      	adds	r7, #8
 800c89c:	46bd      	mov	sp, r7
 800c89e:	bd80      	pop	{r7, pc}
 800c8a0:	2000250c 	.word	0x2000250c
 800c8a4:	20003748 	.word	0x20003748
 800c8a8:	20003818 	.word	0x20003818
 800c8ac:	20002d0c 	.word	0x20002d0c
 800c8b0:	20003700 	.word	0x20003700
 800c8b4:	20003814 	.word	0x20003814

0800c8b8 <IR_start_SBD_Session>:
//======================= 7. Transmit/Recieve Function Definition ==================================

IR_Status_t IR_start_SBD_Session(SBDX_Status_t* sbd)
{
 800c8b8:	b590      	push	{r4, r7, lr}
 800c8ba:	b08f      	sub	sp, #60	; 0x3c
 800c8bc:	af00      	add	r7, sp, #0
 800c8be:	6078      	str	r0, [r7, #4]
	//increase prescaler to lengthen timeout
	htim3.Instance->PSC = 5;
 800c8c0:	4b74      	ldr	r3, [pc, #464]	; (800ca94 <IR_start_SBD_Session+0x1dc>)
 800c8c2:	681b      	ldr	r3, [r3, #0]
 800c8c4:	2205      	movs	r2, #5
 800c8c6:	629a      	str	r2, [r3, #40]	; 0x28
	Session_Flag = SBDIX;
 800c8c8:	4b73      	ldr	r3, [pc, #460]	; (800ca98 <IR_start_SBD_Session+0x1e0>)
 800c8ca:	2202      	movs	r2, #2
 800c8cc:	701a      	strb	r2, [r3, #0]
	char* cmd = "AT+SBDIX\r";
 800c8ce:	4b73      	ldr	r3, [pc, #460]	; (800ca9c <IR_start_SBD_Session+0x1e4>)
 800c8d0:	62fb      	str	r3, [r7, #44]	; 0x2c
	int size = strlen(cmd);
 800c8d2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c8d4:	f7f3 fc86 	bl	80001e4 <strlen>
 800c8d8:	4603      	mov	r3, r0
 800c8da:	62bb      	str	r3, [r7, #40]	; 0x28
		memcpy(IR_TX_Buffer,cmd,size);
 800c8dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8de:	461a      	mov	r2, r3
 800c8e0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c8e2:	486f      	ldr	r0, [pc, #444]	; (800caa0 <IR_start_SBD_Session+0x1e8>)
 800c8e4:	f004 f8ec 	bl	8010ac0 <memcpy>
		if(HAL_UART_Transmit(&huart5,IR_TX_Buffer,size,100) != HAL_OK)
 800c8e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8ea:	b29a      	uxth	r2, r3
 800c8ec:	2364      	movs	r3, #100	; 0x64
 800c8ee:	496c      	ldr	r1, [pc, #432]	; (800caa0 <IR_start_SBD_Session+0x1e8>)
 800c8f0:	486c      	ldr	r0, [pc, #432]	; (800caa4 <IR_start_SBD_Session+0x1ec>)
 800c8f2:	f7fb fa15 	bl	8007d20 <HAL_UART_Transmit>
 800c8f6:	4603      	mov	r3, r0
 800c8f8:	2b00      	cmp	r3, #0
 800c8fa:	d001      	beq.n	800c900 <IR_start_SBD_Session+0x48>
		{
			return IR_Tx_Error;
 800c8fc:	2303      	movs	r3, #3
 800c8fe:	e0c5      	b.n	800ca8c <IR_start_SBD_Session+0x1d4>
		}
		__HAL_DMA_ENABLE_IT(&hdma_uart5_rx,DMA_IT_TC);
 800c900:	4b69      	ldr	r3, [pc, #420]	; (800caa8 <IR_start_SBD_Session+0x1f0>)
 800c902:	681b      	ldr	r3, [r3, #0]
 800c904:	4a68      	ldr	r2, [pc, #416]	; (800caa8 <IR_start_SBD_Session+0x1f0>)
 800c906:	6812      	ldr	r2, [r2, #0]
 800c908:	6812      	ldr	r2, [r2, #0]
 800c90a:	f042 0202 	orr.w	r2, r2, #2
 800c90e:	601a      	str	r2, [r3, #0]
		if(__HAL_UART_GET_FLAG(&huart5,UART_FLAG_IDLE))
 800c910:	4b64      	ldr	r3, [pc, #400]	; (800caa4 <IR_start_SBD_Session+0x1ec>)
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	69db      	ldr	r3, [r3, #28]
 800c916:	f003 0310 	and.w	r3, r3, #16
 800c91a:	2b10      	cmp	r3, #16
 800c91c:	d103      	bne.n	800c926 <IR_start_SBD_Session+0x6e>
		{
			__HAL_UART_CLEAR_IDLEFLAG(&huart5);
 800c91e:	4b61      	ldr	r3, [pc, #388]	; (800caa4 <IR_start_SBD_Session+0x1ec>)
 800c920:	681b      	ldr	r3, [r3, #0]
 800c922:	2210      	movs	r2, #16
 800c924:	621a      	str	r2, [r3, #32]
		}
		__HAL_UART_ENABLE_IT(&huart5,UART_IT_IDLE);
 800c926:	4b5f      	ldr	r3, [pc, #380]	; (800caa4 <IR_start_SBD_Session+0x1ec>)
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	4a5e      	ldr	r2, [pc, #376]	; (800caa4 <IR_start_SBD_Session+0x1ec>)
 800c92c:	6812      	ldr	r2, [r2, #0]
 800c92e:	6812      	ldr	r2, [r2, #0]
 800c930:	f042 0210 	orr.w	r2, r2, #16
 800c934:	601a      	str	r2, [r3, #0]
		HAL_UART_Receive_DMA(&huart5,IR_RX_Buffer,RX_BUFFER_SIZE);
 800c936:	f240 72fe 	movw	r2, #2046	; 0x7fe
 800c93a:	495c      	ldr	r1, [pc, #368]	; (800caac <IR_start_SBD_Session+0x1f4>)
 800c93c:	4859      	ldr	r0, [pc, #356]	; (800caa4 <IR_start_SBD_Session+0x1ec>)
 800c93e:	f7fb fbcb 	bl	80080d8 <HAL_UART_Receive_DMA>
		__HAL_TIM_DISABLE_IT(&htim3,TIM_IT_CC1);
 800c942:	4b54      	ldr	r3, [pc, #336]	; (800ca94 <IR_start_SBD_Session+0x1dc>)
 800c944:	681b      	ldr	r3, [r3, #0]
 800c946:	4a53      	ldr	r2, [pc, #332]	; (800ca94 <IR_start_SBD_Session+0x1dc>)
 800c948:	6812      	ldr	r2, [r2, #0]
 800c94a:	68d2      	ldr	r2, [r2, #12]
 800c94c:	f022 0202 	bic.w	r2, r2, #2
 800c950:	60da      	str	r2, [r3, #12]
		__HAL_TIM_ENABLE_IT(&htim3,TIM_IT_UPDATE);
 800c952:	4b50      	ldr	r3, [pc, #320]	; (800ca94 <IR_start_SBD_Session+0x1dc>)
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	4a4f      	ldr	r2, [pc, #316]	; (800ca94 <IR_start_SBD_Session+0x1dc>)
 800c958:	6812      	ldr	r2, [r2, #0]
 800c95a:	68d2      	ldr	r2, [r2, #12]
 800c95c:	f042 0201 	orr.w	r2, r2, #1
 800c960:	60da      	str	r2, [r3, #12]
		HAL_NVIC_ClearPendingIRQ(TIM3_IRQn);
 800c962:	201d      	movs	r0, #29
 800c964:	f7f5 f80f 	bl	8001986 <HAL_NVIC_ClearPendingIRQ>
		__HAL_TIM_ENABLE(&htim3);
 800c968:	4b4a      	ldr	r3, [pc, #296]	; (800ca94 <IR_start_SBD_Session+0x1dc>)
 800c96a:	681b      	ldr	r3, [r3, #0]
 800c96c:	4a49      	ldr	r2, [pc, #292]	; (800ca94 <IR_start_SBD_Session+0x1dc>)
 800c96e:	6812      	ldr	r2, [r2, #0]
 800c970:	6812      	ldr	r2, [r2, #0]
 800c972:	f042 0201 	orr.w	r2, r2, #1
 800c976:	601a      	str	r2, [r3, #0]
		while(IR_RX_Flag == RESET);
 800c978:	bf00      	nop
 800c97a:	4b4d      	ldr	r3, [pc, #308]	; (800cab0 <IR_start_SBD_Session+0x1f8>)
 800c97c:	f993 3000 	ldrsb.w	r3, [r3]
 800c980:	2b00      	cmp	r3, #0
 800c982:	d0fa      	beq.n	800c97a <IR_start_SBD_Session+0xc2>
		if(IR_RX_Flag == -2)
 800c984:	4b4a      	ldr	r3, [pc, #296]	; (800cab0 <IR_start_SBD_Session+0x1f8>)
 800c986:	f993 3000 	ldrsb.w	r3, [r3]
 800c98a:	f113 0f02 	cmn.w	r3, #2
 800c98e:	d106      	bne.n	800c99e <IR_start_SBD_Session+0xe6>
		{
			IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800c990:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c994:	4847      	ldr	r0, [pc, #284]	; (800cab4 <IR_start_SBD_Session+0x1fc>)
 800c996:	f7ff fdbd 	bl	800c514 <IR_Clear_Buffer>
			return IR_Rx_Timeout;
 800c99a:	2305      	movs	r3, #5
 800c99c:	e076      	b.n	800ca8c <IR_start_SBD_Session+0x1d4>
		}if(IR_RX_Flag == -1)
 800c99e:	4b44      	ldr	r3, [pc, #272]	; (800cab0 <IR_start_SBD_Session+0x1f8>)
 800c9a0:	f993 3000 	ldrsb.w	r3, [r3]
 800c9a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c9a8:	d106      	bne.n	800c9b8 <IR_start_SBD_Session+0x100>
		{
			IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800c9aa:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c9ae:	4841      	ldr	r0, [pc, #260]	; (800cab4 <IR_start_SBD_Session+0x1fc>)
 800c9b0:	f7ff fdb0 	bl	800c514 <IR_Clear_Buffer>
			return IR_Rx_Error;
 800c9b4:	2302      	movs	r3, #2
 800c9b6:	e069      	b.n	800ca8c <IR_start_SBD_Session+0x1d4>
		}
		IR_RX_Flag = RESET;
 800c9b8:	4b3d      	ldr	r3, [pc, #244]	; (800cab0 <IR_start_SBD_Session+0x1f8>)
 800c9ba:	2200      	movs	r2, #0
 800c9bc:	701a      	strb	r2, [r3, #0]
		//decode SBD Message
		char* status = strtok((char*)&RM_Buffer[2],"\r\n");
 800c9be:	493e      	ldr	r1, [pc, #248]	; (800cab8 <IR_start_SBD_Session+0x200>)
 800c9c0:	483e      	ldr	r0, [pc, #248]	; (800cabc <IR_start_SBD_Session+0x204>)
 800c9c2:	f005 fab7 	bl	8011f34 <strtok>
 800c9c6:	6278      	str	r0, [r7, #36]	; 0x24
		char* msg = strtok(NULL,"\r\n");
 800c9c8:	493b      	ldr	r1, [pc, #236]	; (800cab8 <IR_start_SBD_Session+0x200>)
 800c9ca:	2000      	movs	r0, #0
 800c9cc:	f005 fab2 	bl	8011f34 <strtok>
 800c9d0:	6238      	str	r0, [r7, #32]
		if(strcmp(msg,"OK") != 0)
 800c9d2:	493b      	ldr	r1, [pc, #236]	; (800cac0 <IR_start_SBD_Session+0x208>)
 800c9d4:	6a38      	ldr	r0, [r7, #32]
 800c9d6:	f7f3 fbfb 	bl	80001d0 <strcmp>
 800c9da:	4603      	mov	r3, r0
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	d006      	beq.n	800c9ee <IR_start_SBD_Session+0x136>
		{
			IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800c9e0:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c9e4:	4833      	ldr	r0, [pc, #204]	; (800cab4 <IR_start_SBD_Session+0x1fc>)
 800c9e6:	f7ff fd95 	bl	800c514 <IR_Clear_Buffer>
			return IR_SBDIX_SESSION_ERROR;
 800c9ea:	230f      	movs	r3, #15
 800c9ec:	e04e      	b.n	800ca8c <IR_start_SBD_Session+0x1d4>
		}
		char* temp = strtok(&status[7],", ");
 800c9ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9f0:	3307      	adds	r3, #7
 800c9f2:	4934      	ldr	r1, [pc, #208]	; (800cac4 <IR_start_SBD_Session+0x20c>)
 800c9f4:	4618      	mov	r0, r3
 800c9f6:	f005 fa9d 	bl	8011f34 <strtok>
 800c9fa:	6378      	str	r0, [r7, #52]	; 0x34
		int temp_sbd[6] = {atoi(temp),0};
 800c9fc:	f107 0308 	add.w	r3, r7, #8
 800ca00:	2200      	movs	r2, #0
 800ca02:	601a      	str	r2, [r3, #0]
 800ca04:	605a      	str	r2, [r3, #4]
 800ca06:	609a      	str	r2, [r3, #8]
 800ca08:	60da      	str	r2, [r3, #12]
 800ca0a:	611a      	str	r2, [r3, #16]
 800ca0c:	615a      	str	r2, [r3, #20]
 800ca0e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ca10:	f003 fd13 	bl	801043a <atoi>
 800ca14:	4603      	mov	r3, r0
 800ca16:	60bb      	str	r3, [r7, #8]
		int count = 1;
 800ca18:	2301      	movs	r3, #1
 800ca1a:	633b      	str	r3, [r7, #48]	; 0x30
		while(temp != NULL)
 800ca1c:	e011      	b.n	800ca42 <IR_start_SBD_Session+0x18a>
		{
			temp = strtok(NULL, ", ");
 800ca1e:	4929      	ldr	r1, [pc, #164]	; (800cac4 <IR_start_SBD_Session+0x20c>)
 800ca20:	2000      	movs	r0, #0
 800ca22:	f005 fa87 	bl	8011f34 <strtok>
 800ca26:	6378      	str	r0, [r7, #52]	; 0x34
			temp_sbd[count++] = atoi(temp);
 800ca28:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800ca2a:	1c63      	adds	r3, r4, #1
 800ca2c:	633b      	str	r3, [r7, #48]	; 0x30
 800ca2e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ca30:	f003 fd03 	bl	801043a <atoi>
 800ca34:	4602      	mov	r2, r0
 800ca36:	00a3      	lsls	r3, r4, #2
 800ca38:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800ca3c:	440b      	add	r3, r1
 800ca3e:	f843 2c30 	str.w	r2, [r3, #-48]
		while(temp != NULL)
 800ca42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	d1ea      	bne.n	800ca1e <IR_start_SBD_Session+0x166>
		}
		sbd->MO_Status= temp_sbd[0];
 800ca48:	68bb      	ldr	r3, [r7, #8]
 800ca4a:	b2da      	uxtb	r2, r3
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	701a      	strb	r2, [r3, #0]
		sbd->MO_MSN = temp_sbd[1];
 800ca50:	68fb      	ldr	r3, [r7, #12]
 800ca52:	461a      	mov	r2, r3
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	605a      	str	r2, [r3, #4]
		sbd->MT_Status = temp_sbd[2];
 800ca58:	693b      	ldr	r3, [r7, #16]
 800ca5a:	b2da      	uxtb	r2, r3
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	721a      	strb	r2, [r3, #8]
		sbd->MT_MSN = temp_sbd[3];
 800ca60:	697b      	ldr	r3, [r7, #20]
 800ca62:	461a      	mov	r2, r3
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	60da      	str	r2, [r3, #12]
		sbd->MT_length = temp_sbd[4];
 800ca68:	69bb      	ldr	r3, [r7, #24]
 800ca6a:	461a      	mov	r2, r3
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	611a      	str	r2, [r3, #16]
		sbd->MT_Queued = temp_sbd[5];
 800ca70:	69fb      	ldr	r3, [r7, #28]
 800ca72:	461a      	mov	r2, r3
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	615a      	str	r2, [r3, #20]
		//reset prescaler
		htim3.Instance->PSC = 0;
 800ca78:	4b06      	ldr	r3, [pc, #24]	; (800ca94 <IR_start_SBD_Session+0x1dc>)
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	2200      	movs	r2, #0
 800ca7e:	629a      	str	r2, [r3, #40]	; 0x28
		IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800ca80:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800ca84:	480b      	ldr	r0, [pc, #44]	; (800cab4 <IR_start_SBD_Session+0x1fc>)
 800ca86:	f7ff fd45 	bl	800c514 <IR_Clear_Buffer>
		return IR_OK;
 800ca8a:	2300      	movs	r3, #0

}
 800ca8c:	4618      	mov	r0, r3
 800ca8e:	373c      	adds	r7, #60	; 0x3c
 800ca90:	46bd      	mov	sp, r7
 800ca92:	bd90      	pop	{r4, r7, pc}
 800ca94:	20003700 	.word	0x20003700
 800ca98:	20003745 	.word	0x20003745
 800ca9c:	08019678 	.word	0x08019678
 800caa0:	2000250c 	.word	0x2000250c
 800caa4:	20003748 	.word	0x20003748
 800caa8:	20003818 	.word	0x20003818
 800caac:	20002d0c 	.word	0x20002d0c
 800cab0:	20003814 	.word	0x20003814
 800cab4:	2000350c 	.word	0x2000350c
 800cab8:	08019674 	.word	0x08019674
 800cabc:	2000350e 	.word	0x2000350e
 800cac0:	08019660 	.word	0x08019660
 800cac4:	08019684 	.word	0x08019684

0800cac8 <IR_send_Bin_String>:

IR_Status_t IR_send_Bin_String(uint8_t* bin_string,uint32_t len)
{
 800cac8:	b580      	push	{r7, lr}
 800caca:	b086      	sub	sp, #24
 800cacc:	af00      	add	r7, sp, #0
 800cace:	6078      	str	r0, [r7, #4]
 800cad0:	6039      	str	r1, [r7, #0]

	  char* msg;
	  if(IR_send_AT_CMD("AT\r")== IR_OK)
 800cad2:	4863      	ldr	r0, [pc, #396]	; (800cc60 <IR_send_Bin_String+0x198>)
 800cad4:	f7ff fdf8 	bl	800c6c8 <IR_send_AT_CMD>
 800cad8:	4603      	mov	r3, r0
 800cada:	2b00      	cmp	r3, #0
 800cadc:	d10d      	bne.n	800cafa <IR_send_Bin_String+0x32>
	  {
		  msg = strtok((char*)(&RM_Buffer[2]),"\r");
 800cade:	4961      	ldr	r1, [pc, #388]	; (800cc64 <IR_send_Bin_String+0x19c>)
 800cae0:	4861      	ldr	r0, [pc, #388]	; (800cc68 <IR_send_Bin_String+0x1a0>)
 800cae2:	f005 fa27 	bl	8011f34 <strtok>
 800cae6:	6178      	str	r0, [r7, #20]
		  if(strcmp(msg,(char*)"OK") != 0)
 800cae8:	4960      	ldr	r1, [pc, #384]	; (800cc6c <IR_send_Bin_String+0x1a4>)
 800caea:	6978      	ldr	r0, [r7, #20]
 800caec:	f7f3 fb70 	bl	80001d0 <strcmp>
 800caf0:	4603      	mov	r3, r0
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d003      	beq.n	800cafe <IR_send_Bin_String+0x36>
		  {
		    return IR_Ack_Error;
 800caf6:	2307      	movs	r3, #7
 800caf8:	e0ad      	b.n	800cc56 <IR_send_Bin_String+0x18e>
		  }
	  }else
	  {
		  return IR_Ack_Error;
 800cafa:	2307      	movs	r3, #7
 800cafc:	e0ab      	b.n	800cc56 <IR_send_Bin_String+0x18e>
	  }
	  //analyse message
	  IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800cafe:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800cb02:	485b      	ldr	r0, [pc, #364]	; (800cc70 <IR_send_Bin_String+0x1a8>)
 800cb04:	f7ff fd06 	bl	800c514 <IR_Clear_Buffer>
	  if( IR_send_AT_CMD("AT&K0\r") == IR_OK)
 800cb08:	485a      	ldr	r0, [pc, #360]	; (800cc74 <IR_send_Bin_String+0x1ac>)
 800cb0a:	f7ff fddd 	bl	800c6c8 <IR_send_AT_CMD>
 800cb0e:	4603      	mov	r3, r0
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	d10d      	bne.n	800cb30 <IR_send_Bin_String+0x68>
	  {
			msg = strtok((char*)(&RM_Buffer[2]),"\r");
 800cb14:	4953      	ldr	r1, [pc, #332]	; (800cc64 <IR_send_Bin_String+0x19c>)
 800cb16:	4854      	ldr	r0, [pc, #336]	; (800cc68 <IR_send_Bin_String+0x1a0>)
 800cb18:	f005 fa0c 	bl	8011f34 <strtok>
 800cb1c:	6178      	str	r0, [r7, #20]
			if(strcmp(msg,(char*)"OK") != 0)
 800cb1e:	4953      	ldr	r1, [pc, #332]	; (800cc6c <IR_send_Bin_String+0x1a4>)
 800cb20:	6978      	ldr	r0, [r7, #20]
 800cb22:	f7f3 fb55 	bl	80001d0 <strcmp>
 800cb26:	4603      	mov	r3, r0
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	d003      	beq.n	800cb34 <IR_send_Bin_String+0x6c>
			{
				return IR_CFG_Error;
 800cb2c:	2308      	movs	r3, #8
 800cb2e:	e092      	b.n	800cc56 <IR_send_Bin_String+0x18e>
			}
	  }
	  else
	  {
		return IR_CFG_Error;
 800cb30:	2308      	movs	r3, #8
 800cb32:	e090      	b.n	800cc56 <IR_send_Bin_String+0x18e>
	  }
	  IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800cb34:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800cb38:	484d      	ldr	r0, [pc, #308]	; (800cc70 <IR_send_Bin_String+0x1a8>)
 800cb3a:	f7ff fceb 	bl	800c514 <IR_Clear_Buffer>
	  //prepare Iridium for binary message reception
	  sprintf((char*)IR_TX_Buffer,"AT+SBDWB=%lu\r",len);
 800cb3e:	683a      	ldr	r2, [r7, #0]
 800cb40:	494d      	ldr	r1, [pc, #308]	; (800cc78 <IR_send_Bin_String+0x1b0>)
 800cb42:	484e      	ldr	r0, [pc, #312]	; (800cc7c <IR_send_Bin_String+0x1b4>)
 800cb44:	f004 fb9c 	bl	8011280 <sprintf>
	  if(IR_send_AT_CMD((char*)IR_TX_Buffer) == IR_OK)
 800cb48:	484c      	ldr	r0, [pc, #304]	; (800cc7c <IR_send_Bin_String+0x1b4>)
 800cb4a:	f7ff fdbd 	bl	800c6c8 <IR_send_AT_CMD>
 800cb4e:	4603      	mov	r3, r0
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d112      	bne.n	800cb7a <IR_send_Bin_String+0xb2>
	  {
		  IR_Clear_Buffer(IR_TX_Buffer,TX_BUFFER_SIZE);
 800cb54:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800cb58:	4848      	ldr	r0, [pc, #288]	; (800cc7c <IR_send_Bin_String+0x1b4>)
 800cb5a:	f7ff fcdb 	bl	800c514 <IR_Clear_Buffer>
		  msg = strtok((char*)(&RM_Buffer[2]),"\r");
 800cb5e:	4941      	ldr	r1, [pc, #260]	; (800cc64 <IR_send_Bin_String+0x19c>)
 800cb60:	4841      	ldr	r0, [pc, #260]	; (800cc68 <IR_send_Bin_String+0x1a0>)
 800cb62:	f005 f9e7 	bl	8011f34 <strtok>
 800cb66:	6178      	str	r0, [r7, #20]
		  if(strcmp(msg,(char*)"READY") != 0)
 800cb68:	4945      	ldr	r1, [pc, #276]	; (800cc80 <IR_send_Bin_String+0x1b8>)
 800cb6a:	6978      	ldr	r0, [r7, #20]
 800cb6c:	f7f3 fb30 	bl	80001d0 <strcmp>
 800cb70:	4603      	mov	r3, r0
 800cb72:	2b00      	cmp	r3, #0
 800cb74:	d001      	beq.n	800cb7a <IR_send_Bin_String+0xb2>
		  {
		  	return IR_CFG_Error;
 800cb76:	2308      	movs	r3, #8
 800cb78:	e06d      	b.n	800cc56 <IR_send_Bin_String+0x18e>
		  }
	  }
	  IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800cb7a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800cb7e:	483c      	ldr	r0, [pc, #240]	; (800cc70 <IR_send_Bin_String+0x1a8>)
 800cb80:	f7ff fcc8 	bl	800c514 <IR_Clear_Buffer>
	  //create a binary message complete with checksum
	  memcpy(IR_TX_Buffer,bin_string,len);
 800cb84:	683a      	ldr	r2, [r7, #0]
 800cb86:	6879      	ldr	r1, [r7, #4]
 800cb88:	483c      	ldr	r0, [pc, #240]	; (800cc7c <IR_send_Bin_String+0x1b4>)
 800cb8a:	f003 ff99 	bl	8010ac0 <memcpy>
	  uint16_t temp = IR_Calculate_Checksum(bin_string,len);
 800cb8e:	6839      	ldr	r1, [r7, #0]
 800cb90:	6878      	ldr	r0, [r7, #4]
 800cb92:	f7ff fccd 	bl	800c530 <IR_Calculate_Checksum>
 800cb96:	4603      	mov	r3, r0
 800cb98:	827b      	strh	r3, [r7, #18]
	  uint8_t check_sum[3]  = {(uint8_t)((temp&0xFF00)>>8),(uint8_t)temp&0xFF,0x0d};
 800cb9a:	8a7b      	ldrh	r3, [r7, #18]
 800cb9c:	0a1b      	lsrs	r3, r3, #8
 800cb9e:	b29b      	uxth	r3, r3
 800cba0:	b2db      	uxtb	r3, r3
 800cba2:	733b      	strb	r3, [r7, #12]
 800cba4:	8a7b      	ldrh	r3, [r7, #18]
 800cba6:	b2db      	uxtb	r3, r3
 800cba8:	737b      	strb	r3, [r7, #13]
 800cbaa:	230d      	movs	r3, #13
 800cbac:	73bb      	strb	r3, [r7, #14]
	  memcpy(&IR_TX_Buffer[len],check_sum,3);
 800cbae:	683b      	ldr	r3, [r7, #0]
 800cbb0:	4a32      	ldr	r2, [pc, #200]	; (800cc7c <IR_send_Bin_String+0x1b4>)
 800cbb2:	4413      	add	r3, r2
 800cbb4:	461a      	mov	r2, r3
 800cbb6:	f107 030c 	add.w	r3, r7, #12
 800cbba:	8819      	ldrh	r1, [r3, #0]
 800cbbc:	789b      	ldrb	r3, [r3, #2]
 800cbbe:	8011      	strh	r1, [r2, #0]
 800cbc0:	7093      	strb	r3, [r2, #2]
	  //upload to message buffer
	  Session_Flag = SBDWB;
 800cbc2:	4b30      	ldr	r3, [pc, #192]	; (800cc84 <IR_send_Bin_String+0x1bc>)
 800cbc4:	2201      	movs	r2, #1
 800cbc6:	701a      	strb	r2, [r3, #0]
	  IR_send_AT_CMD_Bin(IR_TX_Buffer,len+3);
 800cbc8:	683b      	ldr	r3, [r7, #0]
 800cbca:	3303      	adds	r3, #3
 800cbcc:	4619      	mov	r1, r3
 800cbce:	482b      	ldr	r0, [pc, #172]	; (800cc7c <IR_send_Bin_String+0x1b4>)
 800cbd0:	f7ff fe02 	bl	800c7d8 <IR_send_AT_CMD_Bin>
	  IR_Clear_Buffer(IR_TX_Buffer,TX_BUFFER_SIZE);
 800cbd4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800cbd8:	4828      	ldr	r0, [pc, #160]	; (800cc7c <IR_send_Bin_String+0x1b4>)
 800cbda:	f7ff fc9b 	bl	800c514 <IR_Clear_Buffer>
	  Session_Flag = NONE;
 800cbde:	4b29      	ldr	r3, [pc, #164]	; (800cc84 <IR_send_Bin_String+0x1bc>)
 800cbe0:	2200      	movs	r2, #0
 800cbe2:	701a      	strb	r2, [r3, #0]
	  msg = strtok((char*)(&RM_Buffer[2]),"\r\n");
 800cbe4:	4928      	ldr	r1, [pc, #160]	; (800cc88 <IR_send_Bin_String+0x1c0>)
 800cbe6:	4820      	ldr	r0, [pc, #128]	; (800cc68 <IR_send_Bin_String+0x1a0>)
 800cbe8:	f005 f9a4 	bl	8011f34 <strtok>
 800cbec:	6178      	str	r0, [r7, #20]
	  int8_t ret_val = *(msg) -48;
 800cbee:	697b      	ldr	r3, [r7, #20]
 800cbf0:	781b      	ldrb	r3, [r3, #0]
 800cbf2:	3b30      	subs	r3, #48	; 0x30
 800cbf4:	b2db      	uxtb	r3, r3
 800cbf6:	747b      	strb	r3, [r7, #17]
	  msg = strtok(NULL,"\r\n");
 800cbf8:	4923      	ldr	r1, [pc, #140]	; (800cc88 <IR_send_Bin_String+0x1c0>)
 800cbfa:	2000      	movs	r0, #0
 800cbfc:	f005 f99a 	bl	8011f34 <strtok>
 800cc00:	6178      	str	r0, [r7, #20]
	  if(ret_val < 0 || ret_val > 9)
 800cc02:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	db03      	blt.n	800cc12 <IR_send_Bin_String+0x14a>
 800cc0a:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800cc0e:	2b09      	cmp	r3, #9
 800cc10:	dd01      	ble.n	800cc16 <IR_send_Bin_String+0x14e>
	  {
		  return IR_SBDWB_STATUS_ERROR;
 800cc12:	230b      	movs	r3, #11
 800cc14:	e01f      	b.n	800cc56 <IR_send_Bin_String+0x18e>
	  }
	  if(strcmp(msg,(char*)"OK") == 0)
 800cc16:	4915      	ldr	r1, [pc, #84]	; (800cc6c <IR_send_Bin_String+0x1a4>)
 800cc18:	6978      	ldr	r0, [r7, #20]
 800cc1a:	f7f3 fad9 	bl	80001d0 <strcmp>
 800cc1e:	4603      	mov	r3, r0
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	d117      	bne.n	800cc54 <IR_send_Bin_String+0x18c>
	 {
		  switch(ret_val)
 800cc24:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800cc28:	2b03      	cmp	r3, #3
 800cc2a:	d813      	bhi.n	800cc54 <IR_send_Bin_String+0x18c>
 800cc2c:	a201      	add	r2, pc, #4	; (adr r2, 800cc34 <IR_send_Bin_String+0x16c>)
 800cc2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc32:	bf00      	nop
 800cc34:	0800cc45 	.word	0x0800cc45
 800cc38:	0800cc49 	.word	0x0800cc49
 800cc3c:	0800cc4d 	.word	0x0800cc4d
 800cc40:	0800cc51 	.word	0x0800cc51
	  	  {
	  	  	  case 0:
	  		  	  return IR_MSG_UPLOAD_OK;
 800cc44:	230a      	movs	r3, #10
 800cc46:	e006      	b.n	800cc56 <IR_send_Bin_String+0x18e>
	  	  	  case 1:
	  		  	  return IR_SBDWB_TIMEOUT;
 800cc48:	230c      	movs	r3, #12
 800cc4a:	e004      	b.n	800cc56 <IR_send_Bin_String+0x18e>
	  	  	  case 2:
	  		  	  return IR_SBDWB_CHECKSUM_ERROR;
 800cc4c:	230e      	movs	r3, #14
 800cc4e:	e002      	b.n	800cc56 <IR_send_Bin_String+0x18e>
	  	  	  case 3:
	  		  	  return IR_SBDWB_MSGOVERRUN_ERROR;
 800cc50:	230d      	movs	r3, #13
 800cc52:	e000      	b.n	800cc56 <IR_send_Bin_String+0x18e>
	  	  }
	 	 }
	  //decode return pack
	  //return status

	  return IR_MSG_UPLOAD_ERROR;
 800cc54:	2309      	movs	r3, #9
}
 800cc56:	4618      	mov	r0, r3
 800cc58:	3718      	adds	r7, #24
 800cc5a:	46bd      	mov	sp, r7
 800cc5c:	bd80      	pop	{r7, pc}
 800cc5e:	bf00      	nop
 800cc60:	08019658 	.word	0x08019658
 800cc64:	0801965c 	.word	0x0801965c
 800cc68:	2000350e 	.word	0x2000350e
 800cc6c:	08019660 	.word	0x08019660
 800cc70:	2000350c 	.word	0x2000350c
 800cc74:	08019664 	.word	0x08019664
 800cc78:	08019688 	.word	0x08019688
 800cc7c:	2000250c 	.word	0x2000250c
 800cc80:	08019698 	.word	0x08019698
 800cc84:	20003745 	.word	0x20003745
 800cc88:	08019674 	.word	0x08019674

0800cc8c <IR_recieve_String>:
	}
	  return IR_MSG_UPLOAD_OK;
}

IR_Status_t IR_recieve_String(uint8_t* MSG_Buff,uint32_t MSG_BUFF_SIZE, uint16_t *num_messages)
{
 800cc8c:	b580      	push	{r7, lr}
 800cc8e:	b08e      	sub	sp, #56	; 0x38
 800cc90:	af00      	add	r7, sp, #0
 800cc92:	60f8      	str	r0, [r7, #12]
 800cc94:	60b9      	str	r1, [r7, #8]
 800cc96:	607a      	str	r2, [r7, #4]
	  char* msg;
	  if(IR_send_AT_CMD("AT\r")== IR_OK)
 800cc98:	4842      	ldr	r0, [pc, #264]	; (800cda4 <IR_recieve_String+0x118>)
 800cc9a:	f7ff fd15 	bl	800c6c8 <IR_send_AT_CMD>
 800cc9e:	4603      	mov	r3, r0
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	d10d      	bne.n	800ccc0 <IR_recieve_String+0x34>
	  {
		  msg = strtok((char*)(&RM_Buffer[2]),"\r");
 800cca4:	4940      	ldr	r1, [pc, #256]	; (800cda8 <IR_recieve_String+0x11c>)
 800cca6:	4841      	ldr	r0, [pc, #260]	; (800cdac <IR_recieve_String+0x120>)
 800cca8:	f005 f944 	bl	8011f34 <strtok>
 800ccac:	6378      	str	r0, [r7, #52]	; 0x34
		  if(strcmp(msg,(char*)"OK") != 0)
 800ccae:	4940      	ldr	r1, [pc, #256]	; (800cdb0 <IR_recieve_String+0x124>)
 800ccb0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ccb2:	f7f3 fa8d 	bl	80001d0 <strcmp>
 800ccb6:	4603      	mov	r3, r0
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	d003      	beq.n	800ccc4 <IR_recieve_String+0x38>
		  {
		    return IR_Ack_Error;
 800ccbc:	2307      	movs	r3, #7
 800ccbe:	e06c      	b.n	800cd9a <IR_recieve_String+0x10e>
		  }
	  }else
	  {
		  return IR_Ack_Error;
 800ccc0:	2307      	movs	r3, #7
 800ccc2:	e06a      	b.n	800cd9a <IR_recieve_String+0x10e>
	  }
	  //analyse message
	  IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800ccc4:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800ccc8:	483a      	ldr	r0, [pc, #232]	; (800cdb4 <IR_recieve_String+0x128>)
 800ccca:	f7ff fc23 	bl	800c514 <IR_Clear_Buffer>
	  if( IR_send_AT_CMD("AT&K0\r") == IR_OK)
 800ccce:	483a      	ldr	r0, [pc, #232]	; (800cdb8 <IR_recieve_String+0x12c>)
 800ccd0:	f7ff fcfa 	bl	800c6c8 <IR_send_AT_CMD>
 800ccd4:	4603      	mov	r3, r0
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	d10d      	bne.n	800ccf6 <IR_recieve_String+0x6a>
	  {
			msg = strtok((char*)(&RM_Buffer[2]),"\r");
 800ccda:	4933      	ldr	r1, [pc, #204]	; (800cda8 <IR_recieve_String+0x11c>)
 800ccdc:	4833      	ldr	r0, [pc, #204]	; (800cdac <IR_recieve_String+0x120>)
 800ccde:	f005 f929 	bl	8011f34 <strtok>
 800cce2:	6378      	str	r0, [r7, #52]	; 0x34
			if(strcmp(msg,(char*)"OK") != 0)
 800cce4:	4932      	ldr	r1, [pc, #200]	; (800cdb0 <IR_recieve_String+0x124>)
 800cce6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800cce8:	f7f3 fa72 	bl	80001d0 <strcmp>
 800ccec:	4603      	mov	r3, r0
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d003      	beq.n	800ccfa <IR_recieve_String+0x6e>
			{
				return IR_CFG_Error;
 800ccf2:	2308      	movs	r3, #8
 800ccf4:	e051      	b.n	800cd9a <IR_recieve_String+0x10e>
			}
	  }
	  else
	  {
		return IR_CFG_Error;
 800ccf6:	2308      	movs	r3, #8
 800ccf8:	e04f      	b.n	800cd9a <IR_recieve_String+0x10e>
	  }
	  IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800ccfa:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800ccfe:	482d      	ldr	r0, [pc, #180]	; (800cdb4 <IR_recieve_String+0x128>)
 800cd00:	f7ff fc08 	bl	800c514 <IR_Clear_Buffer>
	SBDX_Status_t sbd;
	IR_Status_t flag = IR_start_SBD_Session(&sbd);
 800cd04:	f107 0314 	add.w	r3, r7, #20
 800cd08:	4618      	mov	r0, r3
 800cd0a:	f7ff fdd5 	bl	800c8b8 <IR_start_SBD_Session>
 800cd0e:	4603      	mov	r3, r0
 800cd10:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

	if(flag != IR_OK)
 800cd14:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800cd18:	2b00      	cmp	r3, #0
 800cd1a:	d002      	beq.n	800cd22 <IR_recieve_String+0x96>
	{
		return flag;
 800cd1c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800cd20:	e03b      	b.n	800cd9a <IR_recieve_String+0x10e>
	}
	//check SBDIX return status of mobile Terminated buffer
	switch(sbd.MT_Status)
 800cd22:	7f3b      	ldrb	r3, [r7, #28]
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d015      	beq.n	800cd54 <IR_recieve_String+0xc8>
 800cd28:	2b02      	cmp	r3, #2
 800cd2a:	d015      	beq.n	800cd58 <IR_recieve_String+0xcc>
	case 0:
		return IR_SBDIX_NO_NEW_MESSAGE;
	case 2:
		return IR_SBDIX_MAIL_CHECK_ERROR;
	default:
		break;
 800cd2c:	bf00      	nop
	}
	// Download Message to your controller
	*num_messages = sbd.MT_Queued;
 800cd2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd30:	b29a      	uxth	r2, r3
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	801a      	strh	r2, [r3, #0]
	IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800cd36:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800cd3a:	481e      	ldr	r0, [pc, #120]	; (800cdb4 <IR_recieve_String+0x128>)
 800cd3c:	f7ff fbea 	bl	800c514 <IR_Clear_Buffer>
	Session_Flag = SBDRT;
 800cd40:	4b1e      	ldr	r3, [pc, #120]	; (800cdbc <IR_recieve_String+0x130>)
 800cd42:	2203      	movs	r2, #3
 800cd44:	701a      	strb	r2, [r3, #0]
	if(IR_send_AT_CMD("AT+SBDRT\r") != IR_OK)
 800cd46:	481e      	ldr	r0, [pc, #120]	; (800cdc0 <IR_recieve_String+0x134>)
 800cd48:	f7ff fcbe 	bl	800c6c8 <IR_send_AT_CMD>
 800cd4c:	4603      	mov	r3, r0
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d006      	beq.n	800cd60 <IR_recieve_String+0xd4>
 800cd52:	e003      	b.n	800cd5c <IR_recieve_String+0xd0>
		return IR_SBDIX_NO_NEW_MESSAGE;
 800cd54:	2310      	movs	r3, #16
 800cd56:	e020      	b.n	800cd9a <IR_recieve_String+0x10e>
		return IR_SBDIX_MAIL_CHECK_ERROR;
 800cd58:	2311      	movs	r3, #17
 800cd5a:	e01e      	b.n	800cd9a <IR_recieve_String+0x10e>
	{
		return IR_SBDRT_Rx_Error;
 800cd5c:	2312      	movs	r3, #18
 800cd5e:	e01c      	b.n	800cd9a <IR_recieve_String+0x10e>
	}
	// SBDRT return type : +SBDRT\r\n<msg>\r\n<return_status>
	char* temp = strtok((char*)&RM_Buffer[10],"\r\n");
 800cd60:	4918      	ldr	r1, [pc, #96]	; (800cdc4 <IR_recieve_String+0x138>)
 800cd62:	4819      	ldr	r0, [pc, #100]	; (800cdc8 <IR_recieve_String+0x13c>)
 800cd64:	f005 f8e6 	bl	8011f34 <strtok>
 800cd68:	62f8      	str	r0, [r7, #44]	; 0x2c
	msg = strtok(NULL,"\r\n");
 800cd6a:	4916      	ldr	r1, [pc, #88]	; (800cdc4 <IR_recieve_String+0x138>)
 800cd6c:	2000      	movs	r0, #0
 800cd6e:	f005 f8e1 	bl	8011f34 <strtok>
 800cd72:	6378      	str	r0, [r7, #52]	; 0x34
	 if(strcmp(msg,(char*)"OK") != 0)
 800cd74:	490e      	ldr	r1, [pc, #56]	; (800cdb0 <IR_recieve_String+0x124>)
 800cd76:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800cd78:	f7f3 fa2a 	bl	80001d0 <strcmp>
 800cd7c:	4603      	mov	r3, r0
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d001      	beq.n	800cd86 <IR_recieve_String+0xfa>
	 {
		return IR_Ack_Error;
 800cd82:	2307      	movs	r3, #7
 800cd84:	e009      	b.n	800cd9a <IR_recieve_String+0x10e>
	 }
	memcpy(MSG_Buff,temp,strlen(temp));
 800cd86:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cd88:	f7f3 fa2c 	bl	80001e4 <strlen>
 800cd8c:	4603      	mov	r3, r0
 800cd8e:	461a      	mov	r2, r3
 800cd90:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800cd92:	68f8      	ldr	r0, [r7, #12]
 800cd94:	f003 fe94 	bl	8010ac0 <memcpy>
 	return IR_OK;
 800cd98:	2300      	movs	r3, #0
}
 800cd9a:	4618      	mov	r0, r3
 800cd9c:	3738      	adds	r7, #56	; 0x38
 800cd9e:	46bd      	mov	sp, r7
 800cda0:	bd80      	pop	{r7, pc}
 800cda2:	bf00      	nop
 800cda4:	08019658 	.word	0x08019658
 800cda8:	0801965c 	.word	0x0801965c
 800cdac:	2000350e 	.word	0x2000350e
 800cdb0:	08019660 	.word	0x08019660
 800cdb4:	2000350c 	.word	0x2000350c
 800cdb8:	08019664 	.word	0x08019664
 800cdbc:	20003745 	.word	0x20003745
 800cdc0:	080196ac 	.word	0x080196ac
 800cdc4:	08019674 	.word	0x08019674
 800cdc8:	20003516 	.word	0x20003516

0800cdcc <DMA_Iridium_Periph_IRQHandler>:

//======================= 8. Handler Function Definition ==================================

void DMA_Iridium_Periph_IRQHandler(UART_HandleTypeDef *huart)
{
 800cdcc:	b580      	push	{r7, lr}
 800cdce:	b084      	sub	sp, #16
 800cdd0:	af00      	add	r7, sp, #0
 800cdd2:	6078      	str	r0, [r7, #4]

	huart->hdmarx->DmaBaseAddress->IFCR |= (DMA_IFCR_CTCIF2|DMA_IFCR_CGIF2);
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cdd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cdda:	687a      	ldr	r2, [r7, #4]
 800cddc:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800cdde:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800cde0:	6852      	ldr	r2, [r2, #4]
 800cde2:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 800cde6:	605a      	str	r2, [r3, #4]
	HAL_TIM_Base_Stop_IT(&htim3);
 800cde8:	482b      	ldr	r0, [pc, #172]	; (800ce98 <DMA_Iridium_Periph_IRQHandler+0xcc>)
 800cdea:	f7f9 fb15 	bl	8006418 <HAL_TIM_Base_Stop_IT>
	__HAL_TIM_CLEAR_IT(&htim3, TIM_IT_CC1|TIM_IT_UPDATE);
 800cdee:	4b2a      	ldr	r3, [pc, #168]	; (800ce98 <DMA_Iridium_Periph_IRQHandler+0xcc>)
 800cdf0:	681b      	ldr	r3, [r3, #0]
 800cdf2:	f06f 0203 	mvn.w	r2, #3
 800cdf6:	611a      	str	r2, [r3, #16]

	__HAL_UART_CLEAR_IDLEFLAG(&huart5);
 800cdf8:	4b28      	ldr	r3, [pc, #160]	; (800ce9c <DMA_Iridium_Periph_IRQHandler+0xd0>)
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	2210      	movs	r2, #16
 800cdfe:	621a      	str	r2, [r3, #32]
	__HAL_UART_DISABLE_IT(&huart5,UART_IT_IDLE);
 800ce00:	4b26      	ldr	r3, [pc, #152]	; (800ce9c <DMA_Iridium_Periph_IRQHandler+0xd0>)
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	4a25      	ldr	r2, [pc, #148]	; (800ce9c <DMA_Iridium_Periph_IRQHandler+0xd0>)
 800ce06:	6812      	ldr	r2, [r2, #0]
 800ce08:	6812      	ldr	r2, [r2, #0]
 800ce0a:	f022 0210 	bic.w	r2, r2, #16
 800ce0e:	601a      	str	r2, [r3, #0]
	__HAL_TIM_DISABLE_IT(&htim3,TIM_IT_CC1);
 800ce10:	4b21      	ldr	r3, [pc, #132]	; (800ce98 <DMA_Iridium_Periph_IRQHandler+0xcc>)
 800ce12:	681b      	ldr	r3, [r3, #0]
 800ce14:	4a20      	ldr	r2, [pc, #128]	; (800ce98 <DMA_Iridium_Periph_IRQHandler+0xcc>)
 800ce16:	6812      	ldr	r2, [r2, #0]
 800ce18:	68d2      	ldr	r2, [r2, #12]
 800ce1a:	f022 0202 	bic.w	r2, r2, #2
 800ce1e:	60da      	str	r2, [r3, #12]

	if(__HAL_TIM_GET_FLAG(&htim3,TIM_FLAG_CC1))
 800ce20:	4b1d      	ldr	r3, [pc, #116]	; (800ce98 <DMA_Iridium_Periph_IRQHandler+0xcc>)
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	691b      	ldr	r3, [r3, #16]
 800ce26:	f003 0302 	and.w	r3, r3, #2
 800ce2a:	2b02      	cmp	r3, #2
 800ce2c:	d104      	bne.n	800ce38 <DMA_Iridium_Periph_IRQHandler+0x6c>
	{
		__HAL_TIM_CLEAR_FLAG(&htim3,TIM_FLAG_CC1);
 800ce2e:	4b1a      	ldr	r3, [pc, #104]	; (800ce98 <DMA_Iridium_Periph_IRQHandler+0xcc>)
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	f06f 0202 	mvn.w	r2, #2
 800ce36:	611a      	str	r2, [r3, #16]
	}
	//begin transfer of collected data to memory
    uint8_t* ind = (uint8_t*)strchr((char*)IR_RX_Buffer,'\r')+1;
 800ce38:	210d      	movs	r1, #13
 800ce3a:	4819      	ldr	r0, [pc, #100]	; (800cea0 <DMA_Iridium_Periph_IRQHandler+0xd4>)
 800ce3c:	f004 fa44 	bl	80112c8 <strchr>
 800ce40:	4603      	mov	r3, r0
 800ce42:	3301      	adds	r3, #1
 800ce44:	60fb      	str	r3, [r7, #12]
	int len = (ind - IR_RX_Buffer)+1; // chope off the \0
 800ce46:	68fa      	ldr	r2, [r7, #12]
 800ce48:	4b15      	ldr	r3, [pc, #84]	; (800cea0 <DMA_Iridium_Periph_IRQHandler+0xd4>)
 800ce4a:	f1c3 0301 	rsb	r3, r3, #1
 800ce4e:	4413      	add	r3, r2
 800ce50:	60bb      	str	r3, [r7, #8]
	msg_len = IR_length -len-1;
 800ce52:	4b14      	ldr	r3, [pc, #80]	; (800cea4 <DMA_Iridium_Periph_IRQHandler+0xd8>)
 800ce54:	681a      	ldr	r2, [r3, #0]
 800ce56:	68bb      	ldr	r3, [r7, #8]
 800ce58:	1ad3      	subs	r3, r2, r3
 800ce5a:	3b01      	subs	r3, #1
 800ce5c:	4a12      	ldr	r2, [pc, #72]	; (800cea8 <DMA_Iridium_Periph_IRQHandler+0xdc>)
 800ce5e:	6013      	str	r3, [r2, #0]
	if(len > 0)
 800ce60:	68bb      	ldr	r3, [r7, #8]
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	dd11      	ble.n	800ce8a <DMA_Iridium_Periph_IRQHandler+0xbe>
	{
	   	__HAL_DMA_ENABLE_IT(&hdma_memtomem_dma1_channel2,DMA_IT_TC);
 800ce66:	4b11      	ldr	r3, [pc, #68]	; (800ceac <DMA_Iridium_Periph_IRQHandler+0xe0>)
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	4a10      	ldr	r2, [pc, #64]	; (800ceac <DMA_Iridium_Periph_IRQHandler+0xe0>)
 800ce6c:	6812      	ldr	r2, [r2, #0]
 800ce6e:	6812      	ldr	r2, [r2, #0]
 800ce70:	f042 0202 	orr.w	r2, r2, #2
 800ce74:	601a      	str	r2, [r3, #0]
	   	HAL_DMA_Start(&hdma_memtomem_dma1_channel2,(uint32_t)(&IR_RX_Buffer[len]),(uint32_t)RM_Buffer,msg_len);
 800ce76:	68bb      	ldr	r3, [r7, #8]
 800ce78:	4a09      	ldr	r2, [pc, #36]	; (800cea0 <DMA_Iridium_Periph_IRQHandler+0xd4>)
 800ce7a:	4413      	add	r3, r2
 800ce7c:	4619      	mov	r1, r3
 800ce7e:	4a0c      	ldr	r2, [pc, #48]	; (800ceb0 <DMA_Iridium_Periph_IRQHandler+0xe4>)
 800ce80:	4b09      	ldr	r3, [pc, #36]	; (800cea8 <DMA_Iridium_Periph_IRQHandler+0xdc>)
 800ce82:	681b      	ldr	r3, [r3, #0]
 800ce84:	4809      	ldr	r0, [pc, #36]	; (800ceac <DMA_Iridium_Periph_IRQHandler+0xe0>)
 800ce86:	f7f4 fed7 	bl	8001c38 <HAL_DMA_Start>
	}
	IR_TIM_IDLE_Timeout = RESET;
 800ce8a:	4b0a      	ldr	r3, [pc, #40]	; (800ceb4 <DMA_Iridium_Periph_IRQHandler+0xe8>)
 800ce8c:	2200      	movs	r2, #0
 800ce8e:	701a      	strb	r2, [r3, #0]
}
 800ce90:	bf00      	nop
 800ce92:	3710      	adds	r7, #16
 800ce94:	46bd      	mov	sp, r7
 800ce96:	bd80      	pop	{r7, pc}
 800ce98:	20003700 	.word	0x20003700
 800ce9c:	20003748 	.word	0x20003748
 800cea0:	20002d0c 	.word	0x20002d0c
 800cea4:	20003740 	.word	0x20003740
 800cea8:	200037c8 	.word	0x200037c8
 800ceac:	200037cc 	.word	0x200037cc
 800ceb0:	2000350c 	.word	0x2000350c
 800ceb4:	20003744 	.word	0x20003744

0800ceb8 <DMA_Iridium_MEM_IRQHandler>:

void DMA_Iridium_MEM_IRQHandler(DMA_HandleTypeDef *hdma_mem)
{
 800ceb8:	b580      	push	{r7, lr}
 800ceba:	b082      	sub	sp, #8
 800cebc:	af00      	add	r7, sp, #0
 800cebe:	6078      	str	r0, [r7, #4]
	//clear the rx buffer
	IR_Clear_Buffer(IR_RX_Buffer,RX_BUFFER_SIZE);
 800cec0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800cec4:	482f      	ldr	r0, [pc, #188]	; (800cf84 <DMA_Iridium_MEM_IRQHandler+0xcc>)
 800cec6:	f7ff fb25 	bl	800c514 <IR_Clear_Buffer>
	msg_len = strlen((char*)RM_Buffer);
 800ceca:	482f      	ldr	r0, [pc, #188]	; (800cf88 <DMA_Iridium_MEM_IRQHandler+0xd0>)
 800cecc:	f7f3 f98a 	bl	80001e4 <strlen>
 800ced0:	4602      	mov	r2, r0
 800ced2:	4b2e      	ldr	r3, [pc, #184]	; (800cf8c <DMA_Iridium_MEM_IRQHandler+0xd4>)
 800ced4:	601a      	str	r2, [r3, #0]
	//check message to see if valid
	//valid messages follow the format "\r\nMSG_STRING\r\n"
	if((RM_Buffer[0] == '\r') && (RM_Buffer[1] =='\n') &&(RM_Buffer[msg_len - 2] == '\r') && (RM_Buffer[msg_len -1] == '\n' ))
 800ced6:	4b2c      	ldr	r3, [pc, #176]	; (800cf88 <DMA_Iridium_MEM_IRQHandler+0xd0>)
 800ced8:	781b      	ldrb	r3, [r3, #0]
 800ceda:	2b0d      	cmp	r3, #13
 800cedc:	d115      	bne.n	800cf0a <DMA_Iridium_MEM_IRQHandler+0x52>
 800cede:	4b2a      	ldr	r3, [pc, #168]	; (800cf88 <DMA_Iridium_MEM_IRQHandler+0xd0>)
 800cee0:	785b      	ldrb	r3, [r3, #1]
 800cee2:	2b0a      	cmp	r3, #10
 800cee4:	d111      	bne.n	800cf0a <DMA_Iridium_MEM_IRQHandler+0x52>
 800cee6:	4b29      	ldr	r3, [pc, #164]	; (800cf8c <DMA_Iridium_MEM_IRQHandler+0xd4>)
 800cee8:	681b      	ldr	r3, [r3, #0]
 800ceea:	3b02      	subs	r3, #2
 800ceec:	4a26      	ldr	r2, [pc, #152]	; (800cf88 <DMA_Iridium_MEM_IRQHandler+0xd0>)
 800ceee:	5cd3      	ldrb	r3, [r2, r3]
 800cef0:	2b0d      	cmp	r3, #13
 800cef2:	d10a      	bne.n	800cf0a <DMA_Iridium_MEM_IRQHandler+0x52>
 800cef4:	4b25      	ldr	r3, [pc, #148]	; (800cf8c <DMA_Iridium_MEM_IRQHandler+0xd4>)
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	3b01      	subs	r3, #1
 800cefa:	4a23      	ldr	r2, [pc, #140]	; (800cf88 <DMA_Iridium_MEM_IRQHandler+0xd0>)
 800cefc:	5cd3      	ldrb	r3, [r2, r3]
 800cefe:	2b0a      	cmp	r3, #10
 800cf00:	d103      	bne.n	800cf0a <DMA_Iridium_MEM_IRQHandler+0x52>
	{
		IR_RX_Flag = SET;
 800cf02:	4b23      	ldr	r3, [pc, #140]	; (800cf90 <DMA_Iridium_MEM_IRQHandler+0xd8>)
 800cf04:	2201      	movs	r2, #1
 800cf06:	701a      	strb	r2, [r3, #0]
 800cf08:	e002      	b.n	800cf10 <DMA_Iridium_MEM_IRQHandler+0x58>
	}else
	{
		//invalid message returned
		IR_RX_Flag = -1;
 800cf0a:	4b21      	ldr	r3, [pc, #132]	; (800cf90 <DMA_Iridium_MEM_IRQHandler+0xd8>)
 800cf0c:	22ff      	movs	r2, #255	; 0xff
 800cf0e:	701a      	strb	r2, [r3, #0]
	}
	__HAL_DMA_CLEAR_FLAG(hdma_mem,DMA_FLAG_TC2);
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	681b      	ldr	r3, [r3, #0]
 800cf14:	461a      	mov	r2, r3
 800cf16:	4b1f      	ldr	r3, [pc, #124]	; (800cf94 <DMA_Iridium_MEM_IRQHandler+0xdc>)
 800cf18:	429a      	cmp	r2, r3
 800cf1a:	d903      	bls.n	800cf24 <DMA_Iridium_MEM_IRQHandler+0x6c>
 800cf1c:	4b1e      	ldr	r3, [pc, #120]	; (800cf98 <DMA_Iridium_MEM_IRQHandler+0xe0>)
 800cf1e:	2220      	movs	r2, #32
 800cf20:	605a      	str	r2, [r3, #4]
 800cf22:	e002      	b.n	800cf2a <DMA_Iridium_MEM_IRQHandler+0x72>
 800cf24:	4b1d      	ldr	r3, [pc, #116]	; (800cf9c <DMA_Iridium_MEM_IRQHandler+0xe4>)
 800cf26:	2220      	movs	r2, #32
 800cf28:	605a      	str	r2, [r3, #4]
	if(__HAL_DMA_GET_FLAG(hdma_mem,DMA_FLAG_HT2))
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	681b      	ldr	r3, [r3, #0]
 800cf2e:	461a      	mov	r2, r3
 800cf30:	4b18      	ldr	r3, [pc, #96]	; (800cf94 <DMA_Iridium_MEM_IRQHandler+0xdc>)
 800cf32:	429a      	cmp	r2, r3
 800cf34:	d909      	bls.n	800cf4a <DMA_Iridium_MEM_IRQHandler+0x92>
 800cf36:	4b18      	ldr	r3, [pc, #96]	; (800cf98 <DMA_Iridium_MEM_IRQHandler+0xe0>)
 800cf38:	681b      	ldr	r3, [r3, #0]
 800cf3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	bf14      	ite	ne
 800cf42:	2301      	movne	r3, #1
 800cf44:	2300      	moveq	r3, #0
 800cf46:	b2db      	uxtb	r3, r3
 800cf48:	e008      	b.n	800cf5c <DMA_Iridium_MEM_IRQHandler+0xa4>
 800cf4a:	4b14      	ldr	r3, [pc, #80]	; (800cf9c <DMA_Iridium_MEM_IRQHandler+0xe4>)
 800cf4c:	681b      	ldr	r3, [r3, #0]
 800cf4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	bf14      	ite	ne
 800cf56:	2301      	movne	r3, #1
 800cf58:	2300      	moveq	r3, #0
 800cf5a:	b2db      	uxtb	r3, r3
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	d00c      	beq.n	800cf7a <DMA_Iridium_MEM_IRQHandler+0xc2>
	{
		__HAL_DMA_CLEAR_FLAG(hdma_mem,DMA_FLAG_HT2);
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	461a      	mov	r2, r3
 800cf66:	4b0b      	ldr	r3, [pc, #44]	; (800cf94 <DMA_Iridium_MEM_IRQHandler+0xdc>)
 800cf68:	429a      	cmp	r2, r3
 800cf6a:	d903      	bls.n	800cf74 <DMA_Iridium_MEM_IRQHandler+0xbc>
 800cf6c:	4b0a      	ldr	r3, [pc, #40]	; (800cf98 <DMA_Iridium_MEM_IRQHandler+0xe0>)
 800cf6e:	2240      	movs	r2, #64	; 0x40
 800cf70:	605a      	str	r2, [r3, #4]
	}
}
 800cf72:	e002      	b.n	800cf7a <DMA_Iridium_MEM_IRQHandler+0xc2>
		__HAL_DMA_CLEAR_FLAG(hdma_mem,DMA_FLAG_HT2);
 800cf74:	4b09      	ldr	r3, [pc, #36]	; (800cf9c <DMA_Iridium_MEM_IRQHandler+0xe4>)
 800cf76:	2240      	movs	r2, #64	; 0x40
 800cf78:	605a      	str	r2, [r3, #4]
}
 800cf7a:	bf00      	nop
 800cf7c:	3708      	adds	r7, #8
 800cf7e:	46bd      	mov	sp, r7
 800cf80:	bd80      	pop	{r7, pc}
 800cf82:	bf00      	nop
 800cf84:	20002d0c 	.word	0x20002d0c
 800cf88:	2000350c 	.word	0x2000350c
 800cf8c:	200037c8 	.word	0x200037c8
 800cf90:	20003814 	.word	0x20003814
 800cf94:	40020080 	.word	0x40020080
 800cf98:	40020400 	.word	0x40020400
 800cf9c:	40020000 	.word	0x40020000

0800cfa0 <USART_RTO_IRQHandler>:

void USART_RTO_IRQHandler(TIM_HandleTypeDef *htim)
{
 800cfa0:	b580      	push	{r7, lr}
 800cfa2:	b082      	sub	sp, #8
 800cfa4:	af00      	add	r7, sp, #0
 800cfa6:	6078      	str	r0, [r7, #4]
	if(__HAL_TIM_GET_IT_SOURCE(htim,TIM_IT_CC1))
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	681b      	ldr	r3, [r3, #0]
 800cfac:	68db      	ldr	r3, [r3, #12]
 800cfae:	f003 0302 	and.w	r3, r3, #2
 800cfb2:	2b02      	cmp	r3, #2
 800cfb4:	d120      	bne.n	800cff8 <USART_RTO_IRQHandler+0x58>
	{
		//clear interrupt
		__HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1|TIM_IT_UPDATE);
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	681b      	ldr	r3, [r3, #0]
 800cfba:	f06f 0203 	mvn.w	r2, #3
 800cfbe:	611a      	str	r2, [r3, #16]
		if(Session_Flag != CSQ)
 800cfc0:	4b1f      	ldr	r3, [pc, #124]	; (800d040 <USART_RTO_IRQHandler+0xa0>)
 800cfc2:	781b      	ldrb	r3, [r3, #0]
 800cfc4:	2b04      	cmp	r3, #4
 800cfc6:	d016      	beq.n	800cff6 <USART_RTO_IRQHandler+0x56>
		{
		htim->Instance->CR1 &= ~TIM_CR1_CEN;
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	681b      	ldr	r3, [r3, #0]
 800cfcc:	687a      	ldr	r2, [r7, #4]
 800cfce:	6812      	ldr	r2, [r2, #0]
 800cfd0:	6812      	ldr	r2, [r2, #0]
 800cfd2:	f022 0201 	bic.w	r2, r2, #1
 800cfd6:	601a      	str	r2, [r3, #0]

			//set reciever timeout flag
			IR_TIM_IDLE_Timeout = 1;
 800cfd8:	4b1a      	ldr	r3, [pc, #104]	; (800d044 <USART_RTO_IRQHandler+0xa4>)
 800cfda:	2201      	movs	r2, #1
 800cfdc:	701a      	strb	r2, [r3, #0]
			//disable timer
			HAL_TIM_Base_Stop_IT(htim);
 800cfde:	6878      	ldr	r0, [r7, #4]
 800cfe0:	f7f9 fa1a 	bl	8006418 <HAL_TIM_Base_Stop_IT>
			HAL_TIM_OC_Stop_IT(&htim3,TIM_CHANNEL_1);
 800cfe4:	2100      	movs	r1, #0
 800cfe6:	4818      	ldr	r0, [pc, #96]	; (800d048 <USART_RTO_IRQHandler+0xa8>)
 800cfe8:	f7f9 fb12 	bl	8006610 <HAL_TIM_OC_Stop_IT>
			__HAL_TIM_SET_COUNTER(htim,0);
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	2200      	movs	r2, #0
 800cff2:	625a      	str	r2, [r3, #36]	; 0x24
 800cff4:	e000      	b.n	800cff8 <USART_RTO_IRQHandler+0x58>
 800cff6:	bf00      	nop
		{
			__NOP();
		}

	}
	if(__HAL_TIM_GET_IT_SOURCE(htim,TIM_IT_UPDATE))
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	681b      	ldr	r3, [r3, #0]
 800cffc:	68db      	ldr	r3, [r3, #12]
 800cffe:	f003 0301 	and.w	r3, r3, #1
 800d002:	2b01      	cmp	r3, #1
 800d004:	d117      	bne.n	800d036 <USART_RTO_IRQHandler+0x96>
	{
		__HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1|TIM_IT_UPDATE);
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	f06f 0203 	mvn.w	r2, #3
 800d00e:	611a      	str	r2, [r3, #16]
		if(Session_Flag == SBDIX || Session_Flag ==CSQ)
 800d010:	4b0b      	ldr	r3, [pc, #44]	; (800d040 <USART_RTO_IRQHandler+0xa0>)
 800d012:	781b      	ldrb	r3, [r3, #0]
 800d014:	2b02      	cmp	r3, #2
 800d016:	d003      	beq.n	800d020 <USART_RTO_IRQHandler+0x80>
 800d018:	4b09      	ldr	r3, [pc, #36]	; (800d040 <USART_RTO_IRQHandler+0xa0>)
 800d01a:	781b      	ldrb	r3, [r3, #0]
 800d01c:	2b04      	cmp	r3, #4
 800d01e:	d103      	bne.n	800d028 <USART_RTO_IRQHandler+0x88>
		{
			Session_Flag = NONE;
 800d020:	4b07      	ldr	r3, [pc, #28]	; (800d040 <USART_RTO_IRQHandler+0xa0>)
 800d022:	2200      	movs	r2, #0
 800d024:	701a      	strb	r2, [r3, #0]
 800d026:	e005      	b.n	800d034 <USART_RTO_IRQHandler+0x94>
		}else
		{
			IR_TIM_IDLE_Timeout = 1;
 800d028:	4b06      	ldr	r3, [pc, #24]	; (800d044 <USART_RTO_IRQHandler+0xa4>)
 800d02a:	2201      	movs	r2, #1
 800d02c:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(htim);
 800d02e:	6878      	ldr	r0, [r7, #4]
 800d030:	f7f9 f9f2 	bl	8006418 <HAL_TIM_Base_Stop_IT>
 800d034:	bf00      	nop
		}
		__NOP();

	}
}
 800d036:	bf00      	nop
 800d038:	3708      	adds	r7, #8
 800d03a:	46bd      	mov	sp, r7
 800d03c:	bd80      	pop	{r7, pc}
 800d03e:	bf00      	nop
 800d040:	20003745 	.word	0x20003745
 800d044:	20003744 	.word	0x20003744
 800d048:	20003700 	.word	0x20003700

0800d04c <USART_Iridium_IRQHandler>:

void USART_Iridium_IRQHandler(UART_HandleTypeDef *huart)
{
 800d04c:	b580      	push	{r7, lr}
 800d04e:	b086      	sub	sp, #24
 800d050:	af00      	add	r7, sp, #0
 800d052:	6078      	str	r0, [r7, #4]
	if(__HAL_UART_GET_IT_SOURCE(huart,UART_IT_IDLE))
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	f003 0310 	and.w	r3, r3, #16
 800d05e:	2b00      	cmp	r3, #0
 800d060:	f000 8094 	beq.w	800d18c <USART_Iridium_IRQHandler+0x140>
	{
		uint32_t temp = huart->Instance->ISR;
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	69db      	ldr	r3, [r3, #28]
 800d06a:	60fb      	str	r3, [r7, #12]
		temp = huart->Instance->RDR;
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800d072:	b29b      	uxth	r3, r3
 800d074:	60fb      	str	r3, [r7, #12]
		(void)temp;
		//check for reciever timeout
		if(IR_TIM_IDLE_Timeout)
 800d076:	4b63      	ldr	r3, [pc, #396]	; (800d204 <USART_Iridium_IRQHandler+0x1b8>)
 800d078:	f993 3000 	ldrsb.w	r3, [r3]
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	f000 8081 	beq.w	800d184 <USART_Iridium_IRQHandler+0x138>
		{
			//check data counter
			HAL_UART_DMAStop(huart);
 800d082:	6878      	ldr	r0, [r7, #4]
 800d084:	f7fb f944 	bl	8008310 <HAL_UART_DMAStop>
			IR_length = (sizeof(IR_RX_Buffer)/sizeof(IR_RX_Buffer[0])) - __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	685b      	ldr	r3, [r3, #4]
 800d090:	f5c3 63ff 	rsb	r3, r3, #2040	; 0x7f8
 800d094:	3306      	adds	r3, #6
 800d096:	4a5c      	ldr	r2, [pc, #368]	; (800d208 <USART_Iridium_IRQHandler+0x1bc>)
 800d098:	6013      	str	r3, [r2, #0]
			if(IR_length > 0)
 800d09a:	4b5b      	ldr	r3, [pc, #364]	; (800d208 <USART_Iridium_IRQHandler+0x1bc>)
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	d066      	beq.n	800d170 <USART_Iridium_IRQHandler+0x124>
			{
				// transfer incomplete, move transfered data to message buffer
				uint8_t* ind;
				int len;
				if(Session_Flag == SBDWB)
 800d0a2:	4b5a      	ldr	r3, [pc, #360]	; (800d20c <USART_Iridium_IRQHandler+0x1c0>)
 800d0a4:	781b      	ldrb	r3, [r3, #0]
 800d0a6:	2b01      	cmp	r3, #1
 800d0a8:	d10a      	bne.n	800d0c0 <USART_Iridium_IRQHandler+0x74>
				{
					ind = (uint8_t*)strchr((char*)IR_RX_Buffer,'\r');
 800d0aa:	210d      	movs	r1, #13
 800d0ac:	4858      	ldr	r0, [pc, #352]	; (800d210 <USART_Iridium_IRQHandler+0x1c4>)
 800d0ae:	f004 f90b 	bl	80112c8 <strchr>
 800d0b2:	6178      	str	r0, [r7, #20]
					len = strlen((char*)ind);
 800d0b4:	6978      	ldr	r0, [r7, #20]
 800d0b6:	f7f3 f895 	bl	80001e4 <strlen>
 800d0ba:	4603      	mov	r3, r0
 800d0bc:	613b      	str	r3, [r7, #16]
 800d0be:	e02d      	b.n	800d11c <USART_Iridium_IRQHandler+0xd0>
				}else if (Session_Flag == SBDRT)
 800d0c0:	4b52      	ldr	r3, [pc, #328]	; (800d20c <USART_Iridium_IRQHandler+0x1c0>)
 800d0c2:	781b      	ldrb	r3, [r3, #0]
 800d0c4:	2b03      	cmp	r3, #3
 800d0c6:	d10c      	bne.n	800d0e2 <USART_Iridium_IRQHandler+0x96>
				{
					ind = (uint8_t*)strchr((char*)IR_RX_Buffer,'\r') + 1 ;
 800d0c8:	210d      	movs	r1, #13
 800d0ca:	4851      	ldr	r0, [pc, #324]	; (800d210 <USART_Iridium_IRQHandler+0x1c4>)
 800d0cc:	f004 f8fc 	bl	80112c8 <strchr>
 800d0d0:	4603      	mov	r3, r0
 800d0d2:	3301      	adds	r3, #1
 800d0d4:	617b      	str	r3, [r7, #20]
					len = strlen((char*)ind);
 800d0d6:	6978      	ldr	r0, [r7, #20]
 800d0d8:	f7f3 f884 	bl	80001e4 <strlen>
 800d0dc:	4603      	mov	r3, r0
 800d0de:	613b      	str	r3, [r7, #16]
 800d0e0:	e01c      	b.n	800d11c <USART_Iridium_IRQHandler+0xd0>
				}
				else
				{
					if(strcmp((char*)IR_RX_Buffer,"AT+SBDIX\r") != 0)
 800d0e2:	494c      	ldr	r1, [pc, #304]	; (800d214 <USART_Iridium_IRQHandler+0x1c8>)
 800d0e4:	484a      	ldr	r0, [pc, #296]	; (800d210 <USART_Iridium_IRQHandler+0x1c4>)
 800d0e6:	f7f3 f873 	bl	80001d0 <strcmp>
 800d0ea:	4603      	mov	r3, r0
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	d013      	beq.n	800d118 <USART_Iridium_IRQHandler+0xcc>
					{
						ind = (uint8_t*)strchr((char*)IR_RX_Buffer,'\r')+1;
 800d0f0:	210d      	movs	r1, #13
 800d0f2:	4847      	ldr	r0, [pc, #284]	; (800d210 <USART_Iridium_IRQHandler+0x1c4>)
 800d0f4:	f004 f8e8 	bl	80112c8 <strchr>
 800d0f8:	4603      	mov	r3, r0
 800d0fa:	3301      	adds	r3, #1
 800d0fc:	617b      	str	r3, [r7, #20]
						len = (ind - IR_RX_Buffer) -1; // chope off the \0
 800d0fe:	697a      	ldr	r2, [r7, #20]
 800d100:	4b43      	ldr	r3, [pc, #268]	; (800d210 <USART_Iridium_IRQHandler+0x1c4>)
 800d102:	43db      	mvns	r3, r3
 800d104:	4413      	add	r3, r2
 800d106:	613b      	str	r3, [r7, #16]
						msg_len = IR_length -len-1;
 800d108:	4b3f      	ldr	r3, [pc, #252]	; (800d208 <USART_Iridium_IRQHandler+0x1bc>)
 800d10a:	681a      	ldr	r2, [r3, #0]
 800d10c:	693b      	ldr	r3, [r7, #16]
 800d10e:	1ad3      	subs	r3, r2, r3
 800d110:	3b01      	subs	r3, #1
 800d112:	4a41      	ldr	r2, [pc, #260]	; (800d218 <USART_Iridium_IRQHandler+0x1cc>)
 800d114:	6013      	str	r3, [r2, #0]
 800d116:	e001      	b.n	800d11c <USART_Iridium_IRQHandler+0xd0>
					}else
					{
						len = 0;
 800d118:	2300      	movs	r3, #0
 800d11a:	613b      	str	r3, [r7, #16]
					}

				}

			    if(len > 0)
 800d11c:	693b      	ldr	r3, [r7, #16]
 800d11e:	2b00      	cmp	r3, #0
 800d120:	dd22      	ble.n	800d168 <USART_Iridium_IRQHandler+0x11c>
			    {
			    	__HAL_DMA_ENABLE_IT(&hdma_memtomem_dma1_channel2,DMA_IT_TC);
 800d122:	4b3e      	ldr	r3, [pc, #248]	; (800d21c <USART_Iridium_IRQHandler+0x1d0>)
 800d124:	681b      	ldr	r3, [r3, #0]
 800d126:	4a3d      	ldr	r2, [pc, #244]	; (800d21c <USART_Iridium_IRQHandler+0x1d0>)
 800d128:	6812      	ldr	r2, [r2, #0]
 800d12a:	6812      	ldr	r2, [r2, #0]
 800d12c:	f042 0202 	orr.w	r2, r2, #2
 800d130:	601a      	str	r2, [r3, #0]
			    	if(Session_Flag == SBDWB || Session_Flag == SBDRT)
 800d132:	4b36      	ldr	r3, [pc, #216]	; (800d20c <USART_Iridium_IRQHandler+0x1c0>)
 800d134:	781b      	ldrb	r3, [r3, #0]
 800d136:	2b01      	cmp	r3, #1
 800d138:	d003      	beq.n	800d142 <USART_Iridium_IRQHandler+0xf6>
 800d13a:	4b34      	ldr	r3, [pc, #208]	; (800d20c <USART_Iridium_IRQHandler+0x1c0>)
 800d13c:	781b      	ldrb	r3, [r3, #0]
 800d13e:	2b03      	cmp	r3, #3
 800d140:	d106      	bne.n	800d150 <USART_Iridium_IRQHandler+0x104>
			    	{
			    		HAL_DMA_Start(&hdma_memtomem_dma1_channel2,(uint32_t)(ind),(uint32_t)RM_Buffer,len);
 800d142:	6979      	ldr	r1, [r7, #20]
 800d144:	4a36      	ldr	r2, [pc, #216]	; (800d220 <USART_Iridium_IRQHandler+0x1d4>)
 800d146:	693b      	ldr	r3, [r7, #16]
 800d148:	4834      	ldr	r0, [pc, #208]	; (800d21c <USART_Iridium_IRQHandler+0x1d0>)
 800d14a:	f7f4 fd75 	bl	8001c38 <HAL_DMA_Start>
 800d14e:	e012      	b.n	800d176 <USART_Iridium_IRQHandler+0x12a>
			    	}else
			    	{
			    		HAL_DMA_Start(&hdma_memtomem_dma1_channel2,(uint32_t)(&IR_RX_Buffer[len+1]),(uint32_t)RM_Buffer,msg_len);
 800d150:	693b      	ldr	r3, [r7, #16]
 800d152:	3301      	adds	r3, #1
 800d154:	4a2e      	ldr	r2, [pc, #184]	; (800d210 <USART_Iridium_IRQHandler+0x1c4>)
 800d156:	4413      	add	r3, r2
 800d158:	4619      	mov	r1, r3
 800d15a:	4a31      	ldr	r2, [pc, #196]	; (800d220 <USART_Iridium_IRQHandler+0x1d4>)
 800d15c:	4b2e      	ldr	r3, [pc, #184]	; (800d218 <USART_Iridium_IRQHandler+0x1cc>)
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	482e      	ldr	r0, [pc, #184]	; (800d21c <USART_Iridium_IRQHandler+0x1d0>)
 800d162:	f7f4 fd69 	bl	8001c38 <HAL_DMA_Start>
 800d166:	e006      	b.n	800d176 <USART_Iridium_IRQHandler+0x12a>
			    	}
			    }else
			    {
			    	IR_RX_Flag = -1;
 800d168:	4b2e      	ldr	r3, [pc, #184]	; (800d224 <USART_Iridium_IRQHandler+0x1d8>)
 800d16a:	22ff      	movs	r2, #255	; 0xff
 800d16c:	701a      	strb	r2, [r3, #0]
 800d16e:	e002      	b.n	800d176 <USART_Iridium_IRQHandler+0x12a>
			    (void)ind;

			}else
			{
				//reciever timeout
				IR_RX_Flag = -2;
 800d170:	4b2c      	ldr	r3, [pc, #176]	; (800d224 <USART_Iridium_IRQHandler+0x1d8>)
 800d172:	22fe      	movs	r2, #254	; 0xfe
 800d174:	701a      	strb	r2, [r3, #0]
			}
			IR_TIM_IDLE_Timeout = 0;
 800d176:	4b23      	ldr	r3, [pc, #140]	; (800d204 <USART_Iridium_IRQHandler+0x1b8>)
 800d178:	2200      	movs	r2, #0
 800d17a:	701a      	strb	r2, [r3, #0]
			__HAL_UART_CLEAR_IDLEFLAG(huart);
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	681b      	ldr	r3, [r3, #0]
 800d180:	2210      	movs	r2, #16
 800d182:	621a      	str	r2, [r3, #32]

		}
		__HAL_UART_CLEAR_IDLEFLAG(huart);
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	2210      	movs	r2, #16
 800d18a:	621a      	str	r2, [r3, #32]
	}
	if(__HAL_UART_GET_IT_SOURCE(huart,UART_IT_ERR))
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	681b      	ldr	r3, [r3, #0]
 800d190:	689b      	ldr	r3, [r3, #8]
 800d192:	f003 0301 	and.w	r3, r3, #1
 800d196:	2b00      	cmp	r3, #0
 800d198:	d030      	beq.n	800d1fc <USART_Iridium_IRQHandler+0x1b0>
	{
		//clear framing error
		if(__HAL_UART_GET_FLAG(huart,UART_FLAG_FE) == SET)
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	681b      	ldr	r3, [r3, #0]
 800d19e:	69db      	ldr	r3, [r3, #28]
 800d1a0:	f003 0302 	and.w	r3, r3, #2
 800d1a4:	2b02      	cmp	r3, #2
 800d1a6:	d103      	bne.n	800d1b0 <USART_Iridium_IRQHandler+0x164>
		{
			__HAL_UART_CLEAR_FEFLAG(huart);
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	681b      	ldr	r3, [r3, #0]
 800d1ac:	2202      	movs	r2, #2
 800d1ae:	621a      	str	r2, [r3, #32]
		}
		//clear noise error
		if(__HAL_UART_GET_FLAG(huart,UART_FLAG_NE) == SET)
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	681b      	ldr	r3, [r3, #0]
 800d1b4:	69db      	ldr	r3, [r3, #28]
 800d1b6:	f003 0304 	and.w	r3, r3, #4
 800d1ba:	2b04      	cmp	r3, #4
 800d1bc:	d103      	bne.n	800d1c6 <USART_Iridium_IRQHandler+0x17a>
		{
			__HAL_UART_CLEAR_NEFLAG(huart);
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	2204      	movs	r2, #4
 800d1c4:	621a      	str	r2, [r3, #32]
		}
		//clear overun error
		if(__HAL_UART_GET_FLAG(huart,UART_FLAG_ORE) == SET)
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	681b      	ldr	r3, [r3, #0]
 800d1ca:	69db      	ldr	r3, [r3, #28]
 800d1cc:	f003 0308 	and.w	r3, r3, #8
 800d1d0:	2b08      	cmp	r3, #8
 800d1d2:	d108      	bne.n	800d1e6 <USART_Iridium_IRQHandler+0x19a>
		{
			uint8_t temp = huart->Instance->RDR;
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	681b      	ldr	r3, [r3, #0]
 800d1d8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800d1da:	b29b      	uxth	r3, r3
 800d1dc:	72fb      	strb	r3, [r7, #11]
			(void)temp;
			__HAL_UART_CLEAR_OREFLAG(huart);
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	681b      	ldr	r3, [r3, #0]
 800d1e2:	2208      	movs	r2, #8
 800d1e4:	621a      	str	r2, [r3, #32]
		}
		//clear parity errors
		if(__HAL_UART_GET_FLAG(huart,UART_FLAG_PE) == SET)
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	69db      	ldr	r3, [r3, #28]
 800d1ec:	f003 0301 	and.w	r3, r3, #1
 800d1f0:	2b01      	cmp	r3, #1
 800d1f2:	d103      	bne.n	800d1fc <USART_Iridium_IRQHandler+0x1b0>
		{
			__HAL_UART_CLEAR_PEFLAG(huart);
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	2201      	movs	r2, #1
 800d1fa:	621a      	str	r2, [r3, #32]
		}
	}
}
 800d1fc:	bf00      	nop
 800d1fe:	3718      	adds	r7, #24
 800d200:	46bd      	mov	sp, r7
 800d202:	bd80      	pop	{r7, pc}
 800d204:	20003744 	.word	0x20003744
 800d208:	20003740 	.word	0x20003740
 800d20c:	20003745 	.word	0x20003745
 800d210:	20002d0c 	.word	0x20002d0c
 800d214:	08019678 	.word	0x08019678
 800d218:	200037c8 	.word	0x200037c8
 800d21c:	200037cc 	.word	0x200037cc
 800d220:	2000350c 	.word	0x2000350c
 800d224:	20003814 	.word	0x20003814

0800d228 <Iridium_ControlPin_IRQHandler>:

void Iridium_ControlPin_IRQHandler(void)
{
 800d228:	b480      	push	{r7}
 800d22a:	af00      	add	r7, sp, #0
	if(__HAL_GPIO_EXTI_GET_IT(IR_Ring_Pin))
 800d22c:	4b0b      	ldr	r3, [pc, #44]	; (800d25c <Iridium_ControlPin_IRQHandler+0x34>)
 800d22e:	695b      	ldr	r3, [r3, #20]
 800d230:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800d234:	2b00      	cmp	r3, #0
 800d236:	d003      	beq.n	800d240 <Iridium_ControlPin_IRQHandler+0x18>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(IR_Ring_Pin);
 800d238:	4b08      	ldr	r3, [pc, #32]	; (800d25c <Iridium_ControlPin_IRQHandler+0x34>)
 800d23a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800d23e:	615a      	str	r2, [r3, #20]
		//download messages
	}

	if(__HAL_GPIO_EXTI_GET_IT(IR_NetAv_Pin))
 800d240:	4b06      	ldr	r3, [pc, #24]	; (800d25c <Iridium_ControlPin_IRQHandler+0x34>)
 800d242:	695b      	ldr	r3, [r3, #20]
 800d244:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d248:	2b00      	cmp	r3, #0
 800d24a:	d003      	beq.n	800d254 <Iridium_ControlPin_IRQHandler+0x2c>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(IR_NetAv_Pin);
 800d24c:	4b03      	ldr	r3, [pc, #12]	; (800d25c <Iridium_ControlPin_IRQHandler+0x34>)
 800d24e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d252:	615a      	str	r2, [r3, #20]

	}
}
 800d254:	bf00      	nop
 800d256:	46bd      	mov	sp, r7
 800d258:	bc80      	pop	{r7}
 800d25a:	4770      	bx	lr
 800d25c:	40010400 	.word	0x40010400

0800d260 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
HAL_StatusTypeDef MX_I2C1_Init(void)
{
 800d260:	b580      	push	{r7, lr}
 800d262:	af00      	add	r7, sp, #0

  hi2c1.Instance = IMU_I2C;
 800d264:	4b1b      	ldr	r3, [pc, #108]	; (800d2d4 <MX_I2C1_Init+0x74>)
 800d266:	4a1c      	ldr	r2, [pc, #112]	; (800d2d8 <MX_I2C1_Init+0x78>)
 800d268:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00200C28;
 800d26a:	4b1a      	ldr	r3, [pc, #104]	; (800d2d4 <MX_I2C1_Init+0x74>)
 800d26c:	4a1b      	ldr	r2, [pc, #108]	; (800d2dc <MX_I2C1_Init+0x7c>)
 800d26e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800d270:	4b18      	ldr	r3, [pc, #96]	; (800d2d4 <MX_I2C1_Init+0x74>)
 800d272:	2200      	movs	r2, #0
 800d274:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800d276:	4b17      	ldr	r3, [pc, #92]	; (800d2d4 <MX_I2C1_Init+0x74>)
 800d278:	2201      	movs	r2, #1
 800d27a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800d27c:	4b15      	ldr	r3, [pc, #84]	; (800d2d4 <MX_I2C1_Init+0x74>)
 800d27e:	2200      	movs	r2, #0
 800d280:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800d282:	4b14      	ldr	r3, [pc, #80]	; (800d2d4 <MX_I2C1_Init+0x74>)
 800d284:	2200      	movs	r2, #0
 800d286:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800d288:	4b12      	ldr	r3, [pc, #72]	; (800d2d4 <MX_I2C1_Init+0x74>)
 800d28a:	2200      	movs	r2, #0
 800d28c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800d28e:	4b11      	ldr	r3, [pc, #68]	; (800d2d4 <MX_I2C1_Init+0x74>)
 800d290:	2200      	movs	r2, #0
 800d292:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800d294:	4b0f      	ldr	r3, [pc, #60]	; (800d2d4 <MX_I2C1_Init+0x74>)
 800d296:	2200      	movs	r2, #0
 800d298:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800d29a:	480e      	ldr	r0, [pc, #56]	; (800d2d4 <MX_I2C1_Init+0x74>)
 800d29c:	f7f5 f99f 	bl	80025de <HAL_I2C_Init>
 800d2a0:	4603      	mov	r3, r0
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	d001      	beq.n	800d2aa <MX_I2C1_Init+0x4a>
  {
    return HAL_ERROR;
 800d2a6:	2301      	movs	r3, #1
 800d2a8:	e012      	b.n	800d2d0 <MX_I2C1_Init+0x70>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800d2aa:	2100      	movs	r1, #0
 800d2ac:	4809      	ldr	r0, [pc, #36]	; (800d2d4 <MX_I2C1_Init+0x74>)
 800d2ae:	f7f5 ffa3 	bl	80031f8 <HAL_I2CEx_ConfigAnalogFilter>
 800d2b2:	4603      	mov	r3, r0
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d001      	beq.n	800d2bc <MX_I2C1_Init+0x5c>
  {
    return HAL_ERROR;
 800d2b8:	2301      	movs	r3, #1
 800d2ba:	e009      	b.n	800d2d0 <MX_I2C1_Init+0x70>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800d2bc:	2100      	movs	r1, #0
 800d2be:	4805      	ldr	r0, [pc, #20]	; (800d2d4 <MX_I2C1_Init+0x74>)
 800d2c0:	f7f5 ffe4 	bl	800328c <HAL_I2CEx_ConfigDigitalFilter>
 800d2c4:	4603      	mov	r3, r0
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d001      	beq.n	800d2ce <MX_I2C1_Init+0x6e>
  {
    return HAL_ERROR;
 800d2ca:	2301      	movs	r3, #1
 800d2cc:	e000      	b.n	800d2d0 <MX_I2C1_Init+0x70>
  }

  return HAL_OK;
 800d2ce:	2300      	movs	r3, #0

}
 800d2d0:	4618      	mov	r0, r3
 800d2d2:	bd80      	pop	{r7, pc}
 800d2d4:	20003864 	.word	0x20003864
 800d2d8:	40005400 	.word	0x40005400
 800d2dc:	00200c28 	.word	0x00200c28

0800d2e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800d2e0:	b580      	push	{r7, lr}
 800d2e2:	b082      	sub	sp, #8
 800d2e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800d2e6:	4a0c      	ldr	r2, [pc, #48]	; (800d318 <MX_DMA_Init+0x38>)
 800d2e8:	4b0b      	ldr	r3, [pc, #44]	; (800d318 <MX_DMA_Init+0x38>)
 800d2ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d2ec:	f043 0301 	orr.w	r3, r3, #1
 800d2f0:	6493      	str	r3, [r2, #72]	; 0x48
 800d2f2:	4b09      	ldr	r3, [pc, #36]	; (800d318 <MX_DMA_Init+0x38>)
 800d2f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d2f6:	f003 0301 	and.w	r3, r3, #1
 800d2fa:	607b      	str	r3, [r7, #4]
 800d2fc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 800d2fe:	2200      	movs	r2, #0
 800d300:	2100      	movs	r1, #0
 800d302:	2011      	movs	r0, #17
 800d304:	f7f4 faf5 	bl	80018f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 800d308:	2011      	movs	r0, #17
 800d30a:	f7f4 fb0e 	bl	800192a <HAL_NVIC_EnableIRQ>

}
 800d30e:	bf00      	nop
 800d310:	3708      	adds	r7, #8
 800d312:	46bd      	mov	sp, r7
 800d314:	bd80      	pop	{r7, pc}
 800d316:	bf00      	nop
 800d318:	40021000 	.word	0x40021000

0800d31c <MPU6050_Init_MPU>:


//======================= 6. Initializaiton Function Definitions ========================================

mpu_status_t MPU6050_Init_MPU(uint8_t g_fsr,uint8_t a_fsr, uint8_t dlpf_coeff)
{
 800d31c:	b580      	push	{r7, lr}
 800d31e:	b084      	sub	sp, #16
 800d320:	af00      	add	r7, sp, #0
 800d322:	4603      	mov	r3, r0
 800d324:	71fb      	strb	r3, [r7, #7]
 800d326:	460b      	mov	r3, r1
 800d328:	71bb      	strb	r3, [r7, #6]
 800d32a:	4613      	mov	r3, r2
 800d32c:	717b      	strb	r3, [r7, #5]

	//Initialise Peripherals
	if(MX_I2C1_Init() != HAL_OK) return MPU_PERIPHERAL_INIT_ERROR;
 800d32e:	f7ff ff97 	bl	800d260 <MX_I2C1_Init>
 800d332:	4603      	mov	r3, r0
 800d334:	2b00      	cmp	r3, #0
 800d336:	d001      	beq.n	800d33c <MPU6050_Init_MPU+0x20>
 800d338:	2301      	movs	r3, #1
 800d33a:	e053      	b.n	800d3e4 <MPU6050_Init_MPU+0xc8>
	MX_DMA_Init();
 800d33c:	f7ff ffd0 	bl	800d2e0 <MX_DMA_Init>
	//reset buffers and flags
	mpu_sample_count = 0;
 800d340:	4b2a      	ldr	r3, [pc, #168]	; (800d3ec <MPU6050_Init_MPU+0xd0>)
 800d342:	2200      	movs	r2, #0
 800d344:	801a      	strh	r2, [r3, #0]
	I2C_TX_CPLT = 0;
 800d346:	4b2a      	ldr	r3, [pc, #168]	; (800d3f0 <MPU6050_Init_MPU+0xd4>)
 800d348:	2200      	movs	r2, #0
 800d34a:	701a      	strb	r2, [r3, #0]
	IMU_Log_On = 0;
 800d34c:	4b29      	ldr	r3, [pc, #164]	; (800d3f4 <MPU6050_Init_MPU+0xd8>)
 800d34e:	2200      	movs	r2, #0
 800d350:	701a      	strb	r2, [r3, #0]
	IMU_Log_On = 1;
 800d352:	4b28      	ldr	r3, [pc, #160]	; (800d3f4 <MPU6050_Init_MPU+0xd8>)
 800d354:	2201      	movs	r2, #1
 800d356:	701a      	strb	r2, [r3, #0]
	memset(IMU_Buffer,0,IMU_BUFFER_SIZE);
 800d358:	f44f 72a8 	mov.w	r2, #336	; 0x150
 800d35c:	2100      	movs	r1, #0
 800d35e:	4826      	ldr	r0, [pc, #152]	; (800d3f8 <MPU6050_Init_MPU+0xdc>)
 800d360:	f003 fbb9 	bl	8010ad6 <memset>
	//get ID
	uint8_t whoami = 0;
 800d364:	2300      	movs	r3, #0
 800d366:	73fb      	strb	r3, [r7, #15]
	if(MPU6050_Get_ID(&hi2c1,&whoami) != MPU_OK)
 800d368:	f107 030f 	add.w	r3, r7, #15
 800d36c:	4619      	mov	r1, r3
 800d36e:	4823      	ldr	r0, [pc, #140]	; (800d3fc <MPU6050_Init_MPU+0xe0>)
 800d370:	f000 fa28 	bl	800d7c4 <MPU6050_Get_ID>
 800d374:	4603      	mov	r3, r0
 800d376:	2b11      	cmp	r3, #17
 800d378:	d001      	beq.n	800d37e <MPU6050_Init_MPU+0x62>
	{
		return MPU_I2C_DEVICE_OFFLINE;
 800d37a:	2305      	movs	r3, #5
 800d37c:	e032      	b.n	800d3e4 <MPU6050_Init_MPU+0xc8>
	}

	if(whoami != WHO_AM_I_VALUE)
 800d37e:	7bfb      	ldrb	r3, [r7, #15]
 800d380:	2b68      	cmp	r3, #104	; 0x68
 800d382:	d001      	beq.n	800d388 <MPU6050_Init_MPU+0x6c>
	{
		return MPU_I2C_ID_ERROR;
 800d384:	2307      	movs	r3, #7
 800d386:	e02d      	b.n	800d3e4 <MPU6050_Init_MPU+0xc8>
	}

	//Initialise registers
	MPU6050_reset(&hi2c1);
 800d388:	481c      	ldr	r0, [pc, #112]	; (800d3fc <MPU6050_Init_MPU+0xe0>)
 800d38a:	f000 fb4d 	bl	800da28 <MPU6050_reset>
	HAL_Delay(100);
 800d38e:	2064      	movs	r0, #100	; 0x64
 800d390:	f7f4 f958 	bl	8001644 <HAL_Delay>
	MPU6050_Set_Wake(&hi2c1); //wake up device
 800d394:	4819      	ldr	r0, [pc, #100]	; (800d3fc <MPU6050_Init_MPU+0xe0>)
 800d396:	f000 fb15 	bl	800d9c4 <MPU6050_Set_Wake>
	MPU6050_Set_PLLSrc(&hi2c1, PWR_MGMT_1_CLK_SEL_3); // set clock source to PLL gyro x axis
 800d39a:	2103      	movs	r1, #3
 800d39c:	4817      	ldr	r0, [pc, #92]	; (800d3fc <MPU6050_Init_MPU+0xe0>)
 800d39e:	f000 f98e 	bl	800d6be <MPU6050_Set_PLLSrc>

	//Configure sensor settings
	MPU6050_Set_Acc_FSR(&hi2c1,a_fsr);
 800d3a2:	79bb      	ldrb	r3, [r7, #6]
 800d3a4:	4619      	mov	r1, r3
 800d3a6:	4815      	ldr	r0, [pc, #84]	; (800d3fc <MPU6050_Init_MPU+0xe0>)
 800d3a8:	f000 f8f1 	bl	800d58e <MPU6050_Set_Acc_FSR>
	MPU6050_Set_Gyro_FSR(&hi2c1,g_fsr);
 800d3ac:	79fb      	ldrb	r3, [r7, #7]
 800d3ae:	4619      	mov	r1, r3
 800d3b0:	4812      	ldr	r0, [pc, #72]	; (800d3fc <MPU6050_Init_MPU+0xe0>)
 800d3b2:	f000 f8c8 	bl	800d546 <MPU6050_Set_Gyro_FSR>
	MPU6050_Set_DLPF(&hi2c1,dlpf_coeff);
 800d3b6:	797b      	ldrb	r3, [r7, #5]
 800d3b8:	4619      	mov	r1, r3
 800d3ba:	4810      	ldr	r0, [pc, #64]	; (800d3fc <MPU6050_Init_MPU+0xe0>)
 800d3bc:	f000 f943 	bl	800d646 <MPU6050_Set_DLPF>
	MPU6050_Set_Sample_Rate(&hi2c1);
 800d3c0:	480e      	ldr	r0, [pc, #56]	; (800d3fc <MPU6050_Init_MPU+0xe0>)
 800d3c2:	f000 f905 	bl	800d5d0 <MPU6050_Set_Sample_Rate>

	//configure interrupt pin
	MPU6050_Config_Interrupt_Pin(INT_PIN_CFG_LEVEL_HIGH, INT_PIN_CFG_PIN_PUSH_PULL,INT_PIN_CFG_LATCH_INT_EN);
 800d3c6:	2220      	movs	r2, #32
 800d3c8:	2100      	movs	r1, #0
 800d3ca:	2000      	movs	r0, #0
 800d3cc:	f000 f9b4 	bl	800d738 <MPU6050_Config_Interrupt_Pin>
	MPU6050_Enable_Interrupt(&hi2c1,INT_ENABLE_DATA_RDY_EN);
 800d3d0:	2101      	movs	r1, #1
 800d3d2:	480a      	ldr	r0, [pc, #40]	; (800d3fc <MPU6050_Init_MPU+0xe0>)
 800d3d4:	f000 f846 	bl	800d464 <MPU6050_Enable_Interrupt>
	MPU6050_Get_Interrupt_Status(&hi2c1,DATA_READY,(uint8_t*)0xFF);
 800d3d8:	22ff      	movs	r2, #255	; 0xff
 800d3da:	2102      	movs	r1, #2
 800d3dc:	4807      	ldr	r0, [pc, #28]	; (800d3fc <MPU6050_Init_MPU+0xe0>)
 800d3de:	f000 fa88 	bl	800d8f2 <MPU6050_Get_Interrupt_Status>

	return MPU_OK;
 800d3e2:	2311      	movs	r3, #17
}
 800d3e4:	4618      	mov	r0, r3
 800d3e6:	3710      	adds	r7, #16
 800d3e8:	46bd      	mov	sp, r7
 800d3ea:	bd80      	pop	{r7, pc}
 800d3ec:	20003860 	.word	0x20003860
 800d3f0:	20003a49 	.word	0x20003a49
 800d3f4:	20003a48 	.word	0x20003a48
 800d3f8:	200038b0 	.word	0x200038b0
 800d3fc:	20003864 	.word	0x20003864

0800d400 <MPU6050_Deinit_MPU>:

mpu_status_t MPU6050_Deinit_MPU(void)
{
 800d400:	b580      	push	{r7, lr}
 800d402:	af00      	add	r7, sp, #0
	 MPU6050_Disable_Interrupt(&hi2c1,DATA_READY);
 800d404:	2102      	movs	r1, #2
 800d406:	4814      	ldr	r0, [pc, #80]	; (800d458 <MPU6050_Deinit_MPU+0x58>)
 800d408:	f000 f862 	bl	800d4d0 <MPU6050_Disable_Interrupt>
	 MPU6050_Get_Interrupt_Status(&hi2c1,DATA_READY,(uint8_t*)0xFF);
 800d40c:	22ff      	movs	r2, #255	; 0xff
 800d40e:	2102      	movs	r1, #2
 800d410:	4811      	ldr	r0, [pc, #68]	; (800d458 <MPU6050_Deinit_MPU+0x58>)
 800d412:	f000 fa6e 	bl	800d8f2 <MPU6050_Get_Interrupt_Status>
	//reset Device and place in sleep mode
	MPU6050_Set_PLLSrc(&hi2c1, PWR_MGMT_1_CLK_SEL_0);
 800d416:	21f8      	movs	r1, #248	; 0xf8
 800d418:	480f      	ldr	r0, [pc, #60]	; (800d458 <MPU6050_Deinit_MPU+0x58>)
 800d41a:	f000 f950 	bl	800d6be <MPU6050_Set_PLLSrc>
	MPU6050_reset(&hi2c1);
 800d41e:	480e      	ldr	r0, [pc, #56]	; (800d458 <MPU6050_Deinit_MPU+0x58>)
 800d420:	f000 fb02 	bl	800da28 <MPU6050_reset>
	HAL_Delay(100);
 800d424:	2064      	movs	r0, #100	; 0x64
 800d426:	f7f4 f90d 	bl	8001644 <HAL_Delay>
	//Deinit I2C peripheral
	if(HAL_I2C_DeInit(&hi2c1) != HAL_OK)
 800d42a:	480b      	ldr	r0, [pc, #44]	; (800d458 <MPU6050_Deinit_MPU+0x58>)
 800d42c:	f7f5 f965 	bl	80026fa <HAL_I2C_DeInit>
 800d430:	4603      	mov	r3, r0
 800d432:	2b00      	cmp	r3, #0
 800d434:	d001      	beq.n	800d43a <MPU6050_Deinit_MPU+0x3a>
	{
	  return MPU_CONFIG_ERROR;
 800d436:	2304      	movs	r3, #4
 800d438:	e00b      	b.n	800d452 <MPU6050_Deinit_MPU+0x52>
	}
	if(HAL_DMA_DeInit(&hdma_i2c1_rx) != HAL_OK)
 800d43a:	4808      	ldr	r0, [pc, #32]	; (800d45c <MPU6050_Deinit_MPU+0x5c>)
 800d43c:	f7f4 fb6a 	bl	8001b14 <HAL_DMA_DeInit>
 800d440:	4603      	mov	r3, r0
 800d442:	2b00      	cmp	r3, #0
 800d444:	d001      	beq.n	800d44a <MPU6050_Deinit_MPU+0x4a>
	{
		return MPU_CONFIG_ERROR;
 800d446:	2304      	movs	r3, #4
 800d448:	e003      	b.n	800d452 <MPU6050_Deinit_MPU+0x52>
	}
	mpu_sample_count = 0;
 800d44a:	4b05      	ldr	r3, [pc, #20]	; (800d460 <MPU6050_Deinit_MPU+0x60>)
 800d44c:	2200      	movs	r2, #0
 800d44e:	801a      	strh	r2, [r3, #0]
	//memset(IMU_Buffer,0,IMU_BUFFER_SIZE);
	return MPU_OK;
 800d450:	2311      	movs	r3, #17
}
 800d452:	4618      	mov	r0, r3
 800d454:	bd80      	pop	{r7, pc}
 800d456:	bf00      	nop
 800d458:	20003864 	.word	0x20003864
 800d45c:	20003a00 	.word	0x20003a00
 800d460:	20003860 	.word	0x20003860

0800d464 <MPU6050_Enable_Interrupt>:
 	}
 	return MPU_OK;
 }

mpu_status_t MPU6050_Enable_Interrupt(I2C_HandleTypeDef *hi2c, uint8_t interrupts)
{
 800d464:	b580      	push	{r7, lr}
 800d466:	b088      	sub	sp, #32
 800d468:	af04      	add	r7, sp, #16
 800d46a:	6078      	str	r0, [r7, #4]
 800d46c:	460b      	mov	r3, r1
 800d46e:	70fb      	strb	r3, [r7, #3]
	uint8_t iconfigbyte = 0;
 800d470:	2300      	movs	r3, #0
 800d472:	73fb      	strb	r3, [r7, #15]
	if(HAL_I2C_Mem_Read(hi2c,MPU_Device_Address,INT_ENABLE,1,&iconfigbyte,1,100) != HAL_OK)
 800d474:	2364      	movs	r3, #100	; 0x64
 800d476:	9302      	str	r3, [sp, #8]
 800d478:	2301      	movs	r3, #1
 800d47a:	9301      	str	r3, [sp, #4]
 800d47c:	f107 030f 	add.w	r3, r7, #15
 800d480:	9300      	str	r3, [sp, #0]
 800d482:	2301      	movs	r3, #1
 800d484:	2238      	movs	r2, #56	; 0x38
 800d486:	21d0      	movs	r1, #208	; 0xd0
 800d488:	6878      	ldr	r0, [r7, #4]
 800d48a:	f7f5 fa79 	bl	8002980 <HAL_I2C_Mem_Read>
 800d48e:	4603      	mov	r3, r0
 800d490:	2b00      	cmp	r3, #0
 800d492:	d001      	beq.n	800d498 <MPU6050_Enable_Interrupt+0x34>
	{
		return MPU_I2C_ERROR;
 800d494:	2300      	movs	r3, #0
 800d496:	e017      	b.n	800d4c8 <MPU6050_Enable_Interrupt+0x64>
	}
	//set enable bit
	iconfigbyte |= interrupts;
 800d498:	7bfa      	ldrb	r2, [r7, #15]
 800d49a:	78fb      	ldrb	r3, [r7, #3]
 800d49c:	4313      	orrs	r3, r2
 800d49e:	b2db      	uxtb	r3, r3
 800d4a0:	73fb      	strb	r3, [r7, #15]
	//write to register
	if(HAL_I2C_Mem_Write(hi2c,MPU_Device_Address,INT_ENABLE,1,&iconfigbyte,1,100) != HAL_OK)
 800d4a2:	2364      	movs	r3, #100	; 0x64
 800d4a4:	9302      	str	r3, [sp, #8]
 800d4a6:	2301      	movs	r3, #1
 800d4a8:	9301      	str	r3, [sp, #4]
 800d4aa:	f107 030f 	add.w	r3, r7, #15
 800d4ae:	9300      	str	r3, [sp, #0]
 800d4b0:	2301      	movs	r3, #1
 800d4b2:	2238      	movs	r2, #56	; 0x38
 800d4b4:	21d0      	movs	r1, #208	; 0xd0
 800d4b6:	6878      	ldr	r0, [r7, #4]
 800d4b8:	f7f5 f94e 	bl	8002758 <HAL_I2C_Mem_Write>
 800d4bc:	4603      	mov	r3, r0
 800d4be:	2b00      	cmp	r3, #0
 800d4c0:	d001      	beq.n	800d4c6 <MPU6050_Enable_Interrupt+0x62>
	{
		return MPU_I2C_ERROR;
 800d4c2:	2300      	movs	r3, #0
 800d4c4:	e000      	b.n	800d4c8 <MPU6050_Enable_Interrupt+0x64>
	}
	return MPU_OK;
 800d4c6:	2311      	movs	r3, #17
}
 800d4c8:	4618      	mov	r0, r3
 800d4ca:	3710      	adds	r7, #16
 800d4cc:	46bd      	mov	sp, r7
 800d4ce:	bd80      	pop	{r7, pc}

0800d4d0 <MPU6050_Disable_Interrupt>:

mpu_status_t MPU6050_Disable_Interrupt(I2C_HandleTypeDef *hi2c, uint8_t interrupts)
{
 800d4d0:	b580      	push	{r7, lr}
 800d4d2:	b088      	sub	sp, #32
 800d4d4:	af04      	add	r7, sp, #16
 800d4d6:	6078      	str	r0, [r7, #4]
 800d4d8:	460b      	mov	r3, r1
 800d4da:	70fb      	strb	r3, [r7, #3]
	uint8_t iconfigbyte = 0;
 800d4dc:	2300      	movs	r3, #0
 800d4de:	73fb      	strb	r3, [r7, #15]
	if(HAL_I2C_Mem_Read(hi2c,MPU_Device_Address,INT_ENABLE,1,&iconfigbyte,1,100) != HAL_OK)
 800d4e0:	2364      	movs	r3, #100	; 0x64
 800d4e2:	9302      	str	r3, [sp, #8]
 800d4e4:	2301      	movs	r3, #1
 800d4e6:	9301      	str	r3, [sp, #4]
 800d4e8:	f107 030f 	add.w	r3, r7, #15
 800d4ec:	9300      	str	r3, [sp, #0]
 800d4ee:	2301      	movs	r3, #1
 800d4f0:	2238      	movs	r2, #56	; 0x38
 800d4f2:	21d0      	movs	r1, #208	; 0xd0
 800d4f4:	6878      	ldr	r0, [r7, #4]
 800d4f6:	f7f5 fa43 	bl	8002980 <HAL_I2C_Mem_Read>
 800d4fa:	4603      	mov	r3, r0
 800d4fc:	2b00      	cmp	r3, #0
 800d4fe:	d001      	beq.n	800d504 <MPU6050_Disable_Interrupt+0x34>
	{
		return MPU_I2C_ERROR;
 800d500:	2300      	movs	r3, #0
 800d502:	e01c      	b.n	800d53e <MPU6050_Disable_Interrupt+0x6e>
	}
	//set enable bit
	iconfigbyte &= ~interrupts;
 800d504:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d508:	43db      	mvns	r3, r3
 800d50a:	b25a      	sxtb	r2, r3
 800d50c:	7bfb      	ldrb	r3, [r7, #15]
 800d50e:	b25b      	sxtb	r3, r3
 800d510:	4013      	ands	r3, r2
 800d512:	b25b      	sxtb	r3, r3
 800d514:	b2db      	uxtb	r3, r3
 800d516:	73fb      	strb	r3, [r7, #15]
	//write to register
	if(HAL_I2C_Mem_Write(hi2c,MPU_Device_Address,INT_ENABLE,1,&iconfigbyte,1,100) != HAL_OK)
 800d518:	2364      	movs	r3, #100	; 0x64
 800d51a:	9302      	str	r3, [sp, #8]
 800d51c:	2301      	movs	r3, #1
 800d51e:	9301      	str	r3, [sp, #4]
 800d520:	f107 030f 	add.w	r3, r7, #15
 800d524:	9300      	str	r3, [sp, #0]
 800d526:	2301      	movs	r3, #1
 800d528:	2238      	movs	r2, #56	; 0x38
 800d52a:	21d0      	movs	r1, #208	; 0xd0
 800d52c:	6878      	ldr	r0, [r7, #4]
 800d52e:	f7f5 f913 	bl	8002758 <HAL_I2C_Mem_Write>
 800d532:	4603      	mov	r3, r0
 800d534:	2b00      	cmp	r3, #0
 800d536:	d001      	beq.n	800d53c <MPU6050_Disable_Interrupt+0x6c>
	{
		return MPU_I2C_ERROR;
 800d538:	2300      	movs	r3, #0
 800d53a:	e000      	b.n	800d53e <MPU6050_Disable_Interrupt+0x6e>
	}
	return MPU_OK;
 800d53c:	2311      	movs	r3, #17
}
 800d53e:	4618      	mov	r0, r3
 800d540:	3710      	adds	r7, #16
 800d542:	46bd      	mov	sp, r7
 800d544:	bd80      	pop	{r7, pc}

0800d546 <MPU6050_Set_Gyro_FSR>:

//======================= 7. Sensor Configuration Function Definitions ==================================

mpu_status_t MPU6050_Set_Gyro_FSR(I2C_HandleTypeDef *hi2c,uint8_t FSR)
{
 800d546:	b580      	push	{r7, lr}
 800d548:	b088      	sub	sp, #32
 800d54a:	af04      	add	r7, sp, #16
 800d54c:	6078      	str	r0, [r7, #4]
 800d54e:	460b      	mov	r3, r1
 800d550:	70fb      	strb	r3, [r7, #3]
	  uint8_t byte =0;
 800d552:	2300      	movs	r3, #0
 800d554:	73fb      	strb	r3, [r7, #15]
	  byte |= FSR;
 800d556:	7bfa      	ldrb	r2, [r7, #15]
 800d558:	78fb      	ldrb	r3, [r7, #3]
 800d55a:	4313      	orrs	r3, r2
 800d55c:	b2db      	uxtb	r3, r3
 800d55e:	73fb      	strb	r3, [r7, #15]
	if(HAL_I2C_Mem_Write(hi2c,MPU_Device_Address,GYRO_CONFIG,1,&byte,1,100)!= HAL_OK)
 800d560:	2364      	movs	r3, #100	; 0x64
 800d562:	9302      	str	r3, [sp, #8]
 800d564:	2301      	movs	r3, #1
 800d566:	9301      	str	r3, [sp, #4]
 800d568:	f107 030f 	add.w	r3, r7, #15
 800d56c:	9300      	str	r3, [sp, #0]
 800d56e:	2301      	movs	r3, #1
 800d570:	221b      	movs	r2, #27
 800d572:	21d0      	movs	r1, #208	; 0xd0
 800d574:	6878      	ldr	r0, [r7, #4]
 800d576:	f7f5 f8ef 	bl	8002758 <HAL_I2C_Mem_Write>
 800d57a:	4603      	mov	r3, r0
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	d001      	beq.n	800d584 <MPU6050_Set_Gyro_FSR+0x3e>
	{
		return MPU_I2C_ERROR;
 800d580:	2300      	movs	r3, #0
 800d582:	e000      	b.n	800d586 <MPU6050_Set_Gyro_FSR+0x40>
	}
	 return MPU_OK;
 800d584:	2311      	movs	r3, #17
}
 800d586:	4618      	mov	r0, r3
 800d588:	3710      	adds	r7, #16
 800d58a:	46bd      	mov	sp, r7
 800d58c:	bd80      	pop	{r7, pc}

0800d58e <MPU6050_Set_Acc_FSR>:

mpu_status_t MPU6050_Set_Acc_FSR(I2C_HandleTypeDef *hi2c,uint8_t FSR)
{
 800d58e:	b580      	push	{r7, lr}
 800d590:	b088      	sub	sp, #32
 800d592:	af04      	add	r7, sp, #16
 800d594:	6078      	str	r0, [r7, #4]
 800d596:	460b      	mov	r3, r1
 800d598:	70fb      	strb	r3, [r7, #3]
	uint8_t byte = 0;
 800d59a:	2300      	movs	r3, #0
 800d59c:	73fb      	strb	r3, [r7, #15]
	byte = FSR ;
 800d59e:	78fb      	ldrb	r3, [r7, #3]
 800d5a0:	73fb      	strb	r3, [r7, #15]
	if(HAL_I2C_Mem_Write(hi2c,MPU_Device_Address,ACCELEROMETER_CONFIG,1,&byte,1,100)!= HAL_OK)
 800d5a2:	2364      	movs	r3, #100	; 0x64
 800d5a4:	9302      	str	r3, [sp, #8]
 800d5a6:	2301      	movs	r3, #1
 800d5a8:	9301      	str	r3, [sp, #4]
 800d5aa:	f107 030f 	add.w	r3, r7, #15
 800d5ae:	9300      	str	r3, [sp, #0]
 800d5b0:	2301      	movs	r3, #1
 800d5b2:	221c      	movs	r2, #28
 800d5b4:	21d0      	movs	r1, #208	; 0xd0
 800d5b6:	6878      	ldr	r0, [r7, #4]
 800d5b8:	f7f5 f8ce 	bl	8002758 <HAL_I2C_Mem_Write>
 800d5bc:	4603      	mov	r3, r0
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d001      	beq.n	800d5c6 <MPU6050_Set_Acc_FSR+0x38>
	{
		return MPU_I2C_ERROR;
 800d5c2:	2300      	movs	r3, #0
 800d5c4:	e000      	b.n	800d5c8 <MPU6050_Set_Acc_FSR+0x3a>
	}
	 return MPU_OK;
 800d5c6:	2311      	movs	r3, #17
}
 800d5c8:	4618      	mov	r0, r3
 800d5ca:	3710      	adds	r7, #16
 800d5cc:	46bd      	mov	sp, r7
 800d5ce:	bd80      	pop	{r7, pc}

0800d5d0 <MPU6050_Set_Sample_Rate>:

mpu_status_t MPU6050_Set_Sample_Rate(I2C_HandleTypeDef *hi2c)
{
 800d5d0:	b580      	push	{r7, lr}
 800d5d2:	b088      	sub	sp, #32
 800d5d4:	af04      	add	r7, sp, #16
 800d5d6:	6078      	str	r0, [r7, #4]
	//check if DLPF is enabled
	uint8_t configbyte = 0;
 800d5d8:	2300      	movs	r3, #0
 800d5da:	73fb      	strb	r3, [r7, #15]
	uint8_t smplrtdiv= 0;
 800d5dc:	2300      	movs	r3, #0
 800d5de:	73bb      	strb	r3, [r7, #14]
	if(HAL_I2C_Mem_Read(hi2c,MPU_Device_Address,CONFIG,1,&configbyte,1,100) != HAL_OK)
 800d5e0:	2364      	movs	r3, #100	; 0x64
 800d5e2:	9302      	str	r3, [sp, #8]
 800d5e4:	2301      	movs	r3, #1
 800d5e6:	9301      	str	r3, [sp, #4]
 800d5e8:	f107 030f 	add.w	r3, r7, #15
 800d5ec:	9300      	str	r3, [sp, #0]
 800d5ee:	2301      	movs	r3, #1
 800d5f0:	221a      	movs	r2, #26
 800d5f2:	21d0      	movs	r1, #208	; 0xd0
 800d5f4:	6878      	ldr	r0, [r7, #4]
 800d5f6:	f7f5 f9c3 	bl	8002980 <HAL_I2C_Mem_Read>
 800d5fa:	4603      	mov	r3, r0
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d001      	beq.n	800d604 <MPU6050_Set_Sample_Rate+0x34>
	{
		return MPU_I2C_ERROR;
 800d600:	2300      	movs	r3, #0
 800d602:	e01c      	b.n	800d63e <MPU6050_Set_Sample_Rate+0x6e>
	}
	//digital low pass value is last 3 bits of CONFIG register
	if((configbyte &0b111) > 0)
 800d604:	7bfb      	ldrb	r3, [r7, #15]
 800d606:	f003 0307 	and.w	r3, r3, #7
 800d60a:	2b00      	cmp	r3, #0
 800d60c:	dd02      	ble.n	800d614 <MPU6050_Set_Sample_Rate+0x44>
	{
		smplrtdiv= (uint8_t)(GYRO_OUTPUT_RATE_DLPF_EN/SAMPLE_RATE - 1);
 800d60e:	23c7      	movs	r3, #199	; 0xc7
 800d610:	73bb      	strb	r3, [r7, #14]
 800d612:	e001      	b.n	800d618 <MPU6050_Set_Sample_Rate+0x48>
	}else
	{
		smplrtdiv = (uint8_t)(GYRO_OUTPUT_RATE_DLPF_DIS/SAMPLE_RATE -1);
 800d614:	233f      	movs	r3, #63	; 0x3f
 800d616:	73bb      	strb	r3, [r7, #14]
	}

	if(HAL_I2C_Mem_Write(hi2c,MPU_Device_Address,SMPLRT_DIV,1,&smplrtdiv,1,100) != HAL_OK)
 800d618:	2364      	movs	r3, #100	; 0x64
 800d61a:	9302      	str	r3, [sp, #8]
 800d61c:	2301      	movs	r3, #1
 800d61e:	9301      	str	r3, [sp, #4]
 800d620:	f107 030e 	add.w	r3, r7, #14
 800d624:	9300      	str	r3, [sp, #0]
 800d626:	2301      	movs	r3, #1
 800d628:	2219      	movs	r2, #25
 800d62a:	21d0      	movs	r1, #208	; 0xd0
 800d62c:	6878      	ldr	r0, [r7, #4]
 800d62e:	f7f5 f893 	bl	8002758 <HAL_I2C_Mem_Write>
 800d632:	4603      	mov	r3, r0
 800d634:	2b00      	cmp	r3, #0
 800d636:	d001      	beq.n	800d63c <MPU6050_Set_Sample_Rate+0x6c>
	{
		return MPU_I2C_ERROR;
 800d638:	2300      	movs	r3, #0
 800d63a:	e000      	b.n	800d63e <MPU6050_Set_Sample_Rate+0x6e>
	}
	return HAL_OK;
 800d63c:	2300      	movs	r3, #0
}
 800d63e:	4618      	mov	r0, r3
 800d640:	3710      	adds	r7, #16
 800d642:	46bd      	mov	sp, r7
 800d644:	bd80      	pop	{r7, pc}

0800d646 <MPU6050_Set_DLPF>:
	}
	return MPU_OK;
}

mpu_status_t MPU6050_Set_DLPF(I2C_HandleTypeDef *hi2c, uint8_t DLPF)
{
 800d646:	b580      	push	{r7, lr}
 800d648:	b088      	sub	sp, #32
 800d64a:	af04      	add	r7, sp, #16
 800d64c:	6078      	str	r0, [r7, #4]
 800d64e:	460b      	mov	r3, r1
 800d650:	70fb      	strb	r3, [r7, #3]
	//mask unwanted bits
	uint8_t configbyte = 0;
 800d652:	2300      	movs	r3, #0
 800d654:	73fb      	strb	r3, [r7, #15]
	if(HAL_I2C_Mem_Read(hi2c,MPU_Device_Address,CONFIG,1,&configbyte,1,100) != HAL_OK)
 800d656:	2364      	movs	r3, #100	; 0x64
 800d658:	9302      	str	r3, [sp, #8]
 800d65a:	2301      	movs	r3, #1
 800d65c:	9301      	str	r3, [sp, #4]
 800d65e:	f107 030f 	add.w	r3, r7, #15
 800d662:	9300      	str	r3, [sp, #0]
 800d664:	2301      	movs	r3, #1
 800d666:	221a      	movs	r2, #26
 800d668:	21d0      	movs	r1, #208	; 0xd0
 800d66a:	6878      	ldr	r0, [r7, #4]
 800d66c:	f7f5 f988 	bl	8002980 <HAL_I2C_Mem_Read>
 800d670:	4603      	mov	r3, r0
 800d672:	2b00      	cmp	r3, #0
 800d674:	d001      	beq.n	800d67a <MPU6050_Set_DLPF+0x34>
	{
		return MPU_I2C_ERROR;
 800d676:	2300      	movs	r3, #0
 800d678:	e01d      	b.n	800d6b6 <MPU6050_Set_DLPF+0x70>
	}
	configbyte |= (DLPF &0b111);
 800d67a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d67e:	f003 0307 	and.w	r3, r3, #7
 800d682:	b25a      	sxtb	r2, r3
 800d684:	7bfb      	ldrb	r3, [r7, #15]
 800d686:	b25b      	sxtb	r3, r3
 800d688:	4313      	orrs	r3, r2
 800d68a:	b25b      	sxtb	r3, r3
 800d68c:	b2db      	uxtb	r3, r3
 800d68e:	73fb      	strb	r3, [r7, #15]
	if(HAL_I2C_Mem_Write(hi2c,MPU_Device_Address,CONFIG,1,&configbyte,1,100) != HAL_OK)
 800d690:	2364      	movs	r3, #100	; 0x64
 800d692:	9302      	str	r3, [sp, #8]
 800d694:	2301      	movs	r3, #1
 800d696:	9301      	str	r3, [sp, #4]
 800d698:	f107 030f 	add.w	r3, r7, #15
 800d69c:	9300      	str	r3, [sp, #0]
 800d69e:	2301      	movs	r3, #1
 800d6a0:	221a      	movs	r2, #26
 800d6a2:	21d0      	movs	r1, #208	; 0xd0
 800d6a4:	6878      	ldr	r0, [r7, #4]
 800d6a6:	f7f5 f857 	bl	8002758 <HAL_I2C_Mem_Write>
 800d6aa:	4603      	mov	r3, r0
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	d001      	beq.n	800d6b4 <MPU6050_Set_DLPF+0x6e>
	{
		return MPU_I2C_ERROR;
 800d6b0:	2300      	movs	r3, #0
 800d6b2:	e000      	b.n	800d6b6 <MPU6050_Set_DLPF+0x70>
	}
	return MPU_OK;
 800d6b4:	2311      	movs	r3, #17
}
 800d6b6:	4618      	mov	r0, r3
 800d6b8:	3710      	adds	r7, #16
 800d6ba:	46bd      	mov	sp, r7
 800d6bc:	bd80      	pop	{r7, pc}

0800d6be <MPU6050_Set_PLLSrc>:

mpu_status_t MPU6050_Set_PLLSrc(I2C_HandleTypeDef *hi2c, uint8_t PLL)
{
 800d6be:	b580      	push	{r7, lr}
 800d6c0:	b088      	sub	sp, #32
 800d6c2:	af04      	add	r7, sp, #16
 800d6c4:	6078      	str	r0, [r7, #4]
 800d6c6:	460b      	mov	r3, r1
 800d6c8:	70fb      	strb	r3, [r7, #3]
	//get PWR_MGMT_1 reg data
	uint8_t pwrmgmtbyte = 0;
 800d6ca:	2300      	movs	r3, #0
 800d6cc:	73fb      	strb	r3, [r7, #15]
	if(HAL_I2C_Mem_Read(hi2c,MPU_Device_Address,PWR_MGMT_1,1,&pwrmgmtbyte,1,100) != HAL_OK)
 800d6ce:	2364      	movs	r3, #100	; 0x64
 800d6d0:	9302      	str	r3, [sp, #8]
 800d6d2:	2301      	movs	r3, #1
 800d6d4:	9301      	str	r3, [sp, #4]
 800d6d6:	f107 030f 	add.w	r3, r7, #15
 800d6da:	9300      	str	r3, [sp, #0]
 800d6dc:	2301      	movs	r3, #1
 800d6de:	226b      	movs	r2, #107	; 0x6b
 800d6e0:	21d0      	movs	r1, #208	; 0xd0
 800d6e2:	6878      	ldr	r0, [r7, #4]
 800d6e4:	f7f5 f94c 	bl	8002980 <HAL_I2C_Mem_Read>
 800d6e8:	4603      	mov	r3, r0
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d001      	beq.n	800d6f2 <MPU6050_Set_PLLSrc+0x34>
	{
		return MPU_I2C_ERROR;
 800d6ee:	2300      	movs	r3, #0
 800d6f0:	e01d      	b.n	800d72e <MPU6050_Set_PLLSrc+0x70>
	}
	//configure PLL source
	pwrmgmtbyte = (pwrmgmtbyte &0b11111000)| PLL;
 800d6f2:	7bfb      	ldrb	r3, [r7, #15]
 800d6f4:	b25b      	sxtb	r3, r3
 800d6f6:	f023 0307 	bic.w	r3, r3, #7
 800d6fa:	b25a      	sxtb	r2, r3
 800d6fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d700:	4313      	orrs	r3, r2
 800d702:	b25b      	sxtb	r3, r3
 800d704:	b2db      	uxtb	r3, r3
 800d706:	73fb      	strb	r3, [r7, #15]

	//write byte to register
	if(HAL_I2C_Mem_Write(hi2c,MPU_Device_Address,PWR_MGMT_1,1,&pwrmgmtbyte,1,100) != HAL_OK)
 800d708:	2364      	movs	r3, #100	; 0x64
 800d70a:	9302      	str	r3, [sp, #8]
 800d70c:	2301      	movs	r3, #1
 800d70e:	9301      	str	r3, [sp, #4]
 800d710:	f107 030f 	add.w	r3, r7, #15
 800d714:	9300      	str	r3, [sp, #0]
 800d716:	2301      	movs	r3, #1
 800d718:	226b      	movs	r2, #107	; 0x6b
 800d71a:	21d0      	movs	r1, #208	; 0xd0
 800d71c:	6878      	ldr	r0, [r7, #4]
 800d71e:	f7f5 f81b 	bl	8002758 <HAL_I2C_Mem_Write>
 800d722:	4603      	mov	r3, r0
 800d724:	2b00      	cmp	r3, #0
 800d726:	d001      	beq.n	800d72c <MPU6050_Set_PLLSrc+0x6e>
	{
		return MPU_I2C_ERROR;
 800d728:	2300      	movs	r3, #0
 800d72a:	e000      	b.n	800d72e <MPU6050_Set_PLLSrc+0x70>
	}
	return MPU_OK;
 800d72c:	2311      	movs	r3, #17
}
 800d72e:	4618      	mov	r0, r3
 800d730:	3710      	adds	r7, #16
 800d732:	46bd      	mov	sp, r7
 800d734:	bd80      	pop	{r7, pc}
	...

0800d738 <MPU6050_Config_Interrupt_Pin>:

mpu_status_t MPU6050_Config_Interrupt_Pin( uint8_t level,uint8_t open,  uint8_t latch)
{
 800d738:	b580      	push	{r7, lr}
 800d73a:	b088      	sub	sp, #32
 800d73c:	af04      	add	r7, sp, #16
 800d73e:	4603      	mov	r3, r0
 800d740:	71fb      	strb	r3, [r7, #7]
 800d742:	460b      	mov	r3, r1
 800d744:	71bb      	strb	r3, [r7, #6]
 800d746:	4613      	mov	r3, r2
 800d748:	717b      	strb	r3, [r7, #5]
	//get configbyte
	uint8_t byte = 0;
 800d74a:	2300      	movs	r3, #0
 800d74c:	73fb      	strb	r3, [r7, #15]
	if(HAL_I2C_Mem_Read(&hi2c1,MPU_Device_Address,INT_PIN_CFG,1,&byte,1,100) != HAL_OK)
 800d74e:	2364      	movs	r3, #100	; 0x64
 800d750:	9302      	str	r3, [sp, #8]
 800d752:	2301      	movs	r3, #1
 800d754:	9301      	str	r3, [sp, #4]
 800d756:	f107 030f 	add.w	r3, r7, #15
 800d75a:	9300      	str	r3, [sp, #0]
 800d75c:	2301      	movs	r3, #1
 800d75e:	2237      	movs	r2, #55	; 0x37
 800d760:	21d0      	movs	r1, #208	; 0xd0
 800d762:	4817      	ldr	r0, [pc, #92]	; (800d7c0 <MPU6050_Config_Interrupt_Pin+0x88>)
 800d764:	f7f5 f90c 	bl	8002980 <HAL_I2C_Mem_Read>
 800d768:	4603      	mov	r3, r0
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	d001      	beq.n	800d772 <MPU6050_Config_Interrupt_Pin+0x3a>
	{
		return MPU_I2C_ERROR;
 800d76e:	2300      	movs	r3, #0
 800d770:	e022      	b.n	800d7b8 <MPU6050_Config_Interrupt_Pin+0x80>
	}
	//clear config params
	byte &= 0x1F;
 800d772:	7bfb      	ldrb	r3, [r7, #15]
 800d774:	f003 031f 	and.w	r3, r3, #31
 800d778:	b2db      	uxtb	r3, r3
 800d77a:	73fb      	strb	r3, [r7, #15]
	byte |= (open | level | latch);
 800d77c:	79ba      	ldrb	r2, [r7, #6]
 800d77e:	79fb      	ldrb	r3, [r7, #7]
 800d780:	4313      	orrs	r3, r2
 800d782:	b2da      	uxtb	r2, r3
 800d784:	797b      	ldrb	r3, [r7, #5]
 800d786:	4313      	orrs	r3, r2
 800d788:	b2da      	uxtb	r2, r3
 800d78a:	7bfb      	ldrb	r3, [r7, #15]
 800d78c:	4313      	orrs	r3, r2
 800d78e:	b2db      	uxtb	r3, r3
 800d790:	73fb      	strb	r3, [r7, #15]

	if(HAL_I2C_Mem_Write(&hi2c1,MPU_Device_Address,INT_PIN_CFG,1,&byte,1,100)!= HAL_OK)
 800d792:	2364      	movs	r3, #100	; 0x64
 800d794:	9302      	str	r3, [sp, #8]
 800d796:	2301      	movs	r3, #1
 800d798:	9301      	str	r3, [sp, #4]
 800d79a:	f107 030f 	add.w	r3, r7, #15
 800d79e:	9300      	str	r3, [sp, #0]
 800d7a0:	2301      	movs	r3, #1
 800d7a2:	2237      	movs	r2, #55	; 0x37
 800d7a4:	21d0      	movs	r1, #208	; 0xd0
 800d7a6:	4806      	ldr	r0, [pc, #24]	; (800d7c0 <MPU6050_Config_Interrupt_Pin+0x88>)
 800d7a8:	f7f4 ffd6 	bl	8002758 <HAL_I2C_Mem_Write>
 800d7ac:	4603      	mov	r3, r0
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d001      	beq.n	800d7b6 <MPU6050_Config_Interrupt_Pin+0x7e>
	{
		return MPU_I2C_ERROR;
 800d7b2:	2300      	movs	r3, #0
 800d7b4:	e000      	b.n	800d7b8 <MPU6050_Config_Interrupt_Pin+0x80>
	}
	return MPU_OK;
 800d7b6:	2311      	movs	r3, #17
}
 800d7b8:	4618      	mov	r0, r3
 800d7ba:	3710      	adds	r7, #16
 800d7bc:	46bd      	mov	sp, r7
 800d7be:	bd80      	pop	{r7, pc}
 800d7c0:	20003864 	.word	0x20003864

0800d7c4 <MPU6050_Get_ID>:
}

//======================= 8. Sensor Read Functions Definitions =============================================

 mpu_status_t MPU6050_Get_ID(I2C_HandleTypeDef *hi2c,uint8_t* ID)
 {
 800d7c4:	b580      	push	{r7, lr}
 800d7c6:	b088      	sub	sp, #32
 800d7c8:	af04      	add	r7, sp, #16
 800d7ca:	6078      	str	r0, [r7, #4]
 800d7cc:	6039      	str	r1, [r7, #0]
	  uint8_t whoami = 0;
 800d7ce:	2300      	movs	r3, #0
 800d7d0:	73bb      	strb	r3, [r7, #14]
	  //check if device is I2C ready
	  if(HAL_I2C_IsDeviceReady(hi2c,MPU_Device_Address,10,100)== HAL_OK)
 800d7d2:	2364      	movs	r3, #100	; 0x64
 800d7d4:	220a      	movs	r2, #10
 800d7d6:	21d0      	movs	r1, #208	; 0xd0
 800d7d8:	6878      	ldr	r0, [r7, #4]
 800d7da:	f7f5 f9eb 	bl	8002bb4 <HAL_I2C_IsDeviceReady>
 800d7de:	4603      	mov	r3, r0
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	d11d      	bne.n	800d820 <MPU6050_Get_ID+0x5c>
	  {
		  	  //read 1 byte of WHO_AM_I register into variable
			  HAL_StatusTypeDef flag = HAL_I2C_Mem_Read(&hi2c1,MPU_Device_Address,WHO_AM_I,1,&whoami,1,100);
 800d7e4:	2364      	movs	r3, #100	; 0x64
 800d7e6:	9302      	str	r3, [sp, #8]
 800d7e8:	2301      	movs	r3, #1
 800d7ea:	9301      	str	r3, [sp, #4]
 800d7ec:	f107 030e 	add.w	r3, r7, #14
 800d7f0:	9300      	str	r3, [sp, #0]
 800d7f2:	2301      	movs	r3, #1
 800d7f4:	2275      	movs	r2, #117	; 0x75
 800d7f6:	21d0      	movs	r1, #208	; 0xd0
 800d7f8:	480c      	ldr	r0, [pc, #48]	; (800d82c <MPU6050_Get_ID+0x68>)
 800d7fa:	f7f5 f8c1 	bl	8002980 <HAL_I2C_Mem_Read>
 800d7fe:	4603      	mov	r3, r0
 800d800:	73fb      	strb	r3, [r7, #15]
			  //verify read was successful
			  if(flag != HAL_OK)
 800d802:	7bfb      	ldrb	r3, [r7, #15]
 800d804:	2b00      	cmp	r3, #0
 800d806:	d006      	beq.n	800d816 <MPU6050_Get_ID+0x52>
			  {
				 if(flag == HAL_BUSY)
 800d808:	7bfb      	ldrb	r3, [r7, #15]
 800d80a:	2b02      	cmp	r3, #2
 800d80c:	d101      	bne.n	800d812 <MPU6050_Get_ID+0x4e>
				 {
					 return MPU_I2C_DEVICE_BUSY;
 800d80e:	2302      	movs	r3, #2
 800d810:	e007      	b.n	800d822 <MPU6050_Get_ID+0x5e>
				 }

				 return MPU_I2C_ERROR;
 800d812:	2300      	movs	r3, #0
 800d814:	e005      	b.n	800d822 <MPU6050_Get_ID+0x5e>
			  }
			  *ID = whoami;
 800d816:	7bba      	ldrb	r2, [r7, #14]
 800d818:	683b      	ldr	r3, [r7, #0]
 800d81a:	701a      	strb	r2, [r3, #0]
	  else
	  {
		  //unable to connect to device
		  return MPU_I2C_DEVICE_OFFLINE;
	  }
	  return MPU_OK;
 800d81c:	2311      	movs	r3, #17
 800d81e:	e000      	b.n	800d822 <MPU6050_Get_ID+0x5e>
		  return MPU_I2C_DEVICE_OFFLINE;
 800d820:	2305      	movs	r3, #5
 }
 800d822:	4618      	mov	r0, r3
 800d824:	3710      	adds	r7, #16
 800d826:	46bd      	mov	sp, r7
 800d828:	bd80      	pop	{r7, pc}
 800d82a:	bf00      	nop
 800d82c:	20003864 	.word	0x20003864

0800d830 <MPU6050_Get_SelfTestResponse_Values>:
	 }
	 return MPU_OK;
 }

mpu_status_t MPU6050_Get_SelfTestResponse_Values(I2C_HandleTypeDef *hi2c,MPU_SelfTest_t *mpu)
 {
 800d830:	b580      	push	{r7, lr}
 800d832:	b088      	sub	sp, #32
 800d834:	af04      	add	r7, sp, #16
 800d836:	6078      	str	r0, [r7, #4]
 800d838:	6039      	str	r1, [r7, #0]
	 uint8_t temp[4]={0};
 800d83a:	2300      	movs	r3, #0
 800d83c:	60fb      	str	r3, [r7, #12]
	 if(HAL_I2C_Mem_Read(hi2c,MPU_Device_Address,SELF_TEST_X,1,temp,4,100)!= HAL_OK)
 800d83e:	2364      	movs	r3, #100	; 0x64
 800d840:	9302      	str	r3, [sp, #8]
 800d842:	2304      	movs	r3, #4
 800d844:	9301      	str	r3, [sp, #4]
 800d846:	f107 030c 	add.w	r3, r7, #12
 800d84a:	9300      	str	r3, [sp, #0]
 800d84c:	2301      	movs	r3, #1
 800d84e:	220d      	movs	r2, #13
 800d850:	21d0      	movs	r1, #208	; 0xd0
 800d852:	6878      	ldr	r0, [r7, #4]
 800d854:	f7f5 f894 	bl	8002980 <HAL_I2C_Mem_Read>
 800d858:	4603      	mov	r3, r0
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	d001      	beq.n	800d862 <MPU6050_Get_SelfTestResponse_Values+0x32>
	 {
		 return MPU_I2C_ERROR;
 800d85e:	2300      	movs	r3, #0
 800d860:	e043      	b.n	800d8ea <MPU6050_Get_SelfTestResponse_Values+0xba>
	 }
	 mpu->A_x = (temp[0]&0b1110000)>>2 | ((temp[3]&0b00110000)>>4);
 800d862:	7b3b      	ldrb	r3, [r7, #12]
 800d864:	109b      	asrs	r3, r3, #2
 800d866:	b25b      	sxtb	r3, r3
 800d868:	f003 031c 	and.w	r3, r3, #28
 800d86c:	b25a      	sxtb	r2, r3
 800d86e:	7bfb      	ldrb	r3, [r7, #15]
 800d870:	111b      	asrs	r3, r3, #4
 800d872:	b25b      	sxtb	r3, r3
 800d874:	f003 0303 	and.w	r3, r3, #3
 800d878:	b25b      	sxtb	r3, r3
 800d87a:	4313      	orrs	r3, r2
 800d87c:	b25b      	sxtb	r3, r3
 800d87e:	b2da      	uxtb	r2, r3
 800d880:	683b      	ldr	r3, [r7, #0]
 800d882:	701a      	strb	r2, [r3, #0]
	 mpu->G_x =  temp[0]&0b0001111;
 800d884:	7b3b      	ldrb	r3, [r7, #12]
 800d886:	f003 030f 	and.w	r3, r3, #15
 800d88a:	b2da      	uxtb	r2, r3
 800d88c:	683b      	ldr	r3, [r7, #0]
 800d88e:	70da      	strb	r2, [r3, #3]
	 mpu->A_y = (temp[1]&0b1110000)>>2 | ((temp[3]&0b00001100)>>2);
 800d890:	7b7b      	ldrb	r3, [r7, #13]
 800d892:	109b      	asrs	r3, r3, #2
 800d894:	b25b      	sxtb	r3, r3
 800d896:	f003 031c 	and.w	r3, r3, #28
 800d89a:	b25a      	sxtb	r2, r3
 800d89c:	7bfb      	ldrb	r3, [r7, #15]
 800d89e:	109b      	asrs	r3, r3, #2
 800d8a0:	b25b      	sxtb	r3, r3
 800d8a2:	f003 0303 	and.w	r3, r3, #3
 800d8a6:	b25b      	sxtb	r3, r3
 800d8a8:	4313      	orrs	r3, r2
 800d8aa:	b25b      	sxtb	r3, r3
 800d8ac:	b2da      	uxtb	r2, r3
 800d8ae:	683b      	ldr	r3, [r7, #0]
 800d8b0:	705a      	strb	r2, [r3, #1]
	 mpu->G_y =  temp[1]&0b0001111;
 800d8b2:	7b7b      	ldrb	r3, [r7, #13]
 800d8b4:	f003 030f 	and.w	r3, r3, #15
 800d8b8:	b2da      	uxtb	r2, r3
 800d8ba:	683b      	ldr	r3, [r7, #0]
 800d8bc:	711a      	strb	r2, [r3, #4]
	 mpu->A_z = (temp[2]&0b1110000) |	(temp[3]&0b11);
 800d8be:	7bbb      	ldrb	r3, [r7, #14]
 800d8c0:	b25b      	sxtb	r3, r3
 800d8c2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800d8c6:	b25a      	sxtb	r2, r3
 800d8c8:	7bfb      	ldrb	r3, [r7, #15]
 800d8ca:	b25b      	sxtb	r3, r3
 800d8cc:	f003 0303 	and.w	r3, r3, #3
 800d8d0:	b25b      	sxtb	r3, r3
 800d8d2:	4313      	orrs	r3, r2
 800d8d4:	b25b      	sxtb	r3, r3
 800d8d6:	b2da      	uxtb	r2, r3
 800d8d8:	683b      	ldr	r3, [r7, #0]
 800d8da:	709a      	strb	r2, [r3, #2]
	 mpu->G_z =  temp[2]&0b0001111;
 800d8dc:	7bbb      	ldrb	r3, [r7, #14]
 800d8de:	f003 030f 	and.w	r3, r3, #15
 800d8e2:	b2da      	uxtb	r2, r3
 800d8e4:	683b      	ldr	r3, [r7, #0]
 800d8e6:	715a      	strb	r2, [r3, #5]
	 return MPU_OK;
 800d8e8:	2311      	movs	r3, #17
 }
 800d8ea:	4618      	mov	r0, r3
 800d8ec:	3710      	adds	r7, #16
 800d8ee:	46bd      	mov	sp, r7
 800d8f0:	bd80      	pop	{r7, pc}

0800d8f2 <MPU6050_Get_Interrupt_Status>:

mpu_status_t MPU6050_Get_Interrupt_Status(I2C_HandleTypeDef *hi2c, Interrupt_source_t interrupt_src,uint8_t* res)
{
 800d8f2:	b580      	push	{r7, lr}
 800d8f4:	b08a      	sub	sp, #40	; 0x28
 800d8f6:	af04      	add	r7, sp, #16
 800d8f8:	60f8      	str	r0, [r7, #12]
 800d8fa:	460b      	mov	r3, r1
 800d8fc:	607a      	str	r2, [r7, #4]
 800d8fe:	72fb      	strb	r3, [r7, #11]
	uint8_t istatus = 0;
 800d900:	2300      	movs	r3, #0
 800d902:	75fb      	strb	r3, [r7, #23]
	if(HAL_I2C_Mem_Read(hi2c,MPU_Device_Address,INT_STATUS,1,&istatus,1,100) != HAL_OK)
 800d904:	2364      	movs	r3, #100	; 0x64
 800d906:	9302      	str	r3, [sp, #8]
 800d908:	2301      	movs	r3, #1
 800d90a:	9301      	str	r3, [sp, #4]
 800d90c:	f107 0317 	add.w	r3, r7, #23
 800d910:	9300      	str	r3, [sp, #0]
 800d912:	2301      	movs	r3, #1
 800d914:	223a      	movs	r2, #58	; 0x3a
 800d916:	21d0      	movs	r1, #208	; 0xd0
 800d918:	68f8      	ldr	r0, [r7, #12]
 800d91a:	f7f5 f831 	bl	8002980 <HAL_I2C_Mem_Read>
 800d91e:	4603      	mov	r3, r0
 800d920:	2b00      	cmp	r3, #0
 800d922:	d001      	beq.n	800d928 <MPU6050_Get_Interrupt_Status+0x36>
	{
		return MPU_I2C_ERROR;
 800d924:	2300      	movs	r3, #0
 800d926:	e020      	b.n	800d96a <MPU6050_Get_Interrupt_Status+0x78>
	}

	switch (interrupt_src)
 800d928:	7afb      	ldrb	r3, [r7, #11]
 800d92a:	2b01      	cmp	r3, #1
 800d92c:	d00d      	beq.n	800d94a <MPU6050_Get_Interrupt_Status+0x58>
 800d92e:	2b02      	cmp	r3, #2
 800d930:	d013      	beq.n	800d95a <MPU6050_Get_Interrupt_Status+0x68>
 800d932:	2b00      	cmp	r3, #0
 800d934:	d000      	beq.n	800d938 <MPU6050_Get_Interrupt_Status+0x46>
		case I2C_MST_INT:
			*res = (istatus&INT_STATUS_I2C_MST)>>3;
		case DATA_READY:
			*res = (istatus&INT_STATUS_DATA_RDY);
		default:
			break;
 800d936:	e016      	b.n	800d966 <MPU6050_Get_Interrupt_Status+0x74>
			*res = (istatus&INT_STATUS_FIFO_OVERFLOW)>>4;
 800d938:	7dfb      	ldrb	r3, [r7, #23]
 800d93a:	111b      	asrs	r3, r3, #4
 800d93c:	b2db      	uxtb	r3, r3
 800d93e:	f003 0301 	and.w	r3, r3, #1
 800d942:	b2da      	uxtb	r2, r3
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	701a      	strb	r2, [r3, #0]
			break;
 800d948:	e00e      	b.n	800d968 <MPU6050_Get_Interrupt_Status+0x76>
			*res = (istatus&INT_STATUS_I2C_MST)>>3;
 800d94a:	7dfb      	ldrb	r3, [r7, #23]
 800d94c:	10db      	asrs	r3, r3, #3
 800d94e:	b2db      	uxtb	r3, r3
 800d950:	f003 0301 	and.w	r3, r3, #1
 800d954:	b2da      	uxtb	r2, r3
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	701a      	strb	r2, [r3, #0]
			*res = (istatus&INT_STATUS_DATA_RDY);
 800d95a:	7dfb      	ldrb	r3, [r7, #23]
 800d95c:	f003 0301 	and.w	r3, r3, #1
 800d960:	b2da      	uxtb	r2, r3
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	701a      	strb	r2, [r3, #0]
			break;
 800d966:	bf00      	nop

	}

	return HAL_OK;
 800d968:	2300      	movs	r3, #0
}
 800d96a:	4618      	mov	r0, r3
 800d96c:	3718      	adds	r7, #24
 800d96e:	46bd      	mov	sp, r7
 800d970:	bd80      	pop	{r7, pc}
	...

0800d974 <MPU6050_Get_IMU_RawData>:

mpu_status_t MPU6050_Get_IMU_RawData(I2C_HandleTypeDef *hi2c,uint8_t* imu)
{
 800d974:	b580      	push	{r7, lr}
 800d976:	b086      	sub	sp, #24
 800d978:	af04      	add	r7, sp, #16
 800d97a:	6078      	str	r0, [r7, #4]
 800d97c:	6039      	str	r1, [r7, #0]
	  __HAL_DMA_ENABLE_IT(&hdma_i2c1_rx, DMA_IT_TC);
 800d97e:	4b0f      	ldr	r3, [pc, #60]	; (800d9bc <MPU6050_Get_IMU_RawData+0x48>)
 800d980:	681b      	ldr	r3, [r3, #0]
 800d982:	4a0e      	ldr	r2, [pc, #56]	; (800d9bc <MPU6050_Get_IMU_RawData+0x48>)
 800d984:	6812      	ldr	r2, [r2, #0]
 800d986:	6812      	ldr	r2, [r2, #0]
 800d988:	f042 0202 	orr.w	r2, r2, #2
 800d98c:	601a      	str	r2, [r3, #0]
	if( HAL_I2C_Mem_Read(&hi2c1,MPU_Device_Address,ACCEL_XOUT_H,1,imu,12,100) != HAL_OK)
 800d98e:	2364      	movs	r3, #100	; 0x64
 800d990:	9302      	str	r3, [sp, #8]
 800d992:	230c      	movs	r3, #12
 800d994:	9301      	str	r3, [sp, #4]
 800d996:	683b      	ldr	r3, [r7, #0]
 800d998:	9300      	str	r3, [sp, #0]
 800d99a:	2301      	movs	r3, #1
 800d99c:	223b      	movs	r2, #59	; 0x3b
 800d99e:	21d0      	movs	r1, #208	; 0xd0
 800d9a0:	4807      	ldr	r0, [pc, #28]	; (800d9c0 <MPU6050_Get_IMU_RawData+0x4c>)
 800d9a2:	f7f4 ffed 	bl	8002980 <HAL_I2C_Mem_Read>
 800d9a6:	4603      	mov	r3, r0
 800d9a8:	2b00      	cmp	r3, #0
 800d9aa:	d001      	beq.n	800d9b0 <MPU6050_Get_IMU_RawData+0x3c>
	{
		return MPU_I2C_ERROR;
 800d9ac:	2300      	movs	r3, #0
 800d9ae:	e000      	b.n	800d9b2 <MPU6050_Get_IMU_RawData+0x3e>
	}
	return MPU_OK;
 800d9b0:	2311      	movs	r3, #17
}
 800d9b2:	4618      	mov	r0, r3
 800d9b4:	3708      	adds	r7, #8
 800d9b6:	46bd      	mov	sp, r7
 800d9b8:	bd80      	pop	{r7, pc}
 800d9ba:	bf00      	nop
 800d9bc:	20003a00 	.word	0x20003a00
 800d9c0:	20003864 	.word	0x20003864

0800d9c4 <MPU6050_Set_Wake>:
	 return MPU_OK;

}

mpu_status_t MPU6050_Set_Wake(I2C_HandleTypeDef *hi2c)
 {
 800d9c4:	b580      	push	{r7, lr}
 800d9c6:	b088      	sub	sp, #32
 800d9c8:	af04      	add	r7, sp, #16
 800d9ca:	6078      	str	r0, [r7, #4]
	 uint8_t byte[2] = {0x00,00};
 800d9cc:	2300      	movs	r3, #0
 800d9ce:	733b      	strb	r3, [r7, #12]
 800d9d0:	2300      	movs	r3, #0
 800d9d2:	737b      	strb	r3, [r7, #13]

	 if(HAL_I2C_Mem_Write(hi2c,MPU_Device_Address,PWR_MGMT_1,1,&byte[0],1,100)!= HAL_OK)
 800d9d4:	2364      	movs	r3, #100	; 0x64
 800d9d6:	9302      	str	r3, [sp, #8]
 800d9d8:	2301      	movs	r3, #1
 800d9da:	9301      	str	r3, [sp, #4]
 800d9dc:	f107 030c 	add.w	r3, r7, #12
 800d9e0:	9300      	str	r3, [sp, #0]
 800d9e2:	2301      	movs	r3, #1
 800d9e4:	226b      	movs	r2, #107	; 0x6b
 800d9e6:	21d0      	movs	r1, #208	; 0xd0
 800d9e8:	6878      	ldr	r0, [r7, #4]
 800d9ea:	f7f4 feb5 	bl	8002758 <HAL_I2C_Mem_Write>
 800d9ee:	4603      	mov	r3, r0
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	d001      	beq.n	800d9f8 <MPU6050_Set_Wake+0x34>
	{
		return MPU_I2C_ERROR;
 800d9f4:	2300      	movs	r3, #0
 800d9f6:	e013      	b.n	800da20 <MPU6050_Set_Wake+0x5c>
	}
	if(HAL_I2C_Mem_Write(hi2c,MPU_Device_Address,PWR_MGMT_1,1,&byte[1],1,100)!= HAL_OK)
 800d9f8:	2364      	movs	r3, #100	; 0x64
 800d9fa:	9302      	str	r3, [sp, #8]
 800d9fc:	2301      	movs	r3, #1
 800d9fe:	9301      	str	r3, [sp, #4]
 800da00:	f107 030c 	add.w	r3, r7, #12
 800da04:	3301      	adds	r3, #1
 800da06:	9300      	str	r3, [sp, #0]
 800da08:	2301      	movs	r3, #1
 800da0a:	226b      	movs	r2, #107	; 0x6b
 800da0c:	21d0      	movs	r1, #208	; 0xd0
 800da0e:	6878      	ldr	r0, [r7, #4]
 800da10:	f7f4 fea2 	bl	8002758 <HAL_I2C_Mem_Write>
 800da14:	4603      	mov	r3, r0
 800da16:	2b00      	cmp	r3, #0
 800da18:	d001      	beq.n	800da1e <MPU6050_Set_Wake+0x5a>
	{
	 	return MPU_I2C_ERROR;
 800da1a:	2300      	movs	r3, #0
 800da1c:	e000      	b.n	800da20 <MPU6050_Set_Wake+0x5c>
	}
	 return MPU_OK;
 800da1e:	2311      	movs	r3, #17
 }
 800da20:	4618      	mov	r0, r3
 800da22:	3710      	adds	r7, #16
 800da24:	46bd      	mov	sp, r7
 800da26:	bd80      	pop	{r7, pc}

0800da28 <MPU6050_reset>:

	 return MPU_OK;
 }

mpu_status_t MPU6050_reset(I2C_HandleTypeDef *hi2c)
{
 800da28:	b580      	push	{r7, lr}
 800da2a:	b088      	sub	sp, #32
 800da2c:	af04      	add	r7, sp, #16
 800da2e:	6078      	str	r0, [r7, #4]
	//set bit in register
	uint8_t pwrmgmtbyte = (uint8_t)PWR_MGMT_1_DEVICE_RESET;
 800da30:	2380      	movs	r3, #128	; 0x80
 800da32:	73bb      	strb	r3, [r7, #14]
	if(HAL_I2C_Mem_Write(hi2c,MPU_Device_Address,PWR_MGMT_1,1,&pwrmgmtbyte,1,100) != HAL_OK)
 800da34:	2364      	movs	r3, #100	; 0x64
 800da36:	9302      	str	r3, [sp, #8]
 800da38:	2301      	movs	r3, #1
 800da3a:	9301      	str	r3, [sp, #4]
 800da3c:	f107 030e 	add.w	r3, r7, #14
 800da40:	9300      	str	r3, [sp, #0]
 800da42:	2301      	movs	r3, #1
 800da44:	226b      	movs	r2, #107	; 0x6b
 800da46:	21d0      	movs	r1, #208	; 0xd0
 800da48:	6878      	ldr	r0, [r7, #4]
 800da4a:	f7f4 fe85 	bl	8002758 <HAL_I2C_Mem_Write>
 800da4e:	4603      	mov	r3, r0
 800da50:	2b00      	cmp	r3, #0
 800da52:	d001      	beq.n	800da58 <MPU6050_reset+0x30>
	{
		return MPU_I2C_ERROR;
 800da54:	2300      	movs	r3, #0
 800da56:	e01f      	b.n	800da98 <MPU6050_reset+0x70>
	}
	//wait for bit to clear
	uint8_t retries = 0;
 800da58:	2300      	movs	r3, #0
 800da5a:	73fb      	strb	r3, [r7, #15]
	while((pwrmgmtbyte &PWR_MGMT_1_DEVICE_RESET)!=0)
 800da5c:	e017      	b.n	800da8e <MPU6050_reset+0x66>
	{
		//poll data register untill bit is cleared
		if(HAL_I2C_Mem_Read(&hi2c1,MPU_Device_Address,PWR_MGMT_1,1,&pwrmgmtbyte,1,100)!= HAL_OK)
 800da5e:	2364      	movs	r3, #100	; 0x64
 800da60:	9302      	str	r3, [sp, #8]
 800da62:	2301      	movs	r3, #1
 800da64:	9301      	str	r3, [sp, #4]
 800da66:	f107 030e 	add.w	r3, r7, #14
 800da6a:	9300      	str	r3, [sp, #0]
 800da6c:	2301      	movs	r3, #1
 800da6e:	226b      	movs	r2, #107	; 0x6b
 800da70:	21d0      	movs	r1, #208	; 0xd0
 800da72:	480b      	ldr	r0, [pc, #44]	; (800daa0 <MPU6050_reset+0x78>)
 800da74:	f7f4 ff84 	bl	8002980 <HAL_I2C_Mem_Read>
 800da78:	4603      	mov	r3, r0
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d002      	beq.n	800da84 <MPU6050_reset+0x5c>
		{
			//failiure to read register
				retries++;
 800da7e:	7bfb      	ldrb	r3, [r7, #15]
 800da80:	3301      	adds	r3, #1
 800da82:	73fb      	strb	r3, [r7, #15]
		}
		if(retries >= 100)
 800da84:	7bfb      	ldrb	r3, [r7, #15]
 800da86:	2b63      	cmp	r3, #99	; 0x63
 800da88:	d901      	bls.n	800da8e <MPU6050_reset+0x66>
		{
			return MPU_RESET_FAIL;
 800da8a:	230d      	movs	r3, #13
 800da8c:	e004      	b.n	800da98 <MPU6050_reset+0x70>
	while((pwrmgmtbyte &PWR_MGMT_1_DEVICE_RESET)!=0)
 800da8e:	7bbb      	ldrb	r3, [r7, #14]
 800da90:	b25b      	sxtb	r3, r3
 800da92:	2b00      	cmp	r3, #0
 800da94:	dbe3      	blt.n	800da5e <MPU6050_reset+0x36>
		}
	}

	return HAL_OK;
 800da96:	2300      	movs	r3, #0
}
 800da98:	4618      	mov	r0, r3
 800da9a:	3710      	adds	r7, #16
 800da9c:	46bd      	mov	sp, r7
 800da9e:	bd80      	pop	{r7, pc}
 800daa0:	20003864 	.word	0x20003864
 800daa4:	00000000 	.word	0x00000000

0800daa8 <MPU6050_SelfTest>:
 *
 *@return mpu_status_t - value to show the status of the function
 *
 */
mpu_status_t MPU6050_SelfTest(I2C_HandleTypeDef *hi2c,float* test_res)
{
 800daa8:	b590      	push	{r4, r7, lr}
 800daaa:	b091      	sub	sp, #68	; 0x44
 800daac:	af04      	add	r7, sp, #16
 800daae:	6078      	str	r0, [r7, #4]
 800dab0:	6039      	str	r1, [r7, #0]
	// set clock source to PLL gyro x axis
	MPU6050_Set_PLLSrc(&hi2c1, PWR_MGMT_1_CLK_SEL_1);
 800dab2:	2101      	movs	r1, #1
 800dab4:	482b      	ldr	r0, [pc, #172]	; (800db64 <MPU6050_SelfTest+0xbc>)
 800dab6:	f7ff fe02 	bl	800d6be <MPU6050_Set_PLLSrc>
	//set Gyro FSR to 250 dps
	MPU6050_Set_Gyro_FSR(&hi2c1,GYRO_CONFIG_FSSEL_250DPS);
 800daba:	2100      	movs	r1, #0
 800dabc:	4829      	ldr	r0, [pc, #164]	; (800db64 <MPU6050_SelfTest+0xbc>)
 800dabe:	f7ff fd42 	bl	800d546 <MPU6050_Set_Gyro_FSR>
	//set Acc FSR to +-8g
	MPU6050_Set_Acc_FSR(&hi2c1,ACC_CONFIG_AFSSEL_8G);
 800dac2:	2110      	movs	r1, #16
 800dac4:	4827      	ldr	r0, [pc, #156]	; (800db64 <MPU6050_SelfTest+0xbc>)
 800dac6:	f7ff fd62 	bl	800d58e <MPU6050_Set_Acc_FSR>
	//enable selftest
	uint8_t stbyte[2];
	 if(HAL_I2C_Mem_Read(hi2c,MPU_Device_Address,GYRO_CONFIG,1,stbyte,2,100)!= HAL_OK)
 800daca:	2364      	movs	r3, #100	; 0x64
 800dacc:	9302      	str	r3, [sp, #8]
 800dace:	2302      	movs	r3, #2
 800dad0:	9301      	str	r3, [sp, #4]
 800dad2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800dad6:	9300      	str	r3, [sp, #0]
 800dad8:	2301      	movs	r3, #1
 800dada:	221b      	movs	r2, #27
 800dadc:	21d0      	movs	r1, #208	; 0xd0
 800dade:	6878      	ldr	r0, [r7, #4]
 800dae0:	f7f4 ff4e 	bl	8002980 <HAL_I2C_Mem_Read>
 800dae4:	4603      	mov	r3, r0
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d001      	beq.n	800daee <MPU6050_SelfTest+0x46>
	{
		return MPU_I2C_ERROR;
 800daea:	2300      	movs	r3, #0
 800daec:	e207      	b.n	800defe <MPU6050_SelfTest+0x456>
	}
	stbyte[0] |= GYRO_CONFIG_ST_EN_X | GYRO_CONFIG_ST_EN_Y | GYRO_CONFIG_ST_EN_Z;
 800daee:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800daf2:	f063 031f 	orn	r3, r3, #31
 800daf6:	b2db      	uxtb	r3, r3
 800daf8:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	stbyte[1] |= ACC_CONFIG_ST_EN_X | ACC_CONFIG_ST_EN_Y | ACC_CONFIG_ST_EN_Z;
 800dafc:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800db00:	f063 031f 	orn	r3, r3, #31
 800db04:	b2db      	uxtb	r3, r3
 800db06:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	 if(HAL_I2C_Mem_Write(hi2c,MPU_Device_Address,GYRO_CONFIG,1,stbyte,2,100)!= HAL_OK)
 800db0a:	2364      	movs	r3, #100	; 0x64
 800db0c:	9302      	str	r3, [sp, #8]
 800db0e:	2302      	movs	r3, #2
 800db10:	9301      	str	r3, [sp, #4]
 800db12:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800db16:	9300      	str	r3, [sp, #0]
 800db18:	2301      	movs	r3, #1
 800db1a:	221b      	movs	r2, #27
 800db1c:	21d0      	movs	r1, #208	; 0xd0
 800db1e:	6878      	ldr	r0, [r7, #4]
 800db20:	f7f4 fe1a 	bl	8002758 <HAL_I2C_Mem_Write>
 800db24:	4603      	mov	r3, r0
 800db26:	2b00      	cmp	r3, #0
 800db28:	d001      	beq.n	800db2e <MPU6050_SelfTest+0x86>
	{
		return MPU_I2C_ERROR;
 800db2a:	2300      	movs	r3, #0
 800db2c:	e1e7      	b.n	800defe <MPU6050_SelfTest+0x456>
	}
	 HAL_I2C_Mem_Read(hi2c,MPU_Device_Address,GYRO_CONFIG,1,stbyte,2,100);
 800db2e:	2364      	movs	r3, #100	; 0x64
 800db30:	9302      	str	r3, [sp, #8]
 800db32:	2302      	movs	r3, #2
 800db34:	9301      	str	r3, [sp, #4]
 800db36:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800db3a:	9300      	str	r3, [sp, #0]
 800db3c:	2301      	movs	r3, #1
 800db3e:	221b      	movs	r2, #27
 800db40:	21d0      	movs	r1, #208	; 0xd0
 800db42:	6878      	ldr	r0, [r7, #4]
 800db44:	f7f4 ff1c 	bl	8002980 <HAL_I2C_Mem_Read>
	HAL_Delay(250); //TODO: Replace with a wait till self test updated function. Value taken from https://github.com/kriswiner/MPU6050/blob/master/MPU6050BasicExample.ino line 662
 800db48:	20fa      	movs	r0, #250	; 0xfa
 800db4a:	f7f3 fd7b 	bl	8001644 <HAL_Delay>

	//read Self Test register
	MPU_SelfTest_t mpu_str;
	MPU_FT_t mpu_ft;
	if(MPU6050_Get_SelfTestResponse_Values(&hi2c1,&mpu_str) != MPU_OK)
 800db4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800db52:	4619      	mov	r1, r3
 800db54:	4803      	ldr	r0, [pc, #12]	; (800db64 <MPU6050_SelfTest+0xbc>)
 800db56:	f7ff fe6b 	bl	800d830 <MPU6050_Get_SelfTestResponse_Values>
 800db5a:	4603      	mov	r3, r0
 800db5c:	2b11      	cmp	r3, #17
 800db5e:	d003      	beq.n	800db68 <MPU6050_SelfTest+0xc0>
	{
		return MPU_STR_READ_ERROR;
 800db60:	230c      	movs	r3, #12
 800db62:	e1cc      	b.n	800defe <MPU6050_SelfTest+0x456>
 800db64:	20003864 	.word	0x20003864
	}
	//calculate Factory Trim for gyro
	mpu_ft.G_x = 25*131*pow(1.046,(float)mpu_str.G_x -1);
 800db68:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800db6c:	4618      	mov	r0, r3
 800db6e:	f7f3 f94d 	bl	8000e0c <__aeabi_ui2f>
 800db72:	4603      	mov	r3, r0
 800db74:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800db78:	4618      	mov	r0, r3
 800db7a:	f7f3 f895 	bl	8000ca8 <__aeabi_fsub>
 800db7e:	4603      	mov	r3, r0
 800db80:	4618      	mov	r0, r3
 800db82:	f7f2 fcf1 	bl	8000568 <__aeabi_f2d>
 800db86:	4603      	mov	r3, r0
 800db88:	460c      	mov	r4, r1
 800db8a:	461a      	mov	r2, r3
 800db8c:	4623      	mov	r3, r4
 800db8e:	a1ba      	add	r1, pc, #744	; (adr r1, 800de78 <MPU6050_SelfTest+0x3d0>)
 800db90:	e9d1 0100 	ldrd	r0, r1, [r1]
 800db94:	f00a fccc 	bl	8018530 <pow>
 800db98:	a3b9      	add	r3, pc, #740	; (adr r3, 800de80 <MPU6050_SelfTest+0x3d8>)
 800db9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db9e:	f7f2 fd37 	bl	8000610 <__aeabi_dmul>
 800dba2:	4603      	mov	r3, r0
 800dba4:	460c      	mov	r4, r1
 800dba6:	4618      	mov	r0, r3
 800dba8:	4621      	mov	r1, r4
 800dbaa:	f7f3 f829 	bl	8000c00 <__aeabi_d2f>
 800dbae:	4603      	mov	r3, r0
 800dbb0:	61bb      	str	r3, [r7, #24]
	mpu_ft.G_y =-25*131*pow(1.046,(float)mpu_str.G_y -1);
 800dbb2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800dbb6:	4618      	mov	r0, r3
 800dbb8:	f7f3 f928 	bl	8000e0c <__aeabi_ui2f>
 800dbbc:	4603      	mov	r3, r0
 800dbbe:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800dbc2:	4618      	mov	r0, r3
 800dbc4:	f7f3 f870 	bl	8000ca8 <__aeabi_fsub>
 800dbc8:	4603      	mov	r3, r0
 800dbca:	4618      	mov	r0, r3
 800dbcc:	f7f2 fccc 	bl	8000568 <__aeabi_f2d>
 800dbd0:	4603      	mov	r3, r0
 800dbd2:	460c      	mov	r4, r1
 800dbd4:	461a      	mov	r2, r3
 800dbd6:	4623      	mov	r3, r4
 800dbd8:	a1a7      	add	r1, pc, #668	; (adr r1, 800de78 <MPU6050_SelfTest+0x3d0>)
 800dbda:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dbde:	f00a fca7 	bl	8018530 <pow>
 800dbe2:	a3a9      	add	r3, pc, #676	; (adr r3, 800de88 <MPU6050_SelfTest+0x3e0>)
 800dbe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbe8:	f7f2 fd12 	bl	8000610 <__aeabi_dmul>
 800dbec:	4603      	mov	r3, r0
 800dbee:	460c      	mov	r4, r1
 800dbf0:	4618      	mov	r0, r3
 800dbf2:	4621      	mov	r1, r4
 800dbf4:	f7f3 f804 	bl	8000c00 <__aeabi_d2f>
 800dbf8:	4603      	mov	r3, r0
 800dbfa:	61fb      	str	r3, [r7, #28]
	mpu_ft.G_z = 25*131*pow(1.046,(float)mpu_str.G_z -1);
 800dbfc:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800dc00:	4618      	mov	r0, r3
 800dc02:	f7f3 f903 	bl	8000e0c <__aeabi_ui2f>
 800dc06:	4603      	mov	r3, r0
 800dc08:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800dc0c:	4618      	mov	r0, r3
 800dc0e:	f7f3 f84b 	bl	8000ca8 <__aeabi_fsub>
 800dc12:	4603      	mov	r3, r0
 800dc14:	4618      	mov	r0, r3
 800dc16:	f7f2 fca7 	bl	8000568 <__aeabi_f2d>
 800dc1a:	4603      	mov	r3, r0
 800dc1c:	460c      	mov	r4, r1
 800dc1e:	461a      	mov	r2, r3
 800dc20:	4623      	mov	r3, r4
 800dc22:	a195      	add	r1, pc, #596	; (adr r1, 800de78 <MPU6050_SelfTest+0x3d0>)
 800dc24:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dc28:	f00a fc82 	bl	8018530 <pow>
 800dc2c:	a394      	add	r3, pc, #592	; (adr r3, 800de80 <MPU6050_SelfTest+0x3d8>)
 800dc2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc32:	f7f2 fced 	bl	8000610 <__aeabi_dmul>
 800dc36:	4603      	mov	r3, r0
 800dc38:	460c      	mov	r4, r1
 800dc3a:	4618      	mov	r0, r3
 800dc3c:	4621      	mov	r1, r4
 800dc3e:	f7f2 ffdf 	bl	8000c00 <__aeabi_d2f>
 800dc42:	4603      	mov	r3, r0
 800dc44:	623b      	str	r3, [r7, #32]

	//calculate Factory Trim for Acc
	mpu_ft.A_x = 4096*0.34*pow(0.92/0.34,(((float)mpu_str.A_x-1)/30.0));
 800dc46:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800dc4a:	4618      	mov	r0, r3
 800dc4c:	f7f3 f8de 	bl	8000e0c <__aeabi_ui2f>
 800dc50:	4603      	mov	r3, r0
 800dc52:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800dc56:	4618      	mov	r0, r3
 800dc58:	f7f3 f826 	bl	8000ca8 <__aeabi_fsub>
 800dc5c:	4603      	mov	r3, r0
 800dc5e:	4618      	mov	r0, r3
 800dc60:	f7f2 fc82 	bl	8000568 <__aeabi_f2d>
 800dc64:	f04f 0200 	mov.w	r2, #0
 800dc68:	4b8d      	ldr	r3, [pc, #564]	; (800dea0 <MPU6050_SelfTest+0x3f8>)
 800dc6a:	f7f2 fdfb 	bl	8000864 <__aeabi_ddiv>
 800dc6e:	4603      	mov	r3, r0
 800dc70:	460c      	mov	r4, r1
 800dc72:	461a      	mov	r2, r3
 800dc74:	4623      	mov	r3, r4
 800dc76:	a186      	add	r1, pc, #536	; (adr r1, 800de90 <MPU6050_SelfTest+0x3e8>)
 800dc78:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dc7c:	f00a fc58 	bl	8018530 <pow>
 800dc80:	a385      	add	r3, pc, #532	; (adr r3, 800de98 <MPU6050_SelfTest+0x3f0>)
 800dc82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc86:	f7f2 fcc3 	bl	8000610 <__aeabi_dmul>
 800dc8a:	4603      	mov	r3, r0
 800dc8c:	460c      	mov	r4, r1
 800dc8e:	4618      	mov	r0, r3
 800dc90:	4621      	mov	r1, r4
 800dc92:	f7f2 ffb5 	bl	8000c00 <__aeabi_d2f>
 800dc96:	4603      	mov	r3, r0
 800dc98:	60fb      	str	r3, [r7, #12]
	mpu_ft.A_y = 4096*0.34*pow(0.92/0.34,(((float)mpu_str.A_y-1)/30.0));
 800dc9a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800dc9e:	4618      	mov	r0, r3
 800dca0:	f7f3 f8b4 	bl	8000e0c <__aeabi_ui2f>
 800dca4:	4603      	mov	r3, r0
 800dca6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800dcaa:	4618      	mov	r0, r3
 800dcac:	f7f2 fffc 	bl	8000ca8 <__aeabi_fsub>
 800dcb0:	4603      	mov	r3, r0
 800dcb2:	4618      	mov	r0, r3
 800dcb4:	f7f2 fc58 	bl	8000568 <__aeabi_f2d>
 800dcb8:	f04f 0200 	mov.w	r2, #0
 800dcbc:	4b78      	ldr	r3, [pc, #480]	; (800dea0 <MPU6050_SelfTest+0x3f8>)
 800dcbe:	f7f2 fdd1 	bl	8000864 <__aeabi_ddiv>
 800dcc2:	4603      	mov	r3, r0
 800dcc4:	460c      	mov	r4, r1
 800dcc6:	461a      	mov	r2, r3
 800dcc8:	4623      	mov	r3, r4
 800dcca:	a171      	add	r1, pc, #452	; (adr r1, 800de90 <MPU6050_SelfTest+0x3e8>)
 800dccc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dcd0:	f00a fc2e 	bl	8018530 <pow>
 800dcd4:	a370      	add	r3, pc, #448	; (adr r3, 800de98 <MPU6050_SelfTest+0x3f0>)
 800dcd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcda:	f7f2 fc99 	bl	8000610 <__aeabi_dmul>
 800dcde:	4603      	mov	r3, r0
 800dce0:	460c      	mov	r4, r1
 800dce2:	4618      	mov	r0, r3
 800dce4:	4621      	mov	r1, r4
 800dce6:	f7f2 ff8b 	bl	8000c00 <__aeabi_d2f>
 800dcea:	4603      	mov	r3, r0
 800dcec:	613b      	str	r3, [r7, #16]
	mpu_ft.A_z = 4096*0.34*pow(0.92/0.34,(((float)mpu_str.A_z-1)/30.0));
 800dcee:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800dcf2:	4618      	mov	r0, r3
 800dcf4:	f7f3 f88a 	bl	8000e0c <__aeabi_ui2f>
 800dcf8:	4603      	mov	r3, r0
 800dcfa:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800dcfe:	4618      	mov	r0, r3
 800dd00:	f7f2 ffd2 	bl	8000ca8 <__aeabi_fsub>
 800dd04:	4603      	mov	r3, r0
 800dd06:	4618      	mov	r0, r3
 800dd08:	f7f2 fc2e 	bl	8000568 <__aeabi_f2d>
 800dd0c:	f04f 0200 	mov.w	r2, #0
 800dd10:	4b63      	ldr	r3, [pc, #396]	; (800dea0 <MPU6050_SelfTest+0x3f8>)
 800dd12:	f7f2 fda7 	bl	8000864 <__aeabi_ddiv>
 800dd16:	4603      	mov	r3, r0
 800dd18:	460c      	mov	r4, r1
 800dd1a:	461a      	mov	r2, r3
 800dd1c:	4623      	mov	r3, r4
 800dd1e:	a15c      	add	r1, pc, #368	; (adr r1, 800de90 <MPU6050_SelfTest+0x3e8>)
 800dd20:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dd24:	f00a fc04 	bl	8018530 <pow>
 800dd28:	a35b      	add	r3, pc, #364	; (adr r3, 800de98 <MPU6050_SelfTest+0x3f0>)
 800dd2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd2e:	f7f2 fc6f 	bl	8000610 <__aeabi_dmul>
 800dd32:	4603      	mov	r3, r0
 800dd34:	460c      	mov	r4, r1
 800dd36:	4618      	mov	r0, r3
 800dd38:	4621      	mov	r1, r4
 800dd3a:	f7f2 ff61 	bl	8000c00 <__aeabi_d2f>
 800dd3e:	4603      	mov	r3, r0
 800dd40:	617b      	str	r3, [r7, #20]

	//calculate factory trim chage
	test_res[0] = 100+ 100*((float)mpu_str.A_x - mpu_ft.A_x)/mpu_ft.A_x;
 800dd42:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800dd46:	4618      	mov	r0, r3
 800dd48:	f7f3 f860 	bl	8000e0c <__aeabi_ui2f>
 800dd4c:	4602      	mov	r2, r0
 800dd4e:	68fb      	ldr	r3, [r7, #12]
 800dd50:	4619      	mov	r1, r3
 800dd52:	4610      	mov	r0, r2
 800dd54:	f7f2 ffa8 	bl	8000ca8 <__aeabi_fsub>
 800dd58:	4603      	mov	r3, r0
 800dd5a:	4952      	ldr	r1, [pc, #328]	; (800dea4 <MPU6050_SelfTest+0x3fc>)
 800dd5c:	4618      	mov	r0, r3
 800dd5e:	f7f3 f8ad 	bl	8000ebc <__aeabi_fmul>
 800dd62:	4603      	mov	r3, r0
 800dd64:	461a      	mov	r2, r3
 800dd66:	68fb      	ldr	r3, [r7, #12]
 800dd68:	4619      	mov	r1, r3
 800dd6a:	4610      	mov	r0, r2
 800dd6c:	f7f3 f95a 	bl	8001024 <__aeabi_fdiv>
 800dd70:	4603      	mov	r3, r0
 800dd72:	494c      	ldr	r1, [pc, #304]	; (800dea4 <MPU6050_SelfTest+0x3fc>)
 800dd74:	4618      	mov	r0, r3
 800dd76:	f7f2 ff99 	bl	8000cac <__addsf3>
 800dd7a:	4603      	mov	r3, r0
 800dd7c:	461a      	mov	r2, r3
 800dd7e:	683b      	ldr	r3, [r7, #0]
 800dd80:	601a      	str	r2, [r3, #0]
	test_res[1] = 100+ 100*((float)mpu_str.A_y - mpu_ft.A_y)/mpu_ft.A_y;
 800dd82:	683b      	ldr	r3, [r7, #0]
 800dd84:	1d1c      	adds	r4, r3, #4
 800dd86:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800dd8a:	4618      	mov	r0, r3
 800dd8c:	f7f3 f83e 	bl	8000e0c <__aeabi_ui2f>
 800dd90:	4602      	mov	r2, r0
 800dd92:	693b      	ldr	r3, [r7, #16]
 800dd94:	4619      	mov	r1, r3
 800dd96:	4610      	mov	r0, r2
 800dd98:	f7f2 ff86 	bl	8000ca8 <__aeabi_fsub>
 800dd9c:	4603      	mov	r3, r0
 800dd9e:	4941      	ldr	r1, [pc, #260]	; (800dea4 <MPU6050_SelfTest+0x3fc>)
 800dda0:	4618      	mov	r0, r3
 800dda2:	f7f3 f88b 	bl	8000ebc <__aeabi_fmul>
 800dda6:	4603      	mov	r3, r0
 800dda8:	461a      	mov	r2, r3
 800ddaa:	693b      	ldr	r3, [r7, #16]
 800ddac:	4619      	mov	r1, r3
 800ddae:	4610      	mov	r0, r2
 800ddb0:	f7f3 f938 	bl	8001024 <__aeabi_fdiv>
 800ddb4:	4603      	mov	r3, r0
 800ddb6:	493b      	ldr	r1, [pc, #236]	; (800dea4 <MPU6050_SelfTest+0x3fc>)
 800ddb8:	4618      	mov	r0, r3
 800ddba:	f7f2 ff77 	bl	8000cac <__addsf3>
 800ddbe:	4603      	mov	r3, r0
 800ddc0:	6023      	str	r3, [r4, #0]
	test_res[2] = 100+ 100*((float)mpu_str.A_z - mpu_ft.A_z)/mpu_ft.A_z;
 800ddc2:	683b      	ldr	r3, [r7, #0]
 800ddc4:	f103 0408 	add.w	r4, r3, #8
 800ddc8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ddcc:	4618      	mov	r0, r3
 800ddce:	f7f3 f81d 	bl	8000e0c <__aeabi_ui2f>
 800ddd2:	4602      	mov	r2, r0
 800ddd4:	697b      	ldr	r3, [r7, #20]
 800ddd6:	4619      	mov	r1, r3
 800ddd8:	4610      	mov	r0, r2
 800ddda:	f7f2 ff65 	bl	8000ca8 <__aeabi_fsub>
 800ddde:	4603      	mov	r3, r0
 800dde0:	4930      	ldr	r1, [pc, #192]	; (800dea4 <MPU6050_SelfTest+0x3fc>)
 800dde2:	4618      	mov	r0, r3
 800dde4:	f7f3 f86a 	bl	8000ebc <__aeabi_fmul>
 800dde8:	4603      	mov	r3, r0
 800ddea:	461a      	mov	r2, r3
 800ddec:	697b      	ldr	r3, [r7, #20]
 800ddee:	4619      	mov	r1, r3
 800ddf0:	4610      	mov	r0, r2
 800ddf2:	f7f3 f917 	bl	8001024 <__aeabi_fdiv>
 800ddf6:	4603      	mov	r3, r0
 800ddf8:	492a      	ldr	r1, [pc, #168]	; (800dea4 <MPU6050_SelfTest+0x3fc>)
 800ddfa:	4618      	mov	r0, r3
 800ddfc:	f7f2 ff56 	bl	8000cac <__addsf3>
 800de00:	4603      	mov	r3, r0
 800de02:	6023      	str	r3, [r4, #0]
	test_res[3] = 100+ 100*((float)mpu_str.G_x - mpu_ft.G_x)/mpu_ft.G_x;
 800de04:	683b      	ldr	r3, [r7, #0]
 800de06:	f103 040c 	add.w	r4, r3, #12
 800de0a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800de0e:	4618      	mov	r0, r3
 800de10:	f7f2 fffc 	bl	8000e0c <__aeabi_ui2f>
 800de14:	4602      	mov	r2, r0
 800de16:	69bb      	ldr	r3, [r7, #24]
 800de18:	4619      	mov	r1, r3
 800de1a:	4610      	mov	r0, r2
 800de1c:	f7f2 ff44 	bl	8000ca8 <__aeabi_fsub>
 800de20:	4603      	mov	r3, r0
 800de22:	4920      	ldr	r1, [pc, #128]	; (800dea4 <MPU6050_SelfTest+0x3fc>)
 800de24:	4618      	mov	r0, r3
 800de26:	f7f3 f849 	bl	8000ebc <__aeabi_fmul>
 800de2a:	4603      	mov	r3, r0
 800de2c:	461a      	mov	r2, r3
 800de2e:	69bb      	ldr	r3, [r7, #24]
 800de30:	4619      	mov	r1, r3
 800de32:	4610      	mov	r0, r2
 800de34:	f7f3 f8f6 	bl	8001024 <__aeabi_fdiv>
 800de38:	4603      	mov	r3, r0
 800de3a:	491a      	ldr	r1, [pc, #104]	; (800dea4 <MPU6050_SelfTest+0x3fc>)
 800de3c:	4618      	mov	r0, r3
 800de3e:	f7f2 ff35 	bl	8000cac <__addsf3>
 800de42:	4603      	mov	r3, r0
 800de44:	6023      	str	r3, [r4, #0]
	test_res[4] = 100+ 100*((float)mpu_str.G_y - mpu_ft.G_y)/mpu_ft.G_y;
 800de46:	683b      	ldr	r3, [r7, #0]
 800de48:	f103 0410 	add.w	r4, r3, #16
 800de4c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800de50:	4618      	mov	r0, r3
 800de52:	f7f2 ffdb 	bl	8000e0c <__aeabi_ui2f>
 800de56:	4602      	mov	r2, r0
 800de58:	69fb      	ldr	r3, [r7, #28]
 800de5a:	4619      	mov	r1, r3
 800de5c:	4610      	mov	r0, r2
 800de5e:	f7f2 ff23 	bl	8000ca8 <__aeabi_fsub>
 800de62:	4603      	mov	r3, r0
 800de64:	490f      	ldr	r1, [pc, #60]	; (800dea4 <MPU6050_SelfTest+0x3fc>)
 800de66:	4618      	mov	r0, r3
 800de68:	f7f3 f828 	bl	8000ebc <__aeabi_fmul>
 800de6c:	4603      	mov	r3, r0
 800de6e:	461a      	mov	r2, r3
 800de70:	69fb      	ldr	r3, [r7, #28]
 800de72:	4619      	mov	r1, r3
 800de74:	4610      	mov	r0, r2
 800de76:	e017      	b.n	800dea8 <MPU6050_SelfTest+0x400>
 800de78:	7ef9db23 	.word	0x7ef9db23
 800de7c:	3ff0bc6a 	.word	0x3ff0bc6a
 800de80:	00000000 	.word	0x00000000
 800de84:	40a99600 	.word	0x40a99600
 800de88:	00000000 	.word	0x00000000
 800de8c:	c0a99600 	.word	0xc0a99600
 800de90:	a5a5a5a5 	.word	0xa5a5a5a5
 800de94:	4005a5a5 	.word	0x4005a5a5
 800de98:	5c28f5c3 	.word	0x5c28f5c3
 800de9c:	4095c28f 	.word	0x4095c28f
 800dea0:	403e0000 	.word	0x403e0000
 800dea4:	42c80000 	.word	0x42c80000
 800dea8:	f7f3 f8bc 	bl	8001024 <__aeabi_fdiv>
 800deac:	4603      	mov	r3, r0
 800deae:	4916      	ldr	r1, [pc, #88]	; (800df08 <MPU6050_SelfTest+0x460>)
 800deb0:	4618      	mov	r0, r3
 800deb2:	f7f2 fefb 	bl	8000cac <__addsf3>
 800deb6:	4603      	mov	r3, r0
 800deb8:	6023      	str	r3, [r4, #0]
	test_res[5] = 100+ 100*((float)mpu_str.G_z - mpu_ft.G_z)/mpu_ft.G_z;
 800deba:	683b      	ldr	r3, [r7, #0]
 800debc:	f103 0414 	add.w	r4, r3, #20
 800dec0:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800dec4:	4618      	mov	r0, r3
 800dec6:	f7f2 ffa1 	bl	8000e0c <__aeabi_ui2f>
 800deca:	4602      	mov	r2, r0
 800decc:	6a3b      	ldr	r3, [r7, #32]
 800dece:	4619      	mov	r1, r3
 800ded0:	4610      	mov	r0, r2
 800ded2:	f7f2 fee9 	bl	8000ca8 <__aeabi_fsub>
 800ded6:	4603      	mov	r3, r0
 800ded8:	490b      	ldr	r1, [pc, #44]	; (800df08 <MPU6050_SelfTest+0x460>)
 800deda:	4618      	mov	r0, r3
 800dedc:	f7f2 ffee 	bl	8000ebc <__aeabi_fmul>
 800dee0:	4603      	mov	r3, r0
 800dee2:	461a      	mov	r2, r3
 800dee4:	6a3b      	ldr	r3, [r7, #32]
 800dee6:	4619      	mov	r1, r3
 800dee8:	4610      	mov	r0, r2
 800deea:	f7f3 f89b 	bl	8001024 <__aeabi_fdiv>
 800deee:	4603      	mov	r3, r0
 800def0:	4905      	ldr	r1, [pc, #20]	; (800df08 <MPU6050_SelfTest+0x460>)
 800def2:	4618      	mov	r0, r3
 800def4:	f7f2 feda 	bl	8000cac <__addsf3>
 800def8:	4603      	mov	r3, r0
 800defa:	6023      	str	r3, [r4, #0]
	return MPU_OK;
 800defc:	2311      	movs	r3, #17


}
 800defe:	4618      	mov	r0, r3
 800df00:	3734      	adds	r7, #52	; 0x34
 800df02:	46bd      	mov	sp, r7
 800df04:	bd90      	pop	{r4, r7, pc}
 800df06:	bf00      	nop
 800df08:	42c80000 	.word	0x42c80000

0800df0c <MPU6050_IntPin_IRQ>:
{
	I2C_TX_CPLT = 1;
}

void MPU6050_IntPin_IRQ(void)
{
 800df0c:	b580      	push	{r7, lr}
 800df0e:	b082      	sub	sp, #8
 800df10:	af00      	add	r7, sp, #0
  /* Prevent unused argument(s) compilation warning */
  if(mpu_sample_count < N_Samples)
 800df12:	4b11      	ldr	r3, [pc, #68]	; (800df58 <MPU6050_IntPin_IRQ+0x4c>)
 800df14:	881b      	ldrh	r3, [r3, #0]
 800df16:	2b1b      	cmp	r3, #27
 800df18:	d819      	bhi.n	800df4e <MPU6050_IntPin_IRQ+0x42>
  {
  	  uint8_t data_ready;
  	  MPU6050_Get_IMU_RawData(&hi2c1,&IMU_Buffer[mpu_sample_count*12]);
 800df1a:	4b0f      	ldr	r3, [pc, #60]	; (800df58 <MPU6050_IntPin_IRQ+0x4c>)
 800df1c:	881b      	ldrh	r3, [r3, #0]
 800df1e:	461a      	mov	r2, r3
 800df20:	4613      	mov	r3, r2
 800df22:	005b      	lsls	r3, r3, #1
 800df24:	4413      	add	r3, r2
 800df26:	009b      	lsls	r3, r3, #2
 800df28:	461a      	mov	r2, r3
 800df2a:	4b0c      	ldr	r3, [pc, #48]	; (800df5c <MPU6050_IntPin_IRQ+0x50>)
 800df2c:	4413      	add	r3, r2
 800df2e:	4619      	mov	r1, r3
 800df30:	480b      	ldr	r0, [pc, #44]	; (800df60 <MPU6050_IntPin_IRQ+0x54>)
 800df32:	f7ff fd1f 	bl	800d974 <MPU6050_Get_IMU_RawData>
  	  MPU6050_Get_Interrupt_Status(&hi2c1,DATA_READY,&data_ready);
 800df36:	1dfb      	adds	r3, r7, #7
 800df38:	461a      	mov	r2, r3
 800df3a:	2102      	movs	r1, #2
 800df3c:	4808      	ldr	r0, [pc, #32]	; (800df60 <MPU6050_IntPin_IRQ+0x54>)
 800df3e:	f7ff fcd8 	bl	800d8f2 <MPU6050_Get_Interrupt_Status>
  	  mpu_sample_count++;
 800df42:	4b05      	ldr	r3, [pc, #20]	; (800df58 <MPU6050_IntPin_IRQ+0x4c>)
 800df44:	881b      	ldrh	r3, [r3, #0]
 800df46:	3301      	adds	r3, #1
 800df48:	b29a      	uxth	r2, r3
 800df4a:	4b03      	ldr	r3, [pc, #12]	; (800df58 <MPU6050_IntPin_IRQ+0x4c>)
 800df4c:	801a      	strh	r2, [r3, #0]
  }
}
 800df4e:	bf00      	nop
 800df50:	3708      	adds	r7, #8
 800df52:	46bd      	mov	sp, r7
 800df54:	bd80      	pop	{r7, pc}
 800df56:	bf00      	nop
 800df58:	20003860 	.word	0x20003860
 800df5c:	200038b0 	.word	0x200038b0
 800df60:	20003864 	.word	0x20003864

0800df64 <Init_Debug>:

static uint8_t driftbuffer[DRIFTBUFFER_SIZE] = {0};


HAL_StatusTypeDef Init_Debug(void)
{
 800df64:	b580      	push	{r7, lr}
 800df66:	b086      	sub	sp, #24
 800df68:	af00      	add	r7, sp, #0
	// set up clock output on GPIO Pin A8 for testing
#ifdef DEBUG_HSE_OUTPUT_ENABLE
	//configure pin
	/*Configure GPIO pin : PA8 */
	 GPIO_InitTypeDef GPIO_InitStruct;
	 GPIO_InitStruct.Pin = GPIO_PIN_8;
 800df6a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800df6e:	607b      	str	r3, [r7, #4]
	 GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800df70:	2302      	movs	r3, #2
 800df72:	60bb      	str	r3, [r7, #8]
	 GPIO_InitStruct.Pull = GPIO_NOPULL;
 800df74:	2300      	movs	r3, #0
 800df76:	60fb      	str	r3, [r7, #12]
	 GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800df78:	2300      	movs	r3, #0
 800df7a:	613b      	str	r3, [r7, #16]
	 GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800df7c:	2300      	movs	r3, #0
 800df7e:	617b      	str	r3, [r7, #20]
	 HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800df80:	1d3b      	adds	r3, r7, #4
 800df82:	4619      	mov	r1, r3
 800df84:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800df88:	f7f4 f860 	bl	800204c <HAL_GPIO_Init>
	 //map clock output to PIN PA8
	 HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_SYSCLK, RCC_MCODIV_1);
 800df8c:	2200      	movs	r2, #0
 800df8e:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 800df92:	2000      	movs	r0, #0
 800df94:	f7f6 f9d0 	bl	8004338 <HAL_RCC_MCOConfig>
#endif
	//initialise USART 2 for USB comms
#ifdef DEBUG_USART_ENABLE
	  huart2.Instance = USART2;
 800df98:	4b26      	ldr	r3, [pc, #152]	; (800e034 <Init_Debug+0xd0>)
 800df9a:	4a27      	ldr	r2, [pc, #156]	; (800e038 <Init_Debug+0xd4>)
 800df9c:	601a      	str	r2, [r3, #0]
	  huart2.Init.BaudRate = 115200;
 800df9e:	4b25      	ldr	r3, [pc, #148]	; (800e034 <Init_Debug+0xd0>)
 800dfa0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800dfa4:	605a      	str	r2, [r3, #4]
	  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800dfa6:	4b23      	ldr	r3, [pc, #140]	; (800e034 <Init_Debug+0xd0>)
 800dfa8:	2200      	movs	r2, #0
 800dfaa:	609a      	str	r2, [r3, #8]
	  huart2.Init.StopBits = UART_STOPBITS_1;
 800dfac:	4b21      	ldr	r3, [pc, #132]	; (800e034 <Init_Debug+0xd0>)
 800dfae:	2200      	movs	r2, #0
 800dfb0:	60da      	str	r2, [r3, #12]
	  huart2.Init.Parity = UART_PARITY_NONE;
 800dfb2:	4b20      	ldr	r3, [pc, #128]	; (800e034 <Init_Debug+0xd0>)
 800dfb4:	2200      	movs	r2, #0
 800dfb6:	611a      	str	r2, [r3, #16]
	  huart2.Init.Mode = UART_MODE_TX_RX;
 800dfb8:	4b1e      	ldr	r3, [pc, #120]	; (800e034 <Init_Debug+0xd0>)
 800dfba:	220c      	movs	r2, #12
 800dfbc:	615a      	str	r2, [r3, #20]
	  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800dfbe:	4b1d      	ldr	r3, [pc, #116]	; (800e034 <Init_Debug+0xd0>)
 800dfc0:	2200      	movs	r2, #0
 800dfc2:	619a      	str	r2, [r3, #24]
	  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800dfc4:	4b1b      	ldr	r3, [pc, #108]	; (800e034 <Init_Debug+0xd0>)
 800dfc6:	2200      	movs	r2, #0
 800dfc8:	61da      	str	r2, [r3, #28]
	  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800dfca:	4b1a      	ldr	r3, [pc, #104]	; (800e034 <Init_Debug+0xd0>)
 800dfcc:	2200      	movs	r2, #0
 800dfce:	621a      	str	r2, [r3, #32]
	  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800dfd0:	4b18      	ldr	r3, [pc, #96]	; (800e034 <Init_Debug+0xd0>)
 800dfd2:	2200      	movs	r2, #0
 800dfd4:	625a      	str	r2, [r3, #36]	; 0x24
	  if (HAL_UART_Init(&huart2) != HAL_OK)
 800dfd6:	4817      	ldr	r0, [pc, #92]	; (800e034 <Init_Debug+0xd0>)
 800dfd8:	f7f9 fe1f 	bl	8007c1a <HAL_UART_Init>
 800dfdc:	4603      	mov	r3, r0
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	d001      	beq.n	800dfe6 <Init_Debug+0x82>
	  {
	    return HAL_ERROR;
 800dfe2:	2301      	movs	r3, #1
 800dfe4:	e022      	b.n	800e02c <Init_Debug+0xc8>
	  }
	  setbuf(stdout, NULL);
 800dfe6:	4b15      	ldr	r3, [pc, #84]	; (800e03c <Init_Debug+0xd8>)
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	689b      	ldr	r3, [r3, #8]
 800dfec:	2100      	movs	r1, #0
 800dfee:	4618      	mov	r0, r3
 800dff0:	f003 f872 	bl	80110d8 <setbuf>
#endif

#ifdef DEBUG_LED1_ENABLE
	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800dff4:	2200      	movs	r2, #0
 800dff6:	2120      	movs	r1, #32
 800dff8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800dffc:	f7f4 fac0 	bl	8002580 <HAL_GPIO_WritePin>
	  /*Configure GPIO pin : PD2 */
	  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800e000:	2304      	movs	r3, #4
 800e002:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e004:	2303      	movs	r3, #3
 800e006:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e008:	2300      	movs	r3, #0
 800e00a:	60fb      	str	r3, [r7, #12]
	  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800e00c:	1d3b      	adds	r3, r7, #4
 800e00e:	4619      	mov	r1, r3
 800e010:	480b      	ldr	r0, [pc, #44]	; (800e040 <Init_Debug+0xdc>)
 800e012:	f7f4 f81b 	bl	800204c <HAL_GPIO_Init>
	  HAL_GPIO_WritePin(LD2_GPIO_Port,LD2_Pin,SET);
 800e016:	2201      	movs	r2, #1
 800e018:	2120      	movs	r1, #32
 800e01a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800e01e:	f7f4 faaf 	bl	8002580 <HAL_GPIO_WritePin>
#endif

#ifdef DEBUG_LP_ENABLE
	  HAL_DBGMCU_EnableDBGStandbyMode();	//enable for shutdown mode
 800e022:	f7f3 fb3f 	bl	80016a4 <HAL_DBGMCU_EnableDBGStandbyMode>
	  HAL_DBGMCU_EnableDBGStopMode();
 800e026:	f7f3 fb2f 	bl	8001688 <HAL_DBGMCU_EnableDBGStopMode>

#endif

	  return HAL_OK;
 800e02a:	2300      	movs	r3, #0
}
 800e02c:	4618      	mov	r0, r3
 800e02e:	3718      	adds	r7, #24
 800e030:	46bd      	mov	sp, r7
 800e032:	bd80      	pop	{r7, pc}
 800e034:	20003a6c 	.word	0x20003a6c
 800e038:	40004400 	.word	0x40004400
 800e03c:	20000014 	.word	0x20000014
 800e040:	48000c00 	.word	0x48000c00

0800e044 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
HAL_StatusTypeDef SystemClock_Config(void)
{
 800e044:	b580      	push	{r7, lr}
 800e046:	b0b8      	sub	sp, #224	; 0xe0
 800e048:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800e04a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800e04e:	2244      	movs	r2, #68	; 0x44
 800e050:	2100      	movs	r1, #0
 800e052:	4618      	mov	r0, r3
 800e054:	f002 fd3f 	bl	8010ad6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800e058:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800e05c:	2200      	movs	r2, #0
 800e05e:	601a      	str	r2, [r3, #0]
 800e060:	605a      	str	r2, [r3, #4]
 800e062:	609a      	str	r2, [r3, #8]
 800e064:	60da      	str	r2, [r3, #12]
 800e066:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800e068:	463b      	mov	r3, r7
 800e06a:	2288      	movs	r2, #136	; 0x88
 800e06c:	2100      	movs	r1, #0
 800e06e:	4618      	mov	r0, r3
 800e070:	f002 fd31 	bl	8010ad6 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800e074:	f7f5 f956 	bl	8003324 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800e078:	4a3c      	ldr	r2, [pc, #240]	; (800e16c <SystemClock_Config+0x128>)
 800e07a:	4b3c      	ldr	r3, [pc, #240]	; (800e16c <SystemClock_Config+0x128>)
 800e07c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e080:	f023 0318 	bic.w	r3, r3, #24
 800e084:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE
 800e088:	2316      	movs	r3, #22
 800e08a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800e08e:	2301      	movs	r3, #1
 800e090:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800e094:	f44f 7380 	mov.w	r3, #256	; 0x100
 800e098:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800e09c:	2310      	movs	r3, #16
 800e09e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800e0a2:	2301      	movs	r3, #1
 800e0a4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800e0a8:	2300      	movs	r3, #0
 800e0aa:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800e0ae:	2360      	movs	r3, #96	; 0x60
 800e0b0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800e0b4:	2302      	movs	r3, #2
 800e0b6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800e0ba:	2301      	movs	r3, #1
 800e0bc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 800e0c0:	2301      	movs	r3, #1
 800e0c2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 26;
 800e0c6:	231a      	movs	r3, #26
 800e0c8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800e0cc:	2307      	movs	r3, #7
 800e0ce:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800e0d2:	2302      	movs	r3, #2
 800e0d4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800e0d8:	2302      	movs	r3, #2
 800e0da:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800e0de:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800e0e2:	4618      	mov	r0, r3
 800e0e4:	f7f5 fc60 	bl	80039a8 <HAL_RCC_OscConfig>
 800e0e8:	4603      	mov	r3, r0
 800e0ea:	2b00      	cmp	r3, #0
 800e0ec:	d001      	beq.n	800e0f2 <SystemClock_Config+0xae>
  {
    return HAL_ERROR;
 800e0ee:	2301      	movs	r3, #1
 800e0f0:	e037      	b.n	800e162 <SystemClock_Config+0x11e>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800e0f2:	230f      	movs	r3, #15
 800e0f4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800e0f8:	2303      	movs	r3, #3
 800e0fa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800e0fe:	2380      	movs	r3, #128	; 0x80
 800e100:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800e104:	2300      	movs	r3, #0
 800e106:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800e10a:	2300      	movs	r3, #0
 800e10c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800e110:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800e114:	2101      	movs	r1, #1
 800e116:	4618      	mov	r0, r3
 800e118:	f7f6 f82c 	bl	8004174 <HAL_RCC_ClockConfig>
 800e11c:	4603      	mov	r3, r0
 800e11e:	2b00      	cmp	r3, #0
 800e120:	d001      	beq.n	800e126 <SystemClock_Config+0xe2>
  {
    return HAL_ERROR;
 800e122:	2301      	movs	r3, #1
 800e124:	e01d      	b.n	800e162 <SystemClock_Config+0x11e>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART2;
 800e126:	f04f 1302 	mov.w	r3, #131074	; 0x20002
 800e12a:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_HSI;
 800e12c:	2308      	movs	r3, #8
 800e12e:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800e130:	f44f 7380 	mov.w	r3, #256	; 0x100
 800e134:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800e138:	463b      	mov	r3, r7
 800e13a:	4618      	mov	r0, r3
 800e13c:	f7f6 fa50 	bl	80045e0 <HAL_RCCEx_PeriphCLKConfig>
 800e140:	4603      	mov	r3, r0
 800e142:	2b00      	cmp	r3, #0
 800e144:	d001      	beq.n	800e14a <SystemClock_Config+0x106>
  {
    return HAL_ERROR;
 800e146:	2301      	movs	r3, #1
 800e148:	e00b      	b.n	800e162 <SystemClock_Config+0x11e>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800e14a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800e14e:	f7f5 f95f 	bl	8003410 <HAL_PWREx_ControlVoltageScaling>
 800e152:	4603      	mov	r3, r0
 800e154:	2b00      	cmp	r3, #0
 800e156:	d001      	beq.n	800e15c <SystemClock_Config+0x118>
  {
    return HAL_ERROR;
 800e158:	2301      	movs	r3, #1
 800e15a:	e002      	b.n	800e162 <SystemClock_Config+0x11e>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800e15c:	f7f6 fd26 	bl	8004bac <HAL_RCCEx_EnableMSIPLLMode>
  return HAL_OK;
 800e160:	2300      	movs	r3, #0
}
 800e162:	4618      	mov	r0, r3
 800e164:	37e0      	adds	r7, #224	; 0xe0
 800e166:	46bd      	mov	sp, r7
 800e168:	bd80      	pop	{r7, pc}
 800e16a:	bf00      	nop
 800e16c:	40021000 	.word	0x40021000

0800e170 <Go_To_Sleep>:

HAL_StatusTypeDef Go_To_Sleep(PWR_MODE_t mode, uint32_t seconds)
{
 800e170:	b580      	push	{r7, lr}
 800e172:	b084      	sub	sp, #16
 800e174:	af00      	add	r7, sp, #0
 800e176:	4603      	mov	r3, r0
 800e178:	6039      	str	r1, [r7, #0]
 800e17a:	71fb      	strb	r3, [r7, #7]
	//reset wake up pin interrupt
	__HAL_RCC_PWR_CLK_ENABLE();
 800e17c:	4a19      	ldr	r2, [pc, #100]	; (800e1e4 <Go_To_Sleep+0x74>)
 800e17e:	4b19      	ldr	r3, [pc, #100]	; (800e1e4 <Go_To_Sleep+0x74>)
 800e180:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e182:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e186:	6593      	str	r3, [r2, #88]	; 0x58
 800e188:	4b16      	ldr	r3, [pc, #88]	; (800e1e4 <Go_To_Sleep+0x74>)
 800e18a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e18c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e190:	60fb      	str	r3, [r7, #12]
 800e192:	68fb      	ldr	r3, [r7, #12]
	/* Enable Wake Up timer in interrupt mode */
	HAL_PWREx_EnableGPIOPullDown(PWR_GPIO_C, GPIO_PIN_7);
 800e194:	2180      	movs	r1, #128	; 0x80
 800e196:	2002      	movs	r0, #2
 800e198:	f7f5 fabc 	bl	8003714 <HAL_PWREx_EnableGPIOPullDown>

	HAL_PWREx_EnablePullUpPullDownConfig();
 800e19c:	f7f5 fbce 	bl	800393c <HAL_PWREx_EnablePullUpPullDownConfig>
	//set alarm
	if(seconds > 0)
 800e1a0:	683b      	ldr	r3, [r7, #0]
 800e1a2:	2b00      	cmp	r3, #0
 800e1a4:	d00b      	beq.n	800e1be <Go_To_Sleep+0x4e>
	{
	 if(HAL_RTCEx_SetWakeUpTimer_IT(&hrtc,(seconds-1),RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 800e1a6:	683b      	ldr	r3, [r7, #0]
 800e1a8:	3b01      	subs	r3, #1
 800e1aa:	2204      	movs	r2, #4
 800e1ac:	4619      	mov	r1, r3
 800e1ae:	480e      	ldr	r0, [pc, #56]	; (800e1e8 <Go_To_Sleep+0x78>)
 800e1b0:	f7f7 f92a 	bl	8005408 <HAL_RTCEx_SetWakeUpTimer_IT>
 800e1b4:	4603      	mov	r3, r0
 800e1b6:	2b00      	cmp	r3, #0
 800e1b8:	d001      	beq.n	800e1be <Go_To_Sleep+0x4e>
	  {
		 return HAL_ERROR;
 800e1ba:	2301      	movs	r3, #1
 800e1bc:	e00d      	b.n	800e1da <Go_To_Sleep+0x6a>
	  }
	}
	 HAL_PWREx_EnableInternalWakeUpLine();
 800e1be:	f7f5 f97b 	bl	80034b8 <HAL_PWREx_EnableInternalWakeUpLine>
	 //if shutdown mode enabled
	 if(mode == SHUTDOWN)
 800e1c2:	79fb      	ldrb	r3, [r7, #7]
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	d102      	bne.n	800e1ce <Go_To_Sleep+0x5e>
	 {
		 HAL_PWREx_EnterSHUTDOWNMode();
 800e1c8:	f7f5 fbd4 	bl	8003974 <HAL_PWREx_EnterSHUTDOWNMode>
 800e1cc:	e004      	b.n	800e1d8 <Go_To_Sleep+0x68>
	 }
	 else if(mode == STDBY)
 800e1ce:	79fb      	ldrb	r3, [r7, #7]
 800e1d0:	2b01      	cmp	r3, #1
 800e1d2:	d101      	bne.n	800e1d8 <Go_To_Sleep+0x68>
	 {
		 HAL_PWR_EnterSTANDBYMode();
 800e1d4:	f7f5 f8f6 	bl	80033c4 <HAL_PWR_EnterSTANDBYMode>
	 }
	 return HAL_OK;
 800e1d8:	2300      	movs	r3, #0
}
 800e1da:	4618      	mov	r0, r3
 800e1dc:	3710      	adds	r7, #16
 800e1de:	46bd      	mov	sp, r7
 800e1e0:	bd80      	pop	{r7, pc}
 800e1e2:	bf00      	nop
 800e1e4:	40021000 	.word	0x40021000
 800e1e8:	20003c44 	.word	0x20003c44

0800e1ec <set_WUP_Pin>:
	HAL_PWREx_EnterSTOP1Mode(PWR_STOPENTRY_WFI);
	return HAL_OK;
}

void set_WUP_Pin(uint32_t Pin, PinMode_typedef mode)
{
 800e1ec:	b580      	push	{r7, lr}
 800e1ee:	b090      	sub	sp, #64	; 0x40
 800e1f0:	af00      	add	r7, sp, #0
 800e1f2:	6078      	str	r0, [r7, #4]
 800e1f4:	460b      	mov	r3, r1
 800e1f6:	70fb      	strb	r3, [r7, #3]

	GPIO_TypeDef *Pin_Port;
	IRQn_Type WUP_IRQn;
	GPIO_InitTypeDef GPIO_InitStruct;
	switch (Pin) {
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	3b01      	subs	r3, #1
 800e1fc:	2b0f      	cmp	r3, #15
 800e1fe:	f200 808a 	bhi.w	800e316 <set_WUP_Pin+0x12a>
 800e202:	a201      	add	r2, pc, #4	; (adr r2, 800e208 <set_WUP_Pin+0x1c>)
 800e204:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e208:	0800e249 	.word	0x0800e249
 800e20c:	0800e273 	.word	0x0800e273
 800e210:	0800e317 	.word	0x0800e317
 800e214:	0800e29d 	.word	0x0800e29d
 800e218:	0800e317 	.word	0x0800e317
 800e21c:	0800e317 	.word	0x0800e317
 800e220:	0800e317 	.word	0x0800e317
 800e224:	0800e2c5 	.word	0x0800e2c5
 800e228:	0800e317 	.word	0x0800e317
 800e22c:	0800e317 	.word	0x0800e317
 800e230:	0800e317 	.word	0x0800e317
 800e234:	0800e317 	.word	0x0800e317
 800e238:	0800e317 	.word	0x0800e317
 800e23c:	0800e317 	.word	0x0800e317
 800e240:	0800e317 	.word	0x0800e317
 800e244:	0800e2ef 	.word	0x0800e2ef
		case PWR_WAKEUP_PIN1:
			__HAL_RCC_GPIOA_CLK_ENABLE();
 800e248:	4a69      	ldr	r2, [pc, #420]	; (800e3f0 <set_WUP_Pin+0x204>)
 800e24a:	4b69      	ldr	r3, [pc, #420]	; (800e3f0 <set_WUP_Pin+0x204>)
 800e24c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e24e:	f043 0301 	orr.w	r3, r3, #1
 800e252:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e254:	4b66      	ldr	r3, [pc, #408]	; (800e3f0 <set_WUP_Pin+0x204>)
 800e256:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e258:	f003 0301 	and.w	r3, r3, #1
 800e25c:	623b      	str	r3, [r7, #32]
 800e25e:	6a3b      	ldr	r3, [r7, #32]
			Pin_Port = GPIOA;
 800e260:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800e264:	63fb      	str	r3, [r7, #60]	; 0x3c
			GPIO_InitStruct.Pin = GPIO_PIN_0;
 800e266:	2301      	movs	r3, #1
 800e268:	627b      	str	r3, [r7, #36]	; 0x24
			WUP_IRQn = EXTI0_IRQn;
 800e26a:	2306      	movs	r3, #6
 800e26c:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			break;
 800e270:	e052      	b.n	800e318 <set_WUP_Pin+0x12c>
		case PWR_WAKEUP_PIN2:
			__HAL_RCC_GPIOC_CLK_ENABLE();
 800e272:	4a5f      	ldr	r2, [pc, #380]	; (800e3f0 <set_WUP_Pin+0x204>)
 800e274:	4b5e      	ldr	r3, [pc, #376]	; (800e3f0 <set_WUP_Pin+0x204>)
 800e276:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e278:	f043 0304 	orr.w	r3, r3, #4
 800e27c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e27e:	4b5c      	ldr	r3, [pc, #368]	; (800e3f0 <set_WUP_Pin+0x204>)
 800e280:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e282:	f003 0304 	and.w	r3, r3, #4
 800e286:	61fb      	str	r3, [r7, #28]
 800e288:	69fb      	ldr	r3, [r7, #28]
			Pin_Port = GPIOC;
 800e28a:	4b5a      	ldr	r3, [pc, #360]	; (800e3f4 <set_WUP_Pin+0x208>)
 800e28c:	63fb      	str	r3, [r7, #60]	; 0x3c
			GPIO_InitStruct.Pin = GPIO_PIN_13;
 800e28e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800e292:	627b      	str	r3, [r7, #36]	; 0x24
			WUP_IRQn = EXTI15_10_IRQn;
 800e294:	2328      	movs	r3, #40	; 0x28
 800e296:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			break;
 800e29a:	e03d      	b.n	800e318 <set_WUP_Pin+0x12c>
		case PWR_WAKEUP_PIN3:
			__HAL_RCC_GPIOE_CLK_ENABLE();
 800e29c:	4a54      	ldr	r2, [pc, #336]	; (800e3f0 <set_WUP_Pin+0x204>)
 800e29e:	4b54      	ldr	r3, [pc, #336]	; (800e3f0 <set_WUP_Pin+0x204>)
 800e2a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e2a2:	f043 0310 	orr.w	r3, r3, #16
 800e2a6:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e2a8:	4b51      	ldr	r3, [pc, #324]	; (800e3f0 <set_WUP_Pin+0x204>)
 800e2aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e2ac:	f003 0310 	and.w	r3, r3, #16
 800e2b0:	61bb      	str	r3, [r7, #24]
 800e2b2:	69bb      	ldr	r3, [r7, #24]
			Pin_Port = GPIOE;
 800e2b4:	4b50      	ldr	r3, [pc, #320]	; (800e3f8 <set_WUP_Pin+0x20c>)
 800e2b6:	63fb      	str	r3, [r7, #60]	; 0x3c
			GPIO_InitStruct.Pin = GPIO_PIN_6;
 800e2b8:	2340      	movs	r3, #64	; 0x40
 800e2ba:	627b      	str	r3, [r7, #36]	; 0x24
			WUP_IRQn = EXTI9_5_IRQn;
 800e2bc:	2317      	movs	r3, #23
 800e2be:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			break;
 800e2c2:	e029      	b.n	800e318 <set_WUP_Pin+0x12c>
		case PWR_WAKEUP_PIN4:
			__HAL_RCC_GPIOA_CLK_ENABLE();
 800e2c4:	4a4a      	ldr	r2, [pc, #296]	; (800e3f0 <set_WUP_Pin+0x204>)
 800e2c6:	4b4a      	ldr	r3, [pc, #296]	; (800e3f0 <set_WUP_Pin+0x204>)
 800e2c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e2ca:	f043 0301 	orr.w	r3, r3, #1
 800e2ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e2d0:	4b47      	ldr	r3, [pc, #284]	; (800e3f0 <set_WUP_Pin+0x204>)
 800e2d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e2d4:	f003 0301 	and.w	r3, r3, #1
 800e2d8:	617b      	str	r3, [r7, #20]
 800e2da:	697b      	ldr	r3, [r7, #20]
			GPIO_InitStruct.Pin = GPIO_PIN_2;
 800e2dc:	2304      	movs	r3, #4
 800e2de:	627b      	str	r3, [r7, #36]	; 0x24
			Pin_Port = GPIOA;
 800e2e0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800e2e4:	63fb      	str	r3, [r7, #60]	; 0x3c
			WUP_IRQn = EXTI2_IRQn;
 800e2e6:	2308      	movs	r3, #8
 800e2e8:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			break;
 800e2ec:	e014      	b.n	800e318 <set_WUP_Pin+0x12c>
		case PWR_WAKEUP_PIN5:
			__HAL_RCC_GPIOC_CLK_ENABLE();
 800e2ee:	4a40      	ldr	r2, [pc, #256]	; (800e3f0 <set_WUP_Pin+0x204>)
 800e2f0:	4b3f      	ldr	r3, [pc, #252]	; (800e3f0 <set_WUP_Pin+0x204>)
 800e2f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e2f4:	f043 0304 	orr.w	r3, r3, #4
 800e2f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e2fa:	4b3d      	ldr	r3, [pc, #244]	; (800e3f0 <set_WUP_Pin+0x204>)
 800e2fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e2fe:	f003 0304 	and.w	r3, r3, #4
 800e302:	613b      	str	r3, [r7, #16]
 800e304:	693b      	ldr	r3, [r7, #16]
			Pin_Port = GPIOC;
 800e306:	4b3b      	ldr	r3, [pc, #236]	; (800e3f4 <set_WUP_Pin+0x208>)
 800e308:	63fb      	str	r3, [r7, #60]	; 0x3c
			GPIO_InitStruct.Pin = GPIO_PIN_5;
 800e30a:	2320      	movs	r3, #32
 800e30c:	627b      	str	r3, [r7, #36]	; 0x24
			WUP_IRQn = EXTI9_5_IRQn;
 800e30e:	2317      	movs	r3, #23
 800e310:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			break;
 800e314:	e000      	b.n	800e318 <set_WUP_Pin+0x12c>
		default:
			break;
 800e316:	bf00      	nop
	}
	//configure pin for exti map


	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800e318:	4b38      	ldr	r3, [pc, #224]	; (800e3fc <set_WUP_Pin+0x210>)
 800e31a:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800e31c:	2302      	movs	r3, #2
 800e31e:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800e320:	2302      	movs	r3, #2
 800e322:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(Pin_Port,&GPIO_InitStruct);
 800e324:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e328:	4619      	mov	r1, r3
 800e32a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800e32c:	f7f3 fe8e 	bl	800204c <HAL_GPIO_Init>
	//set NVIC interrupt
    HAL_NVIC_SetPriority(WUP_IRQn, 0x0F, 0);
 800e330:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 800e334:	2200      	movs	r2, #0
 800e336:	210f      	movs	r1, #15
 800e338:	4618      	mov	r0, r3
 800e33a:	f7f3 fada 	bl	80018f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(WUP_IRQn);
 800e33e:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 800e342:	4618      	mov	r0, r3
 800e344:	f7f3 faf1 	bl	800192a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_ClearPendingIRQ(WUP_IRQn);
 800e348:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 800e34c:	4618      	mov	r0, r3
 800e34e:	f7f3 fb1a 	bl	8001986 <HAL_NVIC_ClearPendingIRQ>
    //enable wup in PWR register
    __HAL_RCC_PWR_CLK_ENABLE();
 800e352:	4a27      	ldr	r2, [pc, #156]	; (800e3f0 <set_WUP_Pin+0x204>)
 800e354:	4b26      	ldr	r3, [pc, #152]	; (800e3f0 <set_WUP_Pin+0x204>)
 800e356:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e358:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e35c:	6593      	str	r3, [r2, #88]	; 0x58
 800e35e:	4b24      	ldr	r3, [pc, #144]	; (800e3f0 <set_WUP_Pin+0x204>)
 800e360:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e362:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e366:	60fb      	str	r3, [r7, #12]
 800e368:	68fb      	ldr	r3, [r7, #12]
    if(mode == MODE_WUP)
 800e36a:	78fb      	ldrb	r3, [r7, #3]
 800e36c:	2b00      	cmp	r3, #0
 800e36e:	d10f      	bne.n	800e390 <set_WUP_Pin+0x1a4>
    {
    	__HAL_RCC_PWR_CLK_ENABLE();
 800e370:	4a1f      	ldr	r2, [pc, #124]	; (800e3f0 <set_WUP_Pin+0x204>)
 800e372:	4b1f      	ldr	r3, [pc, #124]	; (800e3f0 <set_WUP_Pin+0x204>)
 800e374:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e376:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e37a:	6593      	str	r3, [r2, #88]	; 0x58
 800e37c:	4b1c      	ldr	r3, [pc, #112]	; (800e3f0 <set_WUP_Pin+0x204>)
 800e37e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e380:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e384:	60bb      	str	r3, [r7, #8]
 800e386:	68bb      	ldr	r3, [r7, #8]
    	HAL_PWR_EnableWakeUpPin(Pin);
 800e388:	6878      	ldr	r0, [r7, #4]
 800e38a:	f7f4 ffe7 	bl	800335c <HAL_PWR_EnableWakeUpPin>
 800e38e:	e005      	b.n	800e39c <set_WUP_Pin+0x1b0>
    	//clear unwanted interrupts

    }else if (mode == MODE_EXTI)
 800e390:	78fb      	ldrb	r3, [r7, #3]
 800e392:	2b01      	cmp	r3, #1
 800e394:	d102      	bne.n	800e39c <set_WUP_Pin+0x1b0>
    {
    	HAL_PWR_DisableWakeUpPin(Pin);
 800e396:	6878      	ldr	r0, [r7, #4]
 800e398:	f7f5 f800 	bl	800339c <HAL_PWR_DisableWakeUpPin>
    }
   	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF1);
 800e39c:	4b18      	ldr	r3, [pc, #96]	; (800e400 <set_WUP_Pin+0x214>)
 800e39e:	2201      	movs	r2, #1
 800e3a0:	619a      	str	r2, [r3, #24]
    __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF2);
 800e3a2:	4b17      	ldr	r3, [pc, #92]	; (800e400 <set_WUP_Pin+0x214>)
 800e3a4:	2202      	movs	r2, #2
 800e3a6:	619a      	str	r2, [r3, #24]
    __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF3);
 800e3a8:	4b15      	ldr	r3, [pc, #84]	; (800e400 <set_WUP_Pin+0x214>)
 800e3aa:	2204      	movs	r2, #4
 800e3ac:	619a      	str	r2, [r3, #24]
    __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF4);
 800e3ae:	4b14      	ldr	r3, [pc, #80]	; (800e400 <set_WUP_Pin+0x214>)
 800e3b0:	2208      	movs	r2, #8
 800e3b2:	619a      	str	r2, [r3, #24]
    __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF5);
 800e3b4:	4b12      	ldr	r3, [pc, #72]	; (800e400 <set_WUP_Pin+0x214>)
 800e3b6:	2210      	movs	r2, #16
 800e3b8:	619a      	str	r2, [r3, #24]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI_LINE_5);
 800e3ba:	4b12      	ldr	r3, [pc, #72]	; (800e404 <set_WUP_Pin+0x218>)
 800e3bc:	4a12      	ldr	r2, [pc, #72]	; (800e408 <set_WUP_Pin+0x21c>)
 800e3be:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI_LINE_13);
 800e3c0:	4b10      	ldr	r3, [pc, #64]	; (800e404 <set_WUP_Pin+0x218>)
 800e3c2:	4a12      	ldr	r2, [pc, #72]	; (800e40c <set_WUP_Pin+0x220>)
 800e3c4:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI_LINE_0);
 800e3c6:	4b0f      	ldr	r3, [pc, #60]	; (800e404 <set_WUP_Pin+0x218>)
 800e3c8:	f04f 52b0 	mov.w	r2, #369098752	; 0x16000000
 800e3cc:	615a      	str	r2, [r3, #20]
   	__HAL_GPIO_EXTI_CLEAR_IT(EXTI_LINE_2);
 800e3ce:	4b0d      	ldr	r3, [pc, #52]	; (800e404 <set_WUP_Pin+0x218>)
 800e3d0:	4a0f      	ldr	r2, [pc, #60]	; (800e410 <set_WUP_Pin+0x224>)
 800e3d2:	615a      	str	r2, [r3, #20]
   	__HAL_GPIO_EXTI_CLEAR_IT(EXTI_LINE_6);
 800e3d4:	4b0b      	ldr	r3, [pc, #44]	; (800e404 <set_WUP_Pin+0x218>)
 800e3d6:	4a0f      	ldr	r2, [pc, #60]	; (800e414 <set_WUP_Pin+0x228>)
 800e3d8:	615a      	str	r2, [r3, #20]
	__HAL_RCC_PWR_CLK_DISABLE();
 800e3da:	4a05      	ldr	r2, [pc, #20]	; (800e3f0 <set_WUP_Pin+0x204>)
 800e3dc:	4b04      	ldr	r3, [pc, #16]	; (800e3f0 <set_WUP_Pin+0x204>)
 800e3de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e3e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e3e4:	6593      	str	r3, [r2, #88]	; 0x58
}
 800e3e6:	bf00      	nop
 800e3e8:	3740      	adds	r7, #64	; 0x40
 800e3ea:	46bd      	mov	sp, r7
 800e3ec:	bd80      	pop	{r7, pc}
 800e3ee:	bf00      	nop
 800e3f0:	40021000 	.word	0x40021000
 800e3f4:	48000800 	.word	0x48000800
 800e3f8:	48001000 	.word	0x48001000
 800e3fc:	10110000 	.word	0x10110000
 800e400:	40007000 	.word	0x40007000
 800e404:	40010400 	.word	0x40010400
 800e408:	16000005 	.word	0x16000005
 800e40c:	1600000d 	.word	0x1600000d
 800e410:	16000002 	.word	0x16000002
 800e414:	16000006 	.word	0x16000006

0800e418 <__io_putchar>:

PUTCHAR_PROTOTYPE
{
 800e418:	b580      	push	{r7, lr}
 800e41a:	b082      	sub	sp, #8
 800e41c:	af00      	add	r7, sp, #0
 800e41e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2,(uint8_t*) &ch,1,0xFFFF);
 800e420:	1d39      	adds	r1, r7, #4
 800e422:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e426:	2201      	movs	r2, #1
 800e428:	4803      	ldr	r0, [pc, #12]	; (800e438 <__io_putchar+0x20>)
 800e42a:	f7f9 fc79 	bl	8007d20 <HAL_UART_Transmit>
	return ch;
 800e42e:	687b      	ldr	r3, [r7, #4]
}
 800e430:	4618      	mov	r0, r3
 800e432:	3708      	adds	r7, #8
 800e434:	46bd      	mov	sp, r7
 800e436:	bd80      	pop	{r7, pc}
 800e438:	20003a6c 	.word	0x20003a6c

0800e43c <GPIO_Set_Pin_LP>:

void GPIO_Set_Pin_LP(void)
{
 800e43c:	b580      	push	{r7, lr}
 800e43e:	b08a      	sub	sp, #40	; 0x28
 800e440:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e442:	f107 0314 	add.w	r3, r7, #20
 800e446:	2200      	movs	r2, #0
 800e448:	601a      	str	r2, [r3, #0]
 800e44a:	605a      	str	r2, [r3, #4]
 800e44c:	609a      	str	r2, [r3, #8]
 800e44e:	60da      	str	r2, [r3, #12]
 800e450:	611a      	str	r2, [r3, #16]
	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 800e452:	4a3e      	ldr	r2, [pc, #248]	; (800e54c <GPIO_Set_Pin_LP+0x110>)
 800e454:	4b3d      	ldr	r3, [pc, #244]	; (800e54c <GPIO_Set_Pin_LP+0x110>)
 800e456:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e458:	f043 0304 	orr.w	r3, r3, #4
 800e45c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e45e:	4b3b      	ldr	r3, [pc, #236]	; (800e54c <GPIO_Set_Pin_LP+0x110>)
 800e460:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e462:	f003 0304 	and.w	r3, r3, #4
 800e466:	613b      	str	r3, [r7, #16]
 800e468:	693b      	ldr	r3, [r7, #16]
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 800e46a:	4a38      	ldr	r2, [pc, #224]	; (800e54c <GPIO_Set_Pin_LP+0x110>)
 800e46c:	4b37      	ldr	r3, [pc, #220]	; (800e54c <GPIO_Set_Pin_LP+0x110>)
 800e46e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e470:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e474:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e476:	4b35      	ldr	r3, [pc, #212]	; (800e54c <GPIO_Set_Pin_LP+0x110>)
 800e478:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e47a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e47e:	60fb      	str	r3, [r7, #12]
 800e480:	68fb      	ldr	r3, [r7, #12]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 800e482:	4a32      	ldr	r2, [pc, #200]	; (800e54c <GPIO_Set_Pin_LP+0x110>)
 800e484:	4b31      	ldr	r3, [pc, #196]	; (800e54c <GPIO_Set_Pin_LP+0x110>)
 800e486:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e488:	f043 0301 	orr.w	r3, r3, #1
 800e48c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e48e:	4b2f      	ldr	r3, [pc, #188]	; (800e54c <GPIO_Set_Pin_LP+0x110>)
 800e490:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e492:	f003 0301 	and.w	r3, r3, #1
 800e496:	60bb      	str	r3, [r7, #8]
 800e498:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 800e49a:	4a2c      	ldr	r2, [pc, #176]	; (800e54c <GPIO_Set_Pin_LP+0x110>)
 800e49c:	4b2b      	ldr	r3, [pc, #172]	; (800e54c <GPIO_Set_Pin_LP+0x110>)
 800e49e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e4a0:	f043 0302 	orr.w	r3, r3, #2
 800e4a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e4a6:	4b29      	ldr	r3, [pc, #164]	; (800e54c <GPIO_Set_Pin_LP+0x110>)
 800e4a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e4aa:	f003 0302 	and.w	r3, r3, #2
 800e4ae:	607b      	str	r3, [r7, #4]
 800e4b0:	687b      	ldr	r3, [r7, #4]
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 800e4b2:	4a26      	ldr	r2, [pc, #152]	; (800e54c <GPIO_Set_Pin_LP+0x110>)
 800e4b4:	4b25      	ldr	r3, [pc, #148]	; (800e54c <GPIO_Set_Pin_LP+0x110>)
 800e4b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e4b8:	f043 0308 	orr.w	r3, r3, #8
 800e4bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e4be:	4b23      	ldr	r3, [pc, #140]	; (800e54c <GPIO_Set_Pin_LP+0x110>)
 800e4c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e4c2:	f003 0308 	and.w	r3, r3, #8
 800e4c6:	603b      	str	r3, [r7, #0]
 800e4c8:	683b      	ldr	r3, [r7, #0]
	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800e4ca:	2200      	movs	r2, #0
 800e4cc:	2120      	movs	r1, #32
 800e4ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800e4d2:	f7f4 f855 	bl	8002580 <HAL_GPIO_WritePin>
	  /*Configure GPIO pins : PC13 PC0 PC1 PC2
	                           PC3 PC4 PC5 PC6
	                           PC7 PC8 PC9 PC10
	                           PC11 PC12 */
	  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
 800e4d6:	f643 73ff 	movw	r3, #16383	; 0x3fff
 800e4da:	617b      	str	r3, [r7, #20]
	                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
	                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
	                          |GPIO_PIN_11|GPIO_PIN_12;
	  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e4dc:	2303      	movs	r3, #3
 800e4de:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e4e0:	2300      	movs	r3, #0
 800e4e2:	61fb      	str	r3, [r7, #28]
	  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e4e4:	f107 0314 	add.w	r3, r7, #20
 800e4e8:	4619      	mov	r1, r3
 800e4ea:	4819      	ldr	r0, [pc, #100]	; (800e550 <GPIO_Set_Pin_LP+0x114>)
 800e4ec:	f7f3 fdae 	bl	800204c <HAL_GPIO_Init>

	  /*Configure GPIO pins : PA0 PA1 PA4 PA6
	                           PA7 PA9 PA10 PA11
	                           PA12 PA15 */
	  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6
 800e4f0:	f649 63d3 	movw	r3, #40659	; 0x9ed3
 800e4f4:	617b      	str	r3, [r7, #20]
	                          |GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
	                          |GPIO_PIN_12|GPIO_PIN_15;
	  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e4f6:	2303      	movs	r3, #3
 800e4f8:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e4fa:	2300      	movs	r3, #0
 800e4fc:	61fb      	str	r3, [r7, #28]
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e4fe:	f107 0314 	add.w	r3, r7, #20
 800e502:	4619      	mov	r1, r3
 800e504:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800e508:	f7f3 fda0 	bl	800204c <HAL_GPIO_Init>

	  /*Configure GPIO pin : LD2_Pin */
	  GPIO_InitStruct.Pin = LD2_Pin;
 800e50c:	2320      	movs	r3, #32
 800e50e:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e510:	2301      	movs	r3, #1
 800e512:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e514:	2300      	movs	r3, #0
 800e516:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e518:	2300      	movs	r3, #0
 800e51a:	623b      	str	r3, [r7, #32]
	  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800e51c:	f107 0314 	add.w	r3, r7, #20
 800e520:	4619      	mov	r1, r3
 800e522:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800e526:	f7f3 fd91 	bl	800204c <HAL_GPIO_Init>

	  /*Configure GPIO pins : PB0 PB1 PB2 PB10
	                           PB11 PB12 PB13 PB14
	                           PB15 PB3 PB4 PB5
	                           PB6 PB7 PB8 PB9 */
	  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 800e52a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e52e:	617b      	str	r3, [r7, #20]
	                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
	                          |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
	                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
	  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e530:	2303      	movs	r3, #3
 800e532:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e534:	2300      	movs	r3, #0
 800e536:	61fb      	str	r3, [r7, #28]
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e538:	f107 0314 	add.w	r3, r7, #20
 800e53c:	4619      	mov	r1, r3
 800e53e:	4805      	ldr	r0, [pc, #20]	; (800e554 <GPIO_Set_Pin_LP+0x118>)
 800e540:	f7f3 fd84 	bl	800204c <HAL_GPIO_Init>

}
 800e544:	bf00      	nop
 800e546:	3728      	adds	r7, #40	; 0x28
 800e548:	46bd      	mov	sp, r7
 800e54a:	bd80      	pop	{r7, pc}
 800e54c:	40021000 	.word	0x40021000
 800e550:	48000800 	.word	0x48000800
 800e554:	48000400 	.word	0x48000400

0800e558 <Get_Current_Address_Pointer>:
/*
 * @brief: Function code for returning Flash Chip address from storage
 *
 */
uint8_t Get_Current_Address_Pointer(uint8_t chip,uint8_t* address_Array)
{
 800e558:	b480      	push	{r7}
 800e55a:	b087      	sub	sp, #28
 800e55c:	af00      	add	r7, sp, #0
 800e55e:	4603      	mov	r3, r0
 800e560:	6039      	str	r1, [r7, #0]
 800e562:	71fb      	strb	r3, [r7, #7]


	if(chip < 4 && chip > 0)
 800e564:	79fb      	ldrb	r3, [r7, #7]
 800e566:	2b03      	cmp	r3, #3
 800e568:	d831      	bhi.n	800e5ce <Get_Current_Address_Pointer+0x76>
 800e56a:	79fb      	ldrb	r3, [r7, #7]
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	d02e      	beq.n	800e5ce <Get_Current_Address_Pointer+0x76>
	{
		__HAL_RCC_PWR_CLK_ENABLE();
 800e570:	4a1a      	ldr	r2, [pc, #104]	; (800e5dc <Get_Current_Address_Pointer+0x84>)
 800e572:	4b1a      	ldr	r3, [pc, #104]	; (800e5dc <Get_Current_Address_Pointer+0x84>)
 800e574:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e576:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e57a:	6593      	str	r3, [r2, #88]	; 0x58
 800e57c:	4b17      	ldr	r3, [pc, #92]	; (800e5dc <Get_Current_Address_Pointer+0x84>)
 800e57e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e580:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e584:	60bb      	str	r3, [r7, #8]
 800e586:	68bb      	ldr	r3, [r7, #8]
		//create pointer to register
		uint32_t* address = (uint32_t*)(&RTC->BKP2R) + (chip -1); //
 800e588:	79fb      	ldrb	r3, [r7, #7]
 800e58a:	009a      	lsls	r2, r3, #2
 800e58c:	4b14      	ldr	r3, [pc, #80]	; (800e5e0 <Get_Current_Address_Pointer+0x88>)
 800e58e:	4413      	add	r3, r2
 800e590:	613b      	str	r3, [r7, #16]
		uint32_t temp = *address;
 800e592:	693b      	ldr	r3, [r7, #16]
 800e594:	681b      	ldr	r3, [r3, #0]
 800e596:	60fb      	str	r3, [r7, #12]
		//break up 24 bit number into 3 x 8 bit integer array
		for (int i = 0; i < 3; ++i)
 800e598:	2300      	movs	r3, #0
 800e59a:	617b      	str	r3, [r7, #20]
 800e59c:	e00c      	b.n	800e5b8 <Get_Current_Address_Pointer+0x60>
		{
			address_Array[i] = (temp>>(i*8))&0xFF;
 800e59e:	697b      	ldr	r3, [r7, #20]
 800e5a0:	683a      	ldr	r2, [r7, #0]
 800e5a2:	4413      	add	r3, r2
 800e5a4:	697a      	ldr	r2, [r7, #20]
 800e5a6:	00d2      	lsls	r2, r2, #3
 800e5a8:	68f9      	ldr	r1, [r7, #12]
 800e5aa:	fa21 f202 	lsr.w	r2, r1, r2
 800e5ae:	b2d2      	uxtb	r2, r2
 800e5b0:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < 3; ++i)
 800e5b2:	697b      	ldr	r3, [r7, #20]
 800e5b4:	3301      	adds	r3, #1
 800e5b6:	617b      	str	r3, [r7, #20]
 800e5b8:	697b      	ldr	r3, [r7, #20]
 800e5ba:	2b02      	cmp	r3, #2
 800e5bc:	ddef      	ble.n	800e59e <Get_Current_Address_Pointer+0x46>
		}
		__HAL_RCC_PWR_CLK_DISABLE();
 800e5be:	4a07      	ldr	r2, [pc, #28]	; (800e5dc <Get_Current_Address_Pointer+0x84>)
 800e5c0:	4b06      	ldr	r3, [pc, #24]	; (800e5dc <Get_Current_Address_Pointer+0x84>)
 800e5c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e5c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e5c8:	6593      	str	r3, [r2, #88]	; 0x58
		return 1;
 800e5ca:	2301      	movs	r3, #1
 800e5cc:	e000      	b.n	800e5d0 <Get_Current_Address_Pointer+0x78>
	}
	//chip value out of range
	return 0;
 800e5ce:	2300      	movs	r3, #0
}
 800e5d0:	4618      	mov	r0, r3
 800e5d2:	371c      	adds	r7, #28
 800e5d4:	46bd      	mov	sp, r7
 800e5d6:	bc80      	pop	{r7}
 800e5d8:	4770      	bx	lr
 800e5da:	bf00      	nop
 800e5dc:	40021000 	.word	0x40021000
 800e5e0:	40002854 	.word	0x40002854

0800e5e4 <Set_Current_Address_Pointer>:
/*
 * @brief: Function code for storing Flash Chip address
 *
 */
uint8_t Set_Current_Address_Pointer(uint8_t chip,uint8_t* address_Array)
{
 800e5e4:	b480      	push	{r7}
 800e5e6:	b087      	sub	sp, #28
 800e5e8:	af00      	add	r7, sp, #0
 800e5ea:	4603      	mov	r3, r0
 800e5ec:	6039      	str	r1, [r7, #0]
 800e5ee:	71fb      	strb	r3, [r7, #7]
	if(chip <= 4 && chip > 0)
 800e5f0:	79fb      	ldrb	r3, [r7, #7]
 800e5f2:	2b04      	cmp	r3, #4
 800e5f4:	d836      	bhi.n	800e664 <Set_Current_Address_Pointer+0x80>
 800e5f6:	79fb      	ldrb	r3, [r7, #7]
 800e5f8:	2b00      	cmp	r3, #0
 800e5fa:	d033      	beq.n	800e664 <Set_Current_Address_Pointer+0x80>
		{
			__HAL_RCC_PWR_CLK_ENABLE();
 800e5fc:	4a1c      	ldr	r2, [pc, #112]	; (800e670 <Set_Current_Address_Pointer+0x8c>)
 800e5fe:	4b1c      	ldr	r3, [pc, #112]	; (800e670 <Set_Current_Address_Pointer+0x8c>)
 800e600:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e602:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e606:	6593      	str	r3, [r2, #88]	; 0x58
 800e608:	4b19      	ldr	r3, [pc, #100]	; (800e670 <Set_Current_Address_Pointer+0x8c>)
 800e60a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e60c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e610:	60bb      	str	r3, [r7, #8]
 800e612:	68bb      	ldr	r3, [r7, #8]
			//create pointer to register
			uint32_t* address = (uint32_t*)(&RTC->BKP2R) + (chip -1); //
 800e614:	79fb      	ldrb	r3, [r7, #7]
 800e616:	009a      	lsls	r2, r3, #2
 800e618:	4b16      	ldr	r3, [pc, #88]	; (800e674 <Set_Current_Address_Pointer+0x90>)
 800e61a:	4413      	add	r3, r2
 800e61c:	60fb      	str	r3, [r7, #12]
			uint32_t temp = 0;
 800e61e:	2300      	movs	r3, #0
 800e620:	617b      	str	r3, [r7, #20]
			//break up 24 bit number into 3 x 8 bit integer array
			for (int i = 0; i < 3; ++i)
 800e622:	2300      	movs	r3, #0
 800e624:	613b      	str	r3, [r7, #16]
 800e626:	e00f      	b.n	800e648 <Set_Current_Address_Pointer+0x64>
			{
				temp |= address_Array[i] <<(8*i);
 800e628:	693b      	ldr	r3, [r7, #16]
 800e62a:	683a      	ldr	r2, [r7, #0]
 800e62c:	4413      	add	r3, r2
 800e62e:	781b      	ldrb	r3, [r3, #0]
 800e630:	461a      	mov	r2, r3
 800e632:	693b      	ldr	r3, [r7, #16]
 800e634:	00db      	lsls	r3, r3, #3
 800e636:	fa02 f303 	lsl.w	r3, r2, r3
 800e63a:	461a      	mov	r2, r3
 800e63c:	697b      	ldr	r3, [r7, #20]
 800e63e:	4313      	orrs	r3, r2
 800e640:	617b      	str	r3, [r7, #20]
			for (int i = 0; i < 3; ++i)
 800e642:	693b      	ldr	r3, [r7, #16]
 800e644:	3301      	adds	r3, #1
 800e646:	613b      	str	r3, [r7, #16]
 800e648:	693b      	ldr	r3, [r7, #16]
 800e64a:	2b02      	cmp	r3, #2
 800e64c:	ddec      	ble.n	800e628 <Set_Current_Address_Pointer+0x44>
			}
			*address = temp;
 800e64e:	68fb      	ldr	r3, [r7, #12]
 800e650:	697a      	ldr	r2, [r7, #20]
 800e652:	601a      	str	r2, [r3, #0]
			__HAL_RCC_PWR_CLK_DISABLE();
 800e654:	4a06      	ldr	r2, [pc, #24]	; (800e670 <Set_Current_Address_Pointer+0x8c>)
 800e656:	4b06      	ldr	r3, [pc, #24]	; (800e670 <Set_Current_Address_Pointer+0x8c>)
 800e658:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e65a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e65e:	6593      	str	r3, [r2, #88]	; 0x58
			return 1;
 800e660:	2301      	movs	r3, #1
 800e662:	e000      	b.n	800e666 <Set_Current_Address_Pointer+0x82>
		}
		//chip value out of range
		return 0;
 800e664:	2300      	movs	r3, #0
}
 800e666:	4618      	mov	r0, r3
 800e668:	371c      	adds	r7, #28
 800e66a:	46bd      	mov	sp, r7
 800e66c:	bc80      	pop	{r7}
 800e66e:	4770      	bx	lr
 800e670:	40021000 	.word	0x40021000
 800e674:	40002854 	.word	0x40002854

0800e678 <Get_Active_Chip>:
/*
 * @brief: Code for retrieving active chip from back up registers
 *
 */
uint8_t Get_Active_Chip(void)
{
 800e678:	b480      	push	{r7}
 800e67a:	b083      	sub	sp, #12
 800e67c:	af00      	add	r7, sp, #0
	__HAL_RCC_PWR_CLK_ENABLE();
 800e67e:	4a0e      	ldr	r2, [pc, #56]	; (800e6b8 <Get_Active_Chip+0x40>)
 800e680:	4b0d      	ldr	r3, [pc, #52]	; (800e6b8 <Get_Active_Chip+0x40>)
 800e682:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e684:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e688:	6593      	str	r3, [r2, #88]	; 0x58
 800e68a:	4b0b      	ldr	r3, [pc, #44]	; (800e6b8 <Get_Active_Chip+0x40>)
 800e68c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e68e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e692:	603b      	str	r3, [r7, #0]
 800e694:	683b      	ldr	r3, [r7, #0]
	uint8_t chip = ((RTC->BKP1R)&0xFF00)>>8;
 800e696:	4b09      	ldr	r3, [pc, #36]	; (800e6bc <Get_Active_Chip+0x44>)
 800e698:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e69a:	0a1b      	lsrs	r3, r3, #8
 800e69c:	71fb      	strb	r3, [r7, #7]
	__HAL_RCC_PWR_CLK_DISABLE();
 800e69e:	4a06      	ldr	r2, [pc, #24]	; (800e6b8 <Get_Active_Chip+0x40>)
 800e6a0:	4b05      	ldr	r3, [pc, #20]	; (800e6b8 <Get_Active_Chip+0x40>)
 800e6a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e6a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e6a8:	6593      	str	r3, [r2, #88]	; 0x58
	return chip;
 800e6aa:	79fb      	ldrb	r3, [r7, #7]
}
 800e6ac:	4618      	mov	r0, r3
 800e6ae:	370c      	adds	r7, #12
 800e6b0:	46bd      	mov	sp, r7
 800e6b2:	bc80      	pop	{r7}
 800e6b4:	4770      	bx	lr
 800e6b6:	bf00      	nop
 800e6b8:	40021000 	.word	0x40021000
 800e6bc:	40002800 	.word	0x40002800

0800e6c0 <Set_Active_Chip>:

void Set_Active_Chip(uint8_t chipnumber)
{
 800e6c0:	b480      	push	{r7}
 800e6c2:	b085      	sub	sp, #20
 800e6c4:	af00      	add	r7, sp, #0
 800e6c6:	4603      	mov	r3, r0
 800e6c8:	71fb      	strb	r3, [r7, #7]
	__HAL_RCC_PWR_CLK_ENABLE();
 800e6ca:	4a12      	ldr	r2, [pc, #72]	; (800e714 <Set_Active_Chip+0x54>)
 800e6cc:	4b11      	ldr	r3, [pc, #68]	; (800e714 <Set_Active_Chip+0x54>)
 800e6ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e6d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e6d4:	6593      	str	r3, [r2, #88]	; 0x58
 800e6d6:	4b0f      	ldr	r3, [pc, #60]	; (800e714 <Set_Active_Chip+0x54>)
 800e6d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e6da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e6de:	60bb      	str	r3, [r7, #8]
 800e6e0:	68bb      	ldr	r3, [r7, #8]
	uint32_t val = (RTC->BKP1R)&0xFFFF00FF;
 800e6e2:	4b0d      	ldr	r3, [pc, #52]	; (800e718 <Set_Active_Chip+0x58>)
 800e6e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e6e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800e6ea:	60fb      	str	r3, [r7, #12]
	val |= (chipnumber<<8);
 800e6ec:	79fb      	ldrb	r3, [r7, #7]
 800e6ee:	021b      	lsls	r3, r3, #8
 800e6f0:	461a      	mov	r2, r3
 800e6f2:	68fb      	ldr	r3, [r7, #12]
 800e6f4:	4313      	orrs	r3, r2
 800e6f6:	60fb      	str	r3, [r7, #12]
	RTC->BKP1R = val;
 800e6f8:	4a07      	ldr	r2, [pc, #28]	; (800e718 <Set_Active_Chip+0x58>)
 800e6fa:	68fb      	ldr	r3, [r7, #12]
 800e6fc:	6553      	str	r3, [r2, #84]	; 0x54
	__HAL_RCC_PWR_CLK_DISABLE();
 800e6fe:	4a05      	ldr	r2, [pc, #20]	; (800e714 <Set_Active_Chip+0x54>)
 800e700:	4b04      	ldr	r3, [pc, #16]	; (800e714 <Set_Active_Chip+0x54>)
 800e702:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e704:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e708:	6593      	str	r3, [r2, #88]	; 0x58
}
 800e70a:	bf00      	nop
 800e70c:	3714      	adds	r7, #20
 800e70e:	46bd      	mov	sp, r7
 800e710:	bc80      	pop	{r7}
 800e712:	4770      	bx	lr
 800e714:	40021000 	.word	0x40021000
 800e718:	40002800 	.word	0x40002800

0800e71c <Get_Next_Active_Chip>:

uint8_t Get_Next_Active_Chip(void)
{
 800e71c:	b480      	push	{r7}
 800e71e:	b083      	sub	sp, #12
 800e720:	af00      	add	r7, sp, #0
	__HAL_RCC_PWR_CLK_ENABLE();
 800e722:	4a0e      	ldr	r2, [pc, #56]	; (800e75c <Get_Next_Active_Chip+0x40>)
 800e724:	4b0d      	ldr	r3, [pc, #52]	; (800e75c <Get_Next_Active_Chip+0x40>)
 800e726:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e728:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e72c:	6593      	str	r3, [r2, #88]	; 0x58
 800e72e:	4b0b      	ldr	r3, [pc, #44]	; (800e75c <Get_Next_Active_Chip+0x40>)
 800e730:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e732:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e736:	603b      	str	r3, [r7, #0]
 800e738:	683b      	ldr	r3, [r7, #0]
	uint8_t chip = ((RTC->BKP1R)&0xFF000000)>>24;
 800e73a:	4b09      	ldr	r3, [pc, #36]	; (800e760 <Get_Next_Active_Chip+0x44>)
 800e73c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e73e:	0e1b      	lsrs	r3, r3, #24
 800e740:	71fb      	strb	r3, [r7, #7]
	__HAL_RCC_PWR_CLK_DISABLE();
 800e742:	4a06      	ldr	r2, [pc, #24]	; (800e75c <Get_Next_Active_Chip+0x40>)
 800e744:	4b05      	ldr	r3, [pc, #20]	; (800e75c <Get_Next_Active_Chip+0x40>)
 800e746:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e748:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e74c:	6593      	str	r3, [r2, #88]	; 0x58
	return chip;
 800e74e:	79fb      	ldrb	r3, [r7, #7]
}
 800e750:	4618      	mov	r0, r3
 800e752:	370c      	adds	r7, #12
 800e754:	46bd      	mov	sp, r7
 800e756:	bc80      	pop	{r7}
 800e758:	4770      	bx	lr
 800e75a:	bf00      	nop
 800e75c:	40021000 	.word	0x40021000
 800e760:	40002800 	.word	0x40002800

0800e764 <Set_Next_Active_Chip>:

void Set_Next_Active_Chip(uint8_t chipnumber)
{
 800e764:	b480      	push	{r7}
 800e766:	b085      	sub	sp, #20
 800e768:	af00      	add	r7, sp, #0
 800e76a:	4603      	mov	r3, r0
 800e76c:	71fb      	strb	r3, [r7, #7]
	__HAL_RCC_PWR_CLK_ENABLE();
 800e76e:	4a12      	ldr	r2, [pc, #72]	; (800e7b8 <Set_Next_Active_Chip+0x54>)
 800e770:	4b11      	ldr	r3, [pc, #68]	; (800e7b8 <Set_Next_Active_Chip+0x54>)
 800e772:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e774:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e778:	6593      	str	r3, [r2, #88]	; 0x58
 800e77a:	4b0f      	ldr	r3, [pc, #60]	; (800e7b8 <Set_Next_Active_Chip+0x54>)
 800e77c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e77e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e782:	60bb      	str	r3, [r7, #8]
 800e784:	68bb      	ldr	r3, [r7, #8]
	uint32_t val = (RTC->BKP1R)&0x00FFFFFF;
 800e786:	4b0d      	ldr	r3, [pc, #52]	; (800e7bc <Set_Next_Active_Chip+0x58>)
 800e788:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e78a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800e78e:	60fb      	str	r3, [r7, #12]
	val |= (chipnumber<<24);
 800e790:	79fb      	ldrb	r3, [r7, #7]
 800e792:	061b      	lsls	r3, r3, #24
 800e794:	461a      	mov	r2, r3
 800e796:	68fb      	ldr	r3, [r7, #12]
 800e798:	4313      	orrs	r3, r2
 800e79a:	60fb      	str	r3, [r7, #12]
	RTC->BKP1R = val;
 800e79c:	4a07      	ldr	r2, [pc, #28]	; (800e7bc <Set_Next_Active_Chip+0x58>)
 800e79e:	68fb      	ldr	r3, [r7, #12]
 800e7a0:	6553      	str	r3, [r2, #84]	; 0x54
	__HAL_RCC_PWR_CLK_DISABLE();
 800e7a2:	4a05      	ldr	r2, [pc, #20]	; (800e7b8 <Set_Next_Active_Chip+0x54>)
 800e7a4:	4b04      	ldr	r3, [pc, #16]	; (800e7b8 <Set_Next_Active_Chip+0x54>)
 800e7a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e7a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e7ac:	6593      	str	r3, [r2, #88]	; 0x58
}
 800e7ae:	bf00      	nop
 800e7b0:	3714      	adds	r7, #20
 800e7b2:	46bd      	mov	sp, r7
 800e7b4:	bc80      	pop	{r7}
 800e7b6:	4770      	bx	lr
 800e7b8:	40021000 	.word	0x40021000
 800e7bc:	40002800 	.word	0x40002800

0800e7c0 <to_binary_format>:

uint8_t* to_binary_format(GPS_Data_t gps_data ,uint8_t ID)
{
 800e7c0:	b084      	sub	sp, #16
 800e7c2:	b580      	push	{r7, lr}
 800e7c4:	b082      	sub	sp, #8
 800e7c6:	af00      	add	r7, sp, #0
 800e7c8:	f107 0e10 	add.w	lr, r7, #16
 800e7cc:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
		int16_t  s_halfword;
		unsigned char bytes[2];
	}halfword_converter;

	/*0. Byte 0: Packet ID*/
	*driftbuffer = ID;
 800e7d0:	4a38      	ldr	r2, [pc, #224]	; (800e8b4 <to_binary_format+0xf4>)
 800e7d2:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800e7d6:	7013      	strb	r3, [r2, #0]
	/*1. Bytes 1 - 4:  Epoch Time*/
	byte_converter.num = gps_data.Etime;
 800e7d8:	693b      	ldr	r3, [r7, #16]
 800e7da:	607b      	str	r3, [r7, #4]
	memcpy(&driftbuffer[1],(byte_converter).bytes,4);
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	4a35      	ldr	r2, [pc, #212]	; (800e8b4 <to_binary_format+0xf4>)
 800e7e0:	f8c2 3001 	str.w	r3, [r2, #1]

	/* Add coordinates bytes 1 - 5 = lat, bytes 6 - 10 = long*/
	byte_converter.a = gps_data.coordinates.lat;
 800e7e4:	697b      	ldr	r3, [r7, #20]
 800e7e6:	607b      	str	r3, [r7, #4]
	memcpy(&driftbuffer[5],byte_converter.bytes,4);
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	4a32      	ldr	r2, [pc, #200]	; (800e8b4 <to_binary_format+0xf4>)
 800e7ec:	f8c2 3005 	str.w	r3, [r2, #5]
	byte_converter.a = gps_data.coordinates.longi;
 800e7f0:	69bb      	ldr	r3, [r7, #24]
 800e7f2:	607b      	str	r3, [r7, #4]
	memcpy(&driftbuffer[9],byte_converter.bytes,4);
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	4a2f      	ldr	r2, [pc, #188]	; (800e8b4 <to_binary_format+0xf4>)
 800e7f8:	f8c2 3009 	str.w	r3, [r2, #9]


	//convert HDOP,VDOP, PDOP to 2 bytes big endian
	driftbuffer[13] = gps_data.diag.HDOP.digit;
 800e7fc:	7fba      	ldrb	r2, [r7, #30]
 800e7fe:	4b2d      	ldr	r3, [pc, #180]	; (800e8b4 <to_binary_format+0xf4>)
 800e800:	735a      	strb	r2, [r3, #13]
	driftbuffer[14] = gps_data.diag.HDOP.precision;
 800e802:	7ffa      	ldrb	r2, [r7, #31]
 800e804:	4b2b      	ldr	r3, [pc, #172]	; (800e8b4 <to_binary_format+0xf4>)
 800e806:	739a      	strb	r2, [r3, #14]
	driftbuffer[15] = gps_data.diag.VDOP.digit;
 800e808:	f897 2020 	ldrb.w	r2, [r7, #32]
 800e80c:	4b29      	ldr	r3, [pc, #164]	; (800e8b4 <to_binary_format+0xf4>)
 800e80e:	73da      	strb	r2, [r3, #15]
	driftbuffer[16] = gps_data.diag.VDOP.precision;
 800e810:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800e814:	4b27      	ldr	r3, [pc, #156]	; (800e8b4 <to_binary_format+0xf4>)
 800e816:	741a      	strb	r2, [r3, #16]
	driftbuffer[17] = gps_data.diag.PDOP.digit;
 800e818:	7f3a      	ldrb	r2, [r7, #28]
 800e81a:	4b26      	ldr	r3, [pc, #152]	; (800e8b4 <to_binary_format+0xf4>)
 800e81c:	745a      	strb	r2, [r3, #17]
	driftbuffer[18] = gps_data.diag.PDOP.precision;
 800e81e:	7f7a      	ldrb	r2, [r7, #29]
 800e820:	4b24      	ldr	r3, [pc, #144]	; (800e8b4 <to_binary_format+0xf4>)
 800e822:	749a      	strb	r2, [r3, #18]
	driftbuffer[19] = (gps_data.diag.num_sats);
 800e824:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800e828:	4b22      	ldr	r3, [pc, #136]	; (800e8b4 <to_binary_format+0xf4>)
 800e82a:	74da      	strb	r2, [r3, #19]
	driftbuffer[19] = driftbuffer[19]<<2;
 800e82c:	4b21      	ldr	r3, [pc, #132]	; (800e8b4 <to_binary_format+0xf4>)
 800e82e:	7cdb      	ldrb	r3, [r3, #19]
 800e830:	009b      	lsls	r3, r3, #2
 800e832:	b2da      	uxtb	r2, r3
 800e834:	4b1f      	ldr	r3, [pc, #124]	; (800e8b4 <to_binary_format+0xf4>)
 800e836:	74da      	strb	r2, [r3, #19]
	driftbuffer[19] |= gps_data.diag.fix_type;
 800e838:	4b1e      	ldr	r3, [pc, #120]	; (800e8b4 <to_binary_format+0xf4>)
 800e83a:	7cda      	ldrb	r2, [r3, #19]
 800e83c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e840:	4313      	orrs	r3, r2
 800e842:	b2da      	uxtb	r2, r3
 800e844:	4b1b      	ldr	r3, [pc, #108]	; (800e8b4 <to_binary_format+0xf4>)
 800e846:	74da      	strb	r2, [r3, #19]

	//breakdown temperature into 4 unsigned bytes
	byte_converter.num = (uint32_t)gps_data.env_Temp;
 800e848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e84a:	607b      	str	r3, [r7, #4]
	memcpy(&driftbuffer[20],byte_converter.bytes,sizeof(uint32_t));
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	4a19      	ldr	r2, [pc, #100]	; (800e8b4 <to_binary_format+0xf4>)
 800e850:	6153      	str	r3, [r2, #20]

	//break down pressure into 4 unsigned bytes
	byte_converter.num = gps_data.atm_Press;
 800e852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e854:	607b      	str	r3, [r7, #4]
	memcpy(&driftbuffer[24],byte_converter.bytes,sizeof(uint32_t));
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	4a16      	ldr	r2, [pc, #88]	; (800e8b4 <to_binary_format+0xf4>)
 800e85a:	6193      	str	r3, [r2, #24]

	//shunt voltage
	halfword_converter.s_halfword = gps_data.shunt_v;
 800e85c:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800e860:	803b      	strh	r3, [r7, #0]
	memcpy(&driftbuffer[29],halfword_converter.bytes,sizeof(int16_t));
 800e862:	883b      	ldrh	r3, [r7, #0]
 800e864:	4a13      	ldr	r2, [pc, #76]	; (800e8b4 <to_binary_format+0xf4>)
 800e866:	f8a2 301d 	strh.w	r3, [r2, #29]

	//bus voltage
	halfword_converter.s_halfword = gps_data.bus_v;
 800e86a:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800e86e:	803b      	strh	r3, [r7, #0]
	memcpy(&driftbuffer[31],halfword_converter.bytes,sizeof(int16_t));
 800e870:	883b      	ldrh	r3, [r7, #0]
 800e872:	4a10      	ldr	r2, [pc, #64]	; (800e8b4 <to_binary_format+0xf4>)
 800e874:	f8a2 301f 	strh.w	r3, [r2, #31]

	//current
	halfword_converter.s_halfword = gps_data.current;
 800e878:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 800e87c:	803b      	strh	r3, [r7, #0]
	memcpy(&driftbuffer[33],halfword_converter.bytes,sizeof(int16_t));
 800e87e:	883b      	ldrh	r3, [r7, #0]
 800e880:	4a0c      	ldr	r2, [pc, #48]	; (800e8b4 <to_binary_format+0xf4>)
 800e882:	f8a2 3021 	strh.w	r3, [r2, #33]	; 0x21

	//power
	halfword_converter.s_halfword = gps_data.power;
 800e886:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 800e88a:	803b      	strh	r3, [r7, #0]
	memcpy(&driftbuffer[35],halfword_converter.bytes,sizeof(int16_t));
 800e88c:	883b      	ldrh	r3, [r7, #0]
 800e88e:	4a09      	ldr	r2, [pc, #36]	; (800e8b4 <to_binary_format+0xf4>)
 800e890:	f8a2 3023 	strh.w	r3, [r2, #35]	; 0x23

	driftbuffer[get_driftBuffer_Size() -1] = 0xd; //end of packet character
 800e894:	f000 f810 	bl	800e8b8 <get_driftBuffer_Size>
 800e898:	4603      	mov	r3, r0
 800e89a:	3b01      	subs	r3, #1
 800e89c:	4a05      	ldr	r2, [pc, #20]	; (800e8b4 <to_binary_format+0xf4>)
 800e89e:	210d      	movs	r1, #13
 800e8a0:	54d1      	strb	r1, [r2, r3]

	//return a pointer the the array driftbuffer;
	return driftbuffer;
 800e8a2:	4b04      	ldr	r3, [pc, #16]	; (800e8b4 <to_binary_format+0xf4>)
}
 800e8a4:	4618      	mov	r0, r3
 800e8a6:	3708      	adds	r7, #8
 800e8a8:	46bd      	mov	sp, r7
 800e8aa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e8ae:	b004      	add	sp, #16
 800e8b0:	4770      	bx	lr
 800e8b2:	bf00      	nop
 800e8b4:	20000900 	.word	0x20000900

0800e8b8 <get_driftBuffer_Size>:

uint8_t  get_driftBuffer_Size(void)
{
 800e8b8:	b480      	push	{r7}
 800e8ba:	af00      	add	r7, sp, #0
	return DRIFTBUFFER_SIZE;
 800e8bc:	2326      	movs	r3, #38	; 0x26
}
 800e8be:	4618      	mov	r0, r3
 800e8c0:	46bd      	mov	sp, r7
 800e8c2:	bc80      	pop	{r7}
 800e8c4:	4770      	bx	lr
	...

0800e8c8 <Routine_ASYNC_IRIDIUM_RX>:
/*
 * @brief: Routine for Ring Alert Detection on IRidium Ring Pin
 */

void Routine_ASYNC_IRIDIUM_RX(void)
{
 800e8c8:	b580      	push	{r7, lr}
 800e8ca:	b09a      	sub	sp, #104	; 0x68
 800e8cc:	af00      	add	r7, sp, #0
	printf("Incoming Message from Satellite: Receiving...");
 800e8ce:	480f      	ldr	r0, [pc, #60]	; (800e90c <Routine_ASYNC_IRIDIUM_RX+0x44>)
 800e8d0:	f002 fb72 	bl	8010fb8 <printf>
	//intialise modem
	if(IR_Init_Module() == IR_OK)
 800e8d4:	f7fd fe4c 	bl	800c570 <IR_Init_Module>
 800e8d8:	4603      	mov	r3, r0
 800e8da:	2b00      	cmp	r3, #0
 800e8dc:	d10f      	bne.n	800e8fe <Routine_ASYNC_IRIDIUM_RX+0x36>
	{
		//recieve message
		uint8_t message[100] = {0};
 800e8de:	463b      	mov	r3, r7
 800e8e0:	2264      	movs	r2, #100	; 0x64
 800e8e2:	2100      	movs	r1, #0
 800e8e4:	4618      	mov	r0, r3
 800e8e6:	f002 f8f6 	bl	8010ad6 <memset>
		uint16_t num_messages = 0;
 800e8ea:	2300      	movs	r3, #0
 800e8ec:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
		IR_recieve_String(message,100,&num_messages);
 800e8f0:	f107 0266 	add.w	r2, r7, #102	; 0x66
 800e8f4:	463b      	mov	r3, r7
 800e8f6:	2164      	movs	r1, #100	; 0x64
 800e8f8:	4618      	mov	r0, r3
 800e8fa:	f7fe f9c7 	bl	800cc8c <IR_recieve_String>
	}
	printf("Message Received!\r\n");
 800e8fe:	4804      	ldr	r0, [pc, #16]	; (800e910 <Routine_ASYNC_IRIDIUM_RX+0x48>)
 800e900:	f002 fbd2 	bl	80110a8 <puts>
}
 800e904:	bf00      	nop
 800e906:	3768      	adds	r7, #104	; 0x68
 800e908:	46bd      	mov	sp, r7
 800e90a:	bd80      	pop	{r7, pc}
 800e90c:	080196cc 	.word	0x080196cc
 800e910:	080196fc 	.word	0x080196fc

0800e914 <Routine_Async_IMUevent_Sample>:

/*
 * @brief: Routine for IMU event detection
 */
void Routine_Async_IMUevent_Sample(void)
{
 800e914:	b580      	push	{r7, lr}
 800e916:	af00      	add	r7, sp, #0

		 printf("IMU Event Detected while awake: Sampling...");
 800e918:	4803      	ldr	r0, [pc, #12]	; (800e928 <Routine_Async_IMUevent_Sample+0x14>)
 800e91a:	f002 fb4d 	bl	8010fb8 <printf>

		printf("Done\r\n");
 800e91e:	4803      	ldr	r0, [pc, #12]	; (800e92c <Routine_Async_IMUevent_Sample+0x18>)
 800e920:	f002 fbc2 	bl	80110a8 <puts>
		//ROUTINE END
}
 800e924:	bf00      	nop
 800e926:	bd80      	pop	{r7, pc}
 800e928:	08019710 	.word	0x08019710
 800e92c:	0801973c 	.word	0x0801973c

0800e930 <POR_Handler>:
/*
 * @brief: Power On Reset Handler for BUOY (CASE: NRST Line Pulled low)
 */
void POR_Handler(void)
{
 800e930:	b580      	push	{r7, lr}
 800e932:	af00      	add	r7, sp, #0
	  //clear flags
	  __HAL_RCC_CLEAR_RESET_FLAGS();
 800e934:	4a14      	ldr	r2, [pc, #80]	; (800e988 <POR_Handler+0x58>)
 800e936:	4b14      	ldr	r3, [pc, #80]	; (800e988 <POR_Handler+0x58>)
 800e938:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800e93c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800e940:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
	  //clear the back up registers
	  HAL_PWR_EnableBkUpAccess();
 800e944:	f7f4 fcee 	bl	8003324 <HAL_PWR_EnableBkUpAccess>
	  __HAL_RCC_BACKUPRESET_FORCE();
 800e948:	4a0f      	ldr	r2, [pc, #60]	; (800e988 <POR_Handler+0x58>)
 800e94a:	4b0f      	ldr	r3, [pc, #60]	; (800e988 <POR_Handler+0x58>)
 800e94c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e950:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800e954:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	  __HAL_RCC_BACKUPRESET_RELEASE();
 800e958:	4a0b      	ldr	r2, [pc, #44]	; (800e988 <POR_Handler+0x58>)
 800e95a:	4b0b      	ldr	r3, [pc, #44]	; (800e988 <POR_Handler+0x58>)
 800e95c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e960:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e964:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	  HAL_PWR_DisableBkUpAccess();
 800e968:	f7f4 fcea 	bl	8003340 <HAL_PWR_DisableBkUpAccess>
	  SystemClock_Config();
 800e96c:	f7ff fb6a 	bl	800e044 <SystemClock_Config>
	  //deactivate and disable wake up timers
	  HAL_PWREx_DisableInternalWakeUpLine();
 800e970:	f7f4 fdb0 	bl	80034d4 <HAL_PWREx_DisableInternalWakeUpLine>
	  /* Clear PWR wake up Flag */
	 __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 800e974:	4b05      	ldr	r3, [pc, #20]	; (800e98c <POR_Handler+0x5c>)
 800e976:	221f      	movs	r2, #31
 800e978:	619a      	str	r2, [r3, #24]
	 __HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 800e97a:	4b04      	ldr	r3, [pc, #16]	; (800e98c <POR_Handler+0x5c>)
 800e97c:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e980:	619a      	str	r2, [r3, #24]
	  //reinitialise the clock
}
 800e982:	bf00      	nop
 800e984:	bd80      	pop	{r7, pc}
 800e986:	bf00      	nop
 800e988:	40021000 	.word	0x40021000
 800e98c:	40007000 	.word	0x40007000

0800e990 <BOR_Handler>:
/*
 * @brief: Brown Out Reset Handler for BUOY (case Vbat < Vbrownoutthreshold)
 */
void BOR_Handler(void)
{
 800e990:	b580      	push	{r7, lr}
 800e992:	b082      	sub	sp, #8
 800e994:	af00      	add	r7, sp, #0
	  //clear flags
	  __HAL_RCC_CLEAR_RESET_FLAGS();
 800e996:	4a11      	ldr	r2, [pc, #68]	; (800e9dc <BOR_Handler+0x4c>)
 800e998:	4b10      	ldr	r3, [pc, #64]	; (800e9dc <BOR_Handler+0x4c>)
 800e99a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800e99e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800e9a2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
	  // transmit log to PC

	  char* msg= "Warning! Device encountered a Brown Out. Exiting Program...\r\n";
 800e9a6:	4b0e      	ldr	r3, [pc, #56]	; (800e9e0 <BOR_Handler+0x50>)
 800e9a8:	607b      	str	r3, [r7, #4]
	  HAL_UART_Transmit(&huart2,(uint8_t*)msg,strlen(msg),100);
 800e9aa:	6878      	ldr	r0, [r7, #4]
 800e9ac:	f7f1 fc1a 	bl	80001e4 <strlen>
 800e9b0:	4603      	mov	r3, r0
 800e9b2:	b29a      	uxth	r2, r3
 800e9b4:	2364      	movs	r3, #100	; 0x64
 800e9b6:	6879      	ldr	r1, [r7, #4]
 800e9b8:	480a      	ldr	r0, [pc, #40]	; (800e9e4 <BOR_Handler+0x54>)
 800e9ba:	f7f9 f9b1 	bl	8007d20 <HAL_UART_Transmit>
	  //perform system reset
	  POR_Handler();
 800e9be:	f7ff ffb7 	bl	800e930 <POR_Handler>
	  HAL_NVIC_SystemReset();
 800e9c2:	f7f2 ffce 	bl	8001962 <HAL_NVIC_SystemReset>
	  /*
	   * Failure to perform system reset causes device to enter an infinite loop
	   */
	  while(1)
	  {
		  HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 800e9c6:	2120      	movs	r1, #32
 800e9c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800e9cc:	f7f3 fdef 	bl	80025ae <HAL_GPIO_TogglePin>
		  HAL_Delay(500);
 800e9d0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800e9d4:	f7f2 fe36 	bl	8001644 <HAL_Delay>
		  HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 800e9d8:	e7f5      	b.n	800e9c6 <BOR_Handler+0x36>
 800e9da:	bf00      	nop
 800e9dc:	40021000 	.word	0x40021000
 800e9e0:	08019744 	.word	0x08019744
 800e9e4:	20003a6c 	.word	0x20003a6c

0800e9e8 <main>:
 **
 **===========================================================================
 **/

int main(void)
{
 800e9e8:	b580      	push	{r7, lr}
 800e9ea:	b084      	sub	sp, #16
 800e9ec:	af00      	add	r7, sp, #0
//======================== 1. SYSTEM INIT & CLOCK CONFIG ========================//

	HAL_Init();				//Init Flash prefetch, systick timer, NVIC and LL functions
 800e9ee:	f7f2 fdb3 	bl	8001558 <HAL_Init>
	SystemClock_Config();	//configure clock
 800e9f2:	f7ff fb27 	bl	800e044 <SystemClock_Config>
	GPIO_Set_Pin_LP();		//Configure all unused GPIO pins to low Power mode
 800e9f6:	f7ff fd21 	bl	800e43c <GPIO_Set_Pin_LP>
	Init_Debug();			// initialize debug peripherals
 800e9fa:	f7ff fab3 	bl	800df64 <Init_Debug>

/*
 * When system powers on, check for any asynchronous resets that
 * may have occured. Use this area to add in any reset handling
 */
	if(__HAL_RCC_GET_FLAG(RCC_FLAG_BORRST) == SET)
 800e9fe:	4b9e      	ldr	r3, [pc, #632]	; (800ec78 <main+0x290>)
 800ea00:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ea04:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ea08:	2b00      	cmp	r3, #0
 800ea0a:	d001      	beq.n	800ea10 <main+0x28>
	{
	  BOR_Handler();
 800ea0c:	f7ff ffc0 	bl	800e990 <BOR_Handler>
	}
	uint8_t flag = __HAL_RCC_GET_PORRST_FLAG();
 800ea10:	4b99      	ldr	r3, [pc, #612]	; (800ec78 <main+0x290>)
 800ea12:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ea16:	0e9b      	lsrs	r3, r3, #26
 800ea18:	f003 0305 	and.w	r3, r3, #5
 800ea1c:	2b00      	cmp	r3, #0
 800ea1e:	d001      	beq.n	800ea24 <main+0x3c>
 800ea20:	2301      	movs	r3, #1
 800ea22:	e000      	b.n	800ea26 <main+0x3e>
 800ea24:	2300      	movs	r3, #0
 800ea26:	73fb      	strb	r3, [r7, #15]
	if(flag  == SET)
 800ea28:	7bfb      	ldrb	r3, [r7, #15]
 800ea2a:	2b01      	cmp	r3, #1
 800ea2c:	d104      	bne.n	800ea38 <main+0x50>
	{
	  printf("Software Reset Detected. Initializing main program...\r\n");
 800ea2e:	4893      	ldr	r0, [pc, #588]	; (800ec7c <main+0x294>)
 800ea30:	f002 fb3a 	bl	80110a8 <puts>
	  POR_Handler();
 800ea34:	f7ff ff7c 	bl	800e930 <POR_Handler>
	   * If an interrupt occurred while the device was sleeping, check the
	   * flags to determine if this occurred
	   */

	  //check for interrupts on wake up pins during deep sleep
	  __HAL_RCC_PWR_CLK_ENABLE();
 800ea38:	4a8f      	ldr	r2, [pc, #572]	; (800ec78 <main+0x290>)
 800ea3a:	4b8f      	ldr	r3, [pc, #572]	; (800ec78 <main+0x290>)
 800ea3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ea3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ea42:	6593      	str	r3, [r2, #88]	; 0x58
 800ea44:	4b8c      	ldr	r3, [pc, #560]	; (800ec78 <main+0x290>)
 800ea46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ea48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ea4c:	60bb      	str	r3, [r7, #8]
 800ea4e:	68bb      	ldr	r3, [r7, #8]
	  if(__HAL_PWR_GET_FLAG(IMU_EVENT_WAKE_FLAG)|| __HAL_PWR_GET_FLAG(IRIDIUM_RING_WAKE_FLAG))
 800ea50:	4b8b      	ldr	r3, [pc, #556]	; (800ec80 <main+0x298>)
 800ea52:	691b      	ldr	r3, [r3, #16]
 800ea54:	f003 0310 	and.w	r3, r3, #16
 800ea58:	2b00      	cmp	r3, #0
 800ea5a:	d105      	bne.n	800ea68 <main+0x80>
 800ea5c:	4b88      	ldr	r3, [pc, #544]	; (800ec80 <main+0x298>)
 800ea5e:	691b      	ldr	r3, [r3, #16]
 800ea60:	f003 0302 	and.w	r3, r3, #2
 800ea64:	2b00      	cmp	r3, #0
 800ea66:	d036      	beq.n	800ead6 <main+0xee>
	  {
		  Current_State = __GET_PREV_STATE();			//get previous state from back up reg
 800ea68:	4b86      	ldr	r3, [pc, #536]	; (800ec84 <main+0x29c>)
 800ea6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ea6c:	b2da      	uxtb	r2, r3
 800ea6e:	4b86      	ldr	r3, [pc, #536]	; (800ec88 <main+0x2a0>)
 800ea70:	701a      	strb	r2, [r3, #0]
		  if(__HAL_PWR_GET_FLAG(IMU_EVENT_WAKE_FLAG))
 800ea72:	4b83      	ldr	r3, [pc, #524]	; (800ec80 <main+0x298>)
 800ea74:	691b      	ldr	r3, [r3, #16]
 800ea76:	f003 0310 	and.w	r3, r3, #16
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	d004      	beq.n	800ea88 <main+0xa0>
		  {
			  __HAL_PWR_CLEAR_FLAG(IMU_EVENT_WAKE_FLAG);	//clear  flag in PWR SR
 800ea7e:	4b80      	ldr	r3, [pc, #512]	; (800ec80 <main+0x298>)
 800ea80:	2210      	movs	r2, #16
 800ea82:	619a      	str	r2, [r3, #24]
			  Routine_ASYNC_IMU_EVENT();				//Perform IMU Event Detection Routine
 800ea84:	f000 f97e 	bl	800ed84 <Routine_ASYNC_IMU_EVENT>
		  }
		  if(__HAL_PWR_GET_FLAG(IRIDIUM_RING_WAKE_FLAG))	//clear  flag in PWR SR
 800ea88:	4b7d      	ldr	r3, [pc, #500]	; (800ec80 <main+0x298>)
 800ea8a:	691b      	ldr	r3, [r3, #16]
 800ea8c:	f003 0302 	and.w	r3, r3, #2
 800ea90:	2b00      	cmp	r3, #0
 800ea92:	d004      	beq.n	800ea9e <main+0xb6>
		  {
			__HAL_PWR_CLEAR_FLAG(IRIDIUM_RING_WAKE_FLAG);
 800ea94:	4b7a      	ldr	r3, [pc, #488]	; (800ec80 <main+0x298>)
 800ea96:	2202      	movs	r2, #2
 800ea98:	619a      	str	r2, [r3, #24]
			Routine_ASYNC_IRIDIUM_RX();
 800ea9a:	f7ff ff15 	bl	800e8c8 <Routine_ASYNC_IRIDIUM_RX>

		  }
		  if(Current_State == STATE_SLEEP)				//return to sleep if Interrupt event handled before wake up
 800ea9e:	4b7a      	ldr	r3, [pc, #488]	; (800ec88 <main+0x2a0>)
 800eaa0:	781b      	ldrb	r3, [r3, #0]
 800eaa2:	2b03      	cmp	r3, #3
 800eaa4:	d10c      	bne.n	800eac0 <main+0xd8>
		  {

			  printf("System Going Back To Sleep\r\n"); 	//check how long device was asleep for
 800eaa6:	4879      	ldr	r0, [pc, #484]	; (800ec8c <main+0x2a4>)
 800eaa8:	f002 fafe 	bl	80110a8 <puts>
			  set_WUP_Pin(IMU_EVENT_WAKE_PIN, MODE_WUP);	//reenable wake up pins
 800eaac:	2100      	movs	r1, #0
 800eaae:	2010      	movs	r0, #16
 800eab0:	f7ff fb9c 	bl	800e1ec <set_WUP_Pin>
			  Go_To_Sleep(STDBY,T_SLEEP);						//return to sleep
 800eab4:	f44f 61e1 	mov.w	r1, #1800	; 0x708
 800eab8:	2001      	movs	r0, #1
 800eaba:	f7ff fb59 	bl	800e170 <Go_To_Sleep>
 800eabe:	e00a      	b.n	800ead6 <main+0xee>
		  }
		  	 else
		  {

		  	  printf("Going Back to Main Loop:\r\n");		//if come from wake mode
 800eac0:	4873      	ldr	r0, [pc, #460]	; (800ec90 <main+0x2a8>)
 800eac2:	f002 faf1 	bl	80110a8 <puts>
			  __SET_CURRENT_STATE(STATE_ASYNCINT);
 800eac6:	4a6f      	ldr	r2, [pc, #444]	; (800ec84 <main+0x29c>)
 800eac8:	4b6e      	ldr	r3, [pc, #440]	; (800ec84 <main+0x29c>)
 800eaca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800eacc:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800ead0:	f043 0307 	orr.w	r3, r3, #7
 800ead4:	6513      	str	r3, [r2, #80]	; 0x50
	   * states are defined in the enum Buoy_State_typedef. The state check block performs the following routine
	   *
	   */

	  //enable access to back up registers
	  switch(__GET_PREV_STATE())
 800ead6:	4b6b      	ldr	r3, [pc, #428]	; (800ec84 <main+0x29c>)
 800ead8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800eada:	b2db      	uxtb	r3, r3
 800eadc:	3b01      	subs	r3, #1
 800eade:	2b06      	cmp	r3, #6
 800eae0:	d868      	bhi.n	800ebb4 <main+0x1cc>
 800eae2:	a201      	add	r2, pc, #4	; (adr r2, 800eae8 <main+0x100>)
 800eae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eae8:	0800eb05 	.word	0x0800eb05
 800eaec:	0800eb0d 	.word	0x0800eb0d
 800eaf0:	0800eb73 	.word	0x0800eb73
 800eaf4:	0800ebb5 	.word	0x0800ebb5
 800eaf8:	0800ebb5 	.word	0x0800ebb5
 800eafc:	0800eb9b 	.word	0x0800eb9b
 800eb00:	0800eb05 	.word	0x0800eb05
	  {
	  	 case STATE_ASYNCINT:
	  	 case STATE_RESET:
	  	 //system encountered a power on reset, put peripherals here
	  	 Current_State = STATE_SAMPLE;
 800eb04:	4b60      	ldr	r3, [pc, #384]	; (800ec88 <main+0x2a0>)
 800eb06:	2202      	movs	r2, #2
 800eb08:	701a      	strb	r2, [r3, #0]
	  	 break;
 800eb0a:	e056      	b.n	800ebba <main+0x1d2>

	  	 case STATE_SAMPLE:
	  	 //check how many samples have been recorded by the Buoy
	  	 sample_count = __GET_SAMPLE_COUNT();
 800eb0c:	4b5d      	ldr	r3, [pc, #372]	; (800ec84 <main+0x29c>)
 800eb0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800eb10:	0a1b      	lsrs	r3, r3, #8
 800eb12:	b2da      	uxtb	r2, r3
 800eb14:	4b5f      	ldr	r3, [pc, #380]	; (800ec94 <main+0x2ac>)
 800eb16:	701a      	strb	r2, [r3, #0]
	  	 if(sample_count > 3)
 800eb18:	4b5e      	ldr	r3, [pc, #376]	; (800ec94 <main+0x2ac>)
 800eb1a:	781b      	ldrb	r3, [r3, #0]
 800eb1c:	2b03      	cmp	r3, #3
 800eb1e:	d906      	bls.n	800eb2e <main+0x146>
	  	 {
	  		 //set next Buoy State to Transmit
	  		 Current_State = STATE_TRANSMIT;
 800eb20:	4b59      	ldr	r3, [pc, #356]	; (800ec88 <main+0x2a0>)
 800eb22:	2206      	movs	r2, #6
 800eb24:	701a      	strb	r2, [r3, #0]
	  		 IMU_On = 1;
 800eb26:	4b5c      	ldr	r3, [pc, #368]	; (800ec98 <main+0x2b0>)
 800eb28:	2201      	movs	r2, #1
 800eb2a:	701a      	strb	r2, [r3, #0]
	  		 Current_State = STATE_SLEEP;
	  		 __HAL_RCC_PWR_CLK_ENABLE();
	  		 __SET_CURRENT_STATE(Current_State);
	  		 __HAL_RCC_PWR_CLK_DISABLE();
	  	 }
	  	 break;
 800eb2c:	e045      	b.n	800ebba <main+0x1d2>
	  		 IMU_On = 0;
 800eb2e:	4b5a      	ldr	r3, [pc, #360]	; (800ec98 <main+0x2b0>)
 800eb30:	2200      	movs	r2, #0
 800eb32:	701a      	strb	r2, [r3, #0]
	  		 Current_State = STATE_SLEEP;
 800eb34:	4b54      	ldr	r3, [pc, #336]	; (800ec88 <main+0x2a0>)
 800eb36:	2203      	movs	r2, #3
 800eb38:	701a      	strb	r2, [r3, #0]
	  		 __HAL_RCC_PWR_CLK_ENABLE();
 800eb3a:	4a4f      	ldr	r2, [pc, #316]	; (800ec78 <main+0x290>)
 800eb3c:	4b4e      	ldr	r3, [pc, #312]	; (800ec78 <main+0x290>)
 800eb3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800eb40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800eb44:	6593      	str	r3, [r2, #88]	; 0x58
 800eb46:	4b4c      	ldr	r3, [pc, #304]	; (800ec78 <main+0x290>)
 800eb48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800eb4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800eb4e:	607b      	str	r3, [r7, #4]
 800eb50:	687b      	ldr	r3, [r7, #4]
	  		 __SET_CURRENT_STATE(Current_State);
 800eb52:	4a4c      	ldr	r2, [pc, #304]	; (800ec84 <main+0x29c>)
 800eb54:	4b4b      	ldr	r3, [pc, #300]	; (800ec84 <main+0x29c>)
 800eb56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800eb58:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800eb5c:	494a      	ldr	r1, [pc, #296]	; (800ec88 <main+0x2a0>)
 800eb5e:	7809      	ldrb	r1, [r1, #0]
 800eb60:	430b      	orrs	r3, r1
 800eb62:	6513      	str	r3, [r2, #80]	; 0x50
	  		 __HAL_RCC_PWR_CLK_DISABLE();
 800eb64:	4a44      	ldr	r2, [pc, #272]	; (800ec78 <main+0x290>)
 800eb66:	4b44      	ldr	r3, [pc, #272]	; (800ec78 <main+0x290>)
 800eb68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800eb6a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800eb6e:	6593      	str	r3, [r2, #88]	; 0x58
	  	 break;
 800eb70:	e023      	b.n	800ebba <main+0x1d2>

	  	 case STATE_SLEEP:
	  	hrtc.Instance = RTC;					 			//attach RTC instance to handler
 800eb72:	4b4a      	ldr	r3, [pc, #296]	; (800ec9c <main+0x2b4>)
 800eb74:	4a43      	ldr	r2, [pc, #268]	; (800ec84 <main+0x29c>)
 800eb76:	601a      	str	r2, [r3, #0]
	  	HAL_PWREx_DisableInternalWakeUpLine();				//clear wake up pending interrupt from internal wake up
 800eb78:	f7f4 fcac 	bl	80034d4 <HAL_PWREx_DisableInternalWakeUpLine>
	  	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);					//clear pending interrupt from ext wake up pins
 800eb7c:	4b40      	ldr	r3, [pc, #256]	; (800ec80 <main+0x298>)
 800eb7e:	221f      	movs	r2, #31
 800eb80:	619a      	str	r2, [r3, #24]
	  	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 800eb82:	4b3f      	ldr	r3, [pc, #252]	; (800ec80 <main+0x298>)
 800eb84:	f44f 7280 	mov.w	r2, #256	; 0x100
 800eb88:	619a      	str	r2, [r3, #24]
		set_WUP_Pin(IMU_EVENT_WAKE_PIN,MODE_EXTI); 	  		//reconfigure wake up pins
 800eb8a:	2101      	movs	r1, #1
 800eb8c:	2010      	movs	r0, #16
 800eb8e:	f7ff fb2d 	bl	800e1ec <set_WUP_Pin>
	  	Current_State = STATE_SAMPLE;
 800eb92:	4b3d      	ldr	r3, [pc, #244]	; (800ec88 <main+0x2a0>)
 800eb94:	2202      	movs	r2, #2
 800eb96:	701a      	strb	r2, [r3, #0]
	  	 break;
 800eb98:	e00f      	b.n	800ebba <main+0x1d2>

	  	 case STATE_TRANSMIT:
	  	 Current_State = STATE_SLEEP;
 800eb9a:	4b3b      	ldr	r3, [pc, #236]	; (800ec88 <main+0x2a0>)
 800eb9c:	2203      	movs	r2, #3
 800eb9e:	701a      	strb	r2, [r3, #0]
  		 __SET_CURRENT_STATE(Current_State);
 800eba0:	4a38      	ldr	r2, [pc, #224]	; (800ec84 <main+0x29c>)
 800eba2:	4b38      	ldr	r3, [pc, #224]	; (800ec84 <main+0x29c>)
 800eba4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800eba6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800ebaa:	4937      	ldr	r1, [pc, #220]	; (800ec88 <main+0x2a0>)
 800ebac:	7809      	ldrb	r1, [r1, #0]
 800ebae:	430b      	orrs	r3, r1
 800ebb0:	6513      	str	r3, [r2, #80]	; 0x50
	  	 break;
 800ebb2:	e002      	b.n	800ebba <main+0x1d2>

	  	 //default case: reset state
	  	 default:
	  	 Current_State = STATE_INIT;
 800ebb4:	4b34      	ldr	r3, [pc, #208]	; (800ec88 <main+0x2a0>)
 800ebb6:	2200      	movs	r2, #0
 800ebb8:	701a      	strb	r2, [r3, #0]
	  }
	  __HAL_RCC_PWR_CLK_DISABLE();
 800ebba:	4a2f      	ldr	r2, [pc, #188]	; (800ec78 <main+0x290>)
 800ebbc:	4b2e      	ldr	r3, [pc, #184]	; (800ec78 <main+0x290>)
 800ebbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ebc0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ebc4:	6593      	str	r3, [r2, #88]	; 0x58
//============================== 5. STATE FUNCTIONS =============================//

	  /*
	   * Place Routine code Here
	   */
	  if(Current_State == STATE_INIT)
 800ebc6:	4b30      	ldr	r3, [pc, #192]	; (800ec88 <main+0x2a0>)
 800ebc8:	781b      	ldrb	r3, [r3, #0]
 800ebca:	2b00      	cmp	r3, #0
 800ebcc:	d104      	bne.n	800ebd8 <main+0x1f0>
	  {
		  Routine_Init_STATE();
 800ebce:	f000 fd1f 	bl	800f610 <Routine_Init_STATE>
		  Current_State = STATE_RESET;
 800ebd2:	4b2d      	ldr	r3, [pc, #180]	; (800ec88 <main+0x2a0>)
 800ebd4:	2201      	movs	r2, #1
 800ebd6:	701a      	strb	r2, [r3, #0]
	  }

	  if(Current_State == STATE_RESET)
 800ebd8:	4b2b      	ldr	r3, [pc, #172]	; (800ec88 <main+0x2a0>)
 800ebda:	781b      	ldrb	r3, [r3, #0]
 800ebdc:	2b01      	cmp	r3, #1
 800ebde:	d102      	bne.n	800ebe6 <main+0x1fe>
	  {
	  	Routine_STATE_RESET();
 800ebe0:	f000 f8f2 	bl	800edc8 <Routine_STATE_RESET>
 800ebe4:	e013      	b.n	800ec0e <main+0x226>
	  }
	  // SLEEP STATE
	  else if(Current_State == STATE_SLEEP)
 800ebe6:	4b28      	ldr	r3, [pc, #160]	; (800ec88 <main+0x2a0>)
 800ebe8:	781b      	ldrb	r3, [r3, #0]
 800ebea:	2b03      	cmp	r3, #3
 800ebec:	d102      	bne.n	800ebf4 <main+0x20c>
	  {
		  Routine_STATE_SLEEP();
 800ebee:	f000 f905 	bl	800edfc <Routine_STATE_SLEEP>
 800ebf2:	e00c      	b.n	800ec0e <main+0x226>
	  }
	  //RESET STATE

	  //SAMPLE STATE
	  else if(Current_State == STATE_SAMPLE)
 800ebf4:	4b24      	ldr	r3, [pc, #144]	; (800ec88 <main+0x2a0>)
 800ebf6:	781b      	ldrb	r3, [r3, #0]
 800ebf8:	2b02      	cmp	r3, #2
 800ebfa:	d102      	bne.n	800ec02 <main+0x21a>
	  {
		  Routine_STATE_SAMPLE();
 800ebfc:	f000 f916 	bl	800ee2c <Routine_STATE_SAMPLE>
 800ec00:	e005      	b.n	800ec0e <main+0x226>
	  }
	  //TRANSMIT STATE
	  else if(Current_State == STATE_TRANSMIT)
 800ec02:	4b21      	ldr	r3, [pc, #132]	; (800ec88 <main+0x2a0>)
 800ec04:	781b      	ldrb	r3, [r3, #0]
 800ec06:	2b06      	cmp	r3, #6
 800ec08:	d101      	bne.n	800ec0e <main+0x226>
	  {
		  Routine_STATE_TRANSMIT();
 800ec0a:	f000 fbef 	bl	800f3ec <Routine_STATE_TRANSMIT>

//========================= 6. END OF ROUTINE FUNCTION ==========================//
	  /*
	   * After each routine has run, save state to the back up registers
	   */
	  __HAL_RCC_PWR_CLK_ENABLE();
 800ec0e:	4a1a      	ldr	r2, [pc, #104]	; (800ec78 <main+0x290>)
 800ec10:	4b19      	ldr	r3, [pc, #100]	; (800ec78 <main+0x290>)
 800ec12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ec14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ec18:	6593      	str	r3, [r2, #88]	; 0x58
 800ec1a:	4b17      	ldr	r3, [pc, #92]	; (800ec78 <main+0x290>)
 800ec1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ec1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ec22:	603b      	str	r3, [r7, #0]
 800ec24:	683b      	ldr	r3, [r7, #0]
	  if(Current_State == STATE_SAMPLE)			//increment sample counter after each sampe
 800ec26:	4b18      	ldr	r3, [pc, #96]	; (800ec88 <main+0x2a0>)
 800ec28:	781b      	ldrb	r3, [r3, #0]
 800ec2a:	2b02      	cmp	r3, #2
 800ec2c:	d114      	bne.n	800ec58 <main+0x270>
	  {
		  sample_count = __GET_SAMPLE_COUNT();
 800ec2e:	4b15      	ldr	r3, [pc, #84]	; (800ec84 <main+0x29c>)
 800ec30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ec32:	0a1b      	lsrs	r3, r3, #8
 800ec34:	b2da      	uxtb	r2, r3
 800ec36:	4b17      	ldr	r3, [pc, #92]	; (800ec94 <main+0x2ac>)
 800ec38:	701a      	strb	r2, [r3, #0]
		  __SET_SAMPLE_COUNT(++sample_count);
 800ec3a:	4912      	ldr	r1, [pc, #72]	; (800ec84 <main+0x29c>)
 800ec3c:	4b11      	ldr	r3, [pc, #68]	; (800ec84 <main+0x29c>)
 800ec3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ec40:	b2db      	uxtb	r3, r3
 800ec42:	4a14      	ldr	r2, [pc, #80]	; (800ec94 <main+0x2ac>)
 800ec44:	7812      	ldrb	r2, [r2, #0]
 800ec46:	3201      	adds	r2, #1
 800ec48:	b2d0      	uxtb	r0, r2
 800ec4a:	4a12      	ldr	r2, [pc, #72]	; (800ec94 <main+0x2ac>)
 800ec4c:	7010      	strb	r0, [r2, #0]
 800ec4e:	4a11      	ldr	r2, [pc, #68]	; (800ec94 <main+0x2ac>)
 800ec50:	7812      	ldrb	r2, [r2, #0]
 800ec52:	0212      	lsls	r2, r2, #8
 800ec54:	4313      	orrs	r3, r2
 800ec56:	650b      	str	r3, [r1, #80]	; 0x50
	  }


	  __SET_CURRENT_STATE(Current_State);	    //write value to back up register
 800ec58:	4a0a      	ldr	r2, [pc, #40]	; (800ec84 <main+0x29c>)
 800ec5a:	4b0a      	ldr	r3, [pc, #40]	; (800ec84 <main+0x29c>)
 800ec5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ec5e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800ec62:	4909      	ldr	r1, [pc, #36]	; (800ec88 <main+0x2a0>)
 800ec64:	7809      	ldrb	r1, [r1, #0]
 800ec66:	430b      	orrs	r3, r1
 800ec68:	6513      	str	r3, [r2, #80]	; 0x50
	  __HAL_RCC_PWR_CLK_DISABLE();
 800ec6a:	4a03      	ldr	r2, [pc, #12]	; (800ec78 <main+0x290>)
 800ec6c:	4b02      	ldr	r3, [pc, #8]	; (800ec78 <main+0x290>)
 800ec6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ec70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ec74:	6593      	str	r3, [r2, #88]	; 0x58
	  __HAL_RCC_PWR_CLK_ENABLE();
 800ec76:	e6df      	b.n	800ea38 <main+0x50>
 800ec78:	40021000 	.word	0x40021000
 800ec7c:	08019784 	.word	0x08019784
 800ec80:	40007000 	.word	0x40007000
 800ec84:	40002800 	.word	0x40002800
 800ec88:	20003aec 	.word	0x20003aec
 800ec8c:	080197bc 	.word	0x080197bc
 800ec90:	080197d8 	.word	0x080197d8
 800ec94:	20003a65 	.word	0x20003a65
 800ec98:	20003a4c 	.word	0x20003a4c
 800ec9c:	20003c44 	.word	0x20003c44

0800eca0 <MX_RTC_Init>:
//==================== 7. Configuration & Initialization Functions ====================//

/* Private functions */

static void MX_RTC_Init(void)
{
 800eca0:	b580      	push	{r7, lr}
 800eca2:	b086      	sub	sp, #24
 800eca4:	af00      	add	r7, sp, #0

  RTC_TimeTypeDef sTime = {0};
 800eca6:	1d3b      	adds	r3, r7, #4
 800eca8:	2200      	movs	r2, #0
 800ecaa:	601a      	str	r2, [r3, #0]
 800ecac:	605a      	str	r2, [r3, #4]
 800ecae:	609a      	str	r2, [r3, #8]
 800ecb0:	60da      	str	r2, [r3, #12]
 800ecb2:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800ecb4:	2300      	movs	r3, #0
 800ecb6:	603b      	str	r3, [r7, #0]
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800ecb8:	4b2d      	ldr	r3, [pc, #180]	; (800ed70 <MX_RTC_Init+0xd0>)
 800ecba:	4a2e      	ldr	r2, [pc, #184]	; (800ed74 <MX_RTC_Init+0xd4>)
 800ecbc:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800ecbe:	4b2c      	ldr	r3, [pc, #176]	; (800ed70 <MX_RTC_Init+0xd0>)
 800ecc0:	2200      	movs	r2, #0
 800ecc2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800ecc4:	4b2a      	ldr	r3, [pc, #168]	; (800ed70 <MX_RTC_Init+0xd0>)
 800ecc6:	227f      	movs	r2, #127	; 0x7f
 800ecc8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800ecca:	4b29      	ldr	r3, [pc, #164]	; (800ed70 <MX_RTC_Init+0xd0>)
 800eccc:	22ff      	movs	r2, #255	; 0xff
 800ecce:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800ecd0:	4b27      	ldr	r3, [pc, #156]	; (800ed70 <MX_RTC_Init+0xd0>)
 800ecd2:	2200      	movs	r2, #0
 800ecd4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800ecd6:	4b26      	ldr	r3, [pc, #152]	; (800ed70 <MX_RTC_Init+0xd0>)
 800ecd8:	2200      	movs	r2, #0
 800ecda:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800ecdc:	4b24      	ldr	r3, [pc, #144]	; (800ed70 <MX_RTC_Init+0xd0>)
 800ecde:	2200      	movs	r2, #0
 800ece0:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800ece2:	4b23      	ldr	r3, [pc, #140]	; (800ed70 <MX_RTC_Init+0xd0>)
 800ece4:	2200      	movs	r2, #0
 800ece6:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800ece8:	4821      	ldr	r0, [pc, #132]	; (800ed70 <MX_RTC_Init+0xd0>)
 800ecea:	f7f6 f937 	bl	8004f5c <HAL_RTC_Init>
 800ecee:	4603      	mov	r3, r0
 800ecf0:	2b00      	cmp	r3, #0
 800ecf2:	d001      	beq.n	800ecf8 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 800ecf4:	f000 f840 	bl	800ed78 <Error_Handler>
  }

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 12;
 800ecf8:	230c      	movs	r3, #12
 800ecfa:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 57;
 800ecfc:	2339      	movs	r3, #57	; 0x39
 800ecfe:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 800ed00:	2300      	movs	r3, #0
 800ed02:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800ed04:	2300      	movs	r3, #0
 800ed06:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800ed08:	2300      	movs	r3, #0
 800ed0a:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800ed0c:	1d3b      	adds	r3, r7, #4
 800ed0e:	2200      	movs	r2, #0
 800ed10:	4619      	mov	r1, r3
 800ed12:	4817      	ldr	r0, [pc, #92]	; (800ed70 <MX_RTC_Init+0xd0>)
 800ed14:	f7f6 f99d 	bl	8005052 <HAL_RTC_SetTime>
 800ed18:	4603      	mov	r3, r0
 800ed1a:	2b00      	cmp	r3, #0
 800ed1c:	d001      	beq.n	800ed22 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 800ed1e:	f000 f82b 	bl	800ed78 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_FRIDAY;
 800ed22:	2305      	movs	r3, #5
 800ed24:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MAY;
 800ed26:	2305      	movs	r3, #5
 800ed28:	707b      	strb	r3, [r7, #1]
  sDate.Date = 8;
 800ed2a:	2308      	movs	r3, #8
 800ed2c:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 800ed2e:	2300      	movs	r3, #0
 800ed30:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800ed32:	463b      	mov	r3, r7
 800ed34:	2200      	movs	r2, #0
 800ed36:	4619      	mov	r1, r3
 800ed38:	480d      	ldr	r0, [pc, #52]	; (800ed70 <MX_RTC_Init+0xd0>)
 800ed3a:	f7f6 fa27 	bl	800518c <HAL_RTC_SetDate>
 800ed3e:	4603      	mov	r3, r0
 800ed40:	2b00      	cmp	r3, #0
 800ed42:	d001      	beq.n	800ed48 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 800ed44:	f000 f818 	bl	800ed78 <Error_Handler>
  }
  //clear unwanted interrupts
  if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc,RTC_FLAG_WUTF))
 800ed48:	4b09      	ldr	r3, [pc, #36]	; (800ed70 <MX_RTC_Init+0xd0>)
 800ed4a:	681b      	ldr	r3, [r3, #0]
 800ed4c:	68db      	ldr	r3, [r3, #12]
 800ed4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	d008      	beq.n	800ed68 <MX_RTC_Init+0xc8>
  {
	  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc,RTC_FLAG_WUTF);
 800ed56:	4b06      	ldr	r3, [pc, #24]	; (800ed70 <MX_RTC_Init+0xd0>)
 800ed58:	681b      	ldr	r3, [r3, #0]
 800ed5a:	4a05      	ldr	r2, [pc, #20]	; (800ed70 <MX_RTC_Init+0xd0>)
 800ed5c:	6812      	ldr	r2, [r2, #0]
 800ed5e:	68d2      	ldr	r2, [r2, #12]
 800ed60:	b2d2      	uxtb	r2, r2
 800ed62:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800ed66:	60da      	str	r2, [r3, #12]
  }



}
 800ed68:	bf00      	nop
 800ed6a:	3718      	adds	r7, #24
 800ed6c:	46bd      	mov	sp, r7
 800ed6e:	bd80      	pop	{r7, pc}
 800ed70:	20003c44 	.word	0x20003c44
 800ed74:	40002800 	.word	0x40002800

0800ed78 <Error_Handler>:
//====================================== 7. END ======================================//

//==================================== 8. Handlers ===================================//

void Error_Handler(void)
{
 800ed78:	b480      	push	{r7}
 800ed7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800ed7c:	bf00      	nop
 800ed7e:	46bd      	mov	sp, r7
 800ed80:	bc80      	pop	{r7}
 800ed82:	4770      	bx	lr

0800ed84 <Routine_ASYNC_IMU_EVENT>:
//===================================== 8. END ======================================//

//=============================== 9. Routines =======================================//

static void Routine_ASYNC_IMU_EVENT(void)
{
 800ed84:	b580      	push	{r7, lr}
 800ed86:	b082      	sub	sp, #8
 800ed88:	af00      	add	r7, sp, #0
	 printf("IMU Event Detected: Sampling...");
 800ed8a:	480d      	ldr	r0, [pc, #52]	; (800edc0 <Routine_ASYNC_IMU_EVENT+0x3c>)
 800ed8c:	f002 f914 	bl	8010fb8 <printf>
	 for (int i = 0; i < 50; ++i)
 800ed90:	2300      	movs	r3, #0
 800ed92:	607b      	str	r3, [r7, #4]
 800ed94:	e00a      	b.n	800edac <Routine_ASYNC_IMU_EVENT+0x28>
	 {
	 	HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 800ed96:	2120      	movs	r1, #32
 800ed98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800ed9c:	f7f3 fc07 	bl	80025ae <HAL_GPIO_TogglePin>
	 	HAL_Delay(100);
 800eda0:	2064      	movs	r0, #100	; 0x64
 800eda2:	f7f2 fc4f 	bl	8001644 <HAL_Delay>
	 for (int i = 0; i < 50; ++i)
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	3301      	adds	r3, #1
 800edaa:	607b      	str	r3, [r7, #4]
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	2b31      	cmp	r3, #49	; 0x31
 800edb0:	ddf1      	ble.n	800ed96 <Routine_ASYNC_IMU_EVENT+0x12>
	 }
	 printf("Done\r\n");
 800edb2:	4804      	ldr	r0, [pc, #16]	; (800edc4 <Routine_ASYNC_IMU_EVENT+0x40>)
 800edb4:	f002 f978 	bl	80110a8 <puts>
}
 800edb8:	bf00      	nop
 800edba:	3708      	adds	r7, #8
 800edbc:	46bd      	mov	sp, r7
 800edbe:	bd80      	pop	{r7, pc}
 800edc0:	080197f4 	.word	0x080197f4
 800edc4:	08019814 	.word	0x08019814

0800edc8 <Routine_STATE_RESET>:



static void Routine_STATE_RESET(void)
{
 800edc8:	b580      	push	{r7, lr}
 800edca:	af00      	add	r7, sp, #0
	 //initialise RTC
	 MX_RTC_Init();
 800edcc:	f7ff ff68 	bl	800eca0 <MX_RTC_Init>
	 //Enable Interrupt pins as EXTI Outputs
	 set_WUP_Pin(IMU_EVENT_WAKE_PIN,MODE_EXTI);
 800edd0:	2101      	movs	r1, #1
 800edd2:	2010      	movs	r0, #16
 800edd4:	f7ff fa0a 	bl	800e1ec <set_WUP_Pin>
	 printf("Device Online!\r\n");
 800edd8:	4806      	ldr	r0, [pc, #24]	; (800edf4 <Routine_STATE_RESET+0x2c>)
 800edda:	f002 f965 	bl	80110a8 <puts>
	 printf("Current State: RESET \t Next State: SAMPLE\r\n");
 800edde:	4806      	ldr	r0, [pc, #24]	; (800edf8 <Routine_STATE_RESET+0x30>)
 800ede0:	f002 f962 	bl	80110a8 <puts>
	 HAL_GPIO_WritePin(LD2_GPIO_Port,LD2_Pin,SET);
 800ede4:	2201      	movs	r2, #1
 800ede6:	2120      	movs	r1, #32
 800ede8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800edec:	f7f3 fbc8 	bl	8002580 <HAL_GPIO_WritePin>


}
 800edf0:	bf00      	nop
 800edf2:	bd80      	pop	{r7, pc}
 800edf4:	0801981c 	.word	0x0801981c
 800edf8:	0801982c 	.word	0x0801982c

0800edfc <Routine_STATE_SLEEP>:

static void Routine_STATE_SLEEP(void)
{
 800edfc:	b580      	push	{r7, lr}
 800edfe:	af00      	add	r7, sp, #0
	  printf("Current State: SLEEP \t Next State: SAMPLE\r\n");
 800ee00:	4808      	ldr	r0, [pc, #32]	; (800ee24 <Routine_STATE_SLEEP+0x28>)
 800ee02:	f002 f951 	bl	80110a8 <puts>
	  printf("Good Night! \r\n");
 800ee06:	4808      	ldr	r0, [pc, #32]	; (800ee28 <Routine_STATE_SLEEP+0x2c>)
 800ee08:	f002 f94e 	bl	80110a8 <puts>
	  set_WUP_Pin(IMU_EVENT_WAKE_PIN,MODE_WUP);
 800ee0c:	2100      	movs	r1, #0
 800ee0e:	2010      	movs	r0, #16
 800ee10:	f7ff f9ec 	bl	800e1ec <set_WUP_Pin>
	  Go_To_Sleep(STDBY,T_SLEEP);
 800ee14:	f44f 61e1 	mov.w	r1, #1800	; 0x708
 800ee18:	2001      	movs	r0, #1
 800ee1a:	f7ff f9a9 	bl	800e170 <Go_To_Sleep>
}
 800ee1e:	bf00      	nop
 800ee20:	bd80      	pop	{r7, pc}
 800ee22:	bf00      	nop
 800ee24:	08019858 	.word	0x08019858
 800ee28:	08019884 	.word	0x08019884

0800ee2c <Routine_STATE_SAMPLE>:

static void Routine_STATE_SAMPLE(void)
{
 800ee2c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ee30:	b0a5      	sub	sp, #148	; 0x94
 800ee32:	af06      	add	r7, sp, #24
	  //GPS  Init Routine
	  GPS_Data_t Gdata;
	  sample_count = __GET_SAMPLE_COUNT();
 800ee34:	4bb3      	ldr	r3, [pc, #716]	; (800f104 <Routine_STATE_SAMPLE+0x2d8>)
 800ee36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ee38:	0a1b      	lsrs	r3, r3, #8
 800ee3a:	b2da      	uxtb	r2, r3
 800ee3c:	4bb2      	ldr	r3, [pc, #712]	; (800f108 <Routine_STATE_SAMPLE+0x2dc>)
 800ee3e:	701a      	strb	r2, [r3, #0]
	  if(sample_count < 3)
 800ee40:	4bb1      	ldr	r3, [pc, #708]	; (800f108 <Routine_STATE_SAMPLE+0x2dc>)
 800ee42:	781b      	ldrb	r3, [r3, #0]
 800ee44:	2b02      	cmp	r3, #2
 800ee46:	d803      	bhi.n	800ee50 <Routine_STATE_SAMPLE+0x24>
	  {
		  printf("Current State: SAMPLE \t Next State: SLEEP\r\n");
 800ee48:	48b0      	ldr	r0, [pc, #704]	; (800f10c <Routine_STATE_SAMPLE+0x2e0>)
 800ee4a:	f002 f92d 	bl	80110a8 <puts>
 800ee4e:	e005      	b.n	800ee5c <Routine_STATE_SAMPLE+0x30>
	  } else
	  {
		  printf("Current State: SAMPLE \t Next State: TRANS\r\n");
 800ee50:	48af      	ldr	r0, [pc, #700]	; (800f110 <Routine_STATE_SAMPLE+0x2e4>)
 800ee52:	f002 f929 	bl	80110a8 <puts>
		  IMU_On = 1;
 800ee56:	4baf      	ldr	r3, [pc, #700]	; (800f114 <Routine_STATE_SAMPLE+0x2e8>)
 800ee58:	2201      	movs	r2, #1
 800ee5a:	701a      	strb	r2, [r3, #0]
	  }

	  /* Attempt to initialize sensor within a number of retries */
	  uint8_t retries = 0;
 800ee5c:	2300      	movs	r3, #0
 800ee5e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	  do
	  {
		  //initialise gps peripherals and begin comms on sensor instance
		  if(init_GPS(&hgps)== GPS_Init_OK)
 800ee62:	48ad      	ldr	r0, [pc, #692]	; (800f118 <Routine_STATE_SAMPLE+0x2ec>)
 800ee64:	f7fc f840 	bl	800aee8 <init_GPS>
 800ee68:	4603      	mov	r3, r0
 800ee6a:	2b01      	cmp	r3, #1
 800ee6c:	d106      	bne.n	800ee7c <Routine_STATE_SAMPLE+0x50>
		  {
			 printf("GPS Online! Acquiring Signal...\r\n");
 800ee6e:	48ab      	ldr	r0, [pc, #684]	; (800f11c <Routine_STATE_SAMPLE+0x2f0>)
 800ee70:	f002 f91a 	bl	80110a8 <puts>
			 GPS_On = 1;
 800ee74:	4baa      	ldr	r3, [pc, #680]	; (800f120 <Routine_STATE_SAMPLE+0x2f4>)
 800ee76:	2201      	movs	r2, #1
 800ee78:	701a      	strb	r2, [r3, #0]
			 break;
 800ee7a:	e00b      	b.n	800ee94 <Routine_STATE_SAMPLE+0x68>
		  }
		deinit_GPS(&hgps);
 800ee7c:	48a6      	ldr	r0, [pc, #664]	; (800f118 <Routine_STATE_SAMPLE+0x2ec>)
 800ee7e:	f7fc f8cd 	bl	800b01c <deinit_GPS>
		retries++;
 800ee82:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800ee86:	3301      	adds	r3, #1
 800ee88:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	  }
	  while (retries < GPS_INIT_RETRIES);
 800ee8c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800ee90:	2b63      	cmp	r3, #99	; 0x63
 800ee92:	d9e6      	bls.n	800ee62 <Routine_STATE_SAMPLE+0x36>

	  // Sample Routine

	  if(GPS_On)
 800ee94:	4ba2      	ldr	r3, [pc, #648]	; (800f120 <Routine_STATE_SAMPLE+0x2f4>)
 800ee96:	781b      	ldrb	r3, [r3, #0]
 800ee98:	2b00      	cmp	r3, #0
 800ee9a:	d06e      	beq.n	800ef7a <Routine_STATE_SAMPLE+0x14e>
	  {
		  	  int x = HAL_GetTick();
 800ee9c:	f7f2 fbc8 	bl	8001630 <HAL_GetTick>
 800eea0:	4603      	mov	r3, r0
 800eea2:	667b      	str	r3, [r7, #100]	; 0x64
			  while(packet_full != 7)
 800eea4:	e010      	b.n	800eec8 <Routine_STATE_SAMPLE+0x9c>
			  {
				  GPS_Log_Begin();
 800eea6:	f7fb fcf1 	bl	800a88c <GPS_Log_Begin>
				  int y = HAL_GetTick()- x;
 800eeaa:	f7f2 fbc1 	bl	8001630 <HAL_GetTick>
 800eeae:	4602      	mov	r2, r0
 800eeb0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800eeb2:	1ad3      	subs	r3, r2, r3
 800eeb4:	663b      	str	r3, [r7, #96]	; 0x60
				  if(y >  30000) //30s to acquire signal
 800eeb6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800eeb8:	f247 5230 	movw	r2, #30000	; 0x7530
 800eebc:	4293      	cmp	r3, r2
 800eebe:	dd03      	ble.n	800eec8 <Routine_STATE_SAMPLE+0x9c>
				  {
					  printf("Failed to Acquire Signal\r\n");
 800eec0:	4898      	ldr	r0, [pc, #608]	; (800f124 <Routine_STATE_SAMPLE+0x2f8>)
 800eec2:	f002 f8f1 	bl	80110a8 <puts>
					  break;
 800eec6:	e003      	b.n	800eed0 <Routine_STATE_SAMPLE+0xa4>
			  while(packet_full != 7)
 800eec8:	4b97      	ldr	r3, [pc, #604]	; (800f128 <Routine_STATE_SAMPLE+0x2fc>)
 800eeca:	781b      	ldrb	r3, [r3, #0]
 800eecc:	2b07      	cmp	r3, #7
 800eece:	d1ea      	bne.n	800eea6 <Routine_STATE_SAMPLE+0x7a>
				  }

			  }
			  GPS_Log_Stop();
 800eed0:	f7fb fd30 	bl	800a934 <GPS_Log_Stop>
			  printf("Logging Data...\r\n");
 800eed4:	4895      	ldr	r0, [pc, #596]	; (800f12c <Routine_STATE_SAMPLE+0x300>)
 800eed6:	f002 f8e7 	bl	80110a8 <puts>
			  HAL_GPIO_WritePin(LD2_GPIO_Port,LD2_Pin,SET);
 800eeda:	2201      	movs	r2, #1
 800eedc:	2120      	movs	r1, #32
 800eede:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800eee2:	f7f3 fb4d 	bl	8002580 <HAL_GPIO_WritePin>
			  Gdata.coordinates = GPS_coord;
 800eee6:	4a92      	ldr	r2, [pc, #584]	; (800f130 <Routine_STATE_SAMPLE+0x304>)
 800eee8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800eeec:	e892 0003 	ldmia.w	r2, {r0, r1}
 800eef0:	e883 0003 	stmia.w	r3, {r0, r1}
			  Gdata.Etime = eTime;
 800eef4:	4b8f      	ldr	r3, [pc, #572]	; (800f134 <Routine_STATE_SAMPLE+0x308>)
 800eef6:	681b      	ldr	r3, [r3, #0]
 800eef8:	633b      	str	r3, [r7, #48]	; 0x30
			  Gdata.diag = diag;
 800eefa:	4a8f      	ldr	r2, [pc, #572]	; (800f138 <Routine_STATE_SAMPLE+0x30c>)
 800eefc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800ef00:	6810      	ldr	r0, [r2, #0]
 800ef02:	6851      	ldr	r1, [r2, #4]
 800ef04:	c303      	stmia	r3!, {r0, r1}
			  printf("local time: %lu, position: %f Lat, %f long\r\n", Gdata.Etime, Gdata.coordinates.lat, Gdata.coordinates.longi);
 800ef06:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 800ef08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ef0a:	4618      	mov	r0, r3
 800ef0c:	f7f1 fb2c 	bl	8000568 <__aeabi_f2d>
 800ef10:	4680      	mov	r8, r0
 800ef12:	4689      	mov	r9, r1
 800ef14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ef16:	4618      	mov	r0, r3
 800ef18:	f7f1 fb26 	bl	8000568 <__aeabi_f2d>
 800ef1c:	4603      	mov	r3, r0
 800ef1e:	460c      	mov	r4, r1
 800ef20:	e88d 0018 	stmia.w	sp, {r3, r4}
 800ef24:	4642      	mov	r2, r8
 800ef26:	464b      	mov	r3, r9
 800ef28:	4629      	mov	r1, r5
 800ef2a:	4884      	ldr	r0, [pc, #528]	; (800f13c <Routine_STATE_SAMPLE+0x310>)
 800ef2c:	f002 f844 	bl	8010fb8 <printf>
			  printf("HDOP = %d.%d, \t PDOP = %d.%d, VDOP = %d.%d\r\n",  Gdata.diag.HDOP.digit, Gdata.diag.HDOP.precision,  Gdata.diag.PDOP.digit, Gdata.diag.PDOP.precision,  Gdata.diag.VDOP.digit, Gdata.diag.VDOP.precision);
 800ef30:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800ef34:	4618      	mov	r0, r3
 800ef36:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800ef3a:	461c      	mov	r4, r3
 800ef3c:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800ef40:	461d      	mov	r5, r3
 800ef42:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800ef46:	f897 2040 	ldrb.w	r2, [r7, #64]	; 0x40
 800ef4a:	f897 1041 	ldrb.w	r1, [r7, #65]	; 0x41
 800ef4e:	9102      	str	r1, [sp, #8]
 800ef50:	9201      	str	r2, [sp, #4]
 800ef52:	9300      	str	r3, [sp, #0]
 800ef54:	462b      	mov	r3, r5
 800ef56:	4622      	mov	r2, r4
 800ef58:	4601      	mov	r1, r0
 800ef5a:	4879      	ldr	r0, [pc, #484]	; (800f140 <Routine_STATE_SAMPLE+0x314>)
 800ef5c:	f002 f82c 	bl	8010fb8 <printf>
			  printf("Number of Satellites %d, Fix Type = %d\r\n", Gdata.diag.num_sats, Gdata.diag.fix_type);
 800ef60:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 800ef64:	4619      	mov	r1, r3
 800ef66:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800ef6a:	461a      	mov	r2, r3
 800ef6c:	4875      	ldr	r0, [pc, #468]	; (800f144 <Routine_STATE_SAMPLE+0x318>)
 800ef6e:	f002 f823 	bl	8010fb8 <printf>

		  deinit_GPS(&hgps);
 800ef72:	4869      	ldr	r0, [pc, #420]	; (800f118 <Routine_STATE_SAMPLE+0x2ec>)
 800ef74:	f7fc f852 	bl	800b01c <deinit_GPS>
 800ef78:	e002      	b.n	800ef80 <Routine_STATE_SAMPLE+0x154>
	  }else
	  {
		  printf("Error GPS Not Found!\r\n");
 800ef7a:	4873      	ldr	r0, [pc, #460]	; (800f148 <Routine_STATE_SAMPLE+0x31c>)
 800ef7c:	f002 f894 	bl	80110a8 <puts>
	  }
	  // Environmental Sensor Init Routine
	  BMP_Init_Typedef BMP_InitStruct = {0};
 800ef80:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800ef84:	2200      	movs	r2, #0
 800ef86:	601a      	str	r2, [r3, #0]
 800ef88:	711a      	strb	r2, [r3, #4]
	  //configure device for environmental sensing
	  BMP_InitStruct.BMP_Pressure_OverSample = BMP280_CTRLMEAS_OSRSP_OS_1;
 800ef8a:	2304      	movs	r3, #4
 800ef8c:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	  BMP_InitStruct.BMP_Temperature_OverSample = BMP280_CTRLMEAS_OSRST_OS_1;
 800ef90:	2320      	movs	r3, #32
 800ef92:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	  BMP_InitStruct.BMP_IIR_FILTER_COEFFICIENTS = BMP280_CONFIG_FILTER_COEFF_OFF;
 800ef96:	2300      	movs	r3, #0
 800ef98:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	  BMP_InitStruct.BMP_Power_Mode = BMP280_CTRLMEAS_MODE_FORCED;
 800ef9c:	2301      	movs	r3, #1
 800ef9e:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	  if(BMP280_Init(&BMP_InitStruct) == BMP_OK)
 800efa2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800efa6:	4618      	mov	r0, r3
 800efa8:	f7fa feca 	bl	8009d40 <BMP280_Init>
 800efac:	4603      	mov	r3, r0
 800efae:	2b09      	cmp	r3, #9
 800efb0:	d141      	bne.n	800f036 <Routine_STATE_SAMPLE+0x20a>
	  {
		  printf("Environmental Sensor Online!\r\n");
 800efb2:	4866      	ldr	r0, [pc, #408]	; (800f14c <Routine_STATE_SAMPLE+0x320>)
 800efb4:	f002 f878 	bl	80110a8 <puts>
		  //create variables
		  uint32_t temp,press;
		  int32_t t_fine;
		  for (int i = 0; i < 5; ++i)
 800efb8:	2300      	movs	r3, #0
 800efba:	673b      	str	r3, [r7, #112]	; 0x70
 800efbc:	e032      	b.n	800f024 <Routine_STATE_SAMPLE+0x1f8>
		  {
			BMP280_Force_Measure(&temp,&press);		//trigger conversion
 800efbe:	f107 021c 	add.w	r2, r7, #28
 800efc2:	f107 0320 	add.w	r3, r7, #32
 800efc6:	4611      	mov	r1, r2
 800efc8:	4618      	mov	r0, r3
 800efca:	f7fb f8e4 	bl	800a196 <BMP280_Force_Measure>
			Gdata.env_Temp = BMP280_Compensate_Temp(temp,&t_fine,bmp.Factory_Trim);			//compensate temperature
 800efce:	6a3b      	ldr	r3, [r7, #32]
 800efd0:	469e      	mov	lr, r3
 800efd2:	4c5f      	ldr	r4, [pc, #380]	; (800f150 <Routine_STATE_SAMPLE+0x324>)
 800efd4:	f107 0618 	add.w	r6, r7, #24
 800efd8:	466d      	mov	r5, sp
 800efda:	f104 0310 	add.w	r3, r4, #16
 800efde:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800efe0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800efe4:	f104 0308 	add.w	r3, r4, #8
 800efe8:	cb0c      	ldmia	r3, {r2, r3}
 800efea:	4631      	mov	r1, r6
 800efec:	4670      	mov	r0, lr
 800efee:	f7fb f92c 	bl	800a24a <BMP280_Compensate_Temp>
 800eff2:	4603      	mov	r3, r0
 800eff4:	647b      	str	r3, [r7, #68]	; 0x44
			Gdata.atm_Press = BMP280_Compensate_Pressure(press,t_fine,bmp.Factory_Trim)/256;	//compensate pressure
 800eff6:	69fe      	ldr	r6, [r7, #28]
 800eff8:	69bb      	ldr	r3, [r7, #24]
 800effa:	607b      	str	r3, [r7, #4]
 800effc:	4c54      	ldr	r4, [pc, #336]	; (800f150 <Routine_STATE_SAMPLE+0x324>)
 800effe:	466d      	mov	r5, sp
 800f000:	f104 0310 	add.w	r3, r4, #16
 800f004:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800f006:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800f00a:	f104 0308 	add.w	r3, r4, #8
 800f00e:	cb0c      	ldmia	r3, {r2, r3}
 800f010:	6879      	ldr	r1, [r7, #4]
 800f012:	4630      	mov	r0, r6
 800f014:	f7fb f955 	bl	800a2c2 <BMP280_Compensate_Pressure>
 800f018:	4603      	mov	r3, r0
 800f01a:	0a1b      	lsrs	r3, r3, #8
 800f01c:	64bb      	str	r3, [r7, #72]	; 0x48
		  for (int i = 0; i < 5; ++i)
 800f01e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f020:	3301      	adds	r3, #1
 800f022:	673b      	str	r3, [r7, #112]	; 0x70
 800f024:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f026:	2b04      	cmp	r3, #4
 800f028:	ddc9      	ble.n	800efbe <Routine_STATE_SAMPLE+0x192>

		  }
		  printf("Temp = %ldC \t Pressure = %lu Pa \r\n",Gdata.env_Temp,Gdata.atm_Press);
 800f02a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f02c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f02e:	4619      	mov	r1, r3
 800f030:	4848      	ldr	r0, [pc, #288]	; (800f154 <Routine_STATE_SAMPLE+0x328>)
 800f032:	f001 ffc1 	bl	8010fb8 <printf>
	  }

	  //INA219 Sample Routine
	  if(INA219_Init_Sensor() == INA_OK)
 800f036:	f7fc fda9 	bl	800bb8c <INA219_Init_Sensor>
 800f03a:	4603      	mov	r3, r0
 800f03c:	2b00      	cmp	r3, #0
 800f03e:	d147      	bne.n	800f0d0 <Routine_STATE_SAMPLE+0x2a4>
	  {
		  int16_t p_temp = 0;
 800f040:	2300      	movs	r3, #0
 800f042:	82fb      	strh	r3, [r7, #22]
		  printf("INA219 Ready! \r\n");
 800f044:	4844      	ldr	r0, [pc, #272]	; (800f158 <Routine_STATE_SAMPLE+0x32c>)
 800f046:	f002 f82f 	bl	80110a8 <puts>
		  //Trigger a conversion
		  INA219_Trigger_Conversion(2);
 800f04a:	2002      	movs	r0, #2
 800f04c:	f7fc ff9a 	bl	800bf84 <INA219_Trigger_Conversion>
		  //read registers
		  INA219_Get_Shunt_Voltage(&Gdata.shunt_v);
 800f050:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800f054:	331c      	adds	r3, #28
 800f056:	4618      	mov	r0, r3
 800f058:	f7fc ffde 	bl	800c018 <INA219_Get_Shunt_Voltage>
		  INA219_Get_Bus_Voltage(&Gdata.bus_v);
 800f05c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800f060:	331e      	adds	r3, #30
 800f062:	4618      	mov	r0, r3
 800f064:	f7fd f836 	bl	800c0d4 <INA219_Get_Bus_Voltage>
		  INA219_Get_Current(&Gdata.current);
 800f068:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800f06c:	3320      	adds	r3, #32
 800f06e:	4618      	mov	r0, r3
 800f070:	f7fd f860 	bl	800c134 <INA219_Get_Current>
		  INA219_Get_Power(&p_temp);
 800f074:	f107 0316 	add.w	r3, r7, #22
 800f078:	4618      	mov	r0, r3
 800f07a:	f7fd f883 	bl	800c184 <INA219_Get_Power>
		  Gdata.power = (ina.INA219_P_LSB*(float)p_temp)*1000;
 800f07e:	4b37      	ldr	r3, [pc, #220]	; (800f15c <Routine_STATE_SAMPLE+0x330>)
 800f080:	6e5c      	ldr	r4, [r3, #100]	; 0x64
 800f082:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800f086:	4618      	mov	r0, r3
 800f088:	f7f1 fec4 	bl	8000e14 <__aeabi_i2f>
 800f08c:	4603      	mov	r3, r0
 800f08e:	4619      	mov	r1, r3
 800f090:	4620      	mov	r0, r4
 800f092:	f7f1 ff13 	bl	8000ebc <__aeabi_fmul>
 800f096:	4603      	mov	r3, r0
 800f098:	4931      	ldr	r1, [pc, #196]	; (800f160 <Routine_STATE_SAMPLE+0x334>)
 800f09a:	4618      	mov	r0, r3
 800f09c:	f7f1 ff0e 	bl	8000ebc <__aeabi_fmul>
 800f0a0:	4603      	mov	r3, r0
 800f0a2:	4618      	mov	r0, r3
 800f0a4:	f7f2 f85a 	bl	800115c <__aeabi_f2iz>
 800f0a8:	4603      	mov	r3, r0
 800f0aa:	b21b      	sxth	r3, r3
 800f0ac:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
		  printf("V_Shunt %d mV V_Bus %d mV Current %d mA Power %d mW\r\n",Gdata.shunt_v,Gdata.bus_v, Gdata.current,Gdata.power);
 800f0b0:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 800f0b4:	4619      	mov	r1, r3
 800f0b6:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 800f0ba:	461a      	mov	r2, r3
 800f0bc:	f9b7 3050 	ldrsh.w	r3, [r7, #80]	; 0x50
 800f0c0:	4618      	mov	r0, r3
 800f0c2:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 800f0c6:	9300      	str	r3, [sp, #0]
 800f0c8:	4603      	mov	r3, r0
 800f0ca:	4826      	ldr	r0, [pc, #152]	; (800f164 <Routine_STATE_SAMPLE+0x338>)
 800f0cc:	f001 ff74 	bl	8010fb8 <printf>
	  }

	  /* after the final sample period, sample IMU for 340 points */
	  if(IMU_On)
 800f0d0:	4b10      	ldr	r3, [pc, #64]	; (800f114 <Routine_STATE_SAMPLE+0x2e8>)
 800f0d2:	781b      	ldrb	r3, [r3, #0]
 800f0d4:	2b00      	cmp	r3, #0
 800f0d6:	d064      	beq.n	800f1a2 <Routine_STATE_SAMPLE+0x376>
	  {
		  if(MPU6050_Init_MPU(GYRO_CONFIG_FSSEL_500DPS,ACC_CONFIG_AFSSEL_2G,CONFIG_DLFP_2) == MPU_OK)
 800f0d8:	2202      	movs	r2, #2
 800f0da:	2100      	movs	r1, #0
 800f0dc:	2008      	movs	r0, #8
 800f0de:	f7fe f91d 	bl	800d31c <MPU6050_Init_MPU>
 800f0e2:	4603      	mov	r3, r0
 800f0e4:	2b11      	cmp	r3, #17
 800f0e6:	d147      	bne.n	800f178 <Routine_STATE_SAMPLE+0x34c>
		  	  {
		  		  printf("IMU Logging data...");
 800f0e8:	481f      	ldr	r0, [pc, #124]	; (800f168 <Routine_STATE_SAMPLE+0x33c>)
 800f0ea:	f001 ff65 	bl	8010fb8 <printf>
		  		  IMU_Log_On = 1;
 800f0ee:	4b1f      	ldr	r3, [pc, #124]	; (800f16c <Routine_STATE_SAMPLE+0x340>)
 800f0f0:	2201      	movs	r2, #1
 800f0f2:	701a      	strb	r2, [r3, #0]
		  		  while(1)
		  		  {
		  			  if(mpu_sample_count == N_Samples)
 800f0f4:	4b1e      	ldr	r3, [pc, #120]	; (800f170 <Routine_STATE_SAMPLE+0x344>)
 800f0f6:	881b      	ldrh	r3, [r3, #0]
 800f0f8:	2b1c      	cmp	r3, #28
 800f0fa:	d1fb      	bne.n	800f0f4 <Routine_STATE_SAMPLE+0x2c8>
		  			  {
		  				 printf("done!\r\n");
 800f0fc:	481d      	ldr	r0, [pc, #116]	; (800f174 <Routine_STATE_SAMPLE+0x348>)
 800f0fe:	f001 ffd3 	bl	80110a8 <puts>
		  				 break;
 800f102:	e03c      	b.n	800f17e <Routine_STATE_SAMPLE+0x352>
 800f104:	40002800 	.word	0x40002800
 800f108:	20003a65 	.word	0x20003a65
 800f10c:	08019894 	.word	0x08019894
 800f110:	080198c0 	.word	0x080198c0
 800f114:	20003a4c 	.word	0x20003a4c
 800f118:	20000ac4 	.word	0x20000ac4
 800f11c:	080198ec 	.word	0x080198ec
 800f120:	20000926 	.word	0x20000926
 800f124:	08019910 	.word	0x08019910
 800f128:	20000af0 	.word	0x20000af0
 800f12c:	0801992c 	.word	0x0801992c
 800f130:	20000af4 	.word	0x20000af4
 800f134:	20000aec 	.word	0x20000aec
 800f138:	20000ae0 	.word	0x20000ae0
 800f13c:	08019940 	.word	0x08019940
 800f140:	08019970 	.word	0x08019970
 800f144:	080199a0 	.word	0x080199a0
 800f148:	080199cc 	.word	0x080199cc
 800f14c:	080199e4 	.word	0x080199e4
 800f150:	200009f0 	.word	0x200009f0
 800f154:	08019a04 	.word	0x08019a04
 800f158:	08019a28 	.word	0x08019a28
 800f15c:	200024a4 	.word	0x200024a4
 800f160:	447a0000 	.word	0x447a0000
 800f164:	08019a38 	.word	0x08019a38
 800f168:	08019a70 	.word	0x08019a70
 800f16c:	20003a48 	.word	0x20003a48
 800f170:	20003860 	.word	0x20003860
 800f174:	08019a84 	.word	0x08019a84
		  			  }
		  		  }
		  	  }else
		  	  {
		  		  printf("IMU Offline!\r\n");
 800f178:	4894      	ldr	r0, [pc, #592]	; (800f3cc <Routine_STATE_SAMPLE+0x5a0>)
 800f17a:	f001 ff95 	bl	80110a8 <puts>
		  	  }
		  MPU6050_Deinit_MPU();
 800f17e:	f7fe f93f 	bl	800d400 <MPU6050_Deinit_MPU>
		  //Create buffer for IMU Data
		  wavebuffer[0] = 'W';
 800f182:	4b93      	ldr	r3, [pc, #588]	; (800f3d0 <Routine_STATE_SAMPLE+0x5a4>)
 800f184:	2257      	movs	r2, #87	; 0x57
 800f186:	701a      	strb	r2, [r3, #0]
		  memcpy(&wavebuffer[1],IMU_Buffer,IMU_BUFFER_SIZE);
 800f188:	4b91      	ldr	r3, [pc, #580]	; (800f3d0 <Routine_STATE_SAMPLE+0x5a4>)
 800f18a:	4a92      	ldr	r2, [pc, #584]	; (800f3d4 <Routine_STATE_SAMPLE+0x5a8>)
 800f18c:	3301      	adds	r3, #1
 800f18e:	4611      	mov	r1, r2
 800f190:	f44f 72a8 	mov.w	r2, #336	; 0x150
 800f194:	4618      	mov	r0, r3
 800f196:	f001 fc93 	bl	8010ac0 <memcpy>
		  wavebuffer[WAVEBUFFER_SIZE-1] = '\r';
 800f19a:	4b8d      	ldr	r3, [pc, #564]	; (800f3d0 <Routine_STATE_SAMPLE+0x5a4>)
 800f19c:	220d      	movs	r2, #13
 800f19e:	f883 2151 	strb.w	r2, [r3, #337]	; 0x151

	  }


	  //Init Flash Chips
	  uint8_t statusbyte = 0;
 800f1a2:	2300      	movs	r3, #0
 800f1a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	  uint8_t* buffer = to_binary_format(Gdata,__GET_SAMPLE_COUNT());
 800f1a8:	4b8b      	ldr	r3, [pc, #556]	; (800f3d8 <Routine_STATE_SAMPLE+0x5ac>)
 800f1aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f1ac:	0a1b      	lsrs	r3, r3, #8
 800f1ae:	b2db      	uxtb	r3, r3
 800f1b0:	9305      	str	r3, [sp, #20]
 800f1b2:	466d      	mov	r5, sp
 800f1b4:	f107 0440 	add.w	r4, r7, #64	; 0x40
 800f1b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800f1ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800f1bc:	6823      	ldr	r3, [r4, #0]
 800f1be:	602b      	str	r3, [r5, #0]
 800f1c0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800f1c4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800f1c6:	f7ff fafb 	bl	800e7c0 <to_binary_format>
 800f1ca:	65f8      	str	r0, [r7, #92]	; 0x5c
	  HAL_StatusTypeDef flash_flag = Init_Flash_Chips(&statusbyte);
 800f1cc:	f107 0327 	add.w	r3, r7, #39	; 0x27
 800f1d0:	4618      	mov	r0, r3
 800f1d2:	f7fa f8d7 	bl	8009384 <Init_Flash_Chips>
 800f1d6:	4603      	mov	r3, r0
 800f1d8:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
	  if((flash_flag == HAL_OK)&&(statusbyte > 0))
 800f1dc:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800f1e0:	2b00      	cmp	r3, #0
 800f1e2:	f040 80d9 	bne.w	800f398 <Routine_STATE_SAMPLE+0x56c>
 800f1e6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f1ea:	2b00      	cmp	r3, #0
 800f1ec:	f000 80d4 	beq.w	800f398 <Routine_STATE_SAMPLE+0x56c>
	  {

		  uint8_t chipnumber = Get_Active_Chip();
 800f1f0:	f7ff fa42 	bl	800e678 <Get_Active_Chip>
 800f1f4:	4603      	mov	r3, r0
 800f1f6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		  //get current pointer to free memory in chip
		  uint8_t address[3] = {0};
 800f1fa:	f107 0310 	add.w	r3, r7, #16
 800f1fe:	2100      	movs	r1, #0
 800f200:	460a      	mov	r2, r1
 800f202:	801a      	strh	r2, [r3, #0]
 800f204:	460a      	mov	r2, r1
 800f206:	709a      	strb	r2, [r3, #2]
		  Get_Current_Address_Pointer(chipnumber,address);
 800f208:	f107 0210 	add.w	r2, r7, #16
 800f20c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800f210:	4611      	mov	r1, r2
 800f212:	4618      	mov	r0, r3
 800f214:	f7ff f9a0 	bl	800e558 <Get_Current_Address_Pointer>
		  FLASH_SetAddress(address[2],address[1],address[0]);
 800f218:	7cbb      	ldrb	r3, [r7, #18]
 800f21a:	7c79      	ldrb	r1, [r7, #17]
 800f21c:	7c3a      	ldrb	r2, [r7, #16]
 800f21e:	4618      	mov	r0, r3
 800f220:	f7fa f9c8 	bl	80095b4 <FLASH_SetAddress>
		  //check if there is still space
		  uint16_t length =  get_driftBuffer_Size();
 800f224:	f7ff fb48 	bl	800e8b8 <get_driftBuffer_Size>
 800f228:	4603      	mov	r3, r0
 800f22a:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58

		  //disable pwr pull up/down config
		 	//reconfigure pin to pull up in low power mode
		  HAL_PWREx_DisableGPIOPullUp(PWR_GPIO_C,GPIO_CHIP_1_CS);
 800f22e:	2101      	movs	r1, #1
 800f230:	2002      	movs	r0, #2
 800f232:	f7f4 fa01 	bl	8003638 <HAL_PWREx_DisableGPIOPullUp>
		  HAL_PWREx_DisableGPIOPullUp(PWR_GPIO_C,GPIO_CHIP_2_CS);
 800f236:	2102      	movs	r1, #2
 800f238:	2002      	movs	r0, #2
 800f23a:	f7f4 f9fd 	bl	8003638 <HAL_PWREx_DisableGPIOPullUp>
		  HAL_PWREx_DisableGPIOPullUp(PWR_GPIO_B,GPIO_CHIP_3_CS);
 800f23e:	2101      	movs	r1, #1
 800f240:	2001      	movs	r0, #1
 800f242:	f7f4 f9f9 	bl	8003638 <HAL_PWREx_DisableGPIOPullUp>
		  HAL_PWREx_DisableGPIOPullUp(PWR_GPIO_A,GPIO_CHIP_4_CS);
 800f246:	2110      	movs	r1, #16
 800f248:	2000      	movs	r0, #0
 800f24a:	f7f4 f9f5 	bl	8003638 <HAL_PWREx_DisableGPIOPullUp>
		  HAL_PWREx_DisablePullUpPullDownConfig();
 800f24e:	f7f4 fb83 	bl	8003958 <HAL_PWREx_DisablePullUpPullDownConfig>

		  if(!FLASH_Is_Available(chipnumber,length))
 800f252:	f8b7 2058 	ldrh.w	r2, [r7, #88]	; 0x58
 800f256:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800f25a:	4611      	mov	r1, r2
 800f25c:	4618      	mov	r0, r3
 800f25e:	f7fa fa0f 	bl	8009680 <FLASH_Is_Available>
 800f262:	4603      	mov	r3, r0
 800f264:	2b00      	cmp	r3, #0
 800f266:	d158      	bne.n	800f31a <Routine_STATE_SAMPLE+0x4ee>
		  {
			  //Routine to select next available chip for memory storage
			  printf("Warning! chip %d is at maximum capacity\r\n",chipnumber);
 800f268:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800f26c:	4619      	mov	r1, r3
 800f26e:	485b      	ldr	r0, [pc, #364]	; (800f3dc <Routine_STATE_SAMPLE+0x5b0>)
 800f270:	f001 fea2 	bl	8010fb8 <printf>
			  //set status to full
			  FLASH_SetAddress(0x00,0x00,0x00);
 800f274:	2200      	movs	r2, #0
 800f276:	2100      	movs	r1, #0
 800f278:	2000      	movs	r0, #0
 800f27a:	f7fa f99b 	bl	80095b4 <FLASH_SetAddress>
			  uint8_t chipstatus = Full;
 800f27e:	2304      	movs	r3, #4
 800f280:	73fb      	strb	r3, [r7, #15]
			  FLASH_WRITE_ReadModifyWrite(chipnumber,BUFFER1,&chipstatus,1);
 800f282:	f897 006f 	ldrb.w	r0, [r7, #111]	; 0x6f
 800f286:	f107 020f 	add.w	r2, r7, #15
 800f28a:	2301      	movs	r3, #1
 800f28c:	2101      	movs	r1, #1
 800f28e:	f7fa fa9f 	bl	80097d0 <FLASH_WRITE_ReadModifyWrite>
			  //get next active chip and set as active
			  chipnumber = Get_Next_Active_Chip();
 800f292:	f7ff fa43 	bl	800e71c <Get_Next_Active_Chip>
 800f296:	4603      	mov	r3, r0
 800f298:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			  chipstatus = Active;
 800f29c:	2301      	movs	r3, #1
 800f29e:	73fb      	strb	r3, [r7, #15]
			  FLASH_WRITE_ReadModifyWrite(chipnumber,BUFFER1,&chipstatus,1);
 800f2a0:	f897 006f 	ldrb.w	r0, [r7, #111]	; 0x6f
 800f2a4:	f107 020f 	add.w	r2, r7, #15
 800f2a8:	2301      	movs	r3, #1
 800f2aa:	2101      	movs	r1, #1
 800f2ac:	f7fa fa90 	bl	80097d0 <FLASH_WRITE_ReadModifyWrite>
			  //Set Next Active Chip
			  Set_Active_Chip(chipnumber);
 800f2b0:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800f2b4:	4618      	mov	r0, r3
 800f2b6:	f7ff fa03 	bl	800e6c0 <Set_Active_Chip>
			  //Select inactive chip to be next for storage
			  //cycle through remaining chips
			  chipnumber = 0;
 800f2ba:	2300      	movs	r3, #0
 800f2bc:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			  for (int i = Get_Next_Active_Chip(); i <FLASH_CHIPS; ++i)
 800f2c0:	f7ff fa2c 	bl	800e71c <Get_Next_Active_Chip>
 800f2c4:	4603      	mov	r3, r0
 800f2c6:	66bb      	str	r3, [r7, #104]	; 0x68
 800f2c8:	e012      	b.n	800f2f0 <Routine_STATE_SAMPLE+0x4c4>
			  {
				  if((statusbyte& 0b1<<i)? SET: RESET)
 800f2ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f2ce:	461a      	mov	r2, r3
 800f2d0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800f2d2:	fa42 f303 	asr.w	r3, r2, r3
 800f2d6:	f003 0301 	and.w	r3, r3, #1
 800f2da:	2b00      	cmp	r3, #0
 800f2dc:	d005      	beq.n	800f2ea <Routine_STATE_SAMPLE+0x4be>
				  {
					  chipnumber = i+1;
 800f2de:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800f2e0:	b2db      	uxtb	r3, r3
 800f2e2:	3301      	adds	r3, #1
 800f2e4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
					  break;
 800f2e8:	e005      	b.n	800f2f6 <Routine_STATE_SAMPLE+0x4ca>
			  for (int i = Get_Next_Active_Chip(); i <FLASH_CHIPS; ++i)
 800f2ea:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800f2ec:	3301      	adds	r3, #1
 800f2ee:	66bb      	str	r3, [r7, #104]	; 0x68
 800f2f0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800f2f2:	2b03      	cmp	r3, #3
 800f2f4:	dde9      	ble.n	800f2ca <Routine_STATE_SAMPLE+0x49e>
				  }

			  }
			  //set the status byte of the chip to next active
			  Set_Next_Active_Chip(chipnumber);
 800f2f6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800f2fa:	4618      	mov	r0, r3
 800f2fc:	f7ff fa32 	bl	800e764 <Set_Next_Active_Chip>
			  chipstatus = Next_Active;
 800f300:	2302      	movs	r3, #2
 800f302:	73fb      	strb	r3, [r7, #15]
			  FLASH_WRITE_ReadModifyWrite(chipnumber,BUFFER1,&chipstatus,1);
 800f304:	f897 006f 	ldrb.w	r0, [r7, #111]	; 0x6f
 800f308:	f107 020f 	add.w	r2, r7, #15
 800f30c:	2301      	movs	r3, #1
 800f30e:	2101      	movs	r1, #1
 800f310:	f7fa fa5e 	bl	80097d0 <FLASH_WRITE_ReadModifyWrite>
			  FLASH_IncAddress(1);
 800f314:	2001      	movs	r0, #1
 800f316:	f7fa f967 	bl	80095e8 <FLASH_IncAddress>
		  }
		  //write drift buffer to memory
		  if(FLASH_WRITE_ReadModifyWrite(Get_Active_Chip(),BUFFER1,buffer,get_driftBuffer_Size()) != 1)
 800f31a:	f7ff f9ad 	bl	800e678 <Get_Active_Chip>
 800f31e:	4603      	mov	r3, r0
 800f320:	461c      	mov	r4, r3
 800f322:	f7ff fac9 	bl	800e8b8 <get_driftBuffer_Size>
 800f326:	4603      	mov	r3, r0
 800f328:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800f32a:	2101      	movs	r1, #1
 800f32c:	4620      	mov	r0, r4
 800f32e:	f7fa fa4f 	bl	80097d0 <FLASH_WRITE_ReadModifyWrite>
 800f332:	4603      	mov	r3, r0
 800f334:	2b01      	cmp	r3, #1
 800f336:	d02b      	beq.n	800f390 <Routine_STATE_SAMPLE+0x564>
		 {
			  FLASH_WRITE_BufferToPage(Get_Active_Chip(),BUFFER1);
 800f338:	f7ff f99e 	bl	800e678 <Get_Active_Chip>
 800f33c:	4603      	mov	r3, r0
 800f33e:	2101      	movs	r1, #1
 800f340:	4618      	mov	r0, r3
 800f342:	f7fa fa89 	bl	8009858 <FLASH_WRITE_BufferToPage>
		 	printf("Successfully saved drift data to chip %d\r\n",Get_Active_Chip());
 800f346:	f7ff f997 	bl	800e678 <Get_Active_Chip>
 800f34a:	4603      	mov	r3, r0
 800f34c:	4619      	mov	r1, r3
 800f34e:	4824      	ldr	r0, [pc, #144]	; (800f3e0 <Routine_STATE_SAMPLE+0x5b4>)
 800f350:	f001 fe32 	bl	8010fb8 <printf>
		 	//increment pointer to next available memory block
		 	FLASH_IncAddress(get_driftBuffer_Size());
 800f354:	f7ff fab0 	bl	800e8b8 <get_driftBuffer_Size>
 800f358:	4603      	mov	r3, r0
 800f35a:	4618      	mov	r0, r3
 800f35c:	f7fa f944 	bl	80095e8 <FLASH_IncAddress>

		 	//save address to chip
		 	uint32_t temp = FLASH_GetAddress();
 800f360:	f7fa f97c 	bl	800965c <FLASH_GetAddress>
 800f364:	4603      	mov	r3, r0
 800f366:	657b      	str	r3, [r7, #84]	; 0x54
		 	address[2] = (temp & 0xFF0000)>>16;
 800f368:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f36a:	0c1b      	lsrs	r3, r3, #16
 800f36c:	b2db      	uxtb	r3, r3
 800f36e:	74bb      	strb	r3, [r7, #18]
		 	address[1] = (temp & 0xFF00)>>8;
 800f370:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f372:	0a1b      	lsrs	r3, r3, #8
 800f374:	b2db      	uxtb	r3, r3
 800f376:	747b      	strb	r3, [r7, #17]
		 	address[0] = (temp & 0xFF);
 800f378:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f37a:	b2db      	uxtb	r3, r3
 800f37c:	743b      	strb	r3, [r7, #16]
		 	Set_Current_Address_Pointer(chipnumber,address);
 800f37e:	f107 0210 	add.w	r2, r7, #16
 800f382:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800f386:	4611      	mov	r1, r2
 800f388:	4618      	mov	r0, r3
 800f38a:	f7ff f92b 	bl	800e5e4 <Set_Current_Address_Pointer>
	  {
 800f38e:	e006      	b.n	800f39e <Routine_STATE_SAMPLE+0x572>
		 }
		 else
		 {
		   printf("Error Saving drift data to Flash Chip\r\n");
 800f390:	4814      	ldr	r0, [pc, #80]	; (800f3e4 <Routine_STATE_SAMPLE+0x5b8>)
 800f392:	f001 fe89 	bl	80110a8 <puts>
	  {
 800f396:	e002      	b.n	800f39e <Routine_STATE_SAMPLE+0x572>
		 }
	  }else
	  {
		  printf("Error! Memory Full\r\n");
 800f398:	4813      	ldr	r0, [pc, #76]	; (800f3e8 <Routine_STATE_SAMPLE+0x5bc>)
 800f39a:	f001 fe85 	bl	80110a8 <puts>
	  }
	 	//reconfigure pin to pull up in low power mode
	  HAL_PWREx_EnableGPIOPullUp(PWR_GPIO_C,GPIO_CHIP_1_CS);
 800f39e:	2101      	movs	r1, #1
 800f3a0:	2002      	movs	r0, #2
 800f3a2:	f7f4 f8a5 	bl	80034f0 <HAL_PWREx_EnableGPIOPullUp>
	  HAL_PWREx_EnableGPIOPullUp(PWR_GPIO_C,GPIO_CHIP_2_CS);
 800f3a6:	2102      	movs	r1, #2
 800f3a8:	2002      	movs	r0, #2
 800f3aa:	f7f4 f8a1 	bl	80034f0 <HAL_PWREx_EnableGPIOPullUp>
	  HAL_PWREx_EnableGPIOPullUp(PWR_GPIO_B,GPIO_CHIP_3_CS);
 800f3ae:	2101      	movs	r1, #1
 800f3b0:	2001      	movs	r0, #1
 800f3b2:	f7f4 f89d 	bl	80034f0 <HAL_PWREx_EnableGPIOPullUp>
	  HAL_PWREx_EnableGPIOPullUp(PWR_GPIO_A,GPIO_CHIP_4_CS);
 800f3b6:	2110      	movs	r1, #16
 800f3b8:	2000      	movs	r0, #0
 800f3ba:	f7f4 f899 	bl	80034f0 <HAL_PWREx_EnableGPIOPullUp>
	  HAL_PWREx_EnablePullUpPullDownConfig();
 800f3be:	f7f4 fabd 	bl	800393c <HAL_PWREx_EnablePullUpPullDownConfig>

}
 800f3c2:	bf00      	nop
 800f3c4:	377c      	adds	r7, #124	; 0x7c
 800f3c6:	46bd      	mov	sp, r7
 800f3c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f3cc:	08019a8c 	.word	0x08019a8c
 800f3d0:	20003af0 	.word	0x20003af0
 800f3d4:	200038b0 	.word	0x200038b0
 800f3d8:	40002800 	.word	0x40002800
 800f3dc:	08019a9c 	.word	0x08019a9c
 800f3e0:	08019ac8 	.word	0x08019ac8
 800f3e4:	08019af4 	.word	0x08019af4
 800f3e8:	08019b1c 	.word	0x08019b1c

0800f3ec <Routine_STATE_TRANSMIT>:

static void Routine_STATE_TRANSMIT(void)
{
 800f3ec:	b580      	push	{r7, lr}
 800f3ee:	b0ce      	sub	sp, #312	; 0x138
 800f3f0:	af00      	add	r7, sp, #0
	  printf("Current State: TRANS \t Next State: SLEEP\r\n");
 800f3f2:	487e      	ldr	r0, [pc, #504]	; (800f5ec <Routine_STATE_TRANSMIT+0x200>)
 800f3f4:	f001 fe58 	bl	80110a8 <puts>
	  //disable low power mode for chips
	  HAL_PWREx_DisableGPIOPullUp(PWR_GPIO_C,GPIO_CHIP_1_CS);
 800f3f8:	2101      	movs	r1, #1
 800f3fa:	2002      	movs	r0, #2
 800f3fc:	f7f4 f91c 	bl	8003638 <HAL_PWREx_DisableGPIOPullUp>
	  HAL_PWREx_DisableGPIOPullUp(PWR_GPIO_C,GPIO_CHIP_2_CS);
 800f400:	2102      	movs	r1, #2
 800f402:	2002      	movs	r0, #2
 800f404:	f7f4 f918 	bl	8003638 <HAL_PWREx_DisableGPIOPullUp>
	  HAL_PWREx_DisableGPIOPullUp(PWR_GPIO_B,GPIO_CHIP_3_CS);
 800f408:	2101      	movs	r1, #1
 800f40a:	2001      	movs	r0, #1
 800f40c:	f7f4 f914 	bl	8003638 <HAL_PWREx_DisableGPIOPullUp>
	  HAL_PWREx_DisableGPIOPullUp(PWR_GPIO_A,GPIO_CHIP_4_CS);
 800f410:	2110      	movs	r1, #16
 800f412:	2000      	movs	r0, #0
 800f414:	f7f4 f910 	bl	8003638 <HAL_PWREx_DisableGPIOPullUp>
	  HAL_PWREx_DisablePullUpPullDownConfig();
 800f418:	f7f4 fa9e 	bl	8003958 <HAL_PWREx_DisablePullUpPullDownConfig>
	  /* 1. Initialize Iridium Modem */
	  uint8_t chip = Get_Active_Chip();		 	 											//Get active chip
 800f41c:	f7ff f92c 	bl	800e678 <Get_Active_Chip>
 800f420:	4603      	mov	r3, r0
 800f422:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
	  uint8_t Address[3] = {0};					 											//get current address pointer
 800f426:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800f42a:	2100      	movs	r1, #0
 800f42c:	460a      	mov	r2, r1
 800f42e:	801a      	strh	r2, [r3, #0]
 800f430:	460a      	mov	r2, r1
 800f432:	709a      	strb	r2, [r3, #2]
	  uint8_t retry = 0;
 800f434:	2300      	movs	r3, #0
 800f436:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
	  IR_On = 1;
 800f43a:	4b6d      	ldr	r3, [pc, #436]	; (800f5f0 <Routine_STATE_TRANSMIT+0x204>)
 800f43c:	2201      	movs	r2, #1
 800f43e:	701a      	strb	r2, [r3, #0]
	  while (IR_Init_Module() != IR_OK)
 800f440:	e00e      	b.n	800f460 <Routine_STATE_TRANSMIT+0x74>
	  {
		  IR_DeInit_Module();
 800f442:	f7fd f8ef 	bl	800c624 <IR_DeInit_Module>
		  if(retry == 20)
 800f446:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 800f44a:	2b14      	cmp	r3, #20
 800f44c:	d103      	bne.n	800f456 <Routine_STATE_TRANSMIT+0x6a>
		  {
			  IR_On = 0;
 800f44e:	4b68      	ldr	r3, [pc, #416]	; (800f5f0 <Routine_STATE_TRANSMIT+0x204>)
 800f450:	2200      	movs	r2, #0
 800f452:	701a      	strb	r2, [r3, #0]
			  break;
 800f454:	e009      	b.n	800f46a <Routine_STATE_TRANSMIT+0x7e>
		  }
		retry++;
 800f456:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 800f45a:	3301      	adds	r3, #1
 800f45c:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
	  while (IR_Init_Module() != IR_OK)
 800f460:	f7fd f886 	bl	800c570 <IR_Init_Module>
 800f464:	4603      	mov	r3, r0
 800f466:	2b00      	cmp	r3, #0
 800f468:	d1eb      	bne.n	800f442 <Routine_STATE_TRANSMIT+0x56>

	  }
	  if(IR_On)
 800f46a:	4b61      	ldr	r3, [pc, #388]	; (800f5f0 <Routine_STATE_TRANSMIT+0x204>)
 800f46c:	781b      	ldrb	r3, [r3, #0]
 800f46e:	2b00      	cmp	r3, #0
 800f470:	d067      	beq.n	800f542 <Routine_STATE_TRANSMIT+0x156>
	  {

		  printf("Preparing To Transmit...");
 800f472:	4860      	ldr	r0, [pc, #384]	; (800f5f4 <Routine_STATE_TRANSMIT+0x208>)
 800f474:	f001 fda0 	bl	8010fb8 <printf>
		  //getlength of data

		  uint8_t trans_Buffer[256];

		  /* Load data Frome Memory*/
		  FLASH_SetAddress(0x00,0x00,0x01);
 800f478:	2201      	movs	r2, #1
 800f47a:	2100      	movs	r1, #0
 800f47c:	2000      	movs	r0, #0
 800f47e:	f7fa f899 	bl	80095b4 <FLASH_SetAddress>
		 memcpy(trans_Buffer,FLASH_READ_BufferHF(chip,BUFFER1),256);
 800f482:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800f486:	2101      	movs	r1, #1
 800f488:	4618      	mov	r0, r3
 800f48a:	f7fa f95b 	bl	8009744 <FLASH_READ_BufferHF>
 800f48e:	4602      	mov	r2, r0
 800f490:	1d3b      	adds	r3, r7, #4
 800f492:	4618      	mov	r0, r3
 800f494:	4611      	mov	r1, r2
 800f496:	f44f 7380 	mov.w	r3, #256	; 0x100
 800f49a:	461a      	mov	r2, r3
 800f49c:	f001 fb10 	bl	8010ac0 <memcpy>

		  /* 3. Upload Drift Data */
		  IR_Status_t flag;
		 for (int i = 0; i < 2; ++i)
 800f4a0:	2300      	movs	r3, #0
 800f4a2:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 800f4a6:	e048      	b.n	800f53a <Routine_STATE_TRANSMIT+0x14e>
		 {
			 flag = (i<1)? IR_send_Bin_String(trans_Buffer,(4*DRIFTBUFFER_SIZE)):IR_send_Bin_String(wavebuffer,WAVEBUFFER_SIZE);
 800f4a8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800f4ac:	2b00      	cmp	r3, #0
 800f4ae:	dc06      	bgt.n	800f4be <Routine_STATE_TRANSMIT+0xd2>
 800f4b0:	1d3b      	adds	r3, r7, #4
 800f4b2:	2198      	movs	r1, #152	; 0x98
 800f4b4:	4618      	mov	r0, r3
 800f4b6:	f7fd fb07 	bl	800cac8 <IR_send_Bin_String>
 800f4ba:	4603      	mov	r3, r0
 800f4bc:	e005      	b.n	800f4ca <Routine_STATE_TRANSMIT+0xde>
 800f4be:	f44f 71a9 	mov.w	r1, #338	; 0x152
 800f4c2:	484d      	ldr	r0, [pc, #308]	; (800f5f8 <Routine_STATE_TRANSMIT+0x20c>)
 800f4c4:	f7fd fb00 	bl	800cac8 <IR_send_Bin_String>
 800f4c8:	4603      	mov	r3, r0
 800f4ca:	f887 312a 	strb.w	r3, [r7, #298]	; 0x12a

	  	  if(flag == IR_MSG_UPLOAD_OK)
 800f4ce:	f897 312a 	ldrb.w	r3, [r7, #298]	; 0x12a
 800f4d2:	2b0a      	cmp	r3, #10
 800f4d4:	d12c      	bne.n	800f530 <Routine_STATE_TRANSMIT+0x144>
	  	  {
		  	  printf("Message Uploaded!\r\nTransmitting...");
 800f4d6:	4849      	ldr	r0, [pc, #292]	; (800f5fc <Routine_STATE_TRANSMIT+0x210>)
 800f4d8:	f001 fd6e 	bl	8010fb8 <printf>
		  	  //create SBD Session
		  	  SBDX_Status_t sbd;
		  	  for (int i = 0; i < 5; ++i)
 800f4dc:	2300      	movs	r3, #0
 800f4de:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 800f4e2:	e01e      	b.n	800f522 <Routine_STATE_TRANSMIT+0x136>
		  	  {
		  		  if(IR_start_SBD_Session(&sbd)== IR_OK)
 800f4e4:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800f4e8:	4618      	mov	r0, r3
 800f4ea:	f7fd f9e5 	bl	800c8b8 <IR_start_SBD_Session>
 800f4ee:	4603      	mov	r3, r0
 800f4f0:	2b00      	cmp	r3, #0
 800f4f2:	d10d      	bne.n	800f510 <Routine_STATE_TRANSMIT+0x124>
		  		  {
		  			 		  	  //check return status
		  	  		  if(sbd.MO_Status < 2)
 800f4f4:	f897 3104 	ldrb.w	r3, [r7, #260]	; 0x104
 800f4f8:	2b01      	cmp	r3, #1
 800f4fa:	d806      	bhi.n	800f50a <Routine_STATE_TRANSMIT+0x11e>
		  	  		  {
		  			  	  //message sent
		  	  			  IR_send_AT_CMD("AT+SBDD0\r");
 800f4fc:	4840      	ldr	r0, [pc, #256]	; (800f600 <Routine_STATE_TRANSMIT+0x214>)
 800f4fe:	f7fd f8e3 	bl	800c6c8 <IR_send_AT_CMD>
		  			  	  printf("Success!\r\n");
 800f502:	4840      	ldr	r0, [pc, #256]	; (800f604 <Routine_STATE_TRANSMIT+0x218>)
 800f504:	f001 fdd0 	bl	80110a8 <puts>
		  			  	  break;
 800f508:	e00f      	b.n	800f52a <Routine_STATE_TRANSMIT+0x13e>
		  		  	  }else
		  		  	  {
		  		  		  printf("Failed!\r\n");
 800f50a:	483f      	ldr	r0, [pc, #252]	; (800f608 <Routine_STATE_TRANSMIT+0x21c>)
 800f50c:	f001 fdcc 	bl	80110a8 <puts>

		  		  	  }
		 	  	  }
		  		  HAL_Delay(1000);
 800f510:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800f514:	f7f2 f896 	bl	8001644 <HAL_Delay>
		  	  for (int i = 0; i < 5; ++i)
 800f518:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800f51c:	3301      	adds	r3, #1
 800f51e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 800f522:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800f526:	2b04      	cmp	r3, #4
 800f528:	dddc      	ble.n	800f4e4 <Routine_STATE_TRANSMIT+0xf8>
		  	  }
	  		  IR_send_AT_CMD("AT+SBDD0\r");
 800f52a:	4835      	ldr	r0, [pc, #212]	; (800f600 <Routine_STATE_TRANSMIT+0x214>)
 800f52c:	f7fd f8cc 	bl	800c6c8 <IR_send_AT_CMD>
		 for (int i = 0; i < 2; ++i)
 800f530:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800f534:	3301      	adds	r3, #1
 800f536:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 800f53a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800f53e:	2b01      	cmp	r3, #1
 800f540:	ddb2      	ble.n	800f4a8 <Routine_STATE_TRANSMIT+0xbc>
	  	  }

		 }
	  }
	  IR_DeInit_Module();
 800f542:	f7fd f86f 	bl	800c624 <IR_DeInit_Module>
/* Reset Memory pointer*/
  //reset sample count
  __SET_SAMPLE_COUNT(0);
 800f546:	4a31      	ldr	r2, [pc, #196]	; (800f60c <Routine_STATE_TRANSMIT+0x220>)
 800f548:	4b30      	ldr	r3, [pc, #192]	; (800f60c <Routine_STATE_TRANSMIT+0x220>)
 800f54a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f54c:	b2db      	uxtb	r3, r3
 800f54e:	6513      	str	r3, [r2, #80]	; 0x50
  //erase page and reset counter
  FLASH_ERASE_Page(chip);
 800f550:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800f554:	4618      	mov	r0, r3
 800f556:	f7fa f9f3 	bl	8009940 <FLASH_ERASE_Page>
  FLASH_SetAddress(0x00,0x00,0x00);
 800f55a:	2200      	movs	r2, #0
 800f55c:	2100      	movs	r1, #0
 800f55e:	2000      	movs	r0, #0
 800f560:	f7fa f828 	bl	80095b4 <FLASH_SetAddress>
  uint8_t val = Active;
 800f564:	2301      	movs	r3, #1
 800f566:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
  FLASH_WRITE_PageOrByte_NoErase(chip,&val,1);
 800f56a:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800f56e:	f207 111f 	addw	r1, r7, #287	; 0x11f
 800f572:	2201      	movs	r2, #1
 800f574:	4618      	mov	r0, r3
 800f576:	f7fa f9a9 	bl	80098cc <FLASH_WRITE_PageOrByte_NoErase>
  FLASH_IncAddress(1);
 800f57a:	2001      	movs	r0, #1
 800f57c:	f7fa f834 	bl	80095e8 <FLASH_IncAddress>
  uint32_t temp = FLASH_GetAddress();
 800f580:	f7fa f86c 	bl	800965c <FLASH_GetAddress>
 800f584:	4603      	mov	r3, r0
 800f586:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  Address[0] = temp&0xFF;
 800f58a:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800f58e:	b2db      	uxtb	r3, r3
 800f590:	f887 3120 	strb.w	r3, [r7, #288]	; 0x120
  Address[1] = (temp&0xFF00)>>8;
 800f594:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800f598:	0a1b      	lsrs	r3, r3, #8
 800f59a:	b2db      	uxtb	r3, r3
 800f59c:	f887 3121 	strb.w	r3, [r7, #289]	; 0x121
  Address[2] = (temp&0xFF0000)>>16;
 800f5a0:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800f5a4:	0c1b      	lsrs	r3, r3, #16
 800f5a6:	b2db      	uxtb	r3, r3
 800f5a8:	f887 3122 	strb.w	r3, [r7, #290]	; 0x122
  Set_Current_Address_Pointer(chip,Address);
 800f5ac:	f507 7290 	add.w	r2, r7, #288	; 0x120
 800f5b0:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800f5b4:	4611      	mov	r1, r2
 800f5b6:	4618      	mov	r0, r3
 800f5b8:	f7ff f814 	bl	800e5e4 <Set_Current_Address_Pointer>
	//reconfigure pin to pull up in low power mode
HAL_PWREx_EnableGPIOPullUp(PWR_GPIO_C,GPIO_CHIP_1_CS);
 800f5bc:	2101      	movs	r1, #1
 800f5be:	2002      	movs	r0, #2
 800f5c0:	f7f3 ff96 	bl	80034f0 <HAL_PWREx_EnableGPIOPullUp>
HAL_PWREx_EnableGPIOPullUp(PWR_GPIO_C,GPIO_CHIP_2_CS);
 800f5c4:	2102      	movs	r1, #2
 800f5c6:	2002      	movs	r0, #2
 800f5c8:	f7f3 ff92 	bl	80034f0 <HAL_PWREx_EnableGPIOPullUp>
HAL_PWREx_EnableGPIOPullUp(PWR_GPIO_B,GPIO_CHIP_3_CS);
 800f5cc:	2101      	movs	r1, #1
 800f5ce:	2001      	movs	r0, #1
 800f5d0:	f7f3 ff8e 	bl	80034f0 <HAL_PWREx_EnableGPIOPullUp>
HAL_PWREx_EnableGPIOPullUp(PWR_GPIO_A,GPIO_CHIP_4_CS);
 800f5d4:	2110      	movs	r1, #16
 800f5d6:	2000      	movs	r0, #0
 800f5d8:	f7f3 ff8a 	bl	80034f0 <HAL_PWREx_EnableGPIOPullUp>
HAL_PWREx_EnablePullUpPullDownConfig();
 800f5dc:	f7f4 f9ae 	bl	800393c <HAL_PWREx_EnablePullUpPullDownConfig>
}
 800f5e0:	bf00      	nop
 800f5e2:	f507 779c 	add.w	r7, r7, #312	; 0x138
 800f5e6:	46bd      	mov	sp, r7
 800f5e8:	bd80      	pop	{r7, pc}
 800f5ea:	bf00      	nop
 800f5ec:	08019b30 	.word	0x08019b30
 800f5f0:	20000927 	.word	0x20000927
 800f5f4:	08019b5c 	.word	0x08019b5c
 800f5f8:	20003af0 	.word	0x20003af0
 800f5fc:	08019b78 	.word	0x08019b78
 800f600:	08019b9c 	.word	0x08019b9c
 800f604:	08019ba8 	.word	0x08019ba8
 800f608:	08019bb4 	.word	0x08019bb4
 800f60c:	40002800 	.word	0x40002800

0800f610 <Routine_Init_STATE>:

static void Routine_Init_STATE(void)
{
 800f610:	b580      	push	{r7, lr}
 800f612:	b090      	sub	sp, #64	; 0x40
 800f614:	af00      	add	r7, sp, #0
	//Initialize and configure the flash chips
	printf("Setting Up Flash Chips...\r\n");
 800f616:	4883      	ldr	r0, [pc, #524]	; (800f824 <Routine_Init_STATE+0x214>)
 800f618:	f001 fd46 	bl	80110a8 <puts>
	uint8_t status;

	uint32_t backup_val;
	Init_Flash_Chips(&status);
 800f61c:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 800f620:	4618      	mov	r0, r3
 800f622:	f7f9 feaf 	bl	8009384 <Init_Flash_Chips>
	backup_val = status;
 800f626:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f62a:	63fb      	str	r3, [r7, #60]	; 0x3c
	//set address to point to statusbyte (memory location 0x00,0x00,0x00)

	//Find the bit set in the lowest bit of the status position

	uint8_t Active_Set = 0;			//flag to keep track of chip statuses
 800f62c:	2300      	movs	r3, #0
 800f62e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	printf("Allocating Chip Statuses...\r\n");
 800f632:	487d      	ldr	r0, [pc, #500]	; (800f828 <Routine_Init_STATE+0x218>)
 800f634:	f001 fd38 	bl	80110a8 <puts>
	for (int i = 0; i < 4; ++i)
 800f638:	2300      	movs	r3, #0
 800f63a:	637b      	str	r3, [r7, #52]	; 0x34
 800f63c:	e077      	b.n	800f72e <Routine_Init_STATE+0x11e>
	{
		uint8_t set = (status & 0b1<<i)>>i;
 800f63e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f642:	4619      	mov	r1, r3
 800f644:	2201      	movs	r2, #1
 800f646:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f648:	fa02 f303 	lsl.w	r3, r2, r3
 800f64c:	ea01 0203 	and.w	r2, r1, r3
 800f650:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f652:	fa42 f303 	asr.w	r3, r2, r3
 800f656:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
		if(set)
 800f65a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800f65e:	2b00      	cmp	r3, #0
 800f660:	d05c      	beq.n	800f71c <Routine_Init_STATE+0x10c>
		{

			Chip_Status_t flashchips;
			if(Active_Set == 0)		// no chip set yet
 800f662:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800f666:	2b00      	cmp	r3, #0
 800f668:	d10f      	bne.n	800f68a <Routine_Init_STATE+0x7a>
			{
				flashchips = Active;
 800f66a:	2301      	movs	r3, #1
 800f66c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				backup_val |= ((i+1)<<8);
 800f670:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f672:	3301      	adds	r3, #1
 800f674:	021b      	lsls	r3, r3, #8
 800f676:	461a      	mov	r2, r3
 800f678:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f67a:	4313      	orrs	r3, r2
 800f67c:	63fb      	str	r3, [r7, #60]	; 0x3c
				Active_Set++;
 800f67e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800f682:	3301      	adds	r3, #1
 800f684:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800f688:	e016      	b.n	800f6b8 <Routine_Init_STATE+0xa8>
			}else if(Active_Set == 1)//1st chip found
 800f68a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800f68e:	2b01      	cmp	r3, #1
 800f690:	d10f      	bne.n	800f6b2 <Routine_Init_STATE+0xa2>
			{
				flashchips = Next_Active;
 800f692:	2302      	movs	r3, #2
 800f694:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				backup_val |= (i+1)<<24;
 800f698:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f69a:	3301      	adds	r3, #1
 800f69c:	061b      	lsls	r3, r3, #24
 800f69e:	461a      	mov	r2, r3
 800f6a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f6a2:	4313      	orrs	r3, r2
 800f6a4:	63fb      	str	r3, [r7, #60]	; 0x3c
				Active_Set++;
 800f6a6:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800f6aa:	3301      	adds	r3, #1
 800f6ac:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800f6b0:	e002      	b.n	800f6b8 <Routine_Init_STATE+0xa8>
			}else
			{
				flashchips = Inactive;
 800f6b2:	2303      	movs	r3, #3
 800f6b4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			}
			FLASH_SetAddress(0x00,0x00,0x00);
 800f6b8:	2200      	movs	r2, #0
 800f6ba:	2100      	movs	r1, #0
 800f6bc:	2000      	movs	r0, #0
 800f6be:	f7f9 ff79 	bl	80095b4 <FLASH_SetAddress>
			FLASH_ERASE_Page(i+1);
 800f6c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f6c4:	3301      	adds	r3, #1
 800f6c6:	4618      	mov	r0, r3
 800f6c8:	f7fa f93a 	bl	8009940 <FLASH_ERASE_Page>
			FLASH_WRITE_PageOrByte_NoErase((i+1),&flashchips,1);
 800f6cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f6ce:	3301      	adds	r3, #1
 800f6d0:	f107 0123 	add.w	r1, r7, #35	; 0x23
 800f6d4:	2201      	movs	r2, #1
 800f6d6:	4618      	mov	r0, r3
 800f6d8:	f7fa f8f8 	bl	80098cc <FLASH_WRITE_PageOrByte_NoErase>
			uint8_t* buff;
			buff = FLASH_READ_Page(i+1);
 800f6dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f6de:	3301      	adds	r3, #1
 800f6e0:	4618      	mov	r0, r3
 800f6e2:	f7f9 ffed 	bl	80096c0 <FLASH_READ_Page>
 800f6e6:	62f8      	str	r0, [r7, #44]	; 0x2c
			printf("Chip %d Status: %d\r\n",i+1,*buff);
 800f6e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f6ea:	1c59      	adds	r1, r3, #1
 800f6ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f6ee:	781b      	ldrb	r3, [r3, #0]
 800f6f0:	461a      	mov	r2, r3
 800f6f2:	484e      	ldr	r0, [pc, #312]	; (800f82c <Routine_Init_STATE+0x21c>)
 800f6f4:	f001 fc60 	bl	8010fb8 <printf>
			//increment current address for the chip and save to back up registers
			FLASH_IncAddress(1);
 800f6f8:	2001      	movs	r0, #1
 800f6fa:	f7f9 ff75 	bl	80095e8 <FLASH_IncAddress>
			uint32_t address = FLASH_GetAddress();
 800f6fe:	f7f9 ffad 	bl	800965c <FLASH_GetAddress>
 800f702:	4603      	mov	r3, r0
 800f704:	61fb      	str	r3, [r7, #28]
			Set_Current_Address_Pointer(i+1,(uint8_t*)&address);
 800f706:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f708:	b2db      	uxtb	r3, r3
 800f70a:	3301      	adds	r3, #1
 800f70c:	b2db      	uxtb	r3, r3
 800f70e:	f107 021c 	add.w	r2, r7, #28
 800f712:	4611      	mov	r1, r2
 800f714:	4618      	mov	r0, r3
 800f716:	f7fe ff65 	bl	800e5e4 <Set_Current_Address_Pointer>
 800f71a:	e005      	b.n	800f728 <Routine_Init_STATE+0x118>
		}else
		{
			printf("Chip %d Offline!\r\n",i+1);
 800f71c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f71e:	3301      	adds	r3, #1
 800f720:	4619      	mov	r1, r3
 800f722:	4843      	ldr	r0, [pc, #268]	; (800f830 <Routine_Init_STATE+0x220>)
 800f724:	f001 fc48 	bl	8010fb8 <printf>
	for (int i = 0; i < 4; ++i)
 800f728:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f72a:	3301      	adds	r3, #1
 800f72c:	637b      	str	r3, [r7, #52]	; 0x34
 800f72e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f730:	2b03      	cmp	r3, #3
 800f732:	dd84      	ble.n	800f63e <Routine_Init_STATE+0x2e>
		}
	}
	//Store Chip status variable in RTC->BCKUP byte 0 : chip status, byte 1 : active chip, byte 2: back up chip
	 __HAL_RCC_PWR_CLK_ENABLE();
 800f734:	4a3f      	ldr	r2, [pc, #252]	; (800f834 <Routine_Init_STATE+0x224>)
 800f736:	4b3f      	ldr	r3, [pc, #252]	; (800f834 <Routine_Init_STATE+0x224>)
 800f738:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f73a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f73e:	6593      	str	r3, [r2, #88]	; 0x58
 800f740:	4b3c      	ldr	r3, [pc, #240]	; (800f834 <Routine_Init_STATE+0x224>)
 800f742:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f744:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800f748:	61bb      	str	r3, [r7, #24]
 800f74a:	69bb      	ldr	r3, [r7, #24]
	 RTC->BKP1R = backup_val;
 800f74c:	4a3a      	ldr	r2, [pc, #232]	; (800f838 <Routine_Init_STATE+0x228>)
 800f74e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f750:	6553      	str	r3, [r2, #84]	; 0x54
	 __HAL_RCC_PWR_CLK_DISABLE();
 800f752:	4a38      	ldr	r2, [pc, #224]	; (800f834 <Routine_Init_STATE+0x224>)
 800f754:	4b37      	ldr	r3, [pc, #220]	; (800f834 <Routine_Init_STATE+0x224>)
 800f756:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f758:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800f75c:	6593      	str	r3, [r2, #88]	; 0x58

	 /* Test Iridium Modem */
	 uint8_t retries = 0;
 800f75e:	2300      	movs	r3, #0
 800f760:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	 while(retries++ < 20)
 800f764:	e00a      	b.n	800f77c <Routine_Init_STATE+0x16c>
	 {
		 if(IR_Init_Module() == IR_OK)
 800f766:	f7fc ff03 	bl	800c570 <IR_Init_Module>
 800f76a:	4603      	mov	r3, r0
 800f76c:	2b00      	cmp	r3, #0
 800f76e:	d103      	bne.n	800f778 <Routine_Init_STATE+0x168>
	 	 {
			 IR_On = 1;
 800f770:	4b32      	ldr	r3, [pc, #200]	; (800f83c <Routine_Init_STATE+0x22c>)
 800f772:	2201      	movs	r2, #1
 800f774:	701a      	strb	r2, [r3, #0]
			 break;
 800f776:	e008      	b.n	800f78a <Routine_Init_STATE+0x17a>
	 	 }
	 	 IR_DeInit_Module();
 800f778:	f7fc ff54 	bl	800c624 <IR_DeInit_Module>
	 while(retries++ < 20)
 800f77c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800f780:	1c5a      	adds	r2, r3, #1
 800f782:	f887 2033 	strb.w	r2, [r7, #51]	; 0x33
 800f786:	2b13      	cmp	r3, #19
 800f788:	d9ed      	bls.n	800f766 <Routine_Init_STATE+0x156>
	 }
	 if(IR_On)
 800f78a:	4b2c      	ldr	r3, [pc, #176]	; (800f83c <Routine_Init_STATE+0x22c>)
 800f78c:	781b      	ldrb	r3, [r3, #0]
 800f78e:	2b00      	cmp	r3, #0
 800f790:	d003      	beq.n	800f79a <Routine_Init_STATE+0x18a>
	 {
		 printf("Iridium Module online!\r\n");
 800f792:	482b      	ldr	r0, [pc, #172]	; (800f840 <Routine_Init_STATE+0x230>)
 800f794:	f001 fc88 	bl	80110a8 <puts>
 800f798:	e002      	b.n	800f7a0 <Routine_Init_STATE+0x190>
	 }else
	 {
		 printf("Error Connecting To Modem\r\n");
 800f79a:	482a      	ldr	r0, [pc, #168]	; (800f844 <Routine_Init_STATE+0x234>)
 800f79c:	f001 fc84 	bl	80110a8 <puts>
	 }
	 IR_DeInit_Module();
 800f7a0:	f7fc ff40 	bl	800c624 <IR_DeInit_Module>

	 /* Test BMP280 Sensor*/
	 BMP_Init_Typedef BMP_InitStruct = {0};
 800f7a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f7a8:	2200      	movs	r2, #0
 800f7aa:	601a      	str	r2, [r3, #0]
 800f7ac:	711a      	strb	r2, [r3, #4]
	 BMP280_Init_Preset_Mode(Weather_Monitoring,&BMP_InitStruct);
 800f7ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f7b2:	4619      	mov	r1, r3
 800f7b4:	2002      	movs	r0, #2
 800f7b6:	f7fa fb31 	bl	8009e1c <BMP280_Init_Preset_Mode>
	 if(BMP280_Init(&BMP_InitStruct) == BMP_OK)
 800f7ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f7be:	4618      	mov	r0, r3
 800f7c0:	f7fa fabe 	bl	8009d40 <BMP280_Init>
 800f7c4:	4603      	mov	r3, r0
 800f7c6:	2b09      	cmp	r3, #9
 800f7c8:	d103      	bne.n	800f7d2 <Routine_Init_STATE+0x1c2>
	 {
		 printf("Environmental Sensor Online!\r\n");
 800f7ca:	481f      	ldr	r0, [pc, #124]	; (800f848 <Routine_Init_STATE+0x238>)
 800f7cc:	f001 fc6c 	bl	80110a8 <puts>
 800f7d0:	e002      	b.n	800f7d8 <Routine_Init_STATE+0x1c8>
	 }else
	 {
		 printf("Environmental Sensor Offline!\r\n");
 800f7d2:	481e      	ldr	r0, [pc, #120]	; (800f84c <Routine_Init_STATE+0x23c>)
 800f7d4:	f001 fc68 	bl	80110a8 <puts>
	 }

	 /* Test INA 219 Sensor */
	 if(INA219_Init_Sensor() == INA_OK)
 800f7d8:	f7fc f9d8 	bl	800bb8c <INA219_Init_Sensor>
 800f7dc:	4603      	mov	r3, r0
 800f7de:	2b00      	cmp	r3, #0
 800f7e0:	d103      	bne.n	800f7ea <Routine_Init_STATE+0x1da>
	 {
		 printf("Current Monitor Online!\r\n");
 800f7e2:	481b      	ldr	r0, [pc, #108]	; (800f850 <Routine_Init_STATE+0x240>)
 800f7e4:	f001 fc60 	bl	80110a8 <puts>
 800f7e8:	e002      	b.n	800f7f0 <Routine_Init_STATE+0x1e0>
	 } else
	 {
		 printf("Current Monitor Offline!\r\n");
 800f7ea:	481a      	ldr	r0, [pc, #104]	; (800f854 <Routine_Init_STATE+0x244>)
 800f7ec:	f001 fc5c 	bl	80110a8 <puts>
	 }

	 /* Test MPU6050 Sensor */

	 if(MPU6050_Init_MPU(GYRO_CONFIG_FSSEL_500DPS,ACC_CONFIG_AFSSEL_2G,CONFIG_DLFP_2) == MPU_OK)
 800f7f0:	2202      	movs	r2, #2
 800f7f2:	2100      	movs	r1, #0
 800f7f4:	2008      	movs	r0, #8
 800f7f6:	f7fd fd91 	bl	800d31c <MPU6050_Init_MPU>
 800f7fa:	4603      	mov	r3, r0
 800f7fc:	2b11      	cmp	r3, #17
 800f7fe:	d108      	bne.n	800f812 <Routine_Init_STATE+0x202>
	 {
		 printf("IMU Online\r\n");
 800f800:	4815      	ldr	r0, [pc, #84]	; (800f858 <Routine_Init_STATE+0x248>)
 800f802:	f001 fc51 	bl	80110a8 <puts>
		 //perform self-test
		 float test_results[6];
		 MPU6050_SelfTest(&hi2c1,test_results);
 800f806:	463b      	mov	r3, r7
 800f808:	4619      	mov	r1, r3
 800f80a:	4814      	ldr	r0, [pc, #80]	; (800f85c <Routine_Init_STATE+0x24c>)
 800f80c:	f7fe f94c 	bl	800daa8 <MPU6050_SelfTest>
 800f810:	e002      	b.n	800f818 <Routine_Init_STATE+0x208>
	 }else
	 {
		 printf("IMU Offline\r\n");
 800f812:	4813      	ldr	r0, [pc, #76]	; (800f860 <Routine_Init_STATE+0x250>)
 800f814:	f001 fc48 	bl	80110a8 <puts>
	 }
	 MPU6050_Deinit_MPU();
 800f818:	f7fd fdf2 	bl	800d400 <MPU6050_Deinit_MPU>

}
 800f81c:	bf00      	nop
 800f81e:	3740      	adds	r7, #64	; 0x40
 800f820:	46bd      	mov	sp, r7
 800f822:	bd80      	pop	{r7, pc}
 800f824:	08019bc0 	.word	0x08019bc0
 800f828:	08019bdc 	.word	0x08019bdc
 800f82c:	08019bfc 	.word	0x08019bfc
 800f830:	08019c14 	.word	0x08019c14
 800f834:	40021000 	.word	0x40021000
 800f838:	40002800 	.word	0x40002800
 800f83c:	20000927 	.word	0x20000927
 800f840:	08019c28 	.word	0x08019c28
 800f844:	08019c40 	.word	0x08019c40
 800f848:	080199e4 	.word	0x080199e4
 800f84c:	08019c5c 	.word	0x08019c5c
 800f850:	08019c7c 	.word	0x08019c7c
 800f854:	08019c98 	.word	0x08019c98
 800f858:	08019cb4 	.word	0x08019cb4
 800f85c:	20003864 	.word	0x20003864
 800f860:	08019cc0 	.word	0x08019cc0

0800f864 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800f864:	f8df d034 	ldr.w	sp, [pc, #52]	; 800f89c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800f868:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800f86a:	e003      	b.n	800f874 <LoopCopyDataInit>

0800f86c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800f86c:	4b0c      	ldr	r3, [pc, #48]	; (800f8a0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800f86e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800f870:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800f872:	3104      	adds	r1, #4

0800f874 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800f874:	480b      	ldr	r0, [pc, #44]	; (800f8a4 <LoopForever+0xa>)
	ldr	r3, =_edata
 800f876:	4b0c      	ldr	r3, [pc, #48]	; (800f8a8 <LoopForever+0xe>)
	adds	r2, r0, r1
 800f878:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800f87a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800f87c:	d3f6      	bcc.n	800f86c <CopyDataInit>
	ldr	r2, =_sbss
 800f87e:	4a0b      	ldr	r2, [pc, #44]	; (800f8ac <LoopForever+0x12>)
	b	LoopFillZerobss
 800f880:	e002      	b.n	800f888 <LoopFillZerobss>

0800f882 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800f882:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800f884:	f842 3b04 	str.w	r3, [r2], #4

0800f888 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800f888:	4b09      	ldr	r3, [pc, #36]	; (800f8b0 <LoopForever+0x16>)
	cmp	r2, r3
 800f88a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800f88c:	d3f9      	bcc.n	800f882 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800f88e:	f000 fda5 	bl	80103dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800f892:	f000 fddd 	bl	8010450 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800f896:	f7ff f8a7 	bl	800e9e8 <main>

0800f89a <LoopForever>:

LoopForever:
    b LoopForever
 800f89a:	e7fe      	b.n	800f89a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800f89c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 800f8a0:	0801a1d8 	.word	0x0801a1d8
	ldr	r0, =_sdata
 800f8a4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800f8a8:	200006d0 	.word	0x200006d0
	ldr	r2, =_sbss
 800f8ac:	200006d0 	.word	0x200006d0
	ldr	r3, = _ebss
 800f8b0:	20003c78 	.word	0x20003c78

0800f8b4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800f8b4:	e7fe      	b.n	800f8b4 <ADC1_2_IRQHandler>
	...

0800f8b8 <HAL_MspInit>:
  * @brief  Initialize the Global MSP.
  * @param  None
  * @retval None
  */
void HAL_MspInit(void)
{
 800f8b8:	b480      	push	{r7}
 800f8ba:	b083      	sub	sp, #12
 800f8bc:	af00      	add	r7, sp, #0
  /* NOTE : This function is generated automatically by STM32CubeMX and eventually  
            modified by the user
   */ 
	  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800f8be:	4a0e      	ldr	r2, [pc, #56]	; (800f8f8 <HAL_MspInit+0x40>)
 800f8c0:	4b0d      	ldr	r3, [pc, #52]	; (800f8f8 <HAL_MspInit+0x40>)
 800f8c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f8c4:	f043 0301 	orr.w	r3, r3, #1
 800f8c8:	6613      	str	r3, [r2, #96]	; 0x60
 800f8ca:	4b0b      	ldr	r3, [pc, #44]	; (800f8f8 <HAL_MspInit+0x40>)
 800f8cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f8ce:	f003 0301 	and.w	r3, r3, #1
 800f8d2:	607b      	str	r3, [r7, #4]
 800f8d4:	687b      	ldr	r3, [r7, #4]
	  __HAL_RCC_PWR_CLK_ENABLE();
 800f8d6:	4a08      	ldr	r2, [pc, #32]	; (800f8f8 <HAL_MspInit+0x40>)
 800f8d8:	4b07      	ldr	r3, [pc, #28]	; (800f8f8 <HAL_MspInit+0x40>)
 800f8da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f8dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f8e0:	6593      	str	r3, [r2, #88]	; 0x58
 800f8e2:	4b05      	ldr	r3, [pc, #20]	; (800f8f8 <HAL_MspInit+0x40>)
 800f8e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f8e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800f8ea:	603b      	str	r3, [r7, #0]
 800f8ec:	683b      	ldr	r3, [r7, #0]
}
 800f8ee:	bf00      	nop
 800f8f0:	370c      	adds	r7, #12
 800f8f2:	46bd      	mov	sp, r7
 800f8f4:	bc80      	pop	{r7}
 800f8f6:	4770      	bx	lr
 800f8f8:	40021000 	.word	0x40021000

0800f8fc <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800f8fc:	b580      	push	{r7, lr}
 800f8fe:	b082      	sub	sp, #8
 800f900:	af00      	add	r7, sp, #0
 800f902:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	681b      	ldr	r3, [r3, #0]
 800f908:	4a0b      	ldr	r2, [pc, #44]	; (800f938 <HAL_RTC_MspInit+0x3c>)
 800f90a:	4293      	cmp	r3, r2
 800f90c:	d10f      	bne.n	800f92e <HAL_RTC_MspInit+0x32>
  {
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800f90e:	4a0b      	ldr	r2, [pc, #44]	; (800f93c <HAL_RTC_MspInit+0x40>)
 800f910:	4b0a      	ldr	r3, [pc, #40]	; (800f93c <HAL_RTC_MspInit+0x40>)
 800f912:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800f916:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f91a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 800f91e:	2200      	movs	r2, #0
 800f920:	2100      	movs	r1, #0
 800f922:	2003      	movs	r0, #3
 800f924:	f7f1 ffe5 	bl	80018f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 800f928:	2003      	movs	r0, #3
 800f92a:	f7f1 fffe 	bl	800192a <HAL_NVIC_EnableIRQ>

  }

}
 800f92e:	bf00      	nop
 800f930:	3708      	adds	r7, #8
 800f932:	46bd      	mov	sp, r7
 800f934:	bd80      	pop	{r7, pc}
 800f936:	bf00      	nop
 800f938:	40002800 	.word	0x40002800
 800f93c:	40021000 	.word	0x40021000

0800f940 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800f940:	b580      	push	{r7, lr}
 800f942:	b08e      	sub	sp, #56	; 0x38
 800f944:	af00      	add	r7, sp, #0
 800f946:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f948:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f94c:	2200      	movs	r2, #0
 800f94e:	601a      	str	r2, [r3, #0]
 800f950:	605a      	str	r2, [r3, #4]
 800f952:	609a      	str	r2, [r3, #8]
 800f954:	60da      	str	r2, [r3, #12]
 800f956:	611a      	str	r2, [r3, #16]
  // Debug USART Peripheral
  if(huart->Instance==USART2)
 800f958:	687b      	ldr	r3, [r7, #4]
 800f95a:	681b      	ldr	r3, [r3, #0]
 800f95c:	4aa0      	ldr	r2, [pc, #640]	; (800fbe0 <HAL_UART_MspInit+0x2a0>)
 800f95e:	4293      	cmp	r3, r2
 800f960:	d130      	bne.n	800f9c4 <HAL_UART_MspInit+0x84>
  {

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800f962:	4aa0      	ldr	r2, [pc, #640]	; (800fbe4 <HAL_UART_MspInit+0x2a4>)
 800f964:	4b9f      	ldr	r3, [pc, #636]	; (800fbe4 <HAL_UART_MspInit+0x2a4>)
 800f966:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f968:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800f96c:	6593      	str	r3, [r2, #88]	; 0x58
 800f96e:	4b9d      	ldr	r3, [pc, #628]	; (800fbe4 <HAL_UART_MspInit+0x2a4>)
 800f970:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f972:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800f976:	623b      	str	r3, [r7, #32]
 800f978:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f97a:	4a9a      	ldr	r2, [pc, #616]	; (800fbe4 <HAL_UART_MspInit+0x2a4>)
 800f97c:	4b99      	ldr	r3, [pc, #612]	; (800fbe4 <HAL_UART_MspInit+0x2a4>)
 800f97e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f980:	f043 0301 	orr.w	r3, r3, #1
 800f984:	64d3      	str	r3, [r2, #76]	; 0x4c
 800f986:	4b97      	ldr	r3, [pc, #604]	; (800fbe4 <HAL_UART_MspInit+0x2a4>)
 800f988:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f98a:	f003 0301 	and.w	r3, r3, #1
 800f98e:	61fb      	str	r3, [r7, #28]
 800f990:	69fb      	ldr	r3, [r7, #28]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800f992:	230c      	movs	r3, #12
 800f994:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f996:	2302      	movs	r3, #2
 800f998:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f99a:	2300      	movs	r3, #0
 800f99c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f99e:	2303      	movs	r3, #3
 800f9a0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800f9a2:	2307      	movs	r3, #7
 800f9a4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f9a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f9aa:	4619      	mov	r1, r3
 800f9ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800f9b0:	f7f2 fb4c 	bl	800204c <HAL_GPIO_Init>
    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800f9b4:	2200      	movs	r2, #0
 800f9b6:	2100      	movs	r1, #0
 800f9b8:	2026      	movs	r0, #38	; 0x26
 800f9ba:	f7f1 ff9a 	bl	80018f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800f9be:	2026      	movs	r0, #38	; 0x26
 800f9c0:	f7f1 ffb3 	bl	800192a <HAL_NVIC_EnableIRQ>
  }

  //GPS UART Init
  if(huart->Instance==UART4)
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	681b      	ldr	r3, [r3, #0]
 800f9c8:	4a87      	ldr	r2, [pc, #540]	; (800fbe8 <HAL_UART_MspInit+0x2a8>)
 800f9ca:	4293      	cmp	r3, r2
 800f9cc:	f040 808d 	bne.w	800faea <HAL_UART_MspInit+0x1aa>
  {

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800f9d0:	4a84      	ldr	r2, [pc, #528]	; (800fbe4 <HAL_UART_MspInit+0x2a4>)
 800f9d2:	4b84      	ldr	r3, [pc, #528]	; (800fbe4 <HAL_UART_MspInit+0x2a4>)
 800f9d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f9d6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800f9da:	6593      	str	r3, [r2, #88]	; 0x58
 800f9dc:	4b81      	ldr	r3, [pc, #516]	; (800fbe4 <HAL_UART_MspInit+0x2a4>)
 800f9de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f9e0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800f9e4:	61bb      	str	r3, [r7, #24]
 800f9e6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800f9e8:	4a7e      	ldr	r2, [pc, #504]	; (800fbe4 <HAL_UART_MspInit+0x2a4>)
 800f9ea:	4b7e      	ldr	r3, [pc, #504]	; (800fbe4 <HAL_UART_MspInit+0x2a4>)
 800f9ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f9ee:	f043 0304 	orr.w	r3, r3, #4
 800f9f2:	64d3      	str	r3, [r2, #76]	; 0x4c
 800f9f4:	4b7b      	ldr	r3, [pc, #492]	; (800fbe4 <HAL_UART_MspInit+0x2a4>)
 800f9f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f9f8:	f003 0304 	and.w	r3, r3, #4
 800f9fc:	617b      	str	r3, [r7, #20]
 800f9fe:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPS_TX_Pin|GPS_RX_Pin;
 800fa00:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800fa04:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800fa06:	2302      	movs	r3, #2
 800fa08:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fa0a:	2300      	movs	r3, #0
 800fa0c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800fa0e:	2303      	movs	r3, #3
 800fa10:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800fa12:	2308      	movs	r3, #8
 800fa14:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800fa16:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800fa1a:	4619      	mov	r1, r3
 800fa1c:	4873      	ldr	r0, [pc, #460]	; (800fbec <HAL_UART_MspInit+0x2ac>)
 800fa1e:	f7f2 fb15 	bl	800204c <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA2_Channel5;
 800fa22:	4b73      	ldr	r3, [pc, #460]	; (800fbf0 <HAL_UART_MspInit+0x2b0>)
 800fa24:	4a73      	ldr	r2, [pc, #460]	; (800fbf4 <HAL_UART_MspInit+0x2b4>)
 800fa26:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_2;
 800fa28:	4b71      	ldr	r3, [pc, #452]	; (800fbf0 <HAL_UART_MspInit+0x2b0>)
 800fa2a:	2202      	movs	r2, #2
 800fa2c:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800fa2e:	4b70      	ldr	r3, [pc, #448]	; (800fbf0 <HAL_UART_MspInit+0x2b0>)
 800fa30:	2200      	movs	r2, #0
 800fa32:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800fa34:	4b6e      	ldr	r3, [pc, #440]	; (800fbf0 <HAL_UART_MspInit+0x2b0>)
 800fa36:	2200      	movs	r2, #0
 800fa38:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 800fa3a:	4b6d      	ldr	r3, [pc, #436]	; (800fbf0 <HAL_UART_MspInit+0x2b0>)
 800fa3c:	2280      	movs	r2, #128	; 0x80
 800fa3e:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800fa40:	4b6b      	ldr	r3, [pc, #428]	; (800fbf0 <HAL_UART_MspInit+0x2b0>)
 800fa42:	2200      	movs	r2, #0
 800fa44:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800fa46:	4b6a      	ldr	r3, [pc, #424]	; (800fbf0 <HAL_UART_MspInit+0x2b0>)
 800fa48:	2200      	movs	r2, #0
 800fa4a:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 800fa4c:	4b68      	ldr	r3, [pc, #416]	; (800fbf0 <HAL_UART_MspInit+0x2b0>)
 800fa4e:	2200      	movs	r2, #0
 800fa50:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 800fa52:	4b67      	ldr	r3, [pc, #412]	; (800fbf0 <HAL_UART_MspInit+0x2b0>)
 800fa54:	2200      	movs	r2, #0
 800fa56:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 800fa58:	4865      	ldr	r0, [pc, #404]	; (800fbf0 <HAL_UART_MspInit+0x2b0>)
 800fa5a:	f7f1 ffa3 	bl	80019a4 <HAL_DMA_Init>
 800fa5e:	4603      	mov	r3, r0
 800fa60:	2b00      	cmp	r3, #0
 800fa62:	d000      	beq.n	800fa66 <HAL_UART_MspInit+0x126>
 800fa64:	bf00      	nop
    {
      __NOP();
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	4a61      	ldr	r2, [pc, #388]	; (800fbf0 <HAL_UART_MspInit+0x2b0>)
 800fa6a:	66da      	str	r2, [r3, #108]	; 0x6c
 800fa6c:	4a60      	ldr	r2, [pc, #384]	; (800fbf0 <HAL_UART_MspInit+0x2b0>)
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	6293      	str	r3, [r2, #40]	; 0x28

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA2_Channel3;
 800fa72:	4b61      	ldr	r3, [pc, #388]	; (800fbf8 <HAL_UART_MspInit+0x2b8>)
 800fa74:	4a61      	ldr	r2, [pc, #388]	; (800fbfc <HAL_UART_MspInit+0x2bc>)
 800fa76:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_2;
 800fa78:	4b5f      	ldr	r3, [pc, #380]	; (800fbf8 <HAL_UART_MspInit+0x2b8>)
 800fa7a:	2202      	movs	r2, #2
 800fa7c:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800fa7e:	4b5e      	ldr	r3, [pc, #376]	; (800fbf8 <HAL_UART_MspInit+0x2b8>)
 800fa80:	2210      	movs	r2, #16
 800fa82:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800fa84:	4b5c      	ldr	r3, [pc, #368]	; (800fbf8 <HAL_UART_MspInit+0x2b8>)
 800fa86:	2200      	movs	r2, #0
 800fa88:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 800fa8a:	4b5b      	ldr	r3, [pc, #364]	; (800fbf8 <HAL_UART_MspInit+0x2b8>)
 800fa8c:	2280      	movs	r2, #128	; 0x80
 800fa8e:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800fa90:	4b59      	ldr	r3, [pc, #356]	; (800fbf8 <HAL_UART_MspInit+0x2b8>)
 800fa92:	2200      	movs	r2, #0
 800fa94:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800fa96:	4b58      	ldr	r3, [pc, #352]	; (800fbf8 <HAL_UART_MspInit+0x2b8>)
 800fa98:	2200      	movs	r2, #0
 800fa9a:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 800fa9c:	4b56      	ldr	r3, [pc, #344]	; (800fbf8 <HAL_UART_MspInit+0x2b8>)
 800fa9e:	2200      	movs	r2, #0
 800faa0:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 800faa2:	4b55      	ldr	r3, [pc, #340]	; (800fbf8 <HAL_UART_MspInit+0x2b8>)
 800faa4:	2200      	movs	r2, #0
 800faa6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 800faa8:	4853      	ldr	r0, [pc, #332]	; (800fbf8 <HAL_UART_MspInit+0x2b8>)
 800faaa:	f7f1 ff7b 	bl	80019a4 <HAL_DMA_Init>
 800faae:	4603      	mov	r3, r0
 800fab0:	2b00      	cmp	r3, #0
 800fab2:	d000      	beq.n	800fab6 <HAL_UART_MspInit+0x176>
 800fab4:	bf00      	nop
    {
      __NOP();
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	4a4f      	ldr	r2, [pc, #316]	; (800fbf8 <HAL_UART_MspInit+0x2b8>)
 800faba:	669a      	str	r2, [r3, #104]	; 0x68
 800fabc:	4a4e      	ldr	r2, [pc, #312]	; (800fbf8 <HAL_UART_MspInit+0x2b8>)
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	6293      	str	r3, [r2, #40]	; 0x28

    /* UART4 interrupt Init */

	CLEAR_REG(huart->Instance->CR1);
 800fac2:	687b      	ldr	r3, [r7, #4]
 800fac4:	681b      	ldr	r3, [r3, #0]
 800fac6:	2200      	movs	r2, #0
 800fac8:	601a      	str	r2, [r3, #0]
	CLEAR_REG(huart->Instance->CR2);
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	681b      	ldr	r3, [r3, #0]
 800face:	2200      	movs	r2, #0
 800fad0:	605a      	str	r2, [r3, #4]
	CLEAR_REG(huart->Instance->CR3);
 800fad2:	687b      	ldr	r3, [r7, #4]
 800fad4:	681b      	ldr	r3, [r3, #0]
 800fad6:	2200      	movs	r2, #0
 800fad8:	609a      	str	r2, [r3, #8]

    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 800fada:	2200      	movs	r2, #0
 800fadc:	2100      	movs	r1, #0
 800fade:	2034      	movs	r0, #52	; 0x34
 800fae0:	f7f1 ff07 	bl	80018f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800fae4:	2034      	movs	r0, #52	; 0x34
 800fae6:	f7f1 ff20 	bl	800192a <HAL_NVIC_EnableIRQ>
  }
  //Iridium Peripheral
  if(huart->Instance==UART5)
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	681b      	ldr	r3, [r3, #0]
 800faee:	4a44      	ldr	r2, [pc, #272]	; (800fc00 <HAL_UART_MspInit+0x2c0>)
 800faf0:	4293      	cmp	r3, r2
 800faf2:	d170      	bne.n	800fbd6 <HAL_UART_MspInit+0x296>
   {


     /* Peripheral clock enable */
     __HAL_RCC_UART5_CLK_ENABLE();
 800faf4:	4a3b      	ldr	r2, [pc, #236]	; (800fbe4 <HAL_UART_MspInit+0x2a4>)
 800faf6:	4b3b      	ldr	r3, [pc, #236]	; (800fbe4 <HAL_UART_MspInit+0x2a4>)
 800faf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fafa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800fafe:	6593      	str	r3, [r2, #88]	; 0x58
 800fb00:	4b38      	ldr	r3, [pc, #224]	; (800fbe4 <HAL_UART_MspInit+0x2a4>)
 800fb02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fb04:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800fb08:	613b      	str	r3, [r7, #16]
 800fb0a:	693b      	ldr	r3, [r7, #16]

     __HAL_RCC_GPIOC_CLK_ENABLE();
 800fb0c:	4a35      	ldr	r2, [pc, #212]	; (800fbe4 <HAL_UART_MspInit+0x2a4>)
 800fb0e:	4b35      	ldr	r3, [pc, #212]	; (800fbe4 <HAL_UART_MspInit+0x2a4>)
 800fb10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fb12:	f043 0304 	orr.w	r3, r3, #4
 800fb16:	64d3      	str	r3, [r2, #76]	; 0x4c
 800fb18:	4b32      	ldr	r3, [pc, #200]	; (800fbe4 <HAL_UART_MspInit+0x2a4>)
 800fb1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fb1c:	f003 0304 	and.w	r3, r3, #4
 800fb20:	60fb      	str	r3, [r7, #12]
 800fb22:	68fb      	ldr	r3, [r7, #12]
     __HAL_RCC_GPIOD_CLK_ENABLE();
 800fb24:	4a2f      	ldr	r2, [pc, #188]	; (800fbe4 <HAL_UART_MspInit+0x2a4>)
 800fb26:	4b2f      	ldr	r3, [pc, #188]	; (800fbe4 <HAL_UART_MspInit+0x2a4>)
 800fb28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fb2a:	f043 0308 	orr.w	r3, r3, #8
 800fb2e:	64d3      	str	r3, [r2, #76]	; 0x4c
 800fb30:	4b2c      	ldr	r3, [pc, #176]	; (800fbe4 <HAL_UART_MspInit+0x2a4>)
 800fb32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fb34:	f003 0308 	and.w	r3, r3, #8
 800fb38:	60bb      	str	r3, [r7, #8]
 800fb3a:	68bb      	ldr	r3, [r7, #8]
     /**UART5 GPIO Configuration
     PC12     ------> UART5_TX
     PD2     ------> UART5_RX
     */
     GPIO_InitStruct.Pin = IR_TX_Pin;
 800fb3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800fb40:	627b      	str	r3, [r7, #36]	; 0x24
     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800fb42:	2302      	movs	r3, #2
 800fb44:	62bb      	str	r3, [r7, #40]	; 0x28
     GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fb46:	2300      	movs	r3, #0
 800fb48:	62fb      	str	r3, [r7, #44]	; 0x2c
     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800fb4a:	2303      	movs	r3, #3
 800fb4c:	633b      	str	r3, [r7, #48]	; 0x30
     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800fb4e:	2308      	movs	r3, #8
 800fb50:	637b      	str	r3, [r7, #52]	; 0x34
     HAL_GPIO_Init(IR_TX_GPIO_Port, &GPIO_InitStruct);
 800fb52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800fb56:	4619      	mov	r1, r3
 800fb58:	4824      	ldr	r0, [pc, #144]	; (800fbec <HAL_UART_MspInit+0x2ac>)
 800fb5a:	f7f2 fa77 	bl	800204c <HAL_GPIO_Init>

     GPIO_InitStruct.Pin = IR_RX_Pin;
 800fb5e:	2304      	movs	r3, #4
 800fb60:	627b      	str	r3, [r7, #36]	; 0x24
     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800fb62:	2302      	movs	r3, #2
 800fb64:	62bb      	str	r3, [r7, #40]	; 0x28
     GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fb66:	2300      	movs	r3, #0
 800fb68:	62fb      	str	r3, [r7, #44]	; 0x2c
     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800fb6a:	2303      	movs	r3, #3
 800fb6c:	633b      	str	r3, [r7, #48]	; 0x30
     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800fb6e:	2308      	movs	r3, #8
 800fb70:	637b      	str	r3, [r7, #52]	; 0x34
     HAL_GPIO_Init(IR_RX_GPIO_Port, &GPIO_InitStruct);
 800fb72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800fb76:	4619      	mov	r1, r3
 800fb78:	4822      	ldr	r0, [pc, #136]	; (800fc04 <HAL_UART_MspInit+0x2c4>)
 800fb7a:	f7f2 fa67 	bl	800204c <HAL_GPIO_Init>

     /* UART5 DMA Init */
     /* UART5_RX Init */
     hdma_uart5_rx.Instance = DMA2_Channel2;
 800fb7e:	4b22      	ldr	r3, [pc, #136]	; (800fc08 <HAL_UART_MspInit+0x2c8>)
 800fb80:	4a22      	ldr	r2, [pc, #136]	; (800fc0c <HAL_UART_MspInit+0x2cc>)
 800fb82:	601a      	str	r2, [r3, #0]
     hdma_uart5_rx.Init.Request = DMA_REQUEST_2;
 800fb84:	4b20      	ldr	r3, [pc, #128]	; (800fc08 <HAL_UART_MspInit+0x2c8>)
 800fb86:	2202      	movs	r2, #2
 800fb88:	605a      	str	r2, [r3, #4]
     hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800fb8a:	4b1f      	ldr	r3, [pc, #124]	; (800fc08 <HAL_UART_MspInit+0x2c8>)
 800fb8c:	2200      	movs	r2, #0
 800fb8e:	609a      	str	r2, [r3, #8]
     hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800fb90:	4b1d      	ldr	r3, [pc, #116]	; (800fc08 <HAL_UART_MspInit+0x2c8>)
 800fb92:	2200      	movs	r2, #0
 800fb94:	60da      	str	r2, [r3, #12]
     hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 800fb96:	4b1c      	ldr	r3, [pc, #112]	; (800fc08 <HAL_UART_MspInit+0x2c8>)
 800fb98:	2280      	movs	r2, #128	; 0x80
 800fb9a:	611a      	str	r2, [r3, #16]
     hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800fb9c:	4b1a      	ldr	r3, [pc, #104]	; (800fc08 <HAL_UART_MspInit+0x2c8>)
 800fb9e:	2200      	movs	r2, #0
 800fba0:	615a      	str	r2, [r3, #20]
     hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800fba2:	4b19      	ldr	r3, [pc, #100]	; (800fc08 <HAL_UART_MspInit+0x2c8>)
 800fba4:	2200      	movs	r2, #0
 800fba6:	619a      	str	r2, [r3, #24]
     hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 800fba8:	4b17      	ldr	r3, [pc, #92]	; (800fc08 <HAL_UART_MspInit+0x2c8>)
 800fbaa:	2200      	movs	r2, #0
 800fbac:	61da      	str	r2, [r3, #28]
     hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 800fbae:	4b16      	ldr	r3, [pc, #88]	; (800fc08 <HAL_UART_MspInit+0x2c8>)
 800fbb0:	2200      	movs	r2, #0
 800fbb2:	621a      	str	r2, [r3, #32]
     if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 800fbb4:	4814      	ldr	r0, [pc, #80]	; (800fc08 <HAL_UART_MspInit+0x2c8>)
 800fbb6:	f7f1 fef5 	bl	80019a4 <HAL_DMA_Init>
     {

     }

     __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	4a12      	ldr	r2, [pc, #72]	; (800fc08 <HAL_UART_MspInit+0x2c8>)
 800fbbe:	66da      	str	r2, [r3, #108]	; 0x6c
 800fbc0:	4a11      	ldr	r2, [pc, #68]	; (800fc08 <HAL_UART_MspInit+0x2c8>)
 800fbc2:	687b      	ldr	r3, [r7, #4]
 800fbc4:	6293      	str	r3, [r2, #40]	; 0x28

     /* UART5 interrupt Init */
     HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 800fbc6:	2200      	movs	r2, #0
 800fbc8:	2100      	movs	r1, #0
 800fbca:	2035      	movs	r0, #53	; 0x35
 800fbcc:	f7f1 fe91 	bl	80018f2 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ(UART5_IRQn);
 800fbd0:	2035      	movs	r0, #53	; 0x35
 800fbd2:	f7f1 feaa 	bl	800192a <HAL_NVIC_EnableIRQ>

   }
}
 800fbd6:	bf00      	nop
 800fbd8:	3738      	adds	r7, #56	; 0x38
 800fbda:	46bd      	mov	sp, r7
 800fbdc:	bd80      	pop	{r7, pc}
 800fbde:	bf00      	nop
 800fbe0:	40004400 	.word	0x40004400
 800fbe4:	40021000 	.word	0x40021000
 800fbe8:	40004c00 	.word	0x40004c00
 800fbec:	48000800 	.word	0x48000800
 800fbf0:	20000a78 	.word	0x20000a78
 800fbf4:	40020458 	.word	0x40020458
 800fbf8:	20001c0c 	.word	0x20001c0c
 800fbfc:	40020430 	.word	0x40020430
 800fc00:	40005000 	.word	0x40005000
 800fc04:	48000c00 	.word	0x48000c00
 800fc08:	20003818 	.word	0x20003818
 800fc0c:	4002041c 	.word	0x4002041c

0800fc10 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 800fc10:	b580      	push	{r7, lr}
 800fc12:	b082      	sub	sp, #8
 800fc14:	af00      	add	r7, sp, #0
 800fc16:	6078      	str	r0, [r7, #4]
  //Serial Output UART Deinit
  if(huart->Instance==USART2)
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	681b      	ldr	r3, [r3, #0]
 800fc1c:	4a26      	ldr	r2, [pc, #152]	; (800fcb8 <HAL_UART_MspDeInit+0xa8>)
 800fc1e:	4293      	cmp	r3, r2
 800fc20:	d10d      	bne.n	800fc3e <HAL_UART_MspDeInit+0x2e>
  {

    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 800fc22:	4a26      	ldr	r2, [pc, #152]	; (800fcbc <HAL_UART_MspDeInit+0xac>)
 800fc24:	4b25      	ldr	r3, [pc, #148]	; (800fcbc <HAL_UART_MspDeInit+0xac>)
 800fc26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fc28:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800fc2c:	6593      	str	r3, [r2, #88]	; 0x58

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 800fc2e:	210c      	movs	r1, #12
 800fc30:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800fc34:	f7f2 fbb2 	bl	800239c <HAL_GPIO_DeInit>

    /* USART2 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 800fc38:	2026      	movs	r0, #38	; 0x26
 800fc3a:	f7f1 fe84 	bl	8001946 <HAL_NVIC_DisableIRQ>

  }
  //GPS UART Deinit
  if(huart->Instance==UART4)
 800fc3e:	687b      	ldr	r3, [r7, #4]
 800fc40:	681b      	ldr	r3, [r3, #0]
 800fc42:	4a1f      	ldr	r2, [pc, #124]	; (800fcc0 <HAL_UART_MspDeInit+0xb0>)
 800fc44:	4293      	cmp	r3, r2
 800fc46:	d117      	bne.n	800fc78 <HAL_UART_MspDeInit+0x68>
  {

    /* Peripheral clock disable */
    __HAL_RCC_UART4_CLK_DISABLE();
 800fc48:	4a1c      	ldr	r2, [pc, #112]	; (800fcbc <HAL_UART_MspDeInit+0xac>)
 800fc4a:	4b1c      	ldr	r3, [pc, #112]	; (800fcbc <HAL_UART_MspDeInit+0xac>)
 800fc4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fc4e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800fc52:	6593      	str	r3, [r2, #88]	; 0x58

    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    HAL_GPIO_DeInit(GPIOC, GPS_TX_Pin|GPS_RX_Pin);
 800fc54:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 800fc58:	481a      	ldr	r0, [pc, #104]	; (800fcc4 <HAL_UART_MspDeInit+0xb4>)
 800fc5a:	f7f2 fb9f 	bl	800239c <HAL_GPIO_DeInit>

    /* UART4 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 800fc5e:	687b      	ldr	r3, [r7, #4]
 800fc60:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fc62:	4618      	mov	r0, r3
 800fc64:	f7f1 ff56 	bl	8001b14 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 800fc68:	687b      	ldr	r3, [r7, #4]
 800fc6a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800fc6c:	4618      	mov	r0, r3
 800fc6e:	f7f1 ff51 	bl	8001b14 <HAL_DMA_DeInit>

    /* UART4 interrupt DeInit */
    HAL_NVIC_DisableIRQ(UART4_IRQn);
 800fc72:	2034      	movs	r0, #52	; 0x34
 800fc74:	f7f1 fe67 	bl	8001946 <HAL_NVIC_DisableIRQ>

  }

  //Iridium UART DeInit
  if(huart->Instance==UART5)
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	681b      	ldr	r3, [r3, #0]
 800fc7c:	4a12      	ldr	r2, [pc, #72]	; (800fcc8 <HAL_UART_MspDeInit+0xb8>)
 800fc7e:	4293      	cmp	r3, r2
 800fc80:	d116      	bne.n	800fcb0 <HAL_UART_MspDeInit+0xa0>
   {

     /* Peripheral clock disable */
     __HAL_RCC_UART5_CLK_DISABLE();
 800fc82:	4a0e      	ldr	r2, [pc, #56]	; (800fcbc <HAL_UART_MspDeInit+0xac>)
 800fc84:	4b0d      	ldr	r3, [pc, #52]	; (800fcbc <HAL_UART_MspDeInit+0xac>)
 800fc86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fc88:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800fc8c:	6593      	str	r3, [r2, #88]	; 0x58

     /**UART5 GPIO Configuration
     PC12     ------> UART5_TX
     PD2     ------> UART5_RX
     */
     HAL_GPIO_DeInit(IR_TX_GPIO_Port, IR_TX_Pin);
 800fc8e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800fc92:	480c      	ldr	r0, [pc, #48]	; (800fcc4 <HAL_UART_MspDeInit+0xb4>)
 800fc94:	f7f2 fb82 	bl	800239c <HAL_GPIO_DeInit>

     HAL_GPIO_DeInit(IR_RX_GPIO_Port, IR_RX_Pin);
 800fc98:	2104      	movs	r1, #4
 800fc9a:	480c      	ldr	r0, [pc, #48]	; (800fccc <HAL_UART_MspDeInit+0xbc>)
 800fc9c:	f7f2 fb7e 	bl	800239c <HAL_GPIO_DeInit>

     /* UART5 DMA DeInit */
     HAL_DMA_DeInit(huart->hdmarx);
 800fca0:	687b      	ldr	r3, [r7, #4]
 800fca2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fca4:	4618      	mov	r0, r3
 800fca6:	f7f1 ff35 	bl	8001b14 <HAL_DMA_DeInit>

     /* UART5 interrupt DeInit */
     HAL_NVIC_DisableIRQ(UART5_IRQn);
 800fcaa:	2035      	movs	r0, #53	; 0x35
 800fcac:	f7f1 fe4b 	bl	8001946 <HAL_NVIC_DisableIRQ>

   }


}
 800fcb0:	bf00      	nop
 800fcb2:	3708      	adds	r7, #8
 800fcb4:	46bd      	mov	sp, r7
 800fcb6:	bd80      	pop	{r7, pc}
 800fcb8:	40004400 	.word	0x40004400
 800fcbc:	40021000 	.word	0x40021000
 800fcc0:	40004c00 	.word	0x40004c00
 800fcc4:	48000800 	.word	0x48000800
 800fcc8:	40005000 	.word	0x40005000
 800fccc:	48000c00 	.word	0x48000c00

0800fcd0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800fcd0:	b580      	push	{r7, lr}
 800fcd2:	b08a      	sub	sp, #40	; 0x28
 800fcd4:	af00      	add	r7, sp, #0
 800fcd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800fcd8:	f107 0314 	add.w	r3, r7, #20
 800fcdc:	2200      	movs	r2, #0
 800fcde:	601a      	str	r2, [r3, #0]
 800fce0:	605a      	str	r2, [r3, #4]
 800fce2:	609a      	str	r2, [r3, #8]
 800fce4:	60da      	str	r2, [r3, #12]
 800fce6:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	681b      	ldr	r3, [r3, #0]
 800fcec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fcf0:	d130      	bne.n	800fd54 <HAL_TIM_Base_MspInit+0x84>
  {

    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800fcf2:	4a27      	ldr	r2, [pc, #156]	; (800fd90 <HAL_TIM_Base_MspInit+0xc0>)
 800fcf4:	4b26      	ldr	r3, [pc, #152]	; (800fd90 <HAL_TIM_Base_MspInit+0xc0>)
 800fcf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fcf8:	f043 0301 	orr.w	r3, r3, #1
 800fcfc:	6593      	str	r3, [r2, #88]	; 0x58
 800fcfe:	4b24      	ldr	r3, [pc, #144]	; (800fd90 <HAL_TIM_Base_MspInit+0xc0>)
 800fd00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fd02:	f003 0301 	and.w	r3, r3, #1
 800fd06:	613b      	str	r3, [r7, #16]
 800fd08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800fd0a:	4a21      	ldr	r2, [pc, #132]	; (800fd90 <HAL_TIM_Base_MspInit+0xc0>)
 800fd0c:	4b20      	ldr	r3, [pc, #128]	; (800fd90 <HAL_TIM_Base_MspInit+0xc0>)
 800fd0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fd10:	f043 0301 	orr.w	r3, r3, #1
 800fd14:	64d3      	str	r3, [r2, #76]	; 0x4c
 800fd16:	4b1e      	ldr	r3, [pc, #120]	; (800fd90 <HAL_TIM_Base_MspInit+0xc0>)
 800fd18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fd1a:	f003 0301 	and.w	r3, r3, #1
 800fd1e:	60fb      	str	r3, [r7, #12]
 800fd20:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800fd22:	2302      	movs	r3, #2
 800fd24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800fd26:	2302      	movs	r3, #2
 800fd28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fd2a:	2300      	movs	r3, #0
 800fd2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800fd2e:	2300      	movs	r3, #0
 800fd30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800fd32:	2301      	movs	r3, #1
 800fd34:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800fd36:	f107 0314 	add.w	r3, r7, #20
 800fd3a:	4619      	mov	r1, r3
 800fd3c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800fd40:	f7f2 f984 	bl	800204c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800fd44:	2200      	movs	r2, #0
 800fd46:	2100      	movs	r1, #0
 800fd48:	201c      	movs	r0, #28
 800fd4a:	f7f1 fdd2 	bl	80018f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800fd4e:	201c      	movs	r0, #28
 800fd50:	f7f1 fdeb 	bl	800192a <HAL_NVIC_EnableIRQ>

  }
  if(htim_base->Instance==TIM3)
 800fd54:	687b      	ldr	r3, [r7, #4]
 800fd56:	681b      	ldr	r3, [r3, #0]
 800fd58:	4a0e      	ldr	r2, [pc, #56]	; (800fd94 <HAL_TIM_Base_MspInit+0xc4>)
 800fd5a:	4293      	cmp	r3, r2
 800fd5c:	d113      	bne.n	800fd86 <HAL_TIM_Base_MspInit+0xb6>
  {

    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800fd5e:	4a0c      	ldr	r2, [pc, #48]	; (800fd90 <HAL_TIM_Base_MspInit+0xc0>)
 800fd60:	4b0b      	ldr	r3, [pc, #44]	; (800fd90 <HAL_TIM_Base_MspInit+0xc0>)
 800fd62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fd64:	f043 0302 	orr.w	r3, r3, #2
 800fd68:	6593      	str	r3, [r2, #88]	; 0x58
 800fd6a:	4b09      	ldr	r3, [pc, #36]	; (800fd90 <HAL_TIM_Base_MspInit+0xc0>)
 800fd6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fd6e:	f003 0302 	and.w	r3, r3, #2
 800fd72:	60bb      	str	r3, [r7, #8]
 800fd74:	68bb      	ldr	r3, [r7, #8]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800fd76:	2200      	movs	r2, #0
 800fd78:	2100      	movs	r1, #0
 800fd7a:	201d      	movs	r0, #29
 800fd7c:	f7f1 fdb9 	bl	80018f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800fd80:	201d      	movs	r0, #29
 800fd82:	f7f1 fdd2 	bl	800192a <HAL_NVIC_EnableIRQ>

  }

}
 800fd86:	bf00      	nop
 800fd88:	3728      	adds	r7, #40	; 0x28
 800fd8a:	46bd      	mov	sp, r7
 800fd8c:	bd80      	pop	{r7, pc}
 800fd8e:	bf00      	nop
 800fd90:	40021000 	.word	0x40021000
 800fd94:	40000400 	.word	0x40000400

0800fd98 <HAL_TIM_Base_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
{
 800fd98:	b580      	push	{r7, lr}
 800fd9a:	b082      	sub	sp, #8
 800fd9c:	af00      	add	r7, sp, #0
 800fd9e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	681b      	ldr	r3, [r3, #0]
 800fda4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fda8:	d110      	bne.n	800fdcc <HAL_TIM_Base_MspDeInit+0x34>
  {

	    /* TIM2 interrupt DeInit */
	    HAL_NVIC_ClearPendingIRQ(TIM2_IRQn);
 800fdaa:	201c      	movs	r0, #28
 800fdac:	f7f1 fdeb 	bl	8001986 <HAL_NVIC_ClearPendingIRQ>
	    HAL_NVIC_DisableIRQ(TIM2_IRQn);
 800fdb0:	201c      	movs	r0, #28
 800fdb2:	f7f1 fdc8 	bl	8001946 <HAL_NVIC_DisableIRQ>

    /* Peripheral clock disable */
    __HAL_RCC_TIM2_CLK_DISABLE();
 800fdb6:	4a0e      	ldr	r2, [pc, #56]	; (800fdf0 <HAL_TIM_Base_MspDeInit+0x58>)
 800fdb8:	4b0d      	ldr	r3, [pc, #52]	; (800fdf0 <HAL_TIM_Base_MspDeInit+0x58>)
 800fdba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fdbc:	f023 0301 	bic.w	r3, r3, #1
 800fdc0:	6593      	str	r3, [r2, #88]	; 0x58

    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1);
 800fdc2:	2102      	movs	r1, #2
 800fdc4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800fdc8:	f7f2 fae8 	bl	800239c <HAL_GPIO_DeInit>

  }
  if(htim_base->Instance==TIM3)
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	681b      	ldr	r3, [r3, #0]
 800fdd0:	4a08      	ldr	r2, [pc, #32]	; (800fdf4 <HAL_TIM_Base_MspDeInit+0x5c>)
 800fdd2:	4293      	cmp	r3, r2
 800fdd4:	d108      	bne.n	800fde8 <HAL_TIM_Base_MspDeInit+0x50>
   {

     /* Peripheral clock disable */
     __HAL_RCC_TIM3_CLK_DISABLE();
 800fdd6:	4a06      	ldr	r2, [pc, #24]	; (800fdf0 <HAL_TIM_Base_MspDeInit+0x58>)
 800fdd8:	4b05      	ldr	r3, [pc, #20]	; (800fdf0 <HAL_TIM_Base_MspDeInit+0x58>)
 800fdda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fddc:	f023 0302 	bic.w	r3, r3, #2
 800fde0:	6593      	str	r3, [r2, #88]	; 0x58

     /* TIM3 interrupt DeInit */
     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 800fde2:	201d      	movs	r0, #29
 800fde4:	f7f1 fdaf 	bl	8001946 <HAL_NVIC_DisableIRQ>

   }

}
 800fde8:	bf00      	nop
 800fdea:	3708      	adds	r7, #8
 800fdec:	46bd      	mov	sp, r7
 800fdee:	bd80      	pop	{r7, pc}
 800fdf0:	40021000 	.word	0x40021000
 800fdf4:	40000400 	.word	0x40000400

0800fdf8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800fdf8:	b580      	push	{r7, lr}
 800fdfa:	b08c      	sub	sp, #48	; 0x30
 800fdfc:	af00      	add	r7, sp, #0
 800fdfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800fe00:	f107 031c 	add.w	r3, r7, #28
 800fe04:	2200      	movs	r2, #0
 800fe06:	601a      	str	r2, [r3, #0]
 800fe08:	605a      	str	r2, [r3, #4]
 800fe0a:	609a      	str	r2, [r3, #8]
 800fe0c:	60da      	str	r2, [r3, #12]
 800fe0e:	611a      	str	r2, [r3, #16]
  //BMP280 SPI Init
  if(hspi->Instance==SPI1)
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	681b      	ldr	r3, [r3, #0]
 800fe14:	4a2e      	ldr	r2, [pc, #184]	; (800fed0 <HAL_SPI_MspInit+0xd8>)
 800fe16:	4293      	cmp	r3, r2
 800fe18:	d127      	bne.n	800fe6a <HAL_SPI_MspInit+0x72>
   {
     /* Peripheral clock enable */
     __HAL_RCC_SPI1_CLK_ENABLE();
 800fe1a:	4a2e      	ldr	r2, [pc, #184]	; (800fed4 <HAL_SPI_MspInit+0xdc>)
 800fe1c:	4b2d      	ldr	r3, [pc, #180]	; (800fed4 <HAL_SPI_MspInit+0xdc>)
 800fe1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800fe20:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800fe24:	6613      	str	r3, [r2, #96]	; 0x60
 800fe26:	4b2b      	ldr	r3, [pc, #172]	; (800fed4 <HAL_SPI_MspInit+0xdc>)
 800fe28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800fe2a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800fe2e:	61bb      	str	r3, [r7, #24]
 800fe30:	69bb      	ldr	r3, [r7, #24]
     __HAL_RCC_GPIOB_CLK_ENABLE();
 800fe32:	4a28      	ldr	r2, [pc, #160]	; (800fed4 <HAL_SPI_MspInit+0xdc>)
 800fe34:	4b27      	ldr	r3, [pc, #156]	; (800fed4 <HAL_SPI_MspInit+0xdc>)
 800fe36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fe38:	f043 0302 	orr.w	r3, r3, #2
 800fe3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800fe3e:	4b25      	ldr	r3, [pc, #148]	; (800fed4 <HAL_SPI_MspInit+0xdc>)
 800fe40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fe42:	f003 0302 	and.w	r3, r3, #2
 800fe46:	617b      	str	r3, [r7, #20]
 800fe48:	697b      	ldr	r3, [r7, #20]
     /**SPI1 GPIO Configuration
     PB3 (JTDO-TRACESWO)     ------> SPI1_SCK
     PB4 (NJTRST)     ------> SPI1_MISO
     PB5     ------> SPI1_MOSI
     */
     GPIO_InitStruct.Pin = BMP_SPI_SCLK_PIN|BMP_SPI_MISO_PIN| BMP_SPI_MOSI_PIN;
 800fe4a:	2338      	movs	r3, #56	; 0x38
 800fe4c:	61fb      	str	r3, [r7, #28]
     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800fe4e:	2302      	movs	r3, #2
 800fe50:	623b      	str	r3, [r7, #32]
     GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fe52:	2300      	movs	r3, #0
 800fe54:	627b      	str	r3, [r7, #36]	; 0x24
     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800fe56:	2303      	movs	r3, #3
 800fe58:	62bb      	str	r3, [r7, #40]	; 0x28
     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800fe5a:	2305      	movs	r3, #5
 800fe5c:	62fb      	str	r3, [r7, #44]	; 0x2c
     HAL_GPIO_Init(BMP_SPI_GPIO_PORT, &GPIO_InitStruct);
 800fe5e:	f107 031c 	add.w	r3, r7, #28
 800fe62:	4619      	mov	r1, r3
 800fe64:	481c      	ldr	r0, [pc, #112]	; (800fed8 <HAL_SPI_MspInit+0xe0>)
 800fe66:	f7f2 f8f1 	bl	800204c <HAL_GPIO_Init>
   }
  //FLASH CHIPS SPI Init
  if(hspi->Instance==SPI2)
 800fe6a:	687b      	ldr	r3, [r7, #4]
 800fe6c:	681b      	ldr	r3, [r3, #0]
 800fe6e:	4a1b      	ldr	r2, [pc, #108]	; (800fedc <HAL_SPI_MspInit+0xe4>)
 800fe70:	4293      	cmp	r3, r2
 800fe72:	d128      	bne.n	800fec6 <HAL_SPI_MspInit+0xce>
  {
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800fe74:	4a17      	ldr	r2, [pc, #92]	; (800fed4 <HAL_SPI_MspInit+0xdc>)
 800fe76:	4b17      	ldr	r3, [pc, #92]	; (800fed4 <HAL_SPI_MspInit+0xdc>)
 800fe78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fe7a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800fe7e:	6593      	str	r3, [r2, #88]	; 0x58
 800fe80:	4b14      	ldr	r3, [pc, #80]	; (800fed4 <HAL_SPI_MspInit+0xdc>)
 800fe82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fe84:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800fe88:	613b      	str	r3, [r7, #16]
 800fe8a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800fe8c:	4a11      	ldr	r2, [pc, #68]	; (800fed4 <HAL_SPI_MspInit+0xdc>)
 800fe8e:	4b11      	ldr	r3, [pc, #68]	; (800fed4 <HAL_SPI_MspInit+0xdc>)
 800fe90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fe92:	f043 0302 	orr.w	r3, r3, #2
 800fe96:	64d3      	str	r3, [r2, #76]	; 0x4c
 800fe98:	4b0e      	ldr	r3, [pc, #56]	; (800fed4 <HAL_SPI_MspInit+0xdc>)
 800fe9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fe9c:	f003 0302 	and.w	r3, r3, #2
 800fea0:	60fb      	str	r3, [r7, #12]
 800fea2:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
     PB13     ------> SPI2_SCK
     PB14     ------> SPI2_MISO
     PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800fea4:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800fea8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800feaa:	2302      	movs	r3, #2
 800feac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800feae:	2300      	movs	r3, #0
 800feb0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800feb2:	2303      	movs	r3, #3
 800feb4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800feb6:	2305      	movs	r3, #5
 800feb8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800feba:	f107 031c 	add.w	r3, r7, #28
 800febe:	4619      	mov	r1, r3
 800fec0:	4805      	ldr	r0, [pc, #20]	; (800fed8 <HAL_SPI_MspInit+0xe0>)
 800fec2:	f7f2 f8c3 	bl	800204c <HAL_GPIO_Init>

  }

}
 800fec6:	bf00      	nop
 800fec8:	3730      	adds	r7, #48	; 0x30
 800feca:	46bd      	mov	sp, r7
 800fecc:	bd80      	pop	{r7, pc}
 800fece:	bf00      	nop
 800fed0:	40013000 	.word	0x40013000
 800fed4:	40021000 	.word	0x40021000
 800fed8:	48000400 	.word	0x48000400
 800fedc:	40003800 	.word	0x40003800

0800fee0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800fee0:	b580      	push	{r7, lr}
 800fee2:	b08c      	sub	sp, #48	; 0x30
 800fee4:	af00      	add	r7, sp, #0
 800fee6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800fee8:	f107 031c 	add.w	r3, r7, #28
 800feec:	2200      	movs	r2, #0
 800feee:	601a      	str	r2, [r3, #0]
 800fef0:	605a      	str	r2, [r3, #4]
 800fef2:	609a      	str	r2, [r3, #8]
 800fef4:	60da      	str	r2, [r3, #12]
 800fef6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	681b      	ldr	r3, [r3, #0]
 800fefc:	4a4f      	ldr	r2, [pc, #316]	; (801003c <HAL_I2C_MspInit+0x15c>)
 800fefe:	4293      	cmp	r3, r2
 800ff00:	d131      	bne.n	800ff66 <HAL_I2C_MspInit+0x86>
  {

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ff02:	4a4f      	ldr	r2, [pc, #316]	; (8010040 <HAL_I2C_MspInit+0x160>)
 800ff04:	4b4e      	ldr	r3, [pc, #312]	; (8010040 <HAL_I2C_MspInit+0x160>)
 800ff06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ff08:	f043 0302 	orr.w	r3, r3, #2
 800ff0c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ff0e:	4b4c      	ldr	r3, [pc, #304]	; (8010040 <HAL_I2C_MspInit+0x160>)
 800ff10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ff12:	f003 0302 	and.w	r3, r3, #2
 800ff16:	61bb      	str	r3, [r7, #24]
 800ff18:	69bb      	ldr	r3, [r7, #24]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INA_I2C_SCL_PIN;
 800ff1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ff1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800ff20:	2312      	movs	r3, #18
 800ff22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800ff24:	2301      	movs	r3, #1
 800ff26:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ff28:	2303      	movs	r3, #3
 800ff2a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800ff2c:	2304      	movs	r3, #4
 800ff2e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(INA_I2C_SCL_GPIO_PORT, &GPIO_InitStruct);
 800ff30:	f107 031c 	add.w	r3, r7, #28
 800ff34:	4619      	mov	r1, r3
 800ff36:	4843      	ldr	r0, [pc, #268]	; (8010044 <HAL_I2C_MspInit+0x164>)
 800ff38:	f7f2 f888 	bl	800204c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = INA_I2C_SDA_PIN;
 800ff3c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ff40:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(INA_I2C_SDA_GPIO_PORT,&GPIO_InitStruct);
 800ff42:	f107 031c 	add.w	r3, r7, #28
 800ff46:	4619      	mov	r1, r3
 800ff48:	483e      	ldr	r0, [pc, #248]	; (8010044 <HAL_I2C_MspInit+0x164>)
 800ff4a:	f7f2 f87f 	bl	800204c <HAL_GPIO_Init>
    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800ff4e:	4a3c      	ldr	r2, [pc, #240]	; (8010040 <HAL_I2C_MspInit+0x160>)
 800ff50:	4b3b      	ldr	r3, [pc, #236]	; (8010040 <HAL_I2C_MspInit+0x160>)
 800ff52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ff54:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800ff58:	6593      	str	r3, [r2, #88]	; 0x58
 800ff5a:	4b39      	ldr	r3, [pc, #228]	; (8010040 <HAL_I2C_MspInit+0x160>)
 800ff5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ff5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ff62:	617b      	str	r3, [r7, #20]
 800ff64:	697b      	ldr	r3, [r7, #20]

  }

  if(hi2c->Instance==IMU_I2C)
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	681b      	ldr	r3, [r3, #0]
 800ff6a:	4a37      	ldr	r2, [pc, #220]	; (8010048 <HAL_I2C_MspInit+0x168>)
 800ff6c:	4293      	cmp	r3, r2
 800ff6e:	d161      	bne.n	8010034 <HAL_I2C_MspInit+0x154>
    {
      __HAL_RCC_GPIOB_CLK_ENABLE();
 800ff70:	4a33      	ldr	r2, [pc, #204]	; (8010040 <HAL_I2C_MspInit+0x160>)
 800ff72:	4b33      	ldr	r3, [pc, #204]	; (8010040 <HAL_I2C_MspInit+0x160>)
 800ff74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ff76:	f043 0302 	orr.w	r3, r3, #2
 800ff7a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ff7c:	4b30      	ldr	r3, [pc, #192]	; (8010040 <HAL_I2C_MspInit+0x160>)
 800ff7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ff80:	f003 0302 	and.w	r3, r3, #2
 800ff84:	613b      	str	r3, [r7, #16]
 800ff86:	693b      	ldr	r3, [r7, #16]
      /**I2C1 GPIO Configuration
      PB8     ------> I2C1_SCL
      PB9     ------> I2C1_SDA
      */
      GPIO_InitStruct.Pin = IMU_SCL_PIN;
 800ff88:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ff8c:	61fb      	str	r3, [r7, #28]
      GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800ff8e:	2312      	movs	r3, #18
 800ff90:	623b      	str	r3, [r7, #32]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 800ff92:	2301      	movs	r3, #1
 800ff94:	627b      	str	r3, [r7, #36]	; 0x24
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ff96:	2303      	movs	r3, #3
 800ff98:	62bb      	str	r3, [r7, #40]	; 0x28
      GPIO_InitStruct.Alternate = IMU_I2C_AF;
 800ff9a:	2304      	movs	r3, #4
 800ff9c:	62fb      	str	r3, [r7, #44]	; 0x2c
      HAL_GPIO_Init(IMU_SCL_PORT, &GPIO_InitStruct);
 800ff9e:	f107 031c 	add.w	r3, r7, #28
 800ffa2:	4619      	mov	r1, r3
 800ffa4:	4827      	ldr	r0, [pc, #156]	; (8010044 <HAL_I2C_MspInit+0x164>)
 800ffa6:	f7f2 f851 	bl	800204c <HAL_GPIO_Init>

      GPIO_InitStruct.Pin = IMU_SDA_PIN;
 800ffaa:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ffae:	61fb      	str	r3, [r7, #28]
      HAL_GPIO_Init(IMU_SDA_PORT, &GPIO_InitStruct);
 800ffb0:	f107 031c 	add.w	r3, r7, #28
 800ffb4:	4619      	mov	r1, r3
 800ffb6:	4823      	ldr	r0, [pc, #140]	; (8010044 <HAL_I2C_MspInit+0x164>)
 800ffb8:	f7f2 f848 	bl	800204c <HAL_GPIO_Init>

      /* Peripheral clock enable */
      __HAL_RCC_I2C1_CLK_ENABLE();
 800ffbc:	4a20      	ldr	r2, [pc, #128]	; (8010040 <HAL_I2C_MspInit+0x160>)
 800ffbe:	4b20      	ldr	r3, [pc, #128]	; (8010040 <HAL_I2C_MspInit+0x160>)
 800ffc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ffc2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ffc6:	6593      	str	r3, [r2, #88]	; 0x58
 800ffc8:	4b1d      	ldr	r3, [pc, #116]	; (8010040 <HAL_I2C_MspInit+0x160>)
 800ffca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ffcc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ffd0:	60fb      	str	r3, [r7, #12]
 800ffd2:	68fb      	ldr	r3, [r7, #12]

      /* I2C1 DMA Init */
      /* I2C1_RX Init */
      hdma_i2c1_rx.Instance = DMA1_Channel7;
 800ffd4:	4b1d      	ldr	r3, [pc, #116]	; (801004c <HAL_I2C_MspInit+0x16c>)
 800ffd6:	4a1e      	ldr	r2, [pc, #120]	; (8010050 <HAL_I2C_MspInit+0x170>)
 800ffd8:	601a      	str	r2, [r3, #0]
      hdma_i2c1_rx.Init.Request = DMA_REQUEST_3;
 800ffda:	4b1c      	ldr	r3, [pc, #112]	; (801004c <HAL_I2C_MspInit+0x16c>)
 800ffdc:	2203      	movs	r2, #3
 800ffde:	605a      	str	r2, [r3, #4]
      hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800ffe0:	4b1a      	ldr	r3, [pc, #104]	; (801004c <HAL_I2C_MspInit+0x16c>)
 800ffe2:	2200      	movs	r2, #0
 800ffe4:	609a      	str	r2, [r3, #8]
      hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800ffe6:	4b19      	ldr	r3, [pc, #100]	; (801004c <HAL_I2C_MspInit+0x16c>)
 800ffe8:	2200      	movs	r2, #0
 800ffea:	60da      	str	r2, [r3, #12]
      hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800ffec:	4b17      	ldr	r3, [pc, #92]	; (801004c <HAL_I2C_MspInit+0x16c>)
 800ffee:	2280      	movs	r2, #128	; 0x80
 800fff0:	611a      	str	r2, [r3, #16]
      hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800fff2:	4b16      	ldr	r3, [pc, #88]	; (801004c <HAL_I2C_MspInit+0x16c>)
 800fff4:	2200      	movs	r2, #0
 800fff6:	615a      	str	r2, [r3, #20]
      hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800fff8:	4b14      	ldr	r3, [pc, #80]	; (801004c <HAL_I2C_MspInit+0x16c>)
 800fffa:	2200      	movs	r2, #0
 800fffc:	619a      	str	r2, [r3, #24]
      hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 800fffe:	4b13      	ldr	r3, [pc, #76]	; (801004c <HAL_I2C_MspInit+0x16c>)
 8010000:	2200      	movs	r2, #0
 8010002:	61da      	str	r2, [r3, #28]
      hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8010004:	4b11      	ldr	r3, [pc, #68]	; (801004c <HAL_I2C_MspInit+0x16c>)
 8010006:	2200      	movs	r2, #0
 8010008:	621a      	str	r2, [r3, #32]
      if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 801000a:	4810      	ldr	r0, [pc, #64]	; (801004c <HAL_I2C_MspInit+0x16c>)
 801000c:	f7f1 fcca 	bl	80019a4 <HAL_DMA_Init>
 8010010:	4603      	mov	r3, r0
 8010012:	2b00      	cmp	r3, #0
 8010014:	d000      	beq.n	8010018 <HAL_I2C_MspInit+0x138>
 8010016:	bf00      	nop
      {
         __NOP();
      }
      __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	4a0c      	ldr	r2, [pc, #48]	; (801004c <HAL_I2C_MspInit+0x16c>)
 801001c:	63da      	str	r2, [r3, #60]	; 0x3c
 801001e:	4a0b      	ldr	r2, [pc, #44]	; (801004c <HAL_I2C_MspInit+0x16c>)
 8010020:	687b      	ldr	r3, [r7, #4]
 8010022:	6293      	str	r3, [r2, #40]	; 0x28

      /* I2C1 interrupt Init */
      HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8010024:	2200      	movs	r2, #0
 8010026:	2100      	movs	r1, #0
 8010028:	201f      	movs	r0, #31
 801002a:	f7f1 fc62 	bl	80018f2 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 801002e:	201f      	movs	r0, #31
 8010030:	f7f1 fc7b 	bl	800192a <HAL_NVIC_EnableIRQ>

    }

}
 8010034:	bf00      	nop
 8010036:	3730      	adds	r7, #48	; 0x30
 8010038:	46bd      	mov	sp, r7
 801003a:	bd80      	pop	{r7, pc}
 801003c:	40005800 	.word	0x40005800
 8010040:	40021000 	.word	0x40021000
 8010044:	48000400 	.word	0x48000400
 8010048:	40005400 	.word	0x40005400
 801004c:	20003a00 	.word	0x20003a00
 8010050:	40020080 	.word	0x40020080

08010054 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8010054:	b580      	push	{r7, lr}
 8010056:	b088      	sub	sp, #32
 8010058:	af00      	add	r7, sp, #0
 801005a:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 801005c:	687b      	ldr	r3, [r7, #4]
 801005e:	681b      	ldr	r3, [r3, #0]
 8010060:	4a23      	ldr	r2, [pc, #140]	; (80100f0 <HAL_I2C_MspDeInit+0x9c>)
 8010062:	4293      	cmp	r3, r2
 8010064:	d123      	bne.n	80100ae <HAL_I2C_MspDeInit+0x5a>
  {

    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8010066:	4a23      	ldr	r2, [pc, #140]	; (80100f4 <HAL_I2C_MspDeInit+0xa0>)
 8010068:	4b22      	ldr	r3, [pc, #136]	; (80100f4 <HAL_I2C_MspDeInit+0xa0>)
 801006a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801006c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8010070:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010072:	f107 030c 	add.w	r3, r7, #12
 8010076:	2200      	movs	r2, #0
 8010078:	601a      	str	r2, [r3, #0]
 801007a:	605a      	str	r2, [r3, #4]
 801007c:	609a      	str	r2, [r3, #8]
 801007e:	60da      	str	r2, [r3, #12]
 8010080:	611a      	str	r2, [r3, #16]

    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8010082:	2303      	movs	r3, #3
 8010084:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010086:	2300      	movs	r3, #0
 8010088:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pin = INA_I2C_SCL_PIN;
 801008a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801008e:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(INA_I2C_SCL_GPIO_PORT, &GPIO_InitStruct);
 8010090:	f107 030c 	add.w	r3, r7, #12
 8010094:	4619      	mov	r1, r3
 8010096:	4818      	ldr	r0, [pc, #96]	; (80100f8 <HAL_I2C_MspDeInit+0xa4>)
 8010098:	f7f1 ffd8 	bl	800204c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = INA_I2C_SDA_PIN;
 801009c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80100a0:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(INA_I2C_SDA_GPIO_PORT,&GPIO_InitStruct);
 80100a2:	f107 030c 	add.w	r3, r7, #12
 80100a6:	4619      	mov	r1, r3
 80100a8:	4813      	ldr	r0, [pc, #76]	; (80100f8 <HAL_I2C_MspDeInit+0xa4>)
 80100aa:	f7f1 ffcf 	bl	800204c <HAL_GPIO_Init>

  }

  if(hi2c->Instance==IMU_I2C)
 80100ae:	687b      	ldr	r3, [r7, #4]
 80100b0:	681b      	ldr	r3, [r3, #0]
 80100b2:	4a12      	ldr	r2, [pc, #72]	; (80100fc <HAL_I2C_MspDeInit+0xa8>)
 80100b4:	4293      	cmp	r3, r2
 80100b6:	d117      	bne.n	80100e8 <HAL_I2C_MspDeInit+0x94>
  {

    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80100b8:	4a0e      	ldr	r2, [pc, #56]	; (80100f4 <HAL_I2C_MspDeInit+0xa0>)
 80100ba:	4b0e      	ldr	r3, [pc, #56]	; (80100f4 <HAL_I2C_MspDeInit+0xa0>)
 80100bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80100be:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80100c2:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(IMU_SCL_PORT, IMU_SCL_PIN);
 80100c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80100c8:	480b      	ldr	r0, [pc, #44]	; (80100f8 <HAL_I2C_MspDeInit+0xa4>)
 80100ca:	f7f2 f967 	bl	800239c <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(IMU_SDA_PORT , IMU_SDA_PIN);
 80100ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80100d2:	4809      	ldr	r0, [pc, #36]	; (80100f8 <HAL_I2C_MspDeInit+0xa4>)
 80100d4:	f7f2 f962 	bl	800239c <HAL_GPIO_DeInit>

    /* I2C1 DMA DeInit */
    HAL_DMA_DeInit(hi2c->hdmarx);
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80100dc:	4618      	mov	r0, r3
 80100de:	f7f1 fd19 	bl	8001b14 <HAL_DMA_DeInit>

    /* I2C1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 80100e2:	201f      	movs	r0, #31
 80100e4:	f7f1 fc2f 	bl	8001946 <HAL_NVIC_DisableIRQ>

  }
}
 80100e8:	bf00      	nop
 80100ea:	3720      	adds	r7, #32
 80100ec:	46bd      	mov	sp, r7
 80100ee:	bd80      	pop	{r7, pc}
 80100f0:	40005800 	.word	0x40005800
 80100f4:	40021000 	.word	0x40021000
 80100f8:	48000400 	.word	0x48000400
 80100fc:	40005400 	.word	0x40005400

08010100 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8010100:	b480      	push	{r7}
 8010102:	af00      	add	r7, sp, #0
  /* USER CODE NonMaskableInt_IRQn 0 */


}
 8010104:	bf00      	nop
 8010106:	46bd      	mov	sp, r7
 8010108:	bc80      	pop	{r7}
 801010a:	4770      	bx	lr

0801010c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 801010c:	b480      	push	{r7}
 801010e:	af00      	add	r7, sp, #0
  /* USER CODE HardFault_IRQn 0 */


  while (1)
 8010110:	e7fe      	b.n	8010110 <HardFault_Handler+0x4>

08010112 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8010112:	b480      	push	{r7}
 8010114:	af00      	add	r7, sp, #0
  /* USER CODE MemoryManagement_IRQn 0 */


  while (1)
 8010116:	e7fe      	b.n	8010116 <MemManage_Handler+0x4>

08010118 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8010118:	b480      	push	{r7}
 801011a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */


  while (1)
 801011c:	e7fe      	b.n	801011c <BusFault_Handler+0x4>

0801011e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 801011e:	b480      	push	{r7}
 8010120:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */


  while (1)
 8010122:	e7fe      	b.n	8010122 <UsageFault_Handler+0x4>

08010124 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8010124:	b480      	push	{r7}
 8010126:	af00      	add	r7, sp, #0
  /* USER CODE SVCall_IRQn 0 */


}
 8010128:	bf00      	nop
 801012a:	46bd      	mov	sp, r7
 801012c:	bc80      	pop	{r7}
 801012e:	4770      	bx	lr

08010130 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8010130:	b480      	push	{r7}
 8010132:	af00      	add	r7, sp, #0
  /* USER CODE DebugMonitor_IRQn 0 */


}
 8010134:	bf00      	nop
 8010136:	46bd      	mov	sp, r7
 8010138:	bc80      	pop	{r7}
 801013a:	4770      	bx	lr

0801013c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 801013c:	b480      	push	{r7}
 801013e:	af00      	add	r7, sp, #0
  /* USER CODE PendSV_IRQn 0 */


}
 8010140:	bf00      	nop
 8010142:	46bd      	mov	sp, r7
 8010144:	bc80      	pop	{r7}
 8010146:	4770      	bx	lr

08010148 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8010148:	b580      	push	{r7, lr}
 801014a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  HAL_IncTick();
 801014c:	f7f1 fa5e 	bl	800160c <HAL_IncTick>

}
 8010150:	bf00      	nop
 8010152:	bd80      	pop	{r7, pc}

08010154 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 20.
  */
void RTC_WKUP_IRQHandler(void)
{
 8010154:	b580      	push	{r7, lr}
 8010156:	af00      	add	r7, sp, #0
  /* USER CODE RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8010158:	4802      	ldr	r0, [pc, #8]	; (8010164 <RTC_WKUP_IRQHandler+0x10>)
 801015a:	f7f5 f9e9 	bl	8005530 <HAL_RTCEx_WakeUpTimerIRQHandler>

}
 801015e:	bf00      	nop
 8010160:	bd80      	pop	{r7, pc}
 8010162:	bf00      	nop
 8010164:	20003c44 	.word	0x20003c44

08010168 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8010168:	b580      	push	{r7, lr}
 801016a:	af00      	add	r7, sp, #0
  /* USER CODE TIM2_IRQn 0 */
  USART_TIM_RTO_Handler(hgps.gps_htim); //custom call back function
 801016c:	4b05      	ldr	r3, [pc, #20]	; (8010184 <TIM2_IRQHandler+0x1c>)
 801016e:	689b      	ldr	r3, [r3, #8]
 8010170:	4618      	mov	r0, r3
 8010172:	f7fb fa57 	bl	800b624 <USART_TIM_RTO_Handler>

  HAL_TIM_IRQHandler(hgps.gps_htim);	 //HAL default handler
 8010176:	4b03      	ldr	r3, [pc, #12]	; (8010184 <TIM2_IRQHandler+0x1c>)
 8010178:	689b      	ldr	r3, [r3, #8]
 801017a:	4618      	mov	r0, r3
 801017c:	f7f6 fb2c 	bl	80067d8 <HAL_TIM_IRQHandler>

}
 8010180:	bf00      	nop
 8010182:	bd80      	pop	{r7, pc}
 8010184:	20000ac4 	.word	0x20000ac4

08010188 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8010188:	b580      	push	{r7, lr}
 801018a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	USART_RTO_IRQHandler(&htim3);
 801018c:	4803      	ldr	r0, [pc, #12]	; (801019c <TIM3_IRQHandler+0x14>)
 801018e:	f7fc ff07 	bl	800cfa0 <USART_RTO_IRQHandler>
	HAL_TIM_IRQHandler(&htim3);
 8010192:	4802      	ldr	r0, [pc, #8]	; (801019c <TIM3_IRQHandler+0x14>)
 8010194:	f7f6 fb20 	bl	80067d8 <HAL_TIM_IRQHandler>
}
 8010198:	bf00      	nop
 801019a:	bd80      	pop	{r7, pc}
 801019c:	20003700 	.word	0x20003700

080101a0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80101a0:	b580      	push	{r7, lr}
 80101a2:	af00      	add	r7, sp, #0
  /* USER CODE USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80101a4:	4802      	ldr	r0, [pc, #8]	; (80101b0 <USART2_IRQHandler+0x10>)
 80101a6:	f7f8 f975 	bl	8008494 <HAL_UART_IRQHandler>

}
 80101aa:	bf00      	nop
 80101ac:	bd80      	pop	{r7, pc}
 80101ae:	bf00      	nop
 80101b0:	20003a6c 	.word	0x20003a6c

080101b4 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80101b4:	b580      	push	{r7, lr}
 80101b6:	af00      	add	r7, sp, #0
  /* USER CODE UART4_IRQn 0 */
	USART_GPS_IRQHandler(&hgps); //custom user Call Back function
 80101b8:	4802      	ldr	r0, [pc, #8]	; (80101c4 <UART4_IRQHandler+0x10>)
 80101ba:	f7fb fbc7 	bl	800b94c <USART_GPS_IRQHandler>

}
 80101be:	bf00      	nop
 80101c0:	bd80      	pop	{r7, pc}
 80101c2:	bf00      	nop
 80101c4:	20000ac4 	.word	0x20000ac4

080101c8 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 80101c8:	b580      	push	{r7, lr}
 80101ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */
  USART_Iridium_IRQHandler(&huart5);
 80101cc:	4802      	ldr	r0, [pc, #8]	; (80101d8 <UART5_IRQHandler+0x10>)
 80101ce:	f7fc ff3d 	bl	800d04c <USART_Iridium_IRQHandler>
}
 80101d2:	bf00      	nop
 80101d4:	bd80      	pop	{r7, pc}
 80101d6:	bf00      	nop
 80101d8:	20003748 	.word	0x20003748

080101dc <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 80101dc:	b580      	push	{r7, lr}
 80101de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 80101e0:	4803      	ldr	r0, [pc, #12]	; (80101f0 <DMA2_Channel2_IRQHandler+0x14>)
 80101e2:	f7f1 fe4a 	bl	8001e7a <HAL_DMA_IRQHandler>
  DMA_Iridium_Periph_IRQHandler(&huart5);
 80101e6:	4803      	ldr	r0, [pc, #12]	; (80101f4 <DMA2_Channel2_IRQHandler+0x18>)
 80101e8:	f7fc fdf0 	bl	800cdcc <DMA_Iridium_Periph_IRQHandler>
}
 80101ec:	bf00      	nop
 80101ee:	bd80      	pop	{r7, pc}
 80101f0:	20003818 	.word	0x20003818
 80101f4:	20003748 	.word	0x20003748

080101f8 <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 80101f8:	b580      	push	{r7, lr}
 80101fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 80101fc:	4802      	ldr	r0, [pc, #8]	; (8010208 <DMA2_Channel3_IRQHandler+0x10>)
 80101fe:	f7f1 fe3c 	bl	8001e7a <HAL_DMA_IRQHandler>

}
 8010202:	bf00      	nop
 8010204:	bd80      	pop	{r7, pc}
 8010206:	bf00      	nop
 8010208:	20001c0c 	.word	0x20001c0c

0801020c <DMA2_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel5 global interrupt.
  */
void DMA2_Channel5_IRQHandler(void)
{
 801020c:	b580      	push	{r7, lr}
 801020e:	af00      	add	r7, sp, #0
  /* USER CODE DMA2_Channel5_IRQn 0 */
  DMA_GNSS_Periph_IRQHandler(&hgps);
 8010210:	4802      	ldr	r0, [pc, #8]	; (801021c <DMA2_Channel5_IRQHandler+0x10>)
 8010212:	f7fb fafb 	bl	800b80c <DMA_GNSS_Periph_IRQHandler>
}
 8010216:	bf00      	nop
 8010218:	bd80      	pop	{r7, pc}
 801021a:	bf00      	nop
 801021c:	20000ac4 	.word	0x20000ac4

08010220 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8010220:	b580      	push	{r7, lr}
 8010222:	af00      	add	r7, sp, #0
  /* USER CODE DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma1_channel1);
 8010224:	4803      	ldr	r0, [pc, #12]	; (8010234 <DMA1_Channel1_IRQHandler+0x14>)
 8010226:	f7f1 fe28 	bl	8001e7a <HAL_DMA_IRQHandler>
  DMA_GNSS_MEM_IRQHandler(&hgps);
 801022a:	4803      	ldr	r0, [pc, #12]	; (8010238 <DMA1_Channel1_IRQHandler+0x18>)
 801022c:	f7fb fa16 	bl	800b65c <DMA_GNSS_MEM_IRQHandler>

}
 8010230:	bf00      	nop
 8010232:	bd80      	pop	{r7, pc}
 8010234:	20000afc 	.word	0x20000afc
 8010238:	20000ac4 	.word	0x20000ac4

0801023c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 801023c:	b580      	push	{r7, lr}
 801023e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma1_channel2);
 8010240:	4803      	ldr	r0, [pc, #12]	; (8010250 <DMA1_Channel2_IRQHandler+0x14>)
 8010242:	f7f1 fe1a 	bl	8001e7a <HAL_DMA_IRQHandler>
  DMA_Iridium_MEM_IRQHandler(&hdma_memtomem_dma1_channel2);
 8010246:	4802      	ldr	r0, [pc, #8]	; (8010250 <DMA1_Channel2_IRQHandler+0x14>)
 8010248:	f7fc fe36 	bl	800ceb8 <DMA_Iridium_MEM_IRQHandler>

}
 801024c:	bf00      	nop
 801024e:	bd80      	pop	{r7, pc}
 8010250:	200037cc 	.word	0x200037cc

08010254 <EXTI15_10_IRQHandler>:

/*
 * @brief: EXTI IRQ Handler for Wake Up Pin 2 (PC13)
 */
void EXTI15_10_IRQHandler(void)
{
 8010254:	b580      	push	{r7, lr}
 8010256:	af00      	add	r7, sp, #0
	/* Wake Up Pin Handler */
	if(__HAL_GPIO_EXTI_GET_FLAG(EXTI_IRIDIUM_RING_WAKE_PIN))
 8010258:	4b07      	ldr	r3, [pc, #28]	; (8010278 <EXTI15_10_IRQHandler+0x24>)
 801025a:	695b      	ldr	r3, [r3, #20]
 801025c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8010260:	2b00      	cmp	r3, #0
 8010262:	d005      	beq.n	8010270 <EXTI15_10_IRQHandler+0x1c>
	{
		__HAL_GPIO_EXTI_CLEAR_FLAG(EXTI_IRIDIUM_RING_WAKE_PIN);
 8010264:	4b04      	ldr	r3, [pc, #16]	; (8010278 <EXTI15_10_IRQHandler+0x24>)
 8010266:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 801026a:	615a      	str	r2, [r3, #20]
		//interrupt source from PWR WAKE PIN 2 == IRIDIUM Recieve Event
		Routine_ASYNC_IRIDIUM_RX();
 801026c:	f7fe fb2c 	bl	800e8c8 <Routine_ASYNC_IRIDIUM_RX>
	}

	/* Iridium Control Pin Handlers */

	Iridium_ControlPin_IRQHandler();
 8010270:	f7fc ffda 	bl	800d228 <Iridium_ControlPin_IRQHandler>
}
 8010274:	bf00      	nop
 8010276:	bd80      	pop	{r7, pc}
 8010278:	40010400 	.word	0x40010400

0801027c <EXTI9_5_IRQHandler>:

/*
 * @brief: EXTI IRQ Handler for Wake Up Pin 5 (PC5)
 */
void EXTI9_5_IRQHandler(void)
{
 801027c:	b580      	push	{r7, lr}
 801027e:	af00      	add	r7, sp, #0
	/* Wake Up Pin Handler */
	if(__HAL_GPIO_EXTI_GET_FLAG(EXTI_IMU_EVENT_WAKE_PIN))
 8010280:	4b09      	ldr	r3, [pc, #36]	; (80102a8 <EXTI9_5_IRQHandler+0x2c>)
 8010282:	695b      	ldr	r3, [r3, #20]
 8010284:	f003 0320 	and.w	r3, r3, #32
 8010288:	2b00      	cmp	r3, #0
 801028a:	d00b      	beq.n	80102a4 <EXTI9_5_IRQHandler+0x28>
	{
		__HAL_GPIO_EXTI_CLEAR_FLAG(EXTI_IMU_EVENT_WAKE_PIN);
 801028c:	4b06      	ldr	r3, [pc, #24]	; (80102a8 <EXTI9_5_IRQHandler+0x2c>)
 801028e:	2220      	movs	r2, #32
 8010290:	615a      	str	r2, [r3, #20]
		//ROUTINE STARTING
		if(IMU_Log_On)
 8010292:	4b06      	ldr	r3, [pc, #24]	; (80102ac <EXTI9_5_IRQHandler+0x30>)
 8010294:	781b      	ldrb	r3, [r3, #0]
 8010296:	2b00      	cmp	r3, #0
 8010298:	d002      	beq.n	80102a0 <EXTI9_5_IRQHandler+0x24>
		{
			MPU6050_IntPin_IRQ();
 801029a:	f7fd fe37 	bl	800df0c <MPU6050_IntPin_IRQ>
			Routine_Async_IMUevent_Sample();
		}
	}


}
 801029e:	e001      	b.n	80102a4 <EXTI9_5_IRQHandler+0x28>
			Routine_Async_IMUevent_Sample();
 80102a0:	f7fe fb38 	bl	800e914 <Routine_Async_IMUevent_Sample>
}
 80102a4:	bf00      	nop
 80102a6:	bd80      	pop	{r7, pc}
 80102a8:	40010400 	.word	0x40010400
 80102ac:	20003a48 	.word	0x20003a48

080102b0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80102b0:	b590      	push	{r4, r7, lr}
 80102b2:	b087      	sub	sp, #28
 80102b4:	af00      	add	r7, sp, #0
 80102b6:	60f8      	str	r0, [r7, #12]
 80102b8:	60b9      	str	r1, [r7, #8]
 80102ba:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80102bc:	2300      	movs	r3, #0
 80102be:	617b      	str	r3, [r7, #20]
 80102c0:	e00a      	b.n	80102d8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80102c2:	68bc      	ldr	r4, [r7, #8]
 80102c4:	1c63      	adds	r3, r4, #1
 80102c6:	60bb      	str	r3, [r7, #8]
 80102c8:	f3af 8000 	nop.w
 80102cc:	4603      	mov	r3, r0
 80102ce:	b2db      	uxtb	r3, r3
 80102d0:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80102d2:	697b      	ldr	r3, [r7, #20]
 80102d4:	3301      	adds	r3, #1
 80102d6:	617b      	str	r3, [r7, #20]
 80102d8:	697a      	ldr	r2, [r7, #20]
 80102da:	687b      	ldr	r3, [r7, #4]
 80102dc:	429a      	cmp	r2, r3
 80102de:	dbf0      	blt.n	80102c2 <_read+0x12>
	}

return len;
 80102e0:	687b      	ldr	r3, [r7, #4]
}
 80102e2:	4618      	mov	r0, r3
 80102e4:	371c      	adds	r7, #28
 80102e6:	46bd      	mov	sp, r7
 80102e8:	bd90      	pop	{r4, r7, pc}

080102ea <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80102ea:	b580      	push	{r7, lr}
 80102ec:	b086      	sub	sp, #24
 80102ee:	af00      	add	r7, sp, #0
 80102f0:	60f8      	str	r0, [r7, #12]
 80102f2:	60b9      	str	r1, [r7, #8]
 80102f4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80102f6:	2300      	movs	r3, #0
 80102f8:	617b      	str	r3, [r7, #20]
 80102fa:	e009      	b.n	8010310 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80102fc:	68bb      	ldr	r3, [r7, #8]
 80102fe:	1c5a      	adds	r2, r3, #1
 8010300:	60ba      	str	r2, [r7, #8]
 8010302:	781b      	ldrb	r3, [r3, #0]
 8010304:	4618      	mov	r0, r3
 8010306:	f7fe f887 	bl	800e418 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 801030a:	697b      	ldr	r3, [r7, #20]
 801030c:	3301      	adds	r3, #1
 801030e:	617b      	str	r3, [r7, #20]
 8010310:	697a      	ldr	r2, [r7, #20]
 8010312:	687b      	ldr	r3, [r7, #4]
 8010314:	429a      	cmp	r2, r3
 8010316:	dbf1      	blt.n	80102fc <_write+0x12>
	}
	return len;
 8010318:	687b      	ldr	r3, [r7, #4]
}
 801031a:	4618      	mov	r0, r3
 801031c:	3718      	adds	r7, #24
 801031e:	46bd      	mov	sp, r7
 8010320:	bd80      	pop	{r7, pc}
	...

08010324 <_sbrk>:

caddr_t _sbrk(int incr)
{
 8010324:	b580      	push	{r7, lr}
 8010326:	b084      	sub	sp, #16
 8010328:	af00      	add	r7, sp, #0
 801032a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 801032c:	4b11      	ldr	r3, [pc, #68]	; (8010374 <_sbrk+0x50>)
 801032e:	681b      	ldr	r3, [r3, #0]
 8010330:	2b00      	cmp	r3, #0
 8010332:	d102      	bne.n	801033a <_sbrk+0x16>
		heap_end = &end;
 8010334:	4b0f      	ldr	r3, [pc, #60]	; (8010374 <_sbrk+0x50>)
 8010336:	4a10      	ldr	r2, [pc, #64]	; (8010378 <_sbrk+0x54>)
 8010338:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 801033a:	4b0e      	ldr	r3, [pc, #56]	; (8010374 <_sbrk+0x50>)
 801033c:	681b      	ldr	r3, [r3, #0]
 801033e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8010340:	4b0c      	ldr	r3, [pc, #48]	; (8010374 <_sbrk+0x50>)
 8010342:	681a      	ldr	r2, [r3, #0]
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	4413      	add	r3, r2
 8010348:	466a      	mov	r2, sp
 801034a:	4293      	cmp	r3, r2
 801034c:	d907      	bls.n	801035e <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 801034e:	f000 f879 	bl	8010444 <__errno>
 8010352:	4602      	mov	r2, r0
 8010354:	230c      	movs	r3, #12
 8010356:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8010358:	f04f 33ff 	mov.w	r3, #4294967295
 801035c:	e006      	b.n	801036c <_sbrk+0x48>
	}

	heap_end += incr;
 801035e:	4b05      	ldr	r3, [pc, #20]	; (8010374 <_sbrk+0x50>)
 8010360:	681a      	ldr	r2, [r3, #0]
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	4413      	add	r3, r2
 8010366:	4a03      	ldr	r2, [pc, #12]	; (8010374 <_sbrk+0x50>)
 8010368:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 801036a:	68fb      	ldr	r3, [r7, #12]
}
 801036c:	4618      	mov	r0, r3
 801036e:	3710      	adds	r7, #16
 8010370:	46bd      	mov	sp, r7
 8010372:	bd80      	pop	{r7, pc}
 8010374:	2000092c 	.word	0x2000092c
 8010378:	20003c78 	.word	0x20003c78

0801037c <_close>:

int _close(int file)
{
 801037c:	b480      	push	{r7}
 801037e:	b083      	sub	sp, #12
 8010380:	af00      	add	r7, sp, #0
 8010382:	6078      	str	r0, [r7, #4]
	return -1;
 8010384:	f04f 33ff 	mov.w	r3, #4294967295
}
 8010388:	4618      	mov	r0, r3
 801038a:	370c      	adds	r7, #12
 801038c:	46bd      	mov	sp, r7
 801038e:	bc80      	pop	{r7}
 8010390:	4770      	bx	lr

08010392 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8010392:	b480      	push	{r7}
 8010394:	b083      	sub	sp, #12
 8010396:	af00      	add	r7, sp, #0
 8010398:	6078      	str	r0, [r7, #4]
 801039a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 801039c:	683b      	ldr	r3, [r7, #0]
 801039e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80103a2:	605a      	str	r2, [r3, #4]
	return 0;
 80103a4:	2300      	movs	r3, #0
}
 80103a6:	4618      	mov	r0, r3
 80103a8:	370c      	adds	r7, #12
 80103aa:	46bd      	mov	sp, r7
 80103ac:	bc80      	pop	{r7}
 80103ae:	4770      	bx	lr

080103b0 <_isatty>:

int _isatty(int file)
{
 80103b0:	b480      	push	{r7}
 80103b2:	b083      	sub	sp, #12
 80103b4:	af00      	add	r7, sp, #0
 80103b6:	6078      	str	r0, [r7, #4]
	return 1;
 80103b8:	2301      	movs	r3, #1
}
 80103ba:	4618      	mov	r0, r3
 80103bc:	370c      	adds	r7, #12
 80103be:	46bd      	mov	sp, r7
 80103c0:	bc80      	pop	{r7}
 80103c2:	4770      	bx	lr

080103c4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80103c4:	b480      	push	{r7}
 80103c6:	b085      	sub	sp, #20
 80103c8:	af00      	add	r7, sp, #0
 80103ca:	60f8      	str	r0, [r7, #12]
 80103cc:	60b9      	str	r1, [r7, #8]
 80103ce:	607a      	str	r2, [r7, #4]
	return 0;
 80103d0:	2300      	movs	r3, #0
}
 80103d2:	4618      	mov	r0, r3
 80103d4:	3714      	adds	r7, #20
 80103d6:	46bd      	mov	sp, r7
 80103d8:	bc80      	pop	{r7}
 80103da:	4770      	bx	lr

080103dc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80103dc:	b480      	push	{r7}
 80103de:	af00      	add	r7, sp, #0
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80103e0:	4a12      	ldr	r2, [pc, #72]	; (801042c <SystemInit+0x50>)
 80103e2:	4b12      	ldr	r3, [pc, #72]	; (801042c <SystemInit+0x50>)
 80103e4:	681b      	ldr	r3, [r3, #0]
 80103e6:	f043 0301 	orr.w	r3, r3, #1
 80103ea:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80103ec:	4b0f      	ldr	r3, [pc, #60]	; (801042c <SystemInit+0x50>)
 80103ee:	2200      	movs	r2, #0
 80103f0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80103f2:	4a0e      	ldr	r2, [pc, #56]	; (801042c <SystemInit+0x50>)
 80103f4:	4b0d      	ldr	r3, [pc, #52]	; (801042c <SystemInit+0x50>)
 80103f6:	681b      	ldr	r3, [r3, #0]
 80103f8:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80103fc:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8010400:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8010402:	4b0a      	ldr	r3, [pc, #40]	; (801042c <SystemInit+0x50>)
 8010404:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8010408:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 801040a:	4a08      	ldr	r2, [pc, #32]	; (801042c <SystemInit+0x50>)
 801040c:	4b07      	ldr	r3, [pc, #28]	; (801042c <SystemInit+0x50>)
 801040e:	681b      	ldr	r3, [r3, #0]
 8010410:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8010414:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8010416:	4b05      	ldr	r3, [pc, #20]	; (801042c <SystemInit+0x50>)
 8010418:	2200      	movs	r2, #0
 801041a:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 801041c:	4b04      	ldr	r3, [pc, #16]	; (8010430 <SystemInit+0x54>)
 801041e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8010422:	609a      	str	r2, [r3, #8]
#endif
}
 8010424:	bf00      	nop
 8010426:	46bd      	mov	sp, r7
 8010428:	bc80      	pop	{r7}
 801042a:	4770      	bx	lr
 801042c:	40021000 	.word	0x40021000
 8010430:	e000ed00 	.word	0xe000ed00

08010434 <atof>:
 8010434:	2100      	movs	r1, #0
 8010436:	f001 bd6b 	b.w	8011f10 <strtod>

0801043a <atoi>:
 801043a:	220a      	movs	r2, #10
 801043c:	2100      	movs	r1, #0
 801043e:	f001 be61 	b.w	8012104 <strtol>
	...

08010444 <__errno>:
 8010444:	4b01      	ldr	r3, [pc, #4]	; (801044c <__errno+0x8>)
 8010446:	6818      	ldr	r0, [r3, #0]
 8010448:	4770      	bx	lr
 801044a:	bf00      	nop
 801044c:	20000014 	.word	0x20000014

08010450 <__libc_init_array>:
 8010450:	b570      	push	{r4, r5, r6, lr}
 8010452:	4e0d      	ldr	r6, [pc, #52]	; (8010488 <__libc_init_array+0x38>)
 8010454:	4c0d      	ldr	r4, [pc, #52]	; (801048c <__libc_init_array+0x3c>)
 8010456:	1ba4      	subs	r4, r4, r6
 8010458:	10a4      	asrs	r4, r4, #2
 801045a:	2500      	movs	r5, #0
 801045c:	42a5      	cmp	r5, r4
 801045e:	d109      	bne.n	8010474 <__libc_init_array+0x24>
 8010460:	4e0b      	ldr	r6, [pc, #44]	; (8010490 <__libc_init_array+0x40>)
 8010462:	4c0c      	ldr	r4, [pc, #48]	; (8010494 <__libc_init_array+0x44>)
 8010464:	f009 f87e 	bl	8019564 <_init>
 8010468:	1ba4      	subs	r4, r4, r6
 801046a:	10a4      	asrs	r4, r4, #2
 801046c:	2500      	movs	r5, #0
 801046e:	42a5      	cmp	r5, r4
 8010470:	d105      	bne.n	801047e <__libc_init_array+0x2e>
 8010472:	bd70      	pop	{r4, r5, r6, pc}
 8010474:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8010478:	4798      	blx	r3
 801047a:	3501      	adds	r5, #1
 801047c:	e7ee      	b.n	801045c <__libc_init_array+0xc>
 801047e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8010482:	4798      	blx	r3
 8010484:	3501      	adds	r5, #1
 8010486:	e7f2      	b.n	801046e <__libc_init_array+0x1e>
 8010488:	0801a1d0 	.word	0x0801a1d0
 801048c:	0801a1d0 	.word	0x0801a1d0
 8010490:	0801a1d0 	.word	0x0801a1d0
 8010494:	0801a1d4 	.word	0x0801a1d4

08010498 <localtime>:
 8010498:	b538      	push	{r3, r4, r5, lr}
 801049a:	4b07      	ldr	r3, [pc, #28]	; (80104b8 <localtime+0x20>)
 801049c:	681c      	ldr	r4, [r3, #0]
 801049e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80104a0:	4605      	mov	r5, r0
 80104a2:	b91b      	cbnz	r3, 80104ac <localtime+0x14>
 80104a4:	2024      	movs	r0, #36	; 0x24
 80104a6:	f000 f8ed 	bl	8010684 <malloc>
 80104aa:	63e0      	str	r0, [r4, #60]	; 0x3c
 80104ac:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80104ae:	4628      	mov	r0, r5
 80104b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80104b4:	f000 b802 	b.w	80104bc <localtime_r>
 80104b8:	20000014 	.word	0x20000014

080104bc <localtime_r>:
 80104bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80104c0:	460c      	mov	r4, r1
 80104c2:	4680      	mov	r8, r0
 80104c4:	f005 ff4a 	bl	801635c <__gettzinfo>
 80104c8:	4621      	mov	r1, r4
 80104ca:	4607      	mov	r7, r0
 80104cc:	4640      	mov	r0, r8
 80104ce:	f005 ff49 	bl	8016364 <gmtime_r>
 80104d2:	6946      	ldr	r6, [r0, #20]
 80104d4:	f206 766c 	addw	r6, r6, #1900	; 0x76c
 80104d8:	07b3      	lsls	r3, r6, #30
 80104da:	4604      	mov	r4, r0
 80104dc:	d105      	bne.n	80104ea <localtime_r+0x2e>
 80104de:	2264      	movs	r2, #100	; 0x64
 80104e0:	fb96 f3f2 	sdiv	r3, r6, r2
 80104e4:	fb02 6313 	mls	r3, r2, r3, r6
 80104e8:	b9fb      	cbnz	r3, 801052a <localtime_r+0x6e>
 80104ea:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80104ee:	fb96 f5f3 	sdiv	r5, r6, r3
 80104f2:	fb03 6515 	mls	r5, r3, r5, r6
 80104f6:	fab5 f585 	clz	r5, r5
 80104fa:	096d      	lsrs	r5, r5, #5
 80104fc:	4b5f      	ldr	r3, [pc, #380]	; (801067c <localtime_r+0x1c0>)
 80104fe:	2230      	movs	r2, #48	; 0x30
 8010500:	fb02 3505 	mla	r5, r2, r5, r3
 8010504:	f002 fea0 	bl	8013248 <__tz_lock>
 8010508:	f002 feaa 	bl	8013260 <_tzset_unlocked>
 801050c:	4b5c      	ldr	r3, [pc, #368]	; (8010680 <localtime_r+0x1c4>)
 801050e:	681b      	ldr	r3, [r3, #0]
 8010510:	b1e3      	cbz	r3, 801054c <localtime_r+0x90>
 8010512:	687b      	ldr	r3, [r7, #4]
 8010514:	429e      	cmp	r6, r3
 8010516:	d10a      	bne.n	801052e <localtime_r+0x72>
 8010518:	6839      	ldr	r1, [r7, #0]
 801051a:	f8d8 3000 	ldr.w	r3, [r8]
 801051e:	69fa      	ldr	r2, [r7, #28]
 8010520:	b969      	cbnz	r1, 801053e <localtime_r+0x82>
 8010522:	4293      	cmp	r3, r2
 8010524:	db0d      	blt.n	8010542 <localtime_r+0x86>
 8010526:	2301      	movs	r3, #1
 8010528:	e010      	b.n	801054c <localtime_r+0x90>
 801052a:	2501      	movs	r5, #1
 801052c:	e7e6      	b.n	80104fc <localtime_r+0x40>
 801052e:	4630      	mov	r0, r6
 8010530:	f002 fde2 	bl	80130f8 <__tzcalc_limits>
 8010534:	2800      	cmp	r0, #0
 8010536:	d1ef      	bne.n	8010518 <localtime_r+0x5c>
 8010538:	f04f 33ff 	mov.w	r3, #4294967295
 801053c:	e006      	b.n	801054c <localtime_r+0x90>
 801053e:	4293      	cmp	r3, r2
 8010540:	db55      	blt.n	80105ee <localtime_r+0x132>
 8010542:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010544:	4293      	cmp	r3, r2
 8010546:	bfac      	ite	ge
 8010548:	2300      	movge	r3, #0
 801054a:	2301      	movlt	r3, #1
 801054c:	6223      	str	r3, [r4, #32]
 801054e:	6a23      	ldr	r3, [r4, #32]
 8010550:	2b01      	cmp	r3, #1
 8010552:	bf0c      	ite	eq
 8010554:	6bf9      	ldreq	r1, [r7, #60]	; 0x3c
 8010556:	6a39      	ldrne	r1, [r7, #32]
 8010558:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 801055c:	203c      	movs	r0, #60	; 0x3c
 801055e:	fb91 f6f3 	sdiv	r6, r1, r3
 8010562:	fb03 1316 	mls	r3, r3, r6, r1
 8010566:	6861      	ldr	r1, [r4, #4]
 8010568:	fb93 f2f0 	sdiv	r2, r3, r0
 801056c:	fb00 3012 	mls	r0, r0, r2, r3
 8010570:	6823      	ldr	r3, [r4, #0]
 8010572:	1a89      	subs	r1, r1, r2
 8010574:	68a2      	ldr	r2, [r4, #8]
 8010576:	6061      	str	r1, [r4, #4]
 8010578:	1a1b      	subs	r3, r3, r0
 801057a:	1b92      	subs	r2, r2, r6
 801057c:	2b3b      	cmp	r3, #59	; 0x3b
 801057e:	6023      	str	r3, [r4, #0]
 8010580:	60a2      	str	r2, [r4, #8]
 8010582:	dd36      	ble.n	80105f2 <localtime_r+0x136>
 8010584:	3101      	adds	r1, #1
 8010586:	6061      	str	r1, [r4, #4]
 8010588:	3b3c      	subs	r3, #60	; 0x3c
 801058a:	6023      	str	r3, [r4, #0]
 801058c:	6863      	ldr	r3, [r4, #4]
 801058e:	2b3b      	cmp	r3, #59	; 0x3b
 8010590:	dd35      	ble.n	80105fe <localtime_r+0x142>
 8010592:	3201      	adds	r2, #1
 8010594:	60a2      	str	r2, [r4, #8]
 8010596:	3b3c      	subs	r3, #60	; 0x3c
 8010598:	6063      	str	r3, [r4, #4]
 801059a:	68a3      	ldr	r3, [r4, #8]
 801059c:	2b17      	cmp	r3, #23
 801059e:	dd34      	ble.n	801060a <localtime_r+0x14e>
 80105a0:	69e2      	ldr	r2, [r4, #28]
 80105a2:	3201      	adds	r2, #1
 80105a4:	61e2      	str	r2, [r4, #28]
 80105a6:	69a2      	ldr	r2, [r4, #24]
 80105a8:	3201      	adds	r2, #1
 80105aa:	2a06      	cmp	r2, #6
 80105ac:	bfc8      	it	gt
 80105ae:	2200      	movgt	r2, #0
 80105b0:	61a2      	str	r2, [r4, #24]
 80105b2:	68e2      	ldr	r2, [r4, #12]
 80105b4:	3b18      	subs	r3, #24
 80105b6:	3201      	adds	r2, #1
 80105b8:	60a3      	str	r3, [r4, #8]
 80105ba:	6923      	ldr	r3, [r4, #16]
 80105bc:	60e2      	str	r2, [r4, #12]
 80105be:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 80105c2:	428a      	cmp	r2, r1
 80105c4:	dd0e      	ble.n	80105e4 <localtime_r+0x128>
 80105c6:	3301      	adds	r3, #1
 80105c8:	2b0c      	cmp	r3, #12
 80105ca:	bf0c      	ite	eq
 80105cc:	6963      	ldreq	r3, [r4, #20]
 80105ce:	6123      	strne	r3, [r4, #16]
 80105d0:	eba2 0201 	sub.w	r2, r2, r1
 80105d4:	60e2      	str	r2, [r4, #12]
 80105d6:	bf01      	itttt	eq
 80105d8:	3301      	addeq	r3, #1
 80105da:	2200      	moveq	r2, #0
 80105dc:	6122      	streq	r2, [r4, #16]
 80105de:	6163      	streq	r3, [r4, #20]
 80105e0:	bf08      	it	eq
 80105e2:	61e2      	streq	r2, [r4, #28]
 80105e4:	f002 fe36 	bl	8013254 <__tz_unlock>
 80105e8:	4620      	mov	r0, r4
 80105ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80105ee:	2300      	movs	r3, #0
 80105f0:	e7ac      	b.n	801054c <localtime_r+0x90>
 80105f2:	2b00      	cmp	r3, #0
 80105f4:	daca      	bge.n	801058c <localtime_r+0xd0>
 80105f6:	3901      	subs	r1, #1
 80105f8:	6061      	str	r1, [r4, #4]
 80105fa:	333c      	adds	r3, #60	; 0x3c
 80105fc:	e7c5      	b.n	801058a <localtime_r+0xce>
 80105fe:	2b00      	cmp	r3, #0
 8010600:	dacb      	bge.n	801059a <localtime_r+0xde>
 8010602:	3a01      	subs	r2, #1
 8010604:	60a2      	str	r2, [r4, #8]
 8010606:	333c      	adds	r3, #60	; 0x3c
 8010608:	e7c6      	b.n	8010598 <localtime_r+0xdc>
 801060a:	2b00      	cmp	r3, #0
 801060c:	daea      	bge.n	80105e4 <localtime_r+0x128>
 801060e:	69e2      	ldr	r2, [r4, #28]
 8010610:	3a01      	subs	r2, #1
 8010612:	61e2      	str	r2, [r4, #28]
 8010614:	69a2      	ldr	r2, [r4, #24]
 8010616:	3a01      	subs	r2, #1
 8010618:	bf48      	it	mi
 801061a:	2206      	movmi	r2, #6
 801061c:	61a2      	str	r2, [r4, #24]
 801061e:	68e2      	ldr	r2, [r4, #12]
 8010620:	3318      	adds	r3, #24
 8010622:	3a01      	subs	r2, #1
 8010624:	60e2      	str	r2, [r4, #12]
 8010626:	60a3      	str	r3, [r4, #8]
 8010628:	2a00      	cmp	r2, #0
 801062a:	d1db      	bne.n	80105e4 <localtime_r+0x128>
 801062c:	6923      	ldr	r3, [r4, #16]
 801062e:	3b01      	subs	r3, #1
 8010630:	d405      	bmi.n	801063e <localtime_r+0x182>
 8010632:	6123      	str	r3, [r4, #16]
 8010634:	6923      	ldr	r3, [r4, #16]
 8010636:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 801063a:	60e3      	str	r3, [r4, #12]
 801063c:	e7d2      	b.n	80105e4 <localtime_r+0x128>
 801063e:	230b      	movs	r3, #11
 8010640:	6123      	str	r3, [r4, #16]
 8010642:	6963      	ldr	r3, [r4, #20]
 8010644:	1e5a      	subs	r2, r3, #1
 8010646:	f012 0f03 	tst.w	r2, #3
 801064a:	6162      	str	r2, [r4, #20]
 801064c:	f203 726b 	addw	r2, r3, #1899	; 0x76b
 8010650:	d105      	bne.n	801065e <localtime_r+0x1a2>
 8010652:	2164      	movs	r1, #100	; 0x64
 8010654:	fb92 f3f1 	sdiv	r3, r2, r1
 8010658:	fb01 2313 	mls	r3, r1, r3, r2
 801065c:	b963      	cbnz	r3, 8010678 <localtime_r+0x1bc>
 801065e:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8010662:	fb92 f3f1 	sdiv	r3, r2, r1
 8010666:	fb01 2313 	mls	r3, r1, r3, r2
 801066a:	fab3 f383 	clz	r3, r3
 801066e:	095b      	lsrs	r3, r3, #5
 8010670:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 8010674:	61e3      	str	r3, [r4, #28]
 8010676:	e7dd      	b.n	8010634 <localtime_r+0x178>
 8010678:	2301      	movs	r3, #1
 801067a:	e7f9      	b.n	8010670 <localtime_r+0x1b4>
 801067c:	08019d7c 	.word	0x08019d7c
 8010680:	20000980 	.word	0x20000980

08010684 <malloc>:
 8010684:	4b02      	ldr	r3, [pc, #8]	; (8010690 <malloc+0xc>)
 8010686:	4601      	mov	r1, r0
 8010688:	6818      	ldr	r0, [r3, #0]
 801068a:	f000 b80b 	b.w	80106a4 <_malloc_r>
 801068e:	bf00      	nop
 8010690:	20000014 	.word	0x20000014

08010694 <free>:
 8010694:	4b02      	ldr	r3, [pc, #8]	; (80106a0 <free+0xc>)
 8010696:	4601      	mov	r1, r0
 8010698:	6818      	ldr	r0, [r3, #0]
 801069a:	f005 b8bf 	b.w	801581c <_free_r>
 801069e:	bf00      	nop
 80106a0:	20000014 	.word	0x20000014

080106a4 <_malloc_r>:
 80106a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80106a8:	f101 040b 	add.w	r4, r1, #11
 80106ac:	2c16      	cmp	r4, #22
 80106ae:	4681      	mov	r9, r0
 80106b0:	d907      	bls.n	80106c2 <_malloc_r+0x1e>
 80106b2:	f034 0407 	bics.w	r4, r4, #7
 80106b6:	d505      	bpl.n	80106c4 <_malloc_r+0x20>
 80106b8:	230c      	movs	r3, #12
 80106ba:	f8c9 3000 	str.w	r3, [r9]
 80106be:	2600      	movs	r6, #0
 80106c0:	e131      	b.n	8010926 <_malloc_r+0x282>
 80106c2:	2410      	movs	r4, #16
 80106c4:	428c      	cmp	r4, r1
 80106c6:	d3f7      	bcc.n	80106b8 <_malloc_r+0x14>
 80106c8:	4648      	mov	r0, r9
 80106ca:	f000 fc69 	bl	8010fa0 <__malloc_lock>
 80106ce:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 80106d2:	4d9c      	ldr	r5, [pc, #624]	; (8010944 <_malloc_r+0x2a0>)
 80106d4:	d236      	bcs.n	8010744 <_malloc_r+0xa0>
 80106d6:	f104 0208 	add.w	r2, r4, #8
 80106da:	442a      	add	r2, r5
 80106dc:	f1a2 0108 	sub.w	r1, r2, #8
 80106e0:	6856      	ldr	r6, [r2, #4]
 80106e2:	428e      	cmp	r6, r1
 80106e4:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 80106e8:	d102      	bne.n	80106f0 <_malloc_r+0x4c>
 80106ea:	68d6      	ldr	r6, [r2, #12]
 80106ec:	42b2      	cmp	r2, r6
 80106ee:	d010      	beq.n	8010712 <_malloc_r+0x6e>
 80106f0:	6873      	ldr	r3, [r6, #4]
 80106f2:	68f2      	ldr	r2, [r6, #12]
 80106f4:	68b1      	ldr	r1, [r6, #8]
 80106f6:	f023 0303 	bic.w	r3, r3, #3
 80106fa:	60ca      	str	r2, [r1, #12]
 80106fc:	4433      	add	r3, r6
 80106fe:	6091      	str	r1, [r2, #8]
 8010700:	685a      	ldr	r2, [r3, #4]
 8010702:	f042 0201 	orr.w	r2, r2, #1
 8010706:	605a      	str	r2, [r3, #4]
 8010708:	4648      	mov	r0, r9
 801070a:	f000 fc4f 	bl	8010fac <__malloc_unlock>
 801070e:	3608      	adds	r6, #8
 8010710:	e109      	b.n	8010926 <_malloc_r+0x282>
 8010712:	3302      	adds	r3, #2
 8010714:	4a8c      	ldr	r2, [pc, #560]	; (8010948 <_malloc_r+0x2a4>)
 8010716:	692e      	ldr	r6, [r5, #16]
 8010718:	4296      	cmp	r6, r2
 801071a:	4611      	mov	r1, r2
 801071c:	d06d      	beq.n	80107fa <_malloc_r+0x156>
 801071e:	6870      	ldr	r0, [r6, #4]
 8010720:	f020 0003 	bic.w	r0, r0, #3
 8010724:	1b07      	subs	r7, r0, r4
 8010726:	2f0f      	cmp	r7, #15
 8010728:	dd47      	ble.n	80107ba <_malloc_r+0x116>
 801072a:	1933      	adds	r3, r6, r4
 801072c:	f044 0401 	orr.w	r4, r4, #1
 8010730:	6074      	str	r4, [r6, #4]
 8010732:	616b      	str	r3, [r5, #20]
 8010734:	612b      	str	r3, [r5, #16]
 8010736:	60da      	str	r2, [r3, #12]
 8010738:	609a      	str	r2, [r3, #8]
 801073a:	f047 0201 	orr.w	r2, r7, #1
 801073e:	605a      	str	r2, [r3, #4]
 8010740:	5037      	str	r7, [r6, r0]
 8010742:	e7e1      	b.n	8010708 <_malloc_r+0x64>
 8010744:	0a63      	lsrs	r3, r4, #9
 8010746:	d02a      	beq.n	801079e <_malloc_r+0xfa>
 8010748:	2b04      	cmp	r3, #4
 801074a:	d812      	bhi.n	8010772 <_malloc_r+0xce>
 801074c:	09a3      	lsrs	r3, r4, #6
 801074e:	3338      	adds	r3, #56	; 0x38
 8010750:	1c5a      	adds	r2, r3, #1
 8010752:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8010756:	f1a2 0008 	sub.w	r0, r2, #8
 801075a:	6856      	ldr	r6, [r2, #4]
 801075c:	4286      	cmp	r6, r0
 801075e:	d006      	beq.n	801076e <_malloc_r+0xca>
 8010760:	6872      	ldr	r2, [r6, #4]
 8010762:	f022 0203 	bic.w	r2, r2, #3
 8010766:	1b11      	subs	r1, r2, r4
 8010768:	290f      	cmp	r1, #15
 801076a:	dd1c      	ble.n	80107a6 <_malloc_r+0x102>
 801076c:	3b01      	subs	r3, #1
 801076e:	3301      	adds	r3, #1
 8010770:	e7d0      	b.n	8010714 <_malloc_r+0x70>
 8010772:	2b14      	cmp	r3, #20
 8010774:	d801      	bhi.n	801077a <_malloc_r+0xd6>
 8010776:	335b      	adds	r3, #91	; 0x5b
 8010778:	e7ea      	b.n	8010750 <_malloc_r+0xac>
 801077a:	2b54      	cmp	r3, #84	; 0x54
 801077c:	d802      	bhi.n	8010784 <_malloc_r+0xe0>
 801077e:	0b23      	lsrs	r3, r4, #12
 8010780:	336e      	adds	r3, #110	; 0x6e
 8010782:	e7e5      	b.n	8010750 <_malloc_r+0xac>
 8010784:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8010788:	d802      	bhi.n	8010790 <_malloc_r+0xec>
 801078a:	0be3      	lsrs	r3, r4, #15
 801078c:	3377      	adds	r3, #119	; 0x77
 801078e:	e7df      	b.n	8010750 <_malloc_r+0xac>
 8010790:	f240 5254 	movw	r2, #1364	; 0x554
 8010794:	4293      	cmp	r3, r2
 8010796:	d804      	bhi.n	80107a2 <_malloc_r+0xfe>
 8010798:	0ca3      	lsrs	r3, r4, #18
 801079a:	337c      	adds	r3, #124	; 0x7c
 801079c:	e7d8      	b.n	8010750 <_malloc_r+0xac>
 801079e:	233f      	movs	r3, #63	; 0x3f
 80107a0:	e7d6      	b.n	8010750 <_malloc_r+0xac>
 80107a2:	237e      	movs	r3, #126	; 0x7e
 80107a4:	e7d4      	b.n	8010750 <_malloc_r+0xac>
 80107a6:	2900      	cmp	r1, #0
 80107a8:	68f1      	ldr	r1, [r6, #12]
 80107aa:	db04      	blt.n	80107b6 <_malloc_r+0x112>
 80107ac:	68b3      	ldr	r3, [r6, #8]
 80107ae:	60d9      	str	r1, [r3, #12]
 80107b0:	608b      	str	r3, [r1, #8]
 80107b2:	18b3      	adds	r3, r6, r2
 80107b4:	e7a4      	b.n	8010700 <_malloc_r+0x5c>
 80107b6:	460e      	mov	r6, r1
 80107b8:	e7d0      	b.n	801075c <_malloc_r+0xb8>
 80107ba:	2f00      	cmp	r7, #0
 80107bc:	616a      	str	r2, [r5, #20]
 80107be:	612a      	str	r2, [r5, #16]
 80107c0:	db05      	blt.n	80107ce <_malloc_r+0x12a>
 80107c2:	4430      	add	r0, r6
 80107c4:	6843      	ldr	r3, [r0, #4]
 80107c6:	f043 0301 	orr.w	r3, r3, #1
 80107ca:	6043      	str	r3, [r0, #4]
 80107cc:	e79c      	b.n	8010708 <_malloc_r+0x64>
 80107ce:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80107d2:	d244      	bcs.n	801085e <_malloc_r+0x1ba>
 80107d4:	08c0      	lsrs	r0, r0, #3
 80107d6:	1087      	asrs	r7, r0, #2
 80107d8:	2201      	movs	r2, #1
 80107da:	fa02 f707 	lsl.w	r7, r2, r7
 80107de:	686a      	ldr	r2, [r5, #4]
 80107e0:	3001      	adds	r0, #1
 80107e2:	433a      	orrs	r2, r7
 80107e4:	606a      	str	r2, [r5, #4]
 80107e6:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 80107ea:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 80107ee:	60b7      	str	r7, [r6, #8]
 80107f0:	3a08      	subs	r2, #8
 80107f2:	60f2      	str	r2, [r6, #12]
 80107f4:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 80107f8:	60fe      	str	r6, [r7, #12]
 80107fa:	2001      	movs	r0, #1
 80107fc:	109a      	asrs	r2, r3, #2
 80107fe:	fa00 f202 	lsl.w	r2, r0, r2
 8010802:	6868      	ldr	r0, [r5, #4]
 8010804:	4282      	cmp	r2, r0
 8010806:	f200 80a1 	bhi.w	801094c <_malloc_r+0x2a8>
 801080a:	4202      	tst	r2, r0
 801080c:	d106      	bne.n	801081c <_malloc_r+0x178>
 801080e:	f023 0303 	bic.w	r3, r3, #3
 8010812:	0052      	lsls	r2, r2, #1
 8010814:	4202      	tst	r2, r0
 8010816:	f103 0304 	add.w	r3, r3, #4
 801081a:	d0fa      	beq.n	8010812 <_malloc_r+0x16e>
 801081c:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 8010820:	46e0      	mov	r8, ip
 8010822:	469e      	mov	lr, r3
 8010824:	f8d8 600c 	ldr.w	r6, [r8, #12]
 8010828:	4546      	cmp	r6, r8
 801082a:	d153      	bne.n	80108d4 <_malloc_r+0x230>
 801082c:	f10e 0e01 	add.w	lr, lr, #1
 8010830:	f01e 0f03 	tst.w	lr, #3
 8010834:	f108 0808 	add.w	r8, r8, #8
 8010838:	d1f4      	bne.n	8010824 <_malloc_r+0x180>
 801083a:	0798      	lsls	r0, r3, #30
 801083c:	d179      	bne.n	8010932 <_malloc_r+0x28e>
 801083e:	686b      	ldr	r3, [r5, #4]
 8010840:	ea23 0302 	bic.w	r3, r3, r2
 8010844:	606b      	str	r3, [r5, #4]
 8010846:	6868      	ldr	r0, [r5, #4]
 8010848:	0052      	lsls	r2, r2, #1
 801084a:	4282      	cmp	r2, r0
 801084c:	d87e      	bhi.n	801094c <_malloc_r+0x2a8>
 801084e:	2a00      	cmp	r2, #0
 8010850:	d07c      	beq.n	801094c <_malloc_r+0x2a8>
 8010852:	4673      	mov	r3, lr
 8010854:	4202      	tst	r2, r0
 8010856:	d1e1      	bne.n	801081c <_malloc_r+0x178>
 8010858:	3304      	adds	r3, #4
 801085a:	0052      	lsls	r2, r2, #1
 801085c:	e7fa      	b.n	8010854 <_malloc_r+0x1b0>
 801085e:	0a42      	lsrs	r2, r0, #9
 8010860:	2a04      	cmp	r2, #4
 8010862:	d815      	bhi.n	8010890 <_malloc_r+0x1ec>
 8010864:	0982      	lsrs	r2, r0, #6
 8010866:	3238      	adds	r2, #56	; 0x38
 8010868:	1c57      	adds	r7, r2, #1
 801086a:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 801086e:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 8010872:	45be      	cmp	lr, r7
 8010874:	d126      	bne.n	80108c4 <_malloc_r+0x220>
 8010876:	2001      	movs	r0, #1
 8010878:	1092      	asrs	r2, r2, #2
 801087a:	fa00 f202 	lsl.w	r2, r0, r2
 801087e:	6868      	ldr	r0, [r5, #4]
 8010880:	4310      	orrs	r0, r2
 8010882:	6068      	str	r0, [r5, #4]
 8010884:	f8c6 e00c 	str.w	lr, [r6, #12]
 8010888:	60b7      	str	r7, [r6, #8]
 801088a:	f8ce 6008 	str.w	r6, [lr, #8]
 801088e:	e7b3      	b.n	80107f8 <_malloc_r+0x154>
 8010890:	2a14      	cmp	r2, #20
 8010892:	d801      	bhi.n	8010898 <_malloc_r+0x1f4>
 8010894:	325b      	adds	r2, #91	; 0x5b
 8010896:	e7e7      	b.n	8010868 <_malloc_r+0x1c4>
 8010898:	2a54      	cmp	r2, #84	; 0x54
 801089a:	d802      	bhi.n	80108a2 <_malloc_r+0x1fe>
 801089c:	0b02      	lsrs	r2, r0, #12
 801089e:	326e      	adds	r2, #110	; 0x6e
 80108a0:	e7e2      	b.n	8010868 <_malloc_r+0x1c4>
 80108a2:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80108a6:	d802      	bhi.n	80108ae <_malloc_r+0x20a>
 80108a8:	0bc2      	lsrs	r2, r0, #15
 80108aa:	3277      	adds	r2, #119	; 0x77
 80108ac:	e7dc      	b.n	8010868 <_malloc_r+0x1c4>
 80108ae:	f240 5754 	movw	r7, #1364	; 0x554
 80108b2:	42ba      	cmp	r2, r7
 80108b4:	bf9a      	itte	ls
 80108b6:	0c82      	lsrls	r2, r0, #18
 80108b8:	327c      	addls	r2, #124	; 0x7c
 80108ba:	227e      	movhi	r2, #126	; 0x7e
 80108bc:	e7d4      	b.n	8010868 <_malloc_r+0x1c4>
 80108be:	68bf      	ldr	r7, [r7, #8]
 80108c0:	45be      	cmp	lr, r7
 80108c2:	d004      	beq.n	80108ce <_malloc_r+0x22a>
 80108c4:	687a      	ldr	r2, [r7, #4]
 80108c6:	f022 0203 	bic.w	r2, r2, #3
 80108ca:	4290      	cmp	r0, r2
 80108cc:	d3f7      	bcc.n	80108be <_malloc_r+0x21a>
 80108ce:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 80108d2:	e7d7      	b.n	8010884 <_malloc_r+0x1e0>
 80108d4:	6870      	ldr	r0, [r6, #4]
 80108d6:	68f7      	ldr	r7, [r6, #12]
 80108d8:	f020 0003 	bic.w	r0, r0, #3
 80108dc:	eba0 0a04 	sub.w	sl, r0, r4
 80108e0:	f1ba 0f0f 	cmp.w	sl, #15
 80108e4:	dd10      	ble.n	8010908 <_malloc_r+0x264>
 80108e6:	68b2      	ldr	r2, [r6, #8]
 80108e8:	1933      	adds	r3, r6, r4
 80108ea:	f044 0401 	orr.w	r4, r4, #1
 80108ee:	6074      	str	r4, [r6, #4]
 80108f0:	60d7      	str	r7, [r2, #12]
 80108f2:	60ba      	str	r2, [r7, #8]
 80108f4:	f04a 0201 	orr.w	r2, sl, #1
 80108f8:	616b      	str	r3, [r5, #20]
 80108fa:	612b      	str	r3, [r5, #16]
 80108fc:	60d9      	str	r1, [r3, #12]
 80108fe:	6099      	str	r1, [r3, #8]
 8010900:	605a      	str	r2, [r3, #4]
 8010902:	f846 a000 	str.w	sl, [r6, r0]
 8010906:	e6ff      	b.n	8010708 <_malloc_r+0x64>
 8010908:	f1ba 0f00 	cmp.w	sl, #0
 801090c:	db0f      	blt.n	801092e <_malloc_r+0x28a>
 801090e:	4430      	add	r0, r6
 8010910:	6843      	ldr	r3, [r0, #4]
 8010912:	f043 0301 	orr.w	r3, r3, #1
 8010916:	6043      	str	r3, [r0, #4]
 8010918:	f856 3f08 	ldr.w	r3, [r6, #8]!
 801091c:	4648      	mov	r0, r9
 801091e:	60df      	str	r7, [r3, #12]
 8010920:	60bb      	str	r3, [r7, #8]
 8010922:	f000 fb43 	bl	8010fac <__malloc_unlock>
 8010926:	4630      	mov	r0, r6
 8010928:	b003      	add	sp, #12
 801092a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801092e:	463e      	mov	r6, r7
 8010930:	e77a      	b.n	8010828 <_malloc_r+0x184>
 8010932:	f85c 0908 	ldr.w	r0, [ip], #-8
 8010936:	4584      	cmp	ip, r0
 8010938:	f103 33ff 	add.w	r3, r3, #4294967295
 801093c:	f43f af7d 	beq.w	801083a <_malloc_r+0x196>
 8010940:	e781      	b.n	8010846 <_malloc_r+0x1a2>
 8010942:	bf00      	nop
 8010944:	20000108 	.word	0x20000108
 8010948:	20000110 	.word	0x20000110
 801094c:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8010950:	f8db 6004 	ldr.w	r6, [fp, #4]
 8010954:	f026 0603 	bic.w	r6, r6, #3
 8010958:	42b4      	cmp	r4, r6
 801095a:	d803      	bhi.n	8010964 <_malloc_r+0x2c0>
 801095c:	1b33      	subs	r3, r6, r4
 801095e:	2b0f      	cmp	r3, #15
 8010960:	f300 8096 	bgt.w	8010a90 <_malloc_r+0x3ec>
 8010964:	4a4f      	ldr	r2, [pc, #316]	; (8010aa4 <_malloc_r+0x400>)
 8010966:	6817      	ldr	r7, [r2, #0]
 8010968:	4a4f      	ldr	r2, [pc, #316]	; (8010aa8 <_malloc_r+0x404>)
 801096a:	6811      	ldr	r1, [r2, #0]
 801096c:	3710      	adds	r7, #16
 801096e:	3101      	adds	r1, #1
 8010970:	eb0b 0306 	add.w	r3, fp, r6
 8010974:	4427      	add	r7, r4
 8010976:	d005      	beq.n	8010984 <_malloc_r+0x2e0>
 8010978:	494c      	ldr	r1, [pc, #304]	; (8010aac <_malloc_r+0x408>)
 801097a:	3901      	subs	r1, #1
 801097c:	440f      	add	r7, r1
 801097e:	3101      	adds	r1, #1
 8010980:	4249      	negs	r1, r1
 8010982:	400f      	ands	r7, r1
 8010984:	4639      	mov	r1, r7
 8010986:	4648      	mov	r0, r9
 8010988:	9201      	str	r2, [sp, #4]
 801098a:	9300      	str	r3, [sp, #0]
 801098c:	f000 fb94 	bl	80110b8 <_sbrk_r>
 8010990:	f1b0 3fff 	cmp.w	r0, #4294967295
 8010994:	4680      	mov	r8, r0
 8010996:	d056      	beq.n	8010a46 <_malloc_r+0x3a2>
 8010998:	9b00      	ldr	r3, [sp, #0]
 801099a:	9a01      	ldr	r2, [sp, #4]
 801099c:	4283      	cmp	r3, r0
 801099e:	d901      	bls.n	80109a4 <_malloc_r+0x300>
 80109a0:	45ab      	cmp	fp, r5
 80109a2:	d150      	bne.n	8010a46 <_malloc_r+0x3a2>
 80109a4:	4842      	ldr	r0, [pc, #264]	; (8010ab0 <_malloc_r+0x40c>)
 80109a6:	6801      	ldr	r1, [r0, #0]
 80109a8:	4543      	cmp	r3, r8
 80109aa:	eb07 0e01 	add.w	lr, r7, r1
 80109ae:	f8c0 e000 	str.w	lr, [r0]
 80109b2:	4940      	ldr	r1, [pc, #256]	; (8010ab4 <_malloc_r+0x410>)
 80109b4:	4682      	mov	sl, r0
 80109b6:	d113      	bne.n	80109e0 <_malloc_r+0x33c>
 80109b8:	420b      	tst	r3, r1
 80109ba:	d111      	bne.n	80109e0 <_malloc_r+0x33c>
 80109bc:	68ab      	ldr	r3, [r5, #8]
 80109be:	443e      	add	r6, r7
 80109c0:	f046 0601 	orr.w	r6, r6, #1
 80109c4:	605e      	str	r6, [r3, #4]
 80109c6:	4a3c      	ldr	r2, [pc, #240]	; (8010ab8 <_malloc_r+0x414>)
 80109c8:	f8da 3000 	ldr.w	r3, [sl]
 80109cc:	6811      	ldr	r1, [r2, #0]
 80109ce:	428b      	cmp	r3, r1
 80109d0:	bf88      	it	hi
 80109d2:	6013      	strhi	r3, [r2, #0]
 80109d4:	4a39      	ldr	r2, [pc, #228]	; (8010abc <_malloc_r+0x418>)
 80109d6:	6811      	ldr	r1, [r2, #0]
 80109d8:	428b      	cmp	r3, r1
 80109da:	bf88      	it	hi
 80109dc:	6013      	strhi	r3, [r2, #0]
 80109de:	e032      	b.n	8010a46 <_malloc_r+0x3a2>
 80109e0:	6810      	ldr	r0, [r2, #0]
 80109e2:	3001      	adds	r0, #1
 80109e4:	bf1b      	ittet	ne
 80109e6:	eba8 0303 	subne.w	r3, r8, r3
 80109ea:	4473      	addne	r3, lr
 80109ec:	f8c2 8000 	streq.w	r8, [r2]
 80109f0:	f8ca 3000 	strne.w	r3, [sl]
 80109f4:	f018 0007 	ands.w	r0, r8, #7
 80109f8:	bf1c      	itt	ne
 80109fa:	f1c0 0008 	rsbne	r0, r0, #8
 80109fe:	4480      	addne	r8, r0
 8010a00:	4b2a      	ldr	r3, [pc, #168]	; (8010aac <_malloc_r+0x408>)
 8010a02:	4447      	add	r7, r8
 8010a04:	4418      	add	r0, r3
 8010a06:	400f      	ands	r7, r1
 8010a08:	1bc7      	subs	r7, r0, r7
 8010a0a:	4639      	mov	r1, r7
 8010a0c:	4648      	mov	r0, r9
 8010a0e:	f000 fb53 	bl	80110b8 <_sbrk_r>
 8010a12:	1c43      	adds	r3, r0, #1
 8010a14:	bf08      	it	eq
 8010a16:	4640      	moveq	r0, r8
 8010a18:	f8da 3000 	ldr.w	r3, [sl]
 8010a1c:	f8c5 8008 	str.w	r8, [r5, #8]
 8010a20:	bf08      	it	eq
 8010a22:	2700      	moveq	r7, #0
 8010a24:	eba0 0008 	sub.w	r0, r0, r8
 8010a28:	443b      	add	r3, r7
 8010a2a:	4407      	add	r7, r0
 8010a2c:	f047 0701 	orr.w	r7, r7, #1
 8010a30:	45ab      	cmp	fp, r5
 8010a32:	f8ca 3000 	str.w	r3, [sl]
 8010a36:	f8c8 7004 	str.w	r7, [r8, #4]
 8010a3a:	d0c4      	beq.n	80109c6 <_malloc_r+0x322>
 8010a3c:	2e0f      	cmp	r6, #15
 8010a3e:	d810      	bhi.n	8010a62 <_malloc_r+0x3be>
 8010a40:	2301      	movs	r3, #1
 8010a42:	f8c8 3004 	str.w	r3, [r8, #4]
 8010a46:	68ab      	ldr	r3, [r5, #8]
 8010a48:	685a      	ldr	r2, [r3, #4]
 8010a4a:	f022 0203 	bic.w	r2, r2, #3
 8010a4e:	4294      	cmp	r4, r2
 8010a50:	eba2 0304 	sub.w	r3, r2, r4
 8010a54:	d801      	bhi.n	8010a5a <_malloc_r+0x3b6>
 8010a56:	2b0f      	cmp	r3, #15
 8010a58:	dc1a      	bgt.n	8010a90 <_malloc_r+0x3ec>
 8010a5a:	4648      	mov	r0, r9
 8010a5c:	f000 faa6 	bl	8010fac <__malloc_unlock>
 8010a60:	e62d      	b.n	80106be <_malloc_r+0x1a>
 8010a62:	f8db 3004 	ldr.w	r3, [fp, #4]
 8010a66:	3e0c      	subs	r6, #12
 8010a68:	f026 0607 	bic.w	r6, r6, #7
 8010a6c:	f003 0301 	and.w	r3, r3, #1
 8010a70:	4333      	orrs	r3, r6
 8010a72:	f8cb 3004 	str.w	r3, [fp, #4]
 8010a76:	eb0b 0306 	add.w	r3, fp, r6
 8010a7a:	2205      	movs	r2, #5
 8010a7c:	2e0f      	cmp	r6, #15
 8010a7e:	605a      	str	r2, [r3, #4]
 8010a80:	609a      	str	r2, [r3, #8]
 8010a82:	d9a0      	bls.n	80109c6 <_malloc_r+0x322>
 8010a84:	f10b 0108 	add.w	r1, fp, #8
 8010a88:	4648      	mov	r0, r9
 8010a8a:	f004 fec7 	bl	801581c <_free_r>
 8010a8e:	e79a      	b.n	80109c6 <_malloc_r+0x322>
 8010a90:	68ae      	ldr	r6, [r5, #8]
 8010a92:	f044 0201 	orr.w	r2, r4, #1
 8010a96:	4434      	add	r4, r6
 8010a98:	f043 0301 	orr.w	r3, r3, #1
 8010a9c:	6072      	str	r2, [r6, #4]
 8010a9e:	60ac      	str	r4, [r5, #8]
 8010aa0:	6063      	str	r3, [r4, #4]
 8010aa2:	e631      	b.n	8010708 <_malloc_r+0x64>
 8010aa4:	20000960 	.word	0x20000960
 8010aa8:	20000510 	.word	0x20000510
 8010aac:	00000080 	.word	0x00000080
 8010ab0:	20000930 	.word	0x20000930
 8010ab4:	0000007f 	.word	0x0000007f
 8010ab8:	20000958 	.word	0x20000958
 8010abc:	2000095c 	.word	0x2000095c

08010ac0 <memcpy>:
 8010ac0:	b510      	push	{r4, lr}
 8010ac2:	1e43      	subs	r3, r0, #1
 8010ac4:	440a      	add	r2, r1
 8010ac6:	4291      	cmp	r1, r2
 8010ac8:	d100      	bne.n	8010acc <memcpy+0xc>
 8010aca:	bd10      	pop	{r4, pc}
 8010acc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010ad0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010ad4:	e7f7      	b.n	8010ac6 <memcpy+0x6>

08010ad6 <memset>:
 8010ad6:	4402      	add	r2, r0
 8010ad8:	4603      	mov	r3, r0
 8010ada:	4293      	cmp	r3, r2
 8010adc:	d100      	bne.n	8010ae0 <memset+0xa>
 8010ade:	4770      	bx	lr
 8010ae0:	f803 1b01 	strb.w	r1, [r3], #1
 8010ae4:	e7f9      	b.n	8010ada <memset+0x4>
	...

08010ae8 <validate_structure>:
 8010ae8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010aea:	6801      	ldr	r1, [r0, #0]
 8010aec:	293b      	cmp	r1, #59	; 0x3b
 8010aee:	4604      	mov	r4, r0
 8010af0:	d911      	bls.n	8010b16 <validate_structure+0x2e>
 8010af2:	223c      	movs	r2, #60	; 0x3c
 8010af4:	4668      	mov	r0, sp
 8010af6:	f003 fe21 	bl	801473c <div>
 8010afa:	9a01      	ldr	r2, [sp, #4]
 8010afc:	6863      	ldr	r3, [r4, #4]
 8010afe:	9900      	ldr	r1, [sp, #0]
 8010b00:	2a00      	cmp	r2, #0
 8010b02:	440b      	add	r3, r1
 8010b04:	6063      	str	r3, [r4, #4]
 8010b06:	bfbb      	ittet	lt
 8010b08:	323c      	addlt	r2, #60	; 0x3c
 8010b0a:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8010b0e:	6022      	strge	r2, [r4, #0]
 8010b10:	6022      	strlt	r2, [r4, #0]
 8010b12:	bfb8      	it	lt
 8010b14:	6063      	strlt	r3, [r4, #4]
 8010b16:	6861      	ldr	r1, [r4, #4]
 8010b18:	293b      	cmp	r1, #59	; 0x3b
 8010b1a:	d911      	bls.n	8010b40 <validate_structure+0x58>
 8010b1c:	223c      	movs	r2, #60	; 0x3c
 8010b1e:	4668      	mov	r0, sp
 8010b20:	f003 fe0c 	bl	801473c <div>
 8010b24:	9a01      	ldr	r2, [sp, #4]
 8010b26:	68a3      	ldr	r3, [r4, #8]
 8010b28:	9900      	ldr	r1, [sp, #0]
 8010b2a:	2a00      	cmp	r2, #0
 8010b2c:	440b      	add	r3, r1
 8010b2e:	60a3      	str	r3, [r4, #8]
 8010b30:	bfbb      	ittet	lt
 8010b32:	323c      	addlt	r2, #60	; 0x3c
 8010b34:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8010b38:	6062      	strge	r2, [r4, #4]
 8010b3a:	6062      	strlt	r2, [r4, #4]
 8010b3c:	bfb8      	it	lt
 8010b3e:	60a3      	strlt	r3, [r4, #8]
 8010b40:	68a1      	ldr	r1, [r4, #8]
 8010b42:	2917      	cmp	r1, #23
 8010b44:	d911      	bls.n	8010b6a <validate_structure+0x82>
 8010b46:	2218      	movs	r2, #24
 8010b48:	4668      	mov	r0, sp
 8010b4a:	f003 fdf7 	bl	801473c <div>
 8010b4e:	9a01      	ldr	r2, [sp, #4]
 8010b50:	68e3      	ldr	r3, [r4, #12]
 8010b52:	9900      	ldr	r1, [sp, #0]
 8010b54:	2a00      	cmp	r2, #0
 8010b56:	440b      	add	r3, r1
 8010b58:	60e3      	str	r3, [r4, #12]
 8010b5a:	bfbb      	ittet	lt
 8010b5c:	3218      	addlt	r2, #24
 8010b5e:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8010b62:	60a2      	strge	r2, [r4, #8]
 8010b64:	60a2      	strlt	r2, [r4, #8]
 8010b66:	bfb8      	it	lt
 8010b68:	60e3      	strlt	r3, [r4, #12]
 8010b6a:	6921      	ldr	r1, [r4, #16]
 8010b6c:	290b      	cmp	r1, #11
 8010b6e:	d911      	bls.n	8010b94 <validate_structure+0xac>
 8010b70:	220c      	movs	r2, #12
 8010b72:	4668      	mov	r0, sp
 8010b74:	f003 fde2 	bl	801473c <div>
 8010b78:	9a01      	ldr	r2, [sp, #4]
 8010b7a:	6963      	ldr	r3, [r4, #20]
 8010b7c:	9900      	ldr	r1, [sp, #0]
 8010b7e:	2a00      	cmp	r2, #0
 8010b80:	440b      	add	r3, r1
 8010b82:	6163      	str	r3, [r4, #20]
 8010b84:	bfbb      	ittet	lt
 8010b86:	320c      	addlt	r2, #12
 8010b88:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8010b8c:	6122      	strge	r2, [r4, #16]
 8010b8e:	6122      	strlt	r2, [r4, #16]
 8010b90:	bfb8      	it	lt
 8010b92:	6163      	strlt	r3, [r4, #20]
 8010b94:	6963      	ldr	r3, [r4, #20]
 8010b96:	0799      	lsls	r1, r3, #30
 8010b98:	d143      	bne.n	8010c22 <validate_structure+0x13a>
 8010b9a:	2164      	movs	r1, #100	; 0x64
 8010b9c:	fb93 f2f1 	sdiv	r2, r3, r1
 8010ba0:	fb01 3212 	mls	r2, r1, r2, r3
 8010ba4:	2a00      	cmp	r2, #0
 8010ba6:	d13e      	bne.n	8010c26 <validate_structure+0x13e>
 8010ba8:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 8010bac:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8010bb0:	fb93 f2f1 	sdiv	r2, r3, r1
 8010bb4:	fb01 3312 	mls	r3, r1, r2, r3
 8010bb8:	2b00      	cmp	r3, #0
 8010bba:	bf14      	ite	ne
 8010bbc:	231c      	movne	r3, #28
 8010bbe:	231d      	moveq	r3, #29
 8010bc0:	68e2      	ldr	r2, [r4, #12]
 8010bc2:	2a00      	cmp	r2, #0
 8010bc4:	dd31      	ble.n	8010c2a <validate_structure+0x142>
 8010bc6:	4f37      	ldr	r7, [pc, #220]	; (8010ca4 <validate_structure+0x1bc>)
 8010bc8:	2602      	movs	r6, #2
 8010bca:	f04f 0e00 	mov.w	lr, #0
 8010bce:	2064      	movs	r0, #100	; 0x64
 8010bd0:	f44f 75c8 	mov.w	r5, #400	; 0x190
 8010bd4:	6921      	ldr	r1, [r4, #16]
 8010bd6:	68e2      	ldr	r2, [r4, #12]
 8010bd8:	2901      	cmp	r1, #1
 8010bda:	d05d      	beq.n	8010c98 <validate_structure+0x1b0>
 8010bdc:	f857 c021 	ldr.w	ip, [r7, r1, lsl #2]
 8010be0:	4562      	cmp	r2, ip
 8010be2:	dd2c      	ble.n	8010c3e <validate_structure+0x156>
 8010be4:	3101      	adds	r1, #1
 8010be6:	eba2 020c 	sub.w	r2, r2, ip
 8010bea:	290c      	cmp	r1, #12
 8010bec:	60e2      	str	r2, [r4, #12]
 8010bee:	6121      	str	r1, [r4, #16]
 8010bf0:	d1f0      	bne.n	8010bd4 <validate_structure+0xec>
 8010bf2:	6963      	ldr	r3, [r4, #20]
 8010bf4:	f8c4 e010 	str.w	lr, [r4, #16]
 8010bf8:	1c5a      	adds	r2, r3, #1
 8010bfa:	0791      	lsls	r1, r2, #30
 8010bfc:	6162      	str	r2, [r4, #20]
 8010bfe:	d147      	bne.n	8010c90 <validate_structure+0x1a8>
 8010c00:	fb92 f1f0 	sdiv	r1, r2, r0
 8010c04:	fb00 2211 	mls	r2, r0, r1, r2
 8010c08:	2a00      	cmp	r2, #0
 8010c0a:	d143      	bne.n	8010c94 <validate_structure+0x1ac>
 8010c0c:	f203 736d 	addw	r3, r3, #1901	; 0x76d
 8010c10:	fb93 f2f5 	sdiv	r2, r3, r5
 8010c14:	fb05 3312 	mls	r3, r5, r2, r3
 8010c18:	2b00      	cmp	r3, #0
 8010c1a:	bf14      	ite	ne
 8010c1c:	231c      	movne	r3, #28
 8010c1e:	231d      	moveq	r3, #29
 8010c20:	e7d8      	b.n	8010bd4 <validate_structure+0xec>
 8010c22:	231c      	movs	r3, #28
 8010c24:	e7cc      	b.n	8010bc0 <validate_structure+0xd8>
 8010c26:	231d      	movs	r3, #29
 8010c28:	e7ca      	b.n	8010bc0 <validate_structure+0xd8>
 8010c2a:	4f1e      	ldr	r7, [pc, #120]	; (8010ca4 <validate_structure+0x1bc>)
 8010c2c:	260b      	movs	r6, #11
 8010c2e:	2064      	movs	r0, #100	; 0x64
 8010c30:	f44f 75c8 	mov.w	r5, #400	; 0x190
 8010c34:	f8d4 e00c 	ldr.w	lr, [r4, #12]
 8010c38:	f1be 0f00 	cmp.w	lr, #0
 8010c3c:	dd01      	ble.n	8010c42 <validate_structure+0x15a>
 8010c3e:	b003      	add	sp, #12
 8010c40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010c42:	6921      	ldr	r1, [r4, #16]
 8010c44:	3901      	subs	r1, #1
 8010c46:	6121      	str	r1, [r4, #16]
 8010c48:	3101      	adds	r1, #1
 8010c4a:	d114      	bne.n	8010c76 <validate_structure+0x18e>
 8010c4c:	6963      	ldr	r3, [r4, #20]
 8010c4e:	6126      	str	r6, [r4, #16]
 8010c50:	1e59      	subs	r1, r3, #1
 8010c52:	078a      	lsls	r2, r1, #30
 8010c54:	6161      	str	r1, [r4, #20]
 8010c56:	d117      	bne.n	8010c88 <validate_structure+0x1a0>
 8010c58:	fb91 f2f0 	sdiv	r2, r1, r0
 8010c5c:	fb00 1112 	mls	r1, r0, r2, r1
 8010c60:	b9a1      	cbnz	r1, 8010c8c <validate_structure+0x1a4>
 8010c62:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 8010c66:	fb93 f2f5 	sdiv	r2, r3, r5
 8010c6a:	fb05 3312 	mls	r3, r5, r2, r3
 8010c6e:	2b00      	cmp	r3, #0
 8010c70:	bf14      	ite	ne
 8010c72:	231c      	movne	r3, #28
 8010c74:	231d      	moveq	r3, #29
 8010c76:	6922      	ldr	r2, [r4, #16]
 8010c78:	2a01      	cmp	r2, #1
 8010c7a:	bf14      	ite	ne
 8010c7c:	f857 2022 	ldrne.w	r2, [r7, r2, lsl #2]
 8010c80:	461a      	moveq	r2, r3
 8010c82:	4472      	add	r2, lr
 8010c84:	60e2      	str	r2, [r4, #12]
 8010c86:	e7d5      	b.n	8010c34 <validate_structure+0x14c>
 8010c88:	231c      	movs	r3, #28
 8010c8a:	e7f4      	b.n	8010c76 <validate_structure+0x18e>
 8010c8c:	231d      	movs	r3, #29
 8010c8e:	e7f2      	b.n	8010c76 <validate_structure+0x18e>
 8010c90:	231c      	movs	r3, #28
 8010c92:	e79f      	b.n	8010bd4 <validate_structure+0xec>
 8010c94:	231d      	movs	r3, #29
 8010c96:	e79d      	b.n	8010bd4 <validate_structure+0xec>
 8010c98:	4293      	cmp	r3, r2
 8010c9a:	dad0      	bge.n	8010c3e <validate_structure+0x156>
 8010c9c:	1ad2      	subs	r2, r2, r3
 8010c9e:	60e2      	str	r2, [r4, #12]
 8010ca0:	6126      	str	r6, [r4, #16]
 8010ca2:	e797      	b.n	8010bd4 <validate_structure+0xec>
 8010ca4:	08019d1c 	.word	0x08019d1c

08010ca8 <mktime>:
 8010ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010cac:	4681      	mov	r9, r0
 8010cae:	f005 fb55 	bl	801635c <__gettzinfo>
 8010cb2:	4680      	mov	r8, r0
 8010cb4:	4648      	mov	r0, r9
 8010cb6:	f7ff ff17 	bl	8010ae8 <validate_structure>
 8010cba:	e899 0081 	ldmia.w	r9, {r0, r7}
 8010cbe:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010cc2:	4ab4      	ldr	r2, [pc, #720]	; (8010f94 <mktime+0x2ec>)
 8010cc4:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8010cc8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8010ccc:	253c      	movs	r5, #60	; 0x3c
 8010cce:	fb05 0707 	mla	r7, r5, r7, r0
 8010cd2:	f8d9 0008 	ldr.w	r0, [r9, #8]
 8010cd6:	f44f 6561 	mov.w	r5, #3600	; 0xe10
 8010cda:	3c01      	subs	r4, #1
 8010cdc:	2b01      	cmp	r3, #1
 8010cde:	fb05 7000 	mla	r0, r5, r0, r7
 8010ce2:	4414      	add	r4, r2
 8010ce4:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8010ce8:	dd11      	ble.n	8010d0e <mktime+0x66>
 8010cea:	0799      	lsls	r1, r3, #30
 8010cec:	d10f      	bne.n	8010d0e <mktime+0x66>
 8010cee:	2164      	movs	r1, #100	; 0x64
 8010cf0:	fb93 f2f1 	sdiv	r2, r3, r1
 8010cf4:	fb01 3212 	mls	r2, r1, r2, r3
 8010cf8:	b942      	cbnz	r2, 8010d0c <mktime+0x64>
 8010cfa:	f203 756c 	addw	r5, r3, #1900	; 0x76c
 8010cfe:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8010d02:	fb95 f2f1 	sdiv	r2, r5, r1
 8010d06:	fb01 5212 	mls	r2, r1, r2, r5
 8010d0a:	b902      	cbnz	r2, 8010d0e <mktime+0x66>
 8010d0c:	3401      	adds	r4, #1
 8010d0e:	f503 521c 	add.w	r2, r3, #9984	; 0x2700
 8010d12:	3210      	adds	r2, #16
 8010d14:	f644 6120 	movw	r1, #20000	; 0x4e20
 8010d18:	428a      	cmp	r2, r1
 8010d1a:	f8c9 401c 	str.w	r4, [r9, #28]
 8010d1e:	f200 812d 	bhi.w	8010f7c <mktime+0x2d4>
 8010d22:	2b46      	cmp	r3, #70	; 0x46
 8010d24:	dd70      	ble.n	8010e08 <mktime+0x160>
 8010d26:	2546      	movs	r5, #70	; 0x46
 8010d28:	f240 176d 	movw	r7, #365	; 0x16d
 8010d2c:	2164      	movs	r1, #100	; 0x64
 8010d2e:	f44f 76c8 	mov.w	r6, #400	; 0x190
 8010d32:	07aa      	lsls	r2, r5, #30
 8010d34:	d162      	bne.n	8010dfc <mktime+0x154>
 8010d36:	fb95 f2f1 	sdiv	r2, r5, r1
 8010d3a:	fb01 5212 	mls	r2, r1, r2, r5
 8010d3e:	2a00      	cmp	r2, #0
 8010d40:	d15f      	bne.n	8010e02 <mktime+0x15a>
 8010d42:	f205 7e6c 	addw	lr, r5, #1900	; 0x76c
 8010d46:	fb9e f2f6 	sdiv	r2, lr, r6
 8010d4a:	fb06 e212 	mls	r2, r6, r2, lr
 8010d4e:	2a00      	cmp	r2, #0
 8010d50:	bf14      	ite	ne
 8010d52:	463a      	movne	r2, r7
 8010d54:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8010d58:	3501      	adds	r5, #1
 8010d5a:	42ab      	cmp	r3, r5
 8010d5c:	4414      	add	r4, r2
 8010d5e:	d1e8      	bne.n	8010d32 <mktime+0x8a>
 8010d60:	4f8d      	ldr	r7, [pc, #564]	; (8010f98 <mktime+0x2f0>)
 8010d62:	fb07 0704 	mla	r7, r7, r4, r0
 8010d66:	f002 fa6f 	bl	8013248 <__tz_lock>
 8010d6a:	f002 fa79 	bl	8013260 <_tzset_unlocked>
 8010d6e:	4b8b      	ldr	r3, [pc, #556]	; (8010f9c <mktime+0x2f4>)
 8010d70:	681e      	ldr	r6, [r3, #0]
 8010d72:	2e00      	cmp	r6, #0
 8010d74:	f000 810a 	beq.w	8010f8c <mktime+0x2e4>
 8010d78:	f8d9 3020 	ldr.w	r3, [r9, #32]
 8010d7c:	f8d9 0014 	ldr.w	r0, [r9, #20]
 8010d80:	2b01      	cmp	r3, #1
 8010d82:	bfa8      	it	ge
 8010d84:	2301      	movge	r3, #1
 8010d86:	469a      	mov	sl, r3
 8010d88:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010d8c:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8010d90:	4298      	cmp	r0, r3
 8010d92:	d17c      	bne.n	8010e8e <mktime+0x1e6>
 8010d94:	f8d8 2038 	ldr.w	r2, [r8, #56]	; 0x38
 8010d98:	f8d8 3020 	ldr.w	r3, [r8, #32]
 8010d9c:	f8d8 003c 	ldr.w	r0, [r8, #60]	; 0x3c
 8010da0:	f8d8 101c 	ldr.w	r1, [r8, #28]
 8010da4:	1ad6      	subs	r6, r2, r3
 8010da6:	42b7      	cmp	r7, r6
 8010da8:	eba1 0100 	sub.w	r1, r1, r0
 8010dac:	da76      	bge.n	8010e9c <mktime+0x1f4>
 8010dae:	f8d8 2000 	ldr.w	r2, [r8]
 8010db2:	2a00      	cmp	r2, #0
 8010db4:	d076      	beq.n	8010ea4 <mktime+0x1fc>
 8010db6:	428f      	cmp	r7, r1
 8010db8:	f2c0 80e3 	blt.w	8010f82 <mktime+0x2da>
 8010dbc:	42b7      	cmp	r7, r6
 8010dbe:	bfac      	ite	ge
 8010dc0:	2600      	movge	r6, #0
 8010dc2:	2601      	movlt	r6, #1
 8010dc4:	f1ba 0f00 	cmp.w	sl, #0
 8010dc8:	da72      	bge.n	8010eb0 <mktime+0x208>
 8010dca:	2e01      	cmp	r6, #1
 8010dcc:	f040 80de 	bne.w	8010f8c <mktime+0x2e4>
 8010dd0:	f8d8 503c 	ldr.w	r5, [r8, #60]	; 0x3c
 8010dd4:	2601      	movs	r6, #1
 8010dd6:	443d      	add	r5, r7
 8010dd8:	f002 fa3c 	bl	8013254 <__tz_unlock>
 8010ddc:	3404      	adds	r4, #4
 8010dde:	2307      	movs	r3, #7
 8010de0:	fb94 f3f3 	sdiv	r3, r4, r3
 8010de4:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8010de8:	1ae4      	subs	r4, r4, r3
 8010dea:	bf48      	it	mi
 8010dec:	3407      	addmi	r4, #7
 8010dee:	f8c9 6020 	str.w	r6, [r9, #32]
 8010df2:	f8c9 4018 	str.w	r4, [r9, #24]
 8010df6:	4628      	mov	r0, r5
 8010df8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010dfc:	f240 126d 	movw	r2, #365	; 0x16d
 8010e00:	e7aa      	b.n	8010d58 <mktime+0xb0>
 8010e02:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8010e06:	e7a7      	b.n	8010d58 <mktime+0xb0>
 8010e08:	d01e      	beq.n	8010e48 <mktime+0x1a0>
 8010e0a:	2245      	movs	r2, #69	; 0x45
 8010e0c:	f240 176d 	movw	r7, #365	; 0x16d
 8010e10:	2564      	movs	r5, #100	; 0x64
 8010e12:	f44f 76c8 	mov.w	r6, #400	; 0x190
 8010e16:	429a      	cmp	r2, r3
 8010e18:	dc18      	bgt.n	8010e4c <mktime+0x1a4>
 8010e1a:	079d      	lsls	r5, r3, #30
 8010e1c:	d131      	bne.n	8010e82 <mktime+0x1da>
 8010e1e:	2164      	movs	r1, #100	; 0x64
 8010e20:	fb93 f2f1 	sdiv	r2, r3, r1
 8010e24:	fb01 3212 	mls	r2, r1, r2, r3
 8010e28:	bb72      	cbnz	r2, 8010e88 <mktime+0x1e0>
 8010e2a:	f203 756c 	addw	r5, r3, #1900	; 0x76c
 8010e2e:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8010e32:	fb95 f2f1 	sdiv	r2, r5, r1
 8010e36:	fb01 5212 	mls	r2, r1, r2, r5
 8010e3a:	2a00      	cmp	r2, #0
 8010e3c:	f240 126d 	movw	r2, #365	; 0x16d
 8010e40:	bf08      	it	eq
 8010e42:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8010e46:	1aa4      	subs	r4, r4, r2
 8010e48:	461d      	mov	r5, r3
 8010e4a:	e789      	b.n	8010d60 <mktime+0xb8>
 8010e4c:	0791      	lsls	r1, r2, #30
 8010e4e:	d112      	bne.n	8010e76 <mktime+0x1ce>
 8010e50:	fb92 f1f5 	sdiv	r1, r2, r5
 8010e54:	fb05 2111 	mls	r1, r5, r1, r2
 8010e58:	b981      	cbnz	r1, 8010e7c <mktime+0x1d4>
 8010e5a:	f202 7e6c 	addw	lr, r2, #1900	; 0x76c
 8010e5e:	fb9e f1f6 	sdiv	r1, lr, r6
 8010e62:	fb06 e111 	mls	r1, r6, r1, lr
 8010e66:	2900      	cmp	r1, #0
 8010e68:	bf14      	ite	ne
 8010e6a:	4639      	movne	r1, r7
 8010e6c:	f44f 71b7 	moveq.w	r1, #366	; 0x16e
 8010e70:	1a64      	subs	r4, r4, r1
 8010e72:	3a01      	subs	r2, #1
 8010e74:	e7cf      	b.n	8010e16 <mktime+0x16e>
 8010e76:	f240 116d 	movw	r1, #365	; 0x16d
 8010e7a:	e7f9      	b.n	8010e70 <mktime+0x1c8>
 8010e7c:	f44f 71b7 	mov.w	r1, #366	; 0x16e
 8010e80:	e7f6      	b.n	8010e70 <mktime+0x1c8>
 8010e82:	f240 126d 	movw	r2, #365	; 0x16d
 8010e86:	e7de      	b.n	8010e46 <mktime+0x19e>
 8010e88:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8010e8c:	e7db      	b.n	8010e46 <mktime+0x19e>
 8010e8e:	f002 f933 	bl	80130f8 <__tzcalc_limits>
 8010e92:	2800      	cmp	r0, #0
 8010e94:	f47f af7e 	bne.w	8010d94 <mktime+0xec>
 8010e98:	4656      	mov	r6, sl
 8010e9a:	e796      	b.n	8010dca <mktime+0x122>
 8010e9c:	1a12      	subs	r2, r2, r0
 8010e9e:	4297      	cmp	r7, r2
 8010ea0:	dbfa      	blt.n	8010e98 <mktime+0x1f0>
 8010ea2:	e784      	b.n	8010dae <mktime+0x106>
 8010ea4:	428f      	cmp	r7, r1
 8010ea6:	db89      	blt.n	8010dbc <mktime+0x114>
 8010ea8:	f1ba 0f00 	cmp.w	sl, #0
 8010eac:	db90      	blt.n	8010dd0 <mktime+0x128>
 8010eae:	2601      	movs	r6, #1
 8010eb0:	ea8a 0a06 	eor.w	sl, sl, r6
 8010eb4:	f1ba 0f01 	cmp.w	sl, #1
 8010eb8:	d187      	bne.n	8010dca <mktime+0x122>
 8010eba:	1a1b      	subs	r3, r3, r0
 8010ebc:	b906      	cbnz	r6, 8010ec0 <mktime+0x218>
 8010ebe:	425b      	negs	r3, r3
 8010ec0:	f8d9 2000 	ldr.w	r2, [r9]
 8010ec4:	f8d9 a00c 	ldr.w	sl, [r9, #12]
 8010ec8:	441a      	add	r2, r3
 8010eca:	f8c9 2000 	str.w	r2, [r9]
 8010ece:	4648      	mov	r0, r9
 8010ed0:	441f      	add	r7, r3
 8010ed2:	f7ff fe09 	bl	8010ae8 <validate_structure>
 8010ed6:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8010eda:	ebb3 030a 	subs.w	r3, r3, sl
 8010ede:	f43f af74 	beq.w	8010dca <mktime+0x122>
 8010ee2:	2b01      	cmp	r3, #1
 8010ee4:	dc21      	bgt.n	8010f2a <mktime+0x282>
 8010ee6:	1c98      	adds	r0, r3, #2
 8010ee8:	bfd8      	it	le
 8010eea:	2301      	movle	r3, #1
 8010eec:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8010ef0:	441c      	add	r4, r3
 8010ef2:	189b      	adds	r3, r3, r2
 8010ef4:	d522      	bpl.n	8010f3c <mktime+0x294>
 8010ef6:	1e6a      	subs	r2, r5, #1
 8010ef8:	0791      	lsls	r1, r2, #30
 8010efa:	d119      	bne.n	8010f30 <mktime+0x288>
 8010efc:	2164      	movs	r1, #100	; 0x64
 8010efe:	fb92 f3f1 	sdiv	r3, r2, r1
 8010f02:	fb01 2313 	mls	r3, r1, r3, r2
 8010f06:	b9b3      	cbnz	r3, 8010f36 <mktime+0x28e>
 8010f08:	f205 756b 	addw	r5, r5, #1899	; 0x76b
 8010f0c:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8010f10:	fb95 f3f2 	sdiv	r3, r5, r2
 8010f14:	fb02 5513 	mls	r5, r2, r3, r5
 8010f18:	2d00      	cmp	r5, #0
 8010f1a:	f240 136d 	movw	r3, #365	; 0x16d
 8010f1e:	bf18      	it	ne
 8010f20:	f44f 73b6 	movne.w	r3, #364	; 0x16c
 8010f24:	f8c9 301c 	str.w	r3, [r9, #28]
 8010f28:	e74f      	b.n	8010dca <mktime+0x122>
 8010f2a:	f04f 33ff 	mov.w	r3, #4294967295
 8010f2e:	e7dd      	b.n	8010eec <mktime+0x244>
 8010f30:	f44f 73b6 	mov.w	r3, #364	; 0x16c
 8010f34:	e7f6      	b.n	8010f24 <mktime+0x27c>
 8010f36:	f240 136d 	movw	r3, #365	; 0x16d
 8010f3a:	e7f3      	b.n	8010f24 <mktime+0x27c>
 8010f3c:	07aa      	lsls	r2, r5, #30
 8010f3e:	d117      	bne.n	8010f70 <mktime+0x2c8>
 8010f40:	2164      	movs	r1, #100	; 0x64
 8010f42:	fb95 f2f1 	sdiv	r2, r5, r1
 8010f46:	fb01 5212 	mls	r2, r1, r2, r5
 8010f4a:	b9a2      	cbnz	r2, 8010f76 <mktime+0x2ce>
 8010f4c:	f205 756c 	addw	r5, r5, #1900	; 0x76c
 8010f50:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8010f54:	fb95 f2f1 	sdiv	r2, r5, r1
 8010f58:	fb01 5512 	mls	r5, r1, r2, r5
 8010f5c:	2d00      	cmp	r5, #0
 8010f5e:	f240 126d 	movw	r2, #365	; 0x16d
 8010f62:	bf08      	it	eq
 8010f64:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8010f68:	429a      	cmp	r2, r3
 8010f6a:	bfd8      	it	le
 8010f6c:	1a9b      	suble	r3, r3, r2
 8010f6e:	e7d9      	b.n	8010f24 <mktime+0x27c>
 8010f70:	f240 126d 	movw	r2, #365	; 0x16d
 8010f74:	e7f8      	b.n	8010f68 <mktime+0x2c0>
 8010f76:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8010f7a:	e7f5      	b.n	8010f68 <mktime+0x2c0>
 8010f7c:	f04f 35ff 	mov.w	r5, #4294967295
 8010f80:	e739      	b.n	8010df6 <mktime+0x14e>
 8010f82:	f1ba 0f00 	cmp.w	sl, #0
 8010f86:	f04f 0600 	mov.w	r6, #0
 8010f8a:	da91      	bge.n	8010eb0 <mktime+0x208>
 8010f8c:	f8d8 5020 	ldr.w	r5, [r8, #32]
 8010f90:	443d      	add	r5, r7
 8010f92:	e721      	b.n	8010dd8 <mktime+0x130>
 8010f94:	08019d4c 	.word	0x08019d4c
 8010f98:	00015180 	.word	0x00015180
 8010f9c:	20000980 	.word	0x20000980

08010fa0 <__malloc_lock>:
 8010fa0:	4801      	ldr	r0, [pc, #4]	; (8010fa8 <__malloc_lock+0x8>)
 8010fa2:	f005 baac 	b.w	80164fe <__retarget_lock_acquire_recursive>
 8010fa6:	bf00      	nop
 8010fa8:	20003c6c 	.word	0x20003c6c

08010fac <__malloc_unlock>:
 8010fac:	4801      	ldr	r0, [pc, #4]	; (8010fb4 <__malloc_unlock+0x8>)
 8010fae:	f005 baa8 	b.w	8016502 <__retarget_lock_release_recursive>
 8010fb2:	bf00      	nop
 8010fb4:	20003c6c 	.word	0x20003c6c

08010fb8 <printf>:
 8010fb8:	b40f      	push	{r0, r1, r2, r3}
 8010fba:	4b0a      	ldr	r3, [pc, #40]	; (8010fe4 <printf+0x2c>)
 8010fbc:	b513      	push	{r0, r1, r4, lr}
 8010fbe:	681c      	ldr	r4, [r3, #0]
 8010fc0:	b124      	cbz	r4, 8010fcc <printf+0x14>
 8010fc2:	69a3      	ldr	r3, [r4, #24]
 8010fc4:	b913      	cbnz	r3, 8010fcc <printf+0x14>
 8010fc6:	4620      	mov	r0, r4
 8010fc8:	f004 fb52 	bl	8015670 <__sinit>
 8010fcc:	ab05      	add	r3, sp, #20
 8010fce:	9a04      	ldr	r2, [sp, #16]
 8010fd0:	68a1      	ldr	r1, [r4, #8]
 8010fd2:	9301      	str	r3, [sp, #4]
 8010fd4:	4620      	mov	r0, r4
 8010fd6:	f002 facb 	bl	8013570 <_vfprintf_r>
 8010fda:	b002      	add	sp, #8
 8010fdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010fe0:	b004      	add	sp, #16
 8010fe2:	4770      	bx	lr
 8010fe4:	20000014 	.word	0x20000014

08010fe8 <_puts_r>:
 8010fe8:	b530      	push	{r4, r5, lr}
 8010fea:	4605      	mov	r5, r0
 8010fec:	b089      	sub	sp, #36	; 0x24
 8010fee:	4608      	mov	r0, r1
 8010ff0:	460c      	mov	r4, r1
 8010ff2:	f7ef f8f7 	bl	80001e4 <strlen>
 8010ff6:	4b28      	ldr	r3, [pc, #160]	; (8011098 <_puts_r+0xb0>)
 8010ff8:	9306      	str	r3, [sp, #24]
 8010ffa:	2301      	movs	r3, #1
 8010ffc:	9005      	str	r0, [sp, #20]
 8010ffe:	9307      	str	r3, [sp, #28]
 8011000:	4418      	add	r0, r3
 8011002:	ab04      	add	r3, sp, #16
 8011004:	9301      	str	r3, [sp, #4]
 8011006:	2302      	movs	r3, #2
 8011008:	9404      	str	r4, [sp, #16]
 801100a:	9003      	str	r0, [sp, #12]
 801100c:	9302      	str	r3, [sp, #8]
 801100e:	b125      	cbz	r5, 801101a <_puts_r+0x32>
 8011010:	69ab      	ldr	r3, [r5, #24]
 8011012:	b913      	cbnz	r3, 801101a <_puts_r+0x32>
 8011014:	4628      	mov	r0, r5
 8011016:	f004 fb2b 	bl	8015670 <__sinit>
 801101a:	69ab      	ldr	r3, [r5, #24]
 801101c:	68ac      	ldr	r4, [r5, #8]
 801101e:	b913      	cbnz	r3, 8011026 <_puts_r+0x3e>
 8011020:	4628      	mov	r0, r5
 8011022:	f004 fb25 	bl	8015670 <__sinit>
 8011026:	4b1d      	ldr	r3, [pc, #116]	; (801109c <_puts_r+0xb4>)
 8011028:	429c      	cmp	r4, r3
 801102a:	d12a      	bne.n	8011082 <_puts_r+0x9a>
 801102c:	686c      	ldr	r4, [r5, #4]
 801102e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011030:	07db      	lsls	r3, r3, #31
 8011032:	d405      	bmi.n	8011040 <_puts_r+0x58>
 8011034:	89a3      	ldrh	r3, [r4, #12]
 8011036:	0598      	lsls	r0, r3, #22
 8011038:	d402      	bmi.n	8011040 <_puts_r+0x58>
 801103a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801103c:	f005 fa5f 	bl	80164fe <__retarget_lock_acquire_recursive>
 8011040:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011044:	0499      	lsls	r1, r3, #18
 8011046:	d406      	bmi.n	8011056 <_puts_r+0x6e>
 8011048:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 801104c:	81a3      	strh	r3, [r4, #12]
 801104e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011050:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8011054:	6663      	str	r3, [r4, #100]	; 0x64
 8011056:	4628      	mov	r0, r5
 8011058:	aa01      	add	r2, sp, #4
 801105a:	4621      	mov	r1, r4
 801105c:	f004 fc9a 	bl	8015994 <__sfvwrite_r>
 8011060:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011062:	2800      	cmp	r0, #0
 8011064:	bf14      	ite	ne
 8011066:	f04f 35ff 	movne.w	r5, #4294967295
 801106a:	250a      	moveq	r5, #10
 801106c:	07da      	lsls	r2, r3, #31
 801106e:	d405      	bmi.n	801107c <_puts_r+0x94>
 8011070:	89a3      	ldrh	r3, [r4, #12]
 8011072:	059b      	lsls	r3, r3, #22
 8011074:	d402      	bmi.n	801107c <_puts_r+0x94>
 8011076:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011078:	f005 fa43 	bl	8016502 <__retarget_lock_release_recursive>
 801107c:	4628      	mov	r0, r5
 801107e:	b009      	add	sp, #36	; 0x24
 8011080:	bd30      	pop	{r4, r5, pc}
 8011082:	4b07      	ldr	r3, [pc, #28]	; (80110a0 <_puts_r+0xb8>)
 8011084:	429c      	cmp	r4, r3
 8011086:	d101      	bne.n	801108c <_puts_r+0xa4>
 8011088:	68ac      	ldr	r4, [r5, #8]
 801108a:	e7d0      	b.n	801102e <_puts_r+0x46>
 801108c:	4b05      	ldr	r3, [pc, #20]	; (80110a4 <_puts_r+0xbc>)
 801108e:	429c      	cmp	r4, r3
 8011090:	bf08      	it	eq
 8011092:	68ec      	ldreq	r4, [r5, #12]
 8011094:	e7cb      	b.n	801102e <_puts_r+0x46>
 8011096:	bf00      	nop
 8011098:	08019ddc 	.word	0x08019ddc
 801109c:	08019f10 	.word	0x08019f10
 80110a0:	08019f30 	.word	0x08019f30
 80110a4:	08019ef0 	.word	0x08019ef0

080110a8 <puts>:
 80110a8:	4b02      	ldr	r3, [pc, #8]	; (80110b4 <puts+0xc>)
 80110aa:	4601      	mov	r1, r0
 80110ac:	6818      	ldr	r0, [r3, #0]
 80110ae:	f7ff bf9b 	b.w	8010fe8 <_puts_r>
 80110b2:	bf00      	nop
 80110b4:	20000014 	.word	0x20000014

080110b8 <_sbrk_r>:
 80110b8:	b538      	push	{r3, r4, r5, lr}
 80110ba:	4c06      	ldr	r4, [pc, #24]	; (80110d4 <_sbrk_r+0x1c>)
 80110bc:	2300      	movs	r3, #0
 80110be:	4605      	mov	r5, r0
 80110c0:	4608      	mov	r0, r1
 80110c2:	6023      	str	r3, [r4, #0]
 80110c4:	f7ff f92e 	bl	8010324 <_sbrk>
 80110c8:	1c43      	adds	r3, r0, #1
 80110ca:	d102      	bne.n	80110d2 <_sbrk_r+0x1a>
 80110cc:	6823      	ldr	r3, [r4, #0]
 80110ce:	b103      	cbz	r3, 80110d2 <_sbrk_r+0x1a>
 80110d0:	602b      	str	r3, [r5, #0]
 80110d2:	bd38      	pop	{r3, r4, r5, pc}
 80110d4:	20003c74 	.word	0x20003c74

080110d8 <setbuf>:
 80110d8:	2900      	cmp	r1, #0
 80110da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80110de:	bf0c      	ite	eq
 80110e0:	2202      	moveq	r2, #2
 80110e2:	2200      	movne	r2, #0
 80110e4:	f000 b800 	b.w	80110e8 <setvbuf>

080110e8 <setvbuf>:
 80110e8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80110ec:	461d      	mov	r5, r3
 80110ee:	4b60      	ldr	r3, [pc, #384]	; (8011270 <setvbuf+0x188>)
 80110f0:	681e      	ldr	r6, [r3, #0]
 80110f2:	4604      	mov	r4, r0
 80110f4:	460f      	mov	r7, r1
 80110f6:	4690      	mov	r8, r2
 80110f8:	b126      	cbz	r6, 8011104 <setvbuf+0x1c>
 80110fa:	69b3      	ldr	r3, [r6, #24]
 80110fc:	b913      	cbnz	r3, 8011104 <setvbuf+0x1c>
 80110fe:	4630      	mov	r0, r6
 8011100:	f004 fab6 	bl	8015670 <__sinit>
 8011104:	4b5b      	ldr	r3, [pc, #364]	; (8011274 <setvbuf+0x18c>)
 8011106:	429c      	cmp	r4, r3
 8011108:	d166      	bne.n	80111d8 <setvbuf+0xf0>
 801110a:	6874      	ldr	r4, [r6, #4]
 801110c:	f1b8 0f02 	cmp.w	r8, #2
 8011110:	d006      	beq.n	8011120 <setvbuf+0x38>
 8011112:	f1b8 0f01 	cmp.w	r8, #1
 8011116:	f200 80a7 	bhi.w	8011268 <setvbuf+0x180>
 801111a:	2d00      	cmp	r5, #0
 801111c:	f2c0 80a4 	blt.w	8011268 <setvbuf+0x180>
 8011120:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011122:	07da      	lsls	r2, r3, #31
 8011124:	d405      	bmi.n	8011132 <setvbuf+0x4a>
 8011126:	89a3      	ldrh	r3, [r4, #12]
 8011128:	059b      	lsls	r3, r3, #22
 801112a:	d402      	bmi.n	8011132 <setvbuf+0x4a>
 801112c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801112e:	f005 f9e6 	bl	80164fe <__retarget_lock_acquire_recursive>
 8011132:	4621      	mov	r1, r4
 8011134:	4630      	mov	r0, r6
 8011136:	f004 fa07 	bl	8015548 <_fflush_r>
 801113a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801113c:	b141      	cbz	r1, 8011150 <setvbuf+0x68>
 801113e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011142:	4299      	cmp	r1, r3
 8011144:	d002      	beq.n	801114c <setvbuf+0x64>
 8011146:	4630      	mov	r0, r6
 8011148:	f004 fb68 	bl	801581c <_free_r>
 801114c:	2300      	movs	r3, #0
 801114e:	6363      	str	r3, [r4, #52]	; 0x34
 8011150:	2300      	movs	r3, #0
 8011152:	61a3      	str	r3, [r4, #24]
 8011154:	6063      	str	r3, [r4, #4]
 8011156:	89a3      	ldrh	r3, [r4, #12]
 8011158:	0618      	lsls	r0, r3, #24
 801115a:	d503      	bpl.n	8011164 <setvbuf+0x7c>
 801115c:	6921      	ldr	r1, [r4, #16]
 801115e:	4630      	mov	r0, r6
 8011160:	f004 fb5c 	bl	801581c <_free_r>
 8011164:	89a3      	ldrh	r3, [r4, #12]
 8011166:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 801116a:	f023 0303 	bic.w	r3, r3, #3
 801116e:	f1b8 0f02 	cmp.w	r8, #2
 8011172:	81a3      	strh	r3, [r4, #12]
 8011174:	d072      	beq.n	801125c <setvbuf+0x174>
 8011176:	ab01      	add	r3, sp, #4
 8011178:	466a      	mov	r2, sp
 801117a:	4621      	mov	r1, r4
 801117c:	4630      	mov	r0, r6
 801117e:	f005 f9c1 	bl	8016504 <__swhatbuf_r>
 8011182:	89a3      	ldrh	r3, [r4, #12]
 8011184:	4318      	orrs	r0, r3
 8011186:	81a0      	strh	r0, [r4, #12]
 8011188:	2d00      	cmp	r5, #0
 801118a:	d12f      	bne.n	80111ec <setvbuf+0x104>
 801118c:	9d00      	ldr	r5, [sp, #0]
 801118e:	4628      	mov	r0, r5
 8011190:	f7ff fa78 	bl	8010684 <malloc>
 8011194:	4607      	mov	r7, r0
 8011196:	2800      	cmp	r0, #0
 8011198:	d162      	bne.n	8011260 <setvbuf+0x178>
 801119a:	f8dd 9000 	ldr.w	r9, [sp]
 801119e:	45a9      	cmp	r9, r5
 80111a0:	d150      	bne.n	8011244 <setvbuf+0x15c>
 80111a2:	f04f 35ff 	mov.w	r5, #4294967295
 80111a6:	2200      	movs	r2, #0
 80111a8:	60a2      	str	r2, [r4, #8]
 80111aa:	f104 0247 	add.w	r2, r4, #71	; 0x47
 80111ae:	6022      	str	r2, [r4, #0]
 80111b0:	6122      	str	r2, [r4, #16]
 80111b2:	2201      	movs	r2, #1
 80111b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80111b8:	6162      	str	r2, [r4, #20]
 80111ba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80111bc:	f043 0302 	orr.w	r3, r3, #2
 80111c0:	07d1      	lsls	r1, r2, #31
 80111c2:	81a3      	strh	r3, [r4, #12]
 80111c4:	d404      	bmi.n	80111d0 <setvbuf+0xe8>
 80111c6:	059b      	lsls	r3, r3, #22
 80111c8:	d402      	bmi.n	80111d0 <setvbuf+0xe8>
 80111ca:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80111cc:	f005 f999 	bl	8016502 <__retarget_lock_release_recursive>
 80111d0:	4628      	mov	r0, r5
 80111d2:	b003      	add	sp, #12
 80111d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80111d8:	4b27      	ldr	r3, [pc, #156]	; (8011278 <setvbuf+0x190>)
 80111da:	429c      	cmp	r4, r3
 80111dc:	d101      	bne.n	80111e2 <setvbuf+0xfa>
 80111de:	68b4      	ldr	r4, [r6, #8]
 80111e0:	e794      	b.n	801110c <setvbuf+0x24>
 80111e2:	4b26      	ldr	r3, [pc, #152]	; (801127c <setvbuf+0x194>)
 80111e4:	429c      	cmp	r4, r3
 80111e6:	bf08      	it	eq
 80111e8:	68f4      	ldreq	r4, [r6, #12]
 80111ea:	e78f      	b.n	801110c <setvbuf+0x24>
 80111ec:	2f00      	cmp	r7, #0
 80111ee:	d0ce      	beq.n	801118e <setvbuf+0xa6>
 80111f0:	69b3      	ldr	r3, [r6, #24]
 80111f2:	b913      	cbnz	r3, 80111fa <setvbuf+0x112>
 80111f4:	4630      	mov	r0, r6
 80111f6:	f004 fa3b 	bl	8015670 <__sinit>
 80111fa:	9b00      	ldr	r3, [sp, #0]
 80111fc:	6127      	str	r7, [r4, #16]
 80111fe:	429d      	cmp	r5, r3
 8011200:	bf18      	it	ne
 8011202:	89a3      	ldrhne	r3, [r4, #12]
 8011204:	6027      	str	r7, [r4, #0]
 8011206:	bf1c      	itt	ne
 8011208:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 801120c:	81a3      	strhne	r3, [r4, #12]
 801120e:	f1b8 0f01 	cmp.w	r8, #1
 8011212:	bf08      	it	eq
 8011214:	89a3      	ldrheq	r3, [r4, #12]
 8011216:	6165      	str	r5, [r4, #20]
 8011218:	bf04      	itt	eq
 801121a:	f043 0301 	orreq.w	r3, r3, #1
 801121e:	81a3      	strheq	r3, [r4, #12]
 8011220:	89a3      	ldrh	r3, [r4, #12]
 8011222:	f013 0208 	ands.w	r2, r3, #8
 8011226:	d01d      	beq.n	8011264 <setvbuf+0x17c>
 8011228:	07da      	lsls	r2, r3, #31
 801122a:	bf41      	itttt	mi
 801122c:	2200      	movmi	r2, #0
 801122e:	426d      	negmi	r5, r5
 8011230:	60a2      	strmi	r2, [r4, #8]
 8011232:	61a5      	strmi	r5, [r4, #24]
 8011234:	bf58      	it	pl
 8011236:	60a5      	strpl	r5, [r4, #8]
 8011238:	6e65      	ldr	r5, [r4, #100]	; 0x64
 801123a:	f015 0501 	ands.w	r5, r5, #1
 801123e:	d0c2      	beq.n	80111c6 <setvbuf+0xde>
 8011240:	2500      	movs	r5, #0
 8011242:	e7c5      	b.n	80111d0 <setvbuf+0xe8>
 8011244:	4648      	mov	r0, r9
 8011246:	f7ff fa1d 	bl	8010684 <malloc>
 801124a:	4607      	mov	r7, r0
 801124c:	2800      	cmp	r0, #0
 801124e:	d0a8      	beq.n	80111a2 <setvbuf+0xba>
 8011250:	89a3      	ldrh	r3, [r4, #12]
 8011252:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011256:	81a3      	strh	r3, [r4, #12]
 8011258:	464d      	mov	r5, r9
 801125a:	e7c9      	b.n	80111f0 <setvbuf+0x108>
 801125c:	2500      	movs	r5, #0
 801125e:	e7a2      	b.n	80111a6 <setvbuf+0xbe>
 8011260:	46a9      	mov	r9, r5
 8011262:	e7f5      	b.n	8011250 <setvbuf+0x168>
 8011264:	60a2      	str	r2, [r4, #8]
 8011266:	e7e7      	b.n	8011238 <setvbuf+0x150>
 8011268:	f04f 35ff 	mov.w	r5, #4294967295
 801126c:	e7b0      	b.n	80111d0 <setvbuf+0xe8>
 801126e:	bf00      	nop
 8011270:	20000014 	.word	0x20000014
 8011274:	08019f10 	.word	0x08019f10
 8011278:	08019f30 	.word	0x08019f30
 801127c:	08019ef0 	.word	0x08019ef0

08011280 <sprintf>:
 8011280:	b40e      	push	{r1, r2, r3}
 8011282:	b500      	push	{lr}
 8011284:	b09c      	sub	sp, #112	; 0x70
 8011286:	f44f 7102 	mov.w	r1, #520	; 0x208
 801128a:	ab1d      	add	r3, sp, #116	; 0x74
 801128c:	f8ad 1014 	strh.w	r1, [sp, #20]
 8011290:	9002      	str	r0, [sp, #8]
 8011292:	9006      	str	r0, [sp, #24]
 8011294:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8011298:	480a      	ldr	r0, [pc, #40]	; (80112c4 <sprintf+0x44>)
 801129a:	9104      	str	r1, [sp, #16]
 801129c:	9107      	str	r1, [sp, #28]
 801129e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80112a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80112a6:	f8ad 1016 	strh.w	r1, [sp, #22]
 80112aa:	6800      	ldr	r0, [r0, #0]
 80112ac:	9301      	str	r3, [sp, #4]
 80112ae:	a902      	add	r1, sp, #8
 80112b0:	f000 ff3e 	bl	8012130 <_svfprintf_r>
 80112b4:	9b02      	ldr	r3, [sp, #8]
 80112b6:	2200      	movs	r2, #0
 80112b8:	701a      	strb	r2, [r3, #0]
 80112ba:	b01c      	add	sp, #112	; 0x70
 80112bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80112c0:	b003      	add	sp, #12
 80112c2:	4770      	bx	lr
 80112c4:	20000014 	.word	0x20000014

080112c8 <strchr>:
 80112c8:	b2c9      	uxtb	r1, r1
 80112ca:	4603      	mov	r3, r0
 80112cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80112d0:	b11a      	cbz	r2, 80112da <strchr+0x12>
 80112d2:	4291      	cmp	r1, r2
 80112d4:	d1f9      	bne.n	80112ca <strchr+0x2>
 80112d6:	4618      	mov	r0, r3
 80112d8:	4770      	bx	lr
 80112da:	2900      	cmp	r1, #0
 80112dc:	bf0c      	ite	eq
 80112de:	4618      	moveq	r0, r3
 80112e0:	2000      	movne	r0, #0
 80112e2:	4770      	bx	lr

080112e4 <sulp>:
 80112e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80112e8:	460f      	mov	r7, r1
 80112ea:	4690      	mov	r8, r2
 80112ec:	f005 fc62 	bl	8016bb4 <__ulp>
 80112f0:	4604      	mov	r4, r0
 80112f2:	460d      	mov	r5, r1
 80112f4:	f1b8 0f00 	cmp.w	r8, #0
 80112f8:	d011      	beq.n	801131e <sulp+0x3a>
 80112fa:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80112fe:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8011302:	2b00      	cmp	r3, #0
 8011304:	dd0b      	ble.n	801131e <sulp+0x3a>
 8011306:	051b      	lsls	r3, r3, #20
 8011308:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 801130c:	2400      	movs	r4, #0
 801130e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8011312:	4622      	mov	r2, r4
 8011314:	462b      	mov	r3, r5
 8011316:	f7ef f97b 	bl	8000610 <__aeabi_dmul>
 801131a:	4604      	mov	r4, r0
 801131c:	460d      	mov	r5, r1
 801131e:	4620      	mov	r0, r4
 8011320:	4629      	mov	r1, r5
 8011322:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08011328 <_strtod_l>:
 8011328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801132c:	4699      	mov	r9, r3
 801132e:	b09f      	sub	sp, #124	; 0x7c
 8011330:	2300      	movs	r3, #0
 8011332:	4680      	mov	r8, r0
 8011334:	4648      	mov	r0, r9
 8011336:	460c      	mov	r4, r1
 8011338:	9215      	str	r2, [sp, #84]	; 0x54
 801133a:	931a      	str	r3, [sp, #104]	; 0x68
 801133c:	f005 f8cc 	bl	80164d8 <__localeconv_l>
 8011340:	4607      	mov	r7, r0
 8011342:	6800      	ldr	r0, [r0, #0]
 8011344:	f7ee ff4e 	bl	80001e4 <strlen>
 8011348:	f04f 0a00 	mov.w	sl, #0
 801134c:	4605      	mov	r5, r0
 801134e:	f04f 0b00 	mov.w	fp, #0
 8011352:	9419      	str	r4, [sp, #100]	; 0x64
 8011354:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8011356:	781a      	ldrb	r2, [r3, #0]
 8011358:	2a0d      	cmp	r2, #13
 801135a:	d833      	bhi.n	80113c4 <_strtod_l+0x9c>
 801135c:	2a09      	cmp	r2, #9
 801135e:	d237      	bcs.n	80113d0 <_strtod_l+0xa8>
 8011360:	2a00      	cmp	r2, #0
 8011362:	d03f      	beq.n	80113e4 <_strtod_l+0xbc>
 8011364:	2300      	movs	r3, #0
 8011366:	9309      	str	r3, [sp, #36]	; 0x24
 8011368:	9e19      	ldr	r6, [sp, #100]	; 0x64
 801136a:	7833      	ldrb	r3, [r6, #0]
 801136c:	2b30      	cmp	r3, #48	; 0x30
 801136e:	f040 8101 	bne.w	8011574 <_strtod_l+0x24c>
 8011372:	7873      	ldrb	r3, [r6, #1]
 8011374:	2b58      	cmp	r3, #88	; 0x58
 8011376:	d001      	beq.n	801137c <_strtod_l+0x54>
 8011378:	2b78      	cmp	r3, #120	; 0x78
 801137a:	d16b      	bne.n	8011454 <_strtod_l+0x12c>
 801137c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801137e:	9301      	str	r3, [sp, #4]
 8011380:	ab1a      	add	r3, sp, #104	; 0x68
 8011382:	9300      	str	r3, [sp, #0]
 8011384:	f8cd 9008 	str.w	r9, [sp, #8]
 8011388:	ab1b      	add	r3, sp, #108	; 0x6c
 801138a:	4aaa      	ldr	r2, [pc, #680]	; (8011634 <_strtod_l+0x30c>)
 801138c:	a919      	add	r1, sp, #100	; 0x64
 801138e:	4640      	mov	r0, r8
 8011390:	f004 fcb6 	bl	8015d00 <__gethex>
 8011394:	f010 0407 	ands.w	r4, r0, #7
 8011398:	4605      	mov	r5, r0
 801139a:	d005      	beq.n	80113a8 <_strtod_l+0x80>
 801139c:	2c06      	cmp	r4, #6
 801139e:	d12b      	bne.n	80113f8 <_strtod_l+0xd0>
 80113a0:	3601      	adds	r6, #1
 80113a2:	2300      	movs	r3, #0
 80113a4:	9619      	str	r6, [sp, #100]	; 0x64
 80113a6:	9309      	str	r3, [sp, #36]	; 0x24
 80113a8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80113aa:	2b00      	cmp	r3, #0
 80113ac:	f040 8599 	bne.w	8011ee2 <_strtod_l+0xbba>
 80113b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80113b2:	b1e3      	cbz	r3, 80113ee <_strtod_l+0xc6>
 80113b4:	4652      	mov	r2, sl
 80113b6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80113ba:	4610      	mov	r0, r2
 80113bc:	4619      	mov	r1, r3
 80113be:	b01f      	add	sp, #124	; 0x7c
 80113c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80113c4:	2a2b      	cmp	r2, #43	; 0x2b
 80113c6:	d006      	beq.n	80113d6 <_strtod_l+0xae>
 80113c8:	2a2d      	cmp	r2, #45	; 0x2d
 80113ca:	d013      	beq.n	80113f4 <_strtod_l+0xcc>
 80113cc:	2a20      	cmp	r2, #32
 80113ce:	d1c9      	bne.n	8011364 <_strtod_l+0x3c>
 80113d0:	3301      	adds	r3, #1
 80113d2:	9319      	str	r3, [sp, #100]	; 0x64
 80113d4:	e7be      	b.n	8011354 <_strtod_l+0x2c>
 80113d6:	2200      	movs	r2, #0
 80113d8:	9209      	str	r2, [sp, #36]	; 0x24
 80113da:	1c5a      	adds	r2, r3, #1
 80113dc:	9219      	str	r2, [sp, #100]	; 0x64
 80113de:	785b      	ldrb	r3, [r3, #1]
 80113e0:	2b00      	cmp	r3, #0
 80113e2:	d1c1      	bne.n	8011368 <_strtod_l+0x40>
 80113e4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80113e6:	9419      	str	r4, [sp, #100]	; 0x64
 80113e8:	2b00      	cmp	r3, #0
 80113ea:	f040 8578 	bne.w	8011ede <_strtod_l+0xbb6>
 80113ee:	4652      	mov	r2, sl
 80113f0:	465b      	mov	r3, fp
 80113f2:	e7e2      	b.n	80113ba <_strtod_l+0x92>
 80113f4:	2201      	movs	r2, #1
 80113f6:	e7ef      	b.n	80113d8 <_strtod_l+0xb0>
 80113f8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80113fa:	b13a      	cbz	r2, 801140c <_strtod_l+0xe4>
 80113fc:	2135      	movs	r1, #53	; 0x35
 80113fe:	a81c      	add	r0, sp, #112	; 0x70
 8011400:	f005 fcc5 	bl	8016d8e <__copybits>
 8011404:	991a      	ldr	r1, [sp, #104]	; 0x68
 8011406:	4640      	mov	r0, r8
 8011408:	f005 f948 	bl	801669c <_Bfree>
 801140c:	3c01      	subs	r4, #1
 801140e:	2c04      	cmp	r4, #4
 8011410:	d808      	bhi.n	8011424 <_strtod_l+0xfc>
 8011412:	e8df f004 	tbb	[pc, r4]
 8011416:	030c      	.short	0x030c
 8011418:	1a17      	.short	0x1a17
 801141a:	0c          	.byte	0x0c
 801141b:	00          	.byte	0x00
 801141c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8011420:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 8011424:	0729      	lsls	r1, r5, #28
 8011426:	d5bf      	bpl.n	80113a8 <_strtod_l+0x80>
 8011428:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 801142c:	e7bc      	b.n	80113a8 <_strtod_l+0x80>
 801142e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8011430:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8011432:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8011436:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801143a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801143e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8011442:	e7ef      	b.n	8011424 <_strtod_l+0xfc>
 8011444:	f8df b1f8 	ldr.w	fp, [pc, #504]	; 8011640 <_strtod_l+0x318>
 8011448:	e7ec      	b.n	8011424 <_strtod_l+0xfc>
 801144a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 801144e:	f04f 3aff 	mov.w	sl, #4294967295
 8011452:	e7e7      	b.n	8011424 <_strtod_l+0xfc>
 8011454:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8011456:	1c5a      	adds	r2, r3, #1
 8011458:	9219      	str	r2, [sp, #100]	; 0x64
 801145a:	785b      	ldrb	r3, [r3, #1]
 801145c:	2b30      	cmp	r3, #48	; 0x30
 801145e:	d0f9      	beq.n	8011454 <_strtod_l+0x12c>
 8011460:	2b00      	cmp	r3, #0
 8011462:	d0a1      	beq.n	80113a8 <_strtod_l+0x80>
 8011464:	2301      	movs	r3, #1
 8011466:	9308      	str	r3, [sp, #32]
 8011468:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801146a:	930a      	str	r3, [sp, #40]	; 0x28
 801146c:	2300      	movs	r3, #0
 801146e:	9305      	str	r3, [sp, #20]
 8011470:	9306      	str	r3, [sp, #24]
 8011472:	9304      	str	r3, [sp, #16]
 8011474:	220a      	movs	r2, #10
 8011476:	9819      	ldr	r0, [sp, #100]	; 0x64
 8011478:	7806      	ldrb	r6, [r0, #0]
 801147a:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 801147e:	b2d9      	uxtb	r1, r3
 8011480:	2909      	cmp	r1, #9
 8011482:	d979      	bls.n	8011578 <_strtod_l+0x250>
 8011484:	462a      	mov	r2, r5
 8011486:	6839      	ldr	r1, [r7, #0]
 8011488:	f005 feb3 	bl	80171f2 <strncmp>
 801148c:	2800      	cmp	r0, #0
 801148e:	f000 8085 	beq.w	801159c <_strtod_l+0x274>
 8011492:	2000      	movs	r0, #0
 8011494:	9d04      	ldr	r5, [sp, #16]
 8011496:	4633      	mov	r3, r6
 8011498:	4602      	mov	r2, r0
 801149a:	4601      	mov	r1, r0
 801149c:	2b65      	cmp	r3, #101	; 0x65
 801149e:	d002      	beq.n	80114a6 <_strtod_l+0x17e>
 80114a0:	2b45      	cmp	r3, #69	; 0x45
 80114a2:	f040 80ef 	bne.w	8011684 <_strtod_l+0x35c>
 80114a6:	b925      	cbnz	r5, 80114b2 <_strtod_l+0x18a>
 80114a8:	b910      	cbnz	r0, 80114b0 <_strtod_l+0x188>
 80114aa:	9b08      	ldr	r3, [sp, #32]
 80114ac:	2b00      	cmp	r3, #0
 80114ae:	d099      	beq.n	80113e4 <_strtod_l+0xbc>
 80114b0:	2500      	movs	r5, #0
 80114b2:	9c19      	ldr	r4, [sp, #100]	; 0x64
 80114b4:	1c63      	adds	r3, r4, #1
 80114b6:	9319      	str	r3, [sp, #100]	; 0x64
 80114b8:	7863      	ldrb	r3, [r4, #1]
 80114ba:	2b2b      	cmp	r3, #43	; 0x2b
 80114bc:	f000 80cf 	beq.w	801165e <_strtod_l+0x336>
 80114c0:	2b2d      	cmp	r3, #45	; 0x2d
 80114c2:	f000 80d2 	beq.w	801166a <_strtod_l+0x342>
 80114c6:	2600      	movs	r6, #0
 80114c8:	9607      	str	r6, [sp, #28]
 80114ca:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 80114ce:	2e09      	cmp	r6, #9
 80114d0:	f200 80d7 	bhi.w	8011682 <_strtod_l+0x35a>
 80114d4:	2b30      	cmp	r3, #48	; 0x30
 80114d6:	f000 80ca 	beq.w	801166e <_strtod_l+0x346>
 80114da:	f1a3 0631 	sub.w	r6, r3, #49	; 0x31
 80114de:	2e08      	cmp	r6, #8
 80114e0:	f200 80d0 	bhi.w	8011684 <_strtod_l+0x35c>
 80114e4:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80114e8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80114ea:	f04f 0c0a 	mov.w	ip, #10
 80114ee:	461f      	mov	r7, r3
 80114f0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80114f2:	1c5e      	adds	r6, r3, #1
 80114f4:	9619      	str	r6, [sp, #100]	; 0x64
 80114f6:	785b      	ldrb	r3, [r3, #1]
 80114f8:	f1a3 0930 	sub.w	r9, r3, #48	; 0x30
 80114fc:	f1b9 0f09 	cmp.w	r9, #9
 8011500:	f240 80ba 	bls.w	8011678 <_strtod_l+0x350>
 8011504:	1bf6      	subs	r6, r6, r7
 8011506:	2e08      	cmp	r6, #8
 8011508:	f644 691f 	movw	r9, #19999	; 0x4e1f
 801150c:	dc02      	bgt.n	8011514 <_strtod_l+0x1ec>
 801150e:	45f1      	cmp	r9, lr
 8011510:	bfa8      	it	ge
 8011512:	46f1      	movge	r9, lr
 8011514:	9e07      	ldr	r6, [sp, #28]
 8011516:	b10e      	cbz	r6, 801151c <_strtod_l+0x1f4>
 8011518:	f1c9 0900 	rsb	r9, r9, #0
 801151c:	2d00      	cmp	r5, #0
 801151e:	f040 80d7 	bne.w	80116d0 <_strtod_l+0x3a8>
 8011522:	2800      	cmp	r0, #0
 8011524:	f47f af40 	bne.w	80113a8 <_strtod_l+0x80>
 8011528:	9a08      	ldr	r2, [sp, #32]
 801152a:	2a00      	cmp	r2, #0
 801152c:	f47f af3c 	bne.w	80113a8 <_strtod_l+0x80>
 8011530:	2900      	cmp	r1, #0
 8011532:	f47f af57 	bne.w	80113e4 <_strtod_l+0xbc>
 8011536:	2b4e      	cmp	r3, #78	; 0x4e
 8011538:	f000 80ad 	beq.w	8011696 <_strtod_l+0x36e>
 801153c:	f300 80a5 	bgt.w	801168a <_strtod_l+0x362>
 8011540:	2b49      	cmp	r3, #73	; 0x49
 8011542:	f47f af4f 	bne.w	80113e4 <_strtod_l+0xbc>
 8011546:	493c      	ldr	r1, [pc, #240]	; (8011638 <_strtod_l+0x310>)
 8011548:	a819      	add	r0, sp, #100	; 0x64
 801154a:	f004 fe09 	bl	8016160 <__match>
 801154e:	2800      	cmp	r0, #0
 8011550:	f43f af48 	beq.w	80113e4 <_strtod_l+0xbc>
 8011554:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8011556:	4939      	ldr	r1, [pc, #228]	; (801163c <_strtod_l+0x314>)
 8011558:	3b01      	subs	r3, #1
 801155a:	a819      	add	r0, sp, #100	; 0x64
 801155c:	9319      	str	r3, [sp, #100]	; 0x64
 801155e:	f004 fdff 	bl	8016160 <__match>
 8011562:	b910      	cbnz	r0, 801156a <_strtod_l+0x242>
 8011564:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8011566:	3301      	adds	r3, #1
 8011568:	9319      	str	r3, [sp, #100]	; 0x64
 801156a:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 8011640 <_strtod_l+0x318>
 801156e:	f04f 0a00 	mov.w	sl, #0
 8011572:	e719      	b.n	80113a8 <_strtod_l+0x80>
 8011574:	2300      	movs	r3, #0
 8011576:	e776      	b.n	8011466 <_strtod_l+0x13e>
 8011578:	9904      	ldr	r1, [sp, #16]
 801157a:	2908      	cmp	r1, #8
 801157c:	bfd5      	itete	le
 801157e:	9906      	ldrle	r1, [sp, #24]
 8011580:	9905      	ldrgt	r1, [sp, #20]
 8011582:	fb02 3301 	mlale	r3, r2, r1, r3
 8011586:	fb02 3301 	mlagt	r3, r2, r1, r3
 801158a:	bfd4      	ite	le
 801158c:	9306      	strle	r3, [sp, #24]
 801158e:	9305      	strgt	r3, [sp, #20]
 8011590:	9b04      	ldr	r3, [sp, #16]
 8011592:	3001      	adds	r0, #1
 8011594:	3301      	adds	r3, #1
 8011596:	9304      	str	r3, [sp, #16]
 8011598:	9019      	str	r0, [sp, #100]	; 0x64
 801159a:	e76c      	b.n	8011476 <_strtod_l+0x14e>
 801159c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801159e:	195a      	adds	r2, r3, r5
 80115a0:	9219      	str	r2, [sp, #100]	; 0x64
 80115a2:	9a04      	ldr	r2, [sp, #16]
 80115a4:	5d5b      	ldrb	r3, [r3, r5]
 80115a6:	2a00      	cmp	r2, #0
 80115a8:	d154      	bne.n	8011654 <_strtod_l+0x32c>
 80115aa:	4610      	mov	r0, r2
 80115ac:	2b30      	cmp	r3, #48	; 0x30
 80115ae:	d02a      	beq.n	8011606 <_strtod_l+0x2de>
 80115b0:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80115b4:	2a08      	cmp	r2, #8
 80115b6:	f200 8499 	bhi.w	8011eec <_strtod_l+0xbc4>
 80115ba:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80115bc:	920a      	str	r2, [sp, #40]	; 0x28
 80115be:	4602      	mov	r2, r0
 80115c0:	2000      	movs	r0, #0
 80115c2:	4605      	mov	r5, r0
 80115c4:	3b30      	subs	r3, #48	; 0x30
 80115c6:	f100 0101 	add.w	r1, r0, #1
 80115ca:	d011      	beq.n	80115f0 <_strtod_l+0x2c8>
 80115cc:	440a      	add	r2, r1
 80115ce:	eb00 0c05 	add.w	ip, r0, r5
 80115d2:	4629      	mov	r1, r5
 80115d4:	260a      	movs	r6, #10
 80115d6:	4561      	cmp	r1, ip
 80115d8:	d11b      	bne.n	8011612 <_strtod_l+0x2ea>
 80115da:	4428      	add	r0, r5
 80115dc:	2808      	cmp	r0, #8
 80115de:	f100 0501 	add.w	r5, r0, #1
 80115e2:	dc2f      	bgt.n	8011644 <_strtod_l+0x31c>
 80115e4:	9806      	ldr	r0, [sp, #24]
 80115e6:	210a      	movs	r1, #10
 80115e8:	fb01 3300 	mla	r3, r1, r0, r3
 80115ec:	9306      	str	r3, [sp, #24]
 80115ee:	2100      	movs	r1, #0
 80115f0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80115f2:	1c58      	adds	r0, r3, #1
 80115f4:	9019      	str	r0, [sp, #100]	; 0x64
 80115f6:	785b      	ldrb	r3, [r3, #1]
 80115f8:	4608      	mov	r0, r1
 80115fa:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80115fe:	2909      	cmp	r1, #9
 8011600:	d9e0      	bls.n	80115c4 <_strtod_l+0x29c>
 8011602:	2101      	movs	r1, #1
 8011604:	e74a      	b.n	801149c <_strtod_l+0x174>
 8011606:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8011608:	1c5a      	adds	r2, r3, #1
 801160a:	9219      	str	r2, [sp, #100]	; 0x64
 801160c:	3001      	adds	r0, #1
 801160e:	785b      	ldrb	r3, [r3, #1]
 8011610:	e7cc      	b.n	80115ac <_strtod_l+0x284>
 8011612:	3101      	adds	r1, #1
 8011614:	f101 3eff 	add.w	lr, r1, #4294967295
 8011618:	f1be 0f08 	cmp.w	lr, #8
 801161c:	dc03      	bgt.n	8011626 <_strtod_l+0x2fe>
 801161e:	9f06      	ldr	r7, [sp, #24]
 8011620:	4377      	muls	r7, r6
 8011622:	9706      	str	r7, [sp, #24]
 8011624:	e7d7      	b.n	80115d6 <_strtod_l+0x2ae>
 8011626:	2910      	cmp	r1, #16
 8011628:	bfde      	ittt	le
 801162a:	9f05      	ldrle	r7, [sp, #20]
 801162c:	4377      	mulle	r7, r6
 801162e:	9705      	strle	r7, [sp, #20]
 8011630:	e7d1      	b.n	80115d6 <_strtod_l+0x2ae>
 8011632:	bf00      	nop
 8011634:	08019de0 	.word	0x08019de0
 8011638:	08019e35 	.word	0x08019e35
 801163c:	08019ee3 	.word	0x08019ee3
 8011640:	7ff00000 	.word	0x7ff00000
 8011644:	2d10      	cmp	r5, #16
 8011646:	bfdf      	itttt	le
 8011648:	9805      	ldrle	r0, [sp, #20]
 801164a:	210a      	movle	r1, #10
 801164c:	fb01 3300 	mlale	r3, r1, r0, r3
 8011650:	9305      	strle	r3, [sp, #20]
 8011652:	e7cc      	b.n	80115ee <_strtod_l+0x2c6>
 8011654:	4602      	mov	r2, r0
 8011656:	9d04      	ldr	r5, [sp, #16]
 8011658:	e7cf      	b.n	80115fa <_strtod_l+0x2d2>
 801165a:	2101      	movs	r1, #1
 801165c:	e724      	b.n	80114a8 <_strtod_l+0x180>
 801165e:	2300      	movs	r3, #0
 8011660:	9307      	str	r3, [sp, #28]
 8011662:	1ca3      	adds	r3, r4, #2
 8011664:	9319      	str	r3, [sp, #100]	; 0x64
 8011666:	78a3      	ldrb	r3, [r4, #2]
 8011668:	e72f      	b.n	80114ca <_strtod_l+0x1a2>
 801166a:	2301      	movs	r3, #1
 801166c:	e7f8      	b.n	8011660 <_strtod_l+0x338>
 801166e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8011670:	1c5e      	adds	r6, r3, #1
 8011672:	9619      	str	r6, [sp, #100]	; 0x64
 8011674:	785b      	ldrb	r3, [r3, #1]
 8011676:	e72d      	b.n	80114d4 <_strtod_l+0x1ac>
 8011678:	fb0c 3e0e 	mla	lr, ip, lr, r3
 801167c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8011680:	e736      	b.n	80114f0 <_strtod_l+0x1c8>
 8011682:	9419      	str	r4, [sp, #100]	; 0x64
 8011684:	f04f 0900 	mov.w	r9, #0
 8011688:	e748      	b.n	801151c <_strtod_l+0x1f4>
 801168a:	2b69      	cmp	r3, #105	; 0x69
 801168c:	f43f af5b 	beq.w	8011546 <_strtod_l+0x21e>
 8011690:	2b6e      	cmp	r3, #110	; 0x6e
 8011692:	f47f aea7 	bne.w	80113e4 <_strtod_l+0xbc>
 8011696:	498c      	ldr	r1, [pc, #560]	; (80118c8 <_strtod_l+0x5a0>)
 8011698:	a819      	add	r0, sp, #100	; 0x64
 801169a:	f004 fd61 	bl	8016160 <__match>
 801169e:	2800      	cmp	r0, #0
 80116a0:	f43f aea0 	beq.w	80113e4 <_strtod_l+0xbc>
 80116a4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80116a6:	781b      	ldrb	r3, [r3, #0]
 80116a8:	2b28      	cmp	r3, #40	; 0x28
 80116aa:	d10e      	bne.n	80116ca <_strtod_l+0x3a2>
 80116ac:	aa1c      	add	r2, sp, #112	; 0x70
 80116ae:	4987      	ldr	r1, [pc, #540]	; (80118cc <_strtod_l+0x5a4>)
 80116b0:	a819      	add	r0, sp, #100	; 0x64
 80116b2:	f004 fd68 	bl	8016186 <__hexnan>
 80116b6:	2805      	cmp	r0, #5
 80116b8:	d107      	bne.n	80116ca <_strtod_l+0x3a2>
 80116ba:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80116bc:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 80116c0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80116c4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80116c8:	e66e      	b.n	80113a8 <_strtod_l+0x80>
 80116ca:	f8df b210 	ldr.w	fp, [pc, #528]	; 80118dc <_strtod_l+0x5b4>
 80116ce:	e74e      	b.n	801156e <_strtod_l+0x246>
 80116d0:	9b04      	ldr	r3, [sp, #16]
 80116d2:	9806      	ldr	r0, [sp, #24]
 80116d4:	2b00      	cmp	r3, #0
 80116d6:	bf08      	it	eq
 80116d8:	462b      	moveq	r3, r5
 80116da:	2d10      	cmp	r5, #16
 80116dc:	462c      	mov	r4, r5
 80116de:	eba9 0902 	sub.w	r9, r9, r2
 80116e2:	bfa8      	it	ge
 80116e4:	2410      	movge	r4, #16
 80116e6:	9304      	str	r3, [sp, #16]
 80116e8:	f7ee ff1c 	bl	8000524 <__aeabi_ui2d>
 80116ec:	2c09      	cmp	r4, #9
 80116ee:	4682      	mov	sl, r0
 80116f0:	468b      	mov	fp, r1
 80116f2:	dd13      	ble.n	801171c <_strtod_l+0x3f4>
 80116f4:	4b76      	ldr	r3, [pc, #472]	; (80118d0 <_strtod_l+0x5a8>)
 80116f6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80116fa:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80116fe:	f7ee ff87 	bl	8000610 <__aeabi_dmul>
 8011702:	4606      	mov	r6, r0
 8011704:	9805      	ldr	r0, [sp, #20]
 8011706:	460f      	mov	r7, r1
 8011708:	f7ee ff0c 	bl	8000524 <__aeabi_ui2d>
 801170c:	4602      	mov	r2, r0
 801170e:	460b      	mov	r3, r1
 8011710:	4630      	mov	r0, r6
 8011712:	4639      	mov	r1, r7
 8011714:	f7ee fdca 	bl	80002ac <__adddf3>
 8011718:	4682      	mov	sl, r0
 801171a:	468b      	mov	fp, r1
 801171c:	2d0f      	cmp	r5, #15
 801171e:	dc36      	bgt.n	801178e <_strtod_l+0x466>
 8011720:	f1b9 0f00 	cmp.w	r9, #0
 8011724:	f43f ae40 	beq.w	80113a8 <_strtod_l+0x80>
 8011728:	dd24      	ble.n	8011774 <_strtod_l+0x44c>
 801172a:	f1b9 0f16 	cmp.w	r9, #22
 801172e:	dc0b      	bgt.n	8011748 <_strtod_l+0x420>
 8011730:	4d67      	ldr	r5, [pc, #412]	; (80118d0 <_strtod_l+0x5a8>)
 8011732:	eb05 09c9 	add.w	r9, r5, r9, lsl #3
 8011736:	e9d9 0100 	ldrd	r0, r1, [r9]
 801173a:	4652      	mov	r2, sl
 801173c:	465b      	mov	r3, fp
 801173e:	f7ee ff67 	bl	8000610 <__aeabi_dmul>
 8011742:	4682      	mov	sl, r0
 8011744:	468b      	mov	fp, r1
 8011746:	e62f      	b.n	80113a8 <_strtod_l+0x80>
 8011748:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 801174c:	4599      	cmp	r9, r3
 801174e:	dc1e      	bgt.n	801178e <_strtod_l+0x466>
 8011750:	4c5f      	ldr	r4, [pc, #380]	; (80118d0 <_strtod_l+0x5a8>)
 8011752:	f1c5 050f 	rsb	r5, r5, #15
 8011756:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801175a:	eba9 0505 	sub.w	r5, r9, r5
 801175e:	4652      	mov	r2, sl
 8011760:	465b      	mov	r3, fp
 8011762:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011766:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801176a:	f7ee ff51 	bl	8000610 <__aeabi_dmul>
 801176e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8011772:	e7e4      	b.n	801173e <_strtod_l+0x416>
 8011774:	f119 0f16 	cmn.w	r9, #22
 8011778:	db09      	blt.n	801178e <_strtod_l+0x466>
 801177a:	4d55      	ldr	r5, [pc, #340]	; (80118d0 <_strtod_l+0x5a8>)
 801177c:	eba5 09c9 	sub.w	r9, r5, r9, lsl #3
 8011780:	e9d9 2300 	ldrd	r2, r3, [r9]
 8011784:	4650      	mov	r0, sl
 8011786:	4659      	mov	r1, fp
 8011788:	f7ef f86c 	bl	8000864 <__aeabi_ddiv>
 801178c:	e7d9      	b.n	8011742 <_strtod_l+0x41a>
 801178e:	1b2c      	subs	r4, r5, r4
 8011790:	444c      	add	r4, r9
 8011792:	2c00      	cmp	r4, #0
 8011794:	dd73      	ble.n	801187e <_strtod_l+0x556>
 8011796:	f014 030f 	ands.w	r3, r4, #15
 801179a:	d00a      	beq.n	80117b2 <_strtod_l+0x48a>
 801179c:	494c      	ldr	r1, [pc, #304]	; (80118d0 <_strtod_l+0x5a8>)
 801179e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80117a2:	4652      	mov	r2, sl
 80117a4:	465b      	mov	r3, fp
 80117a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80117aa:	f7ee ff31 	bl	8000610 <__aeabi_dmul>
 80117ae:	4682      	mov	sl, r0
 80117b0:	468b      	mov	fp, r1
 80117b2:	f034 040f 	bics.w	r4, r4, #15
 80117b6:	d054      	beq.n	8011862 <_strtod_l+0x53a>
 80117b8:	f5b4 7f9a 	cmp.w	r4, #308	; 0x134
 80117bc:	dd27      	ble.n	801180e <_strtod_l+0x4e6>
 80117be:	f04f 0900 	mov.w	r9, #0
 80117c2:	f8cd 9010 	str.w	r9, [sp, #16]
 80117c6:	f8cd 901c 	str.w	r9, [sp, #28]
 80117ca:	f8cd 9018 	str.w	r9, [sp, #24]
 80117ce:	2322      	movs	r3, #34	; 0x22
 80117d0:	f8df b10c 	ldr.w	fp, [pc, #268]	; 80118e0 <_strtod_l+0x5b8>
 80117d4:	f8c8 3000 	str.w	r3, [r8]
 80117d8:	f04f 0a00 	mov.w	sl, #0
 80117dc:	9b07      	ldr	r3, [sp, #28]
 80117de:	2b00      	cmp	r3, #0
 80117e0:	f43f ade2 	beq.w	80113a8 <_strtod_l+0x80>
 80117e4:	991a      	ldr	r1, [sp, #104]	; 0x68
 80117e6:	4640      	mov	r0, r8
 80117e8:	f004 ff58 	bl	801669c <_Bfree>
 80117ec:	9906      	ldr	r1, [sp, #24]
 80117ee:	4640      	mov	r0, r8
 80117f0:	f004 ff54 	bl	801669c <_Bfree>
 80117f4:	9904      	ldr	r1, [sp, #16]
 80117f6:	4640      	mov	r0, r8
 80117f8:	f004 ff50 	bl	801669c <_Bfree>
 80117fc:	9907      	ldr	r1, [sp, #28]
 80117fe:	4640      	mov	r0, r8
 8011800:	f004 ff4c 	bl	801669c <_Bfree>
 8011804:	4649      	mov	r1, r9
 8011806:	4640      	mov	r0, r8
 8011808:	f004 ff48 	bl	801669c <_Bfree>
 801180c:	e5cc      	b.n	80113a8 <_strtod_l+0x80>
 801180e:	2300      	movs	r3, #0
 8011810:	4e30      	ldr	r6, [pc, #192]	; (80118d4 <_strtod_l+0x5ac>)
 8011812:	1124      	asrs	r4, r4, #4
 8011814:	4650      	mov	r0, sl
 8011816:	4659      	mov	r1, fp
 8011818:	461f      	mov	r7, r3
 801181a:	2c01      	cmp	r4, #1
 801181c:	dc24      	bgt.n	8011868 <_strtod_l+0x540>
 801181e:	b10b      	cbz	r3, 8011824 <_strtod_l+0x4fc>
 8011820:	4682      	mov	sl, r0
 8011822:	468b      	mov	fp, r1
 8011824:	4b2b      	ldr	r3, [pc, #172]	; (80118d4 <_strtod_l+0x5ac>)
 8011826:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 801182a:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 801182e:	4652      	mov	r2, sl
 8011830:	465b      	mov	r3, fp
 8011832:	e9d7 0100 	ldrd	r0, r1, [r7]
 8011836:	f7ee feeb 	bl	8000610 <__aeabi_dmul>
 801183a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801183e:	468b      	mov	fp, r1
 8011840:	460a      	mov	r2, r1
 8011842:	0d1b      	lsrs	r3, r3, #20
 8011844:	4924      	ldr	r1, [pc, #144]	; (80118d8 <_strtod_l+0x5b0>)
 8011846:	051b      	lsls	r3, r3, #20
 8011848:	428b      	cmp	r3, r1
 801184a:	4682      	mov	sl, r0
 801184c:	d8b7      	bhi.n	80117be <_strtod_l+0x496>
 801184e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8011852:	428b      	cmp	r3, r1
 8011854:	bf86      	itte	hi
 8011856:	f8df b08c 	ldrhi.w	fp, [pc, #140]	; 80118e4 <_strtod_l+0x5bc>
 801185a:	f04f 3aff 	movhi.w	sl, #4294967295
 801185e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8011862:	2300      	movs	r3, #0
 8011864:	9305      	str	r3, [sp, #20]
 8011866:	e070      	b.n	801194a <_strtod_l+0x622>
 8011868:	07e2      	lsls	r2, r4, #31
 801186a:	d504      	bpl.n	8011876 <_strtod_l+0x54e>
 801186c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8011870:	f7ee fece 	bl	8000610 <__aeabi_dmul>
 8011874:	2301      	movs	r3, #1
 8011876:	3701      	adds	r7, #1
 8011878:	1064      	asrs	r4, r4, #1
 801187a:	3608      	adds	r6, #8
 801187c:	e7cd      	b.n	801181a <_strtod_l+0x4f2>
 801187e:	d0f0      	beq.n	8011862 <_strtod_l+0x53a>
 8011880:	4264      	negs	r4, r4
 8011882:	f014 020f 	ands.w	r2, r4, #15
 8011886:	d00a      	beq.n	801189e <_strtod_l+0x576>
 8011888:	4b11      	ldr	r3, [pc, #68]	; (80118d0 <_strtod_l+0x5a8>)
 801188a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801188e:	4650      	mov	r0, sl
 8011890:	4659      	mov	r1, fp
 8011892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011896:	f7ee ffe5 	bl	8000864 <__aeabi_ddiv>
 801189a:	4682      	mov	sl, r0
 801189c:	468b      	mov	fp, r1
 801189e:	1124      	asrs	r4, r4, #4
 80118a0:	d0df      	beq.n	8011862 <_strtod_l+0x53a>
 80118a2:	2c1f      	cmp	r4, #31
 80118a4:	dd20      	ble.n	80118e8 <_strtod_l+0x5c0>
 80118a6:	f04f 0900 	mov.w	r9, #0
 80118aa:	f8cd 9010 	str.w	r9, [sp, #16]
 80118ae:	f8cd 901c 	str.w	r9, [sp, #28]
 80118b2:	f8cd 9018 	str.w	r9, [sp, #24]
 80118b6:	2322      	movs	r3, #34	; 0x22
 80118b8:	f04f 0a00 	mov.w	sl, #0
 80118bc:	f04f 0b00 	mov.w	fp, #0
 80118c0:	f8c8 3000 	str.w	r3, [r8]
 80118c4:	e78a      	b.n	80117dc <_strtod_l+0x4b4>
 80118c6:	bf00      	nop
 80118c8:	08019e3d 	.word	0x08019e3d
 80118cc:	08019df4 	.word	0x08019df4
 80118d0:	08019f88 	.word	0x08019f88
 80118d4:	08019f60 	.word	0x08019f60
 80118d8:	7ca00000 	.word	0x7ca00000
 80118dc:	fff80000 	.word	0xfff80000
 80118e0:	7ff00000 	.word	0x7ff00000
 80118e4:	7fefffff 	.word	0x7fefffff
 80118e8:	f014 0310 	ands.w	r3, r4, #16
 80118ec:	bf18      	it	ne
 80118ee:	236a      	movne	r3, #106	; 0x6a
 80118f0:	4e9f      	ldr	r6, [pc, #636]	; (8011b70 <_strtod_l+0x848>)
 80118f2:	9305      	str	r3, [sp, #20]
 80118f4:	4650      	mov	r0, sl
 80118f6:	4659      	mov	r1, fp
 80118f8:	2300      	movs	r3, #0
 80118fa:	2c00      	cmp	r4, #0
 80118fc:	f300 8106 	bgt.w	8011b0c <_strtod_l+0x7e4>
 8011900:	b10b      	cbz	r3, 8011906 <_strtod_l+0x5de>
 8011902:	4682      	mov	sl, r0
 8011904:	468b      	mov	fp, r1
 8011906:	9b05      	ldr	r3, [sp, #20]
 8011908:	b1bb      	cbz	r3, 801193a <_strtod_l+0x612>
 801190a:	f3cb 530a 	ubfx	r3, fp, #20, #11
 801190e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8011912:	2b00      	cmp	r3, #0
 8011914:	4659      	mov	r1, fp
 8011916:	dd10      	ble.n	801193a <_strtod_l+0x612>
 8011918:	2b1f      	cmp	r3, #31
 801191a:	f340 8101 	ble.w	8011b20 <_strtod_l+0x7f8>
 801191e:	2b34      	cmp	r3, #52	; 0x34
 8011920:	bfde      	ittt	le
 8011922:	3b20      	suble	r3, #32
 8011924:	f04f 32ff 	movle.w	r2, #4294967295
 8011928:	fa02 f303 	lslle.w	r3, r2, r3
 801192c:	f04f 0a00 	mov.w	sl, #0
 8011930:	bfcc      	ite	gt
 8011932:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8011936:	ea03 0b01 	andle.w	fp, r3, r1
 801193a:	2200      	movs	r2, #0
 801193c:	2300      	movs	r3, #0
 801193e:	4650      	mov	r0, sl
 8011940:	4659      	mov	r1, fp
 8011942:	f7ef f8cd 	bl	8000ae0 <__aeabi_dcmpeq>
 8011946:	2800      	cmp	r0, #0
 8011948:	d1ad      	bne.n	80118a6 <_strtod_l+0x57e>
 801194a:	9b06      	ldr	r3, [sp, #24]
 801194c:	9300      	str	r3, [sp, #0]
 801194e:	9a04      	ldr	r2, [sp, #16]
 8011950:	990a      	ldr	r1, [sp, #40]	; 0x28
 8011952:	462b      	mov	r3, r5
 8011954:	4640      	mov	r0, r8
 8011956:	f004 fef3 	bl	8016740 <__s2b>
 801195a:	9007      	str	r0, [sp, #28]
 801195c:	2800      	cmp	r0, #0
 801195e:	f43f af2e 	beq.w	80117be <_strtod_l+0x496>
 8011962:	f1b9 0f00 	cmp.w	r9, #0
 8011966:	f1c9 0300 	rsb	r3, r9, #0
 801196a:	bfa8      	it	ge
 801196c:	2300      	movge	r3, #0
 801196e:	930e      	str	r3, [sp, #56]	; 0x38
 8011970:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
 8011974:	f04f 0900 	mov.w	r9, #0
 8011978:	930f      	str	r3, [sp, #60]	; 0x3c
 801197a:	f8cd 9010 	str.w	r9, [sp, #16]
 801197e:	9b07      	ldr	r3, [sp, #28]
 8011980:	4640      	mov	r0, r8
 8011982:	6859      	ldr	r1, [r3, #4]
 8011984:	f004 fe56 	bl	8016634 <_Balloc>
 8011988:	9006      	str	r0, [sp, #24]
 801198a:	2800      	cmp	r0, #0
 801198c:	f43f af1f 	beq.w	80117ce <_strtod_l+0x4a6>
 8011990:	9b07      	ldr	r3, [sp, #28]
 8011992:	691a      	ldr	r2, [r3, #16]
 8011994:	3202      	adds	r2, #2
 8011996:	f103 010c 	add.w	r1, r3, #12
 801199a:	0092      	lsls	r2, r2, #2
 801199c:	300c      	adds	r0, #12
 801199e:	f7ff f88f 	bl	8010ac0 <memcpy>
 80119a2:	ab1c      	add	r3, sp, #112	; 0x70
 80119a4:	9301      	str	r3, [sp, #4]
 80119a6:	ab1b      	add	r3, sp, #108	; 0x6c
 80119a8:	9300      	str	r3, [sp, #0]
 80119aa:	4652      	mov	r2, sl
 80119ac:	465b      	mov	r3, fp
 80119ae:	4640      	mov	r0, r8
 80119b0:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80119b4:	f005 f974 	bl	8016ca0 <__d2b>
 80119b8:	901a      	str	r0, [sp, #104]	; 0x68
 80119ba:	2800      	cmp	r0, #0
 80119bc:	f43f af07 	beq.w	80117ce <_strtod_l+0x4a6>
 80119c0:	2101      	movs	r1, #1
 80119c2:	4640      	mov	r0, r8
 80119c4:	f004 ff48 	bl	8016858 <__i2b>
 80119c8:	9004      	str	r0, [sp, #16]
 80119ca:	4603      	mov	r3, r0
 80119cc:	2800      	cmp	r0, #0
 80119ce:	f43f aefe 	beq.w	80117ce <_strtod_l+0x4a6>
 80119d2:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80119d4:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80119d6:	2d00      	cmp	r5, #0
 80119d8:	bfab      	itete	ge
 80119da:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80119dc:	9b0f      	ldrlt	r3, [sp, #60]	; 0x3c
 80119de:	9c0f      	ldrge	r4, [sp, #60]	; 0x3c
 80119e0:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 80119e2:	bfac      	ite	ge
 80119e4:	195e      	addge	r6, r3, r5
 80119e6:	1b5c      	sublt	r4, r3, r5
 80119e8:	9b05      	ldr	r3, [sp, #20]
 80119ea:	1aed      	subs	r5, r5, r3
 80119ec:	4415      	add	r5, r2
 80119ee:	4b61      	ldr	r3, [pc, #388]	; (8011b74 <_strtod_l+0x84c>)
 80119f0:	3d01      	subs	r5, #1
 80119f2:	429d      	cmp	r5, r3
 80119f4:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80119f8:	f280 80a4 	bge.w	8011b44 <_strtod_l+0x81c>
 80119fc:	1b5b      	subs	r3, r3, r5
 80119fe:	2b1f      	cmp	r3, #31
 8011a00:	eba2 0203 	sub.w	r2, r2, r3
 8011a04:	f04f 0701 	mov.w	r7, #1
 8011a08:	f300 8091 	bgt.w	8011b2e <_strtod_l+0x806>
 8011a0c:	fa07 f303 	lsl.w	r3, r7, r3
 8011a10:	9314      	str	r3, [sp, #80]	; 0x50
 8011a12:	2500      	movs	r5, #0
 8011a14:	18b7      	adds	r7, r6, r2
 8011a16:	9b05      	ldr	r3, [sp, #20]
 8011a18:	42be      	cmp	r6, r7
 8011a1a:	4414      	add	r4, r2
 8011a1c:	441c      	add	r4, r3
 8011a1e:	4633      	mov	r3, r6
 8011a20:	bfa8      	it	ge
 8011a22:	463b      	movge	r3, r7
 8011a24:	42a3      	cmp	r3, r4
 8011a26:	bfa8      	it	ge
 8011a28:	4623      	movge	r3, r4
 8011a2a:	2b00      	cmp	r3, #0
 8011a2c:	bfc2      	ittt	gt
 8011a2e:	1aff      	subgt	r7, r7, r3
 8011a30:	1ae4      	subgt	r4, r4, r3
 8011a32:	1af6      	subgt	r6, r6, r3
 8011a34:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011a36:	b1bb      	cbz	r3, 8011a68 <_strtod_l+0x740>
 8011a38:	461a      	mov	r2, r3
 8011a3a:	9904      	ldr	r1, [sp, #16]
 8011a3c:	4640      	mov	r0, r8
 8011a3e:	f004 ffa1 	bl	8016984 <__pow5mult>
 8011a42:	9004      	str	r0, [sp, #16]
 8011a44:	2800      	cmp	r0, #0
 8011a46:	f43f aec2 	beq.w	80117ce <_strtod_l+0x4a6>
 8011a4a:	4601      	mov	r1, r0
 8011a4c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8011a4e:	4640      	mov	r0, r8
 8011a50:	f004 ff0b 	bl	801686a <__multiply>
 8011a54:	9008      	str	r0, [sp, #32]
 8011a56:	2800      	cmp	r0, #0
 8011a58:	f43f aeb9 	beq.w	80117ce <_strtod_l+0x4a6>
 8011a5c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8011a5e:	4640      	mov	r0, r8
 8011a60:	f004 fe1c 	bl	801669c <_Bfree>
 8011a64:	9b08      	ldr	r3, [sp, #32]
 8011a66:	931a      	str	r3, [sp, #104]	; 0x68
 8011a68:	2f00      	cmp	r7, #0
 8011a6a:	dc6f      	bgt.n	8011b4c <_strtod_l+0x824>
 8011a6c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011a6e:	2b00      	cmp	r3, #0
 8011a70:	d175      	bne.n	8011b5e <_strtod_l+0x836>
 8011a72:	2c00      	cmp	r4, #0
 8011a74:	dd08      	ble.n	8011a88 <_strtod_l+0x760>
 8011a76:	4622      	mov	r2, r4
 8011a78:	9906      	ldr	r1, [sp, #24]
 8011a7a:	4640      	mov	r0, r8
 8011a7c:	f004 ffd0 	bl	8016a20 <__lshift>
 8011a80:	9006      	str	r0, [sp, #24]
 8011a82:	2800      	cmp	r0, #0
 8011a84:	f43f aea3 	beq.w	80117ce <_strtod_l+0x4a6>
 8011a88:	2e00      	cmp	r6, #0
 8011a8a:	dd08      	ble.n	8011a9e <_strtod_l+0x776>
 8011a8c:	4632      	mov	r2, r6
 8011a8e:	9904      	ldr	r1, [sp, #16]
 8011a90:	4640      	mov	r0, r8
 8011a92:	f004 ffc5 	bl	8016a20 <__lshift>
 8011a96:	9004      	str	r0, [sp, #16]
 8011a98:	2800      	cmp	r0, #0
 8011a9a:	f43f ae98 	beq.w	80117ce <_strtod_l+0x4a6>
 8011a9e:	9a06      	ldr	r2, [sp, #24]
 8011aa0:	991a      	ldr	r1, [sp, #104]	; 0x68
 8011aa2:	4640      	mov	r0, r8
 8011aa4:	f005 f827 	bl	8016af6 <__mdiff>
 8011aa8:	4681      	mov	r9, r0
 8011aaa:	2800      	cmp	r0, #0
 8011aac:	f43f ae8f 	beq.w	80117ce <_strtod_l+0x4a6>
 8011ab0:	2400      	movs	r4, #0
 8011ab2:	68c3      	ldr	r3, [r0, #12]
 8011ab4:	9904      	ldr	r1, [sp, #16]
 8011ab6:	60c4      	str	r4, [r0, #12]
 8011ab8:	9308      	str	r3, [sp, #32]
 8011aba:	f005 f802 	bl	8016ac2 <__mcmp>
 8011abe:	42a0      	cmp	r0, r4
 8011ac0:	da5a      	bge.n	8011b78 <_strtod_l+0x850>
 8011ac2:	9b08      	ldr	r3, [sp, #32]
 8011ac4:	b9f3      	cbnz	r3, 8011b04 <_strtod_l+0x7dc>
 8011ac6:	f1ba 0f00 	cmp.w	sl, #0
 8011aca:	d11b      	bne.n	8011b04 <_strtod_l+0x7dc>
 8011acc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011ad0:	b9c3      	cbnz	r3, 8011b04 <_strtod_l+0x7dc>
 8011ad2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8011ad6:	0d1b      	lsrs	r3, r3, #20
 8011ad8:	051b      	lsls	r3, r3, #20
 8011ada:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8011ade:	d911      	bls.n	8011b04 <_strtod_l+0x7dc>
 8011ae0:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8011ae4:	b91b      	cbnz	r3, 8011aee <_strtod_l+0x7c6>
 8011ae6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011aea:	2b01      	cmp	r3, #1
 8011aec:	dd0a      	ble.n	8011b04 <_strtod_l+0x7dc>
 8011aee:	4649      	mov	r1, r9
 8011af0:	2201      	movs	r2, #1
 8011af2:	4640      	mov	r0, r8
 8011af4:	f004 ff94 	bl	8016a20 <__lshift>
 8011af8:	9904      	ldr	r1, [sp, #16]
 8011afa:	4681      	mov	r9, r0
 8011afc:	f004 ffe1 	bl	8016ac2 <__mcmp>
 8011b00:	2800      	cmp	r0, #0
 8011b02:	dc6a      	bgt.n	8011bda <_strtod_l+0x8b2>
 8011b04:	9b05      	ldr	r3, [sp, #20]
 8011b06:	2b00      	cmp	r3, #0
 8011b08:	d174      	bne.n	8011bf4 <_strtod_l+0x8cc>
 8011b0a:	e66b      	b.n	80117e4 <_strtod_l+0x4bc>
 8011b0c:	07e2      	lsls	r2, r4, #31
 8011b0e:	d504      	bpl.n	8011b1a <_strtod_l+0x7f2>
 8011b10:	e9d6 2300 	ldrd	r2, r3, [r6]
 8011b14:	f7ee fd7c 	bl	8000610 <__aeabi_dmul>
 8011b18:	2301      	movs	r3, #1
 8011b1a:	1064      	asrs	r4, r4, #1
 8011b1c:	3608      	adds	r6, #8
 8011b1e:	e6ec      	b.n	80118fa <_strtod_l+0x5d2>
 8011b20:	f04f 32ff 	mov.w	r2, #4294967295
 8011b24:	fa02 f303 	lsl.w	r3, r2, r3
 8011b28:	ea03 0a0a 	and.w	sl, r3, sl
 8011b2c:	e705      	b.n	801193a <_strtod_l+0x612>
 8011b2e:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8011b32:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8011b36:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8011b3a:	35e2      	adds	r5, #226	; 0xe2
 8011b3c:	fa07 f505 	lsl.w	r5, r7, r5
 8011b40:	9714      	str	r7, [sp, #80]	; 0x50
 8011b42:	e767      	b.n	8011a14 <_strtod_l+0x6ec>
 8011b44:	2301      	movs	r3, #1
 8011b46:	2500      	movs	r5, #0
 8011b48:	9314      	str	r3, [sp, #80]	; 0x50
 8011b4a:	e763      	b.n	8011a14 <_strtod_l+0x6ec>
 8011b4c:	463a      	mov	r2, r7
 8011b4e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8011b50:	4640      	mov	r0, r8
 8011b52:	f004 ff65 	bl	8016a20 <__lshift>
 8011b56:	901a      	str	r0, [sp, #104]	; 0x68
 8011b58:	2800      	cmp	r0, #0
 8011b5a:	d187      	bne.n	8011a6c <_strtod_l+0x744>
 8011b5c:	e637      	b.n	80117ce <_strtod_l+0x4a6>
 8011b5e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8011b60:	9906      	ldr	r1, [sp, #24]
 8011b62:	4640      	mov	r0, r8
 8011b64:	f004 ff0e 	bl	8016984 <__pow5mult>
 8011b68:	9006      	str	r0, [sp, #24]
 8011b6a:	2800      	cmp	r0, #0
 8011b6c:	d181      	bne.n	8011a72 <_strtod_l+0x74a>
 8011b6e:	e62e      	b.n	80117ce <_strtod_l+0x4a6>
 8011b70:	08019e08 	.word	0x08019e08
 8011b74:	fffffc02 	.word	0xfffffc02
 8011b78:	f040 8086 	bne.w	8011c88 <_strtod_l+0x960>
 8011b7c:	9a08      	ldr	r2, [sp, #32]
 8011b7e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011b82:	b332      	cbz	r2, 8011bd2 <_strtod_l+0x8aa>
 8011b84:	4aac      	ldr	r2, [pc, #688]	; (8011e38 <_strtod_l+0xb10>)
 8011b86:	4293      	cmp	r3, r2
 8011b88:	4659      	mov	r1, fp
 8011b8a:	d152      	bne.n	8011c32 <_strtod_l+0x90a>
 8011b8c:	9b05      	ldr	r3, [sp, #20]
 8011b8e:	4650      	mov	r0, sl
 8011b90:	b1d3      	cbz	r3, 8011bc8 <_strtod_l+0x8a0>
 8011b92:	4aaa      	ldr	r2, [pc, #680]	; (8011e3c <_strtod_l+0xb14>)
 8011b94:	400a      	ands	r2, r1
 8011b96:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8011b9a:	f04f 34ff 	mov.w	r4, #4294967295
 8011b9e:	d816      	bhi.n	8011bce <_strtod_l+0x8a6>
 8011ba0:	0d12      	lsrs	r2, r2, #20
 8011ba2:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8011ba6:	fa04 f303 	lsl.w	r3, r4, r3
 8011baa:	4283      	cmp	r3, r0
 8011bac:	d141      	bne.n	8011c32 <_strtod_l+0x90a>
 8011bae:	4aa4      	ldr	r2, [pc, #656]	; (8011e40 <_strtod_l+0xb18>)
 8011bb0:	4291      	cmp	r1, r2
 8011bb2:	d102      	bne.n	8011bba <_strtod_l+0x892>
 8011bb4:	3301      	adds	r3, #1
 8011bb6:	f43f ae0a 	beq.w	80117ce <_strtod_l+0x4a6>
 8011bba:	4ba0      	ldr	r3, [pc, #640]	; (8011e3c <_strtod_l+0xb14>)
 8011bbc:	400b      	ands	r3, r1
 8011bbe:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8011bc2:	f04f 0a00 	mov.w	sl, #0
 8011bc6:	e79d      	b.n	8011b04 <_strtod_l+0x7dc>
 8011bc8:	f04f 33ff 	mov.w	r3, #4294967295
 8011bcc:	e7ed      	b.n	8011baa <_strtod_l+0x882>
 8011bce:	4623      	mov	r3, r4
 8011bd0:	e7eb      	b.n	8011baa <_strtod_l+0x882>
 8011bd2:	bb73      	cbnz	r3, 8011c32 <_strtod_l+0x90a>
 8011bd4:	f1ba 0f00 	cmp.w	sl, #0
 8011bd8:	d12b      	bne.n	8011c32 <_strtod_l+0x90a>
 8011bda:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8011bde:	9a05      	ldr	r2, [sp, #20]
 8011be0:	0d1b      	lsrs	r3, r3, #20
 8011be2:	051b      	lsls	r3, r3, #20
 8011be4:	b1e2      	cbz	r2, 8011c20 <_strtod_l+0x8f8>
 8011be6:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8011bea:	dc19      	bgt.n	8011c20 <_strtod_l+0x8f8>
 8011bec:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
 8011bf0:	f77f ae61 	ble.w	80118b6 <_strtod_l+0x58e>
 8011bf4:	4b93      	ldr	r3, [pc, #588]	; (8011e44 <_strtod_l+0xb1c>)
 8011bf6:	930d      	str	r3, [sp, #52]	; 0x34
 8011bf8:	2300      	movs	r3, #0
 8011bfa:	930c      	str	r3, [sp, #48]	; 0x30
 8011bfc:	4650      	mov	r0, sl
 8011bfe:	4659      	mov	r1, fp
 8011c00:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8011c04:	f7ee fd04 	bl	8000610 <__aeabi_dmul>
 8011c08:	4682      	mov	sl, r0
 8011c0a:	468b      	mov	fp, r1
 8011c0c:	2900      	cmp	r1, #0
 8011c0e:	f47f ade9 	bne.w	80117e4 <_strtod_l+0x4bc>
 8011c12:	2800      	cmp	r0, #0
 8011c14:	f47f ade6 	bne.w	80117e4 <_strtod_l+0x4bc>
 8011c18:	2322      	movs	r3, #34	; 0x22
 8011c1a:	f8c8 3000 	str.w	r3, [r8]
 8011c1e:	e5e1      	b.n	80117e4 <_strtod_l+0x4bc>
 8011c20:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8011c24:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8011c28:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8011c2c:	f04f 3aff 	mov.w	sl, #4294967295
 8011c30:	e768      	b.n	8011b04 <_strtod_l+0x7dc>
 8011c32:	b19d      	cbz	r5, 8011c5c <_strtod_l+0x934>
 8011c34:	ea15 0f0b 	tst.w	r5, fp
 8011c38:	f43f af64 	beq.w	8011b04 <_strtod_l+0x7dc>
 8011c3c:	9b08      	ldr	r3, [sp, #32]
 8011c3e:	9a05      	ldr	r2, [sp, #20]
 8011c40:	4650      	mov	r0, sl
 8011c42:	4659      	mov	r1, fp
 8011c44:	b173      	cbz	r3, 8011c64 <_strtod_l+0x93c>
 8011c46:	f7ff fb4d 	bl	80112e4 <sulp>
 8011c4a:	4602      	mov	r2, r0
 8011c4c:	460b      	mov	r3, r1
 8011c4e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8011c52:	f7ee fb2b 	bl	80002ac <__adddf3>
 8011c56:	4682      	mov	sl, r0
 8011c58:	468b      	mov	fp, r1
 8011c5a:	e753      	b.n	8011b04 <_strtod_l+0x7dc>
 8011c5c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011c5e:	ea13 0f0a 	tst.w	r3, sl
 8011c62:	e7e9      	b.n	8011c38 <_strtod_l+0x910>
 8011c64:	f7ff fb3e 	bl	80112e4 <sulp>
 8011c68:	4602      	mov	r2, r0
 8011c6a:	460b      	mov	r3, r1
 8011c6c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8011c70:	f7ee fb1a 	bl	80002a8 <__aeabi_dsub>
 8011c74:	2200      	movs	r2, #0
 8011c76:	2300      	movs	r3, #0
 8011c78:	4682      	mov	sl, r0
 8011c7a:	468b      	mov	fp, r1
 8011c7c:	f7ee ff30 	bl	8000ae0 <__aeabi_dcmpeq>
 8011c80:	2800      	cmp	r0, #0
 8011c82:	f47f ae18 	bne.w	80118b6 <_strtod_l+0x58e>
 8011c86:	e73d      	b.n	8011b04 <_strtod_l+0x7dc>
 8011c88:	9904      	ldr	r1, [sp, #16]
 8011c8a:	4648      	mov	r0, r9
 8011c8c:	f005 f857 	bl	8016d3e <__ratio>
 8011c90:	2200      	movs	r2, #0
 8011c92:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8011c96:	4606      	mov	r6, r0
 8011c98:	460f      	mov	r7, r1
 8011c9a:	f7ee ff35 	bl	8000b08 <__aeabi_dcmple>
 8011c9e:	2800      	cmp	r0, #0
 8011ca0:	d070      	beq.n	8011d84 <_strtod_l+0xa5c>
 8011ca2:	9b08      	ldr	r3, [sp, #32]
 8011ca4:	2b00      	cmp	r3, #0
 8011ca6:	d043      	beq.n	8011d30 <_strtod_l+0xa08>
 8011ca8:	4f67      	ldr	r7, [pc, #412]	; (8011e48 <_strtod_l+0xb20>)
 8011caa:	2600      	movs	r6, #0
 8011cac:	4d66      	ldr	r5, [pc, #408]	; (8011e48 <_strtod_l+0xb20>)
 8011cae:	4b63      	ldr	r3, [pc, #396]	; (8011e3c <_strtod_l+0xb14>)
 8011cb0:	ea0b 0303 	and.w	r3, fp, r3
 8011cb4:	9314      	str	r3, [sp, #80]	; 0x50
 8011cb6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011cb8:	4b64      	ldr	r3, [pc, #400]	; (8011e4c <_strtod_l+0xb24>)
 8011cba:	429a      	cmp	r2, r3
 8011cbc:	f040 80ce 	bne.w	8011e5c <_strtod_l+0xb34>
 8011cc0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8011cc4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8011cc8:	4650      	mov	r0, sl
 8011cca:	4659      	mov	r1, fp
 8011ccc:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8011cd0:	f004 ff70 	bl	8016bb4 <__ulp>
 8011cd4:	4602      	mov	r2, r0
 8011cd6:	460b      	mov	r3, r1
 8011cd8:	4630      	mov	r0, r6
 8011cda:	4639      	mov	r1, r7
 8011cdc:	f7ee fc98 	bl	8000610 <__aeabi_dmul>
 8011ce0:	4652      	mov	r2, sl
 8011ce2:	465b      	mov	r3, fp
 8011ce4:	f7ee fae2 	bl	80002ac <__adddf3>
 8011ce8:	4a54      	ldr	r2, [pc, #336]	; (8011e3c <_strtod_l+0xb14>)
 8011cea:	4b59      	ldr	r3, [pc, #356]	; (8011e50 <_strtod_l+0xb28>)
 8011cec:	400a      	ands	r2, r1
 8011cee:	429a      	cmp	r2, r3
 8011cf0:	4682      	mov	sl, r0
 8011cf2:	d95d      	bls.n	8011db0 <_strtod_l+0xa88>
 8011cf4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8011cf6:	f103 7354 	add.w	r3, r3, #55574528	; 0x3500000
 8011cfa:	429a      	cmp	r2, r3
 8011cfc:	d103      	bne.n	8011d06 <_strtod_l+0x9de>
 8011cfe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011d00:	3301      	adds	r3, #1
 8011d02:	f43f ad64 	beq.w	80117ce <_strtod_l+0x4a6>
 8011d06:	f8df b138 	ldr.w	fp, [pc, #312]	; 8011e40 <_strtod_l+0xb18>
 8011d0a:	f04f 3aff 	mov.w	sl, #4294967295
 8011d0e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8011d10:	4640      	mov	r0, r8
 8011d12:	f004 fcc3 	bl	801669c <_Bfree>
 8011d16:	9906      	ldr	r1, [sp, #24]
 8011d18:	4640      	mov	r0, r8
 8011d1a:	f004 fcbf 	bl	801669c <_Bfree>
 8011d1e:	9904      	ldr	r1, [sp, #16]
 8011d20:	4640      	mov	r0, r8
 8011d22:	f004 fcbb 	bl	801669c <_Bfree>
 8011d26:	4649      	mov	r1, r9
 8011d28:	4640      	mov	r0, r8
 8011d2a:	f004 fcb7 	bl	801669c <_Bfree>
 8011d2e:	e626      	b.n	801197e <_strtod_l+0x656>
 8011d30:	f1ba 0f00 	cmp.w	sl, #0
 8011d34:	d118      	bne.n	8011d68 <_strtod_l+0xa40>
 8011d36:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011d3a:	b9e3      	cbnz	r3, 8011d76 <_strtod_l+0xa4e>
 8011d3c:	2200      	movs	r2, #0
 8011d3e:	4b42      	ldr	r3, [pc, #264]	; (8011e48 <_strtod_l+0xb20>)
 8011d40:	4630      	mov	r0, r6
 8011d42:	4639      	mov	r1, r7
 8011d44:	f7ee fed6 	bl	8000af4 <__aeabi_dcmplt>
 8011d48:	b9c8      	cbnz	r0, 8011d7e <_strtod_l+0xa56>
 8011d4a:	2200      	movs	r2, #0
 8011d4c:	4b41      	ldr	r3, [pc, #260]	; (8011e54 <_strtod_l+0xb2c>)
 8011d4e:	4630      	mov	r0, r6
 8011d50:	4639      	mov	r1, r7
 8011d52:	f7ee fc5d 	bl	8000610 <__aeabi_dmul>
 8011d56:	4604      	mov	r4, r0
 8011d58:	460d      	mov	r5, r1
 8011d5a:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8011d5e:	9416      	str	r4, [sp, #88]	; 0x58
 8011d60:	9317      	str	r3, [sp, #92]	; 0x5c
 8011d62:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 8011d66:	e7a2      	b.n	8011cae <_strtod_l+0x986>
 8011d68:	f1ba 0f01 	cmp.w	sl, #1
 8011d6c:	d103      	bne.n	8011d76 <_strtod_l+0xa4e>
 8011d6e:	f1bb 0f00 	cmp.w	fp, #0
 8011d72:	f43f ada0 	beq.w	80118b6 <_strtod_l+0x58e>
 8011d76:	2600      	movs	r6, #0
 8011d78:	4f37      	ldr	r7, [pc, #220]	; (8011e58 <_strtod_l+0xb30>)
 8011d7a:	2400      	movs	r4, #0
 8011d7c:	e796      	b.n	8011cac <_strtod_l+0x984>
 8011d7e:	9c08      	ldr	r4, [sp, #32]
 8011d80:	4d34      	ldr	r5, [pc, #208]	; (8011e54 <_strtod_l+0xb2c>)
 8011d82:	e7ea      	b.n	8011d5a <_strtod_l+0xa32>
 8011d84:	4b33      	ldr	r3, [pc, #204]	; (8011e54 <_strtod_l+0xb2c>)
 8011d86:	2200      	movs	r2, #0
 8011d88:	4630      	mov	r0, r6
 8011d8a:	4639      	mov	r1, r7
 8011d8c:	f7ee fc40 	bl	8000610 <__aeabi_dmul>
 8011d90:	9b08      	ldr	r3, [sp, #32]
 8011d92:	4604      	mov	r4, r0
 8011d94:	460d      	mov	r5, r1
 8011d96:	b933      	cbnz	r3, 8011da6 <_strtod_l+0xa7e>
 8011d98:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011d9c:	9010      	str	r0, [sp, #64]	; 0x40
 8011d9e:	9311      	str	r3, [sp, #68]	; 0x44
 8011da0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8011da4:	e783      	b.n	8011cae <_strtod_l+0x986>
 8011da6:	4602      	mov	r2, r0
 8011da8:	460b      	mov	r3, r1
 8011daa:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8011dae:	e7f7      	b.n	8011da0 <_strtod_l+0xa78>
 8011db0:	f101 7b54 	add.w	fp, r1, #55574528	; 0x3500000
 8011db4:	9b05      	ldr	r3, [sp, #20]
 8011db6:	2b00      	cmp	r3, #0
 8011db8:	d1a9      	bne.n	8011d0e <_strtod_l+0x9e6>
 8011dba:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8011dbe:	0d1b      	lsrs	r3, r3, #20
 8011dc0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011dc2:	051b      	lsls	r3, r3, #20
 8011dc4:	429a      	cmp	r2, r3
 8011dc6:	465e      	mov	r6, fp
 8011dc8:	d1a1      	bne.n	8011d0e <_strtod_l+0x9e6>
 8011dca:	4629      	mov	r1, r5
 8011dcc:	4620      	mov	r0, r4
 8011dce:	f7ee fecf 	bl	8000b70 <__aeabi_d2iz>
 8011dd2:	f7ee fbb7 	bl	8000544 <__aeabi_i2d>
 8011dd6:	460b      	mov	r3, r1
 8011dd8:	4602      	mov	r2, r0
 8011dda:	4629      	mov	r1, r5
 8011ddc:	4620      	mov	r0, r4
 8011dde:	f7ee fa63 	bl	80002a8 <__aeabi_dsub>
 8011de2:	9b08      	ldr	r3, [sp, #32]
 8011de4:	4604      	mov	r4, r0
 8011de6:	460d      	mov	r5, r1
 8011de8:	b933      	cbnz	r3, 8011df8 <_strtod_l+0xad0>
 8011dea:	f1ba 0f00 	cmp.w	sl, #0
 8011dee:	d103      	bne.n	8011df8 <_strtod_l+0xad0>
 8011df0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8011df4:	2e00      	cmp	r6, #0
 8011df6:	d06c      	beq.n	8011ed2 <_strtod_l+0xbaa>
 8011df8:	a30b      	add	r3, pc, #44	; (adr r3, 8011e28 <_strtod_l+0xb00>)
 8011dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011dfe:	4620      	mov	r0, r4
 8011e00:	4629      	mov	r1, r5
 8011e02:	f7ee fe77 	bl	8000af4 <__aeabi_dcmplt>
 8011e06:	2800      	cmp	r0, #0
 8011e08:	f47f acec 	bne.w	80117e4 <_strtod_l+0x4bc>
 8011e0c:	a308      	add	r3, pc, #32	; (adr r3, 8011e30 <_strtod_l+0xb08>)
 8011e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e12:	4620      	mov	r0, r4
 8011e14:	4629      	mov	r1, r5
 8011e16:	f7ee fe8b 	bl	8000b30 <__aeabi_dcmpgt>
 8011e1a:	2800      	cmp	r0, #0
 8011e1c:	f43f af77 	beq.w	8011d0e <_strtod_l+0x9e6>
 8011e20:	e4e0      	b.n	80117e4 <_strtod_l+0x4bc>
 8011e22:	bf00      	nop
 8011e24:	f3af 8000 	nop.w
 8011e28:	94a03595 	.word	0x94a03595
 8011e2c:	3fdfffff 	.word	0x3fdfffff
 8011e30:	35afe535 	.word	0x35afe535
 8011e34:	3fe00000 	.word	0x3fe00000
 8011e38:	000fffff 	.word	0x000fffff
 8011e3c:	7ff00000 	.word	0x7ff00000
 8011e40:	7fefffff 	.word	0x7fefffff
 8011e44:	39500000 	.word	0x39500000
 8011e48:	3ff00000 	.word	0x3ff00000
 8011e4c:	7fe00000 	.word	0x7fe00000
 8011e50:	7c9fffff 	.word	0x7c9fffff
 8011e54:	3fe00000 	.word	0x3fe00000
 8011e58:	bff00000 	.word	0xbff00000
 8011e5c:	9b05      	ldr	r3, [sp, #20]
 8011e5e:	b313      	cbz	r3, 8011ea6 <_strtod_l+0xb7e>
 8011e60:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011e62:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8011e66:	d81e      	bhi.n	8011ea6 <_strtod_l+0xb7e>
 8011e68:	a325      	add	r3, pc, #148	; (adr r3, 8011f00 <_strtod_l+0xbd8>)
 8011e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e6e:	4620      	mov	r0, r4
 8011e70:	4629      	mov	r1, r5
 8011e72:	f7ee fe49 	bl	8000b08 <__aeabi_dcmple>
 8011e76:	b190      	cbz	r0, 8011e9e <_strtod_l+0xb76>
 8011e78:	4629      	mov	r1, r5
 8011e7a:	4620      	mov	r0, r4
 8011e7c:	f7ee fea0 	bl	8000bc0 <__aeabi_d2uiz>
 8011e80:	2800      	cmp	r0, #0
 8011e82:	bf08      	it	eq
 8011e84:	2001      	moveq	r0, #1
 8011e86:	f7ee fb4d 	bl	8000524 <__aeabi_ui2d>
 8011e8a:	9b08      	ldr	r3, [sp, #32]
 8011e8c:	4604      	mov	r4, r0
 8011e8e:	460d      	mov	r5, r1
 8011e90:	b9d3      	cbnz	r3, 8011ec8 <_strtod_l+0xba0>
 8011e92:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011e96:	9012      	str	r0, [sp, #72]	; 0x48
 8011e98:	9313      	str	r3, [sp, #76]	; 0x4c
 8011e9a:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8011e9e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011ea0:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8011ea4:	1a9f      	subs	r7, r3, r2
 8011ea6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8011eaa:	f004 fe83 	bl	8016bb4 <__ulp>
 8011eae:	4602      	mov	r2, r0
 8011eb0:	460b      	mov	r3, r1
 8011eb2:	4630      	mov	r0, r6
 8011eb4:	4639      	mov	r1, r7
 8011eb6:	f7ee fbab 	bl	8000610 <__aeabi_dmul>
 8011eba:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8011ebe:	f7ee f9f5 	bl	80002ac <__adddf3>
 8011ec2:	4682      	mov	sl, r0
 8011ec4:	468b      	mov	fp, r1
 8011ec6:	e775      	b.n	8011db4 <_strtod_l+0xa8c>
 8011ec8:	4602      	mov	r2, r0
 8011eca:	460b      	mov	r3, r1
 8011ecc:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8011ed0:	e7e3      	b.n	8011e9a <_strtod_l+0xb72>
 8011ed2:	a30d      	add	r3, pc, #52	; (adr r3, 8011f08 <_strtod_l+0xbe0>)
 8011ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ed8:	f7ee fe0c 	bl	8000af4 <__aeabi_dcmplt>
 8011edc:	e79d      	b.n	8011e1a <_strtod_l+0xaf2>
 8011ede:	2300      	movs	r3, #0
 8011ee0:	9309      	str	r3, [sp, #36]	; 0x24
 8011ee2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8011ee4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8011ee6:	6013      	str	r3, [r2, #0]
 8011ee8:	f7ff ba62 	b.w	80113b0 <_strtod_l+0x88>
 8011eec:	2b65      	cmp	r3, #101	; 0x65
 8011eee:	f04f 0200 	mov.w	r2, #0
 8011ef2:	f43f abb2 	beq.w	801165a <_strtod_l+0x332>
 8011ef6:	4615      	mov	r5, r2
 8011ef8:	2101      	movs	r1, #1
 8011efa:	f7ff bad1 	b.w	80114a0 <_strtod_l+0x178>
 8011efe:	bf00      	nop
 8011f00:	ffc00000 	.word	0xffc00000
 8011f04:	41dfffff 	.word	0x41dfffff
 8011f08:	94a03595 	.word	0x94a03595
 8011f0c:	3fcfffff 	.word	0x3fcfffff

08011f10 <strtod>:
 8011f10:	4b06      	ldr	r3, [pc, #24]	; (8011f2c <strtod+0x1c>)
 8011f12:	4a07      	ldr	r2, [pc, #28]	; (8011f30 <strtod+0x20>)
 8011f14:	b410      	push	{r4}
 8011f16:	681c      	ldr	r4, [r3, #0]
 8011f18:	6a23      	ldr	r3, [r4, #32]
 8011f1a:	2b00      	cmp	r3, #0
 8011f1c:	bf08      	it	eq
 8011f1e:	4613      	moveq	r3, r2
 8011f20:	460a      	mov	r2, r1
 8011f22:	4601      	mov	r1, r0
 8011f24:	4620      	mov	r0, r4
 8011f26:	bc10      	pop	{r4}
 8011f28:	f7ff b9fe 	b.w	8011328 <_strtod_l>
 8011f2c:	20000014 	.word	0x20000014
 8011f30:	20000560 	.word	0x20000560

08011f34 <strtok>:
 8011f34:	4b14      	ldr	r3, [pc, #80]	; (8011f88 <strtok+0x54>)
 8011f36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011f3a:	681d      	ldr	r5, [r3, #0]
 8011f3c:	f8d5 40e8 	ldr.w	r4, [r5, #232]	; 0xe8
 8011f40:	4606      	mov	r6, r0
 8011f42:	460f      	mov	r7, r1
 8011f44:	b9bc      	cbnz	r4, 8011f76 <strtok+0x42>
 8011f46:	2050      	movs	r0, #80	; 0x50
 8011f48:	f7fe fb9c 	bl	8010684 <malloc>
 8011f4c:	f8c5 00e8 	str.w	r0, [r5, #232]	; 0xe8
 8011f50:	6004      	str	r4, [r0, #0]
 8011f52:	6044      	str	r4, [r0, #4]
 8011f54:	6084      	str	r4, [r0, #8]
 8011f56:	60c4      	str	r4, [r0, #12]
 8011f58:	6104      	str	r4, [r0, #16]
 8011f5a:	6144      	str	r4, [r0, #20]
 8011f5c:	6184      	str	r4, [r0, #24]
 8011f5e:	6284      	str	r4, [r0, #40]	; 0x28
 8011f60:	62c4      	str	r4, [r0, #44]	; 0x2c
 8011f62:	6304      	str	r4, [r0, #48]	; 0x30
 8011f64:	6344      	str	r4, [r0, #52]	; 0x34
 8011f66:	6384      	str	r4, [r0, #56]	; 0x38
 8011f68:	63c4      	str	r4, [r0, #60]	; 0x3c
 8011f6a:	6404      	str	r4, [r0, #64]	; 0x40
 8011f6c:	6444      	str	r4, [r0, #68]	; 0x44
 8011f6e:	6484      	str	r4, [r0, #72]	; 0x48
 8011f70:	64c4      	str	r4, [r0, #76]	; 0x4c
 8011f72:	7704      	strb	r4, [r0, #28]
 8011f74:	6244      	str	r4, [r0, #36]	; 0x24
 8011f76:	f8d5 20e8 	ldr.w	r2, [r5, #232]	; 0xe8
 8011f7a:	4639      	mov	r1, r7
 8011f7c:	4630      	mov	r0, r6
 8011f7e:	2301      	movs	r3, #1
 8011f80:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011f84:	f000 b802 	b.w	8011f8c <__strtok_r>
 8011f88:	20000014 	.word	0x20000014

08011f8c <__strtok_r>:
 8011f8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011f8e:	b918      	cbnz	r0, 8011f98 <__strtok_r+0xc>
 8011f90:	6810      	ldr	r0, [r2, #0]
 8011f92:	b908      	cbnz	r0, 8011f98 <__strtok_r+0xc>
 8011f94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011f96:	4620      	mov	r0, r4
 8011f98:	4604      	mov	r4, r0
 8011f9a:	460f      	mov	r7, r1
 8011f9c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8011fa0:	f817 6b01 	ldrb.w	r6, [r7], #1
 8011fa4:	b91e      	cbnz	r6, 8011fae <__strtok_r+0x22>
 8011fa6:	b965      	cbnz	r5, 8011fc2 <__strtok_r+0x36>
 8011fa8:	6015      	str	r5, [r2, #0]
 8011faa:	4628      	mov	r0, r5
 8011fac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011fae:	42b5      	cmp	r5, r6
 8011fb0:	d1f6      	bne.n	8011fa0 <__strtok_r+0x14>
 8011fb2:	2b00      	cmp	r3, #0
 8011fb4:	d1ef      	bne.n	8011f96 <__strtok_r+0xa>
 8011fb6:	6014      	str	r4, [r2, #0]
 8011fb8:	7003      	strb	r3, [r0, #0]
 8011fba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011fbc:	461c      	mov	r4, r3
 8011fbe:	e00c      	b.n	8011fda <__strtok_r+0x4e>
 8011fc0:	b915      	cbnz	r5, 8011fc8 <__strtok_r+0x3c>
 8011fc2:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011fc6:	460e      	mov	r6, r1
 8011fc8:	f816 5b01 	ldrb.w	r5, [r6], #1
 8011fcc:	42ab      	cmp	r3, r5
 8011fce:	d1f7      	bne.n	8011fc0 <__strtok_r+0x34>
 8011fd0:	2b00      	cmp	r3, #0
 8011fd2:	d0f3      	beq.n	8011fbc <__strtok_r+0x30>
 8011fd4:	2300      	movs	r3, #0
 8011fd6:	f804 3c01 	strb.w	r3, [r4, #-1]
 8011fda:	6014      	str	r4, [r2, #0]
 8011fdc:	bdf0      	pop	{r4, r5, r6, r7, pc}

08011fde <_strtol_l.isra.0>:
 8011fde:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011fe2:	4680      	mov	r8, r0
 8011fe4:	4689      	mov	r9, r1
 8011fe6:	4692      	mov	sl, r2
 8011fe8:	461f      	mov	r7, r3
 8011fea:	468b      	mov	fp, r1
 8011fec:	465d      	mov	r5, fp
 8011fee:	980a      	ldr	r0, [sp, #40]	; 0x28
 8011ff0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011ff4:	f004 fa5e 	bl	80164b4 <__locale_ctype_ptr_l>
 8011ff8:	4420      	add	r0, r4
 8011ffa:	7846      	ldrb	r6, [r0, #1]
 8011ffc:	f016 0608 	ands.w	r6, r6, #8
 8012000:	d10b      	bne.n	801201a <_strtol_l.isra.0+0x3c>
 8012002:	2c2d      	cmp	r4, #45	; 0x2d
 8012004:	d10b      	bne.n	801201e <_strtol_l.isra.0+0x40>
 8012006:	782c      	ldrb	r4, [r5, #0]
 8012008:	2601      	movs	r6, #1
 801200a:	f10b 0502 	add.w	r5, fp, #2
 801200e:	b167      	cbz	r7, 801202a <_strtol_l.isra.0+0x4c>
 8012010:	2f10      	cmp	r7, #16
 8012012:	d114      	bne.n	801203e <_strtol_l.isra.0+0x60>
 8012014:	2c30      	cmp	r4, #48	; 0x30
 8012016:	d00a      	beq.n	801202e <_strtol_l.isra.0+0x50>
 8012018:	e011      	b.n	801203e <_strtol_l.isra.0+0x60>
 801201a:	46ab      	mov	fp, r5
 801201c:	e7e6      	b.n	8011fec <_strtol_l.isra.0+0xe>
 801201e:	2c2b      	cmp	r4, #43	; 0x2b
 8012020:	bf04      	itt	eq
 8012022:	782c      	ldrbeq	r4, [r5, #0]
 8012024:	f10b 0502 	addeq.w	r5, fp, #2
 8012028:	e7f1      	b.n	801200e <_strtol_l.isra.0+0x30>
 801202a:	2c30      	cmp	r4, #48	; 0x30
 801202c:	d127      	bne.n	801207e <_strtol_l.isra.0+0xa0>
 801202e:	782b      	ldrb	r3, [r5, #0]
 8012030:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8012034:	2b58      	cmp	r3, #88	; 0x58
 8012036:	d14b      	bne.n	80120d0 <_strtol_l.isra.0+0xf2>
 8012038:	786c      	ldrb	r4, [r5, #1]
 801203a:	2710      	movs	r7, #16
 801203c:	3502      	adds	r5, #2
 801203e:	2e00      	cmp	r6, #0
 8012040:	bf0c      	ite	eq
 8012042:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8012046:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 801204a:	2200      	movs	r2, #0
 801204c:	fbb1 fef7 	udiv	lr, r1, r7
 8012050:	4610      	mov	r0, r2
 8012052:	fb07 1c1e 	mls	ip, r7, lr, r1
 8012056:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 801205a:	2b09      	cmp	r3, #9
 801205c:	d811      	bhi.n	8012082 <_strtol_l.isra.0+0xa4>
 801205e:	461c      	mov	r4, r3
 8012060:	42a7      	cmp	r7, r4
 8012062:	dd1d      	ble.n	80120a0 <_strtol_l.isra.0+0xc2>
 8012064:	1c53      	adds	r3, r2, #1
 8012066:	d007      	beq.n	8012078 <_strtol_l.isra.0+0x9a>
 8012068:	4586      	cmp	lr, r0
 801206a:	d316      	bcc.n	801209a <_strtol_l.isra.0+0xbc>
 801206c:	d101      	bne.n	8012072 <_strtol_l.isra.0+0x94>
 801206e:	45a4      	cmp	ip, r4
 8012070:	db13      	blt.n	801209a <_strtol_l.isra.0+0xbc>
 8012072:	fb00 4007 	mla	r0, r0, r7, r4
 8012076:	2201      	movs	r2, #1
 8012078:	f815 4b01 	ldrb.w	r4, [r5], #1
 801207c:	e7eb      	b.n	8012056 <_strtol_l.isra.0+0x78>
 801207e:	270a      	movs	r7, #10
 8012080:	e7dd      	b.n	801203e <_strtol_l.isra.0+0x60>
 8012082:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8012086:	2b19      	cmp	r3, #25
 8012088:	d801      	bhi.n	801208e <_strtol_l.isra.0+0xb0>
 801208a:	3c37      	subs	r4, #55	; 0x37
 801208c:	e7e8      	b.n	8012060 <_strtol_l.isra.0+0x82>
 801208e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8012092:	2b19      	cmp	r3, #25
 8012094:	d804      	bhi.n	80120a0 <_strtol_l.isra.0+0xc2>
 8012096:	3c57      	subs	r4, #87	; 0x57
 8012098:	e7e2      	b.n	8012060 <_strtol_l.isra.0+0x82>
 801209a:	f04f 32ff 	mov.w	r2, #4294967295
 801209e:	e7eb      	b.n	8012078 <_strtol_l.isra.0+0x9a>
 80120a0:	1c53      	adds	r3, r2, #1
 80120a2:	d108      	bne.n	80120b6 <_strtol_l.isra.0+0xd8>
 80120a4:	2322      	movs	r3, #34	; 0x22
 80120a6:	f8c8 3000 	str.w	r3, [r8]
 80120aa:	4608      	mov	r0, r1
 80120ac:	f1ba 0f00 	cmp.w	sl, #0
 80120b0:	d107      	bne.n	80120c2 <_strtol_l.isra.0+0xe4>
 80120b2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80120b6:	b106      	cbz	r6, 80120ba <_strtol_l.isra.0+0xdc>
 80120b8:	4240      	negs	r0, r0
 80120ba:	f1ba 0f00 	cmp.w	sl, #0
 80120be:	d00c      	beq.n	80120da <_strtol_l.isra.0+0xfc>
 80120c0:	b122      	cbz	r2, 80120cc <_strtol_l.isra.0+0xee>
 80120c2:	3d01      	subs	r5, #1
 80120c4:	f8ca 5000 	str.w	r5, [sl]
 80120c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80120cc:	464d      	mov	r5, r9
 80120ce:	e7f9      	b.n	80120c4 <_strtol_l.isra.0+0xe6>
 80120d0:	2430      	movs	r4, #48	; 0x30
 80120d2:	2f00      	cmp	r7, #0
 80120d4:	d1b3      	bne.n	801203e <_strtol_l.isra.0+0x60>
 80120d6:	2708      	movs	r7, #8
 80120d8:	e7b1      	b.n	801203e <_strtol_l.isra.0+0x60>
 80120da:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

080120e0 <_strtol_r>:
 80120e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80120e2:	4c06      	ldr	r4, [pc, #24]	; (80120fc <_strtol_r+0x1c>)
 80120e4:	4d06      	ldr	r5, [pc, #24]	; (8012100 <_strtol_r+0x20>)
 80120e6:	6824      	ldr	r4, [r4, #0]
 80120e8:	6a24      	ldr	r4, [r4, #32]
 80120ea:	2c00      	cmp	r4, #0
 80120ec:	bf08      	it	eq
 80120ee:	462c      	moveq	r4, r5
 80120f0:	9400      	str	r4, [sp, #0]
 80120f2:	f7ff ff74 	bl	8011fde <_strtol_l.isra.0>
 80120f6:	b003      	add	sp, #12
 80120f8:	bd30      	pop	{r4, r5, pc}
 80120fa:	bf00      	nop
 80120fc:	20000014 	.word	0x20000014
 8012100:	20000560 	.word	0x20000560

08012104 <strtol>:
 8012104:	4b08      	ldr	r3, [pc, #32]	; (8012128 <strtol+0x24>)
 8012106:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8012108:	681c      	ldr	r4, [r3, #0]
 801210a:	4d08      	ldr	r5, [pc, #32]	; (801212c <strtol+0x28>)
 801210c:	6a23      	ldr	r3, [r4, #32]
 801210e:	2b00      	cmp	r3, #0
 8012110:	bf08      	it	eq
 8012112:	462b      	moveq	r3, r5
 8012114:	9300      	str	r3, [sp, #0]
 8012116:	4613      	mov	r3, r2
 8012118:	460a      	mov	r2, r1
 801211a:	4601      	mov	r1, r0
 801211c:	4620      	mov	r0, r4
 801211e:	f7ff ff5e 	bl	8011fde <_strtol_l.isra.0>
 8012122:	b003      	add	sp, #12
 8012124:	bd30      	pop	{r4, r5, pc}
 8012126:	bf00      	nop
 8012128:	20000014 	.word	0x20000014
 801212c:	20000560 	.word	0x20000560

08012130 <_svfprintf_r>:
 8012130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012134:	b0bf      	sub	sp, #252	; 0xfc
 8012136:	4689      	mov	r9, r1
 8012138:	4615      	mov	r5, r2
 801213a:	461f      	mov	r7, r3
 801213c:	4682      	mov	sl, r0
 801213e:	f004 f9cd 	bl	80164dc <_localeconv_r>
 8012142:	6803      	ldr	r3, [r0, #0]
 8012144:	9311      	str	r3, [sp, #68]	; 0x44
 8012146:	4618      	mov	r0, r3
 8012148:	f7ee f84c 	bl	80001e4 <strlen>
 801214c:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8012150:	900a      	str	r0, [sp, #40]	; 0x28
 8012152:	061b      	lsls	r3, r3, #24
 8012154:	d518      	bpl.n	8012188 <_svfprintf_r+0x58>
 8012156:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801215a:	b9ab      	cbnz	r3, 8012188 <_svfprintf_r+0x58>
 801215c:	2140      	movs	r1, #64	; 0x40
 801215e:	4650      	mov	r0, sl
 8012160:	f7fe faa0 	bl	80106a4 <_malloc_r>
 8012164:	f8c9 0000 	str.w	r0, [r9]
 8012168:	f8c9 0010 	str.w	r0, [r9, #16]
 801216c:	b948      	cbnz	r0, 8012182 <_svfprintf_r+0x52>
 801216e:	230c      	movs	r3, #12
 8012170:	f8ca 3000 	str.w	r3, [sl]
 8012174:	f04f 33ff 	mov.w	r3, #4294967295
 8012178:	930b      	str	r3, [sp, #44]	; 0x2c
 801217a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 801217c:	b03f      	add	sp, #252	; 0xfc
 801217e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012182:	2340      	movs	r3, #64	; 0x40
 8012184:	f8c9 3014 	str.w	r3, [r9, #20]
 8012188:	2300      	movs	r3, #0
 801218a:	ac2e      	add	r4, sp, #184	; 0xb8
 801218c:	9421      	str	r4, [sp, #132]	; 0x84
 801218e:	9323      	str	r3, [sp, #140]	; 0x8c
 8012190:	9322      	str	r3, [sp, #136]	; 0x88
 8012192:	9509      	str	r5, [sp, #36]	; 0x24
 8012194:	9307      	str	r3, [sp, #28]
 8012196:	930d      	str	r3, [sp, #52]	; 0x34
 8012198:	930e      	str	r3, [sp, #56]	; 0x38
 801219a:	9315      	str	r3, [sp, #84]	; 0x54
 801219c:	9314      	str	r3, [sp, #80]	; 0x50
 801219e:	930b      	str	r3, [sp, #44]	; 0x2c
 80121a0:	9312      	str	r3, [sp, #72]	; 0x48
 80121a2:	9313      	str	r3, [sp, #76]	; 0x4c
 80121a4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80121a6:	462b      	mov	r3, r5
 80121a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80121ac:	b112      	cbz	r2, 80121b4 <_svfprintf_r+0x84>
 80121ae:	2a25      	cmp	r2, #37	; 0x25
 80121b0:	f040 8083 	bne.w	80122ba <_svfprintf_r+0x18a>
 80121b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80121b6:	1aee      	subs	r6, r5, r3
 80121b8:	d00d      	beq.n	80121d6 <_svfprintf_r+0xa6>
 80121ba:	e884 0048 	stmia.w	r4, {r3, r6}
 80121be:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80121c0:	4433      	add	r3, r6
 80121c2:	9323      	str	r3, [sp, #140]	; 0x8c
 80121c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80121c6:	3301      	adds	r3, #1
 80121c8:	2b07      	cmp	r3, #7
 80121ca:	9322      	str	r3, [sp, #136]	; 0x88
 80121cc:	dc77      	bgt.n	80122be <_svfprintf_r+0x18e>
 80121ce:	3408      	adds	r4, #8
 80121d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80121d2:	4433      	add	r3, r6
 80121d4:	930b      	str	r3, [sp, #44]	; 0x2c
 80121d6:	782b      	ldrb	r3, [r5, #0]
 80121d8:	2b00      	cmp	r3, #0
 80121da:	f000 8725 	beq.w	8013028 <_svfprintf_r+0xef8>
 80121de:	2300      	movs	r3, #0
 80121e0:	1c69      	adds	r1, r5, #1
 80121e2:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 80121e6:	461a      	mov	r2, r3
 80121e8:	f04f 3bff 	mov.w	fp, #4294967295
 80121ec:	930c      	str	r3, [sp, #48]	; 0x30
 80121ee:	461d      	mov	r5, r3
 80121f0:	200a      	movs	r0, #10
 80121f2:	1c4e      	adds	r6, r1, #1
 80121f4:	7809      	ldrb	r1, [r1, #0]
 80121f6:	9609      	str	r6, [sp, #36]	; 0x24
 80121f8:	9106      	str	r1, [sp, #24]
 80121fa:	9906      	ldr	r1, [sp, #24]
 80121fc:	3920      	subs	r1, #32
 80121fe:	2958      	cmp	r1, #88	; 0x58
 8012200:	f200 8414 	bhi.w	8012a2c <_svfprintf_r+0x8fc>
 8012204:	e8df f011 	tbh	[pc, r1, lsl #1]
 8012208:	041200a6 	.word	0x041200a6
 801220c:	00ab0412 	.word	0x00ab0412
 8012210:	04120412 	.word	0x04120412
 8012214:	04120412 	.word	0x04120412
 8012218:	04120412 	.word	0x04120412
 801221c:	006500ae 	.word	0x006500ae
 8012220:	00b70412 	.word	0x00b70412
 8012224:	041200ba 	.word	0x041200ba
 8012228:	00da00d7 	.word	0x00da00d7
 801222c:	00da00da 	.word	0x00da00da
 8012230:	00da00da 	.word	0x00da00da
 8012234:	00da00da 	.word	0x00da00da
 8012238:	00da00da 	.word	0x00da00da
 801223c:	04120412 	.word	0x04120412
 8012240:	04120412 	.word	0x04120412
 8012244:	04120412 	.word	0x04120412
 8012248:	04120412 	.word	0x04120412
 801224c:	04120412 	.word	0x04120412
 8012250:	0124010e 	.word	0x0124010e
 8012254:	01240412 	.word	0x01240412
 8012258:	04120412 	.word	0x04120412
 801225c:	04120412 	.word	0x04120412
 8012260:	041200ed 	.word	0x041200ed
 8012264:	033c0412 	.word	0x033c0412
 8012268:	04120412 	.word	0x04120412
 801226c:	04120412 	.word	0x04120412
 8012270:	03a40412 	.word	0x03a40412
 8012274:	04120412 	.word	0x04120412
 8012278:	04120086 	.word	0x04120086
 801227c:	04120412 	.word	0x04120412
 8012280:	04120412 	.word	0x04120412
 8012284:	04120412 	.word	0x04120412
 8012288:	04120412 	.word	0x04120412
 801228c:	01000412 	.word	0x01000412
 8012290:	0124006b 	.word	0x0124006b
 8012294:	01240124 	.word	0x01240124
 8012298:	006b00f0 	.word	0x006b00f0
 801229c:	04120412 	.word	0x04120412
 80122a0:	041200f3 	.word	0x041200f3
 80122a4:	033e031e 	.word	0x033e031e
 80122a8:	00fa0372 	.word	0x00fa0372
 80122ac:	03830412 	.word	0x03830412
 80122b0:	03a60412 	.word	0x03a60412
 80122b4:	04120412 	.word	0x04120412
 80122b8:	03be      	.short	0x03be
 80122ba:	461d      	mov	r5, r3
 80122bc:	e773      	b.n	80121a6 <_svfprintf_r+0x76>
 80122be:	aa21      	add	r2, sp, #132	; 0x84
 80122c0:	4649      	mov	r1, r9
 80122c2:	4650      	mov	r0, sl
 80122c4:	f005 f84c 	bl	8017360 <__ssprint_r>
 80122c8:	2800      	cmp	r0, #0
 80122ca:	f040 868e 	bne.w	8012fea <_svfprintf_r+0xeba>
 80122ce:	ac2e      	add	r4, sp, #184	; 0xb8
 80122d0:	e77e      	b.n	80121d0 <_svfprintf_r+0xa0>
 80122d2:	2301      	movs	r3, #1
 80122d4:	222b      	movs	r2, #43	; 0x2b
 80122d6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80122d8:	e78b      	b.n	80121f2 <_svfprintf_r+0xc2>
 80122da:	460f      	mov	r7, r1
 80122dc:	e7fb      	b.n	80122d6 <_svfprintf_r+0x1a6>
 80122de:	b10b      	cbz	r3, 80122e4 <_svfprintf_r+0x1b4>
 80122e0:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80122e4:	06ae      	lsls	r6, r5, #26
 80122e6:	f140 80a3 	bpl.w	8012430 <_svfprintf_r+0x300>
 80122ea:	3707      	adds	r7, #7
 80122ec:	f027 0707 	bic.w	r7, r7, #7
 80122f0:	f107 0308 	add.w	r3, r7, #8
 80122f4:	e9d7 6700 	ldrd	r6, r7, [r7]
 80122f8:	9308      	str	r3, [sp, #32]
 80122fa:	2e00      	cmp	r6, #0
 80122fc:	f177 0300 	sbcs.w	r3, r7, #0
 8012300:	da06      	bge.n	8012310 <_svfprintf_r+0x1e0>
 8012302:	4276      	negs	r6, r6
 8012304:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8012308:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 801230c:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8012310:	2301      	movs	r3, #1
 8012312:	e2c6      	b.n	80128a2 <_svfprintf_r+0x772>
 8012314:	b10b      	cbz	r3, 801231a <_svfprintf_r+0x1ea>
 8012316:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 801231a:	4ba1      	ldr	r3, [pc, #644]	; (80125a0 <_svfprintf_r+0x470>)
 801231c:	9315      	str	r3, [sp, #84]	; 0x54
 801231e:	06ab      	lsls	r3, r5, #26
 8012320:	f140 8335 	bpl.w	801298e <_svfprintf_r+0x85e>
 8012324:	3707      	adds	r7, #7
 8012326:	f027 0707 	bic.w	r7, r7, #7
 801232a:	f107 0308 	add.w	r3, r7, #8
 801232e:	e9d7 6700 	ldrd	r6, r7, [r7]
 8012332:	9308      	str	r3, [sp, #32]
 8012334:	07e8      	lsls	r0, r5, #31
 8012336:	d50b      	bpl.n	8012350 <_svfprintf_r+0x220>
 8012338:	ea56 0307 	orrs.w	r3, r6, r7
 801233c:	d008      	beq.n	8012350 <_svfprintf_r+0x220>
 801233e:	2330      	movs	r3, #48	; 0x30
 8012340:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 8012344:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8012348:	f88d 3069 	strb.w	r3, [sp, #105]	; 0x69
 801234c:	f045 0502 	orr.w	r5, r5, #2
 8012350:	2302      	movs	r3, #2
 8012352:	e2a3      	b.n	801289c <_svfprintf_r+0x76c>
 8012354:	2a00      	cmp	r2, #0
 8012356:	d1be      	bne.n	80122d6 <_svfprintf_r+0x1a6>
 8012358:	2301      	movs	r3, #1
 801235a:	2220      	movs	r2, #32
 801235c:	e7bb      	b.n	80122d6 <_svfprintf_r+0x1a6>
 801235e:	f045 0501 	orr.w	r5, r5, #1
 8012362:	e7b8      	b.n	80122d6 <_svfprintf_r+0x1a6>
 8012364:	683e      	ldr	r6, [r7, #0]
 8012366:	960c      	str	r6, [sp, #48]	; 0x30
 8012368:	2e00      	cmp	r6, #0
 801236a:	f107 0104 	add.w	r1, r7, #4
 801236e:	dab4      	bge.n	80122da <_svfprintf_r+0x1aa>
 8012370:	4276      	negs	r6, r6
 8012372:	960c      	str	r6, [sp, #48]	; 0x30
 8012374:	460f      	mov	r7, r1
 8012376:	f045 0504 	orr.w	r5, r5, #4
 801237a:	e7ac      	b.n	80122d6 <_svfprintf_r+0x1a6>
 801237c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801237e:	1c4e      	adds	r6, r1, #1
 8012380:	7809      	ldrb	r1, [r1, #0]
 8012382:	9106      	str	r1, [sp, #24]
 8012384:	292a      	cmp	r1, #42	; 0x2a
 8012386:	d010      	beq.n	80123aa <_svfprintf_r+0x27a>
 8012388:	f04f 0b00 	mov.w	fp, #0
 801238c:	9609      	str	r6, [sp, #36]	; 0x24
 801238e:	9906      	ldr	r1, [sp, #24]
 8012390:	3930      	subs	r1, #48	; 0x30
 8012392:	2909      	cmp	r1, #9
 8012394:	f63f af31 	bhi.w	80121fa <_svfprintf_r+0xca>
 8012398:	fb00 1b0b 	mla	fp, r0, fp, r1
 801239c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801239e:	460e      	mov	r6, r1
 80123a0:	f816 1b01 	ldrb.w	r1, [r6], #1
 80123a4:	9106      	str	r1, [sp, #24]
 80123a6:	9609      	str	r6, [sp, #36]	; 0x24
 80123a8:	e7f1      	b.n	801238e <_svfprintf_r+0x25e>
 80123aa:	6839      	ldr	r1, [r7, #0]
 80123ac:	9609      	str	r6, [sp, #36]	; 0x24
 80123ae:	ea41 7be1 	orr.w	fp, r1, r1, asr #31
 80123b2:	3704      	adds	r7, #4
 80123b4:	e78f      	b.n	80122d6 <_svfprintf_r+0x1a6>
 80123b6:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 80123ba:	e78c      	b.n	80122d6 <_svfprintf_r+0x1a6>
 80123bc:	2100      	movs	r1, #0
 80123be:	910c      	str	r1, [sp, #48]	; 0x30
 80123c0:	9906      	ldr	r1, [sp, #24]
 80123c2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80123c4:	3930      	subs	r1, #48	; 0x30
 80123c6:	fb00 1106 	mla	r1, r0, r6, r1
 80123ca:	910c      	str	r1, [sp, #48]	; 0x30
 80123cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80123ce:	460e      	mov	r6, r1
 80123d0:	f816 1b01 	ldrb.w	r1, [r6], #1
 80123d4:	9106      	str	r1, [sp, #24]
 80123d6:	9906      	ldr	r1, [sp, #24]
 80123d8:	9609      	str	r6, [sp, #36]	; 0x24
 80123da:	3930      	subs	r1, #48	; 0x30
 80123dc:	2909      	cmp	r1, #9
 80123de:	d9ef      	bls.n	80123c0 <_svfprintf_r+0x290>
 80123e0:	e70b      	b.n	80121fa <_svfprintf_r+0xca>
 80123e2:	f045 0508 	orr.w	r5, r5, #8
 80123e6:	e776      	b.n	80122d6 <_svfprintf_r+0x1a6>
 80123e8:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 80123ec:	e773      	b.n	80122d6 <_svfprintf_r+0x1a6>
 80123ee:	9909      	ldr	r1, [sp, #36]	; 0x24
 80123f0:	7809      	ldrb	r1, [r1, #0]
 80123f2:	296c      	cmp	r1, #108	; 0x6c
 80123f4:	d105      	bne.n	8012402 <_svfprintf_r+0x2d2>
 80123f6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80123f8:	3101      	adds	r1, #1
 80123fa:	9109      	str	r1, [sp, #36]	; 0x24
 80123fc:	f045 0520 	orr.w	r5, r5, #32
 8012400:	e769      	b.n	80122d6 <_svfprintf_r+0x1a6>
 8012402:	f045 0510 	orr.w	r5, r5, #16
 8012406:	e766      	b.n	80122d6 <_svfprintf_r+0x1a6>
 8012408:	1d3b      	adds	r3, r7, #4
 801240a:	9308      	str	r3, [sp, #32]
 801240c:	2600      	movs	r6, #0
 801240e:	683b      	ldr	r3, [r7, #0]
 8012410:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8012414:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8012418:	f04f 0b01 	mov.w	fp, #1
 801241c:	4637      	mov	r7, r6
 801241e:	f10d 0890 	add.w	r8, sp, #144	; 0x90
 8012422:	e11a      	b.n	801265a <_svfprintf_r+0x52a>
 8012424:	b10b      	cbz	r3, 801242a <_svfprintf_r+0x2fa>
 8012426:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 801242a:	f045 0510 	orr.w	r5, r5, #16
 801242e:	e759      	b.n	80122e4 <_svfprintf_r+0x1b4>
 8012430:	f015 0f10 	tst.w	r5, #16
 8012434:	f107 0304 	add.w	r3, r7, #4
 8012438:	d003      	beq.n	8012442 <_svfprintf_r+0x312>
 801243a:	683e      	ldr	r6, [r7, #0]
 801243c:	9308      	str	r3, [sp, #32]
 801243e:	17f7      	asrs	r7, r6, #31
 8012440:	e75b      	b.n	80122fa <_svfprintf_r+0x1ca>
 8012442:	683e      	ldr	r6, [r7, #0]
 8012444:	9308      	str	r3, [sp, #32]
 8012446:	f015 0f40 	tst.w	r5, #64	; 0x40
 801244a:	bf18      	it	ne
 801244c:	b236      	sxthne	r6, r6
 801244e:	e7f6      	b.n	801243e <_svfprintf_r+0x30e>
 8012450:	b10b      	cbz	r3, 8012456 <_svfprintf_r+0x326>
 8012452:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8012456:	3707      	adds	r7, #7
 8012458:	f027 0707 	bic.w	r7, r7, #7
 801245c:	f107 0308 	add.w	r3, r7, #8
 8012460:	9308      	str	r3, [sp, #32]
 8012462:	683b      	ldr	r3, [r7, #0]
 8012464:	930d      	str	r3, [sp, #52]	; 0x34
 8012466:	687b      	ldr	r3, [r7, #4]
 8012468:	930e      	str	r3, [sp, #56]	; 0x38
 801246a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801246c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 801246e:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 8012472:	f04f 32ff 	mov.w	r2, #4294967295
 8012476:	4b4b      	ldr	r3, [pc, #300]	; (80125a4 <_svfprintf_r+0x474>)
 8012478:	4638      	mov	r0, r7
 801247a:	4631      	mov	r1, r6
 801247c:	f7ee fb62 	bl	8000b44 <__aeabi_dcmpun>
 8012480:	2800      	cmp	r0, #0
 8012482:	f040 85da 	bne.w	801303a <_svfprintf_r+0xf0a>
 8012486:	f04f 32ff 	mov.w	r2, #4294967295
 801248a:	4b46      	ldr	r3, [pc, #280]	; (80125a4 <_svfprintf_r+0x474>)
 801248c:	4638      	mov	r0, r7
 801248e:	4631      	mov	r1, r6
 8012490:	f7ee fb3a 	bl	8000b08 <__aeabi_dcmple>
 8012494:	2800      	cmp	r0, #0
 8012496:	f040 85d0 	bne.w	801303a <_svfprintf_r+0xf0a>
 801249a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801249c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801249e:	980d      	ldr	r0, [sp, #52]	; 0x34
 80124a0:	990e      	ldr	r1, [sp, #56]	; 0x38
 80124a2:	f7ee fb27 	bl	8000af4 <__aeabi_dcmplt>
 80124a6:	b110      	cbz	r0, 80124ae <_svfprintf_r+0x37e>
 80124a8:	232d      	movs	r3, #45	; 0x2d
 80124aa:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 80124ae:	4b3e      	ldr	r3, [pc, #248]	; (80125a8 <_svfprintf_r+0x478>)
 80124b0:	4a3e      	ldr	r2, [pc, #248]	; (80125ac <_svfprintf_r+0x47c>)
 80124b2:	9906      	ldr	r1, [sp, #24]
 80124b4:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 80124b8:	2947      	cmp	r1, #71	; 0x47
 80124ba:	bfcc      	ite	gt
 80124bc:	4690      	movgt	r8, r2
 80124be:	4698      	movle	r8, r3
 80124c0:	f04f 0b03 	mov.w	fp, #3
 80124c4:	2600      	movs	r6, #0
 80124c6:	4637      	mov	r7, r6
 80124c8:	e0c7      	b.n	801265a <_svfprintf_r+0x52a>
 80124ca:	f1bb 3fff 	cmp.w	fp, #4294967295
 80124ce:	d026      	beq.n	801251e <_svfprintf_r+0x3ee>
 80124d0:	9b06      	ldr	r3, [sp, #24]
 80124d2:	f023 0320 	bic.w	r3, r3, #32
 80124d6:	2b47      	cmp	r3, #71	; 0x47
 80124d8:	d104      	bne.n	80124e4 <_svfprintf_r+0x3b4>
 80124da:	f1bb 0f00 	cmp.w	fp, #0
 80124de:	bf08      	it	eq
 80124e0:	f04f 0b01 	moveq.w	fp, #1
 80124e4:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 80124e8:	9317      	str	r3, [sp, #92]	; 0x5c
 80124ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80124ec:	1e1f      	subs	r7, r3, #0
 80124ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80124f0:	930f      	str	r3, [sp, #60]	; 0x3c
 80124f2:	bfbd      	ittte	lt
 80124f4:	463b      	movlt	r3, r7
 80124f6:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80124fa:	9310      	strlt	r3, [sp, #64]	; 0x40
 80124fc:	2300      	movge	r3, #0
 80124fe:	bfb8      	it	lt
 8012500:	232d      	movlt	r3, #45	; 0x2d
 8012502:	9316      	str	r3, [sp, #88]	; 0x58
 8012504:	9b06      	ldr	r3, [sp, #24]
 8012506:	bfa8      	it	ge
 8012508:	9710      	strge	r7, [sp, #64]	; 0x40
 801250a:	f023 0720 	bic.w	r7, r3, #32
 801250e:	2f46      	cmp	r7, #70	; 0x46
 8012510:	d008      	beq.n	8012524 <_svfprintf_r+0x3f4>
 8012512:	2f45      	cmp	r7, #69	; 0x45
 8012514:	d142      	bne.n	801259c <_svfprintf_r+0x46c>
 8012516:	f10b 0601 	add.w	r6, fp, #1
 801251a:	2302      	movs	r3, #2
 801251c:	e004      	b.n	8012528 <_svfprintf_r+0x3f8>
 801251e:	f04f 0b06 	mov.w	fp, #6
 8012522:	e7df      	b.n	80124e4 <_svfprintf_r+0x3b4>
 8012524:	465e      	mov	r6, fp
 8012526:	2303      	movs	r3, #3
 8012528:	aa1f      	add	r2, sp, #124	; 0x7c
 801252a:	9204      	str	r2, [sp, #16]
 801252c:	aa1c      	add	r2, sp, #112	; 0x70
 801252e:	9203      	str	r2, [sp, #12]
 8012530:	aa1b      	add	r2, sp, #108	; 0x6c
 8012532:	9202      	str	r2, [sp, #8]
 8012534:	e88d 0048 	stmia.w	sp, {r3, r6}
 8012538:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801253a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801253c:	4650      	mov	r0, sl
 801253e:	f002 f99f 	bl	8014880 <_dtoa_r>
 8012542:	2f47      	cmp	r7, #71	; 0x47
 8012544:	4680      	mov	r8, r0
 8012546:	d102      	bne.n	801254e <_svfprintf_r+0x41e>
 8012548:	07e8      	lsls	r0, r5, #31
 801254a:	f140 8583 	bpl.w	8013054 <_svfprintf_r+0xf24>
 801254e:	eb08 0306 	add.w	r3, r8, r6
 8012552:	2f46      	cmp	r7, #70	; 0x46
 8012554:	9307      	str	r3, [sp, #28]
 8012556:	d111      	bne.n	801257c <_svfprintf_r+0x44c>
 8012558:	f898 3000 	ldrb.w	r3, [r8]
 801255c:	2b30      	cmp	r3, #48	; 0x30
 801255e:	d109      	bne.n	8012574 <_svfprintf_r+0x444>
 8012560:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012562:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8012564:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8012566:	9910      	ldr	r1, [sp, #64]	; 0x40
 8012568:	f7ee faba 	bl	8000ae0 <__aeabi_dcmpeq>
 801256c:	b910      	cbnz	r0, 8012574 <_svfprintf_r+0x444>
 801256e:	f1c6 0601 	rsb	r6, r6, #1
 8012572:	961b      	str	r6, [sp, #108]	; 0x6c
 8012574:	9a07      	ldr	r2, [sp, #28]
 8012576:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012578:	441a      	add	r2, r3
 801257a:	9207      	str	r2, [sp, #28]
 801257c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801257e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8012580:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8012582:	9910      	ldr	r1, [sp, #64]	; 0x40
 8012584:	f7ee faac 	bl	8000ae0 <__aeabi_dcmpeq>
 8012588:	b990      	cbnz	r0, 80125b0 <_svfprintf_r+0x480>
 801258a:	2230      	movs	r2, #48	; 0x30
 801258c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801258e:	9907      	ldr	r1, [sp, #28]
 8012590:	4299      	cmp	r1, r3
 8012592:	d90f      	bls.n	80125b4 <_svfprintf_r+0x484>
 8012594:	1c59      	adds	r1, r3, #1
 8012596:	911f      	str	r1, [sp, #124]	; 0x7c
 8012598:	701a      	strb	r2, [r3, #0]
 801259a:	e7f7      	b.n	801258c <_svfprintf_r+0x45c>
 801259c:	465e      	mov	r6, fp
 801259e:	e7bc      	b.n	801251a <_svfprintf_r+0x3ea>
 80125a0:	08019e40 	.word	0x08019e40
 80125a4:	7fefffff 	.word	0x7fefffff
 80125a8:	08019e30 	.word	0x08019e30
 80125ac:	08019e34 	.word	0x08019e34
 80125b0:	9b07      	ldr	r3, [sp, #28]
 80125b2:	931f      	str	r3, [sp, #124]	; 0x7c
 80125b4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80125b6:	2f47      	cmp	r7, #71	; 0x47
 80125b8:	eba3 0308 	sub.w	r3, r3, r8
 80125bc:	9307      	str	r3, [sp, #28]
 80125be:	f040 80fe 	bne.w	80127be <_svfprintf_r+0x68e>
 80125c2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80125c4:	1cd9      	adds	r1, r3, #3
 80125c6:	db02      	blt.n	80125ce <_svfprintf_r+0x49e>
 80125c8:	459b      	cmp	fp, r3
 80125ca:	f280 8124 	bge.w	8012816 <_svfprintf_r+0x6e6>
 80125ce:	9b06      	ldr	r3, [sp, #24]
 80125d0:	3b02      	subs	r3, #2
 80125d2:	9306      	str	r3, [sp, #24]
 80125d4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80125d6:	f89d 1018 	ldrb.w	r1, [sp, #24]
 80125da:	f88d 1074 	strb.w	r1, [sp, #116]	; 0x74
 80125de:	1e53      	subs	r3, r2, #1
 80125e0:	2b00      	cmp	r3, #0
 80125e2:	931b      	str	r3, [sp, #108]	; 0x6c
 80125e4:	bfb6      	itet	lt
 80125e6:	f1c2 0301 	rsblt	r3, r2, #1
 80125ea:	222b      	movge	r2, #43	; 0x2b
 80125ec:	222d      	movlt	r2, #45	; 0x2d
 80125ee:	2b09      	cmp	r3, #9
 80125f0:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 80125f4:	f340 80ff 	ble.w	80127f6 <_svfprintf_r+0x6c6>
 80125f8:	f10d 0283 	add.w	r2, sp, #131	; 0x83
 80125fc:	260a      	movs	r6, #10
 80125fe:	fb93 f0f6 	sdiv	r0, r3, r6
 8012602:	fb06 3310 	mls	r3, r6, r0, r3
 8012606:	3330      	adds	r3, #48	; 0x30
 8012608:	2809      	cmp	r0, #9
 801260a:	f802 3c01 	strb.w	r3, [r2, #-1]
 801260e:	f102 31ff 	add.w	r1, r2, #4294967295
 8012612:	4603      	mov	r3, r0
 8012614:	f300 80e8 	bgt.w	80127e8 <_svfprintf_r+0x6b8>
 8012618:	3330      	adds	r3, #48	; 0x30
 801261a:	f801 3c01 	strb.w	r3, [r1, #-1]
 801261e:	3a02      	subs	r2, #2
 8012620:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 8012624:	f10d 0083 	add.w	r0, sp, #131	; 0x83
 8012628:	4282      	cmp	r2, r0
 801262a:	4619      	mov	r1, r3
 801262c:	f0c0 80de 	bcc.w	80127ec <_svfprintf_r+0x6bc>
 8012630:	9a07      	ldr	r2, [sp, #28]
 8012632:	ab1d      	add	r3, sp, #116	; 0x74
 8012634:	1acb      	subs	r3, r1, r3
 8012636:	2a01      	cmp	r2, #1
 8012638:	9314      	str	r3, [sp, #80]	; 0x50
 801263a:	eb03 0b02 	add.w	fp, r3, r2
 801263e:	dc02      	bgt.n	8012646 <_svfprintf_r+0x516>
 8012640:	f015 0701 	ands.w	r7, r5, #1
 8012644:	d002      	beq.n	801264c <_svfprintf_r+0x51c>
 8012646:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012648:	2700      	movs	r7, #0
 801264a:	449b      	add	fp, r3
 801264c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 801264e:	b113      	cbz	r3, 8012656 <_svfprintf_r+0x526>
 8012650:	232d      	movs	r3, #45	; 0x2d
 8012652:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8012656:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8012658:	2600      	movs	r6, #0
 801265a:	455e      	cmp	r6, fp
 801265c:	4633      	mov	r3, r6
 801265e:	bfb8      	it	lt
 8012660:	465b      	movlt	r3, fp
 8012662:	930f      	str	r3, [sp, #60]	; 0x3c
 8012664:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8012668:	b113      	cbz	r3, 8012670 <_svfprintf_r+0x540>
 801266a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801266c:	3301      	adds	r3, #1
 801266e:	930f      	str	r3, [sp, #60]	; 0x3c
 8012670:	f015 0302 	ands.w	r3, r5, #2
 8012674:	9316      	str	r3, [sp, #88]	; 0x58
 8012676:	bf1e      	ittt	ne
 8012678:	9b0f      	ldrne	r3, [sp, #60]	; 0x3c
 801267a:	3302      	addne	r3, #2
 801267c:	930f      	strne	r3, [sp, #60]	; 0x3c
 801267e:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8012682:	9317      	str	r3, [sp, #92]	; 0x5c
 8012684:	d118      	bne.n	80126b8 <_svfprintf_r+0x588>
 8012686:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012688:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801268a:	1a9b      	subs	r3, r3, r2
 801268c:	2b00      	cmp	r3, #0
 801268e:	9310      	str	r3, [sp, #64]	; 0x40
 8012690:	dd12      	ble.n	80126b8 <_svfprintf_r+0x588>
 8012692:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8012694:	2b10      	cmp	r3, #16
 8012696:	4bab      	ldr	r3, [pc, #684]	; (8012944 <_svfprintf_r+0x814>)
 8012698:	6023      	str	r3, [r4, #0]
 801269a:	f300 81d9 	bgt.w	8012a50 <_svfprintf_r+0x920>
 801269e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80126a0:	6063      	str	r3, [r4, #4]
 80126a2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80126a4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80126a6:	4413      	add	r3, r2
 80126a8:	9323      	str	r3, [sp, #140]	; 0x8c
 80126aa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80126ac:	3301      	adds	r3, #1
 80126ae:	2b07      	cmp	r3, #7
 80126b0:	9322      	str	r3, [sp, #136]	; 0x88
 80126b2:	f300 81e6 	bgt.w	8012a82 <_svfprintf_r+0x952>
 80126b6:	3408      	adds	r4, #8
 80126b8:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 80126bc:	b173      	cbz	r3, 80126dc <_svfprintf_r+0x5ac>
 80126be:	f10d 0367 	add.w	r3, sp, #103	; 0x67
 80126c2:	6023      	str	r3, [r4, #0]
 80126c4:	2301      	movs	r3, #1
 80126c6:	6063      	str	r3, [r4, #4]
 80126c8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80126ca:	3301      	adds	r3, #1
 80126cc:	9323      	str	r3, [sp, #140]	; 0x8c
 80126ce:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80126d0:	3301      	adds	r3, #1
 80126d2:	2b07      	cmp	r3, #7
 80126d4:	9322      	str	r3, [sp, #136]	; 0x88
 80126d6:	f300 81de 	bgt.w	8012a96 <_svfprintf_r+0x966>
 80126da:	3408      	adds	r4, #8
 80126dc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80126de:	b16b      	cbz	r3, 80126fc <_svfprintf_r+0x5cc>
 80126e0:	ab1a      	add	r3, sp, #104	; 0x68
 80126e2:	6023      	str	r3, [r4, #0]
 80126e4:	2302      	movs	r3, #2
 80126e6:	6063      	str	r3, [r4, #4]
 80126e8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80126ea:	3302      	adds	r3, #2
 80126ec:	9323      	str	r3, [sp, #140]	; 0x8c
 80126ee:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80126f0:	3301      	adds	r3, #1
 80126f2:	2b07      	cmp	r3, #7
 80126f4:	9322      	str	r3, [sp, #136]	; 0x88
 80126f6:	f300 81d8 	bgt.w	8012aaa <_svfprintf_r+0x97a>
 80126fa:	3408      	adds	r4, #8
 80126fc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80126fe:	2b80      	cmp	r3, #128	; 0x80
 8012700:	d118      	bne.n	8012734 <_svfprintf_r+0x604>
 8012702:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012704:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8012706:	1a9b      	subs	r3, r3, r2
 8012708:	2b00      	cmp	r3, #0
 801270a:	9310      	str	r3, [sp, #64]	; 0x40
 801270c:	dd12      	ble.n	8012734 <_svfprintf_r+0x604>
 801270e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8012710:	2b10      	cmp	r3, #16
 8012712:	4b8d      	ldr	r3, [pc, #564]	; (8012948 <_svfprintf_r+0x818>)
 8012714:	6023      	str	r3, [r4, #0]
 8012716:	f300 81d2 	bgt.w	8012abe <_svfprintf_r+0x98e>
 801271a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801271c:	6063      	str	r3, [r4, #4]
 801271e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8012720:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012722:	4413      	add	r3, r2
 8012724:	9323      	str	r3, [sp, #140]	; 0x8c
 8012726:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012728:	3301      	adds	r3, #1
 801272a:	2b07      	cmp	r3, #7
 801272c:	9322      	str	r3, [sp, #136]	; 0x88
 801272e:	f300 81df 	bgt.w	8012af0 <_svfprintf_r+0x9c0>
 8012732:	3408      	adds	r4, #8
 8012734:	eba6 060b 	sub.w	r6, r6, fp
 8012738:	2e00      	cmp	r6, #0
 801273a:	dd0f      	ble.n	801275c <_svfprintf_r+0x62c>
 801273c:	4b82      	ldr	r3, [pc, #520]	; (8012948 <_svfprintf_r+0x818>)
 801273e:	6023      	str	r3, [r4, #0]
 8012740:	2e10      	cmp	r6, #16
 8012742:	f300 81df 	bgt.w	8012b04 <_svfprintf_r+0x9d4>
 8012746:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012748:	9823      	ldr	r0, [sp, #140]	; 0x8c
 801274a:	6066      	str	r6, [r4, #4]
 801274c:	3301      	adds	r3, #1
 801274e:	4406      	add	r6, r0
 8012750:	2b07      	cmp	r3, #7
 8012752:	9623      	str	r6, [sp, #140]	; 0x8c
 8012754:	9322      	str	r3, [sp, #136]	; 0x88
 8012756:	f300 81ec 	bgt.w	8012b32 <_svfprintf_r+0xa02>
 801275a:	3408      	adds	r4, #8
 801275c:	05eb      	lsls	r3, r5, #23
 801275e:	f100 81f2 	bmi.w	8012b46 <_svfprintf_r+0xa16>
 8012762:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012764:	e884 0900 	stmia.w	r4, {r8, fp}
 8012768:	445b      	add	r3, fp
 801276a:	9323      	str	r3, [sp, #140]	; 0x8c
 801276c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801276e:	3301      	adds	r3, #1
 8012770:	2b07      	cmp	r3, #7
 8012772:	9322      	str	r3, [sp, #136]	; 0x88
 8012774:	f340 8419 	ble.w	8012faa <_svfprintf_r+0xe7a>
 8012778:	aa21      	add	r2, sp, #132	; 0x84
 801277a:	4649      	mov	r1, r9
 801277c:	4650      	mov	r0, sl
 801277e:	f004 fdef 	bl	8017360 <__ssprint_r>
 8012782:	2800      	cmp	r0, #0
 8012784:	f040 8431 	bne.w	8012fea <_svfprintf_r+0xeba>
 8012788:	ac2e      	add	r4, sp, #184	; 0xb8
 801278a:	076b      	lsls	r3, r5, #29
 801278c:	f100 8410 	bmi.w	8012fb0 <_svfprintf_r+0xe80>
 8012790:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012792:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012794:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8012796:	428a      	cmp	r2, r1
 8012798:	bfac      	ite	ge
 801279a:	189b      	addge	r3, r3, r2
 801279c:	185b      	addlt	r3, r3, r1
 801279e:	930b      	str	r3, [sp, #44]	; 0x2c
 80127a0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80127a2:	b13b      	cbz	r3, 80127b4 <_svfprintf_r+0x684>
 80127a4:	aa21      	add	r2, sp, #132	; 0x84
 80127a6:	4649      	mov	r1, r9
 80127a8:	4650      	mov	r0, sl
 80127aa:	f004 fdd9 	bl	8017360 <__ssprint_r>
 80127ae:	2800      	cmp	r0, #0
 80127b0:	f040 841b 	bne.w	8012fea <_svfprintf_r+0xeba>
 80127b4:	2300      	movs	r3, #0
 80127b6:	9322      	str	r3, [sp, #136]	; 0x88
 80127b8:	9f08      	ldr	r7, [sp, #32]
 80127ba:	ac2e      	add	r4, sp, #184	; 0xb8
 80127bc:	e4f2      	b.n	80121a4 <_svfprintf_r+0x74>
 80127be:	9b06      	ldr	r3, [sp, #24]
 80127c0:	2b65      	cmp	r3, #101	; 0x65
 80127c2:	f77f af07 	ble.w	80125d4 <_svfprintf_r+0x4a4>
 80127c6:	9b06      	ldr	r3, [sp, #24]
 80127c8:	2b66      	cmp	r3, #102	; 0x66
 80127ca:	d124      	bne.n	8012816 <_svfprintf_r+0x6e6>
 80127cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80127ce:	2b00      	cmp	r3, #0
 80127d0:	dd19      	ble.n	8012806 <_svfprintf_r+0x6d6>
 80127d2:	f1bb 0f00 	cmp.w	fp, #0
 80127d6:	d101      	bne.n	80127dc <_svfprintf_r+0x6ac>
 80127d8:	07ea      	lsls	r2, r5, #31
 80127da:	d502      	bpl.n	80127e2 <_svfprintf_r+0x6b2>
 80127dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80127de:	4413      	add	r3, r2
 80127e0:	445b      	add	r3, fp
 80127e2:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 80127e4:	469b      	mov	fp, r3
 80127e6:	e731      	b.n	801264c <_svfprintf_r+0x51c>
 80127e8:	460a      	mov	r2, r1
 80127ea:	e708      	b.n	80125fe <_svfprintf_r+0x4ce>
 80127ec:	f812 1b01 	ldrb.w	r1, [r2], #1
 80127f0:	f803 1b01 	strb.w	r1, [r3], #1
 80127f4:	e718      	b.n	8012628 <_svfprintf_r+0x4f8>
 80127f6:	2230      	movs	r2, #48	; 0x30
 80127f8:	4413      	add	r3, r2
 80127fa:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 80127fe:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 8012802:	a91e      	add	r1, sp, #120	; 0x78
 8012804:	e714      	b.n	8012630 <_svfprintf_r+0x500>
 8012806:	f1bb 0f00 	cmp.w	fp, #0
 801280a:	d101      	bne.n	8012810 <_svfprintf_r+0x6e0>
 801280c:	07eb      	lsls	r3, r5, #31
 801280e:	d515      	bpl.n	801283c <_svfprintf_r+0x70c>
 8012810:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012812:	3301      	adds	r3, #1
 8012814:	e7e4      	b.n	80127e0 <_svfprintf_r+0x6b0>
 8012816:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8012818:	9b07      	ldr	r3, [sp, #28]
 801281a:	429a      	cmp	r2, r3
 801281c:	db06      	blt.n	801282c <_svfprintf_r+0x6fc>
 801281e:	07ef      	lsls	r7, r5, #31
 8012820:	d50e      	bpl.n	8012840 <_svfprintf_r+0x710>
 8012822:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012824:	4413      	add	r3, r2
 8012826:	2267      	movs	r2, #103	; 0x67
 8012828:	9206      	str	r2, [sp, #24]
 801282a:	e7da      	b.n	80127e2 <_svfprintf_r+0x6b2>
 801282c:	9b07      	ldr	r3, [sp, #28]
 801282e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8012830:	2a00      	cmp	r2, #0
 8012832:	440b      	add	r3, r1
 8012834:	dcf7      	bgt.n	8012826 <_svfprintf_r+0x6f6>
 8012836:	f1c2 0201 	rsb	r2, r2, #1
 801283a:	e7f3      	b.n	8012824 <_svfprintf_r+0x6f4>
 801283c:	2301      	movs	r3, #1
 801283e:	e7d0      	b.n	80127e2 <_svfprintf_r+0x6b2>
 8012840:	4613      	mov	r3, r2
 8012842:	e7f0      	b.n	8012826 <_svfprintf_r+0x6f6>
 8012844:	b10b      	cbz	r3, 801284a <_svfprintf_r+0x71a>
 8012846:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 801284a:	f015 0f20 	tst.w	r5, #32
 801284e:	f107 0304 	add.w	r3, r7, #4
 8012852:	d008      	beq.n	8012866 <_svfprintf_r+0x736>
 8012854:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8012856:	683a      	ldr	r2, [r7, #0]
 8012858:	17ce      	asrs	r6, r1, #31
 801285a:	4608      	mov	r0, r1
 801285c:	4631      	mov	r1, r6
 801285e:	e9c2 0100 	strd	r0, r1, [r2]
 8012862:	461f      	mov	r7, r3
 8012864:	e49e      	b.n	80121a4 <_svfprintf_r+0x74>
 8012866:	06ee      	lsls	r6, r5, #27
 8012868:	d503      	bpl.n	8012872 <_svfprintf_r+0x742>
 801286a:	683a      	ldr	r2, [r7, #0]
 801286c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801286e:	6011      	str	r1, [r2, #0]
 8012870:	e7f7      	b.n	8012862 <_svfprintf_r+0x732>
 8012872:	0668      	lsls	r0, r5, #25
 8012874:	d5f9      	bpl.n	801286a <_svfprintf_r+0x73a>
 8012876:	683a      	ldr	r2, [r7, #0]
 8012878:	f8bd 102c 	ldrh.w	r1, [sp, #44]	; 0x2c
 801287c:	8011      	strh	r1, [r2, #0]
 801287e:	e7f0      	b.n	8012862 <_svfprintf_r+0x732>
 8012880:	f045 0510 	orr.w	r5, r5, #16
 8012884:	f015 0320 	ands.w	r3, r5, #32
 8012888:	d022      	beq.n	80128d0 <_svfprintf_r+0x7a0>
 801288a:	3707      	adds	r7, #7
 801288c:	f027 0707 	bic.w	r7, r7, #7
 8012890:	f107 0308 	add.w	r3, r7, #8
 8012894:	e9d7 6700 	ldrd	r6, r7, [r7]
 8012898:	9308      	str	r3, [sp, #32]
 801289a:	2300      	movs	r3, #0
 801289c:	2200      	movs	r2, #0
 801289e:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80128a2:	f1bb 3fff 	cmp.w	fp, #4294967295
 80128a6:	f000 83db 	beq.w	8013060 <_svfprintf_r+0xf30>
 80128aa:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 80128ae:	920f      	str	r2, [sp, #60]	; 0x3c
 80128b0:	ea56 0207 	orrs.w	r2, r6, r7
 80128b4:	f040 83d9 	bne.w	801306a <_svfprintf_r+0xf3a>
 80128b8:	f1bb 0f00 	cmp.w	fp, #0
 80128bc:	f000 80aa 	beq.w	8012a14 <_svfprintf_r+0x8e4>
 80128c0:	2b01      	cmp	r3, #1
 80128c2:	d076      	beq.n	80129b2 <_svfprintf_r+0x882>
 80128c4:	2b02      	cmp	r3, #2
 80128c6:	f000 8091 	beq.w	80129ec <_svfprintf_r+0x8bc>
 80128ca:	2600      	movs	r6, #0
 80128cc:	2700      	movs	r7, #0
 80128ce:	e3d2      	b.n	8013076 <_svfprintf_r+0xf46>
 80128d0:	1d3a      	adds	r2, r7, #4
 80128d2:	f015 0110 	ands.w	r1, r5, #16
 80128d6:	9208      	str	r2, [sp, #32]
 80128d8:	d002      	beq.n	80128e0 <_svfprintf_r+0x7b0>
 80128da:	683e      	ldr	r6, [r7, #0]
 80128dc:	2700      	movs	r7, #0
 80128de:	e7dd      	b.n	801289c <_svfprintf_r+0x76c>
 80128e0:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 80128e4:	d0f9      	beq.n	80128da <_svfprintf_r+0x7aa>
 80128e6:	883e      	ldrh	r6, [r7, #0]
 80128e8:	2700      	movs	r7, #0
 80128ea:	e7d6      	b.n	801289a <_svfprintf_r+0x76a>
 80128ec:	1d3b      	adds	r3, r7, #4
 80128ee:	9308      	str	r3, [sp, #32]
 80128f0:	2330      	movs	r3, #48	; 0x30
 80128f2:	2278      	movs	r2, #120	; 0x78
 80128f4:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 80128f8:	4b14      	ldr	r3, [pc, #80]	; (801294c <_svfprintf_r+0x81c>)
 80128fa:	683e      	ldr	r6, [r7, #0]
 80128fc:	9315      	str	r3, [sp, #84]	; 0x54
 80128fe:	2700      	movs	r7, #0
 8012900:	f045 0502 	orr.w	r5, r5, #2
 8012904:	f88d 2069 	strb.w	r2, [sp, #105]	; 0x69
 8012908:	2302      	movs	r3, #2
 801290a:	9206      	str	r2, [sp, #24]
 801290c:	e7c6      	b.n	801289c <_svfprintf_r+0x76c>
 801290e:	1d3b      	adds	r3, r7, #4
 8012910:	2600      	movs	r6, #0
 8012912:	f1bb 3fff 	cmp.w	fp, #4294967295
 8012916:	9308      	str	r3, [sp, #32]
 8012918:	f8d7 8000 	ldr.w	r8, [r7]
 801291c:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8012920:	d00a      	beq.n	8012938 <_svfprintf_r+0x808>
 8012922:	465a      	mov	r2, fp
 8012924:	4631      	mov	r1, r6
 8012926:	4640      	mov	r0, r8
 8012928:	f7ed fc6a 	bl	8000200 <memchr>
 801292c:	2800      	cmp	r0, #0
 801292e:	f000 808d 	beq.w	8012a4c <_svfprintf_r+0x91c>
 8012932:	eba0 0b08 	sub.w	fp, r0, r8
 8012936:	e5c6      	b.n	80124c6 <_svfprintf_r+0x396>
 8012938:	4640      	mov	r0, r8
 801293a:	f7ed fc53 	bl	80001e4 <strlen>
 801293e:	4683      	mov	fp, r0
 8012940:	e5c1      	b.n	80124c6 <_svfprintf_r+0x396>
 8012942:	bf00      	nop
 8012944:	08019e64 	.word	0x08019e64
 8012948:	08019e74 	.word	0x08019e74
 801294c:	08019e51 	.word	0x08019e51
 8012950:	f045 0510 	orr.w	r5, r5, #16
 8012954:	06a9      	lsls	r1, r5, #26
 8012956:	d509      	bpl.n	801296c <_svfprintf_r+0x83c>
 8012958:	3707      	adds	r7, #7
 801295a:	f027 0707 	bic.w	r7, r7, #7
 801295e:	f107 0308 	add.w	r3, r7, #8
 8012962:	e9d7 6700 	ldrd	r6, r7, [r7]
 8012966:	9308      	str	r3, [sp, #32]
 8012968:	2301      	movs	r3, #1
 801296a:	e797      	b.n	801289c <_svfprintf_r+0x76c>
 801296c:	1d3b      	adds	r3, r7, #4
 801296e:	f015 0f10 	tst.w	r5, #16
 8012972:	9308      	str	r3, [sp, #32]
 8012974:	d001      	beq.n	801297a <_svfprintf_r+0x84a>
 8012976:	683e      	ldr	r6, [r7, #0]
 8012978:	e002      	b.n	8012980 <_svfprintf_r+0x850>
 801297a:	066a      	lsls	r2, r5, #25
 801297c:	d5fb      	bpl.n	8012976 <_svfprintf_r+0x846>
 801297e:	883e      	ldrh	r6, [r7, #0]
 8012980:	2700      	movs	r7, #0
 8012982:	e7f1      	b.n	8012968 <_svfprintf_r+0x838>
 8012984:	b10b      	cbz	r3, 801298a <_svfprintf_r+0x85a>
 8012986:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 801298a:	4ba3      	ldr	r3, [pc, #652]	; (8012c18 <_svfprintf_r+0xae8>)
 801298c:	e4c6      	b.n	801231c <_svfprintf_r+0x1ec>
 801298e:	1d3b      	adds	r3, r7, #4
 8012990:	f015 0f10 	tst.w	r5, #16
 8012994:	9308      	str	r3, [sp, #32]
 8012996:	d001      	beq.n	801299c <_svfprintf_r+0x86c>
 8012998:	683e      	ldr	r6, [r7, #0]
 801299a:	e002      	b.n	80129a2 <_svfprintf_r+0x872>
 801299c:	066e      	lsls	r6, r5, #25
 801299e:	d5fb      	bpl.n	8012998 <_svfprintf_r+0x868>
 80129a0:	883e      	ldrh	r6, [r7, #0]
 80129a2:	2700      	movs	r7, #0
 80129a4:	e4c6      	b.n	8012334 <_svfprintf_r+0x204>
 80129a6:	4643      	mov	r3, r8
 80129a8:	e366      	b.n	8013078 <_svfprintf_r+0xf48>
 80129aa:	2f00      	cmp	r7, #0
 80129ac:	bf08      	it	eq
 80129ae:	2e0a      	cmpeq	r6, #10
 80129b0:	d205      	bcs.n	80129be <_svfprintf_r+0x88e>
 80129b2:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 80129b6:	3630      	adds	r6, #48	; 0x30
 80129b8:	f808 6d41 	strb.w	r6, [r8, #-65]!
 80129bc:	e377      	b.n	80130ae <_svfprintf_r+0xf7e>
 80129be:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 80129c2:	4630      	mov	r0, r6
 80129c4:	4639      	mov	r1, r7
 80129c6:	220a      	movs	r2, #10
 80129c8:	2300      	movs	r3, #0
 80129ca:	f7ee fc3d 	bl	8001248 <__aeabi_uldivmod>
 80129ce:	3230      	adds	r2, #48	; 0x30
 80129d0:	f808 2d01 	strb.w	r2, [r8, #-1]!
 80129d4:	2300      	movs	r3, #0
 80129d6:	4630      	mov	r0, r6
 80129d8:	4639      	mov	r1, r7
 80129da:	220a      	movs	r2, #10
 80129dc:	f7ee fc34 	bl	8001248 <__aeabi_uldivmod>
 80129e0:	4606      	mov	r6, r0
 80129e2:	460f      	mov	r7, r1
 80129e4:	ea56 0307 	orrs.w	r3, r6, r7
 80129e8:	d1eb      	bne.n	80129c2 <_svfprintf_r+0x892>
 80129ea:	e360      	b.n	80130ae <_svfprintf_r+0xf7e>
 80129ec:	2600      	movs	r6, #0
 80129ee:	2700      	movs	r7, #0
 80129f0:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 80129f4:	f006 030f 	and.w	r3, r6, #15
 80129f8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80129fa:	5cd3      	ldrb	r3, [r2, r3]
 80129fc:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8012a00:	0933      	lsrs	r3, r6, #4
 8012a02:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8012a06:	093a      	lsrs	r2, r7, #4
 8012a08:	461e      	mov	r6, r3
 8012a0a:	4617      	mov	r7, r2
 8012a0c:	ea56 0307 	orrs.w	r3, r6, r7
 8012a10:	d1f0      	bne.n	80129f4 <_svfprintf_r+0x8c4>
 8012a12:	e34c      	b.n	80130ae <_svfprintf_r+0xf7e>
 8012a14:	b93b      	cbnz	r3, 8012a26 <_svfprintf_r+0x8f6>
 8012a16:	07ea      	lsls	r2, r5, #31
 8012a18:	d505      	bpl.n	8012a26 <_svfprintf_r+0x8f6>
 8012a1a:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8012a1e:	2330      	movs	r3, #48	; 0x30
 8012a20:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8012a24:	e343      	b.n	80130ae <_svfprintf_r+0xf7e>
 8012a26:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8012a2a:	e340      	b.n	80130ae <_svfprintf_r+0xf7e>
 8012a2c:	b10b      	cbz	r3, 8012a32 <_svfprintf_r+0x902>
 8012a2e:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8012a32:	9b06      	ldr	r3, [sp, #24]
 8012a34:	2b00      	cmp	r3, #0
 8012a36:	f000 82f7 	beq.w	8013028 <_svfprintf_r+0xef8>
 8012a3a:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8012a3e:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8012a42:	2600      	movs	r6, #0
 8012a44:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8012a48:	9708      	str	r7, [sp, #32]
 8012a4a:	e4e5      	b.n	8012418 <_svfprintf_r+0x2e8>
 8012a4c:	4606      	mov	r6, r0
 8012a4e:	e53a      	b.n	80124c6 <_svfprintf_r+0x396>
 8012a50:	2310      	movs	r3, #16
 8012a52:	6063      	str	r3, [r4, #4]
 8012a54:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012a56:	3310      	adds	r3, #16
 8012a58:	9323      	str	r3, [sp, #140]	; 0x8c
 8012a5a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012a5c:	3301      	adds	r3, #1
 8012a5e:	2b07      	cmp	r3, #7
 8012a60:	9322      	str	r3, [sp, #136]	; 0x88
 8012a62:	dc04      	bgt.n	8012a6e <_svfprintf_r+0x93e>
 8012a64:	3408      	adds	r4, #8
 8012a66:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8012a68:	3b10      	subs	r3, #16
 8012a6a:	9310      	str	r3, [sp, #64]	; 0x40
 8012a6c:	e611      	b.n	8012692 <_svfprintf_r+0x562>
 8012a6e:	aa21      	add	r2, sp, #132	; 0x84
 8012a70:	4649      	mov	r1, r9
 8012a72:	4650      	mov	r0, sl
 8012a74:	f004 fc74 	bl	8017360 <__ssprint_r>
 8012a78:	2800      	cmp	r0, #0
 8012a7a:	f040 82b6 	bne.w	8012fea <_svfprintf_r+0xeba>
 8012a7e:	ac2e      	add	r4, sp, #184	; 0xb8
 8012a80:	e7f1      	b.n	8012a66 <_svfprintf_r+0x936>
 8012a82:	aa21      	add	r2, sp, #132	; 0x84
 8012a84:	4649      	mov	r1, r9
 8012a86:	4650      	mov	r0, sl
 8012a88:	f004 fc6a 	bl	8017360 <__ssprint_r>
 8012a8c:	2800      	cmp	r0, #0
 8012a8e:	f040 82ac 	bne.w	8012fea <_svfprintf_r+0xeba>
 8012a92:	ac2e      	add	r4, sp, #184	; 0xb8
 8012a94:	e610      	b.n	80126b8 <_svfprintf_r+0x588>
 8012a96:	aa21      	add	r2, sp, #132	; 0x84
 8012a98:	4649      	mov	r1, r9
 8012a9a:	4650      	mov	r0, sl
 8012a9c:	f004 fc60 	bl	8017360 <__ssprint_r>
 8012aa0:	2800      	cmp	r0, #0
 8012aa2:	f040 82a2 	bne.w	8012fea <_svfprintf_r+0xeba>
 8012aa6:	ac2e      	add	r4, sp, #184	; 0xb8
 8012aa8:	e618      	b.n	80126dc <_svfprintf_r+0x5ac>
 8012aaa:	aa21      	add	r2, sp, #132	; 0x84
 8012aac:	4649      	mov	r1, r9
 8012aae:	4650      	mov	r0, sl
 8012ab0:	f004 fc56 	bl	8017360 <__ssprint_r>
 8012ab4:	2800      	cmp	r0, #0
 8012ab6:	f040 8298 	bne.w	8012fea <_svfprintf_r+0xeba>
 8012aba:	ac2e      	add	r4, sp, #184	; 0xb8
 8012abc:	e61e      	b.n	80126fc <_svfprintf_r+0x5cc>
 8012abe:	2310      	movs	r3, #16
 8012ac0:	6063      	str	r3, [r4, #4]
 8012ac2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012ac4:	3310      	adds	r3, #16
 8012ac6:	9323      	str	r3, [sp, #140]	; 0x8c
 8012ac8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012aca:	3301      	adds	r3, #1
 8012acc:	2b07      	cmp	r3, #7
 8012ace:	9322      	str	r3, [sp, #136]	; 0x88
 8012ad0:	dc04      	bgt.n	8012adc <_svfprintf_r+0x9ac>
 8012ad2:	3408      	adds	r4, #8
 8012ad4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8012ad6:	3b10      	subs	r3, #16
 8012ad8:	9310      	str	r3, [sp, #64]	; 0x40
 8012ada:	e618      	b.n	801270e <_svfprintf_r+0x5de>
 8012adc:	aa21      	add	r2, sp, #132	; 0x84
 8012ade:	4649      	mov	r1, r9
 8012ae0:	4650      	mov	r0, sl
 8012ae2:	f004 fc3d 	bl	8017360 <__ssprint_r>
 8012ae6:	2800      	cmp	r0, #0
 8012ae8:	f040 827f 	bne.w	8012fea <_svfprintf_r+0xeba>
 8012aec:	ac2e      	add	r4, sp, #184	; 0xb8
 8012aee:	e7f1      	b.n	8012ad4 <_svfprintf_r+0x9a4>
 8012af0:	aa21      	add	r2, sp, #132	; 0x84
 8012af2:	4649      	mov	r1, r9
 8012af4:	4650      	mov	r0, sl
 8012af6:	f004 fc33 	bl	8017360 <__ssprint_r>
 8012afa:	2800      	cmp	r0, #0
 8012afc:	f040 8275 	bne.w	8012fea <_svfprintf_r+0xeba>
 8012b00:	ac2e      	add	r4, sp, #184	; 0xb8
 8012b02:	e617      	b.n	8012734 <_svfprintf_r+0x604>
 8012b04:	2310      	movs	r3, #16
 8012b06:	6063      	str	r3, [r4, #4]
 8012b08:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012b0a:	3310      	adds	r3, #16
 8012b0c:	9323      	str	r3, [sp, #140]	; 0x8c
 8012b0e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012b10:	3301      	adds	r3, #1
 8012b12:	2b07      	cmp	r3, #7
 8012b14:	9322      	str	r3, [sp, #136]	; 0x88
 8012b16:	dc02      	bgt.n	8012b1e <_svfprintf_r+0x9ee>
 8012b18:	3408      	adds	r4, #8
 8012b1a:	3e10      	subs	r6, #16
 8012b1c:	e60e      	b.n	801273c <_svfprintf_r+0x60c>
 8012b1e:	aa21      	add	r2, sp, #132	; 0x84
 8012b20:	4649      	mov	r1, r9
 8012b22:	4650      	mov	r0, sl
 8012b24:	f004 fc1c 	bl	8017360 <__ssprint_r>
 8012b28:	2800      	cmp	r0, #0
 8012b2a:	f040 825e 	bne.w	8012fea <_svfprintf_r+0xeba>
 8012b2e:	ac2e      	add	r4, sp, #184	; 0xb8
 8012b30:	e7f3      	b.n	8012b1a <_svfprintf_r+0x9ea>
 8012b32:	aa21      	add	r2, sp, #132	; 0x84
 8012b34:	4649      	mov	r1, r9
 8012b36:	4650      	mov	r0, sl
 8012b38:	f004 fc12 	bl	8017360 <__ssprint_r>
 8012b3c:	2800      	cmp	r0, #0
 8012b3e:	f040 8254 	bne.w	8012fea <_svfprintf_r+0xeba>
 8012b42:	ac2e      	add	r4, sp, #184	; 0xb8
 8012b44:	e60a      	b.n	801275c <_svfprintf_r+0x62c>
 8012b46:	9b06      	ldr	r3, [sp, #24]
 8012b48:	2b65      	cmp	r3, #101	; 0x65
 8012b4a:	f340 81a9 	ble.w	8012ea0 <_svfprintf_r+0xd70>
 8012b4e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012b50:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8012b52:	980d      	ldr	r0, [sp, #52]	; 0x34
 8012b54:	990e      	ldr	r1, [sp, #56]	; 0x38
 8012b56:	f7ed ffc3 	bl	8000ae0 <__aeabi_dcmpeq>
 8012b5a:	2800      	cmp	r0, #0
 8012b5c:	d062      	beq.n	8012c24 <_svfprintf_r+0xaf4>
 8012b5e:	4b2f      	ldr	r3, [pc, #188]	; (8012c1c <_svfprintf_r+0xaec>)
 8012b60:	6023      	str	r3, [r4, #0]
 8012b62:	2301      	movs	r3, #1
 8012b64:	6063      	str	r3, [r4, #4]
 8012b66:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012b68:	3301      	adds	r3, #1
 8012b6a:	9323      	str	r3, [sp, #140]	; 0x8c
 8012b6c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012b6e:	3301      	adds	r3, #1
 8012b70:	2b07      	cmp	r3, #7
 8012b72:	9322      	str	r3, [sp, #136]	; 0x88
 8012b74:	dc25      	bgt.n	8012bc2 <_svfprintf_r+0xa92>
 8012b76:	3408      	adds	r4, #8
 8012b78:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012b7a:	9a07      	ldr	r2, [sp, #28]
 8012b7c:	4293      	cmp	r3, r2
 8012b7e:	db02      	blt.n	8012b86 <_svfprintf_r+0xa56>
 8012b80:	07ee      	lsls	r6, r5, #31
 8012b82:	f57f ae02 	bpl.w	801278a <_svfprintf_r+0x65a>
 8012b86:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012b88:	6023      	str	r3, [r4, #0]
 8012b8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012b8c:	6063      	str	r3, [r4, #4]
 8012b8e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012b90:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012b92:	4413      	add	r3, r2
 8012b94:	9323      	str	r3, [sp, #140]	; 0x8c
 8012b96:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012b98:	3301      	adds	r3, #1
 8012b9a:	2b07      	cmp	r3, #7
 8012b9c:	9322      	str	r3, [sp, #136]	; 0x88
 8012b9e:	dc1a      	bgt.n	8012bd6 <_svfprintf_r+0xaa6>
 8012ba0:	3408      	adds	r4, #8
 8012ba2:	9b07      	ldr	r3, [sp, #28]
 8012ba4:	1e5e      	subs	r6, r3, #1
 8012ba6:	2e00      	cmp	r6, #0
 8012ba8:	f77f adef 	ble.w	801278a <_svfprintf_r+0x65a>
 8012bac:	4f1c      	ldr	r7, [pc, #112]	; (8012c20 <_svfprintf_r+0xaf0>)
 8012bae:	f04f 0810 	mov.w	r8, #16
 8012bb2:	2e10      	cmp	r6, #16
 8012bb4:	6027      	str	r7, [r4, #0]
 8012bb6:	dc18      	bgt.n	8012bea <_svfprintf_r+0xaba>
 8012bb8:	6066      	str	r6, [r4, #4]
 8012bba:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012bbc:	441e      	add	r6, r3
 8012bbe:	9623      	str	r6, [sp, #140]	; 0x8c
 8012bc0:	e5d4      	b.n	801276c <_svfprintf_r+0x63c>
 8012bc2:	aa21      	add	r2, sp, #132	; 0x84
 8012bc4:	4649      	mov	r1, r9
 8012bc6:	4650      	mov	r0, sl
 8012bc8:	f004 fbca 	bl	8017360 <__ssprint_r>
 8012bcc:	2800      	cmp	r0, #0
 8012bce:	f040 820c 	bne.w	8012fea <_svfprintf_r+0xeba>
 8012bd2:	ac2e      	add	r4, sp, #184	; 0xb8
 8012bd4:	e7d0      	b.n	8012b78 <_svfprintf_r+0xa48>
 8012bd6:	aa21      	add	r2, sp, #132	; 0x84
 8012bd8:	4649      	mov	r1, r9
 8012bda:	4650      	mov	r0, sl
 8012bdc:	f004 fbc0 	bl	8017360 <__ssprint_r>
 8012be0:	2800      	cmp	r0, #0
 8012be2:	f040 8202 	bne.w	8012fea <_svfprintf_r+0xeba>
 8012be6:	ac2e      	add	r4, sp, #184	; 0xb8
 8012be8:	e7db      	b.n	8012ba2 <_svfprintf_r+0xa72>
 8012bea:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012bec:	f8c4 8004 	str.w	r8, [r4, #4]
 8012bf0:	3310      	adds	r3, #16
 8012bf2:	9323      	str	r3, [sp, #140]	; 0x8c
 8012bf4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012bf6:	3301      	adds	r3, #1
 8012bf8:	2b07      	cmp	r3, #7
 8012bfa:	9322      	str	r3, [sp, #136]	; 0x88
 8012bfc:	dc02      	bgt.n	8012c04 <_svfprintf_r+0xad4>
 8012bfe:	3408      	adds	r4, #8
 8012c00:	3e10      	subs	r6, #16
 8012c02:	e7d6      	b.n	8012bb2 <_svfprintf_r+0xa82>
 8012c04:	aa21      	add	r2, sp, #132	; 0x84
 8012c06:	4649      	mov	r1, r9
 8012c08:	4650      	mov	r0, sl
 8012c0a:	f004 fba9 	bl	8017360 <__ssprint_r>
 8012c0e:	2800      	cmp	r0, #0
 8012c10:	f040 81eb 	bne.w	8012fea <_svfprintf_r+0xeba>
 8012c14:	ac2e      	add	r4, sp, #184	; 0xb8
 8012c16:	e7f3      	b.n	8012c00 <_svfprintf_r+0xad0>
 8012c18:	08019e51 	.word	0x08019e51
 8012c1c:	08019e62 	.word	0x08019e62
 8012c20:	08019e74 	.word	0x08019e74
 8012c24:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012c26:	2b00      	cmp	r3, #0
 8012c28:	dc7a      	bgt.n	8012d20 <_svfprintf_r+0xbf0>
 8012c2a:	4b9b      	ldr	r3, [pc, #620]	; (8012e98 <_svfprintf_r+0xd68>)
 8012c2c:	6023      	str	r3, [r4, #0]
 8012c2e:	2301      	movs	r3, #1
 8012c30:	6063      	str	r3, [r4, #4]
 8012c32:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012c34:	3301      	adds	r3, #1
 8012c36:	9323      	str	r3, [sp, #140]	; 0x8c
 8012c38:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012c3a:	3301      	adds	r3, #1
 8012c3c:	2b07      	cmp	r3, #7
 8012c3e:	9322      	str	r3, [sp, #136]	; 0x88
 8012c40:	dc44      	bgt.n	8012ccc <_svfprintf_r+0xb9c>
 8012c42:	3408      	adds	r4, #8
 8012c44:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012c46:	b923      	cbnz	r3, 8012c52 <_svfprintf_r+0xb22>
 8012c48:	9b07      	ldr	r3, [sp, #28]
 8012c4a:	b913      	cbnz	r3, 8012c52 <_svfprintf_r+0xb22>
 8012c4c:	07e8      	lsls	r0, r5, #31
 8012c4e:	f57f ad9c 	bpl.w	801278a <_svfprintf_r+0x65a>
 8012c52:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012c54:	6023      	str	r3, [r4, #0]
 8012c56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012c58:	6063      	str	r3, [r4, #4]
 8012c5a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012c5c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012c5e:	4413      	add	r3, r2
 8012c60:	9323      	str	r3, [sp, #140]	; 0x8c
 8012c62:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012c64:	3301      	adds	r3, #1
 8012c66:	2b07      	cmp	r3, #7
 8012c68:	9322      	str	r3, [sp, #136]	; 0x88
 8012c6a:	dc39      	bgt.n	8012ce0 <_svfprintf_r+0xbb0>
 8012c6c:	f104 0308 	add.w	r3, r4, #8
 8012c70:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8012c72:	2e00      	cmp	r6, #0
 8012c74:	da19      	bge.n	8012caa <_svfprintf_r+0xb7a>
 8012c76:	4f89      	ldr	r7, [pc, #548]	; (8012e9c <_svfprintf_r+0xd6c>)
 8012c78:	4276      	negs	r6, r6
 8012c7a:	2410      	movs	r4, #16
 8012c7c:	2e10      	cmp	r6, #16
 8012c7e:	601f      	str	r7, [r3, #0]
 8012c80:	dc38      	bgt.n	8012cf4 <_svfprintf_r+0xbc4>
 8012c82:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8012c84:	605e      	str	r6, [r3, #4]
 8012c86:	4416      	add	r6, r2
 8012c88:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8012c8a:	9623      	str	r6, [sp, #140]	; 0x8c
 8012c8c:	3201      	adds	r2, #1
 8012c8e:	2a07      	cmp	r2, #7
 8012c90:	f103 0308 	add.w	r3, r3, #8
 8012c94:	9222      	str	r2, [sp, #136]	; 0x88
 8012c96:	dd08      	ble.n	8012caa <_svfprintf_r+0xb7a>
 8012c98:	aa21      	add	r2, sp, #132	; 0x84
 8012c9a:	4649      	mov	r1, r9
 8012c9c:	4650      	mov	r0, sl
 8012c9e:	f004 fb5f 	bl	8017360 <__ssprint_r>
 8012ca2:	2800      	cmp	r0, #0
 8012ca4:	f040 81a1 	bne.w	8012fea <_svfprintf_r+0xeba>
 8012ca8:	ab2e      	add	r3, sp, #184	; 0xb8
 8012caa:	9a07      	ldr	r2, [sp, #28]
 8012cac:	605a      	str	r2, [r3, #4]
 8012cae:	9907      	ldr	r1, [sp, #28]
 8012cb0:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8012cb2:	f8c3 8000 	str.w	r8, [r3]
 8012cb6:	440a      	add	r2, r1
 8012cb8:	9223      	str	r2, [sp, #140]	; 0x8c
 8012cba:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8012cbc:	3201      	adds	r2, #1
 8012cbe:	2a07      	cmp	r2, #7
 8012cc0:	9222      	str	r2, [sp, #136]	; 0x88
 8012cc2:	f73f ad59 	bgt.w	8012778 <_svfprintf_r+0x648>
 8012cc6:	f103 0408 	add.w	r4, r3, #8
 8012cca:	e55e      	b.n	801278a <_svfprintf_r+0x65a>
 8012ccc:	aa21      	add	r2, sp, #132	; 0x84
 8012cce:	4649      	mov	r1, r9
 8012cd0:	4650      	mov	r0, sl
 8012cd2:	f004 fb45 	bl	8017360 <__ssprint_r>
 8012cd6:	2800      	cmp	r0, #0
 8012cd8:	f040 8187 	bne.w	8012fea <_svfprintf_r+0xeba>
 8012cdc:	ac2e      	add	r4, sp, #184	; 0xb8
 8012cde:	e7b1      	b.n	8012c44 <_svfprintf_r+0xb14>
 8012ce0:	aa21      	add	r2, sp, #132	; 0x84
 8012ce2:	4649      	mov	r1, r9
 8012ce4:	4650      	mov	r0, sl
 8012ce6:	f004 fb3b 	bl	8017360 <__ssprint_r>
 8012cea:	2800      	cmp	r0, #0
 8012cec:	f040 817d 	bne.w	8012fea <_svfprintf_r+0xeba>
 8012cf0:	ab2e      	add	r3, sp, #184	; 0xb8
 8012cf2:	e7bd      	b.n	8012c70 <_svfprintf_r+0xb40>
 8012cf4:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8012cf6:	605c      	str	r4, [r3, #4]
 8012cf8:	3210      	adds	r2, #16
 8012cfa:	9223      	str	r2, [sp, #140]	; 0x8c
 8012cfc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8012cfe:	3201      	adds	r2, #1
 8012d00:	2a07      	cmp	r2, #7
 8012d02:	9222      	str	r2, [sp, #136]	; 0x88
 8012d04:	dc02      	bgt.n	8012d0c <_svfprintf_r+0xbdc>
 8012d06:	3308      	adds	r3, #8
 8012d08:	3e10      	subs	r6, #16
 8012d0a:	e7b7      	b.n	8012c7c <_svfprintf_r+0xb4c>
 8012d0c:	aa21      	add	r2, sp, #132	; 0x84
 8012d0e:	4649      	mov	r1, r9
 8012d10:	4650      	mov	r0, sl
 8012d12:	f004 fb25 	bl	8017360 <__ssprint_r>
 8012d16:	2800      	cmp	r0, #0
 8012d18:	f040 8167 	bne.w	8012fea <_svfprintf_r+0xeba>
 8012d1c:	ab2e      	add	r3, sp, #184	; 0xb8
 8012d1e:	e7f3      	b.n	8012d08 <_svfprintf_r+0xbd8>
 8012d20:	9b07      	ldr	r3, [sp, #28]
 8012d22:	42bb      	cmp	r3, r7
 8012d24:	bfa8      	it	ge
 8012d26:	463b      	movge	r3, r7
 8012d28:	2b00      	cmp	r3, #0
 8012d2a:	461e      	mov	r6, r3
 8012d2c:	dd0b      	ble.n	8012d46 <_svfprintf_r+0xc16>
 8012d2e:	6063      	str	r3, [r4, #4]
 8012d30:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012d32:	f8c4 8000 	str.w	r8, [r4]
 8012d36:	4433      	add	r3, r6
 8012d38:	9323      	str	r3, [sp, #140]	; 0x8c
 8012d3a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012d3c:	3301      	adds	r3, #1
 8012d3e:	2b07      	cmp	r3, #7
 8012d40:	9322      	str	r3, [sp, #136]	; 0x88
 8012d42:	dc5f      	bgt.n	8012e04 <_svfprintf_r+0xcd4>
 8012d44:	3408      	adds	r4, #8
 8012d46:	2e00      	cmp	r6, #0
 8012d48:	bfac      	ite	ge
 8012d4a:	1bbe      	subge	r6, r7, r6
 8012d4c:	463e      	movlt	r6, r7
 8012d4e:	2e00      	cmp	r6, #0
 8012d50:	dd0f      	ble.n	8012d72 <_svfprintf_r+0xc42>
 8012d52:	f8df b148 	ldr.w	fp, [pc, #328]	; 8012e9c <_svfprintf_r+0xd6c>
 8012d56:	f8c4 b000 	str.w	fp, [r4]
 8012d5a:	2e10      	cmp	r6, #16
 8012d5c:	dc5c      	bgt.n	8012e18 <_svfprintf_r+0xce8>
 8012d5e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012d60:	6066      	str	r6, [r4, #4]
 8012d62:	441e      	add	r6, r3
 8012d64:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012d66:	9623      	str	r6, [sp, #140]	; 0x8c
 8012d68:	3301      	adds	r3, #1
 8012d6a:	2b07      	cmp	r3, #7
 8012d6c:	9322      	str	r3, [sp, #136]	; 0x88
 8012d6e:	dc6a      	bgt.n	8012e46 <_svfprintf_r+0xd16>
 8012d70:	3408      	adds	r4, #8
 8012d72:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012d74:	9a07      	ldr	r2, [sp, #28]
 8012d76:	4293      	cmp	r3, r2
 8012d78:	db01      	blt.n	8012d7e <_svfprintf_r+0xc4e>
 8012d7a:	07e9      	lsls	r1, r5, #31
 8012d7c:	d50d      	bpl.n	8012d9a <_svfprintf_r+0xc6a>
 8012d7e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012d80:	6023      	str	r3, [r4, #0]
 8012d82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012d84:	6063      	str	r3, [r4, #4]
 8012d86:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012d88:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012d8a:	4413      	add	r3, r2
 8012d8c:	9323      	str	r3, [sp, #140]	; 0x8c
 8012d8e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012d90:	3301      	adds	r3, #1
 8012d92:	2b07      	cmp	r3, #7
 8012d94:	9322      	str	r3, [sp, #136]	; 0x88
 8012d96:	dc60      	bgt.n	8012e5a <_svfprintf_r+0xd2a>
 8012d98:	3408      	adds	r4, #8
 8012d9a:	9b07      	ldr	r3, [sp, #28]
 8012d9c:	9a07      	ldr	r2, [sp, #28]
 8012d9e:	1bde      	subs	r6, r3, r7
 8012da0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012da2:	1ad3      	subs	r3, r2, r3
 8012da4:	429e      	cmp	r6, r3
 8012da6:	bfa8      	it	ge
 8012da8:	461e      	movge	r6, r3
 8012daa:	2e00      	cmp	r6, #0
 8012dac:	dd0b      	ble.n	8012dc6 <_svfprintf_r+0xc96>
 8012dae:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012db0:	6066      	str	r6, [r4, #4]
 8012db2:	4433      	add	r3, r6
 8012db4:	9323      	str	r3, [sp, #140]	; 0x8c
 8012db6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012db8:	3301      	adds	r3, #1
 8012dba:	4447      	add	r7, r8
 8012dbc:	2b07      	cmp	r3, #7
 8012dbe:	6027      	str	r7, [r4, #0]
 8012dc0:	9322      	str	r3, [sp, #136]	; 0x88
 8012dc2:	dc54      	bgt.n	8012e6e <_svfprintf_r+0xd3e>
 8012dc4:	3408      	adds	r4, #8
 8012dc6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012dc8:	9a07      	ldr	r2, [sp, #28]
 8012dca:	2e00      	cmp	r6, #0
 8012dcc:	eba2 0303 	sub.w	r3, r2, r3
 8012dd0:	bfac      	ite	ge
 8012dd2:	1b9e      	subge	r6, r3, r6
 8012dd4:	461e      	movlt	r6, r3
 8012dd6:	2e00      	cmp	r6, #0
 8012dd8:	f77f acd7 	ble.w	801278a <_svfprintf_r+0x65a>
 8012ddc:	4f2f      	ldr	r7, [pc, #188]	; (8012e9c <_svfprintf_r+0xd6c>)
 8012dde:	f04f 0810 	mov.w	r8, #16
 8012de2:	2e10      	cmp	r6, #16
 8012de4:	6027      	str	r7, [r4, #0]
 8012de6:	f77f aee7 	ble.w	8012bb8 <_svfprintf_r+0xa88>
 8012dea:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012dec:	f8c4 8004 	str.w	r8, [r4, #4]
 8012df0:	3310      	adds	r3, #16
 8012df2:	9323      	str	r3, [sp, #140]	; 0x8c
 8012df4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012df6:	3301      	adds	r3, #1
 8012df8:	2b07      	cmp	r3, #7
 8012dfa:	9322      	str	r3, [sp, #136]	; 0x88
 8012dfc:	dc41      	bgt.n	8012e82 <_svfprintf_r+0xd52>
 8012dfe:	3408      	adds	r4, #8
 8012e00:	3e10      	subs	r6, #16
 8012e02:	e7ee      	b.n	8012de2 <_svfprintf_r+0xcb2>
 8012e04:	aa21      	add	r2, sp, #132	; 0x84
 8012e06:	4649      	mov	r1, r9
 8012e08:	4650      	mov	r0, sl
 8012e0a:	f004 faa9 	bl	8017360 <__ssprint_r>
 8012e0e:	2800      	cmp	r0, #0
 8012e10:	f040 80eb 	bne.w	8012fea <_svfprintf_r+0xeba>
 8012e14:	ac2e      	add	r4, sp, #184	; 0xb8
 8012e16:	e796      	b.n	8012d46 <_svfprintf_r+0xc16>
 8012e18:	2310      	movs	r3, #16
 8012e1a:	6063      	str	r3, [r4, #4]
 8012e1c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012e1e:	3310      	adds	r3, #16
 8012e20:	9323      	str	r3, [sp, #140]	; 0x8c
 8012e22:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012e24:	3301      	adds	r3, #1
 8012e26:	2b07      	cmp	r3, #7
 8012e28:	9322      	str	r3, [sp, #136]	; 0x88
 8012e2a:	dc02      	bgt.n	8012e32 <_svfprintf_r+0xd02>
 8012e2c:	3408      	adds	r4, #8
 8012e2e:	3e10      	subs	r6, #16
 8012e30:	e791      	b.n	8012d56 <_svfprintf_r+0xc26>
 8012e32:	aa21      	add	r2, sp, #132	; 0x84
 8012e34:	4649      	mov	r1, r9
 8012e36:	4650      	mov	r0, sl
 8012e38:	f004 fa92 	bl	8017360 <__ssprint_r>
 8012e3c:	2800      	cmp	r0, #0
 8012e3e:	f040 80d4 	bne.w	8012fea <_svfprintf_r+0xeba>
 8012e42:	ac2e      	add	r4, sp, #184	; 0xb8
 8012e44:	e7f3      	b.n	8012e2e <_svfprintf_r+0xcfe>
 8012e46:	aa21      	add	r2, sp, #132	; 0x84
 8012e48:	4649      	mov	r1, r9
 8012e4a:	4650      	mov	r0, sl
 8012e4c:	f004 fa88 	bl	8017360 <__ssprint_r>
 8012e50:	2800      	cmp	r0, #0
 8012e52:	f040 80ca 	bne.w	8012fea <_svfprintf_r+0xeba>
 8012e56:	ac2e      	add	r4, sp, #184	; 0xb8
 8012e58:	e78b      	b.n	8012d72 <_svfprintf_r+0xc42>
 8012e5a:	aa21      	add	r2, sp, #132	; 0x84
 8012e5c:	4649      	mov	r1, r9
 8012e5e:	4650      	mov	r0, sl
 8012e60:	f004 fa7e 	bl	8017360 <__ssprint_r>
 8012e64:	2800      	cmp	r0, #0
 8012e66:	f040 80c0 	bne.w	8012fea <_svfprintf_r+0xeba>
 8012e6a:	ac2e      	add	r4, sp, #184	; 0xb8
 8012e6c:	e795      	b.n	8012d9a <_svfprintf_r+0xc6a>
 8012e6e:	aa21      	add	r2, sp, #132	; 0x84
 8012e70:	4649      	mov	r1, r9
 8012e72:	4650      	mov	r0, sl
 8012e74:	f004 fa74 	bl	8017360 <__ssprint_r>
 8012e78:	2800      	cmp	r0, #0
 8012e7a:	f040 80b6 	bne.w	8012fea <_svfprintf_r+0xeba>
 8012e7e:	ac2e      	add	r4, sp, #184	; 0xb8
 8012e80:	e7a1      	b.n	8012dc6 <_svfprintf_r+0xc96>
 8012e82:	aa21      	add	r2, sp, #132	; 0x84
 8012e84:	4649      	mov	r1, r9
 8012e86:	4650      	mov	r0, sl
 8012e88:	f004 fa6a 	bl	8017360 <__ssprint_r>
 8012e8c:	2800      	cmp	r0, #0
 8012e8e:	f040 80ac 	bne.w	8012fea <_svfprintf_r+0xeba>
 8012e92:	ac2e      	add	r4, sp, #184	; 0xb8
 8012e94:	e7b4      	b.n	8012e00 <_svfprintf_r+0xcd0>
 8012e96:	bf00      	nop
 8012e98:	08019e62 	.word	0x08019e62
 8012e9c:	08019e74 	.word	0x08019e74
 8012ea0:	9b07      	ldr	r3, [sp, #28]
 8012ea2:	2b01      	cmp	r3, #1
 8012ea4:	dc01      	bgt.n	8012eaa <_svfprintf_r+0xd7a>
 8012ea6:	07ea      	lsls	r2, r5, #31
 8012ea8:	d576      	bpl.n	8012f98 <_svfprintf_r+0xe68>
 8012eaa:	2301      	movs	r3, #1
 8012eac:	6063      	str	r3, [r4, #4]
 8012eae:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012eb0:	f8c4 8000 	str.w	r8, [r4]
 8012eb4:	3301      	adds	r3, #1
 8012eb6:	9323      	str	r3, [sp, #140]	; 0x8c
 8012eb8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012eba:	3301      	adds	r3, #1
 8012ebc:	2b07      	cmp	r3, #7
 8012ebe:	9322      	str	r3, [sp, #136]	; 0x88
 8012ec0:	dc36      	bgt.n	8012f30 <_svfprintf_r+0xe00>
 8012ec2:	3408      	adds	r4, #8
 8012ec4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012ec6:	6023      	str	r3, [r4, #0]
 8012ec8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012eca:	6063      	str	r3, [r4, #4]
 8012ecc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012ece:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012ed0:	4413      	add	r3, r2
 8012ed2:	9323      	str	r3, [sp, #140]	; 0x8c
 8012ed4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012ed6:	3301      	adds	r3, #1
 8012ed8:	2b07      	cmp	r3, #7
 8012eda:	9322      	str	r3, [sp, #136]	; 0x88
 8012edc:	dc31      	bgt.n	8012f42 <_svfprintf_r+0xe12>
 8012ede:	3408      	adds	r4, #8
 8012ee0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8012ee2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012ee4:	980d      	ldr	r0, [sp, #52]	; 0x34
 8012ee6:	990e      	ldr	r1, [sp, #56]	; 0x38
 8012ee8:	f7ed fdfa 	bl	8000ae0 <__aeabi_dcmpeq>
 8012eec:	9b07      	ldr	r3, [sp, #28]
 8012eee:	1e5e      	subs	r6, r3, #1
 8012ef0:	2800      	cmp	r0, #0
 8012ef2:	d12f      	bne.n	8012f54 <_svfprintf_r+0xe24>
 8012ef4:	f108 0301 	add.w	r3, r8, #1
 8012ef8:	e884 0048 	stmia.w	r4, {r3, r6}
 8012efc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012efe:	9a07      	ldr	r2, [sp, #28]
 8012f00:	3b01      	subs	r3, #1
 8012f02:	4413      	add	r3, r2
 8012f04:	9323      	str	r3, [sp, #140]	; 0x8c
 8012f06:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012f08:	3301      	adds	r3, #1
 8012f0a:	2b07      	cmp	r3, #7
 8012f0c:	9322      	str	r3, [sp, #136]	; 0x88
 8012f0e:	dd4a      	ble.n	8012fa6 <_svfprintf_r+0xe76>
 8012f10:	aa21      	add	r2, sp, #132	; 0x84
 8012f12:	4649      	mov	r1, r9
 8012f14:	4650      	mov	r0, sl
 8012f16:	f004 fa23 	bl	8017360 <__ssprint_r>
 8012f1a:	2800      	cmp	r0, #0
 8012f1c:	d165      	bne.n	8012fea <_svfprintf_r+0xeba>
 8012f1e:	ac2e      	add	r4, sp, #184	; 0xb8
 8012f20:	ab1d      	add	r3, sp, #116	; 0x74
 8012f22:	6023      	str	r3, [r4, #0]
 8012f24:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012f26:	6063      	str	r3, [r4, #4]
 8012f28:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8012f2a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012f2c:	4413      	add	r3, r2
 8012f2e:	e41c      	b.n	801276a <_svfprintf_r+0x63a>
 8012f30:	aa21      	add	r2, sp, #132	; 0x84
 8012f32:	4649      	mov	r1, r9
 8012f34:	4650      	mov	r0, sl
 8012f36:	f004 fa13 	bl	8017360 <__ssprint_r>
 8012f3a:	2800      	cmp	r0, #0
 8012f3c:	d155      	bne.n	8012fea <_svfprintf_r+0xeba>
 8012f3e:	ac2e      	add	r4, sp, #184	; 0xb8
 8012f40:	e7c0      	b.n	8012ec4 <_svfprintf_r+0xd94>
 8012f42:	aa21      	add	r2, sp, #132	; 0x84
 8012f44:	4649      	mov	r1, r9
 8012f46:	4650      	mov	r0, sl
 8012f48:	f004 fa0a 	bl	8017360 <__ssprint_r>
 8012f4c:	2800      	cmp	r0, #0
 8012f4e:	d14c      	bne.n	8012fea <_svfprintf_r+0xeba>
 8012f50:	ac2e      	add	r4, sp, #184	; 0xb8
 8012f52:	e7c5      	b.n	8012ee0 <_svfprintf_r+0xdb0>
 8012f54:	2e00      	cmp	r6, #0
 8012f56:	dde3      	ble.n	8012f20 <_svfprintf_r+0xdf0>
 8012f58:	4f59      	ldr	r7, [pc, #356]	; (80130c0 <_svfprintf_r+0xf90>)
 8012f5a:	f04f 0810 	mov.w	r8, #16
 8012f5e:	2e10      	cmp	r6, #16
 8012f60:	6027      	str	r7, [r4, #0]
 8012f62:	dc04      	bgt.n	8012f6e <_svfprintf_r+0xe3e>
 8012f64:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012f66:	6066      	str	r6, [r4, #4]
 8012f68:	441e      	add	r6, r3
 8012f6a:	9623      	str	r6, [sp, #140]	; 0x8c
 8012f6c:	e7cb      	b.n	8012f06 <_svfprintf_r+0xdd6>
 8012f6e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012f70:	f8c4 8004 	str.w	r8, [r4, #4]
 8012f74:	3310      	adds	r3, #16
 8012f76:	9323      	str	r3, [sp, #140]	; 0x8c
 8012f78:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012f7a:	3301      	adds	r3, #1
 8012f7c:	2b07      	cmp	r3, #7
 8012f7e:	9322      	str	r3, [sp, #136]	; 0x88
 8012f80:	dc02      	bgt.n	8012f88 <_svfprintf_r+0xe58>
 8012f82:	3408      	adds	r4, #8
 8012f84:	3e10      	subs	r6, #16
 8012f86:	e7ea      	b.n	8012f5e <_svfprintf_r+0xe2e>
 8012f88:	aa21      	add	r2, sp, #132	; 0x84
 8012f8a:	4649      	mov	r1, r9
 8012f8c:	4650      	mov	r0, sl
 8012f8e:	f004 f9e7 	bl	8017360 <__ssprint_r>
 8012f92:	bb50      	cbnz	r0, 8012fea <_svfprintf_r+0xeba>
 8012f94:	ac2e      	add	r4, sp, #184	; 0xb8
 8012f96:	e7f5      	b.n	8012f84 <_svfprintf_r+0xe54>
 8012f98:	2301      	movs	r3, #1
 8012f9a:	6063      	str	r3, [r4, #4]
 8012f9c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012f9e:	f8c4 8000 	str.w	r8, [r4]
 8012fa2:	3301      	adds	r3, #1
 8012fa4:	e7ae      	b.n	8012f04 <_svfprintf_r+0xdd4>
 8012fa6:	3408      	adds	r4, #8
 8012fa8:	e7ba      	b.n	8012f20 <_svfprintf_r+0xdf0>
 8012faa:	3408      	adds	r4, #8
 8012fac:	f7ff bbed 	b.w	801278a <_svfprintf_r+0x65a>
 8012fb0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012fb2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8012fb4:	1a9d      	subs	r5, r3, r2
 8012fb6:	2d00      	cmp	r5, #0
 8012fb8:	f77f abea 	ble.w	8012790 <_svfprintf_r+0x660>
 8012fbc:	2610      	movs	r6, #16
 8012fbe:	4b41      	ldr	r3, [pc, #260]	; (80130c4 <_svfprintf_r+0xf94>)
 8012fc0:	6023      	str	r3, [r4, #0]
 8012fc2:	2d10      	cmp	r5, #16
 8012fc4:	dc1b      	bgt.n	8012ffe <_svfprintf_r+0xece>
 8012fc6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012fc8:	6065      	str	r5, [r4, #4]
 8012fca:	441d      	add	r5, r3
 8012fcc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012fce:	9523      	str	r5, [sp, #140]	; 0x8c
 8012fd0:	3301      	adds	r3, #1
 8012fd2:	2b07      	cmp	r3, #7
 8012fd4:	9322      	str	r3, [sp, #136]	; 0x88
 8012fd6:	f77f abdb 	ble.w	8012790 <_svfprintf_r+0x660>
 8012fda:	aa21      	add	r2, sp, #132	; 0x84
 8012fdc:	4649      	mov	r1, r9
 8012fde:	4650      	mov	r0, sl
 8012fe0:	f004 f9be 	bl	8017360 <__ssprint_r>
 8012fe4:	2800      	cmp	r0, #0
 8012fe6:	f43f abd3 	beq.w	8012790 <_svfprintf_r+0x660>
 8012fea:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8012fee:	f013 0f40 	tst.w	r3, #64	; 0x40
 8012ff2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012ff4:	bf18      	it	ne
 8012ff6:	f04f 33ff 	movne.w	r3, #4294967295
 8012ffa:	f7ff b8bd 	b.w	8012178 <_svfprintf_r+0x48>
 8012ffe:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013000:	6066      	str	r6, [r4, #4]
 8013002:	3310      	adds	r3, #16
 8013004:	9323      	str	r3, [sp, #140]	; 0x8c
 8013006:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013008:	3301      	adds	r3, #1
 801300a:	2b07      	cmp	r3, #7
 801300c:	9322      	str	r3, [sp, #136]	; 0x88
 801300e:	dc02      	bgt.n	8013016 <_svfprintf_r+0xee6>
 8013010:	3408      	adds	r4, #8
 8013012:	3d10      	subs	r5, #16
 8013014:	e7d3      	b.n	8012fbe <_svfprintf_r+0xe8e>
 8013016:	aa21      	add	r2, sp, #132	; 0x84
 8013018:	4649      	mov	r1, r9
 801301a:	4650      	mov	r0, sl
 801301c:	f004 f9a0 	bl	8017360 <__ssprint_r>
 8013020:	2800      	cmp	r0, #0
 8013022:	d1e2      	bne.n	8012fea <_svfprintf_r+0xeba>
 8013024:	ac2e      	add	r4, sp, #184	; 0xb8
 8013026:	e7f4      	b.n	8013012 <_svfprintf_r+0xee2>
 8013028:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801302a:	2b00      	cmp	r3, #0
 801302c:	d0dd      	beq.n	8012fea <_svfprintf_r+0xeba>
 801302e:	aa21      	add	r2, sp, #132	; 0x84
 8013030:	4649      	mov	r1, r9
 8013032:	4650      	mov	r0, sl
 8013034:	f004 f994 	bl	8017360 <__ssprint_r>
 8013038:	e7d7      	b.n	8012fea <_svfprintf_r+0xeba>
 801303a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801303c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801303e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8013040:	990e      	ldr	r1, [sp, #56]	; 0x38
 8013042:	f7ed fd7f 	bl	8000b44 <__aeabi_dcmpun>
 8013046:	2800      	cmp	r0, #0
 8013048:	f43f aa3f 	beq.w	80124ca <_svfprintf_r+0x39a>
 801304c:	4b1e      	ldr	r3, [pc, #120]	; (80130c8 <_svfprintf_r+0xf98>)
 801304e:	4a1f      	ldr	r2, [pc, #124]	; (80130cc <_svfprintf_r+0xf9c>)
 8013050:	f7ff ba2f 	b.w	80124b2 <_svfprintf_r+0x382>
 8013054:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8013056:	eba3 0308 	sub.w	r3, r3, r8
 801305a:	9307      	str	r3, [sp, #28]
 801305c:	f7ff bab1 	b.w	80125c2 <_svfprintf_r+0x492>
 8013060:	ea56 0207 	orrs.w	r2, r6, r7
 8013064:	950f      	str	r5, [sp, #60]	; 0x3c
 8013066:	f43f ac2b 	beq.w	80128c0 <_svfprintf_r+0x790>
 801306a:	2b01      	cmp	r3, #1
 801306c:	f43f ac9d 	beq.w	80129aa <_svfprintf_r+0x87a>
 8013070:	2b02      	cmp	r3, #2
 8013072:	f43f acbd 	beq.w	80129f0 <_svfprintf_r+0x8c0>
 8013076:	ab2e      	add	r3, sp, #184	; 0xb8
 8013078:	08f1      	lsrs	r1, r6, #3
 801307a:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 801307e:	08f8      	lsrs	r0, r7, #3
 8013080:	f006 0207 	and.w	r2, r6, #7
 8013084:	4607      	mov	r7, r0
 8013086:	460e      	mov	r6, r1
 8013088:	3230      	adds	r2, #48	; 0x30
 801308a:	ea56 0107 	orrs.w	r1, r6, r7
 801308e:	f103 38ff 	add.w	r8, r3, #4294967295
 8013092:	f803 2c01 	strb.w	r2, [r3, #-1]
 8013096:	f47f ac86 	bne.w	80129a6 <_svfprintf_r+0x876>
 801309a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 801309c:	07c9      	lsls	r1, r1, #31
 801309e:	d506      	bpl.n	80130ae <_svfprintf_r+0xf7e>
 80130a0:	2a30      	cmp	r2, #48	; 0x30
 80130a2:	d004      	beq.n	80130ae <_svfprintf_r+0xf7e>
 80130a4:	2230      	movs	r2, #48	; 0x30
 80130a6:	f808 2c01 	strb.w	r2, [r8, #-1]
 80130aa:	f1a3 0802 	sub.w	r8, r3, #2
 80130ae:	ab2e      	add	r3, sp, #184	; 0xb8
 80130b0:	465e      	mov	r6, fp
 80130b2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80130b4:	eba3 0b08 	sub.w	fp, r3, r8
 80130b8:	2700      	movs	r7, #0
 80130ba:	f7ff bace 	b.w	801265a <_svfprintf_r+0x52a>
 80130be:	bf00      	nop
 80130c0:	08019e74 	.word	0x08019e74
 80130c4:	08019e64 	.word	0x08019e64
 80130c8:	08019e38 	.word	0x08019e38
 80130cc:	08019e3c 	.word	0x08019e3c

080130d0 <time>:
 80130d0:	b513      	push	{r0, r1, r4, lr}
 80130d2:	4b08      	ldr	r3, [pc, #32]	; (80130f4 <time+0x24>)
 80130d4:	4604      	mov	r4, r0
 80130d6:	2200      	movs	r2, #0
 80130d8:	6818      	ldr	r0, [r3, #0]
 80130da:	4669      	mov	r1, sp
 80130dc:	f003 f92c 	bl	8016338 <_gettimeofday_r>
 80130e0:	2800      	cmp	r0, #0
 80130e2:	bfbc      	itt	lt
 80130e4:	f04f 33ff 	movlt.w	r3, #4294967295
 80130e8:	9300      	strlt	r3, [sp, #0]
 80130ea:	9800      	ldr	r0, [sp, #0]
 80130ec:	b104      	cbz	r4, 80130f0 <time+0x20>
 80130ee:	6020      	str	r0, [r4, #0]
 80130f0:	b002      	add	sp, #8
 80130f2:	bd10      	pop	{r4, pc}
 80130f4:	20000014 	.word	0x20000014

080130f8 <__tzcalc_limits>:
 80130f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80130fc:	4604      	mov	r4, r0
 80130fe:	f003 f92d 	bl	801635c <__gettzinfo>
 8013102:	f240 73b1 	movw	r3, #1969	; 0x7b1
 8013106:	429c      	cmp	r4, r3
 8013108:	f340 8098 	ble.w	801323c <__tzcalc_limits+0x144>
 801310c:	f46f 63f6 	mvn.w	r3, #1968	; 0x7b0
 8013110:	18e3      	adds	r3, r4, r3
 8013112:	109b      	asrs	r3, r3, #2
 8013114:	f240 126d 	movw	r2, #365	; 0x16d
 8013118:	f2a4 75b2 	subw	r5, r4, #1970	; 0x7b2
 801311c:	fb02 3505 	mla	r5, r2, r5, r3
 8013120:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8013124:	f2a4 736d 	subw	r3, r4, #1901	; 0x76d
 8013128:	fb93 f3f2 	sdiv	r3, r3, r2
 801312c:	f46f 62c8 	mvn.w	r2, #1600	; 0x640
 8013130:	441d      	add	r5, r3
 8013132:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8013136:	18a2      	adds	r2, r4, r2
 8013138:	fb94 f7f3 	sdiv	r7, r4, r3
 801313c:	fb92 f2f3 	sdiv	r2, r2, r3
 8013140:	fb03 4717 	mls	r7, r3, r7, r4
 8013144:	f100 0338 	add.w	r3, r0, #56	; 0x38
 8013148:	4415      	add	r5, r2
 801314a:	fab7 fe87 	clz	lr, r7
 801314e:	2264      	movs	r2, #100	; 0x64
 8013150:	9301      	str	r3, [sp, #4]
 8013152:	f004 0303 	and.w	r3, r4, #3
 8013156:	fb94 f6f2 	sdiv	r6, r4, r2
 801315a:	6044      	str	r4, [r0, #4]
 801315c:	fb02 4616 	mls	r6, r2, r6, r4
 8013160:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 8013164:	4601      	mov	r1, r0
 8013166:	9300      	str	r3, [sp, #0]
 8013168:	f06f 4c40 	mvn.w	ip, #3221225472	; 0xc0000000
 801316c:	7a0b      	ldrb	r3, [r1, #8]
 801316e:	2b4a      	cmp	r3, #74	; 0x4a
 8013170:	d123      	bne.n	80131ba <__tzcalc_limits+0xc2>
 8013172:	694c      	ldr	r4, [r1, #20]
 8013174:	9a00      	ldr	r2, [sp, #0]
 8013176:	192b      	adds	r3, r5, r4
 8013178:	b902      	cbnz	r2, 801317c <__tzcalc_limits+0x84>
 801317a:	b906      	cbnz	r6, 801317e <__tzcalc_limits+0x86>
 801317c:	b9df      	cbnz	r7, 80131b6 <__tzcalc_limits+0xbe>
 801317e:	2c3b      	cmp	r4, #59	; 0x3b
 8013180:	bfd4      	ite	le
 8013182:	2400      	movle	r4, #0
 8013184:	2401      	movgt	r4, #1
 8013186:	441c      	add	r4, r3
 8013188:	3c01      	subs	r4, #1
 801318a:	4b2d      	ldr	r3, [pc, #180]	; (8013240 <__tzcalc_limits+0x148>)
 801318c:	698a      	ldr	r2, [r1, #24]
 801318e:	fb03 2404 	mla	r4, r3, r4, r2
 8013192:	6a0b      	ldr	r3, [r1, #32]
 8013194:	441c      	add	r4, r3
 8013196:	f841 4f1c 	str.w	r4, [r1, #28]!
 801319a:	9b01      	ldr	r3, [sp, #4]
 801319c:	428b      	cmp	r3, r1
 801319e:	d1e5      	bne.n	801316c <__tzcalc_limits+0x74>
 80131a0:	69c3      	ldr	r3, [r0, #28]
 80131a2:	6b82      	ldr	r2, [r0, #56]	; 0x38
 80131a4:	4293      	cmp	r3, r2
 80131a6:	bfac      	ite	ge
 80131a8:	2300      	movge	r3, #0
 80131aa:	2301      	movlt	r3, #1
 80131ac:	6003      	str	r3, [r0, #0]
 80131ae:	2001      	movs	r0, #1
 80131b0:	b003      	add	sp, #12
 80131b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80131b6:	2400      	movs	r4, #0
 80131b8:	e7e5      	b.n	8013186 <__tzcalc_limits+0x8e>
 80131ba:	2b44      	cmp	r3, #68	; 0x44
 80131bc:	d102      	bne.n	80131c4 <__tzcalc_limits+0xcc>
 80131be:	694b      	ldr	r3, [r1, #20]
 80131c0:	18ec      	adds	r4, r5, r3
 80131c2:	e7e2      	b.n	801318a <__tzcalc_limits+0x92>
 80131c4:	9b00      	ldr	r3, [sp, #0]
 80131c6:	bb7b      	cbnz	r3, 8013228 <__tzcalc_limits+0x130>
 80131c8:	2e00      	cmp	r6, #0
 80131ca:	bf0c      	ite	eq
 80131cc:	46f0      	moveq	r8, lr
 80131ce:	f04f 0801 	movne.w	r8, #1
 80131d2:	4b1c      	ldr	r3, [pc, #112]	; (8013244 <__tzcalc_limits+0x14c>)
 80131d4:	68cc      	ldr	r4, [r1, #12]
 80131d6:	2230      	movs	r2, #48	; 0x30
 80131d8:	fb02 3808 	mla	r8, r2, r8, r3
 80131dc:	f1a8 0a04 	sub.w	sl, r8, #4
 80131e0:	462b      	mov	r3, r5
 80131e2:	f04f 0901 	mov.w	r9, #1
 80131e6:	45a1      	cmp	r9, r4
 80131e8:	db20      	blt.n	801322c <__tzcalc_limits+0x134>
 80131ea:	2c01      	cmp	r4, #1
 80131ec:	bfb8      	it	lt
 80131ee:	2401      	movlt	r4, #1
 80131f0:	46a1      	mov	r9, r4
 80131f2:	f103 0b04 	add.w	fp, r3, #4
 80131f6:	2207      	movs	r2, #7
 80131f8:	694c      	ldr	r4, [r1, #20]
 80131fa:	fb9b faf2 	sdiv	sl, fp, r2
 80131fe:	ebca 0aca 	rsb	sl, sl, sl, lsl #3
 8013202:	ebab 0a0a 	sub.w	sl, fp, sl
 8013206:	ebb4 0a0a 	subs.w	sl, r4, sl
 801320a:	690c      	ldr	r4, [r1, #16]
 801320c:	44e1      	add	r9, ip
 801320e:	f104 34ff 	add.w	r4, r4, #4294967295
 8013212:	bf48      	it	mi
 8013214:	4492      	addmi	sl, r2
 8013216:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 801321a:	f858 8029 	ldr.w	r8, [r8, r9, lsl #2]
 801321e:	4454      	add	r4, sl
 8013220:	4544      	cmp	r4, r8
 8013222:	da09      	bge.n	8013238 <__tzcalc_limits+0x140>
 8013224:	441c      	add	r4, r3
 8013226:	e7b0      	b.n	801318a <__tzcalc_limits+0x92>
 8013228:	46f0      	mov	r8, lr
 801322a:	e7d2      	b.n	80131d2 <__tzcalc_limits+0xda>
 801322c:	f85a bf04 	ldr.w	fp, [sl, #4]!
 8013230:	f109 0901 	add.w	r9, r9, #1
 8013234:	445b      	add	r3, fp
 8013236:	e7d6      	b.n	80131e6 <__tzcalc_limits+0xee>
 8013238:	3c07      	subs	r4, #7
 801323a:	e7f1      	b.n	8013220 <__tzcalc_limits+0x128>
 801323c:	2000      	movs	r0, #0
 801323e:	e7b7      	b.n	80131b0 <__tzcalc_limits+0xb8>
 8013240:	00015180 	.word	0x00015180
 8013244:	08019d7c 	.word	0x08019d7c

08013248 <__tz_lock>:
 8013248:	4801      	ldr	r0, [pc, #4]	; (8013250 <__tz_lock+0x8>)
 801324a:	f003 b957 	b.w	80164fc <__retarget_lock_acquire>
 801324e:	bf00      	nop
 8013250:	20003c6f 	.word	0x20003c6f

08013254 <__tz_unlock>:
 8013254:	4801      	ldr	r0, [pc, #4]	; (801325c <__tz_unlock+0x8>)
 8013256:	f003 b953 	b.w	8016500 <__retarget_lock_release>
 801325a:	bf00      	nop
 801325c:	20003c6f 	.word	0x20003c6f

08013260 <_tzset_unlocked>:
 8013260:	4b01      	ldr	r3, [pc, #4]	; (8013268 <_tzset_unlocked+0x8>)
 8013262:	6818      	ldr	r0, [r3, #0]
 8013264:	f000 b802 	b.w	801326c <_tzset_unlocked_r>
 8013268:	20000014 	.word	0x20000014

0801326c <_tzset_unlocked_r>:
 801326c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013270:	b08d      	sub	sp, #52	; 0x34
 8013272:	4607      	mov	r7, r0
 8013274:	f003 f872 	bl	801635c <__gettzinfo>
 8013278:	49b1      	ldr	r1, [pc, #708]	; (8013540 <_tzset_unlocked_r+0x2d4>)
 801327a:	4eb2      	ldr	r6, [pc, #712]	; (8013544 <_tzset_unlocked_r+0x2d8>)
 801327c:	4605      	mov	r5, r0
 801327e:	4638      	mov	r0, r7
 8013280:	f003 f852 	bl	8016328 <_getenv_r>
 8013284:	4604      	mov	r4, r0
 8013286:	b970      	cbnz	r0, 80132a6 <_tzset_unlocked_r+0x3a>
 8013288:	4baf      	ldr	r3, [pc, #700]	; (8013548 <_tzset_unlocked_r+0x2dc>)
 801328a:	4ab0      	ldr	r2, [pc, #704]	; (801354c <_tzset_unlocked_r+0x2e0>)
 801328c:	6018      	str	r0, [r3, #0]
 801328e:	4bb0      	ldr	r3, [pc, #704]	; (8013550 <_tzset_unlocked_r+0x2e4>)
 8013290:	6018      	str	r0, [r3, #0]
 8013292:	4bb0      	ldr	r3, [pc, #704]	; (8013554 <_tzset_unlocked_r+0x2e8>)
 8013294:	6830      	ldr	r0, [r6, #0]
 8013296:	601a      	str	r2, [r3, #0]
 8013298:	605a      	str	r2, [r3, #4]
 801329a:	f7fd f9fb 	bl	8010694 <free>
 801329e:	6034      	str	r4, [r6, #0]
 80132a0:	b00d      	add	sp, #52	; 0x34
 80132a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80132a6:	6831      	ldr	r1, [r6, #0]
 80132a8:	2900      	cmp	r1, #0
 80132aa:	d160      	bne.n	801336e <_tzset_unlocked_r+0x102>
 80132ac:	6830      	ldr	r0, [r6, #0]
 80132ae:	f7fd f9f1 	bl	8010694 <free>
 80132b2:	4620      	mov	r0, r4
 80132b4:	f7ec ff96 	bl	80001e4 <strlen>
 80132b8:	1c41      	adds	r1, r0, #1
 80132ba:	4638      	mov	r0, r7
 80132bc:	f7fd f9f2 	bl	80106a4 <_malloc_r>
 80132c0:	6030      	str	r0, [r6, #0]
 80132c2:	2800      	cmp	r0, #0
 80132c4:	d158      	bne.n	8013378 <_tzset_unlocked_r+0x10c>
 80132c6:	7823      	ldrb	r3, [r4, #0]
 80132c8:	4aa3      	ldr	r2, [pc, #652]	; (8013558 <_tzset_unlocked_r+0x2ec>)
 80132ca:	49a4      	ldr	r1, [pc, #656]	; (801355c <_tzset_unlocked_r+0x2f0>)
 80132cc:	2b3a      	cmp	r3, #58	; 0x3a
 80132ce:	bf08      	it	eq
 80132d0:	3401      	addeq	r4, #1
 80132d2:	ae0a      	add	r6, sp, #40	; 0x28
 80132d4:	4633      	mov	r3, r6
 80132d6:	4620      	mov	r0, r4
 80132d8:	f003 ff14 	bl	8017104 <siscanf>
 80132dc:	2800      	cmp	r0, #0
 80132de:	dddf      	ble.n	80132a0 <_tzset_unlocked_r+0x34>
 80132e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80132e2:	18e7      	adds	r7, r4, r3
 80132e4:	5ce3      	ldrb	r3, [r4, r3]
 80132e6:	2b2d      	cmp	r3, #45	; 0x2d
 80132e8:	d14a      	bne.n	8013380 <_tzset_unlocked_r+0x114>
 80132ea:	3701      	adds	r7, #1
 80132ec:	f04f 34ff 	mov.w	r4, #4294967295
 80132f0:	f10d 0a20 	add.w	sl, sp, #32
 80132f4:	f10d 0b1e 	add.w	fp, sp, #30
 80132f8:	f04f 0800 	mov.w	r8, #0
 80132fc:	9603      	str	r6, [sp, #12]
 80132fe:	f8cd a008 	str.w	sl, [sp, #8]
 8013302:	9601      	str	r6, [sp, #4]
 8013304:	f8cd b000 	str.w	fp, [sp]
 8013308:	4633      	mov	r3, r6
 801330a:	aa07      	add	r2, sp, #28
 801330c:	4994      	ldr	r1, [pc, #592]	; (8013560 <_tzset_unlocked_r+0x2f4>)
 801330e:	f8ad 801e 	strh.w	r8, [sp, #30]
 8013312:	4638      	mov	r0, r7
 8013314:	f8ad 8020 	strh.w	r8, [sp, #32]
 8013318:	f003 fef4 	bl	8017104 <siscanf>
 801331c:	4540      	cmp	r0, r8
 801331e:	ddbf      	ble.n	80132a0 <_tzset_unlocked_r+0x34>
 8013320:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8013324:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8013328:	f8df 9240 	ldr.w	r9, [pc, #576]	; 801356c <_tzset_unlocked_r+0x300>
 801332c:	213c      	movs	r1, #60	; 0x3c
 801332e:	fb01 2203 	mla	r2, r1, r3, r2
 8013332:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8013336:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 801333a:	fb01 2303 	mla	r3, r1, r3, r2
 801333e:	435c      	muls	r4, r3
 8013340:	622c      	str	r4, [r5, #32]
 8013342:	4c84      	ldr	r4, [pc, #528]	; (8013554 <_tzset_unlocked_r+0x2e8>)
 8013344:	4b84      	ldr	r3, [pc, #528]	; (8013558 <_tzset_unlocked_r+0x2ec>)
 8013346:	6023      	str	r3, [r4, #0]
 8013348:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801334a:	4984      	ldr	r1, [pc, #528]	; (801355c <_tzset_unlocked_r+0x2f0>)
 801334c:	441f      	add	r7, r3
 801334e:	464a      	mov	r2, r9
 8013350:	4633      	mov	r3, r6
 8013352:	4638      	mov	r0, r7
 8013354:	f003 fed6 	bl	8017104 <siscanf>
 8013358:	4540      	cmp	r0, r8
 801335a:	dc16      	bgt.n	801338a <_tzset_unlocked_r+0x11e>
 801335c:	6823      	ldr	r3, [r4, #0]
 801335e:	6063      	str	r3, [r4, #4]
 8013360:	4b79      	ldr	r3, [pc, #484]	; (8013548 <_tzset_unlocked_r+0x2dc>)
 8013362:	6a2a      	ldr	r2, [r5, #32]
 8013364:	601a      	str	r2, [r3, #0]
 8013366:	4b7a      	ldr	r3, [pc, #488]	; (8013550 <_tzset_unlocked_r+0x2e4>)
 8013368:	f8c3 8000 	str.w	r8, [r3]
 801336c:	e798      	b.n	80132a0 <_tzset_unlocked_r+0x34>
 801336e:	f7ec ff2f 	bl	80001d0 <strcmp>
 8013372:	2800      	cmp	r0, #0
 8013374:	d094      	beq.n	80132a0 <_tzset_unlocked_r+0x34>
 8013376:	e799      	b.n	80132ac <_tzset_unlocked_r+0x40>
 8013378:	4621      	mov	r1, r4
 801337a:	f003 ff32 	bl	80171e2 <strcpy>
 801337e:	e7a2      	b.n	80132c6 <_tzset_unlocked_r+0x5a>
 8013380:	2b2b      	cmp	r3, #43	; 0x2b
 8013382:	bf08      	it	eq
 8013384:	3701      	addeq	r7, #1
 8013386:	2401      	movs	r4, #1
 8013388:	e7b2      	b.n	80132f0 <_tzset_unlocked_r+0x84>
 801338a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801338c:	f8c4 9004 	str.w	r9, [r4, #4]
 8013390:	18fc      	adds	r4, r7, r3
 8013392:	5cfb      	ldrb	r3, [r7, r3]
 8013394:	2b2d      	cmp	r3, #45	; 0x2d
 8013396:	f040 8092 	bne.w	80134be <_tzset_unlocked_r+0x252>
 801339a:	3401      	adds	r4, #1
 801339c:	f04f 37ff 	mov.w	r7, #4294967295
 80133a0:	2300      	movs	r3, #0
 80133a2:	f8ad 301c 	strh.w	r3, [sp, #28]
 80133a6:	f8ad 301e 	strh.w	r3, [sp, #30]
 80133aa:	f8ad 3020 	strh.w	r3, [sp, #32]
 80133ae:	930a      	str	r3, [sp, #40]	; 0x28
 80133b0:	9603      	str	r6, [sp, #12]
 80133b2:	f8cd a008 	str.w	sl, [sp, #8]
 80133b6:	9601      	str	r6, [sp, #4]
 80133b8:	f8cd b000 	str.w	fp, [sp]
 80133bc:	4633      	mov	r3, r6
 80133be:	aa07      	add	r2, sp, #28
 80133c0:	4967      	ldr	r1, [pc, #412]	; (8013560 <_tzset_unlocked_r+0x2f4>)
 80133c2:	4620      	mov	r0, r4
 80133c4:	f003 fe9e 	bl	8017104 <siscanf>
 80133c8:	2800      	cmp	r0, #0
 80133ca:	dc7d      	bgt.n	80134c8 <_tzset_unlocked_r+0x25c>
 80133cc:	6a2b      	ldr	r3, [r5, #32]
 80133ce:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 80133d2:	63eb      	str	r3, [r5, #60]	; 0x3c
 80133d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80133d6:	462f      	mov	r7, r5
 80133d8:	441c      	add	r4, r3
 80133da:	f04f 0900 	mov.w	r9, #0
 80133de:	7823      	ldrb	r3, [r4, #0]
 80133e0:	2b2c      	cmp	r3, #44	; 0x2c
 80133e2:	bf08      	it	eq
 80133e4:	3401      	addeq	r4, #1
 80133e6:	f894 8000 	ldrb.w	r8, [r4]
 80133ea:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 80133ee:	d17b      	bne.n	80134e8 <_tzset_unlocked_r+0x27c>
 80133f0:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 80133f4:	9302      	str	r3, [sp, #8]
 80133f6:	ab09      	add	r3, sp, #36	; 0x24
 80133f8:	9300      	str	r3, [sp, #0]
 80133fa:	9603      	str	r6, [sp, #12]
 80133fc:	9601      	str	r6, [sp, #4]
 80133fe:	4633      	mov	r3, r6
 8013400:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 8013404:	4957      	ldr	r1, [pc, #348]	; (8013564 <_tzset_unlocked_r+0x2f8>)
 8013406:	4620      	mov	r0, r4
 8013408:	f003 fe7c 	bl	8017104 <siscanf>
 801340c:	2803      	cmp	r0, #3
 801340e:	f47f af47 	bne.w	80132a0 <_tzset_unlocked_r+0x34>
 8013412:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 8013416:	1e4b      	subs	r3, r1, #1
 8013418:	2b0b      	cmp	r3, #11
 801341a:	f63f af41 	bhi.w	80132a0 <_tzset_unlocked_r+0x34>
 801341e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 8013422:	1e53      	subs	r3, r2, #1
 8013424:	2b04      	cmp	r3, #4
 8013426:	f63f af3b 	bhi.w	80132a0 <_tzset_unlocked_r+0x34>
 801342a:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 801342e:	2b06      	cmp	r3, #6
 8013430:	f63f af36 	bhi.w	80132a0 <_tzset_unlocked_r+0x34>
 8013434:	f887 8008 	strb.w	r8, [r7, #8]
 8013438:	60f9      	str	r1, [r7, #12]
 801343a:	613a      	str	r2, [r7, #16]
 801343c:	617b      	str	r3, [r7, #20]
 801343e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013440:	eb04 0803 	add.w	r8, r4, r3
 8013444:	2302      	movs	r3, #2
 8013446:	f8ad 301c 	strh.w	r3, [sp, #28]
 801344a:	2300      	movs	r3, #0
 801344c:	f8ad 301e 	strh.w	r3, [sp, #30]
 8013450:	f8ad 3020 	strh.w	r3, [sp, #32]
 8013454:	930a      	str	r3, [sp, #40]	; 0x28
 8013456:	f898 3000 	ldrb.w	r3, [r8]
 801345a:	2b2f      	cmp	r3, #47	; 0x2f
 801345c:	d10b      	bne.n	8013476 <_tzset_unlocked_r+0x20a>
 801345e:	9603      	str	r6, [sp, #12]
 8013460:	f8cd a008 	str.w	sl, [sp, #8]
 8013464:	9601      	str	r6, [sp, #4]
 8013466:	f8cd b000 	str.w	fp, [sp]
 801346a:	4633      	mov	r3, r6
 801346c:	aa07      	add	r2, sp, #28
 801346e:	493e      	ldr	r1, [pc, #248]	; (8013568 <_tzset_unlocked_r+0x2fc>)
 8013470:	4640      	mov	r0, r8
 8013472:	f003 fe47 	bl	8017104 <siscanf>
 8013476:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 801347a:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 801347e:	213c      	movs	r1, #60	; 0x3c
 8013480:	fb01 2203 	mla	r2, r1, r3, r2
 8013484:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8013488:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 801348c:	fb01 2303 	mla	r3, r1, r3, r2
 8013490:	61bb      	str	r3, [r7, #24]
 8013492:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8013494:	f109 0901 	add.w	r9, r9, #1
 8013498:	f1b9 0f02 	cmp.w	r9, #2
 801349c:	4444      	add	r4, r8
 801349e:	f107 071c 	add.w	r7, r7, #28
 80134a2:	d19c      	bne.n	80133de <_tzset_unlocked_r+0x172>
 80134a4:	6868      	ldr	r0, [r5, #4]
 80134a6:	f7ff fe27 	bl	80130f8 <__tzcalc_limits>
 80134aa:	4b27      	ldr	r3, [pc, #156]	; (8013548 <_tzset_unlocked_r+0x2dc>)
 80134ac:	6a2a      	ldr	r2, [r5, #32]
 80134ae:	601a      	str	r2, [r3, #0]
 80134b0:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 80134b2:	1a9b      	subs	r3, r3, r2
 80134b4:	4a26      	ldr	r2, [pc, #152]	; (8013550 <_tzset_unlocked_r+0x2e4>)
 80134b6:	bf18      	it	ne
 80134b8:	2301      	movne	r3, #1
 80134ba:	6013      	str	r3, [r2, #0]
 80134bc:	e6f0      	b.n	80132a0 <_tzset_unlocked_r+0x34>
 80134be:	2b2b      	cmp	r3, #43	; 0x2b
 80134c0:	bf08      	it	eq
 80134c2:	3401      	addeq	r4, #1
 80134c4:	2701      	movs	r7, #1
 80134c6:	e76b      	b.n	80133a0 <_tzset_unlocked_r+0x134>
 80134c8:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 80134cc:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 80134d0:	213c      	movs	r1, #60	; 0x3c
 80134d2:	fb01 2203 	mla	r2, r1, r3, r2
 80134d6:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 80134da:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80134de:	fb01 2303 	mla	r3, r1, r3, r2
 80134e2:	435f      	muls	r7, r3
 80134e4:	63ef      	str	r7, [r5, #60]	; 0x3c
 80134e6:	e775      	b.n	80133d4 <_tzset_unlocked_r+0x168>
 80134e8:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 80134ec:	bf06      	itte	eq
 80134ee:	3401      	addeq	r4, #1
 80134f0:	4643      	moveq	r3, r8
 80134f2:	2344      	movne	r3, #68	; 0x44
 80134f4:	220a      	movs	r2, #10
 80134f6:	a90b      	add	r1, sp, #44	; 0x2c
 80134f8:	4620      	mov	r0, r4
 80134fa:	9305      	str	r3, [sp, #20]
 80134fc:	f003 ff1a 	bl	8017334 <strtoul>
 8013500:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8013504:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 8013508:	4544      	cmp	r4, r8
 801350a:	9b05      	ldr	r3, [sp, #20]
 801350c:	d114      	bne.n	8013538 <_tzset_unlocked_r+0x2cc>
 801350e:	234d      	movs	r3, #77	; 0x4d
 8013510:	f1b9 0f00 	cmp.w	r9, #0
 8013514:	d107      	bne.n	8013526 <_tzset_unlocked_r+0x2ba>
 8013516:	722b      	strb	r3, [r5, #8]
 8013518:	2303      	movs	r3, #3
 801351a:	60eb      	str	r3, [r5, #12]
 801351c:	2302      	movs	r3, #2
 801351e:	612b      	str	r3, [r5, #16]
 8013520:	f8c5 9014 	str.w	r9, [r5, #20]
 8013524:	e78e      	b.n	8013444 <_tzset_unlocked_r+0x1d8>
 8013526:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
 801352a:	230b      	movs	r3, #11
 801352c:	62ab      	str	r3, [r5, #40]	; 0x28
 801352e:	2301      	movs	r3, #1
 8013530:	62eb      	str	r3, [r5, #44]	; 0x2c
 8013532:	2300      	movs	r3, #0
 8013534:	632b      	str	r3, [r5, #48]	; 0x30
 8013536:	e785      	b.n	8013444 <_tzset_unlocked_r+0x1d8>
 8013538:	b280      	uxth	r0, r0
 801353a:	723b      	strb	r3, [r7, #8]
 801353c:	6178      	str	r0, [r7, #20]
 801353e:	e781      	b.n	8013444 <_tzset_unlocked_r+0x1d8>
 8013540:	08019e84 	.word	0x08019e84
 8013544:	2000097c 	.word	0x2000097c
 8013548:	20000984 	.word	0x20000984
 801354c:	08019e87 	.word	0x08019e87
 8013550:	20000980 	.word	0x20000980
 8013554:	20000518 	.word	0x20000518
 8013558:	2000096f 	.word	0x2000096f
 801355c:	08019e8b 	.word	0x08019e8b
 8013560:	08019eae 	.word	0x08019eae
 8013564:	08019e9a 	.word	0x08019e9a
 8013568:	08019ead 	.word	0x08019ead
 801356c:	20000964 	.word	0x20000964

08013570 <_vfprintf_r>:
 8013570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013574:	b0bf      	sub	sp, #252	; 0xfc
 8013576:	460d      	mov	r5, r1
 8013578:	4616      	mov	r6, r2
 801357a:	461c      	mov	r4, r3
 801357c:	461f      	mov	r7, r3
 801357e:	4681      	mov	r9, r0
 8013580:	f002 ffac 	bl	80164dc <_localeconv_r>
 8013584:	6803      	ldr	r3, [r0, #0]
 8013586:	9311      	str	r3, [sp, #68]	; 0x44
 8013588:	4618      	mov	r0, r3
 801358a:	f7ec fe2b 	bl	80001e4 <strlen>
 801358e:	900b      	str	r0, [sp, #44]	; 0x2c
 8013590:	f1b9 0f00 	cmp.w	r9, #0
 8013594:	d005      	beq.n	80135a2 <_vfprintf_r+0x32>
 8013596:	f8d9 3018 	ldr.w	r3, [r9, #24]
 801359a:	b913      	cbnz	r3, 80135a2 <_vfprintf_r+0x32>
 801359c:	4648      	mov	r0, r9
 801359e:	f002 f867 	bl	8015670 <__sinit>
 80135a2:	4b90      	ldr	r3, [pc, #576]	; (80137e4 <_vfprintf_r+0x274>)
 80135a4:	429d      	cmp	r5, r3
 80135a6:	d12c      	bne.n	8013602 <_vfprintf_r+0x92>
 80135a8:	f8d9 5004 	ldr.w	r5, [r9, #4]
 80135ac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80135ae:	07d8      	lsls	r0, r3, #31
 80135b0:	d405      	bmi.n	80135be <_vfprintf_r+0x4e>
 80135b2:	89ab      	ldrh	r3, [r5, #12]
 80135b4:	0599      	lsls	r1, r3, #22
 80135b6:	d402      	bmi.n	80135be <_vfprintf_r+0x4e>
 80135b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80135ba:	f002 ffa0 	bl	80164fe <__retarget_lock_acquire_recursive>
 80135be:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
 80135c2:	049a      	lsls	r2, r3, #18
 80135c4:	d406      	bmi.n	80135d4 <_vfprintf_r+0x64>
 80135c6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80135ca:	81ab      	strh	r3, [r5, #12]
 80135cc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80135ce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80135d2:	666b      	str	r3, [r5, #100]	; 0x64
 80135d4:	89ab      	ldrh	r3, [r5, #12]
 80135d6:	071b      	lsls	r3, r3, #28
 80135d8:	d501      	bpl.n	80135de <_vfprintf_r+0x6e>
 80135da:	692b      	ldr	r3, [r5, #16]
 80135dc:	b9eb      	cbnz	r3, 801361a <_vfprintf_r+0xaa>
 80135de:	4629      	mov	r1, r5
 80135e0:	4648      	mov	r0, r9
 80135e2:	f001 f83d 	bl	8014660 <__swsetup_r>
 80135e6:	b1c0      	cbz	r0, 801361a <_vfprintf_r+0xaa>
 80135e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80135ea:	07d8      	lsls	r0, r3, #31
 80135ec:	d405      	bmi.n	80135fa <_vfprintf_r+0x8a>
 80135ee:	89ab      	ldrh	r3, [r5, #12]
 80135f0:	0599      	lsls	r1, r3, #22
 80135f2:	d402      	bmi.n	80135fa <_vfprintf_r+0x8a>
 80135f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80135f6:	f002 ff84 	bl	8016502 <__retarget_lock_release_recursive>
 80135fa:	f04f 33ff 	mov.w	r3, #4294967295
 80135fe:	930c      	str	r3, [sp, #48]	; 0x30
 8013600:	e023      	b.n	801364a <_vfprintf_r+0xda>
 8013602:	4b79      	ldr	r3, [pc, #484]	; (80137e8 <_vfprintf_r+0x278>)
 8013604:	429d      	cmp	r5, r3
 8013606:	d102      	bne.n	801360e <_vfprintf_r+0x9e>
 8013608:	f8d9 5008 	ldr.w	r5, [r9, #8]
 801360c:	e7ce      	b.n	80135ac <_vfprintf_r+0x3c>
 801360e:	4b77      	ldr	r3, [pc, #476]	; (80137ec <_vfprintf_r+0x27c>)
 8013610:	429d      	cmp	r5, r3
 8013612:	bf08      	it	eq
 8013614:	f8d9 500c 	ldreq.w	r5, [r9, #12]
 8013618:	e7c8      	b.n	80135ac <_vfprintf_r+0x3c>
 801361a:	89ab      	ldrh	r3, [r5, #12]
 801361c:	f003 021a 	and.w	r2, r3, #26
 8013620:	2a0a      	cmp	r2, #10
 8013622:	d116      	bne.n	8013652 <_vfprintf_r+0xe2>
 8013624:	f9b5 200e 	ldrsh.w	r2, [r5, #14]
 8013628:	2a00      	cmp	r2, #0
 801362a:	db12      	blt.n	8013652 <_vfprintf_r+0xe2>
 801362c:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 801362e:	07d2      	lsls	r2, r2, #31
 8013630:	d404      	bmi.n	801363c <_vfprintf_r+0xcc>
 8013632:	059f      	lsls	r7, r3, #22
 8013634:	d402      	bmi.n	801363c <_vfprintf_r+0xcc>
 8013636:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013638:	f002 ff63 	bl	8016502 <__retarget_lock_release_recursive>
 801363c:	4623      	mov	r3, r4
 801363e:	4632      	mov	r2, r6
 8013640:	4629      	mov	r1, r5
 8013642:	4648      	mov	r0, r9
 8013644:	f000 ffcc 	bl	80145e0 <__sbprintf>
 8013648:	900c      	str	r0, [sp, #48]	; 0x30
 801364a:	980c      	ldr	r0, [sp, #48]	; 0x30
 801364c:	b03f      	add	sp, #252	; 0xfc
 801364e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013652:	2300      	movs	r3, #0
 8013654:	ac2e      	add	r4, sp, #184	; 0xb8
 8013656:	9421      	str	r4, [sp, #132]	; 0x84
 8013658:	9323      	str	r3, [sp, #140]	; 0x8c
 801365a:	9322      	str	r3, [sp, #136]	; 0x88
 801365c:	9609      	str	r6, [sp, #36]	; 0x24
 801365e:	9307      	str	r3, [sp, #28]
 8013660:	930e      	str	r3, [sp, #56]	; 0x38
 8013662:	930f      	str	r3, [sp, #60]	; 0x3c
 8013664:	9315      	str	r3, [sp, #84]	; 0x54
 8013666:	9314      	str	r3, [sp, #80]	; 0x50
 8013668:	930c      	str	r3, [sp, #48]	; 0x30
 801366a:	9312      	str	r3, [sp, #72]	; 0x48
 801366c:	9313      	str	r3, [sp, #76]	; 0x4c
 801366e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8013670:	4633      	mov	r3, r6
 8013672:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013676:	b112      	cbz	r2, 801367e <_vfprintf_r+0x10e>
 8013678:	2a25      	cmp	r2, #37	; 0x25
 801367a:	f040 8084 	bne.w	8013786 <_vfprintf_r+0x216>
 801367e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013680:	ebb6 0803 	subs.w	r8, r6, r3
 8013684:	d00d      	beq.n	80136a2 <_vfprintf_r+0x132>
 8013686:	e884 0108 	stmia.w	r4, {r3, r8}
 801368a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801368c:	4443      	add	r3, r8
 801368e:	9323      	str	r3, [sp, #140]	; 0x8c
 8013690:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013692:	3301      	adds	r3, #1
 8013694:	2b07      	cmp	r3, #7
 8013696:	9322      	str	r3, [sp, #136]	; 0x88
 8013698:	dc77      	bgt.n	801378a <_vfprintf_r+0x21a>
 801369a:	3408      	adds	r4, #8
 801369c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801369e:	4443      	add	r3, r8
 80136a0:	930c      	str	r3, [sp, #48]	; 0x30
 80136a2:	7833      	ldrb	r3, [r6, #0]
 80136a4:	2b00      	cmp	r3, #0
 80136a6:	f000 8741 	beq.w	801452c <_vfprintf_r+0xfbc>
 80136aa:	2300      	movs	r3, #0
 80136ac:	3601      	adds	r6, #1
 80136ae:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 80136b2:	461a      	mov	r2, r3
 80136b4:	f04f 3bff 	mov.w	fp, #4294967295
 80136b8:	930d      	str	r3, [sp, #52]	; 0x34
 80136ba:	469a      	mov	sl, r3
 80136bc:	200a      	movs	r0, #10
 80136be:	1c71      	adds	r1, r6, #1
 80136c0:	9109      	str	r1, [sp, #36]	; 0x24
 80136c2:	7831      	ldrb	r1, [r6, #0]
 80136c4:	9106      	str	r1, [sp, #24]
 80136c6:	9906      	ldr	r1, [sp, #24]
 80136c8:	3920      	subs	r1, #32
 80136ca:	2958      	cmp	r1, #88	; 0x58
 80136cc:	f200 8426 	bhi.w	8013f1c <_vfprintf_r+0x9ac>
 80136d0:	e8df f011 	tbh	[pc, r1, lsl #1]
 80136d4:	042400b0 	.word	0x042400b0
 80136d8:	00b50424 	.word	0x00b50424
 80136dc:	04240424 	.word	0x04240424
 80136e0:	04240424 	.word	0x04240424
 80136e4:	04240424 	.word	0x04240424
 80136e8:	006500b8 	.word	0x006500b8
 80136ec:	00c10424 	.word	0x00c10424
 80136f0:	042400c4 	.word	0x042400c4
 80136f4:	00e400e1 	.word	0x00e400e1
 80136f8:	00e400e4 	.word	0x00e400e4
 80136fc:	00e400e4 	.word	0x00e400e4
 8013700:	00e400e4 	.word	0x00e400e4
 8013704:	00e400e4 	.word	0x00e400e4
 8013708:	04240424 	.word	0x04240424
 801370c:	04240424 	.word	0x04240424
 8013710:	04240424 	.word	0x04240424
 8013714:	04240424 	.word	0x04240424
 8013718:	04240424 	.word	0x04240424
 801371c:	012e0118 	.word	0x012e0118
 8013720:	012e0424 	.word	0x012e0424
 8013724:	04240424 	.word	0x04240424
 8013728:	04240424 	.word	0x04240424
 801372c:	042400f7 	.word	0x042400f7
 8013730:	034b0424 	.word	0x034b0424
 8013734:	04240424 	.word	0x04240424
 8013738:	04240424 	.word	0x04240424
 801373c:	03b20424 	.word	0x03b20424
 8013740:	04240424 	.word	0x04240424
 8013744:	0424008e 	.word	0x0424008e
 8013748:	04240424 	.word	0x04240424
 801374c:	04240424 	.word	0x04240424
 8013750:	04240424 	.word	0x04240424
 8013754:	04240424 	.word	0x04240424
 8013758:	010a0424 	.word	0x010a0424
 801375c:	012e006b 	.word	0x012e006b
 8013760:	012e012e 	.word	0x012e012e
 8013764:	006b00fa 	.word	0x006b00fa
 8013768:	04240424 	.word	0x04240424
 801376c:	042400fd 	.word	0x042400fd
 8013770:	034d032b 	.word	0x034d032b
 8013774:	01040381 	.word	0x01040381
 8013778:	03920424 	.word	0x03920424
 801377c:	03b40424 	.word	0x03b40424
 8013780:	04240424 	.word	0x04240424
 8013784:	03ce      	.short	0x03ce
 8013786:	461e      	mov	r6, r3
 8013788:	e772      	b.n	8013670 <_vfprintf_r+0x100>
 801378a:	aa21      	add	r2, sp, #132	; 0x84
 801378c:	4629      	mov	r1, r5
 801378e:	4648      	mov	r0, r9
 8013790:	f004 fabb 	bl	8017d0a <__sprint_r>
 8013794:	2800      	cmp	r0, #0
 8013796:	f040 86a5 	bne.w	80144e4 <_vfprintf_r+0xf74>
 801379a:	ac2e      	add	r4, sp, #184	; 0xb8
 801379c:	e77e      	b.n	801369c <_vfprintf_r+0x12c>
 801379e:	2301      	movs	r3, #1
 80137a0:	222b      	movs	r2, #43	; 0x2b
 80137a2:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80137a4:	e78b      	b.n	80136be <_vfprintf_r+0x14e>
 80137a6:	460f      	mov	r7, r1
 80137a8:	e7fb      	b.n	80137a2 <_vfprintf_r+0x232>
 80137aa:	b10b      	cbz	r3, 80137b0 <_vfprintf_r+0x240>
 80137ac:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80137b0:	f01a 0f20 	tst.w	sl, #32
 80137b4:	f000 80ac 	beq.w	8013910 <_vfprintf_r+0x3a0>
 80137b8:	3707      	adds	r7, #7
 80137ba:	f027 0707 	bic.w	r7, r7, #7
 80137be:	f107 0308 	add.w	r3, r7, #8
 80137c2:	e9d7 6700 	ldrd	r6, r7, [r7]
 80137c6:	9308      	str	r3, [sp, #32]
 80137c8:	2e00      	cmp	r6, #0
 80137ca:	f177 0300 	sbcs.w	r3, r7, #0
 80137ce:	da06      	bge.n	80137de <_vfprintf_r+0x26e>
 80137d0:	4276      	negs	r6, r6
 80137d2:	f04f 032d 	mov.w	r3, #45	; 0x2d
 80137d6:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80137da:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 80137de:	2301      	movs	r3, #1
 80137e0:	e2d4      	b.n	8013d8c <_vfprintf_r+0x81c>
 80137e2:	bf00      	nop
 80137e4:	08019f10 	.word	0x08019f10
 80137e8:	08019f30 	.word	0x08019f30
 80137ec:	08019ef0 	.word	0x08019ef0
 80137f0:	b10b      	cbz	r3, 80137f6 <_vfprintf_r+0x286>
 80137f2:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80137f6:	4ba3      	ldr	r3, [pc, #652]	; (8013a84 <_vfprintf_r+0x514>)
 80137f8:	9315      	str	r3, [sp, #84]	; 0x54
 80137fa:	f01a 0f20 	tst.w	sl, #32
 80137fe:	f000 833c 	beq.w	8013e7a <_vfprintf_r+0x90a>
 8013802:	3707      	adds	r7, #7
 8013804:	f027 0707 	bic.w	r7, r7, #7
 8013808:	f107 0308 	add.w	r3, r7, #8
 801380c:	e9d7 6700 	ldrd	r6, r7, [r7]
 8013810:	9308      	str	r3, [sp, #32]
 8013812:	f01a 0f01 	tst.w	sl, #1
 8013816:	d00b      	beq.n	8013830 <_vfprintf_r+0x2c0>
 8013818:	ea56 0307 	orrs.w	r3, r6, r7
 801381c:	d008      	beq.n	8013830 <_vfprintf_r+0x2c0>
 801381e:	2330      	movs	r3, #48	; 0x30
 8013820:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 8013824:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8013828:	f88d 3069 	strb.w	r3, [sp, #105]	; 0x69
 801382c:	f04a 0a02 	orr.w	sl, sl, #2
 8013830:	2302      	movs	r3, #2
 8013832:	e2a8      	b.n	8013d86 <_vfprintf_r+0x816>
 8013834:	2a00      	cmp	r2, #0
 8013836:	d1b4      	bne.n	80137a2 <_vfprintf_r+0x232>
 8013838:	2301      	movs	r3, #1
 801383a:	2220      	movs	r2, #32
 801383c:	e7b1      	b.n	80137a2 <_vfprintf_r+0x232>
 801383e:	f04a 0a01 	orr.w	sl, sl, #1
 8013842:	e7ae      	b.n	80137a2 <_vfprintf_r+0x232>
 8013844:	683e      	ldr	r6, [r7, #0]
 8013846:	960d      	str	r6, [sp, #52]	; 0x34
 8013848:	2e00      	cmp	r6, #0
 801384a:	f107 0104 	add.w	r1, r7, #4
 801384e:	daaa      	bge.n	80137a6 <_vfprintf_r+0x236>
 8013850:	4276      	negs	r6, r6
 8013852:	960d      	str	r6, [sp, #52]	; 0x34
 8013854:	460f      	mov	r7, r1
 8013856:	f04a 0a04 	orr.w	sl, sl, #4
 801385a:	e7a2      	b.n	80137a2 <_vfprintf_r+0x232>
 801385c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801385e:	1c4e      	adds	r6, r1, #1
 8013860:	7809      	ldrb	r1, [r1, #0]
 8013862:	9106      	str	r1, [sp, #24]
 8013864:	292a      	cmp	r1, #42	; 0x2a
 8013866:	d010      	beq.n	801388a <_vfprintf_r+0x31a>
 8013868:	f04f 0b00 	mov.w	fp, #0
 801386c:	9609      	str	r6, [sp, #36]	; 0x24
 801386e:	9906      	ldr	r1, [sp, #24]
 8013870:	3930      	subs	r1, #48	; 0x30
 8013872:	2909      	cmp	r1, #9
 8013874:	f63f af27 	bhi.w	80136c6 <_vfprintf_r+0x156>
 8013878:	fb00 1b0b 	mla	fp, r0, fp, r1
 801387c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801387e:	460e      	mov	r6, r1
 8013880:	f816 1b01 	ldrb.w	r1, [r6], #1
 8013884:	9106      	str	r1, [sp, #24]
 8013886:	9609      	str	r6, [sp, #36]	; 0x24
 8013888:	e7f1      	b.n	801386e <_vfprintf_r+0x2fe>
 801388a:	6839      	ldr	r1, [r7, #0]
 801388c:	9609      	str	r6, [sp, #36]	; 0x24
 801388e:	ea41 7be1 	orr.w	fp, r1, r1, asr #31
 8013892:	3704      	adds	r7, #4
 8013894:	e785      	b.n	80137a2 <_vfprintf_r+0x232>
 8013896:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 801389a:	e782      	b.n	80137a2 <_vfprintf_r+0x232>
 801389c:	2100      	movs	r1, #0
 801389e:	910d      	str	r1, [sp, #52]	; 0x34
 80138a0:	9906      	ldr	r1, [sp, #24]
 80138a2:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 80138a4:	3930      	subs	r1, #48	; 0x30
 80138a6:	fb00 1106 	mla	r1, r0, r6, r1
 80138aa:	910d      	str	r1, [sp, #52]	; 0x34
 80138ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 80138ae:	460e      	mov	r6, r1
 80138b0:	f816 1b01 	ldrb.w	r1, [r6], #1
 80138b4:	9106      	str	r1, [sp, #24]
 80138b6:	9906      	ldr	r1, [sp, #24]
 80138b8:	9609      	str	r6, [sp, #36]	; 0x24
 80138ba:	3930      	subs	r1, #48	; 0x30
 80138bc:	2909      	cmp	r1, #9
 80138be:	d9ef      	bls.n	80138a0 <_vfprintf_r+0x330>
 80138c0:	e701      	b.n	80136c6 <_vfprintf_r+0x156>
 80138c2:	f04a 0a08 	orr.w	sl, sl, #8
 80138c6:	e76c      	b.n	80137a2 <_vfprintf_r+0x232>
 80138c8:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
 80138cc:	e769      	b.n	80137a2 <_vfprintf_r+0x232>
 80138ce:	9909      	ldr	r1, [sp, #36]	; 0x24
 80138d0:	7809      	ldrb	r1, [r1, #0]
 80138d2:	296c      	cmp	r1, #108	; 0x6c
 80138d4:	d105      	bne.n	80138e2 <_vfprintf_r+0x372>
 80138d6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80138d8:	3101      	adds	r1, #1
 80138da:	9109      	str	r1, [sp, #36]	; 0x24
 80138dc:	f04a 0a20 	orr.w	sl, sl, #32
 80138e0:	e75f      	b.n	80137a2 <_vfprintf_r+0x232>
 80138e2:	f04a 0a10 	orr.w	sl, sl, #16
 80138e6:	e75c      	b.n	80137a2 <_vfprintf_r+0x232>
 80138e8:	1d3b      	adds	r3, r7, #4
 80138ea:	9308      	str	r3, [sp, #32]
 80138ec:	2600      	movs	r6, #0
 80138ee:	683b      	ldr	r3, [r7, #0]
 80138f0:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 80138f4:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 80138f8:	f04f 0b01 	mov.w	fp, #1
 80138fc:	960a      	str	r6, [sp, #40]	; 0x28
 80138fe:	f10d 0890 	add.w	r8, sp, #144	; 0x90
 8013902:	e11f      	b.n	8013b44 <_vfprintf_r+0x5d4>
 8013904:	b10b      	cbz	r3, 801390a <_vfprintf_r+0x39a>
 8013906:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 801390a:	f04a 0a10 	orr.w	sl, sl, #16
 801390e:	e74f      	b.n	80137b0 <_vfprintf_r+0x240>
 8013910:	f01a 0f10 	tst.w	sl, #16
 8013914:	f107 0304 	add.w	r3, r7, #4
 8013918:	d003      	beq.n	8013922 <_vfprintf_r+0x3b2>
 801391a:	683e      	ldr	r6, [r7, #0]
 801391c:	9308      	str	r3, [sp, #32]
 801391e:	17f7      	asrs	r7, r6, #31
 8013920:	e752      	b.n	80137c8 <_vfprintf_r+0x258>
 8013922:	683e      	ldr	r6, [r7, #0]
 8013924:	9308      	str	r3, [sp, #32]
 8013926:	f01a 0f40 	tst.w	sl, #64	; 0x40
 801392a:	bf18      	it	ne
 801392c:	b236      	sxthne	r6, r6
 801392e:	e7f6      	b.n	801391e <_vfprintf_r+0x3ae>
 8013930:	b10b      	cbz	r3, 8013936 <_vfprintf_r+0x3c6>
 8013932:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8013936:	3707      	adds	r7, #7
 8013938:	f027 0707 	bic.w	r7, r7, #7
 801393c:	f107 0308 	add.w	r3, r7, #8
 8013940:	9308      	str	r3, [sp, #32]
 8013942:	683b      	ldr	r3, [r7, #0]
 8013944:	930e      	str	r3, [sp, #56]	; 0x38
 8013946:	687b      	ldr	r3, [r7, #4]
 8013948:	930f      	str	r3, [sp, #60]	; 0x3c
 801394a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801394c:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 801394e:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 8013952:	f04f 32ff 	mov.w	r2, #4294967295
 8013956:	4b4c      	ldr	r3, [pc, #304]	; (8013a88 <_vfprintf_r+0x518>)
 8013958:	4638      	mov	r0, r7
 801395a:	4631      	mov	r1, r6
 801395c:	f7ed f8f2 	bl	8000b44 <__aeabi_dcmpun>
 8013960:	2800      	cmp	r0, #0
 8013962:	f040 85f0 	bne.w	8014546 <_vfprintf_r+0xfd6>
 8013966:	f04f 32ff 	mov.w	r2, #4294967295
 801396a:	4b47      	ldr	r3, [pc, #284]	; (8013a88 <_vfprintf_r+0x518>)
 801396c:	4638      	mov	r0, r7
 801396e:	4631      	mov	r1, r6
 8013970:	f7ed f8ca 	bl	8000b08 <__aeabi_dcmple>
 8013974:	2800      	cmp	r0, #0
 8013976:	f040 85e6 	bne.w	8014546 <_vfprintf_r+0xfd6>
 801397a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801397c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801397e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8013980:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8013982:	f7ed f8b7 	bl	8000af4 <__aeabi_dcmplt>
 8013986:	b110      	cbz	r0, 801398e <_vfprintf_r+0x41e>
 8013988:	232d      	movs	r3, #45	; 0x2d
 801398a:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 801398e:	4b3f      	ldr	r3, [pc, #252]	; (8013a8c <_vfprintf_r+0x51c>)
 8013990:	4a3f      	ldr	r2, [pc, #252]	; (8013a90 <_vfprintf_r+0x520>)
 8013992:	9906      	ldr	r1, [sp, #24]
 8013994:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8013998:	2947      	cmp	r1, #71	; 0x47
 801399a:	bfcc      	ite	gt
 801399c:	4690      	movgt	r8, r2
 801399e:	4698      	movle	r8, r3
 80139a0:	f04f 0b03 	mov.w	fp, #3
 80139a4:	2600      	movs	r6, #0
 80139a6:	960a      	str	r6, [sp, #40]	; 0x28
 80139a8:	e0cc      	b.n	8013b44 <_vfprintf_r+0x5d4>
 80139aa:	f1bb 3fff 	cmp.w	fp, #4294967295
 80139ae:	d026      	beq.n	80139fe <_vfprintf_r+0x48e>
 80139b0:	9b06      	ldr	r3, [sp, #24]
 80139b2:	f023 0320 	bic.w	r3, r3, #32
 80139b6:	2b47      	cmp	r3, #71	; 0x47
 80139b8:	d104      	bne.n	80139c4 <_vfprintf_r+0x454>
 80139ba:	f1bb 0f00 	cmp.w	fp, #0
 80139be:	bf08      	it	eq
 80139c0:	f04f 0b01 	moveq.w	fp, #1
 80139c4:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 80139c8:	9317      	str	r3, [sp, #92]	; 0x5c
 80139ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80139cc:	1e1f      	subs	r7, r3, #0
 80139ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80139d0:	930a      	str	r3, [sp, #40]	; 0x28
 80139d2:	bfbd      	ittte	lt
 80139d4:	463b      	movlt	r3, r7
 80139d6:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80139da:	9310      	strlt	r3, [sp, #64]	; 0x40
 80139dc:	2300      	movge	r3, #0
 80139de:	bfb8      	it	lt
 80139e0:	232d      	movlt	r3, #45	; 0x2d
 80139e2:	9316      	str	r3, [sp, #88]	; 0x58
 80139e4:	9b06      	ldr	r3, [sp, #24]
 80139e6:	bfa8      	it	ge
 80139e8:	9710      	strge	r7, [sp, #64]	; 0x40
 80139ea:	f023 0720 	bic.w	r7, r3, #32
 80139ee:	2f46      	cmp	r7, #70	; 0x46
 80139f0:	d008      	beq.n	8013a04 <_vfprintf_r+0x494>
 80139f2:	2f45      	cmp	r7, #69	; 0x45
 80139f4:	d143      	bne.n	8013a7e <_vfprintf_r+0x50e>
 80139f6:	f10b 0601 	add.w	r6, fp, #1
 80139fa:	2302      	movs	r3, #2
 80139fc:	e004      	b.n	8013a08 <_vfprintf_r+0x498>
 80139fe:	f04f 0b06 	mov.w	fp, #6
 8013a02:	e7df      	b.n	80139c4 <_vfprintf_r+0x454>
 8013a04:	465e      	mov	r6, fp
 8013a06:	2303      	movs	r3, #3
 8013a08:	aa1f      	add	r2, sp, #124	; 0x7c
 8013a0a:	9204      	str	r2, [sp, #16]
 8013a0c:	aa1c      	add	r2, sp, #112	; 0x70
 8013a0e:	9203      	str	r2, [sp, #12]
 8013a10:	aa1b      	add	r2, sp, #108	; 0x6c
 8013a12:	9202      	str	r2, [sp, #8]
 8013a14:	e88d 0048 	stmia.w	sp, {r3, r6}
 8013a18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013a1a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8013a1c:	4648      	mov	r0, r9
 8013a1e:	f000 ff2f 	bl	8014880 <_dtoa_r>
 8013a22:	2f47      	cmp	r7, #71	; 0x47
 8013a24:	4680      	mov	r8, r0
 8013a26:	d103      	bne.n	8013a30 <_vfprintf_r+0x4c0>
 8013a28:	f01a 0f01 	tst.w	sl, #1
 8013a2c:	f000 8598 	beq.w	8014560 <_vfprintf_r+0xff0>
 8013a30:	eb08 0306 	add.w	r3, r8, r6
 8013a34:	2f46      	cmp	r7, #70	; 0x46
 8013a36:	9307      	str	r3, [sp, #28]
 8013a38:	d111      	bne.n	8013a5e <_vfprintf_r+0x4ee>
 8013a3a:	f898 3000 	ldrb.w	r3, [r8]
 8013a3e:	2b30      	cmp	r3, #48	; 0x30
 8013a40:	d109      	bne.n	8013a56 <_vfprintf_r+0x4e6>
 8013a42:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8013a44:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8013a46:	980a      	ldr	r0, [sp, #40]	; 0x28
 8013a48:	9910      	ldr	r1, [sp, #64]	; 0x40
 8013a4a:	f7ed f849 	bl	8000ae0 <__aeabi_dcmpeq>
 8013a4e:	b910      	cbnz	r0, 8013a56 <_vfprintf_r+0x4e6>
 8013a50:	f1c6 0601 	rsb	r6, r6, #1
 8013a54:	961b      	str	r6, [sp, #108]	; 0x6c
 8013a56:	9a07      	ldr	r2, [sp, #28]
 8013a58:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013a5a:	441a      	add	r2, r3
 8013a5c:	9207      	str	r2, [sp, #28]
 8013a5e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8013a60:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8013a62:	980a      	ldr	r0, [sp, #40]	; 0x28
 8013a64:	9910      	ldr	r1, [sp, #64]	; 0x40
 8013a66:	f7ed f83b 	bl	8000ae0 <__aeabi_dcmpeq>
 8013a6a:	b998      	cbnz	r0, 8013a94 <_vfprintf_r+0x524>
 8013a6c:	2230      	movs	r2, #48	; 0x30
 8013a6e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8013a70:	9907      	ldr	r1, [sp, #28]
 8013a72:	4299      	cmp	r1, r3
 8013a74:	d910      	bls.n	8013a98 <_vfprintf_r+0x528>
 8013a76:	1c59      	adds	r1, r3, #1
 8013a78:	911f      	str	r1, [sp, #124]	; 0x7c
 8013a7a:	701a      	strb	r2, [r3, #0]
 8013a7c:	e7f7      	b.n	8013a6e <_vfprintf_r+0x4fe>
 8013a7e:	465e      	mov	r6, fp
 8013a80:	e7bb      	b.n	80139fa <_vfprintf_r+0x48a>
 8013a82:	bf00      	nop
 8013a84:	08019e40 	.word	0x08019e40
 8013a88:	7fefffff 	.word	0x7fefffff
 8013a8c:	08019e30 	.word	0x08019e30
 8013a90:	08019e34 	.word	0x08019e34
 8013a94:	9b07      	ldr	r3, [sp, #28]
 8013a96:	931f      	str	r3, [sp, #124]	; 0x7c
 8013a98:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8013a9a:	2f47      	cmp	r7, #71	; 0x47
 8013a9c:	eba3 0308 	sub.w	r3, r3, r8
 8013aa0:	9307      	str	r3, [sp, #28]
 8013aa2:	f040 80fb 	bne.w	8013c9c <_vfprintf_r+0x72c>
 8013aa6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013aa8:	1cde      	adds	r6, r3, #3
 8013aaa:	db02      	blt.n	8013ab2 <_vfprintf_r+0x542>
 8013aac:	459b      	cmp	fp, r3
 8013aae:	f280 8124 	bge.w	8013cfa <_vfprintf_r+0x78a>
 8013ab2:	9b06      	ldr	r3, [sp, #24]
 8013ab4:	3b02      	subs	r3, #2
 8013ab6:	9306      	str	r3, [sp, #24]
 8013ab8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8013aba:	f89d 1018 	ldrb.w	r1, [sp, #24]
 8013abe:	f88d 1074 	strb.w	r1, [sp, #116]	; 0x74
 8013ac2:	1e53      	subs	r3, r2, #1
 8013ac4:	2b00      	cmp	r3, #0
 8013ac6:	931b      	str	r3, [sp, #108]	; 0x6c
 8013ac8:	bfb6      	itet	lt
 8013aca:	f1c2 0301 	rsblt	r3, r2, #1
 8013ace:	222b      	movge	r2, #43	; 0x2b
 8013ad0:	222d      	movlt	r2, #45	; 0x2d
 8013ad2:	2b09      	cmp	r3, #9
 8013ad4:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 8013ad8:	f340 80fe 	ble.w	8013cd8 <_vfprintf_r+0x768>
 8013adc:	f10d 0283 	add.w	r2, sp, #131	; 0x83
 8013ae0:	260a      	movs	r6, #10
 8013ae2:	fb93 f0f6 	sdiv	r0, r3, r6
 8013ae6:	fb06 3310 	mls	r3, r6, r0, r3
 8013aea:	3330      	adds	r3, #48	; 0x30
 8013aec:	2809      	cmp	r0, #9
 8013aee:	f802 3c01 	strb.w	r3, [r2, #-1]
 8013af2:	f102 31ff 	add.w	r1, r2, #4294967295
 8013af6:	4603      	mov	r3, r0
 8013af8:	f300 80e7 	bgt.w	8013cca <_vfprintf_r+0x75a>
 8013afc:	3330      	adds	r3, #48	; 0x30
 8013afe:	f801 3c01 	strb.w	r3, [r1, #-1]
 8013b02:	3a02      	subs	r2, #2
 8013b04:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 8013b08:	f10d 0083 	add.w	r0, sp, #131	; 0x83
 8013b0c:	4282      	cmp	r2, r0
 8013b0e:	4619      	mov	r1, r3
 8013b10:	f0c0 80dd 	bcc.w	8013cce <_vfprintf_r+0x75e>
 8013b14:	9a07      	ldr	r2, [sp, #28]
 8013b16:	ab1d      	add	r3, sp, #116	; 0x74
 8013b18:	1acb      	subs	r3, r1, r3
 8013b1a:	2a01      	cmp	r2, #1
 8013b1c:	9314      	str	r3, [sp, #80]	; 0x50
 8013b1e:	eb03 0b02 	add.w	fp, r3, r2
 8013b22:	dc03      	bgt.n	8013b2c <_vfprintf_r+0x5bc>
 8013b24:	f01a 0301 	ands.w	r3, sl, #1
 8013b28:	930a      	str	r3, [sp, #40]	; 0x28
 8013b2a:	d003      	beq.n	8013b34 <_vfprintf_r+0x5c4>
 8013b2c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013b2e:	449b      	add	fp, r3
 8013b30:	2300      	movs	r3, #0
 8013b32:	930a      	str	r3, [sp, #40]	; 0x28
 8013b34:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8013b36:	b113      	cbz	r3, 8013b3e <_vfprintf_r+0x5ce>
 8013b38:	232d      	movs	r3, #45	; 0x2d
 8013b3a:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8013b3e:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
 8013b42:	2600      	movs	r6, #0
 8013b44:	455e      	cmp	r6, fp
 8013b46:	4633      	mov	r3, r6
 8013b48:	bfb8      	it	lt
 8013b4a:	465b      	movlt	r3, fp
 8013b4c:	9310      	str	r3, [sp, #64]	; 0x40
 8013b4e:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8013b52:	b113      	cbz	r3, 8013b5a <_vfprintf_r+0x5ea>
 8013b54:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8013b56:	3301      	adds	r3, #1
 8013b58:	9310      	str	r3, [sp, #64]	; 0x40
 8013b5a:	f01a 0302 	ands.w	r3, sl, #2
 8013b5e:	9316      	str	r3, [sp, #88]	; 0x58
 8013b60:	bf1e      	ittt	ne
 8013b62:	9b10      	ldrne	r3, [sp, #64]	; 0x40
 8013b64:	3302      	addne	r3, #2
 8013b66:	9310      	strne	r3, [sp, #64]	; 0x40
 8013b68:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8013b6c:	9317      	str	r3, [sp, #92]	; 0x5c
 8013b6e:	d114      	bne.n	8013b9a <_vfprintf_r+0x62a>
 8013b70:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013b72:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8013b74:	1a9f      	subs	r7, r3, r2
 8013b76:	2f00      	cmp	r7, #0
 8013b78:	dd0f      	ble.n	8013b9a <_vfprintf_r+0x62a>
 8013b7a:	4bac      	ldr	r3, [pc, #688]	; (8013e2c <_vfprintf_r+0x8bc>)
 8013b7c:	6023      	str	r3, [r4, #0]
 8013b7e:	2f10      	cmp	r7, #16
 8013b80:	f300 81de 	bgt.w	8013f40 <_vfprintf_r+0x9d0>
 8013b84:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013b86:	6067      	str	r7, [r4, #4]
 8013b88:	441f      	add	r7, r3
 8013b8a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013b8c:	9723      	str	r7, [sp, #140]	; 0x8c
 8013b8e:	3301      	adds	r3, #1
 8013b90:	2b07      	cmp	r3, #7
 8013b92:	9322      	str	r3, [sp, #136]	; 0x88
 8013b94:	f300 81eb 	bgt.w	8013f6e <_vfprintf_r+0x9fe>
 8013b98:	3408      	adds	r4, #8
 8013b9a:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8013b9e:	b173      	cbz	r3, 8013bbe <_vfprintf_r+0x64e>
 8013ba0:	f10d 0367 	add.w	r3, sp, #103	; 0x67
 8013ba4:	6023      	str	r3, [r4, #0]
 8013ba6:	2301      	movs	r3, #1
 8013ba8:	6063      	str	r3, [r4, #4]
 8013baa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013bac:	3301      	adds	r3, #1
 8013bae:	9323      	str	r3, [sp, #140]	; 0x8c
 8013bb0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013bb2:	3301      	adds	r3, #1
 8013bb4:	2b07      	cmp	r3, #7
 8013bb6:	9322      	str	r3, [sp, #136]	; 0x88
 8013bb8:	f300 81e3 	bgt.w	8013f82 <_vfprintf_r+0xa12>
 8013bbc:	3408      	adds	r4, #8
 8013bbe:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8013bc0:	b16b      	cbz	r3, 8013bde <_vfprintf_r+0x66e>
 8013bc2:	ab1a      	add	r3, sp, #104	; 0x68
 8013bc4:	6023      	str	r3, [r4, #0]
 8013bc6:	2302      	movs	r3, #2
 8013bc8:	6063      	str	r3, [r4, #4]
 8013bca:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013bcc:	3302      	adds	r3, #2
 8013bce:	9323      	str	r3, [sp, #140]	; 0x8c
 8013bd0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013bd2:	3301      	adds	r3, #1
 8013bd4:	2b07      	cmp	r3, #7
 8013bd6:	9322      	str	r3, [sp, #136]	; 0x88
 8013bd8:	f300 81dd 	bgt.w	8013f96 <_vfprintf_r+0xa26>
 8013bdc:	3408      	adds	r4, #8
 8013bde:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8013be0:	2b80      	cmp	r3, #128	; 0x80
 8013be2:	d114      	bne.n	8013c0e <_vfprintf_r+0x69e>
 8013be4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013be6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8013be8:	1a9f      	subs	r7, r3, r2
 8013bea:	2f00      	cmp	r7, #0
 8013bec:	dd0f      	ble.n	8013c0e <_vfprintf_r+0x69e>
 8013bee:	4b90      	ldr	r3, [pc, #576]	; (8013e30 <_vfprintf_r+0x8c0>)
 8013bf0:	6023      	str	r3, [r4, #0]
 8013bf2:	2f10      	cmp	r7, #16
 8013bf4:	f300 81d9 	bgt.w	8013faa <_vfprintf_r+0xa3a>
 8013bf8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013bfa:	6067      	str	r7, [r4, #4]
 8013bfc:	441f      	add	r7, r3
 8013bfe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013c00:	9723      	str	r7, [sp, #140]	; 0x8c
 8013c02:	3301      	adds	r3, #1
 8013c04:	2b07      	cmp	r3, #7
 8013c06:	9322      	str	r3, [sp, #136]	; 0x88
 8013c08:	f300 81e6 	bgt.w	8013fd8 <_vfprintf_r+0xa68>
 8013c0c:	3408      	adds	r4, #8
 8013c0e:	eba6 060b 	sub.w	r6, r6, fp
 8013c12:	2e00      	cmp	r6, #0
 8013c14:	dd0f      	ble.n	8013c36 <_vfprintf_r+0x6c6>
 8013c16:	4f86      	ldr	r7, [pc, #536]	; (8013e30 <_vfprintf_r+0x8c0>)
 8013c18:	6027      	str	r7, [r4, #0]
 8013c1a:	2e10      	cmp	r6, #16
 8013c1c:	f300 81e6 	bgt.w	8013fec <_vfprintf_r+0xa7c>
 8013c20:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013c22:	9823      	ldr	r0, [sp, #140]	; 0x8c
 8013c24:	6066      	str	r6, [r4, #4]
 8013c26:	3301      	adds	r3, #1
 8013c28:	4406      	add	r6, r0
 8013c2a:	2b07      	cmp	r3, #7
 8013c2c:	9623      	str	r6, [sp, #140]	; 0x8c
 8013c2e:	9322      	str	r3, [sp, #136]	; 0x88
 8013c30:	f300 81f3 	bgt.w	801401a <_vfprintf_r+0xaaa>
 8013c34:	3408      	adds	r4, #8
 8013c36:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8013c3a:	f040 81f8 	bne.w	801402e <_vfprintf_r+0xabe>
 8013c3e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013c40:	e884 0900 	stmia.w	r4, {r8, fp}
 8013c44:	445b      	add	r3, fp
 8013c46:	9323      	str	r3, [sp, #140]	; 0x8c
 8013c48:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013c4a:	3301      	adds	r3, #1
 8013c4c:	2b07      	cmp	r3, #7
 8013c4e:	9322      	str	r3, [sp, #136]	; 0x88
 8013c50:	f340 8428 	ble.w	80144a4 <_vfprintf_r+0xf34>
 8013c54:	aa21      	add	r2, sp, #132	; 0x84
 8013c56:	4629      	mov	r1, r5
 8013c58:	4648      	mov	r0, r9
 8013c5a:	f004 f856 	bl	8017d0a <__sprint_r>
 8013c5e:	2800      	cmp	r0, #0
 8013c60:	f040 8440 	bne.w	80144e4 <_vfprintf_r+0xf74>
 8013c64:	ac2e      	add	r4, sp, #184	; 0xb8
 8013c66:	f01a 0f04 	tst.w	sl, #4
 8013c6a:	f040 841e 	bne.w	80144aa <_vfprintf_r+0xf3a>
 8013c6e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013c70:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8013c72:	9910      	ldr	r1, [sp, #64]	; 0x40
 8013c74:	428a      	cmp	r2, r1
 8013c76:	bfac      	ite	ge
 8013c78:	189b      	addge	r3, r3, r2
 8013c7a:	185b      	addlt	r3, r3, r1
 8013c7c:	930c      	str	r3, [sp, #48]	; 0x30
 8013c7e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013c80:	b13b      	cbz	r3, 8013c92 <_vfprintf_r+0x722>
 8013c82:	aa21      	add	r2, sp, #132	; 0x84
 8013c84:	4629      	mov	r1, r5
 8013c86:	4648      	mov	r0, r9
 8013c88:	f004 f83f 	bl	8017d0a <__sprint_r>
 8013c8c:	2800      	cmp	r0, #0
 8013c8e:	f040 8429 	bne.w	80144e4 <_vfprintf_r+0xf74>
 8013c92:	2300      	movs	r3, #0
 8013c94:	9322      	str	r3, [sp, #136]	; 0x88
 8013c96:	9f08      	ldr	r7, [sp, #32]
 8013c98:	ac2e      	add	r4, sp, #184	; 0xb8
 8013c9a:	e4e8      	b.n	801366e <_vfprintf_r+0xfe>
 8013c9c:	9b06      	ldr	r3, [sp, #24]
 8013c9e:	2b65      	cmp	r3, #101	; 0x65
 8013ca0:	f77f af0a 	ble.w	8013ab8 <_vfprintf_r+0x548>
 8013ca4:	9b06      	ldr	r3, [sp, #24]
 8013ca6:	2b66      	cmp	r3, #102	; 0x66
 8013ca8:	d127      	bne.n	8013cfa <_vfprintf_r+0x78a>
 8013caa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013cac:	2b00      	cmp	r3, #0
 8013cae:	dd1b      	ble.n	8013ce8 <_vfprintf_r+0x778>
 8013cb0:	f1bb 0f00 	cmp.w	fp, #0
 8013cb4:	d102      	bne.n	8013cbc <_vfprintf_r+0x74c>
 8013cb6:	f01a 0f01 	tst.w	sl, #1
 8013cba:	d002      	beq.n	8013cc2 <_vfprintf_r+0x752>
 8013cbc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8013cbe:	4413      	add	r3, r2
 8013cc0:	445b      	add	r3, fp
 8013cc2:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8013cc4:	920a      	str	r2, [sp, #40]	; 0x28
 8013cc6:	469b      	mov	fp, r3
 8013cc8:	e734      	b.n	8013b34 <_vfprintf_r+0x5c4>
 8013cca:	460a      	mov	r2, r1
 8013ccc:	e709      	b.n	8013ae2 <_vfprintf_r+0x572>
 8013cce:	f812 1b01 	ldrb.w	r1, [r2], #1
 8013cd2:	f803 1b01 	strb.w	r1, [r3], #1
 8013cd6:	e719      	b.n	8013b0c <_vfprintf_r+0x59c>
 8013cd8:	2230      	movs	r2, #48	; 0x30
 8013cda:	4413      	add	r3, r2
 8013cdc:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 8013ce0:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 8013ce4:	a91e      	add	r1, sp, #120	; 0x78
 8013ce6:	e715      	b.n	8013b14 <_vfprintf_r+0x5a4>
 8013ce8:	f1bb 0f00 	cmp.w	fp, #0
 8013cec:	d102      	bne.n	8013cf4 <_vfprintf_r+0x784>
 8013cee:	f01a 0f01 	tst.w	sl, #1
 8013cf2:	d016      	beq.n	8013d22 <_vfprintf_r+0x7b2>
 8013cf4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013cf6:	3301      	adds	r3, #1
 8013cf8:	e7e2      	b.n	8013cc0 <_vfprintf_r+0x750>
 8013cfa:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8013cfc:	9b07      	ldr	r3, [sp, #28]
 8013cfe:	429a      	cmp	r2, r3
 8013d00:	db07      	blt.n	8013d12 <_vfprintf_r+0x7a2>
 8013d02:	f01a 0f01 	tst.w	sl, #1
 8013d06:	d00e      	beq.n	8013d26 <_vfprintf_r+0x7b6>
 8013d08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013d0a:	4413      	add	r3, r2
 8013d0c:	2267      	movs	r2, #103	; 0x67
 8013d0e:	9206      	str	r2, [sp, #24]
 8013d10:	e7d7      	b.n	8013cc2 <_vfprintf_r+0x752>
 8013d12:	9b07      	ldr	r3, [sp, #28]
 8013d14:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8013d16:	2a00      	cmp	r2, #0
 8013d18:	440b      	add	r3, r1
 8013d1a:	dcf7      	bgt.n	8013d0c <_vfprintf_r+0x79c>
 8013d1c:	f1c2 0201 	rsb	r2, r2, #1
 8013d20:	e7f3      	b.n	8013d0a <_vfprintf_r+0x79a>
 8013d22:	2301      	movs	r3, #1
 8013d24:	e7cd      	b.n	8013cc2 <_vfprintf_r+0x752>
 8013d26:	4613      	mov	r3, r2
 8013d28:	e7f0      	b.n	8013d0c <_vfprintf_r+0x79c>
 8013d2a:	b10b      	cbz	r3, 8013d30 <_vfprintf_r+0x7c0>
 8013d2c:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8013d30:	f01a 0f20 	tst.w	sl, #32
 8013d34:	f107 0304 	add.w	r3, r7, #4
 8013d38:	d008      	beq.n	8013d4c <_vfprintf_r+0x7dc>
 8013d3a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8013d3c:	683a      	ldr	r2, [r7, #0]
 8013d3e:	17cf      	asrs	r7, r1, #31
 8013d40:	4608      	mov	r0, r1
 8013d42:	4639      	mov	r1, r7
 8013d44:	e9c2 0100 	strd	r0, r1, [r2]
 8013d48:	461f      	mov	r7, r3
 8013d4a:	e490      	b.n	801366e <_vfprintf_r+0xfe>
 8013d4c:	f01a 0f10 	tst.w	sl, #16
 8013d50:	d003      	beq.n	8013d5a <_vfprintf_r+0x7ea>
 8013d52:	683a      	ldr	r2, [r7, #0]
 8013d54:	990c      	ldr	r1, [sp, #48]	; 0x30
 8013d56:	6011      	str	r1, [r2, #0]
 8013d58:	e7f6      	b.n	8013d48 <_vfprintf_r+0x7d8>
 8013d5a:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8013d5e:	d0f8      	beq.n	8013d52 <_vfprintf_r+0x7e2>
 8013d60:	683a      	ldr	r2, [r7, #0]
 8013d62:	f8bd 1030 	ldrh.w	r1, [sp, #48]	; 0x30
 8013d66:	8011      	strh	r1, [r2, #0]
 8013d68:	e7ee      	b.n	8013d48 <_vfprintf_r+0x7d8>
 8013d6a:	f04a 0a10 	orr.w	sl, sl, #16
 8013d6e:	f01a 0320 	ands.w	r3, sl, #32
 8013d72:	d022      	beq.n	8013dba <_vfprintf_r+0x84a>
 8013d74:	3707      	adds	r7, #7
 8013d76:	f027 0707 	bic.w	r7, r7, #7
 8013d7a:	f107 0308 	add.w	r3, r7, #8
 8013d7e:	e9d7 6700 	ldrd	r6, r7, [r7]
 8013d82:	9308      	str	r3, [sp, #32]
 8013d84:	2300      	movs	r3, #0
 8013d86:	2200      	movs	r2, #0
 8013d88:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8013d8c:	f1bb 3fff 	cmp.w	fp, #4294967295
 8013d90:	f000 83eb 	beq.w	801456a <_vfprintf_r+0xffa>
 8013d94:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8013d98:	920a      	str	r2, [sp, #40]	; 0x28
 8013d9a:	ea56 0207 	orrs.w	r2, r6, r7
 8013d9e:	f040 83ea 	bne.w	8014576 <_vfprintf_r+0x1006>
 8013da2:	f1bb 0f00 	cmp.w	fp, #0
 8013da6:	f000 80ac 	beq.w	8013f02 <_vfprintf_r+0x992>
 8013daa:	2b01      	cmp	r3, #1
 8013dac:	d078      	beq.n	8013ea0 <_vfprintf_r+0x930>
 8013dae:	2b02      	cmp	r3, #2
 8013db0:	f000 8093 	beq.w	8013eda <_vfprintf_r+0x96a>
 8013db4:	2600      	movs	r6, #0
 8013db6:	2700      	movs	r7, #0
 8013db8:	e3e3      	b.n	8014582 <_vfprintf_r+0x1012>
 8013dba:	1d3a      	adds	r2, r7, #4
 8013dbc:	f01a 0110 	ands.w	r1, sl, #16
 8013dc0:	9208      	str	r2, [sp, #32]
 8013dc2:	d002      	beq.n	8013dca <_vfprintf_r+0x85a>
 8013dc4:	683e      	ldr	r6, [r7, #0]
 8013dc6:	2700      	movs	r7, #0
 8013dc8:	e7dd      	b.n	8013d86 <_vfprintf_r+0x816>
 8013dca:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 8013dce:	d0f9      	beq.n	8013dc4 <_vfprintf_r+0x854>
 8013dd0:	883e      	ldrh	r6, [r7, #0]
 8013dd2:	2700      	movs	r7, #0
 8013dd4:	e7d6      	b.n	8013d84 <_vfprintf_r+0x814>
 8013dd6:	1d3b      	adds	r3, r7, #4
 8013dd8:	9308      	str	r3, [sp, #32]
 8013dda:	2330      	movs	r3, #48	; 0x30
 8013ddc:	2278      	movs	r2, #120	; 0x78
 8013dde:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 8013de2:	4b14      	ldr	r3, [pc, #80]	; (8013e34 <_vfprintf_r+0x8c4>)
 8013de4:	683e      	ldr	r6, [r7, #0]
 8013de6:	9315      	str	r3, [sp, #84]	; 0x54
 8013de8:	2700      	movs	r7, #0
 8013dea:	f04a 0a02 	orr.w	sl, sl, #2
 8013dee:	f88d 2069 	strb.w	r2, [sp, #105]	; 0x69
 8013df2:	2302      	movs	r3, #2
 8013df4:	9206      	str	r2, [sp, #24]
 8013df6:	e7c6      	b.n	8013d86 <_vfprintf_r+0x816>
 8013df8:	1d3b      	adds	r3, r7, #4
 8013dfa:	2600      	movs	r6, #0
 8013dfc:	f1bb 3fff 	cmp.w	fp, #4294967295
 8013e00:	9308      	str	r3, [sp, #32]
 8013e02:	f8d7 8000 	ldr.w	r8, [r7]
 8013e06:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8013e0a:	d00a      	beq.n	8013e22 <_vfprintf_r+0x8b2>
 8013e0c:	465a      	mov	r2, fp
 8013e0e:	4631      	mov	r1, r6
 8013e10:	4640      	mov	r0, r8
 8013e12:	f7ec f9f5 	bl	8000200 <memchr>
 8013e16:	2800      	cmp	r0, #0
 8013e18:	f000 8090 	beq.w	8013f3c <_vfprintf_r+0x9cc>
 8013e1c:	eba0 0b08 	sub.w	fp, r0, r8
 8013e20:	e5c1      	b.n	80139a6 <_vfprintf_r+0x436>
 8013e22:	4640      	mov	r0, r8
 8013e24:	f7ec f9de 	bl	80001e4 <strlen>
 8013e28:	4683      	mov	fp, r0
 8013e2a:	e5bc      	b.n	80139a6 <_vfprintf_r+0x436>
 8013e2c:	08019ec0 	.word	0x08019ec0
 8013e30:	08019ed0 	.word	0x08019ed0
 8013e34:	08019e51 	.word	0x08019e51
 8013e38:	f04a 0a10 	orr.w	sl, sl, #16
 8013e3c:	f01a 0f20 	tst.w	sl, #32
 8013e40:	d009      	beq.n	8013e56 <_vfprintf_r+0x8e6>
 8013e42:	3707      	adds	r7, #7
 8013e44:	f027 0707 	bic.w	r7, r7, #7
 8013e48:	f107 0308 	add.w	r3, r7, #8
 8013e4c:	e9d7 6700 	ldrd	r6, r7, [r7]
 8013e50:	9308      	str	r3, [sp, #32]
 8013e52:	2301      	movs	r3, #1
 8013e54:	e797      	b.n	8013d86 <_vfprintf_r+0x816>
 8013e56:	1d3b      	adds	r3, r7, #4
 8013e58:	f01a 0f10 	tst.w	sl, #16
 8013e5c:	9308      	str	r3, [sp, #32]
 8013e5e:	d001      	beq.n	8013e64 <_vfprintf_r+0x8f4>
 8013e60:	683e      	ldr	r6, [r7, #0]
 8013e62:	e003      	b.n	8013e6c <_vfprintf_r+0x8fc>
 8013e64:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8013e68:	d0fa      	beq.n	8013e60 <_vfprintf_r+0x8f0>
 8013e6a:	883e      	ldrh	r6, [r7, #0]
 8013e6c:	2700      	movs	r7, #0
 8013e6e:	e7f0      	b.n	8013e52 <_vfprintf_r+0x8e2>
 8013e70:	b10b      	cbz	r3, 8013e76 <_vfprintf_r+0x906>
 8013e72:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8013e76:	4ba3      	ldr	r3, [pc, #652]	; (8014104 <_vfprintf_r+0xb94>)
 8013e78:	e4be      	b.n	80137f8 <_vfprintf_r+0x288>
 8013e7a:	1d3b      	adds	r3, r7, #4
 8013e7c:	f01a 0f10 	tst.w	sl, #16
 8013e80:	9308      	str	r3, [sp, #32]
 8013e82:	d001      	beq.n	8013e88 <_vfprintf_r+0x918>
 8013e84:	683e      	ldr	r6, [r7, #0]
 8013e86:	e003      	b.n	8013e90 <_vfprintf_r+0x920>
 8013e88:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8013e8c:	d0fa      	beq.n	8013e84 <_vfprintf_r+0x914>
 8013e8e:	883e      	ldrh	r6, [r7, #0]
 8013e90:	2700      	movs	r7, #0
 8013e92:	e4be      	b.n	8013812 <_vfprintf_r+0x2a2>
 8013e94:	4643      	mov	r3, r8
 8013e96:	e375      	b.n	8014584 <_vfprintf_r+0x1014>
 8013e98:	2f00      	cmp	r7, #0
 8013e9a:	bf08      	it	eq
 8013e9c:	2e0a      	cmpeq	r6, #10
 8013e9e:	d205      	bcs.n	8013eac <_vfprintf_r+0x93c>
 8013ea0:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8013ea4:	3630      	adds	r6, #48	; 0x30
 8013ea6:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8013eaa:	e386      	b.n	80145ba <_vfprintf_r+0x104a>
 8013eac:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8013eb0:	4630      	mov	r0, r6
 8013eb2:	4639      	mov	r1, r7
 8013eb4:	220a      	movs	r2, #10
 8013eb6:	2300      	movs	r3, #0
 8013eb8:	f7ed f9c6 	bl	8001248 <__aeabi_uldivmod>
 8013ebc:	3230      	adds	r2, #48	; 0x30
 8013ebe:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8013ec2:	2300      	movs	r3, #0
 8013ec4:	4630      	mov	r0, r6
 8013ec6:	4639      	mov	r1, r7
 8013ec8:	220a      	movs	r2, #10
 8013eca:	f7ed f9bd 	bl	8001248 <__aeabi_uldivmod>
 8013ece:	4606      	mov	r6, r0
 8013ed0:	460f      	mov	r7, r1
 8013ed2:	ea56 0307 	orrs.w	r3, r6, r7
 8013ed6:	d1eb      	bne.n	8013eb0 <_vfprintf_r+0x940>
 8013ed8:	e36f      	b.n	80145ba <_vfprintf_r+0x104a>
 8013eda:	2600      	movs	r6, #0
 8013edc:	2700      	movs	r7, #0
 8013ede:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8013ee2:	f006 030f 	and.w	r3, r6, #15
 8013ee6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8013ee8:	5cd3      	ldrb	r3, [r2, r3]
 8013eea:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8013eee:	0933      	lsrs	r3, r6, #4
 8013ef0:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8013ef4:	093a      	lsrs	r2, r7, #4
 8013ef6:	461e      	mov	r6, r3
 8013ef8:	4617      	mov	r7, r2
 8013efa:	ea56 0307 	orrs.w	r3, r6, r7
 8013efe:	d1f0      	bne.n	8013ee2 <_vfprintf_r+0x972>
 8013f00:	e35b      	b.n	80145ba <_vfprintf_r+0x104a>
 8013f02:	b943      	cbnz	r3, 8013f16 <_vfprintf_r+0x9a6>
 8013f04:	f01a 0f01 	tst.w	sl, #1
 8013f08:	d005      	beq.n	8013f16 <_vfprintf_r+0x9a6>
 8013f0a:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8013f0e:	2330      	movs	r3, #48	; 0x30
 8013f10:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8013f14:	e351      	b.n	80145ba <_vfprintf_r+0x104a>
 8013f16:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8013f1a:	e34e      	b.n	80145ba <_vfprintf_r+0x104a>
 8013f1c:	b10b      	cbz	r3, 8013f22 <_vfprintf_r+0x9b2>
 8013f1e:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8013f22:	9b06      	ldr	r3, [sp, #24]
 8013f24:	2b00      	cmp	r3, #0
 8013f26:	f000 8301 	beq.w	801452c <_vfprintf_r+0xfbc>
 8013f2a:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8013f2e:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8013f32:	2600      	movs	r6, #0
 8013f34:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8013f38:	9708      	str	r7, [sp, #32]
 8013f3a:	e4dd      	b.n	80138f8 <_vfprintf_r+0x388>
 8013f3c:	4606      	mov	r6, r0
 8013f3e:	e532      	b.n	80139a6 <_vfprintf_r+0x436>
 8013f40:	2310      	movs	r3, #16
 8013f42:	6063      	str	r3, [r4, #4]
 8013f44:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013f46:	3310      	adds	r3, #16
 8013f48:	9323      	str	r3, [sp, #140]	; 0x8c
 8013f4a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013f4c:	3301      	adds	r3, #1
 8013f4e:	2b07      	cmp	r3, #7
 8013f50:	9322      	str	r3, [sp, #136]	; 0x88
 8013f52:	dc02      	bgt.n	8013f5a <_vfprintf_r+0x9ea>
 8013f54:	3408      	adds	r4, #8
 8013f56:	3f10      	subs	r7, #16
 8013f58:	e60f      	b.n	8013b7a <_vfprintf_r+0x60a>
 8013f5a:	aa21      	add	r2, sp, #132	; 0x84
 8013f5c:	4629      	mov	r1, r5
 8013f5e:	4648      	mov	r0, r9
 8013f60:	f003 fed3 	bl	8017d0a <__sprint_r>
 8013f64:	2800      	cmp	r0, #0
 8013f66:	f040 82bd 	bne.w	80144e4 <_vfprintf_r+0xf74>
 8013f6a:	ac2e      	add	r4, sp, #184	; 0xb8
 8013f6c:	e7f3      	b.n	8013f56 <_vfprintf_r+0x9e6>
 8013f6e:	aa21      	add	r2, sp, #132	; 0x84
 8013f70:	4629      	mov	r1, r5
 8013f72:	4648      	mov	r0, r9
 8013f74:	f003 fec9 	bl	8017d0a <__sprint_r>
 8013f78:	2800      	cmp	r0, #0
 8013f7a:	f040 82b3 	bne.w	80144e4 <_vfprintf_r+0xf74>
 8013f7e:	ac2e      	add	r4, sp, #184	; 0xb8
 8013f80:	e60b      	b.n	8013b9a <_vfprintf_r+0x62a>
 8013f82:	aa21      	add	r2, sp, #132	; 0x84
 8013f84:	4629      	mov	r1, r5
 8013f86:	4648      	mov	r0, r9
 8013f88:	f003 febf 	bl	8017d0a <__sprint_r>
 8013f8c:	2800      	cmp	r0, #0
 8013f8e:	f040 82a9 	bne.w	80144e4 <_vfprintf_r+0xf74>
 8013f92:	ac2e      	add	r4, sp, #184	; 0xb8
 8013f94:	e613      	b.n	8013bbe <_vfprintf_r+0x64e>
 8013f96:	aa21      	add	r2, sp, #132	; 0x84
 8013f98:	4629      	mov	r1, r5
 8013f9a:	4648      	mov	r0, r9
 8013f9c:	f003 feb5 	bl	8017d0a <__sprint_r>
 8013fa0:	2800      	cmp	r0, #0
 8013fa2:	f040 829f 	bne.w	80144e4 <_vfprintf_r+0xf74>
 8013fa6:	ac2e      	add	r4, sp, #184	; 0xb8
 8013fa8:	e619      	b.n	8013bde <_vfprintf_r+0x66e>
 8013faa:	2310      	movs	r3, #16
 8013fac:	6063      	str	r3, [r4, #4]
 8013fae:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013fb0:	3310      	adds	r3, #16
 8013fb2:	9323      	str	r3, [sp, #140]	; 0x8c
 8013fb4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013fb6:	3301      	adds	r3, #1
 8013fb8:	2b07      	cmp	r3, #7
 8013fba:	9322      	str	r3, [sp, #136]	; 0x88
 8013fbc:	dc02      	bgt.n	8013fc4 <_vfprintf_r+0xa54>
 8013fbe:	3408      	adds	r4, #8
 8013fc0:	3f10      	subs	r7, #16
 8013fc2:	e614      	b.n	8013bee <_vfprintf_r+0x67e>
 8013fc4:	aa21      	add	r2, sp, #132	; 0x84
 8013fc6:	4629      	mov	r1, r5
 8013fc8:	4648      	mov	r0, r9
 8013fca:	f003 fe9e 	bl	8017d0a <__sprint_r>
 8013fce:	2800      	cmp	r0, #0
 8013fd0:	f040 8288 	bne.w	80144e4 <_vfprintf_r+0xf74>
 8013fd4:	ac2e      	add	r4, sp, #184	; 0xb8
 8013fd6:	e7f3      	b.n	8013fc0 <_vfprintf_r+0xa50>
 8013fd8:	aa21      	add	r2, sp, #132	; 0x84
 8013fda:	4629      	mov	r1, r5
 8013fdc:	4648      	mov	r0, r9
 8013fde:	f003 fe94 	bl	8017d0a <__sprint_r>
 8013fe2:	2800      	cmp	r0, #0
 8013fe4:	f040 827e 	bne.w	80144e4 <_vfprintf_r+0xf74>
 8013fe8:	ac2e      	add	r4, sp, #184	; 0xb8
 8013fea:	e610      	b.n	8013c0e <_vfprintf_r+0x69e>
 8013fec:	2310      	movs	r3, #16
 8013fee:	6063      	str	r3, [r4, #4]
 8013ff0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013ff2:	3310      	adds	r3, #16
 8013ff4:	9323      	str	r3, [sp, #140]	; 0x8c
 8013ff6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013ff8:	3301      	adds	r3, #1
 8013ffa:	2b07      	cmp	r3, #7
 8013ffc:	9322      	str	r3, [sp, #136]	; 0x88
 8013ffe:	dc02      	bgt.n	8014006 <_vfprintf_r+0xa96>
 8014000:	3408      	adds	r4, #8
 8014002:	3e10      	subs	r6, #16
 8014004:	e608      	b.n	8013c18 <_vfprintf_r+0x6a8>
 8014006:	aa21      	add	r2, sp, #132	; 0x84
 8014008:	4629      	mov	r1, r5
 801400a:	4648      	mov	r0, r9
 801400c:	f003 fe7d 	bl	8017d0a <__sprint_r>
 8014010:	2800      	cmp	r0, #0
 8014012:	f040 8267 	bne.w	80144e4 <_vfprintf_r+0xf74>
 8014016:	ac2e      	add	r4, sp, #184	; 0xb8
 8014018:	e7f3      	b.n	8014002 <_vfprintf_r+0xa92>
 801401a:	aa21      	add	r2, sp, #132	; 0x84
 801401c:	4629      	mov	r1, r5
 801401e:	4648      	mov	r0, r9
 8014020:	f003 fe73 	bl	8017d0a <__sprint_r>
 8014024:	2800      	cmp	r0, #0
 8014026:	f040 825d 	bne.w	80144e4 <_vfprintf_r+0xf74>
 801402a:	ac2e      	add	r4, sp, #184	; 0xb8
 801402c:	e603      	b.n	8013c36 <_vfprintf_r+0x6c6>
 801402e:	9b06      	ldr	r3, [sp, #24]
 8014030:	2b65      	cmp	r3, #101	; 0x65
 8014032:	f340 81b1 	ble.w	8014398 <_vfprintf_r+0xe28>
 8014036:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014038:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801403a:	980e      	ldr	r0, [sp, #56]	; 0x38
 801403c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 801403e:	f7ec fd4f 	bl	8000ae0 <__aeabi_dcmpeq>
 8014042:	2800      	cmp	r0, #0
 8014044:	d064      	beq.n	8014110 <_vfprintf_r+0xba0>
 8014046:	4b30      	ldr	r3, [pc, #192]	; (8014108 <_vfprintf_r+0xb98>)
 8014048:	6023      	str	r3, [r4, #0]
 801404a:	2301      	movs	r3, #1
 801404c:	6063      	str	r3, [r4, #4]
 801404e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8014050:	3301      	adds	r3, #1
 8014052:	9323      	str	r3, [sp, #140]	; 0x8c
 8014054:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8014056:	3301      	adds	r3, #1
 8014058:	2b07      	cmp	r3, #7
 801405a:	9322      	str	r3, [sp, #136]	; 0x88
 801405c:	dc26      	bgt.n	80140ac <_vfprintf_r+0xb3c>
 801405e:	3408      	adds	r4, #8
 8014060:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014062:	9a07      	ldr	r2, [sp, #28]
 8014064:	4293      	cmp	r3, r2
 8014066:	db03      	blt.n	8014070 <_vfprintf_r+0xb00>
 8014068:	f01a 0f01 	tst.w	sl, #1
 801406c:	f43f adfb 	beq.w	8013c66 <_vfprintf_r+0x6f6>
 8014070:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014072:	6023      	str	r3, [r4, #0]
 8014074:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014076:	6063      	str	r3, [r4, #4]
 8014078:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801407a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801407c:	4413      	add	r3, r2
 801407e:	9323      	str	r3, [sp, #140]	; 0x8c
 8014080:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8014082:	3301      	adds	r3, #1
 8014084:	2b07      	cmp	r3, #7
 8014086:	9322      	str	r3, [sp, #136]	; 0x88
 8014088:	dc1a      	bgt.n	80140c0 <_vfprintf_r+0xb50>
 801408a:	3408      	adds	r4, #8
 801408c:	9b07      	ldr	r3, [sp, #28]
 801408e:	1e5e      	subs	r6, r3, #1
 8014090:	2e00      	cmp	r6, #0
 8014092:	f77f ade8 	ble.w	8013c66 <_vfprintf_r+0x6f6>
 8014096:	4f1d      	ldr	r7, [pc, #116]	; (801410c <_vfprintf_r+0xb9c>)
 8014098:	f04f 0810 	mov.w	r8, #16
 801409c:	2e10      	cmp	r6, #16
 801409e:	6027      	str	r7, [r4, #0]
 80140a0:	dc18      	bgt.n	80140d4 <_vfprintf_r+0xb64>
 80140a2:	6066      	str	r6, [r4, #4]
 80140a4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80140a6:	441e      	add	r6, r3
 80140a8:	9623      	str	r6, [sp, #140]	; 0x8c
 80140aa:	e5cd      	b.n	8013c48 <_vfprintf_r+0x6d8>
 80140ac:	aa21      	add	r2, sp, #132	; 0x84
 80140ae:	4629      	mov	r1, r5
 80140b0:	4648      	mov	r0, r9
 80140b2:	f003 fe2a 	bl	8017d0a <__sprint_r>
 80140b6:	2800      	cmp	r0, #0
 80140b8:	f040 8214 	bne.w	80144e4 <_vfprintf_r+0xf74>
 80140bc:	ac2e      	add	r4, sp, #184	; 0xb8
 80140be:	e7cf      	b.n	8014060 <_vfprintf_r+0xaf0>
 80140c0:	aa21      	add	r2, sp, #132	; 0x84
 80140c2:	4629      	mov	r1, r5
 80140c4:	4648      	mov	r0, r9
 80140c6:	f003 fe20 	bl	8017d0a <__sprint_r>
 80140ca:	2800      	cmp	r0, #0
 80140cc:	f040 820a 	bne.w	80144e4 <_vfprintf_r+0xf74>
 80140d0:	ac2e      	add	r4, sp, #184	; 0xb8
 80140d2:	e7db      	b.n	801408c <_vfprintf_r+0xb1c>
 80140d4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80140d6:	f8c4 8004 	str.w	r8, [r4, #4]
 80140da:	3310      	adds	r3, #16
 80140dc:	9323      	str	r3, [sp, #140]	; 0x8c
 80140de:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80140e0:	3301      	adds	r3, #1
 80140e2:	2b07      	cmp	r3, #7
 80140e4:	9322      	str	r3, [sp, #136]	; 0x88
 80140e6:	dc02      	bgt.n	80140ee <_vfprintf_r+0xb7e>
 80140e8:	3408      	adds	r4, #8
 80140ea:	3e10      	subs	r6, #16
 80140ec:	e7d6      	b.n	801409c <_vfprintf_r+0xb2c>
 80140ee:	aa21      	add	r2, sp, #132	; 0x84
 80140f0:	4629      	mov	r1, r5
 80140f2:	4648      	mov	r0, r9
 80140f4:	f003 fe09 	bl	8017d0a <__sprint_r>
 80140f8:	2800      	cmp	r0, #0
 80140fa:	f040 81f3 	bne.w	80144e4 <_vfprintf_r+0xf74>
 80140fe:	ac2e      	add	r4, sp, #184	; 0xb8
 8014100:	e7f3      	b.n	80140ea <_vfprintf_r+0xb7a>
 8014102:	bf00      	nop
 8014104:	08019e51 	.word	0x08019e51
 8014108:	08019e62 	.word	0x08019e62
 801410c:	08019ed0 	.word	0x08019ed0
 8014110:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014112:	2b00      	cmp	r3, #0
 8014114:	dc7b      	bgt.n	801420e <_vfprintf_r+0xc9e>
 8014116:	4b9e      	ldr	r3, [pc, #632]	; (8014390 <_vfprintf_r+0xe20>)
 8014118:	6023      	str	r3, [r4, #0]
 801411a:	2301      	movs	r3, #1
 801411c:	6063      	str	r3, [r4, #4]
 801411e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8014120:	3301      	adds	r3, #1
 8014122:	9323      	str	r3, [sp, #140]	; 0x8c
 8014124:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8014126:	3301      	adds	r3, #1
 8014128:	2b07      	cmp	r3, #7
 801412a:	9322      	str	r3, [sp, #136]	; 0x88
 801412c:	dc45      	bgt.n	80141ba <_vfprintf_r+0xc4a>
 801412e:	3408      	adds	r4, #8
 8014130:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014132:	b92b      	cbnz	r3, 8014140 <_vfprintf_r+0xbd0>
 8014134:	9b07      	ldr	r3, [sp, #28]
 8014136:	b91b      	cbnz	r3, 8014140 <_vfprintf_r+0xbd0>
 8014138:	f01a 0f01 	tst.w	sl, #1
 801413c:	f43f ad93 	beq.w	8013c66 <_vfprintf_r+0x6f6>
 8014140:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014142:	6023      	str	r3, [r4, #0]
 8014144:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014146:	6063      	str	r3, [r4, #4]
 8014148:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801414a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801414c:	4413      	add	r3, r2
 801414e:	9323      	str	r3, [sp, #140]	; 0x8c
 8014150:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8014152:	3301      	adds	r3, #1
 8014154:	2b07      	cmp	r3, #7
 8014156:	9322      	str	r3, [sp, #136]	; 0x88
 8014158:	dc39      	bgt.n	80141ce <_vfprintf_r+0xc5e>
 801415a:	f104 0308 	add.w	r3, r4, #8
 801415e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8014160:	2e00      	cmp	r6, #0
 8014162:	da19      	bge.n	8014198 <_vfprintf_r+0xc28>
 8014164:	4f8b      	ldr	r7, [pc, #556]	; (8014394 <_vfprintf_r+0xe24>)
 8014166:	4276      	negs	r6, r6
 8014168:	2410      	movs	r4, #16
 801416a:	2e10      	cmp	r6, #16
 801416c:	601f      	str	r7, [r3, #0]
 801416e:	dc38      	bgt.n	80141e2 <_vfprintf_r+0xc72>
 8014170:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8014172:	605e      	str	r6, [r3, #4]
 8014174:	4416      	add	r6, r2
 8014176:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8014178:	9623      	str	r6, [sp, #140]	; 0x8c
 801417a:	3201      	adds	r2, #1
 801417c:	2a07      	cmp	r2, #7
 801417e:	f103 0308 	add.w	r3, r3, #8
 8014182:	9222      	str	r2, [sp, #136]	; 0x88
 8014184:	dd08      	ble.n	8014198 <_vfprintf_r+0xc28>
 8014186:	aa21      	add	r2, sp, #132	; 0x84
 8014188:	4629      	mov	r1, r5
 801418a:	4648      	mov	r0, r9
 801418c:	f003 fdbd 	bl	8017d0a <__sprint_r>
 8014190:	2800      	cmp	r0, #0
 8014192:	f040 81a7 	bne.w	80144e4 <_vfprintf_r+0xf74>
 8014196:	ab2e      	add	r3, sp, #184	; 0xb8
 8014198:	9a07      	ldr	r2, [sp, #28]
 801419a:	605a      	str	r2, [r3, #4]
 801419c:	9907      	ldr	r1, [sp, #28]
 801419e:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 80141a0:	f8c3 8000 	str.w	r8, [r3]
 80141a4:	440a      	add	r2, r1
 80141a6:	9223      	str	r2, [sp, #140]	; 0x8c
 80141a8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80141aa:	3201      	adds	r2, #1
 80141ac:	2a07      	cmp	r2, #7
 80141ae:	9222      	str	r2, [sp, #136]	; 0x88
 80141b0:	f73f ad50 	bgt.w	8013c54 <_vfprintf_r+0x6e4>
 80141b4:	f103 0408 	add.w	r4, r3, #8
 80141b8:	e555      	b.n	8013c66 <_vfprintf_r+0x6f6>
 80141ba:	aa21      	add	r2, sp, #132	; 0x84
 80141bc:	4629      	mov	r1, r5
 80141be:	4648      	mov	r0, r9
 80141c0:	f003 fda3 	bl	8017d0a <__sprint_r>
 80141c4:	2800      	cmp	r0, #0
 80141c6:	f040 818d 	bne.w	80144e4 <_vfprintf_r+0xf74>
 80141ca:	ac2e      	add	r4, sp, #184	; 0xb8
 80141cc:	e7b0      	b.n	8014130 <_vfprintf_r+0xbc0>
 80141ce:	aa21      	add	r2, sp, #132	; 0x84
 80141d0:	4629      	mov	r1, r5
 80141d2:	4648      	mov	r0, r9
 80141d4:	f003 fd99 	bl	8017d0a <__sprint_r>
 80141d8:	2800      	cmp	r0, #0
 80141da:	f040 8183 	bne.w	80144e4 <_vfprintf_r+0xf74>
 80141de:	ab2e      	add	r3, sp, #184	; 0xb8
 80141e0:	e7bd      	b.n	801415e <_vfprintf_r+0xbee>
 80141e2:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 80141e4:	605c      	str	r4, [r3, #4]
 80141e6:	3210      	adds	r2, #16
 80141e8:	9223      	str	r2, [sp, #140]	; 0x8c
 80141ea:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80141ec:	3201      	adds	r2, #1
 80141ee:	2a07      	cmp	r2, #7
 80141f0:	9222      	str	r2, [sp, #136]	; 0x88
 80141f2:	dc02      	bgt.n	80141fa <_vfprintf_r+0xc8a>
 80141f4:	3308      	adds	r3, #8
 80141f6:	3e10      	subs	r6, #16
 80141f8:	e7b7      	b.n	801416a <_vfprintf_r+0xbfa>
 80141fa:	aa21      	add	r2, sp, #132	; 0x84
 80141fc:	4629      	mov	r1, r5
 80141fe:	4648      	mov	r0, r9
 8014200:	f003 fd83 	bl	8017d0a <__sprint_r>
 8014204:	2800      	cmp	r0, #0
 8014206:	f040 816d 	bne.w	80144e4 <_vfprintf_r+0xf74>
 801420a:	ab2e      	add	r3, sp, #184	; 0xb8
 801420c:	e7f3      	b.n	80141f6 <_vfprintf_r+0xc86>
 801420e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014210:	9a07      	ldr	r2, [sp, #28]
 8014212:	4293      	cmp	r3, r2
 8014214:	bfa8      	it	ge
 8014216:	4613      	movge	r3, r2
 8014218:	2b00      	cmp	r3, #0
 801421a:	461e      	mov	r6, r3
 801421c:	dd0b      	ble.n	8014236 <_vfprintf_r+0xcc6>
 801421e:	6063      	str	r3, [r4, #4]
 8014220:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8014222:	f8c4 8000 	str.w	r8, [r4]
 8014226:	4433      	add	r3, r6
 8014228:	9323      	str	r3, [sp, #140]	; 0x8c
 801422a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801422c:	3301      	adds	r3, #1
 801422e:	2b07      	cmp	r3, #7
 8014230:	9322      	str	r3, [sp, #136]	; 0x88
 8014232:	dc63      	bgt.n	80142fc <_vfprintf_r+0xd8c>
 8014234:	3408      	adds	r4, #8
 8014236:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014238:	2e00      	cmp	r6, #0
 801423a:	bfa8      	it	ge
 801423c:	1b9b      	subge	r3, r3, r6
 801423e:	2b00      	cmp	r3, #0
 8014240:	461e      	mov	r6, r3
 8014242:	dd0f      	ble.n	8014264 <_vfprintf_r+0xcf4>
 8014244:	4f53      	ldr	r7, [pc, #332]	; (8014394 <_vfprintf_r+0xe24>)
 8014246:	f04f 0b10 	mov.w	fp, #16
 801424a:	2e10      	cmp	r6, #16
 801424c:	6027      	str	r7, [r4, #0]
 801424e:	dc5f      	bgt.n	8014310 <_vfprintf_r+0xda0>
 8014250:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8014252:	6066      	str	r6, [r4, #4]
 8014254:	441e      	add	r6, r3
 8014256:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8014258:	9623      	str	r6, [sp, #140]	; 0x8c
 801425a:	3301      	adds	r3, #1
 801425c:	2b07      	cmp	r3, #7
 801425e:	9322      	str	r3, [sp, #136]	; 0x88
 8014260:	dc6d      	bgt.n	801433e <_vfprintf_r+0xdce>
 8014262:	3408      	adds	r4, #8
 8014264:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014266:	9a07      	ldr	r2, [sp, #28]
 8014268:	4293      	cmp	r3, r2
 801426a:	db02      	blt.n	8014272 <_vfprintf_r+0xd02>
 801426c:	f01a 0f01 	tst.w	sl, #1
 8014270:	d00d      	beq.n	801428e <_vfprintf_r+0xd1e>
 8014272:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014274:	6023      	str	r3, [r4, #0]
 8014276:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014278:	6063      	str	r3, [r4, #4]
 801427a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801427c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801427e:	4413      	add	r3, r2
 8014280:	9323      	str	r3, [sp, #140]	; 0x8c
 8014282:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8014284:	3301      	adds	r3, #1
 8014286:	2b07      	cmp	r3, #7
 8014288:	9322      	str	r3, [sp, #136]	; 0x88
 801428a:	dc62      	bgt.n	8014352 <_vfprintf_r+0xde2>
 801428c:	3408      	adds	r4, #8
 801428e:	9b07      	ldr	r3, [sp, #28]
 8014290:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014292:	1a9e      	subs	r6, r3, r2
 8014294:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014296:	9a07      	ldr	r2, [sp, #28]
 8014298:	1ad3      	subs	r3, r2, r3
 801429a:	429e      	cmp	r6, r3
 801429c:	bfa8      	it	ge
 801429e:	461e      	movge	r6, r3
 80142a0:	2e00      	cmp	r6, #0
 80142a2:	dd0c      	ble.n	80142be <_vfprintf_r+0xd4e>
 80142a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80142a6:	4443      	add	r3, r8
 80142a8:	e884 0048 	stmia.w	r4, {r3, r6}
 80142ac:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80142ae:	4433      	add	r3, r6
 80142b0:	9323      	str	r3, [sp, #140]	; 0x8c
 80142b2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80142b4:	3301      	adds	r3, #1
 80142b6:	2b07      	cmp	r3, #7
 80142b8:	9322      	str	r3, [sp, #136]	; 0x88
 80142ba:	dc54      	bgt.n	8014366 <_vfprintf_r+0xdf6>
 80142bc:	3408      	adds	r4, #8
 80142be:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80142c0:	9a07      	ldr	r2, [sp, #28]
 80142c2:	2e00      	cmp	r6, #0
 80142c4:	eba2 0303 	sub.w	r3, r2, r3
 80142c8:	bfac      	ite	ge
 80142ca:	1b9e      	subge	r6, r3, r6
 80142cc:	461e      	movlt	r6, r3
 80142ce:	2e00      	cmp	r6, #0
 80142d0:	f77f acc9 	ble.w	8013c66 <_vfprintf_r+0x6f6>
 80142d4:	4f2f      	ldr	r7, [pc, #188]	; (8014394 <_vfprintf_r+0xe24>)
 80142d6:	f04f 0810 	mov.w	r8, #16
 80142da:	2e10      	cmp	r6, #16
 80142dc:	6027      	str	r7, [r4, #0]
 80142de:	f77f aee0 	ble.w	80140a2 <_vfprintf_r+0xb32>
 80142e2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80142e4:	f8c4 8004 	str.w	r8, [r4, #4]
 80142e8:	3310      	adds	r3, #16
 80142ea:	9323      	str	r3, [sp, #140]	; 0x8c
 80142ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80142ee:	3301      	adds	r3, #1
 80142f0:	2b07      	cmp	r3, #7
 80142f2:	9322      	str	r3, [sp, #136]	; 0x88
 80142f4:	dc41      	bgt.n	801437a <_vfprintf_r+0xe0a>
 80142f6:	3408      	adds	r4, #8
 80142f8:	3e10      	subs	r6, #16
 80142fa:	e7ee      	b.n	80142da <_vfprintf_r+0xd6a>
 80142fc:	aa21      	add	r2, sp, #132	; 0x84
 80142fe:	4629      	mov	r1, r5
 8014300:	4648      	mov	r0, r9
 8014302:	f003 fd02 	bl	8017d0a <__sprint_r>
 8014306:	2800      	cmp	r0, #0
 8014308:	f040 80ec 	bne.w	80144e4 <_vfprintf_r+0xf74>
 801430c:	ac2e      	add	r4, sp, #184	; 0xb8
 801430e:	e792      	b.n	8014236 <_vfprintf_r+0xcc6>
 8014310:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8014312:	f8c4 b004 	str.w	fp, [r4, #4]
 8014316:	3310      	adds	r3, #16
 8014318:	9323      	str	r3, [sp, #140]	; 0x8c
 801431a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801431c:	3301      	adds	r3, #1
 801431e:	2b07      	cmp	r3, #7
 8014320:	9322      	str	r3, [sp, #136]	; 0x88
 8014322:	dc02      	bgt.n	801432a <_vfprintf_r+0xdba>
 8014324:	3408      	adds	r4, #8
 8014326:	3e10      	subs	r6, #16
 8014328:	e78f      	b.n	801424a <_vfprintf_r+0xcda>
 801432a:	aa21      	add	r2, sp, #132	; 0x84
 801432c:	4629      	mov	r1, r5
 801432e:	4648      	mov	r0, r9
 8014330:	f003 fceb 	bl	8017d0a <__sprint_r>
 8014334:	2800      	cmp	r0, #0
 8014336:	f040 80d5 	bne.w	80144e4 <_vfprintf_r+0xf74>
 801433a:	ac2e      	add	r4, sp, #184	; 0xb8
 801433c:	e7f3      	b.n	8014326 <_vfprintf_r+0xdb6>
 801433e:	aa21      	add	r2, sp, #132	; 0x84
 8014340:	4629      	mov	r1, r5
 8014342:	4648      	mov	r0, r9
 8014344:	f003 fce1 	bl	8017d0a <__sprint_r>
 8014348:	2800      	cmp	r0, #0
 801434a:	f040 80cb 	bne.w	80144e4 <_vfprintf_r+0xf74>
 801434e:	ac2e      	add	r4, sp, #184	; 0xb8
 8014350:	e788      	b.n	8014264 <_vfprintf_r+0xcf4>
 8014352:	aa21      	add	r2, sp, #132	; 0x84
 8014354:	4629      	mov	r1, r5
 8014356:	4648      	mov	r0, r9
 8014358:	f003 fcd7 	bl	8017d0a <__sprint_r>
 801435c:	2800      	cmp	r0, #0
 801435e:	f040 80c1 	bne.w	80144e4 <_vfprintf_r+0xf74>
 8014362:	ac2e      	add	r4, sp, #184	; 0xb8
 8014364:	e793      	b.n	801428e <_vfprintf_r+0xd1e>
 8014366:	aa21      	add	r2, sp, #132	; 0x84
 8014368:	4629      	mov	r1, r5
 801436a:	4648      	mov	r0, r9
 801436c:	f003 fccd 	bl	8017d0a <__sprint_r>
 8014370:	2800      	cmp	r0, #0
 8014372:	f040 80b7 	bne.w	80144e4 <_vfprintf_r+0xf74>
 8014376:	ac2e      	add	r4, sp, #184	; 0xb8
 8014378:	e7a1      	b.n	80142be <_vfprintf_r+0xd4e>
 801437a:	aa21      	add	r2, sp, #132	; 0x84
 801437c:	4629      	mov	r1, r5
 801437e:	4648      	mov	r0, r9
 8014380:	f003 fcc3 	bl	8017d0a <__sprint_r>
 8014384:	2800      	cmp	r0, #0
 8014386:	f040 80ad 	bne.w	80144e4 <_vfprintf_r+0xf74>
 801438a:	ac2e      	add	r4, sp, #184	; 0xb8
 801438c:	e7b4      	b.n	80142f8 <_vfprintf_r+0xd88>
 801438e:	bf00      	nop
 8014390:	08019e62 	.word	0x08019e62
 8014394:	08019ed0 	.word	0x08019ed0
 8014398:	9b07      	ldr	r3, [sp, #28]
 801439a:	2b01      	cmp	r3, #1
 801439c:	dc02      	bgt.n	80143a4 <_vfprintf_r+0xe34>
 801439e:	f01a 0f01 	tst.w	sl, #1
 80143a2:	d076      	beq.n	8014492 <_vfprintf_r+0xf22>
 80143a4:	2301      	movs	r3, #1
 80143a6:	6063      	str	r3, [r4, #4]
 80143a8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80143aa:	f8c4 8000 	str.w	r8, [r4]
 80143ae:	3301      	adds	r3, #1
 80143b0:	9323      	str	r3, [sp, #140]	; 0x8c
 80143b2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80143b4:	3301      	adds	r3, #1
 80143b6:	2b07      	cmp	r3, #7
 80143b8:	9322      	str	r3, [sp, #136]	; 0x88
 80143ba:	dc36      	bgt.n	801442a <_vfprintf_r+0xeba>
 80143bc:	3408      	adds	r4, #8
 80143be:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80143c0:	6023      	str	r3, [r4, #0]
 80143c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80143c4:	6063      	str	r3, [r4, #4]
 80143c6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80143c8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80143ca:	4413      	add	r3, r2
 80143cc:	9323      	str	r3, [sp, #140]	; 0x8c
 80143ce:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80143d0:	3301      	adds	r3, #1
 80143d2:	2b07      	cmp	r3, #7
 80143d4:	9322      	str	r3, [sp, #136]	; 0x88
 80143d6:	dc31      	bgt.n	801443c <_vfprintf_r+0xecc>
 80143d8:	3408      	adds	r4, #8
 80143da:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80143dc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80143de:	980e      	ldr	r0, [sp, #56]	; 0x38
 80143e0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80143e2:	f7ec fb7d 	bl	8000ae0 <__aeabi_dcmpeq>
 80143e6:	9b07      	ldr	r3, [sp, #28]
 80143e8:	1e5e      	subs	r6, r3, #1
 80143ea:	2800      	cmp	r0, #0
 80143ec:	d12f      	bne.n	801444e <_vfprintf_r+0xede>
 80143ee:	f108 0301 	add.w	r3, r8, #1
 80143f2:	e884 0048 	stmia.w	r4, {r3, r6}
 80143f6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80143f8:	9a07      	ldr	r2, [sp, #28]
 80143fa:	3b01      	subs	r3, #1
 80143fc:	4413      	add	r3, r2
 80143fe:	9323      	str	r3, [sp, #140]	; 0x8c
 8014400:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8014402:	3301      	adds	r3, #1
 8014404:	2b07      	cmp	r3, #7
 8014406:	9322      	str	r3, [sp, #136]	; 0x88
 8014408:	dd4a      	ble.n	80144a0 <_vfprintf_r+0xf30>
 801440a:	aa21      	add	r2, sp, #132	; 0x84
 801440c:	4629      	mov	r1, r5
 801440e:	4648      	mov	r0, r9
 8014410:	f003 fc7b 	bl	8017d0a <__sprint_r>
 8014414:	2800      	cmp	r0, #0
 8014416:	d165      	bne.n	80144e4 <_vfprintf_r+0xf74>
 8014418:	ac2e      	add	r4, sp, #184	; 0xb8
 801441a:	ab1d      	add	r3, sp, #116	; 0x74
 801441c:	6023      	str	r3, [r4, #0]
 801441e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014420:	6063      	str	r3, [r4, #4]
 8014422:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8014424:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8014426:	4413      	add	r3, r2
 8014428:	e40d      	b.n	8013c46 <_vfprintf_r+0x6d6>
 801442a:	aa21      	add	r2, sp, #132	; 0x84
 801442c:	4629      	mov	r1, r5
 801442e:	4648      	mov	r0, r9
 8014430:	f003 fc6b 	bl	8017d0a <__sprint_r>
 8014434:	2800      	cmp	r0, #0
 8014436:	d155      	bne.n	80144e4 <_vfprintf_r+0xf74>
 8014438:	ac2e      	add	r4, sp, #184	; 0xb8
 801443a:	e7c0      	b.n	80143be <_vfprintf_r+0xe4e>
 801443c:	aa21      	add	r2, sp, #132	; 0x84
 801443e:	4629      	mov	r1, r5
 8014440:	4648      	mov	r0, r9
 8014442:	f003 fc62 	bl	8017d0a <__sprint_r>
 8014446:	2800      	cmp	r0, #0
 8014448:	d14c      	bne.n	80144e4 <_vfprintf_r+0xf74>
 801444a:	ac2e      	add	r4, sp, #184	; 0xb8
 801444c:	e7c5      	b.n	80143da <_vfprintf_r+0xe6a>
 801444e:	2e00      	cmp	r6, #0
 8014450:	dde3      	ble.n	801441a <_vfprintf_r+0xeaa>
 8014452:	4f5f      	ldr	r7, [pc, #380]	; (80145d0 <_vfprintf_r+0x1060>)
 8014454:	f04f 0810 	mov.w	r8, #16
 8014458:	2e10      	cmp	r6, #16
 801445a:	6027      	str	r7, [r4, #0]
 801445c:	dc04      	bgt.n	8014468 <_vfprintf_r+0xef8>
 801445e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8014460:	6066      	str	r6, [r4, #4]
 8014462:	441e      	add	r6, r3
 8014464:	9623      	str	r6, [sp, #140]	; 0x8c
 8014466:	e7cb      	b.n	8014400 <_vfprintf_r+0xe90>
 8014468:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801446a:	f8c4 8004 	str.w	r8, [r4, #4]
 801446e:	3310      	adds	r3, #16
 8014470:	9323      	str	r3, [sp, #140]	; 0x8c
 8014472:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8014474:	3301      	adds	r3, #1
 8014476:	2b07      	cmp	r3, #7
 8014478:	9322      	str	r3, [sp, #136]	; 0x88
 801447a:	dc02      	bgt.n	8014482 <_vfprintf_r+0xf12>
 801447c:	3408      	adds	r4, #8
 801447e:	3e10      	subs	r6, #16
 8014480:	e7ea      	b.n	8014458 <_vfprintf_r+0xee8>
 8014482:	aa21      	add	r2, sp, #132	; 0x84
 8014484:	4629      	mov	r1, r5
 8014486:	4648      	mov	r0, r9
 8014488:	f003 fc3f 	bl	8017d0a <__sprint_r>
 801448c:	bb50      	cbnz	r0, 80144e4 <_vfprintf_r+0xf74>
 801448e:	ac2e      	add	r4, sp, #184	; 0xb8
 8014490:	e7f5      	b.n	801447e <_vfprintf_r+0xf0e>
 8014492:	2301      	movs	r3, #1
 8014494:	6063      	str	r3, [r4, #4]
 8014496:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8014498:	f8c4 8000 	str.w	r8, [r4]
 801449c:	3301      	adds	r3, #1
 801449e:	e7ae      	b.n	80143fe <_vfprintf_r+0xe8e>
 80144a0:	3408      	adds	r4, #8
 80144a2:	e7ba      	b.n	801441a <_vfprintf_r+0xeaa>
 80144a4:	3408      	adds	r4, #8
 80144a6:	f7ff bbde 	b.w	8013c66 <_vfprintf_r+0x6f6>
 80144aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80144ac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80144ae:	1a9e      	subs	r6, r3, r2
 80144b0:	2e00      	cmp	r6, #0
 80144b2:	f77f abdc 	ble.w	8013c6e <_vfprintf_r+0x6fe>
 80144b6:	2710      	movs	r7, #16
 80144b8:	4b46      	ldr	r3, [pc, #280]	; (80145d4 <_vfprintf_r+0x1064>)
 80144ba:	6023      	str	r3, [r4, #0]
 80144bc:	2e10      	cmp	r6, #16
 80144be:	dc20      	bgt.n	8014502 <_vfprintf_r+0xf92>
 80144c0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80144c2:	6066      	str	r6, [r4, #4]
 80144c4:	441e      	add	r6, r3
 80144c6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80144c8:	9623      	str	r6, [sp, #140]	; 0x8c
 80144ca:	3301      	adds	r3, #1
 80144cc:	2b07      	cmp	r3, #7
 80144ce:	9322      	str	r3, [sp, #136]	; 0x88
 80144d0:	f77f abcd 	ble.w	8013c6e <_vfprintf_r+0x6fe>
 80144d4:	aa21      	add	r2, sp, #132	; 0x84
 80144d6:	4629      	mov	r1, r5
 80144d8:	4648      	mov	r0, r9
 80144da:	f003 fc16 	bl	8017d0a <__sprint_r>
 80144de:	2800      	cmp	r0, #0
 80144e0:	f43f abc5 	beq.w	8013c6e <_vfprintf_r+0x6fe>
 80144e4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80144e6:	07d9      	lsls	r1, r3, #31
 80144e8:	d405      	bmi.n	80144f6 <_vfprintf_r+0xf86>
 80144ea:	89ab      	ldrh	r3, [r5, #12]
 80144ec:	059a      	lsls	r2, r3, #22
 80144ee:	d402      	bmi.n	80144f6 <_vfprintf_r+0xf86>
 80144f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80144f2:	f002 f806 	bl	8016502 <__retarget_lock_release_recursive>
 80144f6:	89ab      	ldrh	r3, [r5, #12]
 80144f8:	065b      	lsls	r3, r3, #25
 80144fa:	f57f a8a6 	bpl.w	801364a <_vfprintf_r+0xda>
 80144fe:	f7ff b87c 	b.w	80135fa <_vfprintf_r+0x8a>
 8014502:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8014504:	6067      	str	r7, [r4, #4]
 8014506:	3310      	adds	r3, #16
 8014508:	9323      	str	r3, [sp, #140]	; 0x8c
 801450a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801450c:	3301      	adds	r3, #1
 801450e:	2b07      	cmp	r3, #7
 8014510:	9322      	str	r3, [sp, #136]	; 0x88
 8014512:	dc02      	bgt.n	801451a <_vfprintf_r+0xfaa>
 8014514:	3408      	adds	r4, #8
 8014516:	3e10      	subs	r6, #16
 8014518:	e7ce      	b.n	80144b8 <_vfprintf_r+0xf48>
 801451a:	aa21      	add	r2, sp, #132	; 0x84
 801451c:	4629      	mov	r1, r5
 801451e:	4648      	mov	r0, r9
 8014520:	f003 fbf3 	bl	8017d0a <__sprint_r>
 8014524:	2800      	cmp	r0, #0
 8014526:	d1dd      	bne.n	80144e4 <_vfprintf_r+0xf74>
 8014528:	ac2e      	add	r4, sp, #184	; 0xb8
 801452a:	e7f4      	b.n	8014516 <_vfprintf_r+0xfa6>
 801452c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801452e:	b913      	cbnz	r3, 8014536 <_vfprintf_r+0xfc6>
 8014530:	2300      	movs	r3, #0
 8014532:	9322      	str	r3, [sp, #136]	; 0x88
 8014534:	e7d6      	b.n	80144e4 <_vfprintf_r+0xf74>
 8014536:	aa21      	add	r2, sp, #132	; 0x84
 8014538:	4629      	mov	r1, r5
 801453a:	4648      	mov	r0, r9
 801453c:	f003 fbe5 	bl	8017d0a <__sprint_r>
 8014540:	2800      	cmp	r0, #0
 8014542:	d0f5      	beq.n	8014530 <_vfprintf_r+0xfc0>
 8014544:	e7ce      	b.n	80144e4 <_vfprintf_r+0xf74>
 8014546:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8014548:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801454a:	980e      	ldr	r0, [sp, #56]	; 0x38
 801454c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 801454e:	f7ec faf9 	bl	8000b44 <__aeabi_dcmpun>
 8014552:	2800      	cmp	r0, #0
 8014554:	f43f aa29 	beq.w	80139aa <_vfprintf_r+0x43a>
 8014558:	4b1f      	ldr	r3, [pc, #124]	; (80145d8 <_vfprintf_r+0x1068>)
 801455a:	4a20      	ldr	r2, [pc, #128]	; (80145dc <_vfprintf_r+0x106c>)
 801455c:	f7ff ba19 	b.w	8013992 <_vfprintf_r+0x422>
 8014560:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8014562:	1a1b      	subs	r3, r3, r0
 8014564:	9307      	str	r3, [sp, #28]
 8014566:	f7ff ba9e 	b.w	8013aa6 <_vfprintf_r+0x536>
 801456a:	ea56 0207 	orrs.w	r2, r6, r7
 801456e:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 8014572:	f43f ac1a 	beq.w	8013daa <_vfprintf_r+0x83a>
 8014576:	2b01      	cmp	r3, #1
 8014578:	f43f ac8e 	beq.w	8013e98 <_vfprintf_r+0x928>
 801457c:	2b02      	cmp	r3, #2
 801457e:	f43f acae 	beq.w	8013ede <_vfprintf_r+0x96e>
 8014582:	ab2e      	add	r3, sp, #184	; 0xb8
 8014584:	08f1      	lsrs	r1, r6, #3
 8014586:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 801458a:	08f8      	lsrs	r0, r7, #3
 801458c:	f006 0207 	and.w	r2, r6, #7
 8014590:	4607      	mov	r7, r0
 8014592:	460e      	mov	r6, r1
 8014594:	3230      	adds	r2, #48	; 0x30
 8014596:	ea56 0107 	orrs.w	r1, r6, r7
 801459a:	f103 38ff 	add.w	r8, r3, #4294967295
 801459e:	f803 2c01 	strb.w	r2, [r3, #-1]
 80145a2:	f47f ac77 	bne.w	8013e94 <_vfprintf_r+0x924>
 80145a6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80145a8:	07c8      	lsls	r0, r1, #31
 80145aa:	d506      	bpl.n	80145ba <_vfprintf_r+0x104a>
 80145ac:	2a30      	cmp	r2, #48	; 0x30
 80145ae:	d004      	beq.n	80145ba <_vfprintf_r+0x104a>
 80145b0:	2230      	movs	r2, #48	; 0x30
 80145b2:	f808 2c01 	strb.w	r2, [r8, #-1]
 80145b6:	f1a3 0802 	sub.w	r8, r3, #2
 80145ba:	ab2e      	add	r3, sp, #184	; 0xb8
 80145bc:	465e      	mov	r6, fp
 80145be:	eba3 0b08 	sub.w	fp, r3, r8
 80145c2:	2300      	movs	r3, #0
 80145c4:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80145c8:	930a      	str	r3, [sp, #40]	; 0x28
 80145ca:	f7ff babb 	b.w	8013b44 <_vfprintf_r+0x5d4>
 80145ce:	bf00      	nop
 80145d0:	08019ed0 	.word	0x08019ed0
 80145d4:	08019ec0 	.word	0x08019ec0
 80145d8:	08019e38 	.word	0x08019e38
 80145dc:	08019e3c 	.word	0x08019e3c

080145e0 <__sbprintf>:
 80145e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80145e2:	460c      	mov	r4, r1
 80145e4:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 80145e8:	461f      	mov	r7, r3
 80145ea:	8989      	ldrh	r1, [r1, #12]
 80145ec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80145ee:	9319      	str	r3, [sp, #100]	; 0x64
 80145f0:	89e3      	ldrh	r3, [r4, #14]
 80145f2:	f8ad 300e 	strh.w	r3, [sp, #14]
 80145f6:	f021 0102 	bic.w	r1, r1, #2
 80145fa:	6a23      	ldr	r3, [r4, #32]
 80145fc:	f8ad 100c 	strh.w	r1, [sp, #12]
 8014600:	9308      	str	r3, [sp, #32]
 8014602:	a91a      	add	r1, sp, #104	; 0x68
 8014604:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8014606:	930a      	str	r3, [sp, #40]	; 0x28
 8014608:	4615      	mov	r5, r2
 801460a:	2300      	movs	r3, #0
 801460c:	4606      	mov	r6, r0
 801460e:	9100      	str	r1, [sp, #0]
 8014610:	9104      	str	r1, [sp, #16]
 8014612:	a816      	add	r0, sp, #88	; 0x58
 8014614:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8014618:	9102      	str	r1, [sp, #8]
 801461a:	9105      	str	r1, [sp, #20]
 801461c:	9306      	str	r3, [sp, #24]
 801461e:	f001 ff6b 	bl	80164f8 <__retarget_lock_init_recursive>
 8014622:	462a      	mov	r2, r5
 8014624:	463b      	mov	r3, r7
 8014626:	4669      	mov	r1, sp
 8014628:	4630      	mov	r0, r6
 801462a:	f7fe ffa1 	bl	8013570 <_vfprintf_r>
 801462e:	1e05      	subs	r5, r0, #0
 8014630:	db07      	blt.n	8014642 <__sbprintf+0x62>
 8014632:	4669      	mov	r1, sp
 8014634:	4630      	mov	r0, r6
 8014636:	f000 ff87 	bl	8015548 <_fflush_r>
 801463a:	2800      	cmp	r0, #0
 801463c:	bf18      	it	ne
 801463e:	f04f 35ff 	movne.w	r5, #4294967295
 8014642:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8014646:	9816      	ldr	r0, [sp, #88]	; 0x58
 8014648:	065b      	lsls	r3, r3, #25
 801464a:	bf42      	ittt	mi
 801464c:	89a3      	ldrhmi	r3, [r4, #12]
 801464e:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8014652:	81a3      	strhmi	r3, [r4, #12]
 8014654:	f001 ff51 	bl	80164fa <__retarget_lock_close_recursive>
 8014658:	4628      	mov	r0, r5
 801465a:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 801465e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08014660 <__swsetup_r>:
 8014660:	4b32      	ldr	r3, [pc, #200]	; (801472c <__swsetup_r+0xcc>)
 8014662:	b570      	push	{r4, r5, r6, lr}
 8014664:	681d      	ldr	r5, [r3, #0]
 8014666:	4606      	mov	r6, r0
 8014668:	460c      	mov	r4, r1
 801466a:	b125      	cbz	r5, 8014676 <__swsetup_r+0x16>
 801466c:	69ab      	ldr	r3, [r5, #24]
 801466e:	b913      	cbnz	r3, 8014676 <__swsetup_r+0x16>
 8014670:	4628      	mov	r0, r5
 8014672:	f000 fffd 	bl	8015670 <__sinit>
 8014676:	4b2e      	ldr	r3, [pc, #184]	; (8014730 <__swsetup_r+0xd0>)
 8014678:	429c      	cmp	r4, r3
 801467a:	d10f      	bne.n	801469c <__swsetup_r+0x3c>
 801467c:	686c      	ldr	r4, [r5, #4]
 801467e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014682:	b29a      	uxth	r2, r3
 8014684:	0715      	lsls	r5, r2, #28
 8014686:	d42c      	bmi.n	80146e2 <__swsetup_r+0x82>
 8014688:	06d0      	lsls	r0, r2, #27
 801468a:	d411      	bmi.n	80146b0 <__swsetup_r+0x50>
 801468c:	2209      	movs	r2, #9
 801468e:	6032      	str	r2, [r6, #0]
 8014690:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014694:	81a3      	strh	r3, [r4, #12]
 8014696:	f04f 30ff 	mov.w	r0, #4294967295
 801469a:	bd70      	pop	{r4, r5, r6, pc}
 801469c:	4b25      	ldr	r3, [pc, #148]	; (8014734 <__swsetup_r+0xd4>)
 801469e:	429c      	cmp	r4, r3
 80146a0:	d101      	bne.n	80146a6 <__swsetup_r+0x46>
 80146a2:	68ac      	ldr	r4, [r5, #8]
 80146a4:	e7eb      	b.n	801467e <__swsetup_r+0x1e>
 80146a6:	4b24      	ldr	r3, [pc, #144]	; (8014738 <__swsetup_r+0xd8>)
 80146a8:	429c      	cmp	r4, r3
 80146aa:	bf08      	it	eq
 80146ac:	68ec      	ldreq	r4, [r5, #12]
 80146ae:	e7e6      	b.n	801467e <__swsetup_r+0x1e>
 80146b0:	0751      	lsls	r1, r2, #29
 80146b2:	d512      	bpl.n	80146da <__swsetup_r+0x7a>
 80146b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80146b6:	b141      	cbz	r1, 80146ca <__swsetup_r+0x6a>
 80146b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80146bc:	4299      	cmp	r1, r3
 80146be:	d002      	beq.n	80146c6 <__swsetup_r+0x66>
 80146c0:	4630      	mov	r0, r6
 80146c2:	f001 f8ab 	bl	801581c <_free_r>
 80146c6:	2300      	movs	r3, #0
 80146c8:	6363      	str	r3, [r4, #52]	; 0x34
 80146ca:	89a3      	ldrh	r3, [r4, #12]
 80146cc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80146d0:	81a3      	strh	r3, [r4, #12]
 80146d2:	2300      	movs	r3, #0
 80146d4:	6063      	str	r3, [r4, #4]
 80146d6:	6923      	ldr	r3, [r4, #16]
 80146d8:	6023      	str	r3, [r4, #0]
 80146da:	89a3      	ldrh	r3, [r4, #12]
 80146dc:	f043 0308 	orr.w	r3, r3, #8
 80146e0:	81a3      	strh	r3, [r4, #12]
 80146e2:	6923      	ldr	r3, [r4, #16]
 80146e4:	b94b      	cbnz	r3, 80146fa <__swsetup_r+0x9a>
 80146e6:	89a3      	ldrh	r3, [r4, #12]
 80146e8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80146ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80146f0:	d003      	beq.n	80146fa <__swsetup_r+0x9a>
 80146f2:	4621      	mov	r1, r4
 80146f4:	4630      	mov	r0, r6
 80146f6:	f001 ff31 	bl	801655c <__smakebuf_r>
 80146fa:	89a2      	ldrh	r2, [r4, #12]
 80146fc:	f012 0301 	ands.w	r3, r2, #1
 8014700:	d00c      	beq.n	801471c <__swsetup_r+0xbc>
 8014702:	2300      	movs	r3, #0
 8014704:	60a3      	str	r3, [r4, #8]
 8014706:	6963      	ldr	r3, [r4, #20]
 8014708:	425b      	negs	r3, r3
 801470a:	61a3      	str	r3, [r4, #24]
 801470c:	6923      	ldr	r3, [r4, #16]
 801470e:	b953      	cbnz	r3, 8014726 <__swsetup_r+0xc6>
 8014710:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014714:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8014718:	d1ba      	bne.n	8014690 <__swsetup_r+0x30>
 801471a:	bd70      	pop	{r4, r5, r6, pc}
 801471c:	0792      	lsls	r2, r2, #30
 801471e:	bf58      	it	pl
 8014720:	6963      	ldrpl	r3, [r4, #20]
 8014722:	60a3      	str	r3, [r4, #8]
 8014724:	e7f2      	b.n	801470c <__swsetup_r+0xac>
 8014726:	2000      	movs	r0, #0
 8014728:	e7f7      	b.n	801471a <__swsetup_r+0xba>
 801472a:	bf00      	nop
 801472c:	20000014 	.word	0x20000014
 8014730:	08019f10 	.word	0x08019f10
 8014734:	08019f30 	.word	0x08019f30
 8014738:	08019ef0 	.word	0x08019ef0

0801473c <div>:
 801473c:	2900      	cmp	r1, #0
 801473e:	b510      	push	{r4, lr}
 8014740:	fb91 f4f2 	sdiv	r4, r1, r2
 8014744:	fb02 1314 	mls	r3, r2, r4, r1
 8014748:	db06      	blt.n	8014758 <div+0x1c>
 801474a:	2b00      	cmp	r3, #0
 801474c:	da01      	bge.n	8014752 <div+0x16>
 801474e:	3401      	adds	r4, #1
 8014750:	1a9b      	subs	r3, r3, r2
 8014752:	6004      	str	r4, [r0, #0]
 8014754:	6043      	str	r3, [r0, #4]
 8014756:	bd10      	pop	{r4, pc}
 8014758:	2b00      	cmp	r3, #0
 801475a:	bfc4      	itt	gt
 801475c:	f104 34ff 	addgt.w	r4, r4, #4294967295
 8014760:	189b      	addgt	r3, r3, r2
 8014762:	e7f6      	b.n	8014752 <div+0x16>

08014764 <quorem>:
 8014764:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014768:	6903      	ldr	r3, [r0, #16]
 801476a:	690c      	ldr	r4, [r1, #16]
 801476c:	429c      	cmp	r4, r3
 801476e:	4680      	mov	r8, r0
 8014770:	f300 8082 	bgt.w	8014878 <quorem+0x114>
 8014774:	3c01      	subs	r4, #1
 8014776:	f101 0714 	add.w	r7, r1, #20
 801477a:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 801477e:	f100 0614 	add.w	r6, r0, #20
 8014782:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8014786:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 801478a:	eb06 030e 	add.w	r3, r6, lr
 801478e:	3501      	adds	r5, #1
 8014790:	eb07 090e 	add.w	r9, r7, lr
 8014794:	9301      	str	r3, [sp, #4]
 8014796:	fbb0 f5f5 	udiv	r5, r0, r5
 801479a:	b395      	cbz	r5, 8014802 <quorem+0x9e>
 801479c:	f04f 0a00 	mov.w	sl, #0
 80147a0:	4638      	mov	r0, r7
 80147a2:	46b4      	mov	ip, r6
 80147a4:	46d3      	mov	fp, sl
 80147a6:	f850 2b04 	ldr.w	r2, [r0], #4
 80147aa:	b293      	uxth	r3, r2
 80147ac:	fb05 a303 	mla	r3, r5, r3, sl
 80147b0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80147b4:	b29b      	uxth	r3, r3
 80147b6:	ebab 0303 	sub.w	r3, fp, r3
 80147ba:	0c12      	lsrs	r2, r2, #16
 80147bc:	f8bc b000 	ldrh.w	fp, [ip]
 80147c0:	fb05 a202 	mla	r2, r5, r2, sl
 80147c4:	fa13 f38b 	uxtah	r3, r3, fp
 80147c8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80147cc:	fa1f fb82 	uxth.w	fp, r2
 80147d0:	f8dc 2000 	ldr.w	r2, [ip]
 80147d4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80147d8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80147dc:	b29b      	uxth	r3, r3
 80147de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80147e2:	4581      	cmp	r9, r0
 80147e4:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80147e8:	f84c 3b04 	str.w	r3, [ip], #4
 80147ec:	d2db      	bcs.n	80147a6 <quorem+0x42>
 80147ee:	f856 300e 	ldr.w	r3, [r6, lr]
 80147f2:	b933      	cbnz	r3, 8014802 <quorem+0x9e>
 80147f4:	9b01      	ldr	r3, [sp, #4]
 80147f6:	3b04      	subs	r3, #4
 80147f8:	429e      	cmp	r6, r3
 80147fa:	461a      	mov	r2, r3
 80147fc:	d330      	bcc.n	8014860 <quorem+0xfc>
 80147fe:	f8c8 4010 	str.w	r4, [r8, #16]
 8014802:	4640      	mov	r0, r8
 8014804:	f002 f95d 	bl	8016ac2 <__mcmp>
 8014808:	2800      	cmp	r0, #0
 801480a:	db25      	blt.n	8014858 <quorem+0xf4>
 801480c:	3501      	adds	r5, #1
 801480e:	4630      	mov	r0, r6
 8014810:	f04f 0e00 	mov.w	lr, #0
 8014814:	f857 2b04 	ldr.w	r2, [r7], #4
 8014818:	f8d0 c000 	ldr.w	ip, [r0]
 801481c:	b293      	uxth	r3, r2
 801481e:	ebae 0303 	sub.w	r3, lr, r3
 8014822:	0c12      	lsrs	r2, r2, #16
 8014824:	fa13 f38c 	uxtah	r3, r3, ip
 8014828:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 801482c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014830:	b29b      	uxth	r3, r3
 8014832:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014836:	45b9      	cmp	r9, r7
 8014838:	ea4f 4e22 	mov.w	lr, r2, asr #16
 801483c:	f840 3b04 	str.w	r3, [r0], #4
 8014840:	d2e8      	bcs.n	8014814 <quorem+0xb0>
 8014842:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8014846:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 801484a:	b92a      	cbnz	r2, 8014858 <quorem+0xf4>
 801484c:	3b04      	subs	r3, #4
 801484e:	429e      	cmp	r6, r3
 8014850:	461a      	mov	r2, r3
 8014852:	d30b      	bcc.n	801486c <quorem+0x108>
 8014854:	f8c8 4010 	str.w	r4, [r8, #16]
 8014858:	4628      	mov	r0, r5
 801485a:	b003      	add	sp, #12
 801485c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014860:	6812      	ldr	r2, [r2, #0]
 8014862:	3b04      	subs	r3, #4
 8014864:	2a00      	cmp	r2, #0
 8014866:	d1ca      	bne.n	80147fe <quorem+0x9a>
 8014868:	3c01      	subs	r4, #1
 801486a:	e7c5      	b.n	80147f8 <quorem+0x94>
 801486c:	6812      	ldr	r2, [r2, #0]
 801486e:	3b04      	subs	r3, #4
 8014870:	2a00      	cmp	r2, #0
 8014872:	d1ef      	bne.n	8014854 <quorem+0xf0>
 8014874:	3c01      	subs	r4, #1
 8014876:	e7ea      	b.n	801484e <quorem+0xea>
 8014878:	2000      	movs	r0, #0
 801487a:	e7ee      	b.n	801485a <quorem+0xf6>
 801487c:	0000      	movs	r0, r0
	...

08014880 <_dtoa_r>:
 8014880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014884:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8014886:	b095      	sub	sp, #84	; 0x54
 8014888:	4604      	mov	r4, r0
 801488a:	9d21      	ldr	r5, [sp, #132]	; 0x84
 801488c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8014890:	b93e      	cbnz	r6, 80148a2 <_dtoa_r+0x22>
 8014892:	2010      	movs	r0, #16
 8014894:	f7fb fef6 	bl	8010684 <malloc>
 8014898:	6260      	str	r0, [r4, #36]	; 0x24
 801489a:	6046      	str	r6, [r0, #4]
 801489c:	6086      	str	r6, [r0, #8]
 801489e:	6006      	str	r6, [r0, #0]
 80148a0:	60c6      	str	r6, [r0, #12]
 80148a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80148a4:	6819      	ldr	r1, [r3, #0]
 80148a6:	b151      	cbz	r1, 80148be <_dtoa_r+0x3e>
 80148a8:	685a      	ldr	r2, [r3, #4]
 80148aa:	604a      	str	r2, [r1, #4]
 80148ac:	2301      	movs	r3, #1
 80148ae:	4093      	lsls	r3, r2
 80148b0:	608b      	str	r3, [r1, #8]
 80148b2:	4620      	mov	r0, r4
 80148b4:	f001 fef2 	bl	801669c <_Bfree>
 80148b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80148ba:	2200      	movs	r2, #0
 80148bc:	601a      	str	r2, [r3, #0]
 80148be:	9b03      	ldr	r3, [sp, #12]
 80148c0:	2b00      	cmp	r3, #0
 80148c2:	bfbf      	itttt	lt
 80148c4:	2301      	movlt	r3, #1
 80148c6:	602b      	strlt	r3, [r5, #0]
 80148c8:	9b03      	ldrlt	r3, [sp, #12]
 80148ca:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80148ce:	bfb2      	itee	lt
 80148d0:	9303      	strlt	r3, [sp, #12]
 80148d2:	2300      	movge	r3, #0
 80148d4:	602b      	strge	r3, [r5, #0]
 80148d6:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80148da:	4ba9      	ldr	r3, [pc, #676]	; (8014b80 <_dtoa_r+0x300>)
 80148dc:	ea33 0309 	bics.w	r3, r3, r9
 80148e0:	d11b      	bne.n	801491a <_dtoa_r+0x9a>
 80148e2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80148e4:	f242 730f 	movw	r3, #9999	; 0x270f
 80148e8:	6013      	str	r3, [r2, #0]
 80148ea:	9b02      	ldr	r3, [sp, #8]
 80148ec:	b923      	cbnz	r3, 80148f8 <_dtoa_r+0x78>
 80148ee:	f3c9 0013 	ubfx	r0, r9, #0, #20
 80148f2:	2800      	cmp	r0, #0
 80148f4:	f000 8581 	beq.w	80153fa <_dtoa_r+0xb7a>
 80148f8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80148fa:	b953      	cbnz	r3, 8014912 <_dtoa_r+0x92>
 80148fc:	4ba1      	ldr	r3, [pc, #644]	; (8014b84 <_dtoa_r+0x304>)
 80148fe:	e021      	b.n	8014944 <_dtoa_r+0xc4>
 8014900:	4ba1      	ldr	r3, [pc, #644]	; (8014b88 <_dtoa_r+0x308>)
 8014902:	9306      	str	r3, [sp, #24]
 8014904:	3308      	adds	r3, #8
 8014906:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8014908:	6013      	str	r3, [r2, #0]
 801490a:	9806      	ldr	r0, [sp, #24]
 801490c:	b015      	add	sp, #84	; 0x54
 801490e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014912:	4b9c      	ldr	r3, [pc, #624]	; (8014b84 <_dtoa_r+0x304>)
 8014914:	9306      	str	r3, [sp, #24]
 8014916:	3303      	adds	r3, #3
 8014918:	e7f5      	b.n	8014906 <_dtoa_r+0x86>
 801491a:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801491e:	2200      	movs	r2, #0
 8014920:	2300      	movs	r3, #0
 8014922:	4630      	mov	r0, r6
 8014924:	4639      	mov	r1, r7
 8014926:	f7ec f8db 	bl	8000ae0 <__aeabi_dcmpeq>
 801492a:	4680      	mov	r8, r0
 801492c:	b160      	cbz	r0, 8014948 <_dtoa_r+0xc8>
 801492e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8014930:	2301      	movs	r3, #1
 8014932:	6013      	str	r3, [r2, #0]
 8014934:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8014936:	2b00      	cmp	r3, #0
 8014938:	f000 855c 	beq.w	80153f4 <_dtoa_r+0xb74>
 801493c:	4b93      	ldr	r3, [pc, #588]	; (8014b8c <_dtoa_r+0x30c>)
 801493e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8014940:	6013      	str	r3, [r2, #0]
 8014942:	3b01      	subs	r3, #1
 8014944:	9306      	str	r3, [sp, #24]
 8014946:	e7e0      	b.n	801490a <_dtoa_r+0x8a>
 8014948:	ab12      	add	r3, sp, #72	; 0x48
 801494a:	9301      	str	r3, [sp, #4]
 801494c:	ab13      	add	r3, sp, #76	; 0x4c
 801494e:	9300      	str	r3, [sp, #0]
 8014950:	4632      	mov	r2, r6
 8014952:	463b      	mov	r3, r7
 8014954:	4620      	mov	r0, r4
 8014956:	f002 f9a3 	bl	8016ca0 <__d2b>
 801495a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801495e:	4682      	mov	sl, r0
 8014960:	2d00      	cmp	r5, #0
 8014962:	d07c      	beq.n	8014a5e <_dtoa_r+0x1de>
 8014964:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8014968:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 801496c:	4630      	mov	r0, r6
 801496e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8014972:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8014976:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 801497a:	2200      	movs	r2, #0
 801497c:	4b84      	ldr	r3, [pc, #528]	; (8014b90 <_dtoa_r+0x310>)
 801497e:	f7eb fc93 	bl	80002a8 <__aeabi_dsub>
 8014982:	a379      	add	r3, pc, #484	; (adr r3, 8014b68 <_dtoa_r+0x2e8>)
 8014984:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014988:	f7eb fe42 	bl	8000610 <__aeabi_dmul>
 801498c:	a378      	add	r3, pc, #480	; (adr r3, 8014b70 <_dtoa_r+0x2f0>)
 801498e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014992:	f7eb fc8b 	bl	80002ac <__adddf3>
 8014996:	4606      	mov	r6, r0
 8014998:	4628      	mov	r0, r5
 801499a:	460f      	mov	r7, r1
 801499c:	f7eb fdd2 	bl	8000544 <__aeabi_i2d>
 80149a0:	a375      	add	r3, pc, #468	; (adr r3, 8014b78 <_dtoa_r+0x2f8>)
 80149a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149a6:	f7eb fe33 	bl	8000610 <__aeabi_dmul>
 80149aa:	4602      	mov	r2, r0
 80149ac:	460b      	mov	r3, r1
 80149ae:	4630      	mov	r0, r6
 80149b0:	4639      	mov	r1, r7
 80149b2:	f7eb fc7b 	bl	80002ac <__adddf3>
 80149b6:	4606      	mov	r6, r0
 80149b8:	460f      	mov	r7, r1
 80149ba:	f7ec f8d9 	bl	8000b70 <__aeabi_d2iz>
 80149be:	2200      	movs	r2, #0
 80149c0:	4683      	mov	fp, r0
 80149c2:	2300      	movs	r3, #0
 80149c4:	4630      	mov	r0, r6
 80149c6:	4639      	mov	r1, r7
 80149c8:	f7ec f894 	bl	8000af4 <__aeabi_dcmplt>
 80149cc:	b158      	cbz	r0, 80149e6 <_dtoa_r+0x166>
 80149ce:	4658      	mov	r0, fp
 80149d0:	f7eb fdb8 	bl	8000544 <__aeabi_i2d>
 80149d4:	4602      	mov	r2, r0
 80149d6:	460b      	mov	r3, r1
 80149d8:	4630      	mov	r0, r6
 80149da:	4639      	mov	r1, r7
 80149dc:	f7ec f880 	bl	8000ae0 <__aeabi_dcmpeq>
 80149e0:	b908      	cbnz	r0, 80149e6 <_dtoa_r+0x166>
 80149e2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80149e6:	f1bb 0f16 	cmp.w	fp, #22
 80149ea:	d857      	bhi.n	8014a9c <_dtoa_r+0x21c>
 80149ec:	4969      	ldr	r1, [pc, #420]	; (8014b94 <_dtoa_r+0x314>)
 80149ee:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 80149f2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80149f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80149fa:	f7ec f899 	bl	8000b30 <__aeabi_dcmpgt>
 80149fe:	2800      	cmp	r0, #0
 8014a00:	d04e      	beq.n	8014aa0 <_dtoa_r+0x220>
 8014a02:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014a06:	2300      	movs	r3, #0
 8014a08:	930d      	str	r3, [sp, #52]	; 0x34
 8014a0a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8014a0c:	1b5d      	subs	r5, r3, r5
 8014a0e:	1e6b      	subs	r3, r5, #1
 8014a10:	9307      	str	r3, [sp, #28]
 8014a12:	bf43      	ittte	mi
 8014a14:	2300      	movmi	r3, #0
 8014a16:	f1c5 0801 	rsbmi	r8, r5, #1
 8014a1a:	9307      	strmi	r3, [sp, #28]
 8014a1c:	f04f 0800 	movpl.w	r8, #0
 8014a20:	f1bb 0f00 	cmp.w	fp, #0
 8014a24:	db3e      	blt.n	8014aa4 <_dtoa_r+0x224>
 8014a26:	9b07      	ldr	r3, [sp, #28]
 8014a28:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8014a2c:	445b      	add	r3, fp
 8014a2e:	9307      	str	r3, [sp, #28]
 8014a30:	2300      	movs	r3, #0
 8014a32:	9308      	str	r3, [sp, #32]
 8014a34:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8014a36:	2b09      	cmp	r3, #9
 8014a38:	f200 80b0 	bhi.w	8014b9c <_dtoa_r+0x31c>
 8014a3c:	2b05      	cmp	r3, #5
 8014a3e:	bfc4      	itt	gt
 8014a40:	3b04      	subgt	r3, #4
 8014a42:	931e      	strgt	r3, [sp, #120]	; 0x78
 8014a44:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8014a46:	f1a3 0302 	sub.w	r3, r3, #2
 8014a4a:	bfcc      	ite	gt
 8014a4c:	2600      	movgt	r6, #0
 8014a4e:	2601      	movle	r6, #1
 8014a50:	2b03      	cmp	r3, #3
 8014a52:	f200 80af 	bhi.w	8014bb4 <_dtoa_r+0x334>
 8014a56:	e8df f003 	tbb	[pc, r3]
 8014a5a:	8583      	.short	0x8583
 8014a5c:	772d      	.short	0x772d
 8014a5e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8014a60:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8014a62:	441d      	add	r5, r3
 8014a64:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8014a68:	2b20      	cmp	r3, #32
 8014a6a:	dd11      	ble.n	8014a90 <_dtoa_r+0x210>
 8014a6c:	9a02      	ldr	r2, [sp, #8]
 8014a6e:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8014a72:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8014a76:	fa22 f000 	lsr.w	r0, r2, r0
 8014a7a:	fa09 f303 	lsl.w	r3, r9, r3
 8014a7e:	4318      	orrs	r0, r3
 8014a80:	f7eb fd50 	bl	8000524 <__aeabi_ui2d>
 8014a84:	2301      	movs	r3, #1
 8014a86:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8014a8a:	3d01      	subs	r5, #1
 8014a8c:	9310      	str	r3, [sp, #64]	; 0x40
 8014a8e:	e774      	b.n	801497a <_dtoa_r+0xfa>
 8014a90:	f1c3 0020 	rsb	r0, r3, #32
 8014a94:	9b02      	ldr	r3, [sp, #8]
 8014a96:	fa03 f000 	lsl.w	r0, r3, r0
 8014a9a:	e7f1      	b.n	8014a80 <_dtoa_r+0x200>
 8014a9c:	2301      	movs	r3, #1
 8014a9e:	e7b3      	b.n	8014a08 <_dtoa_r+0x188>
 8014aa0:	900d      	str	r0, [sp, #52]	; 0x34
 8014aa2:	e7b2      	b.n	8014a0a <_dtoa_r+0x18a>
 8014aa4:	f1cb 0300 	rsb	r3, fp, #0
 8014aa8:	9308      	str	r3, [sp, #32]
 8014aaa:	2300      	movs	r3, #0
 8014aac:	eba8 080b 	sub.w	r8, r8, fp
 8014ab0:	930c      	str	r3, [sp, #48]	; 0x30
 8014ab2:	e7bf      	b.n	8014a34 <_dtoa_r+0x1b4>
 8014ab4:	2301      	movs	r3, #1
 8014ab6:	9309      	str	r3, [sp, #36]	; 0x24
 8014ab8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8014aba:	2b00      	cmp	r3, #0
 8014abc:	dd7d      	ble.n	8014bba <_dtoa_r+0x33a>
 8014abe:	9304      	str	r3, [sp, #16]
 8014ac0:	4699      	mov	r9, r3
 8014ac2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8014ac4:	2200      	movs	r2, #0
 8014ac6:	606a      	str	r2, [r5, #4]
 8014ac8:	2104      	movs	r1, #4
 8014aca:	f101 0214 	add.w	r2, r1, #20
 8014ace:	429a      	cmp	r2, r3
 8014ad0:	d978      	bls.n	8014bc4 <_dtoa_r+0x344>
 8014ad2:	6869      	ldr	r1, [r5, #4]
 8014ad4:	4620      	mov	r0, r4
 8014ad6:	f001 fdad 	bl	8016634 <_Balloc>
 8014ada:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014adc:	6028      	str	r0, [r5, #0]
 8014ade:	681b      	ldr	r3, [r3, #0]
 8014ae0:	9306      	str	r3, [sp, #24]
 8014ae2:	f1b9 0f0e 	cmp.w	r9, #14
 8014ae6:	f200 80ee 	bhi.w	8014cc6 <_dtoa_r+0x446>
 8014aea:	2e00      	cmp	r6, #0
 8014aec:	f000 80eb 	beq.w	8014cc6 <_dtoa_r+0x446>
 8014af0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014af4:	f1bb 0f00 	cmp.w	fp, #0
 8014af8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8014afc:	dd77      	ble.n	8014bee <_dtoa_r+0x36e>
 8014afe:	4a25      	ldr	r2, [pc, #148]	; (8014b94 <_dtoa_r+0x314>)
 8014b00:	f00b 030f 	and.w	r3, fp, #15
 8014b04:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8014b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b0c:	ea4f 162b 	mov.w	r6, fp, asr #4
 8014b10:	06f0      	lsls	r0, r6, #27
 8014b12:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8014b16:	d55a      	bpl.n	8014bce <_dtoa_r+0x34e>
 8014b18:	4b1f      	ldr	r3, [pc, #124]	; (8014b98 <_dtoa_r+0x318>)
 8014b1a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8014b1e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8014b22:	f7eb fe9f 	bl	8000864 <__aeabi_ddiv>
 8014b26:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014b2a:	f006 060f 	and.w	r6, r6, #15
 8014b2e:	2503      	movs	r5, #3
 8014b30:	4f19      	ldr	r7, [pc, #100]	; (8014b98 <_dtoa_r+0x318>)
 8014b32:	2e00      	cmp	r6, #0
 8014b34:	d14d      	bne.n	8014bd2 <_dtoa_r+0x352>
 8014b36:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014b3a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014b3e:	f7eb fe91 	bl	8000864 <__aeabi_ddiv>
 8014b42:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014b46:	e06c      	b.n	8014c22 <_dtoa_r+0x3a2>
 8014b48:	2301      	movs	r3, #1
 8014b4a:	9309      	str	r3, [sp, #36]	; 0x24
 8014b4c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8014b4e:	445b      	add	r3, fp
 8014b50:	f103 0901 	add.w	r9, r3, #1
 8014b54:	9304      	str	r3, [sp, #16]
 8014b56:	464b      	mov	r3, r9
 8014b58:	2b01      	cmp	r3, #1
 8014b5a:	bfb8      	it	lt
 8014b5c:	2301      	movlt	r3, #1
 8014b5e:	e7b0      	b.n	8014ac2 <_dtoa_r+0x242>
 8014b60:	2300      	movs	r3, #0
 8014b62:	e7a8      	b.n	8014ab6 <_dtoa_r+0x236>
 8014b64:	2300      	movs	r3, #0
 8014b66:	e7f0      	b.n	8014b4a <_dtoa_r+0x2ca>
 8014b68:	636f4361 	.word	0x636f4361
 8014b6c:	3fd287a7 	.word	0x3fd287a7
 8014b70:	8b60c8b3 	.word	0x8b60c8b3
 8014b74:	3fc68a28 	.word	0x3fc68a28
 8014b78:	509f79fb 	.word	0x509f79fb
 8014b7c:	3fd34413 	.word	0x3fd34413
 8014b80:	7ff00000 	.word	0x7ff00000
 8014b84:	08019ee9 	.word	0x08019ee9
 8014b88:	08019ee0 	.word	0x08019ee0
 8014b8c:	08019e63 	.word	0x08019e63
 8014b90:	3ff80000 	.word	0x3ff80000
 8014b94:	08019f88 	.word	0x08019f88
 8014b98:	08019f60 	.word	0x08019f60
 8014b9c:	2601      	movs	r6, #1
 8014b9e:	2300      	movs	r3, #0
 8014ba0:	931e      	str	r3, [sp, #120]	; 0x78
 8014ba2:	9609      	str	r6, [sp, #36]	; 0x24
 8014ba4:	f04f 33ff 	mov.w	r3, #4294967295
 8014ba8:	9304      	str	r3, [sp, #16]
 8014baa:	4699      	mov	r9, r3
 8014bac:	2200      	movs	r2, #0
 8014bae:	2312      	movs	r3, #18
 8014bb0:	921f      	str	r2, [sp, #124]	; 0x7c
 8014bb2:	e786      	b.n	8014ac2 <_dtoa_r+0x242>
 8014bb4:	2301      	movs	r3, #1
 8014bb6:	9309      	str	r3, [sp, #36]	; 0x24
 8014bb8:	e7f4      	b.n	8014ba4 <_dtoa_r+0x324>
 8014bba:	2301      	movs	r3, #1
 8014bbc:	9304      	str	r3, [sp, #16]
 8014bbe:	4699      	mov	r9, r3
 8014bc0:	461a      	mov	r2, r3
 8014bc2:	e7f5      	b.n	8014bb0 <_dtoa_r+0x330>
 8014bc4:	686a      	ldr	r2, [r5, #4]
 8014bc6:	3201      	adds	r2, #1
 8014bc8:	606a      	str	r2, [r5, #4]
 8014bca:	0049      	lsls	r1, r1, #1
 8014bcc:	e77d      	b.n	8014aca <_dtoa_r+0x24a>
 8014bce:	2502      	movs	r5, #2
 8014bd0:	e7ae      	b.n	8014b30 <_dtoa_r+0x2b0>
 8014bd2:	07f1      	lsls	r1, r6, #31
 8014bd4:	d508      	bpl.n	8014be8 <_dtoa_r+0x368>
 8014bd6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014bda:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014bde:	f7eb fd17 	bl	8000610 <__aeabi_dmul>
 8014be2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014be6:	3501      	adds	r5, #1
 8014be8:	1076      	asrs	r6, r6, #1
 8014bea:	3708      	adds	r7, #8
 8014bec:	e7a1      	b.n	8014b32 <_dtoa_r+0x2b2>
 8014bee:	f000 80a5 	beq.w	8014d3c <_dtoa_r+0x4bc>
 8014bf2:	f1cb 0600 	rsb	r6, fp, #0
 8014bf6:	4ba3      	ldr	r3, [pc, #652]	; (8014e84 <_dtoa_r+0x604>)
 8014bf8:	4fa3      	ldr	r7, [pc, #652]	; (8014e88 <_dtoa_r+0x608>)
 8014bfa:	f006 020f 	and.w	r2, r6, #15
 8014bfe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c06:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8014c0a:	f7eb fd01 	bl	8000610 <__aeabi_dmul>
 8014c0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014c12:	1136      	asrs	r6, r6, #4
 8014c14:	2300      	movs	r3, #0
 8014c16:	2502      	movs	r5, #2
 8014c18:	2e00      	cmp	r6, #0
 8014c1a:	f040 8084 	bne.w	8014d26 <_dtoa_r+0x4a6>
 8014c1e:	2b00      	cmp	r3, #0
 8014c20:	d18f      	bne.n	8014b42 <_dtoa_r+0x2c2>
 8014c22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014c24:	2b00      	cmp	r3, #0
 8014c26:	f000 808b 	beq.w	8014d40 <_dtoa_r+0x4c0>
 8014c2a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014c2e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8014c32:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014c36:	2200      	movs	r2, #0
 8014c38:	4b94      	ldr	r3, [pc, #592]	; (8014e8c <_dtoa_r+0x60c>)
 8014c3a:	f7eb ff5b 	bl	8000af4 <__aeabi_dcmplt>
 8014c3e:	2800      	cmp	r0, #0
 8014c40:	d07e      	beq.n	8014d40 <_dtoa_r+0x4c0>
 8014c42:	f1b9 0f00 	cmp.w	r9, #0
 8014c46:	d07b      	beq.n	8014d40 <_dtoa_r+0x4c0>
 8014c48:	9b04      	ldr	r3, [sp, #16]
 8014c4a:	2b00      	cmp	r3, #0
 8014c4c:	dd37      	ble.n	8014cbe <_dtoa_r+0x43e>
 8014c4e:	2200      	movs	r2, #0
 8014c50:	4b8f      	ldr	r3, [pc, #572]	; (8014e90 <_dtoa_r+0x610>)
 8014c52:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014c56:	f7eb fcdb 	bl	8000610 <__aeabi_dmul>
 8014c5a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014c5e:	9e04      	ldr	r6, [sp, #16]
 8014c60:	f10b 37ff 	add.w	r7, fp, #4294967295
 8014c64:	3501      	adds	r5, #1
 8014c66:	4628      	mov	r0, r5
 8014c68:	f7eb fc6c 	bl	8000544 <__aeabi_i2d>
 8014c6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014c70:	f7eb fcce 	bl	8000610 <__aeabi_dmul>
 8014c74:	4b87      	ldr	r3, [pc, #540]	; (8014e94 <_dtoa_r+0x614>)
 8014c76:	2200      	movs	r2, #0
 8014c78:	f7eb fb18 	bl	80002ac <__adddf3>
 8014c7c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014c80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014c82:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
 8014c86:	950b      	str	r5, [sp, #44]	; 0x2c
 8014c88:	2e00      	cmp	r6, #0
 8014c8a:	d15c      	bne.n	8014d46 <_dtoa_r+0x4c6>
 8014c8c:	2200      	movs	r2, #0
 8014c8e:	4b82      	ldr	r3, [pc, #520]	; (8014e98 <_dtoa_r+0x618>)
 8014c90:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014c94:	f7eb fb08 	bl	80002a8 <__aeabi_dsub>
 8014c98:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014c9a:	462b      	mov	r3, r5
 8014c9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014ca0:	f7eb ff46 	bl	8000b30 <__aeabi_dcmpgt>
 8014ca4:	2800      	cmp	r0, #0
 8014ca6:	f040 82f7 	bne.w	8015298 <_dtoa_r+0xa18>
 8014caa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014cac:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8014cb0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014cb4:	f7eb ff1e 	bl	8000af4 <__aeabi_dcmplt>
 8014cb8:	2800      	cmp	r0, #0
 8014cba:	f040 82eb 	bne.w	8015294 <_dtoa_r+0xa14>
 8014cbe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8014cc2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8014cc6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8014cc8:	2b00      	cmp	r3, #0
 8014cca:	f2c0 8151 	blt.w	8014f70 <_dtoa_r+0x6f0>
 8014cce:	f1bb 0f0e 	cmp.w	fp, #14
 8014cd2:	f300 814d 	bgt.w	8014f70 <_dtoa_r+0x6f0>
 8014cd6:	4b6b      	ldr	r3, [pc, #428]	; (8014e84 <_dtoa_r+0x604>)
 8014cd8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8014cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ce0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8014ce4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8014ce6:	2b00      	cmp	r3, #0
 8014ce8:	f280 80da 	bge.w	8014ea0 <_dtoa_r+0x620>
 8014cec:	f1b9 0f00 	cmp.w	r9, #0
 8014cf0:	f300 80d6 	bgt.w	8014ea0 <_dtoa_r+0x620>
 8014cf4:	f040 82cd 	bne.w	8015292 <_dtoa_r+0xa12>
 8014cf8:	2200      	movs	r2, #0
 8014cfa:	4b67      	ldr	r3, [pc, #412]	; (8014e98 <_dtoa_r+0x618>)
 8014cfc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014d00:	f7eb fc86 	bl	8000610 <__aeabi_dmul>
 8014d04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014d08:	f7eb ff08 	bl	8000b1c <__aeabi_dcmpge>
 8014d0c:	464e      	mov	r6, r9
 8014d0e:	464f      	mov	r7, r9
 8014d10:	2800      	cmp	r0, #0
 8014d12:	f040 82a4 	bne.w	801525e <_dtoa_r+0x9de>
 8014d16:	9b06      	ldr	r3, [sp, #24]
 8014d18:	9a06      	ldr	r2, [sp, #24]
 8014d1a:	1c5d      	adds	r5, r3, #1
 8014d1c:	2331      	movs	r3, #49	; 0x31
 8014d1e:	7013      	strb	r3, [r2, #0]
 8014d20:	f10b 0b01 	add.w	fp, fp, #1
 8014d24:	e29f      	b.n	8015266 <_dtoa_r+0x9e6>
 8014d26:	07f2      	lsls	r2, r6, #31
 8014d28:	d505      	bpl.n	8014d36 <_dtoa_r+0x4b6>
 8014d2a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014d2e:	f7eb fc6f 	bl	8000610 <__aeabi_dmul>
 8014d32:	3501      	adds	r5, #1
 8014d34:	2301      	movs	r3, #1
 8014d36:	1076      	asrs	r6, r6, #1
 8014d38:	3708      	adds	r7, #8
 8014d3a:	e76d      	b.n	8014c18 <_dtoa_r+0x398>
 8014d3c:	2502      	movs	r5, #2
 8014d3e:	e770      	b.n	8014c22 <_dtoa_r+0x3a2>
 8014d40:	465f      	mov	r7, fp
 8014d42:	464e      	mov	r6, r9
 8014d44:	e78f      	b.n	8014c66 <_dtoa_r+0x3e6>
 8014d46:	9a06      	ldr	r2, [sp, #24]
 8014d48:	4b4e      	ldr	r3, [pc, #312]	; (8014e84 <_dtoa_r+0x604>)
 8014d4a:	4432      	add	r2, r6
 8014d4c:	9211      	str	r2, [sp, #68]	; 0x44
 8014d4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014d50:	1e71      	subs	r1, r6, #1
 8014d52:	2a00      	cmp	r2, #0
 8014d54:	d048      	beq.n	8014de8 <_dtoa_r+0x568>
 8014d56:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8014d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d5e:	2000      	movs	r0, #0
 8014d60:	494e      	ldr	r1, [pc, #312]	; (8014e9c <_dtoa_r+0x61c>)
 8014d62:	f7eb fd7f 	bl	8000864 <__aeabi_ddiv>
 8014d66:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014d6a:	f7eb fa9d 	bl	80002a8 <__aeabi_dsub>
 8014d6e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014d72:	9d06      	ldr	r5, [sp, #24]
 8014d74:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014d78:	f7eb fefa 	bl	8000b70 <__aeabi_d2iz>
 8014d7c:	4606      	mov	r6, r0
 8014d7e:	f7eb fbe1 	bl	8000544 <__aeabi_i2d>
 8014d82:	4602      	mov	r2, r0
 8014d84:	460b      	mov	r3, r1
 8014d86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014d8a:	f7eb fa8d 	bl	80002a8 <__aeabi_dsub>
 8014d8e:	3630      	adds	r6, #48	; 0x30
 8014d90:	f805 6b01 	strb.w	r6, [r5], #1
 8014d94:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014d98:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014d9c:	f7eb feaa 	bl	8000af4 <__aeabi_dcmplt>
 8014da0:	2800      	cmp	r0, #0
 8014da2:	d165      	bne.n	8014e70 <_dtoa_r+0x5f0>
 8014da4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014da8:	2000      	movs	r0, #0
 8014daa:	4938      	ldr	r1, [pc, #224]	; (8014e8c <_dtoa_r+0x60c>)
 8014dac:	f7eb fa7c 	bl	80002a8 <__aeabi_dsub>
 8014db0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014db4:	f7eb fe9e 	bl	8000af4 <__aeabi_dcmplt>
 8014db8:	2800      	cmp	r0, #0
 8014dba:	f040 80b9 	bne.w	8014f30 <_dtoa_r+0x6b0>
 8014dbe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014dc0:	429d      	cmp	r5, r3
 8014dc2:	f43f af7c 	beq.w	8014cbe <_dtoa_r+0x43e>
 8014dc6:	2200      	movs	r2, #0
 8014dc8:	4b31      	ldr	r3, [pc, #196]	; (8014e90 <_dtoa_r+0x610>)
 8014dca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014dce:	f7eb fc1f 	bl	8000610 <__aeabi_dmul>
 8014dd2:	2200      	movs	r2, #0
 8014dd4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014dd8:	4b2d      	ldr	r3, [pc, #180]	; (8014e90 <_dtoa_r+0x610>)
 8014dda:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014dde:	f7eb fc17 	bl	8000610 <__aeabi_dmul>
 8014de2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014de6:	e7c5      	b.n	8014d74 <_dtoa_r+0x4f4>
 8014de8:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8014dec:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014df0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014df4:	f7eb fc0c 	bl	8000610 <__aeabi_dmul>
 8014df8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014dfc:	9d06      	ldr	r5, [sp, #24]
 8014dfe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014e02:	f7eb feb5 	bl	8000b70 <__aeabi_d2iz>
 8014e06:	4606      	mov	r6, r0
 8014e08:	f7eb fb9c 	bl	8000544 <__aeabi_i2d>
 8014e0c:	3630      	adds	r6, #48	; 0x30
 8014e0e:	4602      	mov	r2, r0
 8014e10:	460b      	mov	r3, r1
 8014e12:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014e16:	f7eb fa47 	bl	80002a8 <__aeabi_dsub>
 8014e1a:	f805 6b01 	strb.w	r6, [r5], #1
 8014e1e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014e20:	42ab      	cmp	r3, r5
 8014e22:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014e26:	f04f 0200 	mov.w	r2, #0
 8014e2a:	d125      	bne.n	8014e78 <_dtoa_r+0x5f8>
 8014e2c:	4b1b      	ldr	r3, [pc, #108]	; (8014e9c <_dtoa_r+0x61c>)
 8014e2e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014e32:	f7eb fa3b 	bl	80002ac <__adddf3>
 8014e36:	4602      	mov	r2, r0
 8014e38:	460b      	mov	r3, r1
 8014e3a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014e3e:	f7eb fe77 	bl	8000b30 <__aeabi_dcmpgt>
 8014e42:	2800      	cmp	r0, #0
 8014e44:	d174      	bne.n	8014f30 <_dtoa_r+0x6b0>
 8014e46:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014e4a:	2000      	movs	r0, #0
 8014e4c:	4913      	ldr	r1, [pc, #76]	; (8014e9c <_dtoa_r+0x61c>)
 8014e4e:	f7eb fa2b 	bl	80002a8 <__aeabi_dsub>
 8014e52:	4602      	mov	r2, r0
 8014e54:	460b      	mov	r3, r1
 8014e56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014e5a:	f7eb fe4b 	bl	8000af4 <__aeabi_dcmplt>
 8014e5e:	2800      	cmp	r0, #0
 8014e60:	f43f af2d 	beq.w	8014cbe <_dtoa_r+0x43e>
 8014e64:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8014e68:	2b30      	cmp	r3, #48	; 0x30
 8014e6a:	f105 32ff 	add.w	r2, r5, #4294967295
 8014e6e:	d001      	beq.n	8014e74 <_dtoa_r+0x5f4>
 8014e70:	46bb      	mov	fp, r7
 8014e72:	e04c      	b.n	8014f0e <_dtoa_r+0x68e>
 8014e74:	4615      	mov	r5, r2
 8014e76:	e7f5      	b.n	8014e64 <_dtoa_r+0x5e4>
 8014e78:	4b05      	ldr	r3, [pc, #20]	; (8014e90 <_dtoa_r+0x610>)
 8014e7a:	f7eb fbc9 	bl	8000610 <__aeabi_dmul>
 8014e7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014e82:	e7bc      	b.n	8014dfe <_dtoa_r+0x57e>
 8014e84:	08019f88 	.word	0x08019f88
 8014e88:	08019f60 	.word	0x08019f60
 8014e8c:	3ff00000 	.word	0x3ff00000
 8014e90:	40240000 	.word	0x40240000
 8014e94:	401c0000 	.word	0x401c0000
 8014e98:	40140000 	.word	0x40140000
 8014e9c:	3fe00000 	.word	0x3fe00000
 8014ea0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8014ea4:	9d06      	ldr	r5, [sp, #24]
 8014ea6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014eaa:	4630      	mov	r0, r6
 8014eac:	4639      	mov	r1, r7
 8014eae:	f7eb fcd9 	bl	8000864 <__aeabi_ddiv>
 8014eb2:	f7eb fe5d 	bl	8000b70 <__aeabi_d2iz>
 8014eb6:	4680      	mov	r8, r0
 8014eb8:	f7eb fb44 	bl	8000544 <__aeabi_i2d>
 8014ebc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014ec0:	f7eb fba6 	bl	8000610 <__aeabi_dmul>
 8014ec4:	4602      	mov	r2, r0
 8014ec6:	460b      	mov	r3, r1
 8014ec8:	4630      	mov	r0, r6
 8014eca:	4639      	mov	r1, r7
 8014ecc:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8014ed0:	f7eb f9ea 	bl	80002a8 <__aeabi_dsub>
 8014ed4:	f805 6b01 	strb.w	r6, [r5], #1
 8014ed8:	9e06      	ldr	r6, [sp, #24]
 8014eda:	1bae      	subs	r6, r5, r6
 8014edc:	45b1      	cmp	r9, r6
 8014ede:	4602      	mov	r2, r0
 8014ee0:	460b      	mov	r3, r1
 8014ee2:	d138      	bne.n	8014f56 <_dtoa_r+0x6d6>
 8014ee4:	f7eb f9e2 	bl	80002ac <__adddf3>
 8014ee8:	4606      	mov	r6, r0
 8014eea:	460f      	mov	r7, r1
 8014eec:	4602      	mov	r2, r0
 8014eee:	460b      	mov	r3, r1
 8014ef0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014ef4:	f7eb fdfe 	bl	8000af4 <__aeabi_dcmplt>
 8014ef8:	b9c8      	cbnz	r0, 8014f2e <_dtoa_r+0x6ae>
 8014efa:	4632      	mov	r2, r6
 8014efc:	463b      	mov	r3, r7
 8014efe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014f02:	f7eb fded 	bl	8000ae0 <__aeabi_dcmpeq>
 8014f06:	b110      	cbz	r0, 8014f0e <_dtoa_r+0x68e>
 8014f08:	f018 0f01 	tst.w	r8, #1
 8014f0c:	d10f      	bne.n	8014f2e <_dtoa_r+0x6ae>
 8014f0e:	4651      	mov	r1, sl
 8014f10:	4620      	mov	r0, r4
 8014f12:	f001 fbc3 	bl	801669c <_Bfree>
 8014f16:	2300      	movs	r3, #0
 8014f18:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8014f1a:	702b      	strb	r3, [r5, #0]
 8014f1c:	f10b 0301 	add.w	r3, fp, #1
 8014f20:	6013      	str	r3, [r2, #0]
 8014f22:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8014f24:	2b00      	cmp	r3, #0
 8014f26:	f43f acf0 	beq.w	801490a <_dtoa_r+0x8a>
 8014f2a:	601d      	str	r5, [r3, #0]
 8014f2c:	e4ed      	b.n	801490a <_dtoa_r+0x8a>
 8014f2e:	465f      	mov	r7, fp
 8014f30:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8014f34:	2a39      	cmp	r2, #57	; 0x39
 8014f36:	f105 33ff 	add.w	r3, r5, #4294967295
 8014f3a:	d106      	bne.n	8014f4a <_dtoa_r+0x6ca>
 8014f3c:	9a06      	ldr	r2, [sp, #24]
 8014f3e:	429a      	cmp	r2, r3
 8014f40:	d107      	bne.n	8014f52 <_dtoa_r+0x6d2>
 8014f42:	2330      	movs	r3, #48	; 0x30
 8014f44:	7013      	strb	r3, [r2, #0]
 8014f46:	3701      	adds	r7, #1
 8014f48:	4613      	mov	r3, r2
 8014f4a:	781a      	ldrb	r2, [r3, #0]
 8014f4c:	3201      	adds	r2, #1
 8014f4e:	701a      	strb	r2, [r3, #0]
 8014f50:	e78e      	b.n	8014e70 <_dtoa_r+0x5f0>
 8014f52:	461d      	mov	r5, r3
 8014f54:	e7ec      	b.n	8014f30 <_dtoa_r+0x6b0>
 8014f56:	2200      	movs	r2, #0
 8014f58:	4bb4      	ldr	r3, [pc, #720]	; (801522c <_dtoa_r+0x9ac>)
 8014f5a:	f7eb fb59 	bl	8000610 <__aeabi_dmul>
 8014f5e:	2200      	movs	r2, #0
 8014f60:	2300      	movs	r3, #0
 8014f62:	4606      	mov	r6, r0
 8014f64:	460f      	mov	r7, r1
 8014f66:	f7eb fdbb 	bl	8000ae0 <__aeabi_dcmpeq>
 8014f6a:	2800      	cmp	r0, #0
 8014f6c:	d09b      	beq.n	8014ea6 <_dtoa_r+0x626>
 8014f6e:	e7ce      	b.n	8014f0e <_dtoa_r+0x68e>
 8014f70:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014f72:	2a00      	cmp	r2, #0
 8014f74:	f000 8129 	beq.w	80151ca <_dtoa_r+0x94a>
 8014f78:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8014f7a:	2a01      	cmp	r2, #1
 8014f7c:	f300 810e 	bgt.w	801519c <_dtoa_r+0x91c>
 8014f80:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8014f82:	2a00      	cmp	r2, #0
 8014f84:	f000 8106 	beq.w	8015194 <_dtoa_r+0x914>
 8014f88:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8014f8c:	9e08      	ldr	r6, [sp, #32]
 8014f8e:	4645      	mov	r5, r8
 8014f90:	9a07      	ldr	r2, [sp, #28]
 8014f92:	2101      	movs	r1, #1
 8014f94:	441a      	add	r2, r3
 8014f96:	4620      	mov	r0, r4
 8014f98:	4498      	add	r8, r3
 8014f9a:	9207      	str	r2, [sp, #28]
 8014f9c:	f001 fc5c 	bl	8016858 <__i2b>
 8014fa0:	4607      	mov	r7, r0
 8014fa2:	2d00      	cmp	r5, #0
 8014fa4:	dd0b      	ble.n	8014fbe <_dtoa_r+0x73e>
 8014fa6:	9b07      	ldr	r3, [sp, #28]
 8014fa8:	2b00      	cmp	r3, #0
 8014faa:	dd08      	ble.n	8014fbe <_dtoa_r+0x73e>
 8014fac:	42ab      	cmp	r3, r5
 8014fae:	9a07      	ldr	r2, [sp, #28]
 8014fb0:	bfa8      	it	ge
 8014fb2:	462b      	movge	r3, r5
 8014fb4:	eba8 0803 	sub.w	r8, r8, r3
 8014fb8:	1aed      	subs	r5, r5, r3
 8014fba:	1ad3      	subs	r3, r2, r3
 8014fbc:	9307      	str	r3, [sp, #28]
 8014fbe:	9b08      	ldr	r3, [sp, #32]
 8014fc0:	b1fb      	cbz	r3, 8015002 <_dtoa_r+0x782>
 8014fc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014fc4:	2b00      	cmp	r3, #0
 8014fc6:	f000 8104 	beq.w	80151d2 <_dtoa_r+0x952>
 8014fca:	2e00      	cmp	r6, #0
 8014fcc:	dd11      	ble.n	8014ff2 <_dtoa_r+0x772>
 8014fce:	4639      	mov	r1, r7
 8014fd0:	4632      	mov	r2, r6
 8014fd2:	4620      	mov	r0, r4
 8014fd4:	f001 fcd6 	bl	8016984 <__pow5mult>
 8014fd8:	4652      	mov	r2, sl
 8014fda:	4601      	mov	r1, r0
 8014fdc:	4607      	mov	r7, r0
 8014fde:	4620      	mov	r0, r4
 8014fe0:	f001 fc43 	bl	801686a <__multiply>
 8014fe4:	4651      	mov	r1, sl
 8014fe6:	900a      	str	r0, [sp, #40]	; 0x28
 8014fe8:	4620      	mov	r0, r4
 8014fea:	f001 fb57 	bl	801669c <_Bfree>
 8014fee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014ff0:	469a      	mov	sl, r3
 8014ff2:	9b08      	ldr	r3, [sp, #32]
 8014ff4:	1b9a      	subs	r2, r3, r6
 8014ff6:	d004      	beq.n	8015002 <_dtoa_r+0x782>
 8014ff8:	4651      	mov	r1, sl
 8014ffa:	4620      	mov	r0, r4
 8014ffc:	f001 fcc2 	bl	8016984 <__pow5mult>
 8015000:	4682      	mov	sl, r0
 8015002:	2101      	movs	r1, #1
 8015004:	4620      	mov	r0, r4
 8015006:	f001 fc27 	bl	8016858 <__i2b>
 801500a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801500c:	2b00      	cmp	r3, #0
 801500e:	4606      	mov	r6, r0
 8015010:	f340 80e1 	ble.w	80151d6 <_dtoa_r+0x956>
 8015014:	461a      	mov	r2, r3
 8015016:	4601      	mov	r1, r0
 8015018:	4620      	mov	r0, r4
 801501a:	f001 fcb3 	bl	8016984 <__pow5mult>
 801501e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8015020:	2b01      	cmp	r3, #1
 8015022:	4606      	mov	r6, r0
 8015024:	f340 80da 	ble.w	80151dc <_dtoa_r+0x95c>
 8015028:	2300      	movs	r3, #0
 801502a:	9308      	str	r3, [sp, #32]
 801502c:	6933      	ldr	r3, [r6, #16]
 801502e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8015032:	6918      	ldr	r0, [r3, #16]
 8015034:	f001 fbc2 	bl	80167bc <__hi0bits>
 8015038:	f1c0 0020 	rsb	r0, r0, #32
 801503c:	9b07      	ldr	r3, [sp, #28]
 801503e:	4418      	add	r0, r3
 8015040:	f010 001f 	ands.w	r0, r0, #31
 8015044:	f000 80f0 	beq.w	8015228 <_dtoa_r+0x9a8>
 8015048:	f1c0 0320 	rsb	r3, r0, #32
 801504c:	2b04      	cmp	r3, #4
 801504e:	f340 80e2 	ble.w	8015216 <_dtoa_r+0x996>
 8015052:	9b07      	ldr	r3, [sp, #28]
 8015054:	f1c0 001c 	rsb	r0, r0, #28
 8015058:	4480      	add	r8, r0
 801505a:	4405      	add	r5, r0
 801505c:	4403      	add	r3, r0
 801505e:	9307      	str	r3, [sp, #28]
 8015060:	f1b8 0f00 	cmp.w	r8, #0
 8015064:	dd05      	ble.n	8015072 <_dtoa_r+0x7f2>
 8015066:	4651      	mov	r1, sl
 8015068:	4642      	mov	r2, r8
 801506a:	4620      	mov	r0, r4
 801506c:	f001 fcd8 	bl	8016a20 <__lshift>
 8015070:	4682      	mov	sl, r0
 8015072:	9b07      	ldr	r3, [sp, #28]
 8015074:	2b00      	cmp	r3, #0
 8015076:	dd05      	ble.n	8015084 <_dtoa_r+0x804>
 8015078:	4631      	mov	r1, r6
 801507a:	461a      	mov	r2, r3
 801507c:	4620      	mov	r0, r4
 801507e:	f001 fccf 	bl	8016a20 <__lshift>
 8015082:	4606      	mov	r6, r0
 8015084:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015086:	2b00      	cmp	r3, #0
 8015088:	f000 80d2 	beq.w	8015230 <_dtoa_r+0x9b0>
 801508c:	4631      	mov	r1, r6
 801508e:	4650      	mov	r0, sl
 8015090:	f001 fd17 	bl	8016ac2 <__mcmp>
 8015094:	2800      	cmp	r0, #0
 8015096:	f280 80cb 	bge.w	8015230 <_dtoa_r+0x9b0>
 801509a:	2300      	movs	r3, #0
 801509c:	4651      	mov	r1, sl
 801509e:	220a      	movs	r2, #10
 80150a0:	4620      	mov	r0, r4
 80150a2:	f001 fb12 	bl	80166ca <__multadd>
 80150a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80150a8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80150ac:	4682      	mov	sl, r0
 80150ae:	2b00      	cmp	r3, #0
 80150b0:	f000 81aa 	beq.w	8015408 <_dtoa_r+0xb88>
 80150b4:	2300      	movs	r3, #0
 80150b6:	4639      	mov	r1, r7
 80150b8:	220a      	movs	r2, #10
 80150ba:	4620      	mov	r0, r4
 80150bc:	f001 fb05 	bl	80166ca <__multadd>
 80150c0:	9b04      	ldr	r3, [sp, #16]
 80150c2:	2b00      	cmp	r3, #0
 80150c4:	4607      	mov	r7, r0
 80150c6:	dc03      	bgt.n	80150d0 <_dtoa_r+0x850>
 80150c8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80150ca:	2b02      	cmp	r3, #2
 80150cc:	f300 80b8 	bgt.w	8015240 <_dtoa_r+0x9c0>
 80150d0:	2d00      	cmp	r5, #0
 80150d2:	dd05      	ble.n	80150e0 <_dtoa_r+0x860>
 80150d4:	4639      	mov	r1, r7
 80150d6:	462a      	mov	r2, r5
 80150d8:	4620      	mov	r0, r4
 80150da:	f001 fca1 	bl	8016a20 <__lshift>
 80150de:	4607      	mov	r7, r0
 80150e0:	9b08      	ldr	r3, [sp, #32]
 80150e2:	2b00      	cmp	r3, #0
 80150e4:	f000 8110 	beq.w	8015308 <_dtoa_r+0xa88>
 80150e8:	6879      	ldr	r1, [r7, #4]
 80150ea:	4620      	mov	r0, r4
 80150ec:	f001 faa2 	bl	8016634 <_Balloc>
 80150f0:	693a      	ldr	r2, [r7, #16]
 80150f2:	3202      	adds	r2, #2
 80150f4:	4605      	mov	r5, r0
 80150f6:	0092      	lsls	r2, r2, #2
 80150f8:	f107 010c 	add.w	r1, r7, #12
 80150fc:	300c      	adds	r0, #12
 80150fe:	f7fb fcdf 	bl	8010ac0 <memcpy>
 8015102:	2201      	movs	r2, #1
 8015104:	4629      	mov	r1, r5
 8015106:	4620      	mov	r0, r4
 8015108:	f001 fc8a 	bl	8016a20 <__lshift>
 801510c:	9b02      	ldr	r3, [sp, #8]
 801510e:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8015112:	9707      	str	r7, [sp, #28]
 8015114:	f003 0301 	and.w	r3, r3, #1
 8015118:	4607      	mov	r7, r0
 801511a:	9308      	str	r3, [sp, #32]
 801511c:	4631      	mov	r1, r6
 801511e:	4650      	mov	r0, sl
 8015120:	f7ff fb20 	bl	8014764 <quorem>
 8015124:	9907      	ldr	r1, [sp, #28]
 8015126:	4605      	mov	r5, r0
 8015128:	f100 0930 	add.w	r9, r0, #48	; 0x30
 801512c:	4650      	mov	r0, sl
 801512e:	f001 fcc8 	bl	8016ac2 <__mcmp>
 8015132:	463a      	mov	r2, r7
 8015134:	9002      	str	r0, [sp, #8]
 8015136:	4631      	mov	r1, r6
 8015138:	4620      	mov	r0, r4
 801513a:	f001 fcdc 	bl	8016af6 <__mdiff>
 801513e:	68c3      	ldr	r3, [r0, #12]
 8015140:	4602      	mov	r2, r0
 8015142:	2b00      	cmp	r3, #0
 8015144:	f040 80e2 	bne.w	801530c <_dtoa_r+0xa8c>
 8015148:	4601      	mov	r1, r0
 801514a:	9009      	str	r0, [sp, #36]	; 0x24
 801514c:	4650      	mov	r0, sl
 801514e:	f001 fcb8 	bl	8016ac2 <__mcmp>
 8015152:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8015154:	4603      	mov	r3, r0
 8015156:	4611      	mov	r1, r2
 8015158:	4620      	mov	r0, r4
 801515a:	9309      	str	r3, [sp, #36]	; 0x24
 801515c:	f001 fa9e 	bl	801669c <_Bfree>
 8015160:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015162:	2b00      	cmp	r3, #0
 8015164:	f040 80d4 	bne.w	8015310 <_dtoa_r+0xa90>
 8015168:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801516a:	2a00      	cmp	r2, #0
 801516c:	f040 80d0 	bne.w	8015310 <_dtoa_r+0xa90>
 8015170:	9a08      	ldr	r2, [sp, #32]
 8015172:	2a00      	cmp	r2, #0
 8015174:	f040 80cc 	bne.w	8015310 <_dtoa_r+0xa90>
 8015178:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 801517c:	f000 80e8 	beq.w	8015350 <_dtoa_r+0xad0>
 8015180:	9b02      	ldr	r3, [sp, #8]
 8015182:	2b00      	cmp	r3, #0
 8015184:	dd01      	ble.n	801518a <_dtoa_r+0x90a>
 8015186:	f105 0931 	add.w	r9, r5, #49	; 0x31
 801518a:	f108 0501 	add.w	r5, r8, #1
 801518e:	f888 9000 	strb.w	r9, [r8]
 8015192:	e06a      	b.n	801526a <_dtoa_r+0x9ea>
 8015194:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8015196:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801519a:	e6f7      	b.n	8014f8c <_dtoa_r+0x70c>
 801519c:	9b08      	ldr	r3, [sp, #32]
 801519e:	f109 36ff 	add.w	r6, r9, #4294967295
 80151a2:	42b3      	cmp	r3, r6
 80151a4:	bfbf      	itttt	lt
 80151a6:	9b08      	ldrlt	r3, [sp, #32]
 80151a8:	9608      	strlt	r6, [sp, #32]
 80151aa:	1af2      	sublt	r2, r6, r3
 80151ac:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 80151ae:	bfb7      	itett	lt
 80151b0:	189b      	addlt	r3, r3, r2
 80151b2:	1b9e      	subge	r6, r3, r6
 80151b4:	930c      	strlt	r3, [sp, #48]	; 0x30
 80151b6:	2600      	movlt	r6, #0
 80151b8:	f1b9 0f00 	cmp.w	r9, #0
 80151bc:	bfb9      	ittee	lt
 80151be:	eba8 0509 	sublt.w	r5, r8, r9
 80151c2:	2300      	movlt	r3, #0
 80151c4:	4645      	movge	r5, r8
 80151c6:	464b      	movge	r3, r9
 80151c8:	e6e2      	b.n	8014f90 <_dtoa_r+0x710>
 80151ca:	9e08      	ldr	r6, [sp, #32]
 80151cc:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80151ce:	4645      	mov	r5, r8
 80151d0:	e6e7      	b.n	8014fa2 <_dtoa_r+0x722>
 80151d2:	9a08      	ldr	r2, [sp, #32]
 80151d4:	e710      	b.n	8014ff8 <_dtoa_r+0x778>
 80151d6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80151d8:	2b01      	cmp	r3, #1
 80151da:	dc18      	bgt.n	801520e <_dtoa_r+0x98e>
 80151dc:	9b02      	ldr	r3, [sp, #8]
 80151de:	b9b3      	cbnz	r3, 801520e <_dtoa_r+0x98e>
 80151e0:	9b03      	ldr	r3, [sp, #12]
 80151e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80151e6:	b9a3      	cbnz	r3, 8015212 <_dtoa_r+0x992>
 80151e8:	9b03      	ldr	r3, [sp, #12]
 80151ea:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80151ee:	0d1b      	lsrs	r3, r3, #20
 80151f0:	051b      	lsls	r3, r3, #20
 80151f2:	b12b      	cbz	r3, 8015200 <_dtoa_r+0x980>
 80151f4:	9b07      	ldr	r3, [sp, #28]
 80151f6:	3301      	adds	r3, #1
 80151f8:	9307      	str	r3, [sp, #28]
 80151fa:	f108 0801 	add.w	r8, r8, #1
 80151fe:	2301      	movs	r3, #1
 8015200:	9308      	str	r3, [sp, #32]
 8015202:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015204:	2b00      	cmp	r3, #0
 8015206:	f47f af11 	bne.w	801502c <_dtoa_r+0x7ac>
 801520a:	2001      	movs	r0, #1
 801520c:	e716      	b.n	801503c <_dtoa_r+0x7bc>
 801520e:	2300      	movs	r3, #0
 8015210:	e7f6      	b.n	8015200 <_dtoa_r+0x980>
 8015212:	9b02      	ldr	r3, [sp, #8]
 8015214:	e7f4      	b.n	8015200 <_dtoa_r+0x980>
 8015216:	f43f af23 	beq.w	8015060 <_dtoa_r+0x7e0>
 801521a:	9a07      	ldr	r2, [sp, #28]
 801521c:	331c      	adds	r3, #28
 801521e:	441a      	add	r2, r3
 8015220:	4498      	add	r8, r3
 8015222:	441d      	add	r5, r3
 8015224:	4613      	mov	r3, r2
 8015226:	e71a      	b.n	801505e <_dtoa_r+0x7de>
 8015228:	4603      	mov	r3, r0
 801522a:	e7f6      	b.n	801521a <_dtoa_r+0x99a>
 801522c:	40240000 	.word	0x40240000
 8015230:	f1b9 0f00 	cmp.w	r9, #0
 8015234:	dc33      	bgt.n	801529e <_dtoa_r+0xa1e>
 8015236:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8015238:	2b02      	cmp	r3, #2
 801523a:	dd30      	ble.n	801529e <_dtoa_r+0xa1e>
 801523c:	f8cd 9010 	str.w	r9, [sp, #16]
 8015240:	9b04      	ldr	r3, [sp, #16]
 8015242:	b963      	cbnz	r3, 801525e <_dtoa_r+0x9de>
 8015244:	4631      	mov	r1, r6
 8015246:	2205      	movs	r2, #5
 8015248:	4620      	mov	r0, r4
 801524a:	f001 fa3e 	bl	80166ca <__multadd>
 801524e:	4601      	mov	r1, r0
 8015250:	4606      	mov	r6, r0
 8015252:	4650      	mov	r0, sl
 8015254:	f001 fc35 	bl	8016ac2 <__mcmp>
 8015258:	2800      	cmp	r0, #0
 801525a:	f73f ad5c 	bgt.w	8014d16 <_dtoa_r+0x496>
 801525e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8015260:	9d06      	ldr	r5, [sp, #24]
 8015262:	ea6f 0b03 	mvn.w	fp, r3
 8015266:	2300      	movs	r3, #0
 8015268:	9307      	str	r3, [sp, #28]
 801526a:	4631      	mov	r1, r6
 801526c:	4620      	mov	r0, r4
 801526e:	f001 fa15 	bl	801669c <_Bfree>
 8015272:	2f00      	cmp	r7, #0
 8015274:	f43f ae4b 	beq.w	8014f0e <_dtoa_r+0x68e>
 8015278:	9b07      	ldr	r3, [sp, #28]
 801527a:	b12b      	cbz	r3, 8015288 <_dtoa_r+0xa08>
 801527c:	42bb      	cmp	r3, r7
 801527e:	d003      	beq.n	8015288 <_dtoa_r+0xa08>
 8015280:	4619      	mov	r1, r3
 8015282:	4620      	mov	r0, r4
 8015284:	f001 fa0a 	bl	801669c <_Bfree>
 8015288:	4639      	mov	r1, r7
 801528a:	4620      	mov	r0, r4
 801528c:	f001 fa06 	bl	801669c <_Bfree>
 8015290:	e63d      	b.n	8014f0e <_dtoa_r+0x68e>
 8015292:	2600      	movs	r6, #0
 8015294:	4637      	mov	r7, r6
 8015296:	e7e2      	b.n	801525e <_dtoa_r+0x9de>
 8015298:	46bb      	mov	fp, r7
 801529a:	4637      	mov	r7, r6
 801529c:	e53b      	b.n	8014d16 <_dtoa_r+0x496>
 801529e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80152a0:	f8cd 9010 	str.w	r9, [sp, #16]
 80152a4:	2b00      	cmp	r3, #0
 80152a6:	f47f af13 	bne.w	80150d0 <_dtoa_r+0x850>
 80152aa:	9d06      	ldr	r5, [sp, #24]
 80152ac:	4631      	mov	r1, r6
 80152ae:	4650      	mov	r0, sl
 80152b0:	f7ff fa58 	bl	8014764 <quorem>
 80152b4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80152b8:	f805 9b01 	strb.w	r9, [r5], #1
 80152bc:	9b06      	ldr	r3, [sp, #24]
 80152be:	9a04      	ldr	r2, [sp, #16]
 80152c0:	1aeb      	subs	r3, r5, r3
 80152c2:	429a      	cmp	r2, r3
 80152c4:	f300 8083 	bgt.w	80153ce <_dtoa_r+0xb4e>
 80152c8:	9b06      	ldr	r3, [sp, #24]
 80152ca:	2a01      	cmp	r2, #1
 80152cc:	bfac      	ite	ge
 80152ce:	189b      	addge	r3, r3, r2
 80152d0:	3301      	addlt	r3, #1
 80152d2:	4698      	mov	r8, r3
 80152d4:	2300      	movs	r3, #0
 80152d6:	9307      	str	r3, [sp, #28]
 80152d8:	4651      	mov	r1, sl
 80152da:	2201      	movs	r2, #1
 80152dc:	4620      	mov	r0, r4
 80152de:	f001 fb9f 	bl	8016a20 <__lshift>
 80152e2:	4631      	mov	r1, r6
 80152e4:	4682      	mov	sl, r0
 80152e6:	f001 fbec 	bl	8016ac2 <__mcmp>
 80152ea:	2800      	cmp	r0, #0
 80152ec:	dc35      	bgt.n	801535a <_dtoa_r+0xada>
 80152ee:	d102      	bne.n	80152f6 <_dtoa_r+0xa76>
 80152f0:	f019 0f01 	tst.w	r9, #1
 80152f4:	d131      	bne.n	801535a <_dtoa_r+0xada>
 80152f6:	4645      	mov	r5, r8
 80152f8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80152fc:	2b30      	cmp	r3, #48	; 0x30
 80152fe:	f105 32ff 	add.w	r2, r5, #4294967295
 8015302:	d1b2      	bne.n	801526a <_dtoa_r+0x9ea>
 8015304:	4615      	mov	r5, r2
 8015306:	e7f7      	b.n	80152f8 <_dtoa_r+0xa78>
 8015308:	4638      	mov	r0, r7
 801530a:	e6ff      	b.n	801510c <_dtoa_r+0x88c>
 801530c:	2301      	movs	r3, #1
 801530e:	e722      	b.n	8015156 <_dtoa_r+0x8d6>
 8015310:	9a02      	ldr	r2, [sp, #8]
 8015312:	2a00      	cmp	r2, #0
 8015314:	db04      	blt.n	8015320 <_dtoa_r+0xaa0>
 8015316:	d129      	bne.n	801536c <_dtoa_r+0xaec>
 8015318:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801531a:	bb3a      	cbnz	r2, 801536c <_dtoa_r+0xaec>
 801531c:	9a08      	ldr	r2, [sp, #32]
 801531e:	bb2a      	cbnz	r2, 801536c <_dtoa_r+0xaec>
 8015320:	2b00      	cmp	r3, #0
 8015322:	f77f af32 	ble.w	801518a <_dtoa_r+0x90a>
 8015326:	4651      	mov	r1, sl
 8015328:	2201      	movs	r2, #1
 801532a:	4620      	mov	r0, r4
 801532c:	f001 fb78 	bl	8016a20 <__lshift>
 8015330:	4631      	mov	r1, r6
 8015332:	4682      	mov	sl, r0
 8015334:	f001 fbc5 	bl	8016ac2 <__mcmp>
 8015338:	2800      	cmp	r0, #0
 801533a:	dc05      	bgt.n	8015348 <_dtoa_r+0xac8>
 801533c:	f47f af25 	bne.w	801518a <_dtoa_r+0x90a>
 8015340:	f019 0f01 	tst.w	r9, #1
 8015344:	f43f af21 	beq.w	801518a <_dtoa_r+0x90a>
 8015348:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 801534c:	f47f af1b 	bne.w	8015186 <_dtoa_r+0x906>
 8015350:	2339      	movs	r3, #57	; 0x39
 8015352:	f888 3000 	strb.w	r3, [r8]
 8015356:	f108 0801 	add.w	r8, r8, #1
 801535a:	4645      	mov	r5, r8
 801535c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8015360:	2b39      	cmp	r3, #57	; 0x39
 8015362:	f105 32ff 	add.w	r2, r5, #4294967295
 8015366:	d03a      	beq.n	80153de <_dtoa_r+0xb5e>
 8015368:	3301      	adds	r3, #1
 801536a:	e03f      	b.n	80153ec <_dtoa_r+0xb6c>
 801536c:	2b00      	cmp	r3, #0
 801536e:	f108 0501 	add.w	r5, r8, #1
 8015372:	dd05      	ble.n	8015380 <_dtoa_r+0xb00>
 8015374:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8015378:	d0ea      	beq.n	8015350 <_dtoa_r+0xad0>
 801537a:	f109 0901 	add.w	r9, r9, #1
 801537e:	e706      	b.n	801518e <_dtoa_r+0x90e>
 8015380:	9b06      	ldr	r3, [sp, #24]
 8015382:	9a04      	ldr	r2, [sp, #16]
 8015384:	f805 9c01 	strb.w	r9, [r5, #-1]
 8015388:	1aeb      	subs	r3, r5, r3
 801538a:	4293      	cmp	r3, r2
 801538c:	46a8      	mov	r8, r5
 801538e:	d0a3      	beq.n	80152d8 <_dtoa_r+0xa58>
 8015390:	4651      	mov	r1, sl
 8015392:	2300      	movs	r3, #0
 8015394:	220a      	movs	r2, #10
 8015396:	4620      	mov	r0, r4
 8015398:	f001 f997 	bl	80166ca <__multadd>
 801539c:	9b07      	ldr	r3, [sp, #28]
 801539e:	9907      	ldr	r1, [sp, #28]
 80153a0:	42bb      	cmp	r3, r7
 80153a2:	4682      	mov	sl, r0
 80153a4:	f04f 0300 	mov.w	r3, #0
 80153a8:	f04f 020a 	mov.w	r2, #10
 80153ac:	4620      	mov	r0, r4
 80153ae:	d104      	bne.n	80153ba <_dtoa_r+0xb3a>
 80153b0:	f001 f98b 	bl	80166ca <__multadd>
 80153b4:	9007      	str	r0, [sp, #28]
 80153b6:	4607      	mov	r7, r0
 80153b8:	e6b0      	b.n	801511c <_dtoa_r+0x89c>
 80153ba:	f001 f986 	bl	80166ca <__multadd>
 80153be:	2300      	movs	r3, #0
 80153c0:	9007      	str	r0, [sp, #28]
 80153c2:	220a      	movs	r2, #10
 80153c4:	4639      	mov	r1, r7
 80153c6:	4620      	mov	r0, r4
 80153c8:	f001 f97f 	bl	80166ca <__multadd>
 80153cc:	e7f3      	b.n	80153b6 <_dtoa_r+0xb36>
 80153ce:	4651      	mov	r1, sl
 80153d0:	2300      	movs	r3, #0
 80153d2:	220a      	movs	r2, #10
 80153d4:	4620      	mov	r0, r4
 80153d6:	f001 f978 	bl	80166ca <__multadd>
 80153da:	4682      	mov	sl, r0
 80153dc:	e766      	b.n	80152ac <_dtoa_r+0xa2c>
 80153de:	9b06      	ldr	r3, [sp, #24]
 80153e0:	4293      	cmp	r3, r2
 80153e2:	d105      	bne.n	80153f0 <_dtoa_r+0xb70>
 80153e4:	9a06      	ldr	r2, [sp, #24]
 80153e6:	f10b 0b01 	add.w	fp, fp, #1
 80153ea:	2331      	movs	r3, #49	; 0x31
 80153ec:	7013      	strb	r3, [r2, #0]
 80153ee:	e73c      	b.n	801526a <_dtoa_r+0x9ea>
 80153f0:	4615      	mov	r5, r2
 80153f2:	e7b3      	b.n	801535c <_dtoa_r+0xadc>
 80153f4:	4b09      	ldr	r3, [pc, #36]	; (801541c <_dtoa_r+0xb9c>)
 80153f6:	f7ff baa5 	b.w	8014944 <_dtoa_r+0xc4>
 80153fa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80153fc:	2b00      	cmp	r3, #0
 80153fe:	f47f aa7f 	bne.w	8014900 <_dtoa_r+0x80>
 8015402:	4b07      	ldr	r3, [pc, #28]	; (8015420 <_dtoa_r+0xba0>)
 8015404:	f7ff ba9e 	b.w	8014944 <_dtoa_r+0xc4>
 8015408:	9b04      	ldr	r3, [sp, #16]
 801540a:	2b00      	cmp	r3, #0
 801540c:	f73f af4d 	bgt.w	80152aa <_dtoa_r+0xa2a>
 8015410:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8015412:	2b02      	cmp	r3, #2
 8015414:	f77f af49 	ble.w	80152aa <_dtoa_r+0xa2a>
 8015418:	e712      	b.n	8015240 <_dtoa_r+0x9c0>
 801541a:	bf00      	nop
 801541c:	08019e62 	.word	0x08019e62
 8015420:	08019ee0 	.word	0x08019ee0

08015424 <__sflush_r>:
 8015424:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015428:	b293      	uxth	r3, r2
 801542a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801542e:	4605      	mov	r5, r0
 8015430:	0718      	lsls	r0, r3, #28
 8015432:	460c      	mov	r4, r1
 8015434:	d461      	bmi.n	80154fa <__sflush_r+0xd6>
 8015436:	684b      	ldr	r3, [r1, #4]
 8015438:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 801543c:	2b00      	cmp	r3, #0
 801543e:	818a      	strh	r2, [r1, #12]
 8015440:	dc05      	bgt.n	801544e <__sflush_r+0x2a>
 8015442:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8015444:	2b00      	cmp	r3, #0
 8015446:	dc02      	bgt.n	801544e <__sflush_r+0x2a>
 8015448:	2000      	movs	r0, #0
 801544a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801544e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8015450:	2e00      	cmp	r6, #0
 8015452:	d0f9      	beq.n	8015448 <__sflush_r+0x24>
 8015454:	2300      	movs	r3, #0
 8015456:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801545a:	682f      	ldr	r7, [r5, #0]
 801545c:	602b      	str	r3, [r5, #0]
 801545e:	d037      	beq.n	80154d0 <__sflush_r+0xac>
 8015460:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8015462:	89a3      	ldrh	r3, [r4, #12]
 8015464:	075a      	lsls	r2, r3, #29
 8015466:	d505      	bpl.n	8015474 <__sflush_r+0x50>
 8015468:	6863      	ldr	r3, [r4, #4]
 801546a:	1ac0      	subs	r0, r0, r3
 801546c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801546e:	b10b      	cbz	r3, 8015474 <__sflush_r+0x50>
 8015470:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8015472:	1ac0      	subs	r0, r0, r3
 8015474:	2300      	movs	r3, #0
 8015476:	4602      	mov	r2, r0
 8015478:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801547a:	6a21      	ldr	r1, [r4, #32]
 801547c:	4628      	mov	r0, r5
 801547e:	47b0      	blx	r6
 8015480:	1c43      	adds	r3, r0, #1
 8015482:	89a3      	ldrh	r3, [r4, #12]
 8015484:	d106      	bne.n	8015494 <__sflush_r+0x70>
 8015486:	6829      	ldr	r1, [r5, #0]
 8015488:	291d      	cmp	r1, #29
 801548a:	d84f      	bhi.n	801552c <__sflush_r+0x108>
 801548c:	4a2d      	ldr	r2, [pc, #180]	; (8015544 <__sflush_r+0x120>)
 801548e:	40ca      	lsrs	r2, r1
 8015490:	07d6      	lsls	r6, r2, #31
 8015492:	d54b      	bpl.n	801552c <__sflush_r+0x108>
 8015494:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8015498:	b21b      	sxth	r3, r3
 801549a:	2200      	movs	r2, #0
 801549c:	6062      	str	r2, [r4, #4]
 801549e:	04d9      	lsls	r1, r3, #19
 80154a0:	6922      	ldr	r2, [r4, #16]
 80154a2:	81a3      	strh	r3, [r4, #12]
 80154a4:	6022      	str	r2, [r4, #0]
 80154a6:	d504      	bpl.n	80154b2 <__sflush_r+0x8e>
 80154a8:	1c42      	adds	r2, r0, #1
 80154aa:	d101      	bne.n	80154b0 <__sflush_r+0x8c>
 80154ac:	682b      	ldr	r3, [r5, #0]
 80154ae:	b903      	cbnz	r3, 80154b2 <__sflush_r+0x8e>
 80154b0:	6560      	str	r0, [r4, #84]	; 0x54
 80154b2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80154b4:	602f      	str	r7, [r5, #0]
 80154b6:	2900      	cmp	r1, #0
 80154b8:	d0c6      	beq.n	8015448 <__sflush_r+0x24>
 80154ba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80154be:	4299      	cmp	r1, r3
 80154c0:	d002      	beq.n	80154c8 <__sflush_r+0xa4>
 80154c2:	4628      	mov	r0, r5
 80154c4:	f000 f9aa 	bl	801581c <_free_r>
 80154c8:	2000      	movs	r0, #0
 80154ca:	6360      	str	r0, [r4, #52]	; 0x34
 80154cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80154d0:	6a21      	ldr	r1, [r4, #32]
 80154d2:	2301      	movs	r3, #1
 80154d4:	4628      	mov	r0, r5
 80154d6:	47b0      	blx	r6
 80154d8:	1c41      	adds	r1, r0, #1
 80154da:	d1c2      	bne.n	8015462 <__sflush_r+0x3e>
 80154dc:	682b      	ldr	r3, [r5, #0]
 80154de:	2b00      	cmp	r3, #0
 80154e0:	d0bf      	beq.n	8015462 <__sflush_r+0x3e>
 80154e2:	2b1d      	cmp	r3, #29
 80154e4:	d001      	beq.n	80154ea <__sflush_r+0xc6>
 80154e6:	2b16      	cmp	r3, #22
 80154e8:	d101      	bne.n	80154ee <__sflush_r+0xca>
 80154ea:	602f      	str	r7, [r5, #0]
 80154ec:	e7ac      	b.n	8015448 <__sflush_r+0x24>
 80154ee:	89a3      	ldrh	r3, [r4, #12]
 80154f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80154f4:	81a3      	strh	r3, [r4, #12]
 80154f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80154fa:	690f      	ldr	r7, [r1, #16]
 80154fc:	2f00      	cmp	r7, #0
 80154fe:	d0a3      	beq.n	8015448 <__sflush_r+0x24>
 8015500:	079b      	lsls	r3, r3, #30
 8015502:	680e      	ldr	r6, [r1, #0]
 8015504:	bf08      	it	eq
 8015506:	694b      	ldreq	r3, [r1, #20]
 8015508:	600f      	str	r7, [r1, #0]
 801550a:	bf18      	it	ne
 801550c:	2300      	movne	r3, #0
 801550e:	eba6 0807 	sub.w	r8, r6, r7
 8015512:	608b      	str	r3, [r1, #8]
 8015514:	f1b8 0f00 	cmp.w	r8, #0
 8015518:	dd96      	ble.n	8015448 <__sflush_r+0x24>
 801551a:	4643      	mov	r3, r8
 801551c:	463a      	mov	r2, r7
 801551e:	6a21      	ldr	r1, [r4, #32]
 8015520:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8015522:	4628      	mov	r0, r5
 8015524:	47b0      	blx	r6
 8015526:	2800      	cmp	r0, #0
 8015528:	dc07      	bgt.n	801553a <__sflush_r+0x116>
 801552a:	89a3      	ldrh	r3, [r4, #12]
 801552c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015530:	81a3      	strh	r3, [r4, #12]
 8015532:	f04f 30ff 	mov.w	r0, #4294967295
 8015536:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801553a:	4407      	add	r7, r0
 801553c:	eba8 0800 	sub.w	r8, r8, r0
 8015540:	e7e8      	b.n	8015514 <__sflush_r+0xf0>
 8015542:	bf00      	nop
 8015544:	20400001 	.word	0x20400001

08015548 <_fflush_r>:
 8015548:	b538      	push	{r3, r4, r5, lr}
 801554a:	690b      	ldr	r3, [r1, #16]
 801554c:	4605      	mov	r5, r0
 801554e:	460c      	mov	r4, r1
 8015550:	b913      	cbnz	r3, 8015558 <_fflush_r+0x10>
 8015552:	2500      	movs	r5, #0
 8015554:	4628      	mov	r0, r5
 8015556:	bd38      	pop	{r3, r4, r5, pc}
 8015558:	b118      	cbz	r0, 8015562 <_fflush_r+0x1a>
 801555a:	6983      	ldr	r3, [r0, #24]
 801555c:	b90b      	cbnz	r3, 8015562 <_fflush_r+0x1a>
 801555e:	f000 f887 	bl	8015670 <__sinit>
 8015562:	4b14      	ldr	r3, [pc, #80]	; (80155b4 <_fflush_r+0x6c>)
 8015564:	429c      	cmp	r4, r3
 8015566:	d11b      	bne.n	80155a0 <_fflush_r+0x58>
 8015568:	686c      	ldr	r4, [r5, #4]
 801556a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801556e:	2b00      	cmp	r3, #0
 8015570:	d0ef      	beq.n	8015552 <_fflush_r+0xa>
 8015572:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8015574:	07d0      	lsls	r0, r2, #31
 8015576:	d404      	bmi.n	8015582 <_fflush_r+0x3a>
 8015578:	0599      	lsls	r1, r3, #22
 801557a:	d402      	bmi.n	8015582 <_fflush_r+0x3a>
 801557c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801557e:	f000 ffbe 	bl	80164fe <__retarget_lock_acquire_recursive>
 8015582:	4628      	mov	r0, r5
 8015584:	4621      	mov	r1, r4
 8015586:	f7ff ff4d 	bl	8015424 <__sflush_r>
 801558a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801558c:	07da      	lsls	r2, r3, #31
 801558e:	4605      	mov	r5, r0
 8015590:	d4e0      	bmi.n	8015554 <_fflush_r+0xc>
 8015592:	89a3      	ldrh	r3, [r4, #12]
 8015594:	059b      	lsls	r3, r3, #22
 8015596:	d4dd      	bmi.n	8015554 <_fflush_r+0xc>
 8015598:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801559a:	f000 ffb2 	bl	8016502 <__retarget_lock_release_recursive>
 801559e:	e7d9      	b.n	8015554 <_fflush_r+0xc>
 80155a0:	4b05      	ldr	r3, [pc, #20]	; (80155b8 <_fflush_r+0x70>)
 80155a2:	429c      	cmp	r4, r3
 80155a4:	d101      	bne.n	80155aa <_fflush_r+0x62>
 80155a6:	68ac      	ldr	r4, [r5, #8]
 80155a8:	e7df      	b.n	801556a <_fflush_r+0x22>
 80155aa:	4b04      	ldr	r3, [pc, #16]	; (80155bc <_fflush_r+0x74>)
 80155ac:	429c      	cmp	r4, r3
 80155ae:	bf08      	it	eq
 80155b0:	68ec      	ldreq	r4, [r5, #12]
 80155b2:	e7da      	b.n	801556a <_fflush_r+0x22>
 80155b4:	08019f10 	.word	0x08019f10
 80155b8:	08019f30 	.word	0x08019f30
 80155bc:	08019ef0 	.word	0x08019ef0

080155c0 <_cleanup_r>:
 80155c0:	4901      	ldr	r1, [pc, #4]	; (80155c8 <_cleanup_r+0x8>)
 80155c2:	f000 bb35 	b.w	8015c30 <_fwalk_reent>
 80155c6:	bf00      	nop
 80155c8:	08017e49 	.word	0x08017e49

080155cc <std.isra.0>:
 80155cc:	2300      	movs	r3, #0
 80155ce:	b510      	push	{r4, lr}
 80155d0:	4604      	mov	r4, r0
 80155d2:	6003      	str	r3, [r0, #0]
 80155d4:	6043      	str	r3, [r0, #4]
 80155d6:	6083      	str	r3, [r0, #8]
 80155d8:	8181      	strh	r1, [r0, #12]
 80155da:	6643      	str	r3, [r0, #100]	; 0x64
 80155dc:	81c2      	strh	r2, [r0, #14]
 80155de:	6103      	str	r3, [r0, #16]
 80155e0:	6143      	str	r3, [r0, #20]
 80155e2:	6183      	str	r3, [r0, #24]
 80155e4:	4619      	mov	r1, r3
 80155e6:	2208      	movs	r2, #8
 80155e8:	305c      	adds	r0, #92	; 0x5c
 80155ea:	f7fb fa74 	bl	8010ad6 <memset>
 80155ee:	4b05      	ldr	r3, [pc, #20]	; (8015604 <std.isra.0+0x38>)
 80155f0:	6263      	str	r3, [r4, #36]	; 0x24
 80155f2:	4b05      	ldr	r3, [pc, #20]	; (8015608 <std.isra.0+0x3c>)
 80155f4:	62a3      	str	r3, [r4, #40]	; 0x28
 80155f6:	4b05      	ldr	r3, [pc, #20]	; (801560c <std.isra.0+0x40>)
 80155f8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80155fa:	4b05      	ldr	r3, [pc, #20]	; (8015610 <std.isra.0+0x44>)
 80155fc:	6224      	str	r4, [r4, #32]
 80155fe:	6323      	str	r3, [r4, #48]	; 0x30
 8015600:	bd10      	pop	{r4, pc}
 8015602:	bf00      	nop
 8015604:	08017159 	.word	0x08017159
 8015608:	0801717f 	.word	0x0801717f
 801560c:	080171b7 	.word	0x080171b7
 8015610:	080171db 	.word	0x080171db

08015614 <__sfmoreglue>:
 8015614:	b570      	push	{r4, r5, r6, lr}
 8015616:	1e4a      	subs	r2, r1, #1
 8015618:	2568      	movs	r5, #104	; 0x68
 801561a:	4355      	muls	r5, r2
 801561c:	460e      	mov	r6, r1
 801561e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8015622:	f7fb f83f 	bl	80106a4 <_malloc_r>
 8015626:	4604      	mov	r4, r0
 8015628:	b140      	cbz	r0, 801563c <__sfmoreglue+0x28>
 801562a:	2100      	movs	r1, #0
 801562c:	e880 0042 	stmia.w	r0, {r1, r6}
 8015630:	300c      	adds	r0, #12
 8015632:	60a0      	str	r0, [r4, #8]
 8015634:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8015638:	f7fb fa4d 	bl	8010ad6 <memset>
 801563c:	4620      	mov	r0, r4
 801563e:	bd70      	pop	{r4, r5, r6, pc}

08015640 <__sfp_lock_acquire>:
 8015640:	4801      	ldr	r0, [pc, #4]	; (8015648 <__sfp_lock_acquire+0x8>)
 8015642:	f000 bf5c 	b.w	80164fe <__retarget_lock_acquire_recursive>
 8015646:	bf00      	nop
 8015648:	20003c70 	.word	0x20003c70

0801564c <__sfp_lock_release>:
 801564c:	4801      	ldr	r0, [pc, #4]	; (8015654 <__sfp_lock_release+0x8>)
 801564e:	f000 bf58 	b.w	8016502 <__retarget_lock_release_recursive>
 8015652:	bf00      	nop
 8015654:	20003c70 	.word	0x20003c70

08015658 <__sinit_lock_acquire>:
 8015658:	4801      	ldr	r0, [pc, #4]	; (8015660 <__sinit_lock_acquire+0x8>)
 801565a:	f000 bf50 	b.w	80164fe <__retarget_lock_acquire_recursive>
 801565e:	bf00      	nop
 8015660:	20003c6b 	.word	0x20003c6b

08015664 <__sinit_lock_release>:
 8015664:	4801      	ldr	r0, [pc, #4]	; (801566c <__sinit_lock_release+0x8>)
 8015666:	f000 bf4c 	b.w	8016502 <__retarget_lock_release_recursive>
 801566a:	bf00      	nop
 801566c:	20003c6b 	.word	0x20003c6b

08015670 <__sinit>:
 8015670:	b510      	push	{r4, lr}
 8015672:	4604      	mov	r4, r0
 8015674:	f7ff fff0 	bl	8015658 <__sinit_lock_acquire>
 8015678:	69a3      	ldr	r3, [r4, #24]
 801567a:	b11b      	cbz	r3, 8015684 <__sinit+0x14>
 801567c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015680:	f7ff bff0 	b.w	8015664 <__sinit_lock_release>
 8015684:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 8015688:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
 801568c:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8015690:	4b12      	ldr	r3, [pc, #72]	; (80156dc <__sinit+0x6c>)
 8015692:	4a13      	ldr	r2, [pc, #76]	; (80156e0 <__sinit+0x70>)
 8015694:	681b      	ldr	r3, [r3, #0]
 8015696:	62a2      	str	r2, [r4, #40]	; 0x28
 8015698:	429c      	cmp	r4, r3
 801569a:	bf04      	itt	eq
 801569c:	2301      	moveq	r3, #1
 801569e:	61a3      	streq	r3, [r4, #24]
 80156a0:	4620      	mov	r0, r4
 80156a2:	f000 f81f 	bl	80156e4 <__sfp>
 80156a6:	6060      	str	r0, [r4, #4]
 80156a8:	4620      	mov	r0, r4
 80156aa:	f000 f81b 	bl	80156e4 <__sfp>
 80156ae:	60a0      	str	r0, [r4, #8]
 80156b0:	4620      	mov	r0, r4
 80156b2:	f000 f817 	bl	80156e4 <__sfp>
 80156b6:	2200      	movs	r2, #0
 80156b8:	60e0      	str	r0, [r4, #12]
 80156ba:	2104      	movs	r1, #4
 80156bc:	6860      	ldr	r0, [r4, #4]
 80156be:	f7ff ff85 	bl	80155cc <std.isra.0>
 80156c2:	2201      	movs	r2, #1
 80156c4:	2109      	movs	r1, #9
 80156c6:	68a0      	ldr	r0, [r4, #8]
 80156c8:	f7ff ff80 	bl	80155cc <std.isra.0>
 80156cc:	2202      	movs	r2, #2
 80156ce:	2112      	movs	r1, #18
 80156d0:	68e0      	ldr	r0, [r4, #12]
 80156d2:	f7ff ff7b 	bl	80155cc <std.isra.0>
 80156d6:	2301      	movs	r3, #1
 80156d8:	61a3      	str	r3, [r4, #24]
 80156da:	e7cf      	b.n	801567c <__sinit+0xc>
 80156dc:	08019d18 	.word	0x08019d18
 80156e0:	080155c1 	.word	0x080155c1

080156e4 <__sfp>:
 80156e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80156e6:	4607      	mov	r7, r0
 80156e8:	f7ff ffaa 	bl	8015640 <__sfp_lock_acquire>
 80156ec:	4b1f      	ldr	r3, [pc, #124]	; (801576c <__sfp+0x88>)
 80156ee:	681e      	ldr	r6, [r3, #0]
 80156f0:	69b3      	ldr	r3, [r6, #24]
 80156f2:	b913      	cbnz	r3, 80156fa <__sfp+0x16>
 80156f4:	4630      	mov	r0, r6
 80156f6:	f7ff ffbb 	bl	8015670 <__sinit>
 80156fa:	36d8      	adds	r6, #216	; 0xd8
 80156fc:	68b4      	ldr	r4, [r6, #8]
 80156fe:	6873      	ldr	r3, [r6, #4]
 8015700:	3b01      	subs	r3, #1
 8015702:	d503      	bpl.n	801570c <__sfp+0x28>
 8015704:	6833      	ldr	r3, [r6, #0]
 8015706:	b133      	cbz	r3, 8015716 <__sfp+0x32>
 8015708:	6836      	ldr	r6, [r6, #0]
 801570a:	e7f7      	b.n	80156fc <__sfp+0x18>
 801570c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8015710:	b17d      	cbz	r5, 8015732 <__sfp+0x4e>
 8015712:	3468      	adds	r4, #104	; 0x68
 8015714:	e7f4      	b.n	8015700 <__sfp+0x1c>
 8015716:	2104      	movs	r1, #4
 8015718:	4638      	mov	r0, r7
 801571a:	f7ff ff7b 	bl	8015614 <__sfmoreglue>
 801571e:	4604      	mov	r4, r0
 8015720:	6030      	str	r0, [r6, #0]
 8015722:	2800      	cmp	r0, #0
 8015724:	d1f0      	bne.n	8015708 <__sfp+0x24>
 8015726:	f7ff ff91 	bl	801564c <__sfp_lock_release>
 801572a:	230c      	movs	r3, #12
 801572c:	603b      	str	r3, [r7, #0]
 801572e:	4620      	mov	r0, r4
 8015730:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015732:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8015736:	81e3      	strh	r3, [r4, #14]
 8015738:	2301      	movs	r3, #1
 801573a:	81a3      	strh	r3, [r4, #12]
 801573c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8015740:	6665      	str	r5, [r4, #100]	; 0x64
 8015742:	f000 fed9 	bl	80164f8 <__retarget_lock_init_recursive>
 8015746:	f7ff ff81 	bl	801564c <__sfp_lock_release>
 801574a:	6025      	str	r5, [r4, #0]
 801574c:	60a5      	str	r5, [r4, #8]
 801574e:	6065      	str	r5, [r4, #4]
 8015750:	6125      	str	r5, [r4, #16]
 8015752:	6165      	str	r5, [r4, #20]
 8015754:	61a5      	str	r5, [r4, #24]
 8015756:	2208      	movs	r2, #8
 8015758:	4629      	mov	r1, r5
 801575a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801575e:	f7fb f9ba 	bl	8010ad6 <memset>
 8015762:	6365      	str	r5, [r4, #52]	; 0x34
 8015764:	63a5      	str	r5, [r4, #56]	; 0x38
 8015766:	64a5      	str	r5, [r4, #72]	; 0x48
 8015768:	64e5      	str	r5, [r4, #76]	; 0x4c
 801576a:	e7e0      	b.n	801572e <__sfp+0x4a>
 801576c:	08019d18 	.word	0x08019d18

08015770 <_malloc_trim_r>:
 8015770:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015774:	4f25      	ldr	r7, [pc, #148]	; (801580c <_malloc_trim_r+0x9c>)
 8015776:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8015818 <_malloc_trim_r+0xa8>
 801577a:	4689      	mov	r9, r1
 801577c:	4606      	mov	r6, r0
 801577e:	f7fb fc0f 	bl	8010fa0 <__malloc_lock>
 8015782:	68bb      	ldr	r3, [r7, #8]
 8015784:	685d      	ldr	r5, [r3, #4]
 8015786:	f1a8 0411 	sub.w	r4, r8, #17
 801578a:	f025 0503 	bic.w	r5, r5, #3
 801578e:	eba4 0409 	sub.w	r4, r4, r9
 8015792:	442c      	add	r4, r5
 8015794:	fbb4 f4f8 	udiv	r4, r4, r8
 8015798:	3c01      	subs	r4, #1
 801579a:	fb08 f404 	mul.w	r4, r8, r4
 801579e:	4544      	cmp	r4, r8
 80157a0:	da05      	bge.n	80157ae <_malloc_trim_r+0x3e>
 80157a2:	4630      	mov	r0, r6
 80157a4:	f7fb fc02 	bl	8010fac <__malloc_unlock>
 80157a8:	2000      	movs	r0, #0
 80157aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80157ae:	2100      	movs	r1, #0
 80157b0:	4630      	mov	r0, r6
 80157b2:	f7fb fc81 	bl	80110b8 <_sbrk_r>
 80157b6:	68bb      	ldr	r3, [r7, #8]
 80157b8:	442b      	add	r3, r5
 80157ba:	4298      	cmp	r0, r3
 80157bc:	d1f1      	bne.n	80157a2 <_malloc_trim_r+0x32>
 80157be:	4261      	negs	r1, r4
 80157c0:	4630      	mov	r0, r6
 80157c2:	f7fb fc79 	bl	80110b8 <_sbrk_r>
 80157c6:	3001      	adds	r0, #1
 80157c8:	d110      	bne.n	80157ec <_malloc_trim_r+0x7c>
 80157ca:	2100      	movs	r1, #0
 80157cc:	4630      	mov	r0, r6
 80157ce:	f7fb fc73 	bl	80110b8 <_sbrk_r>
 80157d2:	68ba      	ldr	r2, [r7, #8]
 80157d4:	1a83      	subs	r3, r0, r2
 80157d6:	2b0f      	cmp	r3, #15
 80157d8:	dde3      	ble.n	80157a2 <_malloc_trim_r+0x32>
 80157da:	490d      	ldr	r1, [pc, #52]	; (8015810 <_malloc_trim_r+0xa0>)
 80157dc:	6809      	ldr	r1, [r1, #0]
 80157de:	1a40      	subs	r0, r0, r1
 80157e0:	490c      	ldr	r1, [pc, #48]	; (8015814 <_malloc_trim_r+0xa4>)
 80157e2:	f043 0301 	orr.w	r3, r3, #1
 80157e6:	6008      	str	r0, [r1, #0]
 80157e8:	6053      	str	r3, [r2, #4]
 80157ea:	e7da      	b.n	80157a2 <_malloc_trim_r+0x32>
 80157ec:	68bb      	ldr	r3, [r7, #8]
 80157ee:	4a09      	ldr	r2, [pc, #36]	; (8015814 <_malloc_trim_r+0xa4>)
 80157f0:	1b2d      	subs	r5, r5, r4
 80157f2:	f045 0501 	orr.w	r5, r5, #1
 80157f6:	605d      	str	r5, [r3, #4]
 80157f8:	6813      	ldr	r3, [r2, #0]
 80157fa:	4630      	mov	r0, r6
 80157fc:	1b1c      	subs	r4, r3, r4
 80157fe:	6014      	str	r4, [r2, #0]
 8015800:	f7fb fbd4 	bl	8010fac <__malloc_unlock>
 8015804:	2001      	movs	r0, #1
 8015806:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801580a:	bf00      	nop
 801580c:	20000108 	.word	0x20000108
 8015810:	20000510 	.word	0x20000510
 8015814:	20000930 	.word	0x20000930
 8015818:	00000080 	.word	0x00000080

0801581c <_free_r>:
 801581c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015820:	4604      	mov	r4, r0
 8015822:	4688      	mov	r8, r1
 8015824:	2900      	cmp	r1, #0
 8015826:	f000 80ab 	beq.w	8015980 <_free_r+0x164>
 801582a:	f7fb fbb9 	bl	8010fa0 <__malloc_lock>
 801582e:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8015832:	4d54      	ldr	r5, [pc, #336]	; (8015984 <_free_r+0x168>)
 8015834:	f022 0001 	bic.w	r0, r2, #1
 8015838:	f1a8 0308 	sub.w	r3, r8, #8
 801583c:	181f      	adds	r7, r3, r0
 801583e:	68a9      	ldr	r1, [r5, #8]
 8015840:	687e      	ldr	r6, [r7, #4]
 8015842:	428f      	cmp	r7, r1
 8015844:	f026 0603 	bic.w	r6, r6, #3
 8015848:	f002 0201 	and.w	r2, r2, #1
 801584c:	d11b      	bne.n	8015886 <_free_r+0x6a>
 801584e:	4430      	add	r0, r6
 8015850:	b93a      	cbnz	r2, 8015862 <_free_r+0x46>
 8015852:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8015856:	1a9b      	subs	r3, r3, r2
 8015858:	4410      	add	r0, r2
 801585a:	6899      	ldr	r1, [r3, #8]
 801585c:	68da      	ldr	r2, [r3, #12]
 801585e:	60ca      	str	r2, [r1, #12]
 8015860:	6091      	str	r1, [r2, #8]
 8015862:	f040 0201 	orr.w	r2, r0, #1
 8015866:	605a      	str	r2, [r3, #4]
 8015868:	60ab      	str	r3, [r5, #8]
 801586a:	4b47      	ldr	r3, [pc, #284]	; (8015988 <_free_r+0x16c>)
 801586c:	681b      	ldr	r3, [r3, #0]
 801586e:	4298      	cmp	r0, r3
 8015870:	d304      	bcc.n	801587c <_free_r+0x60>
 8015872:	4b46      	ldr	r3, [pc, #280]	; (801598c <_free_r+0x170>)
 8015874:	4620      	mov	r0, r4
 8015876:	6819      	ldr	r1, [r3, #0]
 8015878:	f7ff ff7a 	bl	8015770 <_malloc_trim_r>
 801587c:	4620      	mov	r0, r4
 801587e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015882:	f7fb bb93 	b.w	8010fac <__malloc_unlock>
 8015886:	607e      	str	r6, [r7, #4]
 8015888:	2a00      	cmp	r2, #0
 801588a:	d139      	bne.n	8015900 <_free_r+0xe4>
 801588c:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8015890:	1a5b      	subs	r3, r3, r1
 8015892:	4408      	add	r0, r1
 8015894:	6899      	ldr	r1, [r3, #8]
 8015896:	f105 0e08 	add.w	lr, r5, #8
 801589a:	4571      	cmp	r1, lr
 801589c:	d032      	beq.n	8015904 <_free_r+0xe8>
 801589e:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 80158a2:	f8c1 e00c 	str.w	lr, [r1, #12]
 80158a6:	f8ce 1008 	str.w	r1, [lr, #8]
 80158aa:	19b9      	adds	r1, r7, r6
 80158ac:	6849      	ldr	r1, [r1, #4]
 80158ae:	07c9      	lsls	r1, r1, #31
 80158b0:	d40a      	bmi.n	80158c8 <_free_r+0xac>
 80158b2:	4430      	add	r0, r6
 80158b4:	68b9      	ldr	r1, [r7, #8]
 80158b6:	bb3a      	cbnz	r2, 8015908 <_free_r+0xec>
 80158b8:	4e35      	ldr	r6, [pc, #212]	; (8015990 <_free_r+0x174>)
 80158ba:	42b1      	cmp	r1, r6
 80158bc:	d124      	bne.n	8015908 <_free_r+0xec>
 80158be:	616b      	str	r3, [r5, #20]
 80158c0:	612b      	str	r3, [r5, #16]
 80158c2:	2201      	movs	r2, #1
 80158c4:	60d9      	str	r1, [r3, #12]
 80158c6:	6099      	str	r1, [r3, #8]
 80158c8:	f040 0101 	orr.w	r1, r0, #1
 80158cc:	6059      	str	r1, [r3, #4]
 80158ce:	5018      	str	r0, [r3, r0]
 80158d0:	2a00      	cmp	r2, #0
 80158d2:	d1d3      	bne.n	801587c <_free_r+0x60>
 80158d4:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80158d8:	d21a      	bcs.n	8015910 <_free_r+0xf4>
 80158da:	08c0      	lsrs	r0, r0, #3
 80158dc:	1081      	asrs	r1, r0, #2
 80158de:	2201      	movs	r2, #1
 80158e0:	408a      	lsls	r2, r1
 80158e2:	6869      	ldr	r1, [r5, #4]
 80158e4:	3001      	adds	r0, #1
 80158e6:	430a      	orrs	r2, r1
 80158e8:	606a      	str	r2, [r5, #4]
 80158ea:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 80158ee:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 80158f2:	6099      	str	r1, [r3, #8]
 80158f4:	3a08      	subs	r2, #8
 80158f6:	60da      	str	r2, [r3, #12]
 80158f8:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 80158fc:	60cb      	str	r3, [r1, #12]
 80158fe:	e7bd      	b.n	801587c <_free_r+0x60>
 8015900:	2200      	movs	r2, #0
 8015902:	e7d2      	b.n	80158aa <_free_r+0x8e>
 8015904:	2201      	movs	r2, #1
 8015906:	e7d0      	b.n	80158aa <_free_r+0x8e>
 8015908:	68fe      	ldr	r6, [r7, #12]
 801590a:	60ce      	str	r6, [r1, #12]
 801590c:	60b1      	str	r1, [r6, #8]
 801590e:	e7db      	b.n	80158c8 <_free_r+0xac>
 8015910:	0a42      	lsrs	r2, r0, #9
 8015912:	2a04      	cmp	r2, #4
 8015914:	d813      	bhi.n	801593e <_free_r+0x122>
 8015916:	0982      	lsrs	r2, r0, #6
 8015918:	3238      	adds	r2, #56	; 0x38
 801591a:	1c51      	adds	r1, r2, #1
 801591c:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8015920:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8015924:	428e      	cmp	r6, r1
 8015926:	d124      	bne.n	8015972 <_free_r+0x156>
 8015928:	2001      	movs	r0, #1
 801592a:	1092      	asrs	r2, r2, #2
 801592c:	fa00 f202 	lsl.w	r2, r0, r2
 8015930:	6868      	ldr	r0, [r5, #4]
 8015932:	4302      	orrs	r2, r0
 8015934:	606a      	str	r2, [r5, #4]
 8015936:	60de      	str	r6, [r3, #12]
 8015938:	6099      	str	r1, [r3, #8]
 801593a:	60b3      	str	r3, [r6, #8]
 801593c:	e7de      	b.n	80158fc <_free_r+0xe0>
 801593e:	2a14      	cmp	r2, #20
 8015940:	d801      	bhi.n	8015946 <_free_r+0x12a>
 8015942:	325b      	adds	r2, #91	; 0x5b
 8015944:	e7e9      	b.n	801591a <_free_r+0xfe>
 8015946:	2a54      	cmp	r2, #84	; 0x54
 8015948:	d802      	bhi.n	8015950 <_free_r+0x134>
 801594a:	0b02      	lsrs	r2, r0, #12
 801594c:	326e      	adds	r2, #110	; 0x6e
 801594e:	e7e4      	b.n	801591a <_free_r+0xfe>
 8015950:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8015954:	d802      	bhi.n	801595c <_free_r+0x140>
 8015956:	0bc2      	lsrs	r2, r0, #15
 8015958:	3277      	adds	r2, #119	; 0x77
 801595a:	e7de      	b.n	801591a <_free_r+0xfe>
 801595c:	f240 5154 	movw	r1, #1364	; 0x554
 8015960:	428a      	cmp	r2, r1
 8015962:	bf9a      	itte	ls
 8015964:	0c82      	lsrls	r2, r0, #18
 8015966:	327c      	addls	r2, #124	; 0x7c
 8015968:	227e      	movhi	r2, #126	; 0x7e
 801596a:	e7d6      	b.n	801591a <_free_r+0xfe>
 801596c:	6889      	ldr	r1, [r1, #8]
 801596e:	428e      	cmp	r6, r1
 8015970:	d004      	beq.n	801597c <_free_r+0x160>
 8015972:	684a      	ldr	r2, [r1, #4]
 8015974:	f022 0203 	bic.w	r2, r2, #3
 8015978:	4290      	cmp	r0, r2
 801597a:	d3f7      	bcc.n	801596c <_free_r+0x150>
 801597c:	68ce      	ldr	r6, [r1, #12]
 801597e:	e7da      	b.n	8015936 <_free_r+0x11a>
 8015980:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015984:	20000108 	.word	0x20000108
 8015988:	20000514 	.word	0x20000514
 801598c:	20000960 	.word	0x20000960
 8015990:	20000110 	.word	0x20000110

08015994 <__sfvwrite_r>:
 8015994:	6893      	ldr	r3, [r2, #8]
 8015996:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801599a:	4607      	mov	r7, r0
 801599c:	460c      	mov	r4, r1
 801599e:	4690      	mov	r8, r2
 80159a0:	b91b      	cbnz	r3, 80159aa <__sfvwrite_r+0x16>
 80159a2:	2000      	movs	r0, #0
 80159a4:	b003      	add	sp, #12
 80159a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80159aa:	898b      	ldrh	r3, [r1, #12]
 80159ac:	0718      	lsls	r0, r3, #28
 80159ae:	d526      	bpl.n	80159fe <__sfvwrite_r+0x6a>
 80159b0:	690b      	ldr	r3, [r1, #16]
 80159b2:	b323      	cbz	r3, 80159fe <__sfvwrite_r+0x6a>
 80159b4:	89a3      	ldrh	r3, [r4, #12]
 80159b6:	f8d8 6000 	ldr.w	r6, [r8]
 80159ba:	f013 0902 	ands.w	r9, r3, #2
 80159be:	d02d      	beq.n	8015a1c <__sfvwrite_r+0x88>
 80159c0:	f04f 0a00 	mov.w	sl, #0
 80159c4:	f8df b264 	ldr.w	fp, [pc, #612]	; 8015c2c <__sfvwrite_r+0x298>
 80159c8:	46d1      	mov	r9, sl
 80159ca:	f1b9 0f00 	cmp.w	r9, #0
 80159ce:	d01f      	beq.n	8015a10 <__sfvwrite_r+0x7c>
 80159d0:	45d9      	cmp	r9, fp
 80159d2:	464b      	mov	r3, r9
 80159d4:	4652      	mov	r2, sl
 80159d6:	bf28      	it	cs
 80159d8:	465b      	movcs	r3, fp
 80159da:	6a21      	ldr	r1, [r4, #32]
 80159dc:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80159de:	4638      	mov	r0, r7
 80159e0:	47a8      	blx	r5
 80159e2:	2800      	cmp	r0, #0
 80159e4:	f340 8089 	ble.w	8015afa <__sfvwrite_r+0x166>
 80159e8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80159ec:	4482      	add	sl, r0
 80159ee:	eba9 0900 	sub.w	r9, r9, r0
 80159f2:	1a18      	subs	r0, r3, r0
 80159f4:	f8c8 0008 	str.w	r0, [r8, #8]
 80159f8:	2800      	cmp	r0, #0
 80159fa:	d1e6      	bne.n	80159ca <__sfvwrite_r+0x36>
 80159fc:	e7d1      	b.n	80159a2 <__sfvwrite_r+0xe>
 80159fe:	4621      	mov	r1, r4
 8015a00:	4638      	mov	r0, r7
 8015a02:	f7fe fe2d 	bl	8014660 <__swsetup_r>
 8015a06:	2800      	cmp	r0, #0
 8015a08:	d0d4      	beq.n	80159b4 <__sfvwrite_r+0x20>
 8015a0a:	f04f 30ff 	mov.w	r0, #4294967295
 8015a0e:	e7c9      	b.n	80159a4 <__sfvwrite_r+0x10>
 8015a10:	f8d6 a000 	ldr.w	sl, [r6]
 8015a14:	f8d6 9004 	ldr.w	r9, [r6, #4]
 8015a18:	3608      	adds	r6, #8
 8015a1a:	e7d6      	b.n	80159ca <__sfvwrite_r+0x36>
 8015a1c:	f013 0301 	ands.w	r3, r3, #1
 8015a20:	d043      	beq.n	8015aaa <__sfvwrite_r+0x116>
 8015a22:	4648      	mov	r0, r9
 8015a24:	46ca      	mov	sl, r9
 8015a26:	46cb      	mov	fp, r9
 8015a28:	f1bb 0f00 	cmp.w	fp, #0
 8015a2c:	f000 80d9 	beq.w	8015be2 <__sfvwrite_r+0x24e>
 8015a30:	b950      	cbnz	r0, 8015a48 <__sfvwrite_r+0xb4>
 8015a32:	465a      	mov	r2, fp
 8015a34:	210a      	movs	r1, #10
 8015a36:	4650      	mov	r0, sl
 8015a38:	f7ea fbe2 	bl	8000200 <memchr>
 8015a3c:	2800      	cmp	r0, #0
 8015a3e:	f000 80d5 	beq.w	8015bec <__sfvwrite_r+0x258>
 8015a42:	3001      	adds	r0, #1
 8015a44:	eba0 090a 	sub.w	r9, r0, sl
 8015a48:	6820      	ldr	r0, [r4, #0]
 8015a4a:	6921      	ldr	r1, [r4, #16]
 8015a4c:	6962      	ldr	r2, [r4, #20]
 8015a4e:	45d9      	cmp	r9, fp
 8015a50:	464b      	mov	r3, r9
 8015a52:	bf28      	it	cs
 8015a54:	465b      	movcs	r3, fp
 8015a56:	4288      	cmp	r0, r1
 8015a58:	f240 80cb 	bls.w	8015bf2 <__sfvwrite_r+0x25e>
 8015a5c:	68a5      	ldr	r5, [r4, #8]
 8015a5e:	4415      	add	r5, r2
 8015a60:	42ab      	cmp	r3, r5
 8015a62:	f340 80c6 	ble.w	8015bf2 <__sfvwrite_r+0x25e>
 8015a66:	4651      	mov	r1, sl
 8015a68:	462a      	mov	r2, r5
 8015a6a:	f000 fdc9 	bl	8016600 <memmove>
 8015a6e:	6823      	ldr	r3, [r4, #0]
 8015a70:	442b      	add	r3, r5
 8015a72:	6023      	str	r3, [r4, #0]
 8015a74:	4621      	mov	r1, r4
 8015a76:	4638      	mov	r0, r7
 8015a78:	f7ff fd66 	bl	8015548 <_fflush_r>
 8015a7c:	2800      	cmp	r0, #0
 8015a7e:	d13c      	bne.n	8015afa <__sfvwrite_r+0x166>
 8015a80:	ebb9 0905 	subs.w	r9, r9, r5
 8015a84:	f040 80cf 	bne.w	8015c26 <__sfvwrite_r+0x292>
 8015a88:	4621      	mov	r1, r4
 8015a8a:	4638      	mov	r0, r7
 8015a8c:	f7ff fd5c 	bl	8015548 <_fflush_r>
 8015a90:	2800      	cmp	r0, #0
 8015a92:	d132      	bne.n	8015afa <__sfvwrite_r+0x166>
 8015a94:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015a98:	44aa      	add	sl, r5
 8015a9a:	ebab 0b05 	sub.w	fp, fp, r5
 8015a9e:	1b5d      	subs	r5, r3, r5
 8015aa0:	f8c8 5008 	str.w	r5, [r8, #8]
 8015aa4:	2d00      	cmp	r5, #0
 8015aa6:	d1bf      	bne.n	8015a28 <__sfvwrite_r+0x94>
 8015aa8:	e77b      	b.n	80159a2 <__sfvwrite_r+0xe>
 8015aaa:	4699      	mov	r9, r3
 8015aac:	469a      	mov	sl, r3
 8015aae:	f1ba 0f00 	cmp.w	sl, #0
 8015ab2:	d027      	beq.n	8015b04 <__sfvwrite_r+0x170>
 8015ab4:	89a2      	ldrh	r2, [r4, #12]
 8015ab6:	68a5      	ldr	r5, [r4, #8]
 8015ab8:	0591      	lsls	r1, r2, #22
 8015aba:	d565      	bpl.n	8015b88 <__sfvwrite_r+0x1f4>
 8015abc:	45aa      	cmp	sl, r5
 8015abe:	d33b      	bcc.n	8015b38 <__sfvwrite_r+0x1a4>
 8015ac0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8015ac4:	d036      	beq.n	8015b34 <__sfvwrite_r+0x1a0>
 8015ac6:	6921      	ldr	r1, [r4, #16]
 8015ac8:	6823      	ldr	r3, [r4, #0]
 8015aca:	1a5b      	subs	r3, r3, r1
 8015acc:	9301      	str	r3, [sp, #4]
 8015ace:	6963      	ldr	r3, [r4, #20]
 8015ad0:	2002      	movs	r0, #2
 8015ad2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8015ad6:	fb93 fbf0 	sdiv	fp, r3, r0
 8015ada:	9b01      	ldr	r3, [sp, #4]
 8015adc:	1c58      	adds	r0, r3, #1
 8015ade:	4450      	add	r0, sl
 8015ae0:	4583      	cmp	fp, r0
 8015ae2:	bf38      	it	cc
 8015ae4:	4683      	movcc	fp, r0
 8015ae6:	0553      	lsls	r3, r2, #21
 8015ae8:	d53e      	bpl.n	8015b68 <__sfvwrite_r+0x1d4>
 8015aea:	4659      	mov	r1, fp
 8015aec:	4638      	mov	r0, r7
 8015aee:	f7fa fdd9 	bl	80106a4 <_malloc_r>
 8015af2:	4605      	mov	r5, r0
 8015af4:	b950      	cbnz	r0, 8015b0c <__sfvwrite_r+0x178>
 8015af6:	230c      	movs	r3, #12
 8015af8:	603b      	str	r3, [r7, #0]
 8015afa:	89a3      	ldrh	r3, [r4, #12]
 8015afc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015b00:	81a3      	strh	r3, [r4, #12]
 8015b02:	e782      	b.n	8015a0a <__sfvwrite_r+0x76>
 8015b04:	e896 0600 	ldmia.w	r6, {r9, sl}
 8015b08:	3608      	adds	r6, #8
 8015b0a:	e7d0      	b.n	8015aae <__sfvwrite_r+0x11a>
 8015b0c:	9a01      	ldr	r2, [sp, #4]
 8015b0e:	6921      	ldr	r1, [r4, #16]
 8015b10:	f7fa ffd6 	bl	8010ac0 <memcpy>
 8015b14:	89a2      	ldrh	r2, [r4, #12]
 8015b16:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8015b1a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8015b1e:	81a2      	strh	r2, [r4, #12]
 8015b20:	9b01      	ldr	r3, [sp, #4]
 8015b22:	6125      	str	r5, [r4, #16]
 8015b24:	441d      	add	r5, r3
 8015b26:	ebab 0303 	sub.w	r3, fp, r3
 8015b2a:	6025      	str	r5, [r4, #0]
 8015b2c:	f8c4 b014 	str.w	fp, [r4, #20]
 8015b30:	4655      	mov	r5, sl
 8015b32:	60a3      	str	r3, [r4, #8]
 8015b34:	45aa      	cmp	sl, r5
 8015b36:	d200      	bcs.n	8015b3a <__sfvwrite_r+0x1a6>
 8015b38:	4655      	mov	r5, sl
 8015b3a:	462a      	mov	r2, r5
 8015b3c:	4649      	mov	r1, r9
 8015b3e:	6820      	ldr	r0, [r4, #0]
 8015b40:	f000 fd5e 	bl	8016600 <memmove>
 8015b44:	68a3      	ldr	r3, [r4, #8]
 8015b46:	1b5b      	subs	r3, r3, r5
 8015b48:	60a3      	str	r3, [r4, #8]
 8015b4a:	6823      	ldr	r3, [r4, #0]
 8015b4c:	441d      	add	r5, r3
 8015b4e:	6025      	str	r5, [r4, #0]
 8015b50:	4655      	mov	r5, sl
 8015b52:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015b56:	44a9      	add	r9, r5
 8015b58:	ebaa 0a05 	sub.w	sl, sl, r5
 8015b5c:	1b5d      	subs	r5, r3, r5
 8015b5e:	f8c8 5008 	str.w	r5, [r8, #8]
 8015b62:	2d00      	cmp	r5, #0
 8015b64:	d1a3      	bne.n	8015aae <__sfvwrite_r+0x11a>
 8015b66:	e71c      	b.n	80159a2 <__sfvwrite_r+0xe>
 8015b68:	465a      	mov	r2, fp
 8015b6a:	4638      	mov	r0, r7
 8015b6c:	f001 f94a 	bl	8016e04 <_realloc_r>
 8015b70:	4605      	mov	r5, r0
 8015b72:	2800      	cmp	r0, #0
 8015b74:	d1d4      	bne.n	8015b20 <__sfvwrite_r+0x18c>
 8015b76:	6921      	ldr	r1, [r4, #16]
 8015b78:	4638      	mov	r0, r7
 8015b7a:	f7ff fe4f 	bl	801581c <_free_r>
 8015b7e:	89a3      	ldrh	r3, [r4, #12]
 8015b80:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8015b84:	81a3      	strh	r3, [r4, #12]
 8015b86:	e7b6      	b.n	8015af6 <__sfvwrite_r+0x162>
 8015b88:	6820      	ldr	r0, [r4, #0]
 8015b8a:	6923      	ldr	r3, [r4, #16]
 8015b8c:	4298      	cmp	r0, r3
 8015b8e:	d802      	bhi.n	8015b96 <__sfvwrite_r+0x202>
 8015b90:	6962      	ldr	r2, [r4, #20]
 8015b92:	4592      	cmp	sl, r2
 8015b94:	d215      	bcs.n	8015bc2 <__sfvwrite_r+0x22e>
 8015b96:	4555      	cmp	r5, sl
 8015b98:	bf28      	it	cs
 8015b9a:	4655      	movcs	r5, sl
 8015b9c:	462a      	mov	r2, r5
 8015b9e:	4649      	mov	r1, r9
 8015ba0:	f000 fd2e 	bl	8016600 <memmove>
 8015ba4:	68a3      	ldr	r3, [r4, #8]
 8015ba6:	6822      	ldr	r2, [r4, #0]
 8015ba8:	1b5b      	subs	r3, r3, r5
 8015baa:	442a      	add	r2, r5
 8015bac:	60a3      	str	r3, [r4, #8]
 8015bae:	6022      	str	r2, [r4, #0]
 8015bb0:	2b00      	cmp	r3, #0
 8015bb2:	d1ce      	bne.n	8015b52 <__sfvwrite_r+0x1be>
 8015bb4:	4621      	mov	r1, r4
 8015bb6:	4638      	mov	r0, r7
 8015bb8:	f7ff fcc6 	bl	8015548 <_fflush_r>
 8015bbc:	2800      	cmp	r0, #0
 8015bbe:	d0c8      	beq.n	8015b52 <__sfvwrite_r+0x1be>
 8015bc0:	e79b      	b.n	8015afa <__sfvwrite_r+0x166>
 8015bc2:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8015bc6:	4553      	cmp	r3, sl
 8015bc8:	bf28      	it	cs
 8015bca:	4653      	movcs	r3, sl
 8015bcc:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8015bce:	fb93 f3f2 	sdiv	r3, r3, r2
 8015bd2:	6a21      	ldr	r1, [r4, #32]
 8015bd4:	4353      	muls	r3, r2
 8015bd6:	4638      	mov	r0, r7
 8015bd8:	464a      	mov	r2, r9
 8015bda:	47a8      	blx	r5
 8015bdc:	1e05      	subs	r5, r0, #0
 8015bde:	dcb8      	bgt.n	8015b52 <__sfvwrite_r+0x1be>
 8015be0:	e78b      	b.n	8015afa <__sfvwrite_r+0x166>
 8015be2:	e896 0c00 	ldmia.w	r6, {sl, fp}
 8015be6:	2000      	movs	r0, #0
 8015be8:	3608      	adds	r6, #8
 8015bea:	e71d      	b.n	8015a28 <__sfvwrite_r+0x94>
 8015bec:	f10b 0901 	add.w	r9, fp, #1
 8015bf0:	e72a      	b.n	8015a48 <__sfvwrite_r+0xb4>
 8015bf2:	4293      	cmp	r3, r2
 8015bf4:	db09      	blt.n	8015c0a <__sfvwrite_r+0x276>
 8015bf6:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8015bf8:	6a21      	ldr	r1, [r4, #32]
 8015bfa:	4613      	mov	r3, r2
 8015bfc:	4638      	mov	r0, r7
 8015bfe:	4652      	mov	r2, sl
 8015c00:	47a8      	blx	r5
 8015c02:	1e05      	subs	r5, r0, #0
 8015c04:	f73f af3c 	bgt.w	8015a80 <__sfvwrite_r+0xec>
 8015c08:	e777      	b.n	8015afa <__sfvwrite_r+0x166>
 8015c0a:	461a      	mov	r2, r3
 8015c0c:	4651      	mov	r1, sl
 8015c0e:	9301      	str	r3, [sp, #4]
 8015c10:	f000 fcf6 	bl	8016600 <memmove>
 8015c14:	9b01      	ldr	r3, [sp, #4]
 8015c16:	68a2      	ldr	r2, [r4, #8]
 8015c18:	1ad2      	subs	r2, r2, r3
 8015c1a:	60a2      	str	r2, [r4, #8]
 8015c1c:	6822      	ldr	r2, [r4, #0]
 8015c1e:	441a      	add	r2, r3
 8015c20:	6022      	str	r2, [r4, #0]
 8015c22:	461d      	mov	r5, r3
 8015c24:	e72c      	b.n	8015a80 <__sfvwrite_r+0xec>
 8015c26:	2001      	movs	r0, #1
 8015c28:	e734      	b.n	8015a94 <__sfvwrite_r+0x100>
 8015c2a:	bf00      	nop
 8015c2c:	7ffffc00 	.word	0x7ffffc00

08015c30 <_fwalk_reent>:
 8015c30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015c34:	4680      	mov	r8, r0
 8015c36:	4689      	mov	r9, r1
 8015c38:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 8015c3c:	2600      	movs	r6, #0
 8015c3e:	b914      	cbnz	r4, 8015c46 <_fwalk_reent+0x16>
 8015c40:	4630      	mov	r0, r6
 8015c42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015c46:	68a5      	ldr	r5, [r4, #8]
 8015c48:	6867      	ldr	r7, [r4, #4]
 8015c4a:	3f01      	subs	r7, #1
 8015c4c:	d501      	bpl.n	8015c52 <_fwalk_reent+0x22>
 8015c4e:	6824      	ldr	r4, [r4, #0]
 8015c50:	e7f5      	b.n	8015c3e <_fwalk_reent+0xe>
 8015c52:	89ab      	ldrh	r3, [r5, #12]
 8015c54:	2b01      	cmp	r3, #1
 8015c56:	d907      	bls.n	8015c68 <_fwalk_reent+0x38>
 8015c58:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8015c5c:	3301      	adds	r3, #1
 8015c5e:	d003      	beq.n	8015c68 <_fwalk_reent+0x38>
 8015c60:	4629      	mov	r1, r5
 8015c62:	4640      	mov	r0, r8
 8015c64:	47c8      	blx	r9
 8015c66:	4306      	orrs	r6, r0
 8015c68:	3568      	adds	r5, #104	; 0x68
 8015c6a:	e7ee      	b.n	8015c4a <_fwalk_reent+0x1a>

08015c6c <rshift>:
 8015c6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015c6e:	6906      	ldr	r6, [r0, #16]
 8015c70:	114b      	asrs	r3, r1, #5
 8015c72:	42b3      	cmp	r3, r6
 8015c74:	f100 0514 	add.w	r5, r0, #20
 8015c78:	da2b      	bge.n	8015cd2 <rshift+0x66>
 8015c7a:	f011 011f 	ands.w	r1, r1, #31
 8015c7e:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 8015c82:	eb05 0283 	add.w	r2, r5, r3, lsl #2
 8015c86:	d108      	bne.n	8015c9a <rshift+0x2e>
 8015c88:	4629      	mov	r1, r5
 8015c8a:	42b2      	cmp	r2, r6
 8015c8c:	460b      	mov	r3, r1
 8015c8e:	d210      	bcs.n	8015cb2 <rshift+0x46>
 8015c90:	f852 3b04 	ldr.w	r3, [r2], #4
 8015c94:	f841 3b04 	str.w	r3, [r1], #4
 8015c98:	e7f7      	b.n	8015c8a <rshift+0x1e>
 8015c9a:	f855 4023 	ldr.w	r4, [r5, r3, lsl #2]
 8015c9e:	f1c1 0e20 	rsb	lr, r1, #32
 8015ca2:	3204      	adds	r2, #4
 8015ca4:	40cc      	lsrs	r4, r1
 8015ca6:	462b      	mov	r3, r5
 8015ca8:	42b2      	cmp	r2, r6
 8015caa:	d308      	bcc.n	8015cbe <rshift+0x52>
 8015cac:	601c      	str	r4, [r3, #0]
 8015cae:	b104      	cbz	r4, 8015cb2 <rshift+0x46>
 8015cb0:	3304      	adds	r3, #4
 8015cb2:	1b5b      	subs	r3, r3, r5
 8015cb4:	109b      	asrs	r3, r3, #2
 8015cb6:	6103      	str	r3, [r0, #16]
 8015cb8:	b903      	cbnz	r3, 8015cbc <rshift+0x50>
 8015cba:	6143      	str	r3, [r0, #20]
 8015cbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015cbe:	6817      	ldr	r7, [r2, #0]
 8015cc0:	fa07 f70e 	lsl.w	r7, r7, lr
 8015cc4:	433c      	orrs	r4, r7
 8015cc6:	f843 4b04 	str.w	r4, [r3], #4
 8015cca:	f852 4b04 	ldr.w	r4, [r2], #4
 8015cce:	40cc      	lsrs	r4, r1
 8015cd0:	e7ea      	b.n	8015ca8 <rshift+0x3c>
 8015cd2:	462b      	mov	r3, r5
 8015cd4:	e7ed      	b.n	8015cb2 <rshift+0x46>

08015cd6 <__hexdig_fun>:
 8015cd6:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8015cda:	2b09      	cmp	r3, #9
 8015cdc:	d802      	bhi.n	8015ce4 <__hexdig_fun+0xe>
 8015cde:	3820      	subs	r0, #32
 8015ce0:	b2c0      	uxtb	r0, r0
 8015ce2:	4770      	bx	lr
 8015ce4:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8015ce8:	2b05      	cmp	r3, #5
 8015cea:	d801      	bhi.n	8015cf0 <__hexdig_fun+0x1a>
 8015cec:	3847      	subs	r0, #71	; 0x47
 8015cee:	e7f7      	b.n	8015ce0 <__hexdig_fun+0xa>
 8015cf0:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8015cf4:	2b05      	cmp	r3, #5
 8015cf6:	d801      	bhi.n	8015cfc <__hexdig_fun+0x26>
 8015cf8:	3827      	subs	r0, #39	; 0x27
 8015cfa:	e7f1      	b.n	8015ce0 <__hexdig_fun+0xa>
 8015cfc:	2000      	movs	r0, #0
 8015cfe:	4770      	bx	lr

08015d00 <__gethex>:
 8015d00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015d04:	b08b      	sub	sp, #44	; 0x2c
 8015d06:	468a      	mov	sl, r1
 8015d08:	9002      	str	r0, [sp, #8]
 8015d0a:	9816      	ldr	r0, [sp, #88]	; 0x58
 8015d0c:	9306      	str	r3, [sp, #24]
 8015d0e:	4690      	mov	r8, r2
 8015d10:	f000 fbe2 	bl	80164d8 <__localeconv_l>
 8015d14:	6803      	ldr	r3, [r0, #0]
 8015d16:	9303      	str	r3, [sp, #12]
 8015d18:	4618      	mov	r0, r3
 8015d1a:	f7ea fa63 	bl	80001e4 <strlen>
 8015d1e:	9b03      	ldr	r3, [sp, #12]
 8015d20:	9001      	str	r0, [sp, #4]
 8015d22:	4403      	add	r3, r0
 8015d24:	f04f 0b00 	mov.w	fp, #0
 8015d28:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8015d2c:	9307      	str	r3, [sp, #28]
 8015d2e:	f8da 3000 	ldr.w	r3, [sl]
 8015d32:	3302      	adds	r3, #2
 8015d34:	461f      	mov	r7, r3
 8015d36:	f813 0b01 	ldrb.w	r0, [r3], #1
 8015d3a:	2830      	cmp	r0, #48	; 0x30
 8015d3c:	d06c      	beq.n	8015e18 <__gethex+0x118>
 8015d3e:	f7ff ffca 	bl	8015cd6 <__hexdig_fun>
 8015d42:	4604      	mov	r4, r0
 8015d44:	2800      	cmp	r0, #0
 8015d46:	d16a      	bne.n	8015e1e <__gethex+0x11e>
 8015d48:	9a01      	ldr	r2, [sp, #4]
 8015d4a:	9903      	ldr	r1, [sp, #12]
 8015d4c:	4638      	mov	r0, r7
 8015d4e:	f001 fa50 	bl	80171f2 <strncmp>
 8015d52:	2800      	cmp	r0, #0
 8015d54:	d166      	bne.n	8015e24 <__gethex+0x124>
 8015d56:	9b01      	ldr	r3, [sp, #4]
 8015d58:	5cf8      	ldrb	r0, [r7, r3]
 8015d5a:	18fe      	adds	r6, r7, r3
 8015d5c:	f7ff ffbb 	bl	8015cd6 <__hexdig_fun>
 8015d60:	2800      	cmp	r0, #0
 8015d62:	d062      	beq.n	8015e2a <__gethex+0x12a>
 8015d64:	4633      	mov	r3, r6
 8015d66:	7818      	ldrb	r0, [r3, #0]
 8015d68:	2830      	cmp	r0, #48	; 0x30
 8015d6a:	461f      	mov	r7, r3
 8015d6c:	f103 0301 	add.w	r3, r3, #1
 8015d70:	d0f9      	beq.n	8015d66 <__gethex+0x66>
 8015d72:	f7ff ffb0 	bl	8015cd6 <__hexdig_fun>
 8015d76:	fab0 f580 	clz	r5, r0
 8015d7a:	096d      	lsrs	r5, r5, #5
 8015d7c:	4634      	mov	r4, r6
 8015d7e:	f04f 0b01 	mov.w	fp, #1
 8015d82:	463a      	mov	r2, r7
 8015d84:	4616      	mov	r6, r2
 8015d86:	3201      	adds	r2, #1
 8015d88:	7830      	ldrb	r0, [r6, #0]
 8015d8a:	f7ff ffa4 	bl	8015cd6 <__hexdig_fun>
 8015d8e:	2800      	cmp	r0, #0
 8015d90:	d1f8      	bne.n	8015d84 <__gethex+0x84>
 8015d92:	9a01      	ldr	r2, [sp, #4]
 8015d94:	9903      	ldr	r1, [sp, #12]
 8015d96:	4630      	mov	r0, r6
 8015d98:	f001 fa2b 	bl	80171f2 <strncmp>
 8015d9c:	b950      	cbnz	r0, 8015db4 <__gethex+0xb4>
 8015d9e:	b954      	cbnz	r4, 8015db6 <__gethex+0xb6>
 8015da0:	9b01      	ldr	r3, [sp, #4]
 8015da2:	18f4      	adds	r4, r6, r3
 8015da4:	4622      	mov	r2, r4
 8015da6:	4616      	mov	r6, r2
 8015da8:	3201      	adds	r2, #1
 8015daa:	7830      	ldrb	r0, [r6, #0]
 8015dac:	f7ff ff93 	bl	8015cd6 <__hexdig_fun>
 8015db0:	2800      	cmp	r0, #0
 8015db2:	d1f8      	bne.n	8015da6 <__gethex+0xa6>
 8015db4:	b10c      	cbz	r4, 8015dba <__gethex+0xba>
 8015db6:	1ba4      	subs	r4, r4, r6
 8015db8:	00a4      	lsls	r4, r4, #2
 8015dba:	7833      	ldrb	r3, [r6, #0]
 8015dbc:	2b50      	cmp	r3, #80	; 0x50
 8015dbe:	d001      	beq.n	8015dc4 <__gethex+0xc4>
 8015dc0:	2b70      	cmp	r3, #112	; 0x70
 8015dc2:	d140      	bne.n	8015e46 <__gethex+0x146>
 8015dc4:	7873      	ldrb	r3, [r6, #1]
 8015dc6:	2b2b      	cmp	r3, #43	; 0x2b
 8015dc8:	d035      	beq.n	8015e36 <__gethex+0x136>
 8015dca:	2b2d      	cmp	r3, #45	; 0x2d
 8015dcc:	d02f      	beq.n	8015e2e <__gethex+0x12e>
 8015dce:	1c71      	adds	r1, r6, #1
 8015dd0:	f04f 0900 	mov.w	r9, #0
 8015dd4:	7808      	ldrb	r0, [r1, #0]
 8015dd6:	f7ff ff7e 	bl	8015cd6 <__hexdig_fun>
 8015dda:	1e43      	subs	r3, r0, #1
 8015ddc:	b2db      	uxtb	r3, r3
 8015dde:	2b18      	cmp	r3, #24
 8015de0:	d831      	bhi.n	8015e46 <__gethex+0x146>
 8015de2:	f1a0 0210 	sub.w	r2, r0, #16
 8015de6:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8015dea:	f7ff ff74 	bl	8015cd6 <__hexdig_fun>
 8015dee:	1e43      	subs	r3, r0, #1
 8015df0:	b2db      	uxtb	r3, r3
 8015df2:	2b18      	cmp	r3, #24
 8015df4:	d922      	bls.n	8015e3c <__gethex+0x13c>
 8015df6:	f1b9 0f00 	cmp.w	r9, #0
 8015dfa:	d000      	beq.n	8015dfe <__gethex+0xfe>
 8015dfc:	4252      	negs	r2, r2
 8015dfe:	4414      	add	r4, r2
 8015e00:	f8ca 1000 	str.w	r1, [sl]
 8015e04:	b30d      	cbz	r5, 8015e4a <__gethex+0x14a>
 8015e06:	f1bb 0f00 	cmp.w	fp, #0
 8015e0a:	bf14      	ite	ne
 8015e0c:	2700      	movne	r7, #0
 8015e0e:	2706      	moveq	r7, #6
 8015e10:	4638      	mov	r0, r7
 8015e12:	b00b      	add	sp, #44	; 0x2c
 8015e14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015e18:	f10b 0b01 	add.w	fp, fp, #1
 8015e1c:	e78a      	b.n	8015d34 <__gethex+0x34>
 8015e1e:	2500      	movs	r5, #0
 8015e20:	462c      	mov	r4, r5
 8015e22:	e7ae      	b.n	8015d82 <__gethex+0x82>
 8015e24:	463e      	mov	r6, r7
 8015e26:	2501      	movs	r5, #1
 8015e28:	e7c7      	b.n	8015dba <__gethex+0xba>
 8015e2a:	4604      	mov	r4, r0
 8015e2c:	e7fb      	b.n	8015e26 <__gethex+0x126>
 8015e2e:	f04f 0901 	mov.w	r9, #1
 8015e32:	1cb1      	adds	r1, r6, #2
 8015e34:	e7ce      	b.n	8015dd4 <__gethex+0xd4>
 8015e36:	f04f 0900 	mov.w	r9, #0
 8015e3a:	e7fa      	b.n	8015e32 <__gethex+0x132>
 8015e3c:	230a      	movs	r3, #10
 8015e3e:	fb03 0202 	mla	r2, r3, r2, r0
 8015e42:	3a10      	subs	r2, #16
 8015e44:	e7cf      	b.n	8015de6 <__gethex+0xe6>
 8015e46:	4631      	mov	r1, r6
 8015e48:	e7da      	b.n	8015e00 <__gethex+0x100>
 8015e4a:	1bf3      	subs	r3, r6, r7
 8015e4c:	3b01      	subs	r3, #1
 8015e4e:	4629      	mov	r1, r5
 8015e50:	2b07      	cmp	r3, #7
 8015e52:	dc49      	bgt.n	8015ee8 <__gethex+0x1e8>
 8015e54:	9802      	ldr	r0, [sp, #8]
 8015e56:	f000 fbed 	bl	8016634 <_Balloc>
 8015e5a:	9b01      	ldr	r3, [sp, #4]
 8015e5c:	f100 0914 	add.w	r9, r0, #20
 8015e60:	f04f 0b00 	mov.w	fp, #0
 8015e64:	f1c3 0301 	rsb	r3, r3, #1
 8015e68:	4605      	mov	r5, r0
 8015e6a:	f8cd 9010 	str.w	r9, [sp, #16]
 8015e6e:	46da      	mov	sl, fp
 8015e70:	9308      	str	r3, [sp, #32]
 8015e72:	42b7      	cmp	r7, r6
 8015e74:	d33b      	bcc.n	8015eee <__gethex+0x1ee>
 8015e76:	9804      	ldr	r0, [sp, #16]
 8015e78:	f840 ab04 	str.w	sl, [r0], #4
 8015e7c:	eba0 0009 	sub.w	r0, r0, r9
 8015e80:	1080      	asrs	r0, r0, #2
 8015e82:	6128      	str	r0, [r5, #16]
 8015e84:	0147      	lsls	r7, r0, #5
 8015e86:	4650      	mov	r0, sl
 8015e88:	f000 fc98 	bl	80167bc <__hi0bits>
 8015e8c:	f8d8 6000 	ldr.w	r6, [r8]
 8015e90:	1a3f      	subs	r7, r7, r0
 8015e92:	42b7      	cmp	r7, r6
 8015e94:	dd64      	ble.n	8015f60 <__gethex+0x260>
 8015e96:	1bbf      	subs	r7, r7, r6
 8015e98:	4639      	mov	r1, r7
 8015e9a:	4628      	mov	r0, r5
 8015e9c:	f000 ff91 	bl	8016dc2 <__any_on>
 8015ea0:	4682      	mov	sl, r0
 8015ea2:	b178      	cbz	r0, 8015ec4 <__gethex+0x1c4>
 8015ea4:	1e7b      	subs	r3, r7, #1
 8015ea6:	1159      	asrs	r1, r3, #5
 8015ea8:	f003 021f 	and.w	r2, r3, #31
 8015eac:	f04f 0a01 	mov.w	sl, #1
 8015eb0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8015eb4:	fa0a f202 	lsl.w	r2, sl, r2
 8015eb8:	420a      	tst	r2, r1
 8015eba:	d003      	beq.n	8015ec4 <__gethex+0x1c4>
 8015ebc:	4553      	cmp	r3, sl
 8015ebe:	dc46      	bgt.n	8015f4e <__gethex+0x24e>
 8015ec0:	f04f 0a02 	mov.w	sl, #2
 8015ec4:	4639      	mov	r1, r7
 8015ec6:	4628      	mov	r0, r5
 8015ec8:	f7ff fed0 	bl	8015c6c <rshift>
 8015ecc:	443c      	add	r4, r7
 8015ece:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015ed2:	429c      	cmp	r4, r3
 8015ed4:	dd52      	ble.n	8015f7c <__gethex+0x27c>
 8015ed6:	4629      	mov	r1, r5
 8015ed8:	9802      	ldr	r0, [sp, #8]
 8015eda:	f000 fbdf 	bl	801669c <_Bfree>
 8015ede:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8015ee0:	2300      	movs	r3, #0
 8015ee2:	6013      	str	r3, [r2, #0]
 8015ee4:	27a3      	movs	r7, #163	; 0xa3
 8015ee6:	e793      	b.n	8015e10 <__gethex+0x110>
 8015ee8:	3101      	adds	r1, #1
 8015eea:	105b      	asrs	r3, r3, #1
 8015eec:	e7b0      	b.n	8015e50 <__gethex+0x150>
 8015eee:	1e73      	subs	r3, r6, #1
 8015ef0:	9305      	str	r3, [sp, #20]
 8015ef2:	9a07      	ldr	r2, [sp, #28]
 8015ef4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8015ef8:	4293      	cmp	r3, r2
 8015efa:	d018      	beq.n	8015f2e <__gethex+0x22e>
 8015efc:	f1bb 0f20 	cmp.w	fp, #32
 8015f00:	d107      	bne.n	8015f12 <__gethex+0x212>
 8015f02:	9b04      	ldr	r3, [sp, #16]
 8015f04:	f8c3 a000 	str.w	sl, [r3]
 8015f08:	3304      	adds	r3, #4
 8015f0a:	f04f 0a00 	mov.w	sl, #0
 8015f0e:	9304      	str	r3, [sp, #16]
 8015f10:	46d3      	mov	fp, sl
 8015f12:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8015f16:	f7ff fede 	bl	8015cd6 <__hexdig_fun>
 8015f1a:	f000 000f 	and.w	r0, r0, #15
 8015f1e:	fa00 f00b 	lsl.w	r0, r0, fp
 8015f22:	ea4a 0a00 	orr.w	sl, sl, r0
 8015f26:	f10b 0b04 	add.w	fp, fp, #4
 8015f2a:	9b05      	ldr	r3, [sp, #20]
 8015f2c:	e00d      	b.n	8015f4a <__gethex+0x24a>
 8015f2e:	9b05      	ldr	r3, [sp, #20]
 8015f30:	9a08      	ldr	r2, [sp, #32]
 8015f32:	4413      	add	r3, r2
 8015f34:	429f      	cmp	r7, r3
 8015f36:	d8e1      	bhi.n	8015efc <__gethex+0x1fc>
 8015f38:	4618      	mov	r0, r3
 8015f3a:	9a01      	ldr	r2, [sp, #4]
 8015f3c:	9903      	ldr	r1, [sp, #12]
 8015f3e:	9309      	str	r3, [sp, #36]	; 0x24
 8015f40:	f001 f957 	bl	80171f2 <strncmp>
 8015f44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015f46:	2800      	cmp	r0, #0
 8015f48:	d1d8      	bne.n	8015efc <__gethex+0x1fc>
 8015f4a:	461e      	mov	r6, r3
 8015f4c:	e791      	b.n	8015e72 <__gethex+0x172>
 8015f4e:	1eb9      	subs	r1, r7, #2
 8015f50:	4628      	mov	r0, r5
 8015f52:	f000 ff36 	bl	8016dc2 <__any_on>
 8015f56:	2800      	cmp	r0, #0
 8015f58:	d0b2      	beq.n	8015ec0 <__gethex+0x1c0>
 8015f5a:	f04f 0a03 	mov.w	sl, #3
 8015f5e:	e7b1      	b.n	8015ec4 <__gethex+0x1c4>
 8015f60:	da09      	bge.n	8015f76 <__gethex+0x276>
 8015f62:	1bf7      	subs	r7, r6, r7
 8015f64:	4629      	mov	r1, r5
 8015f66:	463a      	mov	r2, r7
 8015f68:	9802      	ldr	r0, [sp, #8]
 8015f6a:	f000 fd59 	bl	8016a20 <__lshift>
 8015f6e:	1be4      	subs	r4, r4, r7
 8015f70:	4605      	mov	r5, r0
 8015f72:	f100 0914 	add.w	r9, r0, #20
 8015f76:	f04f 0a00 	mov.w	sl, #0
 8015f7a:	e7a8      	b.n	8015ece <__gethex+0x1ce>
 8015f7c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8015f80:	4284      	cmp	r4, r0
 8015f82:	da6a      	bge.n	801605a <__gethex+0x35a>
 8015f84:	1b04      	subs	r4, r0, r4
 8015f86:	42a6      	cmp	r6, r4
 8015f88:	dc2e      	bgt.n	8015fe8 <__gethex+0x2e8>
 8015f8a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015f8e:	2b02      	cmp	r3, #2
 8015f90:	d022      	beq.n	8015fd8 <__gethex+0x2d8>
 8015f92:	2b03      	cmp	r3, #3
 8015f94:	d024      	beq.n	8015fe0 <__gethex+0x2e0>
 8015f96:	2b01      	cmp	r3, #1
 8015f98:	d115      	bne.n	8015fc6 <__gethex+0x2c6>
 8015f9a:	42a6      	cmp	r6, r4
 8015f9c:	d113      	bne.n	8015fc6 <__gethex+0x2c6>
 8015f9e:	2e01      	cmp	r6, #1
 8015fa0:	dc0b      	bgt.n	8015fba <__gethex+0x2ba>
 8015fa2:	9a06      	ldr	r2, [sp, #24]
 8015fa4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8015fa8:	6013      	str	r3, [r2, #0]
 8015faa:	2301      	movs	r3, #1
 8015fac:	612b      	str	r3, [r5, #16]
 8015fae:	f8c9 3000 	str.w	r3, [r9]
 8015fb2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015fb4:	2762      	movs	r7, #98	; 0x62
 8015fb6:	601d      	str	r5, [r3, #0]
 8015fb8:	e72a      	b.n	8015e10 <__gethex+0x110>
 8015fba:	1e71      	subs	r1, r6, #1
 8015fbc:	4628      	mov	r0, r5
 8015fbe:	f000 ff00 	bl	8016dc2 <__any_on>
 8015fc2:	2800      	cmp	r0, #0
 8015fc4:	d1ed      	bne.n	8015fa2 <__gethex+0x2a2>
 8015fc6:	4629      	mov	r1, r5
 8015fc8:	9802      	ldr	r0, [sp, #8]
 8015fca:	f000 fb67 	bl	801669c <_Bfree>
 8015fce:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8015fd0:	2300      	movs	r3, #0
 8015fd2:	6013      	str	r3, [r2, #0]
 8015fd4:	2750      	movs	r7, #80	; 0x50
 8015fd6:	e71b      	b.n	8015e10 <__gethex+0x110>
 8015fd8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015fda:	2b00      	cmp	r3, #0
 8015fdc:	d0e1      	beq.n	8015fa2 <__gethex+0x2a2>
 8015fde:	e7f2      	b.n	8015fc6 <__gethex+0x2c6>
 8015fe0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015fe2:	2b00      	cmp	r3, #0
 8015fe4:	d1dd      	bne.n	8015fa2 <__gethex+0x2a2>
 8015fe6:	e7ee      	b.n	8015fc6 <__gethex+0x2c6>
 8015fe8:	1e67      	subs	r7, r4, #1
 8015fea:	f1ba 0f00 	cmp.w	sl, #0
 8015fee:	d131      	bne.n	8016054 <__gethex+0x354>
 8015ff0:	b127      	cbz	r7, 8015ffc <__gethex+0x2fc>
 8015ff2:	4639      	mov	r1, r7
 8015ff4:	4628      	mov	r0, r5
 8015ff6:	f000 fee4 	bl	8016dc2 <__any_on>
 8015ffa:	4682      	mov	sl, r0
 8015ffc:	117a      	asrs	r2, r7, #5
 8015ffe:	2301      	movs	r3, #1
 8016000:	f007 071f 	and.w	r7, r7, #31
 8016004:	fa03 f707 	lsl.w	r7, r3, r7
 8016008:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 801600c:	4621      	mov	r1, r4
 801600e:	421f      	tst	r7, r3
 8016010:	4628      	mov	r0, r5
 8016012:	bf18      	it	ne
 8016014:	f04a 0a02 	orrne.w	sl, sl, #2
 8016018:	1b36      	subs	r6, r6, r4
 801601a:	f7ff fe27 	bl	8015c6c <rshift>
 801601e:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8016022:	2702      	movs	r7, #2
 8016024:	f1ba 0f00 	cmp.w	sl, #0
 8016028:	d045      	beq.n	80160b6 <__gethex+0x3b6>
 801602a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801602e:	2b02      	cmp	r3, #2
 8016030:	d015      	beq.n	801605e <__gethex+0x35e>
 8016032:	2b03      	cmp	r3, #3
 8016034:	d017      	beq.n	8016066 <__gethex+0x366>
 8016036:	2b01      	cmp	r3, #1
 8016038:	d109      	bne.n	801604e <__gethex+0x34e>
 801603a:	f01a 0f02 	tst.w	sl, #2
 801603e:	d006      	beq.n	801604e <__gethex+0x34e>
 8016040:	f8d9 3000 	ldr.w	r3, [r9]
 8016044:	ea4a 0a03 	orr.w	sl, sl, r3
 8016048:	f01a 0f01 	tst.w	sl, #1
 801604c:	d10e      	bne.n	801606c <__gethex+0x36c>
 801604e:	f047 0710 	orr.w	r7, r7, #16
 8016052:	e030      	b.n	80160b6 <__gethex+0x3b6>
 8016054:	f04f 0a01 	mov.w	sl, #1
 8016058:	e7d0      	b.n	8015ffc <__gethex+0x2fc>
 801605a:	2701      	movs	r7, #1
 801605c:	e7e2      	b.n	8016024 <__gethex+0x324>
 801605e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8016060:	f1c3 0301 	rsb	r3, r3, #1
 8016064:	9315      	str	r3, [sp, #84]	; 0x54
 8016066:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8016068:	2b00      	cmp	r3, #0
 801606a:	d0f0      	beq.n	801604e <__gethex+0x34e>
 801606c:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8016070:	f105 0314 	add.w	r3, r5, #20
 8016074:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8016078:	eb03 010a 	add.w	r1, r3, sl
 801607c:	2000      	movs	r0, #0
 801607e:	681a      	ldr	r2, [r3, #0]
 8016080:	f1b2 3fff 	cmp.w	r2, #4294967295
 8016084:	d01c      	beq.n	80160c0 <__gethex+0x3c0>
 8016086:	3201      	adds	r2, #1
 8016088:	601a      	str	r2, [r3, #0]
 801608a:	2f02      	cmp	r7, #2
 801608c:	f105 0314 	add.w	r3, r5, #20
 8016090:	d138      	bne.n	8016104 <__gethex+0x404>
 8016092:	f8d8 2000 	ldr.w	r2, [r8]
 8016096:	3a01      	subs	r2, #1
 8016098:	4296      	cmp	r6, r2
 801609a:	d10a      	bne.n	80160b2 <__gethex+0x3b2>
 801609c:	1171      	asrs	r1, r6, #5
 801609e:	2201      	movs	r2, #1
 80160a0:	f006 061f 	and.w	r6, r6, #31
 80160a4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80160a8:	fa02 f606 	lsl.w	r6, r2, r6
 80160ac:	421e      	tst	r6, r3
 80160ae:	bf18      	it	ne
 80160b0:	4617      	movne	r7, r2
 80160b2:	f047 0720 	orr.w	r7, r7, #32
 80160b6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80160b8:	601d      	str	r5, [r3, #0]
 80160ba:	9b06      	ldr	r3, [sp, #24]
 80160bc:	601c      	str	r4, [r3, #0]
 80160be:	e6a7      	b.n	8015e10 <__gethex+0x110>
 80160c0:	f843 0b04 	str.w	r0, [r3], #4
 80160c4:	4299      	cmp	r1, r3
 80160c6:	d8da      	bhi.n	801607e <__gethex+0x37e>
 80160c8:	68ab      	ldr	r3, [r5, #8]
 80160ca:	4599      	cmp	r9, r3
 80160cc:	db12      	blt.n	80160f4 <__gethex+0x3f4>
 80160ce:	6869      	ldr	r1, [r5, #4]
 80160d0:	9802      	ldr	r0, [sp, #8]
 80160d2:	3101      	adds	r1, #1
 80160d4:	f000 faae 	bl	8016634 <_Balloc>
 80160d8:	692a      	ldr	r2, [r5, #16]
 80160da:	3202      	adds	r2, #2
 80160dc:	f105 010c 	add.w	r1, r5, #12
 80160e0:	4683      	mov	fp, r0
 80160e2:	0092      	lsls	r2, r2, #2
 80160e4:	300c      	adds	r0, #12
 80160e6:	f7fa fceb 	bl	8010ac0 <memcpy>
 80160ea:	4629      	mov	r1, r5
 80160ec:	9802      	ldr	r0, [sp, #8]
 80160ee:	f000 fad5 	bl	801669c <_Bfree>
 80160f2:	465d      	mov	r5, fp
 80160f4:	692b      	ldr	r3, [r5, #16]
 80160f6:	1c5a      	adds	r2, r3, #1
 80160f8:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80160fc:	612a      	str	r2, [r5, #16]
 80160fe:	2201      	movs	r2, #1
 8016100:	615a      	str	r2, [r3, #20]
 8016102:	e7c2      	b.n	801608a <__gethex+0x38a>
 8016104:	692a      	ldr	r2, [r5, #16]
 8016106:	4591      	cmp	r9, r2
 8016108:	da0b      	bge.n	8016122 <__gethex+0x422>
 801610a:	2101      	movs	r1, #1
 801610c:	4628      	mov	r0, r5
 801610e:	f7ff fdad 	bl	8015c6c <rshift>
 8016112:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8016116:	3401      	adds	r4, #1
 8016118:	429c      	cmp	r4, r3
 801611a:	f73f aedc 	bgt.w	8015ed6 <__gethex+0x1d6>
 801611e:	2701      	movs	r7, #1
 8016120:	e7c7      	b.n	80160b2 <__gethex+0x3b2>
 8016122:	f016 061f 	ands.w	r6, r6, #31
 8016126:	d0fa      	beq.n	801611e <__gethex+0x41e>
 8016128:	449a      	add	sl, r3
 801612a:	f1c6 0620 	rsb	r6, r6, #32
 801612e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8016132:	f000 fb43 	bl	80167bc <__hi0bits>
 8016136:	42b0      	cmp	r0, r6
 8016138:	dbe7      	blt.n	801610a <__gethex+0x40a>
 801613a:	e7f0      	b.n	801611e <__gethex+0x41e>

0801613c <L_shift>:
 801613c:	f1c2 0208 	rsb	r2, r2, #8
 8016140:	0092      	lsls	r2, r2, #2
 8016142:	b570      	push	{r4, r5, r6, lr}
 8016144:	f1c2 0620 	rsb	r6, r2, #32
 8016148:	6843      	ldr	r3, [r0, #4]
 801614a:	6804      	ldr	r4, [r0, #0]
 801614c:	fa03 f506 	lsl.w	r5, r3, r6
 8016150:	432c      	orrs	r4, r5
 8016152:	40d3      	lsrs	r3, r2
 8016154:	6004      	str	r4, [r0, #0]
 8016156:	f840 3f04 	str.w	r3, [r0, #4]!
 801615a:	4288      	cmp	r0, r1
 801615c:	d3f4      	bcc.n	8016148 <L_shift+0xc>
 801615e:	bd70      	pop	{r4, r5, r6, pc}

08016160 <__match>:
 8016160:	b530      	push	{r4, r5, lr}
 8016162:	6803      	ldr	r3, [r0, #0]
 8016164:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016168:	3301      	adds	r3, #1
 801616a:	b914      	cbnz	r4, 8016172 <__match+0x12>
 801616c:	6003      	str	r3, [r0, #0]
 801616e:	2001      	movs	r0, #1
 8016170:	bd30      	pop	{r4, r5, pc}
 8016172:	781a      	ldrb	r2, [r3, #0]
 8016174:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8016178:	2d19      	cmp	r5, #25
 801617a:	bf98      	it	ls
 801617c:	3220      	addls	r2, #32
 801617e:	42a2      	cmp	r2, r4
 8016180:	d0f0      	beq.n	8016164 <__match+0x4>
 8016182:	2000      	movs	r0, #0
 8016184:	bd30      	pop	{r4, r5, pc}

08016186 <__hexnan>:
 8016186:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801618a:	680b      	ldr	r3, [r1, #0]
 801618c:	6801      	ldr	r1, [r0, #0]
 801618e:	115f      	asrs	r7, r3, #5
 8016190:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8016194:	f013 031f 	ands.w	r3, r3, #31
 8016198:	b087      	sub	sp, #28
 801619a:	bf18      	it	ne
 801619c:	3704      	addne	r7, #4
 801619e:	2500      	movs	r5, #0
 80161a0:	1f3e      	subs	r6, r7, #4
 80161a2:	4682      	mov	sl, r0
 80161a4:	4690      	mov	r8, r2
 80161a6:	9302      	str	r3, [sp, #8]
 80161a8:	f847 5c04 	str.w	r5, [r7, #-4]
 80161ac:	46b1      	mov	r9, r6
 80161ae:	4634      	mov	r4, r6
 80161b0:	9501      	str	r5, [sp, #4]
 80161b2:	46ab      	mov	fp, r5
 80161b4:	784a      	ldrb	r2, [r1, #1]
 80161b6:	1c4b      	adds	r3, r1, #1
 80161b8:	9303      	str	r3, [sp, #12]
 80161ba:	b342      	cbz	r2, 801620e <__hexnan+0x88>
 80161bc:	4610      	mov	r0, r2
 80161be:	9105      	str	r1, [sp, #20]
 80161c0:	9204      	str	r2, [sp, #16]
 80161c2:	f7ff fd88 	bl	8015cd6 <__hexdig_fun>
 80161c6:	2800      	cmp	r0, #0
 80161c8:	d143      	bne.n	8016252 <__hexnan+0xcc>
 80161ca:	9a04      	ldr	r2, [sp, #16]
 80161cc:	9905      	ldr	r1, [sp, #20]
 80161ce:	2a20      	cmp	r2, #32
 80161d0:	d818      	bhi.n	8016204 <__hexnan+0x7e>
 80161d2:	9b01      	ldr	r3, [sp, #4]
 80161d4:	459b      	cmp	fp, r3
 80161d6:	dd13      	ble.n	8016200 <__hexnan+0x7a>
 80161d8:	454c      	cmp	r4, r9
 80161da:	d206      	bcs.n	80161ea <__hexnan+0x64>
 80161dc:	2d07      	cmp	r5, #7
 80161de:	dc04      	bgt.n	80161ea <__hexnan+0x64>
 80161e0:	462a      	mov	r2, r5
 80161e2:	4649      	mov	r1, r9
 80161e4:	4620      	mov	r0, r4
 80161e6:	f7ff ffa9 	bl	801613c <L_shift>
 80161ea:	4544      	cmp	r4, r8
 80161ec:	d944      	bls.n	8016278 <__hexnan+0xf2>
 80161ee:	2300      	movs	r3, #0
 80161f0:	f1a4 0904 	sub.w	r9, r4, #4
 80161f4:	f844 3c04 	str.w	r3, [r4, #-4]
 80161f8:	f8cd b004 	str.w	fp, [sp, #4]
 80161fc:	464c      	mov	r4, r9
 80161fe:	461d      	mov	r5, r3
 8016200:	9903      	ldr	r1, [sp, #12]
 8016202:	e7d7      	b.n	80161b4 <__hexnan+0x2e>
 8016204:	2a29      	cmp	r2, #41	; 0x29
 8016206:	d14a      	bne.n	801629e <__hexnan+0x118>
 8016208:	3102      	adds	r1, #2
 801620a:	f8ca 1000 	str.w	r1, [sl]
 801620e:	f1bb 0f00 	cmp.w	fp, #0
 8016212:	d044      	beq.n	801629e <__hexnan+0x118>
 8016214:	454c      	cmp	r4, r9
 8016216:	d206      	bcs.n	8016226 <__hexnan+0xa0>
 8016218:	2d07      	cmp	r5, #7
 801621a:	dc04      	bgt.n	8016226 <__hexnan+0xa0>
 801621c:	462a      	mov	r2, r5
 801621e:	4649      	mov	r1, r9
 8016220:	4620      	mov	r0, r4
 8016222:	f7ff ff8b 	bl	801613c <L_shift>
 8016226:	4544      	cmp	r4, r8
 8016228:	d928      	bls.n	801627c <__hexnan+0xf6>
 801622a:	4643      	mov	r3, r8
 801622c:	f854 2b04 	ldr.w	r2, [r4], #4
 8016230:	f843 2b04 	str.w	r2, [r3], #4
 8016234:	42a6      	cmp	r6, r4
 8016236:	d2f9      	bcs.n	801622c <__hexnan+0xa6>
 8016238:	2200      	movs	r2, #0
 801623a:	f843 2b04 	str.w	r2, [r3], #4
 801623e:	429e      	cmp	r6, r3
 8016240:	d2fb      	bcs.n	801623a <__hexnan+0xb4>
 8016242:	6833      	ldr	r3, [r6, #0]
 8016244:	b91b      	cbnz	r3, 801624e <__hexnan+0xc8>
 8016246:	4546      	cmp	r6, r8
 8016248:	d127      	bne.n	801629a <__hexnan+0x114>
 801624a:	2301      	movs	r3, #1
 801624c:	6033      	str	r3, [r6, #0]
 801624e:	2005      	movs	r0, #5
 8016250:	e026      	b.n	80162a0 <__hexnan+0x11a>
 8016252:	3501      	adds	r5, #1
 8016254:	2d08      	cmp	r5, #8
 8016256:	f10b 0b01 	add.w	fp, fp, #1
 801625a:	dd06      	ble.n	801626a <__hexnan+0xe4>
 801625c:	4544      	cmp	r4, r8
 801625e:	d9cf      	bls.n	8016200 <__hexnan+0x7a>
 8016260:	2300      	movs	r3, #0
 8016262:	f844 3c04 	str.w	r3, [r4, #-4]
 8016266:	2501      	movs	r5, #1
 8016268:	3c04      	subs	r4, #4
 801626a:	6822      	ldr	r2, [r4, #0]
 801626c:	f000 000f 	and.w	r0, r0, #15
 8016270:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8016274:	6020      	str	r0, [r4, #0]
 8016276:	e7c3      	b.n	8016200 <__hexnan+0x7a>
 8016278:	2508      	movs	r5, #8
 801627a:	e7c1      	b.n	8016200 <__hexnan+0x7a>
 801627c:	9b02      	ldr	r3, [sp, #8]
 801627e:	2b00      	cmp	r3, #0
 8016280:	d0df      	beq.n	8016242 <__hexnan+0xbc>
 8016282:	f04f 32ff 	mov.w	r2, #4294967295
 8016286:	f1c3 0320 	rsb	r3, r3, #32
 801628a:	fa22 f303 	lsr.w	r3, r2, r3
 801628e:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8016292:	401a      	ands	r2, r3
 8016294:	f847 2c04 	str.w	r2, [r7, #-4]
 8016298:	e7d3      	b.n	8016242 <__hexnan+0xbc>
 801629a:	3e04      	subs	r6, #4
 801629c:	e7d1      	b.n	8016242 <__hexnan+0xbc>
 801629e:	2004      	movs	r0, #4
 80162a0:	b007      	add	sp, #28
 80162a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

080162a8 <_findenv_r>:
 80162a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80162ac:	4606      	mov	r6, r0
 80162ae:	468a      	mov	sl, r1
 80162b0:	4617      	mov	r7, r2
 80162b2:	f001 fdbd 	bl	8017e30 <__env_lock>
 80162b6:	4b1b      	ldr	r3, [pc, #108]	; (8016324 <_findenv_r+0x7c>)
 80162b8:	f8d3 8000 	ldr.w	r8, [r3]
 80162bc:	4699      	mov	r9, r3
 80162be:	f1b8 0f00 	cmp.w	r8, #0
 80162c2:	d007      	beq.n	80162d4 <_findenv_r+0x2c>
 80162c4:	4654      	mov	r4, sl
 80162c6:	4623      	mov	r3, r4
 80162c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80162cc:	b332      	cbz	r2, 801631c <_findenv_r+0x74>
 80162ce:	2a3d      	cmp	r2, #61	; 0x3d
 80162d0:	461c      	mov	r4, r3
 80162d2:	d1f8      	bne.n	80162c6 <_findenv_r+0x1e>
 80162d4:	4630      	mov	r0, r6
 80162d6:	f001 fdb1 	bl	8017e3c <__env_unlock>
 80162da:	2000      	movs	r0, #0
 80162dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80162e0:	f108 0804 	add.w	r8, r8, #4
 80162e4:	f8d8 0000 	ldr.w	r0, [r8]
 80162e8:	2800      	cmp	r0, #0
 80162ea:	d0f3      	beq.n	80162d4 <_findenv_r+0x2c>
 80162ec:	4622      	mov	r2, r4
 80162ee:	4651      	mov	r1, sl
 80162f0:	f000 ff7f 	bl	80171f2 <strncmp>
 80162f4:	2800      	cmp	r0, #0
 80162f6:	d1f3      	bne.n	80162e0 <_findenv_r+0x38>
 80162f8:	f8d8 3000 	ldr.w	r3, [r8]
 80162fc:	191d      	adds	r5, r3, r4
 80162fe:	5d1b      	ldrb	r3, [r3, r4]
 8016300:	2b3d      	cmp	r3, #61	; 0x3d
 8016302:	d1ed      	bne.n	80162e0 <_findenv_r+0x38>
 8016304:	f8d9 3000 	ldr.w	r3, [r9]
 8016308:	eba8 0303 	sub.w	r3, r8, r3
 801630c:	109b      	asrs	r3, r3, #2
 801630e:	4630      	mov	r0, r6
 8016310:	603b      	str	r3, [r7, #0]
 8016312:	f001 fd93 	bl	8017e3c <__env_unlock>
 8016316:	1c68      	adds	r0, r5, #1
 8016318:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801631c:	eba4 040a 	sub.w	r4, r4, sl
 8016320:	e7e0      	b.n	80162e4 <_findenv_r+0x3c>
 8016322:	bf00      	nop
 8016324:	2000000c 	.word	0x2000000c

08016328 <_getenv_r>:
 8016328:	b507      	push	{r0, r1, r2, lr}
 801632a:	aa01      	add	r2, sp, #4
 801632c:	f7ff ffbc 	bl	80162a8 <_findenv_r>
 8016330:	b003      	add	sp, #12
 8016332:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08016338 <_gettimeofday_r>:
 8016338:	b538      	push	{r3, r4, r5, lr}
 801633a:	4c07      	ldr	r4, [pc, #28]	; (8016358 <_gettimeofday_r+0x20>)
 801633c:	2300      	movs	r3, #0
 801633e:	4605      	mov	r5, r0
 8016340:	4608      	mov	r0, r1
 8016342:	4611      	mov	r1, r2
 8016344:	6023      	str	r3, [r4, #0]
 8016346:	f003 f905 	bl	8019554 <_gettimeofday>
 801634a:	1c43      	adds	r3, r0, #1
 801634c:	d102      	bne.n	8016354 <_gettimeofday_r+0x1c>
 801634e:	6823      	ldr	r3, [r4, #0]
 8016350:	b103      	cbz	r3, 8016354 <_gettimeofday_r+0x1c>
 8016352:	602b      	str	r3, [r5, #0]
 8016354:	bd38      	pop	{r3, r4, r5, pc}
 8016356:	bf00      	nop
 8016358:	20003c74 	.word	0x20003c74

0801635c <__gettzinfo>:
 801635c:	4800      	ldr	r0, [pc, #0]	; (8016360 <__gettzinfo+0x4>)
 801635e:	4770      	bx	lr
 8016360:	20000520 	.word	0x20000520

08016364 <gmtime_r>:
 8016364:	6802      	ldr	r2, [r0, #0]
 8016366:	4848      	ldr	r0, [pc, #288]	; (8016488 <gmtime_r+0x124>)
 8016368:	fb92 f3f0 	sdiv	r3, r2, r0
 801636c:	fb00 2013 	mls	r0, r0, r3, r2
 8016370:	2800      	cmp	r0, #0
 8016372:	bfb8      	it	lt
 8016374:	f500 30a8 	addlt.w	r0, r0, #86016	; 0x15000
 8016378:	b5f0      	push	{r4, r5, r6, r7, lr}
 801637a:	bfb8      	it	lt
 801637c:	f500 70c0 	addlt.w	r0, r0, #384	; 0x180
 8016380:	f44f 6461 	mov.w	r4, #3600	; 0xe10
 8016384:	f503 232f 	add.w	r3, r3, #716800	; 0xaf000
 8016388:	fb90 f2f4 	sdiv	r2, r0, r4
 801638c:	fb04 0012 	mls	r0, r4, r2, r0
 8016390:	f04f 043c 	mov.w	r4, #60	; 0x3c
 8016394:	bfac      	ite	ge
 8016396:	f603 236c 	addwge	r3, r3, #2668	; 0xa6c
 801639a:	f603 236b 	addwlt	r3, r3, #2667	; 0xa6b
 801639e:	608a      	str	r2, [r1, #8]
 80163a0:	fb90 f2f4 	sdiv	r2, r0, r4
 80163a4:	fb04 0012 	mls	r0, r4, r2, r0
 80163a8:	604a      	str	r2, [r1, #4]
 80163aa:	6008      	str	r0, [r1, #0]
 80163ac:	2207      	movs	r2, #7
 80163ae:	1cd8      	adds	r0, r3, #3
 80163b0:	fb90 f2f2 	sdiv	r2, r0, r2
 80163b4:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 80163b8:	1a82      	subs	r2, r0, r2
 80163ba:	618a      	str	r2, [r1, #24]
 80163bc:	4a33      	ldr	r2, [pc, #204]	; (801648c <gmtime_r+0x128>)
 80163be:	4c34      	ldr	r4, [pc, #208]	; (8016490 <gmtime_r+0x12c>)
 80163c0:	fb93 f4f4 	sdiv	r4, r3, r4
 80163c4:	fb02 3304 	mla	r3, r2, r4, r3
 80163c8:	f648 60ac 	movw	r0, #36524	; 0x8eac
 80163cc:	fbb3 f0f0 	udiv	r0, r3, r0
 80163d0:	4418      	add	r0, r3
 80163d2:	f240 57b4 	movw	r7, #1460	; 0x5b4
 80163d6:	fbb3 f2f7 	udiv	r2, r3, r7
 80163da:	1a80      	subs	r0, r0, r2
 80163dc:	4a2d      	ldr	r2, [pc, #180]	; (8016494 <gmtime_r+0x130>)
 80163de:	fbb3 f2f2 	udiv	r2, r3, r2
 80163e2:	1a82      	subs	r2, r0, r2
 80163e4:	f648 6094 	movw	r0, #36500	; 0x8e94
 80163e8:	fbb2 f0f0 	udiv	r0, r2, r0
 80163ec:	4403      	add	r3, r0
 80163ee:	f240 166d 	movw	r6, #365	; 0x16d
 80163f2:	fbb2 f5f6 	udiv	r5, r2, r6
 80163f6:	fbb2 f2f7 	udiv	r2, r2, r7
 80163fa:	1a9a      	subs	r2, r3, r2
 80163fc:	fb06 2315 	mls	r3, r6, r5, r2
 8016400:	2099      	movs	r0, #153	; 0x99
 8016402:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8016406:	1c5e      	adds	r6, r3, #1
 8016408:	3202      	adds	r2, #2
 801640a:	fbb2 f2f0 	udiv	r2, r2, r0
 801640e:	2a0a      	cmp	r2, #10
 8016410:	fb00 f002 	mul.w	r0, r0, r2
 8016414:	f100 0002 	add.w	r0, r0, #2
 8016418:	f04f 0705 	mov.w	r7, #5
 801641c:	fbb0 f0f7 	udiv	r0, r0, r7
 8016420:	eba6 0000 	sub.w	r0, r6, r0
 8016424:	bf34      	ite	cc
 8016426:	2602      	movcc	r6, #2
 8016428:	f06f 0609 	mvncs.w	r6, #9
 801642c:	4416      	add	r6, r2
 801642e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8016432:	fb02 5404 	mla	r4, r2, r4, r5
 8016436:	2e01      	cmp	r6, #1
 8016438:	bf98      	it	ls
 801643a:	3401      	addls	r4, #1
 801643c:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 8016440:	d30b      	bcc.n	801645a <gmtime_r+0xf6>
 8016442:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 8016446:	61cb      	str	r3, [r1, #28]
 8016448:	f2a4 746c 	subw	r4, r4, #1900	; 0x76c
 801644c:	2300      	movs	r3, #0
 801644e:	60c8      	str	r0, [r1, #12]
 8016450:	614c      	str	r4, [r1, #20]
 8016452:	610e      	str	r6, [r1, #16]
 8016454:	620b      	str	r3, [r1, #32]
 8016456:	4608      	mov	r0, r1
 8016458:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801645a:	07aa      	lsls	r2, r5, #30
 801645c:	d105      	bne.n	801646a <gmtime_r+0x106>
 801645e:	2764      	movs	r7, #100	; 0x64
 8016460:	fbb5 f2f7 	udiv	r2, r5, r7
 8016464:	fb07 5212 	mls	r2, r7, r2, r5
 8016468:	b95a      	cbnz	r2, 8016482 <gmtime_r+0x11e>
 801646a:	f44f 77c8 	mov.w	r7, #400	; 0x190
 801646e:	fbb5 f2f7 	udiv	r2, r5, r7
 8016472:	fb07 5212 	mls	r2, r7, r2, r5
 8016476:	fab2 f282 	clz	r2, r2
 801647a:	0952      	lsrs	r2, r2, #5
 801647c:	333b      	adds	r3, #59	; 0x3b
 801647e:	4413      	add	r3, r2
 8016480:	e7e1      	b.n	8016446 <gmtime_r+0xe2>
 8016482:	2201      	movs	r2, #1
 8016484:	e7fa      	b.n	801647c <gmtime_r+0x118>
 8016486:	bf00      	nop
 8016488:	00015180 	.word	0x00015180
 801648c:	fffdc54f 	.word	0xfffdc54f
 8016490:	00023ab1 	.word	0x00023ab1
 8016494:	00023ab0 	.word	0x00023ab0

08016498 <__locale_mb_cur_max>:
 8016498:	4b04      	ldr	r3, [pc, #16]	; (80164ac <__locale_mb_cur_max+0x14>)
 801649a:	4a05      	ldr	r2, [pc, #20]	; (80164b0 <__locale_mb_cur_max+0x18>)
 801649c:	681b      	ldr	r3, [r3, #0]
 801649e:	6a1b      	ldr	r3, [r3, #32]
 80164a0:	2b00      	cmp	r3, #0
 80164a2:	bf08      	it	eq
 80164a4:	4613      	moveq	r3, r2
 80164a6:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 80164aa:	4770      	bx	lr
 80164ac:	20000014 	.word	0x20000014
 80164b0:	20000560 	.word	0x20000560

080164b4 <__locale_ctype_ptr_l>:
 80164b4:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80164b8:	4770      	bx	lr
	...

080164bc <__locale_ctype_ptr>:
 80164bc:	4b04      	ldr	r3, [pc, #16]	; (80164d0 <__locale_ctype_ptr+0x14>)
 80164be:	4a05      	ldr	r2, [pc, #20]	; (80164d4 <__locale_ctype_ptr+0x18>)
 80164c0:	681b      	ldr	r3, [r3, #0]
 80164c2:	6a1b      	ldr	r3, [r3, #32]
 80164c4:	2b00      	cmp	r3, #0
 80164c6:	bf08      	it	eq
 80164c8:	4613      	moveq	r3, r2
 80164ca:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 80164ce:	4770      	bx	lr
 80164d0:	20000014 	.word	0x20000014
 80164d4:	20000560 	.word	0x20000560

080164d8 <__localeconv_l>:
 80164d8:	30f0      	adds	r0, #240	; 0xf0
 80164da:	4770      	bx	lr

080164dc <_localeconv_r>:
 80164dc:	4b04      	ldr	r3, [pc, #16]	; (80164f0 <_localeconv_r+0x14>)
 80164de:	681b      	ldr	r3, [r3, #0]
 80164e0:	6a18      	ldr	r0, [r3, #32]
 80164e2:	4b04      	ldr	r3, [pc, #16]	; (80164f4 <_localeconv_r+0x18>)
 80164e4:	2800      	cmp	r0, #0
 80164e6:	bf08      	it	eq
 80164e8:	4618      	moveq	r0, r3
 80164ea:	30f0      	adds	r0, #240	; 0xf0
 80164ec:	4770      	bx	lr
 80164ee:	bf00      	nop
 80164f0:	20000014 	.word	0x20000014
 80164f4:	20000560 	.word	0x20000560

080164f8 <__retarget_lock_init_recursive>:
 80164f8:	4770      	bx	lr

080164fa <__retarget_lock_close_recursive>:
 80164fa:	4770      	bx	lr

080164fc <__retarget_lock_acquire>:
 80164fc:	4770      	bx	lr

080164fe <__retarget_lock_acquire_recursive>:
 80164fe:	4770      	bx	lr

08016500 <__retarget_lock_release>:
 8016500:	4770      	bx	lr

08016502 <__retarget_lock_release_recursive>:
 8016502:	4770      	bx	lr

08016504 <__swhatbuf_r>:
 8016504:	b570      	push	{r4, r5, r6, lr}
 8016506:	460e      	mov	r6, r1
 8016508:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801650c:	2900      	cmp	r1, #0
 801650e:	b090      	sub	sp, #64	; 0x40
 8016510:	4614      	mov	r4, r2
 8016512:	461d      	mov	r5, r3
 8016514:	da09      	bge.n	801652a <__swhatbuf_r+0x26>
 8016516:	89b3      	ldrh	r3, [r6, #12]
 8016518:	2200      	movs	r2, #0
 801651a:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 801651e:	602a      	str	r2, [r5, #0]
 8016520:	d116      	bne.n	8016550 <__swhatbuf_r+0x4c>
 8016522:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8016526:	6023      	str	r3, [r4, #0]
 8016528:	e015      	b.n	8016556 <__swhatbuf_r+0x52>
 801652a:	aa01      	add	r2, sp, #4
 801652c:	f001 fd62 	bl	8017ff4 <_fstat_r>
 8016530:	2800      	cmp	r0, #0
 8016532:	dbf0      	blt.n	8016516 <__swhatbuf_r+0x12>
 8016534:	9a02      	ldr	r2, [sp, #8]
 8016536:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801653a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801653e:	425a      	negs	r2, r3
 8016540:	415a      	adcs	r2, r3
 8016542:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8016546:	602a      	str	r2, [r5, #0]
 8016548:	f44f 6000 	mov.w	r0, #2048	; 0x800
 801654c:	6023      	str	r3, [r4, #0]
 801654e:	e002      	b.n	8016556 <__swhatbuf_r+0x52>
 8016550:	2340      	movs	r3, #64	; 0x40
 8016552:	6023      	str	r3, [r4, #0]
 8016554:	4610      	mov	r0, r2
 8016556:	b010      	add	sp, #64	; 0x40
 8016558:	bd70      	pop	{r4, r5, r6, pc}
	...

0801655c <__smakebuf_r>:
 801655c:	898b      	ldrh	r3, [r1, #12]
 801655e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8016560:	079d      	lsls	r5, r3, #30
 8016562:	4606      	mov	r6, r0
 8016564:	460c      	mov	r4, r1
 8016566:	d507      	bpl.n	8016578 <__smakebuf_r+0x1c>
 8016568:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801656c:	6023      	str	r3, [r4, #0]
 801656e:	6123      	str	r3, [r4, #16]
 8016570:	2301      	movs	r3, #1
 8016572:	6163      	str	r3, [r4, #20]
 8016574:	b002      	add	sp, #8
 8016576:	bd70      	pop	{r4, r5, r6, pc}
 8016578:	ab01      	add	r3, sp, #4
 801657a:	466a      	mov	r2, sp
 801657c:	f7ff ffc2 	bl	8016504 <__swhatbuf_r>
 8016580:	9900      	ldr	r1, [sp, #0]
 8016582:	4605      	mov	r5, r0
 8016584:	4630      	mov	r0, r6
 8016586:	f7fa f88d 	bl	80106a4 <_malloc_r>
 801658a:	b948      	cbnz	r0, 80165a0 <__smakebuf_r+0x44>
 801658c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016590:	059a      	lsls	r2, r3, #22
 8016592:	d4ef      	bmi.n	8016574 <__smakebuf_r+0x18>
 8016594:	f023 0303 	bic.w	r3, r3, #3
 8016598:	f043 0302 	orr.w	r3, r3, #2
 801659c:	81a3      	strh	r3, [r4, #12]
 801659e:	e7e3      	b.n	8016568 <__smakebuf_r+0xc>
 80165a0:	4b0d      	ldr	r3, [pc, #52]	; (80165d8 <__smakebuf_r+0x7c>)
 80165a2:	62b3      	str	r3, [r6, #40]	; 0x28
 80165a4:	89a3      	ldrh	r3, [r4, #12]
 80165a6:	6020      	str	r0, [r4, #0]
 80165a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80165ac:	81a3      	strh	r3, [r4, #12]
 80165ae:	9b00      	ldr	r3, [sp, #0]
 80165b0:	6163      	str	r3, [r4, #20]
 80165b2:	9b01      	ldr	r3, [sp, #4]
 80165b4:	6120      	str	r0, [r4, #16]
 80165b6:	b15b      	cbz	r3, 80165d0 <__smakebuf_r+0x74>
 80165b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80165bc:	4630      	mov	r0, r6
 80165be:	f001 fd2b 	bl	8018018 <_isatty_r>
 80165c2:	b128      	cbz	r0, 80165d0 <__smakebuf_r+0x74>
 80165c4:	89a3      	ldrh	r3, [r4, #12]
 80165c6:	f023 0303 	bic.w	r3, r3, #3
 80165ca:	f043 0301 	orr.w	r3, r3, #1
 80165ce:	81a3      	strh	r3, [r4, #12]
 80165d0:	89a3      	ldrh	r3, [r4, #12]
 80165d2:	431d      	orrs	r5, r3
 80165d4:	81a5      	strh	r5, [r4, #12]
 80165d6:	e7cd      	b.n	8016574 <__smakebuf_r+0x18>
 80165d8:	080155c1 	.word	0x080155c1

080165dc <__ascii_mbtowc>:
 80165dc:	b082      	sub	sp, #8
 80165de:	b901      	cbnz	r1, 80165e2 <__ascii_mbtowc+0x6>
 80165e0:	a901      	add	r1, sp, #4
 80165e2:	b142      	cbz	r2, 80165f6 <__ascii_mbtowc+0x1a>
 80165e4:	b14b      	cbz	r3, 80165fa <__ascii_mbtowc+0x1e>
 80165e6:	7813      	ldrb	r3, [r2, #0]
 80165e8:	600b      	str	r3, [r1, #0]
 80165ea:	7812      	ldrb	r2, [r2, #0]
 80165ec:	1c10      	adds	r0, r2, #0
 80165ee:	bf18      	it	ne
 80165f0:	2001      	movne	r0, #1
 80165f2:	b002      	add	sp, #8
 80165f4:	4770      	bx	lr
 80165f6:	4610      	mov	r0, r2
 80165f8:	e7fb      	b.n	80165f2 <__ascii_mbtowc+0x16>
 80165fa:	f06f 0001 	mvn.w	r0, #1
 80165fe:	e7f8      	b.n	80165f2 <__ascii_mbtowc+0x16>

08016600 <memmove>:
 8016600:	4288      	cmp	r0, r1
 8016602:	b510      	push	{r4, lr}
 8016604:	eb01 0302 	add.w	r3, r1, r2
 8016608:	d803      	bhi.n	8016612 <memmove+0x12>
 801660a:	1e42      	subs	r2, r0, #1
 801660c:	4299      	cmp	r1, r3
 801660e:	d10c      	bne.n	801662a <memmove+0x2a>
 8016610:	bd10      	pop	{r4, pc}
 8016612:	4298      	cmp	r0, r3
 8016614:	d2f9      	bcs.n	801660a <memmove+0xa>
 8016616:	1881      	adds	r1, r0, r2
 8016618:	1ad2      	subs	r2, r2, r3
 801661a:	42d3      	cmn	r3, r2
 801661c:	d100      	bne.n	8016620 <memmove+0x20>
 801661e:	bd10      	pop	{r4, pc}
 8016620:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8016624:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8016628:	e7f7      	b.n	801661a <memmove+0x1a>
 801662a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801662e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8016632:	e7eb      	b.n	801660c <memmove+0xc>

08016634 <_Balloc>:
 8016634:	b570      	push	{r4, r5, r6, lr}
 8016636:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8016638:	4604      	mov	r4, r0
 801663a:	460e      	mov	r6, r1
 801663c:	b93d      	cbnz	r5, 801664e <_Balloc+0x1a>
 801663e:	2010      	movs	r0, #16
 8016640:	f7fa f820 	bl	8010684 <malloc>
 8016644:	6260      	str	r0, [r4, #36]	; 0x24
 8016646:	6045      	str	r5, [r0, #4]
 8016648:	6085      	str	r5, [r0, #8]
 801664a:	6005      	str	r5, [r0, #0]
 801664c:	60c5      	str	r5, [r0, #12]
 801664e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8016650:	68eb      	ldr	r3, [r5, #12]
 8016652:	b183      	cbz	r3, 8016676 <_Balloc+0x42>
 8016654:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016656:	68db      	ldr	r3, [r3, #12]
 8016658:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801665c:	b9b8      	cbnz	r0, 801668e <_Balloc+0x5a>
 801665e:	2101      	movs	r1, #1
 8016660:	fa01 f506 	lsl.w	r5, r1, r6
 8016664:	1d6a      	adds	r2, r5, #5
 8016666:	0092      	lsls	r2, r2, #2
 8016668:	4620      	mov	r0, r4
 801666a:	f001 fba3 	bl	8017db4 <_calloc_r>
 801666e:	b160      	cbz	r0, 801668a <_Balloc+0x56>
 8016670:	6046      	str	r6, [r0, #4]
 8016672:	6085      	str	r5, [r0, #8]
 8016674:	e00e      	b.n	8016694 <_Balloc+0x60>
 8016676:	2221      	movs	r2, #33	; 0x21
 8016678:	2104      	movs	r1, #4
 801667a:	4620      	mov	r0, r4
 801667c:	f001 fb9a 	bl	8017db4 <_calloc_r>
 8016680:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016682:	60e8      	str	r0, [r5, #12]
 8016684:	68db      	ldr	r3, [r3, #12]
 8016686:	2b00      	cmp	r3, #0
 8016688:	d1e4      	bne.n	8016654 <_Balloc+0x20>
 801668a:	2000      	movs	r0, #0
 801668c:	bd70      	pop	{r4, r5, r6, pc}
 801668e:	6802      	ldr	r2, [r0, #0]
 8016690:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8016694:	2300      	movs	r3, #0
 8016696:	6103      	str	r3, [r0, #16]
 8016698:	60c3      	str	r3, [r0, #12]
 801669a:	bd70      	pop	{r4, r5, r6, pc}

0801669c <_Bfree>:
 801669c:	b570      	push	{r4, r5, r6, lr}
 801669e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80166a0:	4606      	mov	r6, r0
 80166a2:	460d      	mov	r5, r1
 80166a4:	b93c      	cbnz	r4, 80166b6 <_Bfree+0x1a>
 80166a6:	2010      	movs	r0, #16
 80166a8:	f7f9 ffec 	bl	8010684 <malloc>
 80166ac:	6270      	str	r0, [r6, #36]	; 0x24
 80166ae:	6044      	str	r4, [r0, #4]
 80166b0:	6084      	str	r4, [r0, #8]
 80166b2:	6004      	str	r4, [r0, #0]
 80166b4:	60c4      	str	r4, [r0, #12]
 80166b6:	b13d      	cbz	r5, 80166c8 <_Bfree+0x2c>
 80166b8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80166ba:	686a      	ldr	r2, [r5, #4]
 80166bc:	68db      	ldr	r3, [r3, #12]
 80166be:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80166c2:	6029      	str	r1, [r5, #0]
 80166c4:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80166c8:	bd70      	pop	{r4, r5, r6, pc}

080166ca <__multadd>:
 80166ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80166ce:	690d      	ldr	r5, [r1, #16]
 80166d0:	461f      	mov	r7, r3
 80166d2:	4606      	mov	r6, r0
 80166d4:	460c      	mov	r4, r1
 80166d6:	f101 0e14 	add.w	lr, r1, #20
 80166da:	2300      	movs	r3, #0
 80166dc:	f8de 0000 	ldr.w	r0, [lr]
 80166e0:	b281      	uxth	r1, r0
 80166e2:	fb02 7101 	mla	r1, r2, r1, r7
 80166e6:	0c0f      	lsrs	r7, r1, #16
 80166e8:	0c00      	lsrs	r0, r0, #16
 80166ea:	fb02 7000 	mla	r0, r2, r0, r7
 80166ee:	b289      	uxth	r1, r1
 80166f0:	3301      	adds	r3, #1
 80166f2:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80166f6:	429d      	cmp	r5, r3
 80166f8:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80166fc:	f84e 1b04 	str.w	r1, [lr], #4
 8016700:	dcec      	bgt.n	80166dc <__multadd+0x12>
 8016702:	b1d7      	cbz	r7, 801673a <__multadd+0x70>
 8016704:	68a3      	ldr	r3, [r4, #8]
 8016706:	429d      	cmp	r5, r3
 8016708:	db12      	blt.n	8016730 <__multadd+0x66>
 801670a:	6861      	ldr	r1, [r4, #4]
 801670c:	4630      	mov	r0, r6
 801670e:	3101      	adds	r1, #1
 8016710:	f7ff ff90 	bl	8016634 <_Balloc>
 8016714:	6922      	ldr	r2, [r4, #16]
 8016716:	3202      	adds	r2, #2
 8016718:	f104 010c 	add.w	r1, r4, #12
 801671c:	4680      	mov	r8, r0
 801671e:	0092      	lsls	r2, r2, #2
 8016720:	300c      	adds	r0, #12
 8016722:	f7fa f9cd 	bl	8010ac0 <memcpy>
 8016726:	4621      	mov	r1, r4
 8016728:	4630      	mov	r0, r6
 801672a:	f7ff ffb7 	bl	801669c <_Bfree>
 801672e:	4644      	mov	r4, r8
 8016730:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8016734:	3501      	adds	r5, #1
 8016736:	615f      	str	r7, [r3, #20]
 8016738:	6125      	str	r5, [r4, #16]
 801673a:	4620      	mov	r0, r4
 801673c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08016740 <__s2b>:
 8016740:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016744:	460c      	mov	r4, r1
 8016746:	4615      	mov	r5, r2
 8016748:	461f      	mov	r7, r3
 801674a:	2209      	movs	r2, #9
 801674c:	3308      	adds	r3, #8
 801674e:	4606      	mov	r6, r0
 8016750:	fb93 f3f2 	sdiv	r3, r3, r2
 8016754:	2100      	movs	r1, #0
 8016756:	2201      	movs	r2, #1
 8016758:	429a      	cmp	r2, r3
 801675a:	db20      	blt.n	801679e <__s2b+0x5e>
 801675c:	4630      	mov	r0, r6
 801675e:	f7ff ff69 	bl	8016634 <_Balloc>
 8016762:	9b08      	ldr	r3, [sp, #32]
 8016764:	6143      	str	r3, [r0, #20]
 8016766:	2d09      	cmp	r5, #9
 8016768:	f04f 0301 	mov.w	r3, #1
 801676c:	6103      	str	r3, [r0, #16]
 801676e:	dd19      	ble.n	80167a4 <__s2b+0x64>
 8016770:	f104 0909 	add.w	r9, r4, #9
 8016774:	46c8      	mov	r8, r9
 8016776:	442c      	add	r4, r5
 8016778:	f818 3b01 	ldrb.w	r3, [r8], #1
 801677c:	4601      	mov	r1, r0
 801677e:	3b30      	subs	r3, #48	; 0x30
 8016780:	220a      	movs	r2, #10
 8016782:	4630      	mov	r0, r6
 8016784:	f7ff ffa1 	bl	80166ca <__multadd>
 8016788:	45a0      	cmp	r8, r4
 801678a:	d1f5      	bne.n	8016778 <__s2b+0x38>
 801678c:	f1a5 0408 	sub.w	r4, r5, #8
 8016790:	444c      	add	r4, r9
 8016792:	1b2d      	subs	r5, r5, r4
 8016794:	1963      	adds	r3, r4, r5
 8016796:	42bb      	cmp	r3, r7
 8016798:	db07      	blt.n	80167aa <__s2b+0x6a>
 801679a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801679e:	0052      	lsls	r2, r2, #1
 80167a0:	3101      	adds	r1, #1
 80167a2:	e7d9      	b.n	8016758 <__s2b+0x18>
 80167a4:	340a      	adds	r4, #10
 80167a6:	2509      	movs	r5, #9
 80167a8:	e7f3      	b.n	8016792 <__s2b+0x52>
 80167aa:	f814 3b01 	ldrb.w	r3, [r4], #1
 80167ae:	4601      	mov	r1, r0
 80167b0:	3b30      	subs	r3, #48	; 0x30
 80167b2:	220a      	movs	r2, #10
 80167b4:	4630      	mov	r0, r6
 80167b6:	f7ff ff88 	bl	80166ca <__multadd>
 80167ba:	e7eb      	b.n	8016794 <__s2b+0x54>

080167bc <__hi0bits>:
 80167bc:	0c02      	lsrs	r2, r0, #16
 80167be:	0412      	lsls	r2, r2, #16
 80167c0:	4603      	mov	r3, r0
 80167c2:	b9b2      	cbnz	r2, 80167f2 <__hi0bits+0x36>
 80167c4:	0403      	lsls	r3, r0, #16
 80167c6:	2010      	movs	r0, #16
 80167c8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80167cc:	bf04      	itt	eq
 80167ce:	021b      	lsleq	r3, r3, #8
 80167d0:	3008      	addeq	r0, #8
 80167d2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80167d6:	bf04      	itt	eq
 80167d8:	011b      	lsleq	r3, r3, #4
 80167da:	3004      	addeq	r0, #4
 80167dc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80167e0:	bf04      	itt	eq
 80167e2:	009b      	lsleq	r3, r3, #2
 80167e4:	3002      	addeq	r0, #2
 80167e6:	2b00      	cmp	r3, #0
 80167e8:	db06      	blt.n	80167f8 <__hi0bits+0x3c>
 80167ea:	005b      	lsls	r3, r3, #1
 80167ec:	d503      	bpl.n	80167f6 <__hi0bits+0x3a>
 80167ee:	3001      	adds	r0, #1
 80167f0:	4770      	bx	lr
 80167f2:	2000      	movs	r0, #0
 80167f4:	e7e8      	b.n	80167c8 <__hi0bits+0xc>
 80167f6:	2020      	movs	r0, #32
 80167f8:	4770      	bx	lr

080167fa <__lo0bits>:
 80167fa:	6803      	ldr	r3, [r0, #0]
 80167fc:	f013 0207 	ands.w	r2, r3, #7
 8016800:	4601      	mov	r1, r0
 8016802:	d00b      	beq.n	801681c <__lo0bits+0x22>
 8016804:	07da      	lsls	r2, r3, #31
 8016806:	d423      	bmi.n	8016850 <__lo0bits+0x56>
 8016808:	0798      	lsls	r0, r3, #30
 801680a:	bf49      	itett	mi
 801680c:	085b      	lsrmi	r3, r3, #1
 801680e:	089b      	lsrpl	r3, r3, #2
 8016810:	2001      	movmi	r0, #1
 8016812:	600b      	strmi	r3, [r1, #0]
 8016814:	bf5c      	itt	pl
 8016816:	600b      	strpl	r3, [r1, #0]
 8016818:	2002      	movpl	r0, #2
 801681a:	4770      	bx	lr
 801681c:	b298      	uxth	r0, r3
 801681e:	b9a8      	cbnz	r0, 801684c <__lo0bits+0x52>
 8016820:	0c1b      	lsrs	r3, r3, #16
 8016822:	2010      	movs	r0, #16
 8016824:	f013 0fff 	tst.w	r3, #255	; 0xff
 8016828:	bf04      	itt	eq
 801682a:	0a1b      	lsreq	r3, r3, #8
 801682c:	3008      	addeq	r0, #8
 801682e:	071a      	lsls	r2, r3, #28
 8016830:	bf04      	itt	eq
 8016832:	091b      	lsreq	r3, r3, #4
 8016834:	3004      	addeq	r0, #4
 8016836:	079a      	lsls	r2, r3, #30
 8016838:	bf04      	itt	eq
 801683a:	089b      	lsreq	r3, r3, #2
 801683c:	3002      	addeq	r0, #2
 801683e:	07da      	lsls	r2, r3, #31
 8016840:	d402      	bmi.n	8016848 <__lo0bits+0x4e>
 8016842:	085b      	lsrs	r3, r3, #1
 8016844:	d006      	beq.n	8016854 <__lo0bits+0x5a>
 8016846:	3001      	adds	r0, #1
 8016848:	600b      	str	r3, [r1, #0]
 801684a:	4770      	bx	lr
 801684c:	4610      	mov	r0, r2
 801684e:	e7e9      	b.n	8016824 <__lo0bits+0x2a>
 8016850:	2000      	movs	r0, #0
 8016852:	4770      	bx	lr
 8016854:	2020      	movs	r0, #32
 8016856:	4770      	bx	lr

08016858 <__i2b>:
 8016858:	b510      	push	{r4, lr}
 801685a:	460c      	mov	r4, r1
 801685c:	2101      	movs	r1, #1
 801685e:	f7ff fee9 	bl	8016634 <_Balloc>
 8016862:	2201      	movs	r2, #1
 8016864:	6144      	str	r4, [r0, #20]
 8016866:	6102      	str	r2, [r0, #16]
 8016868:	bd10      	pop	{r4, pc}

0801686a <__multiply>:
 801686a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801686e:	4614      	mov	r4, r2
 8016870:	690a      	ldr	r2, [r1, #16]
 8016872:	6923      	ldr	r3, [r4, #16]
 8016874:	429a      	cmp	r2, r3
 8016876:	bfb8      	it	lt
 8016878:	460b      	movlt	r3, r1
 801687a:	4689      	mov	r9, r1
 801687c:	bfbc      	itt	lt
 801687e:	46a1      	movlt	r9, r4
 8016880:	461c      	movlt	r4, r3
 8016882:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8016886:	f8d4 a010 	ldr.w	sl, [r4, #16]
 801688a:	f8d9 3008 	ldr.w	r3, [r9, #8]
 801688e:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8016892:	eb07 060a 	add.w	r6, r7, sl
 8016896:	429e      	cmp	r6, r3
 8016898:	bfc8      	it	gt
 801689a:	3101      	addgt	r1, #1
 801689c:	f7ff feca 	bl	8016634 <_Balloc>
 80168a0:	f100 0514 	add.w	r5, r0, #20
 80168a4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80168a8:	462b      	mov	r3, r5
 80168aa:	2200      	movs	r2, #0
 80168ac:	4543      	cmp	r3, r8
 80168ae:	d316      	bcc.n	80168de <__multiply+0x74>
 80168b0:	f104 0214 	add.w	r2, r4, #20
 80168b4:	f109 0114 	add.w	r1, r9, #20
 80168b8:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 80168bc:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80168c0:	9301      	str	r3, [sp, #4]
 80168c2:	9c01      	ldr	r4, [sp, #4]
 80168c4:	4294      	cmp	r4, r2
 80168c6:	4613      	mov	r3, r2
 80168c8:	d80c      	bhi.n	80168e4 <__multiply+0x7a>
 80168ca:	2e00      	cmp	r6, #0
 80168cc:	dd03      	ble.n	80168d6 <__multiply+0x6c>
 80168ce:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80168d2:	2b00      	cmp	r3, #0
 80168d4:	d054      	beq.n	8016980 <__multiply+0x116>
 80168d6:	6106      	str	r6, [r0, #16]
 80168d8:	b003      	add	sp, #12
 80168da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80168de:	f843 2b04 	str.w	r2, [r3], #4
 80168e2:	e7e3      	b.n	80168ac <__multiply+0x42>
 80168e4:	f8b3 a000 	ldrh.w	sl, [r3]
 80168e8:	3204      	adds	r2, #4
 80168ea:	f1ba 0f00 	cmp.w	sl, #0
 80168ee:	d020      	beq.n	8016932 <__multiply+0xc8>
 80168f0:	46ae      	mov	lr, r5
 80168f2:	4689      	mov	r9, r1
 80168f4:	f04f 0c00 	mov.w	ip, #0
 80168f8:	f859 4b04 	ldr.w	r4, [r9], #4
 80168fc:	f8be b000 	ldrh.w	fp, [lr]
 8016900:	b2a3      	uxth	r3, r4
 8016902:	fb0a b303 	mla	r3, sl, r3, fp
 8016906:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 801690a:	f8de 4000 	ldr.w	r4, [lr]
 801690e:	4463      	add	r3, ip
 8016910:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8016914:	fb0a c40b 	mla	r4, sl, fp, ip
 8016918:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801691c:	b29b      	uxth	r3, r3
 801691e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8016922:	454f      	cmp	r7, r9
 8016924:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8016928:	f84e 3b04 	str.w	r3, [lr], #4
 801692c:	d8e4      	bhi.n	80168f8 <__multiply+0x8e>
 801692e:	f8ce c000 	str.w	ip, [lr]
 8016932:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8016936:	f1b9 0f00 	cmp.w	r9, #0
 801693a:	d01f      	beq.n	801697c <__multiply+0x112>
 801693c:	682b      	ldr	r3, [r5, #0]
 801693e:	46ae      	mov	lr, r5
 8016940:	468c      	mov	ip, r1
 8016942:	f04f 0a00 	mov.w	sl, #0
 8016946:	f8bc 4000 	ldrh.w	r4, [ip]
 801694a:	f8be b002 	ldrh.w	fp, [lr, #2]
 801694e:	fb09 b404 	mla	r4, r9, r4, fp
 8016952:	44a2      	add	sl, r4
 8016954:	b29b      	uxth	r3, r3
 8016956:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 801695a:	f84e 3b04 	str.w	r3, [lr], #4
 801695e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8016962:	f8be 4000 	ldrh.w	r4, [lr]
 8016966:	0c1b      	lsrs	r3, r3, #16
 8016968:	fb09 4303 	mla	r3, r9, r3, r4
 801696c:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8016970:	4567      	cmp	r7, ip
 8016972:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8016976:	d8e6      	bhi.n	8016946 <__multiply+0xdc>
 8016978:	f8ce 3000 	str.w	r3, [lr]
 801697c:	3504      	adds	r5, #4
 801697e:	e7a0      	b.n	80168c2 <__multiply+0x58>
 8016980:	3e01      	subs	r6, #1
 8016982:	e7a2      	b.n	80168ca <__multiply+0x60>

08016984 <__pow5mult>:
 8016984:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016988:	4615      	mov	r5, r2
 801698a:	f012 0203 	ands.w	r2, r2, #3
 801698e:	4606      	mov	r6, r0
 8016990:	460f      	mov	r7, r1
 8016992:	d007      	beq.n	80169a4 <__pow5mult+0x20>
 8016994:	3a01      	subs	r2, #1
 8016996:	4c21      	ldr	r4, [pc, #132]	; (8016a1c <__pow5mult+0x98>)
 8016998:	2300      	movs	r3, #0
 801699a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801699e:	f7ff fe94 	bl	80166ca <__multadd>
 80169a2:	4607      	mov	r7, r0
 80169a4:	10ad      	asrs	r5, r5, #2
 80169a6:	d035      	beq.n	8016a14 <__pow5mult+0x90>
 80169a8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80169aa:	b93c      	cbnz	r4, 80169bc <__pow5mult+0x38>
 80169ac:	2010      	movs	r0, #16
 80169ae:	f7f9 fe69 	bl	8010684 <malloc>
 80169b2:	6270      	str	r0, [r6, #36]	; 0x24
 80169b4:	6044      	str	r4, [r0, #4]
 80169b6:	6084      	str	r4, [r0, #8]
 80169b8:	6004      	str	r4, [r0, #0]
 80169ba:	60c4      	str	r4, [r0, #12]
 80169bc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80169c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80169c4:	b94c      	cbnz	r4, 80169da <__pow5mult+0x56>
 80169c6:	f240 2171 	movw	r1, #625	; 0x271
 80169ca:	4630      	mov	r0, r6
 80169cc:	f7ff ff44 	bl	8016858 <__i2b>
 80169d0:	2300      	movs	r3, #0
 80169d2:	f8c8 0008 	str.w	r0, [r8, #8]
 80169d6:	4604      	mov	r4, r0
 80169d8:	6003      	str	r3, [r0, #0]
 80169da:	f04f 0800 	mov.w	r8, #0
 80169de:	07eb      	lsls	r3, r5, #31
 80169e0:	d50a      	bpl.n	80169f8 <__pow5mult+0x74>
 80169e2:	4639      	mov	r1, r7
 80169e4:	4622      	mov	r2, r4
 80169e6:	4630      	mov	r0, r6
 80169e8:	f7ff ff3f 	bl	801686a <__multiply>
 80169ec:	4639      	mov	r1, r7
 80169ee:	4681      	mov	r9, r0
 80169f0:	4630      	mov	r0, r6
 80169f2:	f7ff fe53 	bl	801669c <_Bfree>
 80169f6:	464f      	mov	r7, r9
 80169f8:	106d      	asrs	r5, r5, #1
 80169fa:	d00b      	beq.n	8016a14 <__pow5mult+0x90>
 80169fc:	6820      	ldr	r0, [r4, #0]
 80169fe:	b938      	cbnz	r0, 8016a10 <__pow5mult+0x8c>
 8016a00:	4622      	mov	r2, r4
 8016a02:	4621      	mov	r1, r4
 8016a04:	4630      	mov	r0, r6
 8016a06:	f7ff ff30 	bl	801686a <__multiply>
 8016a0a:	6020      	str	r0, [r4, #0]
 8016a0c:	f8c0 8000 	str.w	r8, [r0]
 8016a10:	4604      	mov	r4, r0
 8016a12:	e7e4      	b.n	80169de <__pow5mult+0x5a>
 8016a14:	4638      	mov	r0, r7
 8016a16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016a1a:	bf00      	nop
 8016a1c:	0801a050 	.word	0x0801a050

08016a20 <__lshift>:
 8016a20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016a24:	460c      	mov	r4, r1
 8016a26:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8016a2a:	6923      	ldr	r3, [r4, #16]
 8016a2c:	6849      	ldr	r1, [r1, #4]
 8016a2e:	eb0a 0903 	add.w	r9, sl, r3
 8016a32:	68a3      	ldr	r3, [r4, #8]
 8016a34:	4607      	mov	r7, r0
 8016a36:	4616      	mov	r6, r2
 8016a38:	f109 0501 	add.w	r5, r9, #1
 8016a3c:	42ab      	cmp	r3, r5
 8016a3e:	db31      	blt.n	8016aa4 <__lshift+0x84>
 8016a40:	4638      	mov	r0, r7
 8016a42:	f7ff fdf7 	bl	8016634 <_Balloc>
 8016a46:	2200      	movs	r2, #0
 8016a48:	4680      	mov	r8, r0
 8016a4a:	f100 0314 	add.w	r3, r0, #20
 8016a4e:	4611      	mov	r1, r2
 8016a50:	4552      	cmp	r2, sl
 8016a52:	db2a      	blt.n	8016aaa <__lshift+0x8a>
 8016a54:	6920      	ldr	r0, [r4, #16]
 8016a56:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8016a5a:	f104 0114 	add.w	r1, r4, #20
 8016a5e:	f016 021f 	ands.w	r2, r6, #31
 8016a62:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8016a66:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8016a6a:	d022      	beq.n	8016ab2 <__lshift+0x92>
 8016a6c:	f1c2 0c20 	rsb	ip, r2, #32
 8016a70:	2000      	movs	r0, #0
 8016a72:	680e      	ldr	r6, [r1, #0]
 8016a74:	4096      	lsls	r6, r2
 8016a76:	4330      	orrs	r0, r6
 8016a78:	f843 0b04 	str.w	r0, [r3], #4
 8016a7c:	f851 0b04 	ldr.w	r0, [r1], #4
 8016a80:	458e      	cmp	lr, r1
 8016a82:	fa20 f00c 	lsr.w	r0, r0, ip
 8016a86:	d8f4      	bhi.n	8016a72 <__lshift+0x52>
 8016a88:	6018      	str	r0, [r3, #0]
 8016a8a:	b108      	cbz	r0, 8016a90 <__lshift+0x70>
 8016a8c:	f109 0502 	add.w	r5, r9, #2
 8016a90:	3d01      	subs	r5, #1
 8016a92:	4638      	mov	r0, r7
 8016a94:	f8c8 5010 	str.w	r5, [r8, #16]
 8016a98:	4621      	mov	r1, r4
 8016a9a:	f7ff fdff 	bl	801669c <_Bfree>
 8016a9e:	4640      	mov	r0, r8
 8016aa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016aa4:	3101      	adds	r1, #1
 8016aa6:	005b      	lsls	r3, r3, #1
 8016aa8:	e7c8      	b.n	8016a3c <__lshift+0x1c>
 8016aaa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8016aae:	3201      	adds	r2, #1
 8016ab0:	e7ce      	b.n	8016a50 <__lshift+0x30>
 8016ab2:	3b04      	subs	r3, #4
 8016ab4:	f851 2b04 	ldr.w	r2, [r1], #4
 8016ab8:	f843 2f04 	str.w	r2, [r3, #4]!
 8016abc:	458e      	cmp	lr, r1
 8016abe:	d8f9      	bhi.n	8016ab4 <__lshift+0x94>
 8016ac0:	e7e6      	b.n	8016a90 <__lshift+0x70>

08016ac2 <__mcmp>:
 8016ac2:	6903      	ldr	r3, [r0, #16]
 8016ac4:	690a      	ldr	r2, [r1, #16]
 8016ac6:	1a9b      	subs	r3, r3, r2
 8016ac8:	b530      	push	{r4, r5, lr}
 8016aca:	d10c      	bne.n	8016ae6 <__mcmp+0x24>
 8016acc:	0092      	lsls	r2, r2, #2
 8016ace:	3014      	adds	r0, #20
 8016ad0:	3114      	adds	r1, #20
 8016ad2:	1884      	adds	r4, r0, r2
 8016ad4:	4411      	add	r1, r2
 8016ad6:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8016ada:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8016ade:	4295      	cmp	r5, r2
 8016ae0:	d003      	beq.n	8016aea <__mcmp+0x28>
 8016ae2:	d305      	bcc.n	8016af0 <__mcmp+0x2e>
 8016ae4:	2301      	movs	r3, #1
 8016ae6:	4618      	mov	r0, r3
 8016ae8:	bd30      	pop	{r4, r5, pc}
 8016aea:	42a0      	cmp	r0, r4
 8016aec:	d3f3      	bcc.n	8016ad6 <__mcmp+0x14>
 8016aee:	e7fa      	b.n	8016ae6 <__mcmp+0x24>
 8016af0:	f04f 33ff 	mov.w	r3, #4294967295
 8016af4:	e7f7      	b.n	8016ae6 <__mcmp+0x24>

08016af6 <__mdiff>:
 8016af6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016afa:	460d      	mov	r5, r1
 8016afc:	4607      	mov	r7, r0
 8016afe:	4611      	mov	r1, r2
 8016b00:	4628      	mov	r0, r5
 8016b02:	4614      	mov	r4, r2
 8016b04:	f7ff ffdd 	bl	8016ac2 <__mcmp>
 8016b08:	1e06      	subs	r6, r0, #0
 8016b0a:	d108      	bne.n	8016b1e <__mdiff+0x28>
 8016b0c:	4631      	mov	r1, r6
 8016b0e:	4638      	mov	r0, r7
 8016b10:	f7ff fd90 	bl	8016634 <_Balloc>
 8016b14:	2301      	movs	r3, #1
 8016b16:	6103      	str	r3, [r0, #16]
 8016b18:	6146      	str	r6, [r0, #20]
 8016b1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016b1e:	bfa4      	itt	ge
 8016b20:	4623      	movge	r3, r4
 8016b22:	462c      	movge	r4, r5
 8016b24:	4638      	mov	r0, r7
 8016b26:	6861      	ldr	r1, [r4, #4]
 8016b28:	bfa6      	itte	ge
 8016b2a:	461d      	movge	r5, r3
 8016b2c:	2600      	movge	r6, #0
 8016b2e:	2601      	movlt	r6, #1
 8016b30:	f7ff fd80 	bl	8016634 <_Balloc>
 8016b34:	692b      	ldr	r3, [r5, #16]
 8016b36:	60c6      	str	r6, [r0, #12]
 8016b38:	6926      	ldr	r6, [r4, #16]
 8016b3a:	f105 0914 	add.w	r9, r5, #20
 8016b3e:	f104 0214 	add.w	r2, r4, #20
 8016b42:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8016b46:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8016b4a:	f100 0514 	add.w	r5, r0, #20
 8016b4e:	f04f 0c00 	mov.w	ip, #0
 8016b52:	f852 ab04 	ldr.w	sl, [r2], #4
 8016b56:	f859 4b04 	ldr.w	r4, [r9], #4
 8016b5a:	fa1c f18a 	uxtah	r1, ip, sl
 8016b5e:	b2a3      	uxth	r3, r4
 8016b60:	1ac9      	subs	r1, r1, r3
 8016b62:	0c23      	lsrs	r3, r4, #16
 8016b64:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8016b68:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8016b6c:	b289      	uxth	r1, r1
 8016b6e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8016b72:	45c8      	cmp	r8, r9
 8016b74:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8016b78:	4696      	mov	lr, r2
 8016b7a:	f845 3b04 	str.w	r3, [r5], #4
 8016b7e:	d8e8      	bhi.n	8016b52 <__mdiff+0x5c>
 8016b80:	45be      	cmp	lr, r7
 8016b82:	d305      	bcc.n	8016b90 <__mdiff+0x9a>
 8016b84:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8016b88:	b18b      	cbz	r3, 8016bae <__mdiff+0xb8>
 8016b8a:	6106      	str	r6, [r0, #16]
 8016b8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016b90:	f85e 1b04 	ldr.w	r1, [lr], #4
 8016b94:	fa1c f381 	uxtah	r3, ip, r1
 8016b98:	141a      	asrs	r2, r3, #16
 8016b9a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8016b9e:	b29b      	uxth	r3, r3
 8016ba0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016ba4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8016ba8:	f845 3b04 	str.w	r3, [r5], #4
 8016bac:	e7e8      	b.n	8016b80 <__mdiff+0x8a>
 8016bae:	3e01      	subs	r6, #1
 8016bb0:	e7e8      	b.n	8016b84 <__mdiff+0x8e>
	...

08016bb4 <__ulp>:
 8016bb4:	4b10      	ldr	r3, [pc, #64]	; (8016bf8 <__ulp+0x44>)
 8016bb6:	400b      	ands	r3, r1
 8016bb8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8016bbc:	2b00      	cmp	r3, #0
 8016bbe:	dd02      	ble.n	8016bc6 <__ulp+0x12>
 8016bc0:	2000      	movs	r0, #0
 8016bc2:	4619      	mov	r1, r3
 8016bc4:	4770      	bx	lr
 8016bc6:	425b      	negs	r3, r3
 8016bc8:	151b      	asrs	r3, r3, #20
 8016bca:	2b13      	cmp	r3, #19
 8016bcc:	f04f 0000 	mov.w	r0, #0
 8016bd0:	f04f 0100 	mov.w	r1, #0
 8016bd4:	dc04      	bgt.n	8016be0 <__ulp+0x2c>
 8016bd6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8016bda:	fa42 f103 	asr.w	r1, r2, r3
 8016bde:	4770      	bx	lr
 8016be0:	3b14      	subs	r3, #20
 8016be2:	2b1e      	cmp	r3, #30
 8016be4:	f04f 0201 	mov.w	r2, #1
 8016be8:	bfda      	itte	le
 8016bea:	f1c3 031f 	rsble	r3, r3, #31
 8016bee:	fa02 f303 	lslle.w	r3, r2, r3
 8016bf2:	4613      	movgt	r3, r2
 8016bf4:	4618      	mov	r0, r3
 8016bf6:	4770      	bx	lr
 8016bf8:	7ff00000 	.word	0x7ff00000

08016bfc <__b2d>:
 8016bfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016c00:	6907      	ldr	r7, [r0, #16]
 8016c02:	f100 0914 	add.w	r9, r0, #20
 8016c06:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8016c0a:	f1a7 0804 	sub.w	r8, r7, #4
 8016c0e:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8016c12:	4630      	mov	r0, r6
 8016c14:	f7ff fdd2 	bl	80167bc <__hi0bits>
 8016c18:	f1c0 0320 	rsb	r3, r0, #32
 8016c1c:	280a      	cmp	r0, #10
 8016c1e:	600b      	str	r3, [r1, #0]
 8016c20:	491e      	ldr	r1, [pc, #120]	; (8016c9c <__b2d+0xa0>)
 8016c22:	dc17      	bgt.n	8016c54 <__b2d+0x58>
 8016c24:	f1c0 0e0b 	rsb	lr, r0, #11
 8016c28:	45c1      	cmp	r9, r8
 8016c2a:	fa26 f30e 	lsr.w	r3, r6, lr
 8016c2e:	bf38      	it	cc
 8016c30:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8016c34:	ea43 0501 	orr.w	r5, r3, r1
 8016c38:	bf28      	it	cs
 8016c3a:	2200      	movcs	r2, #0
 8016c3c:	f100 0315 	add.w	r3, r0, #21
 8016c40:	fa06 f303 	lsl.w	r3, r6, r3
 8016c44:	fa22 f20e 	lsr.w	r2, r2, lr
 8016c48:	ea43 0402 	orr.w	r4, r3, r2
 8016c4c:	4620      	mov	r0, r4
 8016c4e:	4629      	mov	r1, r5
 8016c50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016c54:	45c1      	cmp	r9, r8
 8016c56:	bf3a      	itte	cc
 8016c58:	f1a7 0808 	subcc.w	r8, r7, #8
 8016c5c:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8016c60:	2200      	movcs	r2, #0
 8016c62:	f1b0 030b 	subs.w	r3, r0, #11
 8016c66:	d015      	beq.n	8016c94 <__b2d+0x98>
 8016c68:	409e      	lsls	r6, r3
 8016c6a:	f1c3 0720 	rsb	r7, r3, #32
 8016c6e:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 8016c72:	fa22 f107 	lsr.w	r1, r2, r7
 8016c76:	45c8      	cmp	r8, r9
 8016c78:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 8016c7c:	ea46 0501 	orr.w	r5, r6, r1
 8016c80:	bf8c      	ite	hi
 8016c82:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8016c86:	2100      	movls	r1, #0
 8016c88:	fa02 f003 	lsl.w	r0, r2, r3
 8016c8c:	40f9      	lsrs	r1, r7
 8016c8e:	ea40 0401 	orr.w	r4, r0, r1
 8016c92:	e7db      	b.n	8016c4c <__b2d+0x50>
 8016c94:	ea46 0501 	orr.w	r5, r6, r1
 8016c98:	4614      	mov	r4, r2
 8016c9a:	e7d7      	b.n	8016c4c <__b2d+0x50>
 8016c9c:	3ff00000 	.word	0x3ff00000

08016ca0 <__d2b>:
 8016ca0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8016ca4:	2101      	movs	r1, #1
 8016ca6:	461c      	mov	r4, r3
 8016ca8:	4690      	mov	r8, r2
 8016caa:	9e08      	ldr	r6, [sp, #32]
 8016cac:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8016cae:	f7ff fcc1 	bl	8016634 <_Balloc>
 8016cb2:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8016cb6:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8016cba:	4607      	mov	r7, r0
 8016cbc:	bb34      	cbnz	r4, 8016d0c <__d2b+0x6c>
 8016cbe:	9201      	str	r2, [sp, #4]
 8016cc0:	f1b8 0f00 	cmp.w	r8, #0
 8016cc4:	d027      	beq.n	8016d16 <__d2b+0x76>
 8016cc6:	a802      	add	r0, sp, #8
 8016cc8:	f840 8d08 	str.w	r8, [r0, #-8]!
 8016ccc:	f7ff fd95 	bl	80167fa <__lo0bits>
 8016cd0:	9900      	ldr	r1, [sp, #0]
 8016cd2:	b1f0      	cbz	r0, 8016d12 <__d2b+0x72>
 8016cd4:	9a01      	ldr	r2, [sp, #4]
 8016cd6:	f1c0 0320 	rsb	r3, r0, #32
 8016cda:	fa02 f303 	lsl.w	r3, r2, r3
 8016cde:	430b      	orrs	r3, r1
 8016ce0:	40c2      	lsrs	r2, r0
 8016ce2:	617b      	str	r3, [r7, #20]
 8016ce4:	9201      	str	r2, [sp, #4]
 8016ce6:	9b01      	ldr	r3, [sp, #4]
 8016ce8:	61bb      	str	r3, [r7, #24]
 8016cea:	2b00      	cmp	r3, #0
 8016cec:	bf14      	ite	ne
 8016cee:	2102      	movne	r1, #2
 8016cf0:	2101      	moveq	r1, #1
 8016cf2:	6139      	str	r1, [r7, #16]
 8016cf4:	b1c4      	cbz	r4, 8016d28 <__d2b+0x88>
 8016cf6:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8016cfa:	4404      	add	r4, r0
 8016cfc:	6034      	str	r4, [r6, #0]
 8016cfe:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8016d02:	6028      	str	r0, [r5, #0]
 8016d04:	4638      	mov	r0, r7
 8016d06:	b002      	add	sp, #8
 8016d08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016d0c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8016d10:	e7d5      	b.n	8016cbe <__d2b+0x1e>
 8016d12:	6179      	str	r1, [r7, #20]
 8016d14:	e7e7      	b.n	8016ce6 <__d2b+0x46>
 8016d16:	a801      	add	r0, sp, #4
 8016d18:	f7ff fd6f 	bl	80167fa <__lo0bits>
 8016d1c:	9b01      	ldr	r3, [sp, #4]
 8016d1e:	617b      	str	r3, [r7, #20]
 8016d20:	2101      	movs	r1, #1
 8016d22:	6139      	str	r1, [r7, #16]
 8016d24:	3020      	adds	r0, #32
 8016d26:	e7e5      	b.n	8016cf4 <__d2b+0x54>
 8016d28:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8016d2c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8016d30:	6030      	str	r0, [r6, #0]
 8016d32:	6918      	ldr	r0, [r3, #16]
 8016d34:	f7ff fd42 	bl	80167bc <__hi0bits>
 8016d38:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8016d3c:	e7e1      	b.n	8016d02 <__d2b+0x62>

08016d3e <__ratio>:
 8016d3e:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8016d42:	4688      	mov	r8, r1
 8016d44:	4669      	mov	r1, sp
 8016d46:	4681      	mov	r9, r0
 8016d48:	f7ff ff58 	bl	8016bfc <__b2d>
 8016d4c:	460d      	mov	r5, r1
 8016d4e:	4604      	mov	r4, r0
 8016d50:	a901      	add	r1, sp, #4
 8016d52:	4640      	mov	r0, r8
 8016d54:	f7ff ff52 	bl	8016bfc <__b2d>
 8016d58:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8016d5c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8016d60:	9e00      	ldr	r6, [sp, #0]
 8016d62:	1a9a      	subs	r2, r3, r2
 8016d64:	9b01      	ldr	r3, [sp, #4]
 8016d66:	1af3      	subs	r3, r6, r3
 8016d68:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8016d6c:	2b00      	cmp	r3, #0
 8016d6e:	bfd6      	itet	le
 8016d70:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8016d74:	eb05 5503 	addgt.w	r5, r5, r3, lsl #20
 8016d78:	eb01 5103 	addle.w	r1, r1, r3, lsl #20
 8016d7c:	4602      	mov	r2, r0
 8016d7e:	460b      	mov	r3, r1
 8016d80:	4620      	mov	r0, r4
 8016d82:	4629      	mov	r1, r5
 8016d84:	f7e9 fd6e 	bl	8000864 <__aeabi_ddiv>
 8016d88:	b002      	add	sp, #8
 8016d8a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}

08016d8e <__copybits>:
 8016d8e:	3901      	subs	r1, #1
 8016d90:	b510      	push	{r4, lr}
 8016d92:	1149      	asrs	r1, r1, #5
 8016d94:	6914      	ldr	r4, [r2, #16]
 8016d96:	3101      	adds	r1, #1
 8016d98:	f102 0314 	add.w	r3, r2, #20
 8016d9c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8016da0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8016da4:	42a3      	cmp	r3, r4
 8016da6:	4602      	mov	r2, r0
 8016da8:	d303      	bcc.n	8016db2 <__copybits+0x24>
 8016daa:	2300      	movs	r3, #0
 8016dac:	428a      	cmp	r2, r1
 8016dae:	d305      	bcc.n	8016dbc <__copybits+0x2e>
 8016db0:	bd10      	pop	{r4, pc}
 8016db2:	f853 2b04 	ldr.w	r2, [r3], #4
 8016db6:	f840 2b04 	str.w	r2, [r0], #4
 8016dba:	e7f3      	b.n	8016da4 <__copybits+0x16>
 8016dbc:	f842 3b04 	str.w	r3, [r2], #4
 8016dc0:	e7f4      	b.n	8016dac <__copybits+0x1e>

08016dc2 <__any_on>:
 8016dc2:	f100 0214 	add.w	r2, r0, #20
 8016dc6:	6900      	ldr	r0, [r0, #16]
 8016dc8:	114b      	asrs	r3, r1, #5
 8016dca:	4298      	cmp	r0, r3
 8016dcc:	b510      	push	{r4, lr}
 8016dce:	db11      	blt.n	8016df4 <__any_on+0x32>
 8016dd0:	dd0a      	ble.n	8016de8 <__any_on+0x26>
 8016dd2:	f011 011f 	ands.w	r1, r1, #31
 8016dd6:	d007      	beq.n	8016de8 <__any_on+0x26>
 8016dd8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8016ddc:	fa24 f001 	lsr.w	r0, r4, r1
 8016de0:	fa00 f101 	lsl.w	r1, r0, r1
 8016de4:	428c      	cmp	r4, r1
 8016de6:	d10b      	bne.n	8016e00 <__any_on+0x3e>
 8016de8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8016dec:	4293      	cmp	r3, r2
 8016dee:	d803      	bhi.n	8016df8 <__any_on+0x36>
 8016df0:	2000      	movs	r0, #0
 8016df2:	bd10      	pop	{r4, pc}
 8016df4:	4603      	mov	r3, r0
 8016df6:	e7f7      	b.n	8016de8 <__any_on+0x26>
 8016df8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8016dfc:	2900      	cmp	r1, #0
 8016dfe:	d0f5      	beq.n	8016dec <__any_on+0x2a>
 8016e00:	2001      	movs	r0, #1
 8016e02:	bd10      	pop	{r4, pc}

08016e04 <_realloc_r>:
 8016e04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016e08:	4682      	mov	sl, r0
 8016e0a:	460c      	mov	r4, r1
 8016e0c:	b929      	cbnz	r1, 8016e1a <_realloc_r+0x16>
 8016e0e:	4611      	mov	r1, r2
 8016e10:	b003      	add	sp, #12
 8016e12:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016e16:	f7f9 bc45 	b.w	80106a4 <_malloc_r>
 8016e1a:	9201      	str	r2, [sp, #4]
 8016e1c:	f7fa f8c0 	bl	8010fa0 <__malloc_lock>
 8016e20:	9a01      	ldr	r2, [sp, #4]
 8016e22:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8016e26:	f102 080b 	add.w	r8, r2, #11
 8016e2a:	f1b8 0f16 	cmp.w	r8, #22
 8016e2e:	f1a4 0908 	sub.w	r9, r4, #8
 8016e32:	f025 0603 	bic.w	r6, r5, #3
 8016e36:	d90a      	bls.n	8016e4e <_realloc_r+0x4a>
 8016e38:	f038 0807 	bics.w	r8, r8, #7
 8016e3c:	d509      	bpl.n	8016e52 <_realloc_r+0x4e>
 8016e3e:	230c      	movs	r3, #12
 8016e40:	f8ca 3000 	str.w	r3, [sl]
 8016e44:	2700      	movs	r7, #0
 8016e46:	4638      	mov	r0, r7
 8016e48:	b003      	add	sp, #12
 8016e4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016e4e:	f04f 0810 	mov.w	r8, #16
 8016e52:	4590      	cmp	r8, r2
 8016e54:	d3f3      	bcc.n	8016e3e <_realloc_r+0x3a>
 8016e56:	45b0      	cmp	r8, r6
 8016e58:	f340 8145 	ble.w	80170e6 <_realloc_r+0x2e2>
 8016e5c:	4ba8      	ldr	r3, [pc, #672]	; (8017100 <_realloc_r+0x2fc>)
 8016e5e:	f8d3 e008 	ldr.w	lr, [r3, #8]
 8016e62:	eb09 0106 	add.w	r1, r9, r6
 8016e66:	4571      	cmp	r1, lr
 8016e68:	469b      	mov	fp, r3
 8016e6a:	684b      	ldr	r3, [r1, #4]
 8016e6c:	d005      	beq.n	8016e7a <_realloc_r+0x76>
 8016e6e:	f023 0001 	bic.w	r0, r3, #1
 8016e72:	4408      	add	r0, r1
 8016e74:	6840      	ldr	r0, [r0, #4]
 8016e76:	07c7      	lsls	r7, r0, #31
 8016e78:	d447      	bmi.n	8016f0a <_realloc_r+0x106>
 8016e7a:	f023 0303 	bic.w	r3, r3, #3
 8016e7e:	4571      	cmp	r1, lr
 8016e80:	eb06 0703 	add.w	r7, r6, r3
 8016e84:	d119      	bne.n	8016eba <_realloc_r+0xb6>
 8016e86:	f108 0010 	add.w	r0, r8, #16
 8016e8a:	4287      	cmp	r7, r0
 8016e8c:	db3f      	blt.n	8016f0e <_realloc_r+0x10a>
 8016e8e:	eb09 0308 	add.w	r3, r9, r8
 8016e92:	eba7 0708 	sub.w	r7, r7, r8
 8016e96:	f047 0701 	orr.w	r7, r7, #1
 8016e9a:	f8cb 3008 	str.w	r3, [fp, #8]
 8016e9e:	605f      	str	r7, [r3, #4]
 8016ea0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8016ea4:	f003 0301 	and.w	r3, r3, #1
 8016ea8:	ea43 0308 	orr.w	r3, r3, r8
 8016eac:	f844 3c04 	str.w	r3, [r4, #-4]
 8016eb0:	4650      	mov	r0, sl
 8016eb2:	f7fa f87b 	bl	8010fac <__malloc_unlock>
 8016eb6:	4627      	mov	r7, r4
 8016eb8:	e7c5      	b.n	8016e46 <_realloc_r+0x42>
 8016eba:	45b8      	cmp	r8, r7
 8016ebc:	dc27      	bgt.n	8016f0e <_realloc_r+0x10a>
 8016ebe:	68cb      	ldr	r3, [r1, #12]
 8016ec0:	688a      	ldr	r2, [r1, #8]
 8016ec2:	60d3      	str	r3, [r2, #12]
 8016ec4:	609a      	str	r2, [r3, #8]
 8016ec6:	eba7 0008 	sub.w	r0, r7, r8
 8016eca:	280f      	cmp	r0, #15
 8016ecc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8016ed0:	eb09 0207 	add.w	r2, r9, r7
 8016ed4:	f240 8109 	bls.w	80170ea <_realloc_r+0x2e6>
 8016ed8:	eb09 0108 	add.w	r1, r9, r8
 8016edc:	f003 0301 	and.w	r3, r3, #1
 8016ee0:	ea43 0308 	orr.w	r3, r3, r8
 8016ee4:	f040 0001 	orr.w	r0, r0, #1
 8016ee8:	f8c9 3004 	str.w	r3, [r9, #4]
 8016eec:	6048      	str	r0, [r1, #4]
 8016eee:	6853      	ldr	r3, [r2, #4]
 8016ef0:	f043 0301 	orr.w	r3, r3, #1
 8016ef4:	6053      	str	r3, [r2, #4]
 8016ef6:	3108      	adds	r1, #8
 8016ef8:	4650      	mov	r0, sl
 8016efa:	f7fe fc8f 	bl	801581c <_free_r>
 8016efe:	4650      	mov	r0, sl
 8016f00:	f7fa f854 	bl	8010fac <__malloc_unlock>
 8016f04:	f109 0708 	add.w	r7, r9, #8
 8016f08:	e79d      	b.n	8016e46 <_realloc_r+0x42>
 8016f0a:	2300      	movs	r3, #0
 8016f0c:	4619      	mov	r1, r3
 8016f0e:	07e8      	lsls	r0, r5, #31
 8016f10:	f100 8084 	bmi.w	801701c <_realloc_r+0x218>
 8016f14:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8016f18:	eba9 0505 	sub.w	r5, r9, r5
 8016f1c:	6868      	ldr	r0, [r5, #4]
 8016f1e:	f020 0003 	bic.w	r0, r0, #3
 8016f22:	4430      	add	r0, r6
 8016f24:	2900      	cmp	r1, #0
 8016f26:	d076      	beq.n	8017016 <_realloc_r+0x212>
 8016f28:	4571      	cmp	r1, lr
 8016f2a:	d150      	bne.n	8016fce <_realloc_r+0x1ca>
 8016f2c:	4403      	add	r3, r0
 8016f2e:	f108 0110 	add.w	r1, r8, #16
 8016f32:	428b      	cmp	r3, r1
 8016f34:	db6f      	blt.n	8017016 <_realloc_r+0x212>
 8016f36:	462f      	mov	r7, r5
 8016f38:	68ea      	ldr	r2, [r5, #12]
 8016f3a:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8016f3e:	60ca      	str	r2, [r1, #12]
 8016f40:	6091      	str	r1, [r2, #8]
 8016f42:	1f32      	subs	r2, r6, #4
 8016f44:	2a24      	cmp	r2, #36	; 0x24
 8016f46:	d83b      	bhi.n	8016fc0 <_realloc_r+0x1bc>
 8016f48:	2a13      	cmp	r2, #19
 8016f4a:	d936      	bls.n	8016fba <_realloc_r+0x1b6>
 8016f4c:	6821      	ldr	r1, [r4, #0]
 8016f4e:	60a9      	str	r1, [r5, #8]
 8016f50:	6861      	ldr	r1, [r4, #4]
 8016f52:	60e9      	str	r1, [r5, #12]
 8016f54:	2a1b      	cmp	r2, #27
 8016f56:	d81c      	bhi.n	8016f92 <_realloc_r+0x18e>
 8016f58:	f105 0210 	add.w	r2, r5, #16
 8016f5c:	f104 0108 	add.w	r1, r4, #8
 8016f60:	6808      	ldr	r0, [r1, #0]
 8016f62:	6010      	str	r0, [r2, #0]
 8016f64:	6848      	ldr	r0, [r1, #4]
 8016f66:	6050      	str	r0, [r2, #4]
 8016f68:	6889      	ldr	r1, [r1, #8]
 8016f6a:	6091      	str	r1, [r2, #8]
 8016f6c:	eb05 0208 	add.w	r2, r5, r8
 8016f70:	eba3 0308 	sub.w	r3, r3, r8
 8016f74:	f043 0301 	orr.w	r3, r3, #1
 8016f78:	f8cb 2008 	str.w	r2, [fp, #8]
 8016f7c:	6053      	str	r3, [r2, #4]
 8016f7e:	686b      	ldr	r3, [r5, #4]
 8016f80:	f003 0301 	and.w	r3, r3, #1
 8016f84:	ea43 0308 	orr.w	r3, r3, r8
 8016f88:	606b      	str	r3, [r5, #4]
 8016f8a:	4650      	mov	r0, sl
 8016f8c:	f7fa f80e 	bl	8010fac <__malloc_unlock>
 8016f90:	e759      	b.n	8016e46 <_realloc_r+0x42>
 8016f92:	68a1      	ldr	r1, [r4, #8]
 8016f94:	6129      	str	r1, [r5, #16]
 8016f96:	68e1      	ldr	r1, [r4, #12]
 8016f98:	6169      	str	r1, [r5, #20]
 8016f9a:	2a24      	cmp	r2, #36	; 0x24
 8016f9c:	bf01      	itttt	eq
 8016f9e:	6922      	ldreq	r2, [r4, #16]
 8016fa0:	61aa      	streq	r2, [r5, #24]
 8016fa2:	6960      	ldreq	r0, [r4, #20]
 8016fa4:	61e8      	streq	r0, [r5, #28]
 8016fa6:	bf19      	ittee	ne
 8016fa8:	f105 0218 	addne.w	r2, r5, #24
 8016fac:	f104 0110 	addne.w	r1, r4, #16
 8016fb0:	f105 0220 	addeq.w	r2, r5, #32
 8016fb4:	f104 0118 	addeq.w	r1, r4, #24
 8016fb8:	e7d2      	b.n	8016f60 <_realloc_r+0x15c>
 8016fba:	463a      	mov	r2, r7
 8016fbc:	4621      	mov	r1, r4
 8016fbe:	e7cf      	b.n	8016f60 <_realloc_r+0x15c>
 8016fc0:	4621      	mov	r1, r4
 8016fc2:	4638      	mov	r0, r7
 8016fc4:	9301      	str	r3, [sp, #4]
 8016fc6:	f7ff fb1b 	bl	8016600 <memmove>
 8016fca:	9b01      	ldr	r3, [sp, #4]
 8016fcc:	e7ce      	b.n	8016f6c <_realloc_r+0x168>
 8016fce:	18c7      	adds	r7, r0, r3
 8016fd0:	45b8      	cmp	r8, r7
 8016fd2:	dc20      	bgt.n	8017016 <_realloc_r+0x212>
 8016fd4:	68cb      	ldr	r3, [r1, #12]
 8016fd6:	688a      	ldr	r2, [r1, #8]
 8016fd8:	60d3      	str	r3, [r2, #12]
 8016fda:	609a      	str	r2, [r3, #8]
 8016fdc:	4628      	mov	r0, r5
 8016fde:	68eb      	ldr	r3, [r5, #12]
 8016fe0:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8016fe4:	60d3      	str	r3, [r2, #12]
 8016fe6:	609a      	str	r2, [r3, #8]
 8016fe8:	1f32      	subs	r2, r6, #4
 8016fea:	2a24      	cmp	r2, #36	; 0x24
 8016fec:	d842      	bhi.n	8017074 <_realloc_r+0x270>
 8016fee:	2a13      	cmp	r2, #19
 8016ff0:	d93e      	bls.n	8017070 <_realloc_r+0x26c>
 8016ff2:	6823      	ldr	r3, [r4, #0]
 8016ff4:	60ab      	str	r3, [r5, #8]
 8016ff6:	6863      	ldr	r3, [r4, #4]
 8016ff8:	60eb      	str	r3, [r5, #12]
 8016ffa:	2a1b      	cmp	r2, #27
 8016ffc:	d824      	bhi.n	8017048 <_realloc_r+0x244>
 8016ffe:	f105 0010 	add.w	r0, r5, #16
 8017002:	f104 0308 	add.w	r3, r4, #8
 8017006:	681a      	ldr	r2, [r3, #0]
 8017008:	6002      	str	r2, [r0, #0]
 801700a:	685a      	ldr	r2, [r3, #4]
 801700c:	6042      	str	r2, [r0, #4]
 801700e:	689b      	ldr	r3, [r3, #8]
 8017010:	6083      	str	r3, [r0, #8]
 8017012:	46a9      	mov	r9, r5
 8017014:	e757      	b.n	8016ec6 <_realloc_r+0xc2>
 8017016:	4580      	cmp	r8, r0
 8017018:	4607      	mov	r7, r0
 801701a:	dddf      	ble.n	8016fdc <_realloc_r+0x1d8>
 801701c:	4611      	mov	r1, r2
 801701e:	4650      	mov	r0, sl
 8017020:	f7f9 fb40 	bl	80106a4 <_malloc_r>
 8017024:	4607      	mov	r7, r0
 8017026:	2800      	cmp	r0, #0
 8017028:	d0af      	beq.n	8016f8a <_realloc_r+0x186>
 801702a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801702e:	f023 0301 	bic.w	r3, r3, #1
 8017032:	f1a0 0208 	sub.w	r2, r0, #8
 8017036:	444b      	add	r3, r9
 8017038:	429a      	cmp	r2, r3
 801703a:	d11f      	bne.n	801707c <_realloc_r+0x278>
 801703c:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8017040:	f027 0703 	bic.w	r7, r7, #3
 8017044:	4437      	add	r7, r6
 8017046:	e73e      	b.n	8016ec6 <_realloc_r+0xc2>
 8017048:	68a3      	ldr	r3, [r4, #8]
 801704a:	612b      	str	r3, [r5, #16]
 801704c:	68e3      	ldr	r3, [r4, #12]
 801704e:	616b      	str	r3, [r5, #20]
 8017050:	2a24      	cmp	r2, #36	; 0x24
 8017052:	bf01      	itttt	eq
 8017054:	6923      	ldreq	r3, [r4, #16]
 8017056:	61ab      	streq	r3, [r5, #24]
 8017058:	6962      	ldreq	r2, [r4, #20]
 801705a:	61ea      	streq	r2, [r5, #28]
 801705c:	bf19      	ittee	ne
 801705e:	f105 0018 	addne.w	r0, r5, #24
 8017062:	f104 0310 	addne.w	r3, r4, #16
 8017066:	f105 0020 	addeq.w	r0, r5, #32
 801706a:	f104 0318 	addeq.w	r3, r4, #24
 801706e:	e7ca      	b.n	8017006 <_realloc_r+0x202>
 8017070:	4623      	mov	r3, r4
 8017072:	e7c8      	b.n	8017006 <_realloc_r+0x202>
 8017074:	4621      	mov	r1, r4
 8017076:	f7ff fac3 	bl	8016600 <memmove>
 801707a:	e7ca      	b.n	8017012 <_realloc_r+0x20e>
 801707c:	1f32      	subs	r2, r6, #4
 801707e:	2a24      	cmp	r2, #36	; 0x24
 8017080:	d82d      	bhi.n	80170de <_realloc_r+0x2da>
 8017082:	2a13      	cmp	r2, #19
 8017084:	d928      	bls.n	80170d8 <_realloc_r+0x2d4>
 8017086:	6823      	ldr	r3, [r4, #0]
 8017088:	6003      	str	r3, [r0, #0]
 801708a:	6863      	ldr	r3, [r4, #4]
 801708c:	6043      	str	r3, [r0, #4]
 801708e:	2a1b      	cmp	r2, #27
 8017090:	d80e      	bhi.n	80170b0 <_realloc_r+0x2ac>
 8017092:	f100 0308 	add.w	r3, r0, #8
 8017096:	f104 0208 	add.w	r2, r4, #8
 801709a:	6811      	ldr	r1, [r2, #0]
 801709c:	6019      	str	r1, [r3, #0]
 801709e:	6851      	ldr	r1, [r2, #4]
 80170a0:	6059      	str	r1, [r3, #4]
 80170a2:	6892      	ldr	r2, [r2, #8]
 80170a4:	609a      	str	r2, [r3, #8]
 80170a6:	4621      	mov	r1, r4
 80170a8:	4650      	mov	r0, sl
 80170aa:	f7fe fbb7 	bl	801581c <_free_r>
 80170ae:	e76c      	b.n	8016f8a <_realloc_r+0x186>
 80170b0:	68a3      	ldr	r3, [r4, #8]
 80170b2:	6083      	str	r3, [r0, #8]
 80170b4:	68e3      	ldr	r3, [r4, #12]
 80170b6:	60c3      	str	r3, [r0, #12]
 80170b8:	2a24      	cmp	r2, #36	; 0x24
 80170ba:	bf01      	itttt	eq
 80170bc:	6923      	ldreq	r3, [r4, #16]
 80170be:	6103      	streq	r3, [r0, #16]
 80170c0:	6961      	ldreq	r1, [r4, #20]
 80170c2:	6141      	streq	r1, [r0, #20]
 80170c4:	bf19      	ittee	ne
 80170c6:	f100 0310 	addne.w	r3, r0, #16
 80170ca:	f104 0210 	addne.w	r2, r4, #16
 80170ce:	f100 0318 	addeq.w	r3, r0, #24
 80170d2:	f104 0218 	addeq.w	r2, r4, #24
 80170d6:	e7e0      	b.n	801709a <_realloc_r+0x296>
 80170d8:	4603      	mov	r3, r0
 80170da:	4622      	mov	r2, r4
 80170dc:	e7dd      	b.n	801709a <_realloc_r+0x296>
 80170de:	4621      	mov	r1, r4
 80170e0:	f7ff fa8e 	bl	8016600 <memmove>
 80170e4:	e7df      	b.n	80170a6 <_realloc_r+0x2a2>
 80170e6:	4637      	mov	r7, r6
 80170e8:	e6ed      	b.n	8016ec6 <_realloc_r+0xc2>
 80170ea:	f003 0301 	and.w	r3, r3, #1
 80170ee:	431f      	orrs	r7, r3
 80170f0:	f8c9 7004 	str.w	r7, [r9, #4]
 80170f4:	6853      	ldr	r3, [r2, #4]
 80170f6:	f043 0301 	orr.w	r3, r3, #1
 80170fa:	6053      	str	r3, [r2, #4]
 80170fc:	e6ff      	b.n	8016efe <_realloc_r+0xfa>
 80170fe:	bf00      	nop
 8017100:	20000108 	.word	0x20000108

08017104 <siscanf>:
 8017104:	b40e      	push	{r1, r2, r3}
 8017106:	b530      	push	{r4, r5, lr}
 8017108:	b09c      	sub	sp, #112	; 0x70
 801710a:	ac1f      	add	r4, sp, #124	; 0x7c
 801710c:	f44f 7201 	mov.w	r2, #516	; 0x204
 8017110:	f854 5b04 	ldr.w	r5, [r4], #4
 8017114:	f8ad 2014 	strh.w	r2, [sp, #20]
 8017118:	9002      	str	r0, [sp, #8]
 801711a:	9006      	str	r0, [sp, #24]
 801711c:	f7e9 f862 	bl	80001e4 <strlen>
 8017120:	4b0b      	ldr	r3, [pc, #44]	; (8017150 <siscanf+0x4c>)
 8017122:	9003      	str	r0, [sp, #12]
 8017124:	9007      	str	r0, [sp, #28]
 8017126:	930b      	str	r3, [sp, #44]	; 0x2c
 8017128:	480a      	ldr	r0, [pc, #40]	; (8017154 <siscanf+0x50>)
 801712a:	9401      	str	r4, [sp, #4]
 801712c:	2300      	movs	r3, #0
 801712e:	930f      	str	r3, [sp, #60]	; 0x3c
 8017130:	9314      	str	r3, [sp, #80]	; 0x50
 8017132:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8017136:	f8ad 3016 	strh.w	r3, [sp, #22]
 801713a:	462a      	mov	r2, r5
 801713c:	4623      	mov	r3, r4
 801713e:	a902      	add	r1, sp, #8
 8017140:	6800      	ldr	r0, [r0, #0]
 8017142:	f000 fa19 	bl	8017578 <__ssvfiscanf_r>
 8017146:	b01c      	add	sp, #112	; 0x70
 8017148:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801714c:	b003      	add	sp, #12
 801714e:	4770      	bx	lr
 8017150:	0801717b 	.word	0x0801717b
 8017154:	20000014 	.word	0x20000014

08017158 <__sread>:
 8017158:	b510      	push	{r4, lr}
 801715a:	460c      	mov	r4, r1
 801715c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017160:	f000 ffb6 	bl	80180d0 <_read_r>
 8017164:	2800      	cmp	r0, #0
 8017166:	bfab      	itete	ge
 8017168:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801716a:	89a3      	ldrhlt	r3, [r4, #12]
 801716c:	181b      	addge	r3, r3, r0
 801716e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8017172:	bfac      	ite	ge
 8017174:	6563      	strge	r3, [r4, #84]	; 0x54
 8017176:	81a3      	strhlt	r3, [r4, #12]
 8017178:	bd10      	pop	{r4, pc}

0801717a <__seofread>:
 801717a:	2000      	movs	r0, #0
 801717c:	4770      	bx	lr

0801717e <__swrite>:
 801717e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017182:	461f      	mov	r7, r3
 8017184:	898b      	ldrh	r3, [r1, #12]
 8017186:	05db      	lsls	r3, r3, #23
 8017188:	4605      	mov	r5, r0
 801718a:	460c      	mov	r4, r1
 801718c:	4616      	mov	r6, r2
 801718e:	d505      	bpl.n	801719c <__swrite+0x1e>
 8017190:	2302      	movs	r3, #2
 8017192:	2200      	movs	r2, #0
 8017194:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017198:	f000 ff5c 	bl	8018054 <_lseek_r>
 801719c:	89a3      	ldrh	r3, [r4, #12]
 801719e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80171a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80171a6:	81a3      	strh	r3, [r4, #12]
 80171a8:	4632      	mov	r2, r6
 80171aa:	463b      	mov	r3, r7
 80171ac:	4628      	mov	r0, r5
 80171ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80171b2:	f000 bded 	b.w	8017d90 <_write_r>

080171b6 <__sseek>:
 80171b6:	b510      	push	{r4, lr}
 80171b8:	460c      	mov	r4, r1
 80171ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80171be:	f000 ff49 	bl	8018054 <_lseek_r>
 80171c2:	1c43      	adds	r3, r0, #1
 80171c4:	89a3      	ldrh	r3, [r4, #12]
 80171c6:	bf15      	itete	ne
 80171c8:	6560      	strne	r0, [r4, #84]	; 0x54
 80171ca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80171ce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80171d2:	81a3      	strheq	r3, [r4, #12]
 80171d4:	bf18      	it	ne
 80171d6:	81a3      	strhne	r3, [r4, #12]
 80171d8:	bd10      	pop	{r4, pc}

080171da <__sclose>:
 80171da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80171de:	f000 be17 	b.w	8017e10 <_close_r>

080171e2 <strcpy>:
 80171e2:	4603      	mov	r3, r0
 80171e4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80171e8:	f803 2b01 	strb.w	r2, [r3], #1
 80171ec:	2a00      	cmp	r2, #0
 80171ee:	d1f9      	bne.n	80171e4 <strcpy+0x2>
 80171f0:	4770      	bx	lr

080171f2 <strncmp>:
 80171f2:	b510      	push	{r4, lr}
 80171f4:	b16a      	cbz	r2, 8017212 <strncmp+0x20>
 80171f6:	3901      	subs	r1, #1
 80171f8:	1884      	adds	r4, r0, r2
 80171fa:	f810 3b01 	ldrb.w	r3, [r0], #1
 80171fe:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8017202:	4293      	cmp	r3, r2
 8017204:	d103      	bne.n	801720e <strncmp+0x1c>
 8017206:	42a0      	cmp	r0, r4
 8017208:	d001      	beq.n	801720e <strncmp+0x1c>
 801720a:	2b00      	cmp	r3, #0
 801720c:	d1f5      	bne.n	80171fa <strncmp+0x8>
 801720e:	1a98      	subs	r0, r3, r2
 8017210:	bd10      	pop	{r4, pc}
 8017212:	4610      	mov	r0, r2
 8017214:	bd10      	pop	{r4, pc}

08017216 <_strtoul_l.isra.0>:
 8017216:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801721a:	4680      	mov	r8, r0
 801721c:	4689      	mov	r9, r1
 801721e:	4692      	mov	sl, r2
 8017220:	461e      	mov	r6, r3
 8017222:	460f      	mov	r7, r1
 8017224:	463d      	mov	r5, r7
 8017226:	9808      	ldr	r0, [sp, #32]
 8017228:	f815 4b01 	ldrb.w	r4, [r5], #1
 801722c:	f7ff f942 	bl	80164b4 <__locale_ctype_ptr_l>
 8017230:	4420      	add	r0, r4
 8017232:	7843      	ldrb	r3, [r0, #1]
 8017234:	f013 0308 	ands.w	r3, r3, #8
 8017238:	d10a      	bne.n	8017250 <_strtoul_l.isra.0+0x3a>
 801723a:	2c2d      	cmp	r4, #45	; 0x2d
 801723c:	d10a      	bne.n	8017254 <_strtoul_l.isra.0+0x3e>
 801723e:	782c      	ldrb	r4, [r5, #0]
 8017240:	2301      	movs	r3, #1
 8017242:	1cbd      	adds	r5, r7, #2
 8017244:	b15e      	cbz	r6, 801725e <_strtoul_l.isra.0+0x48>
 8017246:	2e10      	cmp	r6, #16
 8017248:	d113      	bne.n	8017272 <_strtoul_l.isra.0+0x5c>
 801724a:	2c30      	cmp	r4, #48	; 0x30
 801724c:	d009      	beq.n	8017262 <_strtoul_l.isra.0+0x4c>
 801724e:	e010      	b.n	8017272 <_strtoul_l.isra.0+0x5c>
 8017250:	462f      	mov	r7, r5
 8017252:	e7e7      	b.n	8017224 <_strtoul_l.isra.0+0xe>
 8017254:	2c2b      	cmp	r4, #43	; 0x2b
 8017256:	bf04      	itt	eq
 8017258:	782c      	ldrbeq	r4, [r5, #0]
 801725a:	1cbd      	addeq	r5, r7, #2
 801725c:	e7f2      	b.n	8017244 <_strtoul_l.isra.0+0x2e>
 801725e:	2c30      	cmp	r4, #48	; 0x30
 8017260:	d125      	bne.n	80172ae <_strtoul_l.isra.0+0x98>
 8017262:	782a      	ldrb	r2, [r5, #0]
 8017264:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8017268:	2a58      	cmp	r2, #88	; 0x58
 801726a:	d14a      	bne.n	8017302 <_strtoul_l.isra.0+0xec>
 801726c:	786c      	ldrb	r4, [r5, #1]
 801726e:	2610      	movs	r6, #16
 8017270:	3502      	adds	r5, #2
 8017272:	f04f 31ff 	mov.w	r1, #4294967295
 8017276:	2700      	movs	r7, #0
 8017278:	fbb1 f1f6 	udiv	r1, r1, r6
 801727c:	fb06 fe01 	mul.w	lr, r6, r1
 8017280:	ea6f 0e0e 	mvn.w	lr, lr
 8017284:	4638      	mov	r0, r7
 8017286:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 801728a:	2a09      	cmp	r2, #9
 801728c:	d811      	bhi.n	80172b2 <_strtoul_l.isra.0+0x9c>
 801728e:	4614      	mov	r4, r2
 8017290:	42a6      	cmp	r6, r4
 8017292:	dd1d      	ble.n	80172d0 <_strtoul_l.isra.0+0xba>
 8017294:	2f00      	cmp	r7, #0
 8017296:	db18      	blt.n	80172ca <_strtoul_l.isra.0+0xb4>
 8017298:	4281      	cmp	r1, r0
 801729a:	d316      	bcc.n	80172ca <_strtoul_l.isra.0+0xb4>
 801729c:	d101      	bne.n	80172a2 <_strtoul_l.isra.0+0x8c>
 801729e:	45a6      	cmp	lr, r4
 80172a0:	db13      	blt.n	80172ca <_strtoul_l.isra.0+0xb4>
 80172a2:	fb00 4006 	mla	r0, r0, r6, r4
 80172a6:	2701      	movs	r7, #1
 80172a8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80172ac:	e7eb      	b.n	8017286 <_strtoul_l.isra.0+0x70>
 80172ae:	260a      	movs	r6, #10
 80172b0:	e7df      	b.n	8017272 <_strtoul_l.isra.0+0x5c>
 80172b2:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 80172b6:	2a19      	cmp	r2, #25
 80172b8:	d801      	bhi.n	80172be <_strtoul_l.isra.0+0xa8>
 80172ba:	3c37      	subs	r4, #55	; 0x37
 80172bc:	e7e8      	b.n	8017290 <_strtoul_l.isra.0+0x7a>
 80172be:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 80172c2:	2a19      	cmp	r2, #25
 80172c4:	d804      	bhi.n	80172d0 <_strtoul_l.isra.0+0xba>
 80172c6:	3c57      	subs	r4, #87	; 0x57
 80172c8:	e7e2      	b.n	8017290 <_strtoul_l.isra.0+0x7a>
 80172ca:	f04f 37ff 	mov.w	r7, #4294967295
 80172ce:	e7eb      	b.n	80172a8 <_strtoul_l.isra.0+0x92>
 80172d0:	2f00      	cmp	r7, #0
 80172d2:	da09      	bge.n	80172e8 <_strtoul_l.isra.0+0xd2>
 80172d4:	2322      	movs	r3, #34	; 0x22
 80172d6:	f8c8 3000 	str.w	r3, [r8]
 80172da:	f04f 30ff 	mov.w	r0, #4294967295
 80172de:	f1ba 0f00 	cmp.w	sl, #0
 80172e2:	d107      	bne.n	80172f4 <_strtoul_l.isra.0+0xde>
 80172e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80172e8:	b103      	cbz	r3, 80172ec <_strtoul_l.isra.0+0xd6>
 80172ea:	4240      	negs	r0, r0
 80172ec:	f1ba 0f00 	cmp.w	sl, #0
 80172f0:	d00c      	beq.n	801730c <_strtoul_l.isra.0+0xf6>
 80172f2:	b127      	cbz	r7, 80172fe <_strtoul_l.isra.0+0xe8>
 80172f4:	3d01      	subs	r5, #1
 80172f6:	f8ca 5000 	str.w	r5, [sl]
 80172fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80172fe:	464d      	mov	r5, r9
 8017300:	e7f9      	b.n	80172f6 <_strtoul_l.isra.0+0xe0>
 8017302:	2430      	movs	r4, #48	; 0x30
 8017304:	2e00      	cmp	r6, #0
 8017306:	d1b4      	bne.n	8017272 <_strtoul_l.isra.0+0x5c>
 8017308:	2608      	movs	r6, #8
 801730a:	e7b2      	b.n	8017272 <_strtoul_l.isra.0+0x5c>
 801730c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08017310 <_strtoul_r>:
 8017310:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8017312:	4c06      	ldr	r4, [pc, #24]	; (801732c <_strtoul_r+0x1c>)
 8017314:	4d06      	ldr	r5, [pc, #24]	; (8017330 <_strtoul_r+0x20>)
 8017316:	6824      	ldr	r4, [r4, #0]
 8017318:	6a24      	ldr	r4, [r4, #32]
 801731a:	2c00      	cmp	r4, #0
 801731c:	bf08      	it	eq
 801731e:	462c      	moveq	r4, r5
 8017320:	9400      	str	r4, [sp, #0]
 8017322:	f7ff ff78 	bl	8017216 <_strtoul_l.isra.0>
 8017326:	b003      	add	sp, #12
 8017328:	bd30      	pop	{r4, r5, pc}
 801732a:	bf00      	nop
 801732c:	20000014 	.word	0x20000014
 8017330:	20000560 	.word	0x20000560

08017334 <strtoul>:
 8017334:	4b08      	ldr	r3, [pc, #32]	; (8017358 <strtoul+0x24>)
 8017336:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8017338:	681c      	ldr	r4, [r3, #0]
 801733a:	4d08      	ldr	r5, [pc, #32]	; (801735c <strtoul+0x28>)
 801733c:	6a23      	ldr	r3, [r4, #32]
 801733e:	2b00      	cmp	r3, #0
 8017340:	bf08      	it	eq
 8017342:	462b      	moveq	r3, r5
 8017344:	9300      	str	r3, [sp, #0]
 8017346:	4613      	mov	r3, r2
 8017348:	460a      	mov	r2, r1
 801734a:	4601      	mov	r1, r0
 801734c:	4620      	mov	r0, r4
 801734e:	f7ff ff62 	bl	8017216 <_strtoul_l.isra.0>
 8017352:	b003      	add	sp, #12
 8017354:	bd30      	pop	{r4, r5, pc}
 8017356:	bf00      	nop
 8017358:	20000014 	.word	0x20000014
 801735c:	20000560 	.word	0x20000560

08017360 <__ssprint_r>:
 8017360:	6893      	ldr	r3, [r2, #8]
 8017362:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017366:	4681      	mov	r9, r0
 8017368:	460c      	mov	r4, r1
 801736a:	4617      	mov	r7, r2
 801736c:	2b00      	cmp	r3, #0
 801736e:	d060      	beq.n	8017432 <__ssprint_r+0xd2>
 8017370:	f04f 0b00 	mov.w	fp, #0
 8017374:	f8d2 a000 	ldr.w	sl, [r2]
 8017378:	465e      	mov	r6, fp
 801737a:	b356      	cbz	r6, 80173d2 <__ssprint_r+0x72>
 801737c:	68a3      	ldr	r3, [r4, #8]
 801737e:	429e      	cmp	r6, r3
 8017380:	d344      	bcc.n	801740c <__ssprint_r+0xac>
 8017382:	89a2      	ldrh	r2, [r4, #12]
 8017384:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8017388:	d03e      	beq.n	8017408 <__ssprint_r+0xa8>
 801738a:	6825      	ldr	r5, [r4, #0]
 801738c:	6921      	ldr	r1, [r4, #16]
 801738e:	eba5 0801 	sub.w	r8, r5, r1
 8017392:	6965      	ldr	r5, [r4, #20]
 8017394:	2302      	movs	r3, #2
 8017396:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801739a:	fb95 f5f3 	sdiv	r5, r5, r3
 801739e:	f108 0301 	add.w	r3, r8, #1
 80173a2:	4433      	add	r3, r6
 80173a4:	429d      	cmp	r5, r3
 80173a6:	bf38      	it	cc
 80173a8:	461d      	movcc	r5, r3
 80173aa:	0553      	lsls	r3, r2, #21
 80173ac:	d546      	bpl.n	801743c <__ssprint_r+0xdc>
 80173ae:	4629      	mov	r1, r5
 80173b0:	4648      	mov	r0, r9
 80173b2:	f7f9 f977 	bl	80106a4 <_malloc_r>
 80173b6:	b998      	cbnz	r0, 80173e0 <__ssprint_r+0x80>
 80173b8:	230c      	movs	r3, #12
 80173ba:	f8c9 3000 	str.w	r3, [r9]
 80173be:	89a3      	ldrh	r3, [r4, #12]
 80173c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80173c4:	81a3      	strh	r3, [r4, #12]
 80173c6:	2300      	movs	r3, #0
 80173c8:	60bb      	str	r3, [r7, #8]
 80173ca:	607b      	str	r3, [r7, #4]
 80173cc:	f04f 30ff 	mov.w	r0, #4294967295
 80173d0:	e031      	b.n	8017436 <__ssprint_r+0xd6>
 80173d2:	f8da b000 	ldr.w	fp, [sl]
 80173d6:	f8da 6004 	ldr.w	r6, [sl, #4]
 80173da:	f10a 0a08 	add.w	sl, sl, #8
 80173de:	e7cc      	b.n	801737a <__ssprint_r+0x1a>
 80173e0:	4642      	mov	r2, r8
 80173e2:	6921      	ldr	r1, [r4, #16]
 80173e4:	9001      	str	r0, [sp, #4]
 80173e6:	f7f9 fb6b 	bl	8010ac0 <memcpy>
 80173ea:	89a2      	ldrh	r2, [r4, #12]
 80173ec:	9b01      	ldr	r3, [sp, #4]
 80173ee:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 80173f2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80173f6:	81a2      	strh	r2, [r4, #12]
 80173f8:	6123      	str	r3, [r4, #16]
 80173fa:	6165      	str	r5, [r4, #20]
 80173fc:	4443      	add	r3, r8
 80173fe:	eba5 0508 	sub.w	r5, r5, r8
 8017402:	6023      	str	r3, [r4, #0]
 8017404:	60a5      	str	r5, [r4, #8]
 8017406:	4633      	mov	r3, r6
 8017408:	429e      	cmp	r6, r3
 801740a:	d200      	bcs.n	801740e <__ssprint_r+0xae>
 801740c:	4633      	mov	r3, r6
 801740e:	461a      	mov	r2, r3
 8017410:	4659      	mov	r1, fp
 8017412:	6820      	ldr	r0, [r4, #0]
 8017414:	9301      	str	r3, [sp, #4]
 8017416:	f7ff f8f3 	bl	8016600 <memmove>
 801741a:	68a2      	ldr	r2, [r4, #8]
 801741c:	9b01      	ldr	r3, [sp, #4]
 801741e:	1ad2      	subs	r2, r2, r3
 8017420:	60a2      	str	r2, [r4, #8]
 8017422:	6822      	ldr	r2, [r4, #0]
 8017424:	4413      	add	r3, r2
 8017426:	6023      	str	r3, [r4, #0]
 8017428:	68bb      	ldr	r3, [r7, #8]
 801742a:	1b9e      	subs	r6, r3, r6
 801742c:	60be      	str	r6, [r7, #8]
 801742e:	2e00      	cmp	r6, #0
 8017430:	d1cf      	bne.n	80173d2 <__ssprint_r+0x72>
 8017432:	2000      	movs	r0, #0
 8017434:	6078      	str	r0, [r7, #4]
 8017436:	b003      	add	sp, #12
 8017438:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801743c:	462a      	mov	r2, r5
 801743e:	4648      	mov	r0, r9
 8017440:	f7ff fce0 	bl	8016e04 <_realloc_r>
 8017444:	4603      	mov	r3, r0
 8017446:	2800      	cmp	r0, #0
 8017448:	d1d6      	bne.n	80173f8 <__ssprint_r+0x98>
 801744a:	6921      	ldr	r1, [r4, #16]
 801744c:	4648      	mov	r0, r9
 801744e:	f7fe f9e5 	bl	801581c <_free_r>
 8017452:	e7b1      	b.n	80173b8 <__ssprint_r+0x58>

08017454 <_sungetc_r>:
 8017454:	b538      	push	{r3, r4, r5, lr}
 8017456:	1c4b      	adds	r3, r1, #1
 8017458:	4614      	mov	r4, r2
 801745a:	d103      	bne.n	8017464 <_sungetc_r+0x10>
 801745c:	f04f 35ff 	mov.w	r5, #4294967295
 8017460:	4628      	mov	r0, r5
 8017462:	bd38      	pop	{r3, r4, r5, pc}
 8017464:	8993      	ldrh	r3, [r2, #12]
 8017466:	f023 0320 	bic.w	r3, r3, #32
 801746a:	8193      	strh	r3, [r2, #12]
 801746c:	6b53      	ldr	r3, [r2, #52]	; 0x34
 801746e:	6852      	ldr	r2, [r2, #4]
 8017470:	b2cd      	uxtb	r5, r1
 8017472:	b18b      	cbz	r3, 8017498 <_sungetc_r+0x44>
 8017474:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8017476:	429a      	cmp	r2, r3
 8017478:	da08      	bge.n	801748c <_sungetc_r+0x38>
 801747a:	6823      	ldr	r3, [r4, #0]
 801747c:	1e5a      	subs	r2, r3, #1
 801747e:	6022      	str	r2, [r4, #0]
 8017480:	f803 5c01 	strb.w	r5, [r3, #-1]
 8017484:	6863      	ldr	r3, [r4, #4]
 8017486:	3301      	adds	r3, #1
 8017488:	6063      	str	r3, [r4, #4]
 801748a:	e7e9      	b.n	8017460 <_sungetc_r+0xc>
 801748c:	4621      	mov	r1, r4
 801748e:	f000 fc01 	bl	8017c94 <__submore>
 8017492:	2800      	cmp	r0, #0
 8017494:	d0f1      	beq.n	801747a <_sungetc_r+0x26>
 8017496:	e7e1      	b.n	801745c <_sungetc_r+0x8>
 8017498:	6921      	ldr	r1, [r4, #16]
 801749a:	6823      	ldr	r3, [r4, #0]
 801749c:	b151      	cbz	r1, 80174b4 <_sungetc_r+0x60>
 801749e:	4299      	cmp	r1, r3
 80174a0:	d208      	bcs.n	80174b4 <_sungetc_r+0x60>
 80174a2:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80174a6:	428d      	cmp	r5, r1
 80174a8:	d104      	bne.n	80174b4 <_sungetc_r+0x60>
 80174aa:	3b01      	subs	r3, #1
 80174ac:	3201      	adds	r2, #1
 80174ae:	6023      	str	r3, [r4, #0]
 80174b0:	6062      	str	r2, [r4, #4]
 80174b2:	e7d5      	b.n	8017460 <_sungetc_r+0xc>
 80174b4:	63e3      	str	r3, [r4, #60]	; 0x3c
 80174b6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80174ba:	6363      	str	r3, [r4, #52]	; 0x34
 80174bc:	2303      	movs	r3, #3
 80174be:	63a3      	str	r3, [r4, #56]	; 0x38
 80174c0:	4623      	mov	r3, r4
 80174c2:	6422      	str	r2, [r4, #64]	; 0x40
 80174c4:	f803 5f46 	strb.w	r5, [r3, #70]!
 80174c8:	6023      	str	r3, [r4, #0]
 80174ca:	2301      	movs	r3, #1
 80174cc:	e7dc      	b.n	8017488 <_sungetc_r+0x34>

080174ce <__ssrefill_r>:
 80174ce:	b510      	push	{r4, lr}
 80174d0:	460c      	mov	r4, r1
 80174d2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80174d4:	b169      	cbz	r1, 80174f2 <__ssrefill_r+0x24>
 80174d6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80174da:	4299      	cmp	r1, r3
 80174dc:	d001      	beq.n	80174e2 <__ssrefill_r+0x14>
 80174de:	f7fe f99d 	bl	801581c <_free_r>
 80174e2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80174e4:	6063      	str	r3, [r4, #4]
 80174e6:	2000      	movs	r0, #0
 80174e8:	6360      	str	r0, [r4, #52]	; 0x34
 80174ea:	b113      	cbz	r3, 80174f2 <__ssrefill_r+0x24>
 80174ec:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80174ee:	6023      	str	r3, [r4, #0]
 80174f0:	bd10      	pop	{r4, pc}
 80174f2:	6923      	ldr	r3, [r4, #16]
 80174f4:	6023      	str	r3, [r4, #0]
 80174f6:	2300      	movs	r3, #0
 80174f8:	6063      	str	r3, [r4, #4]
 80174fa:	89a3      	ldrh	r3, [r4, #12]
 80174fc:	f043 0320 	orr.w	r3, r3, #32
 8017500:	81a3      	strh	r3, [r4, #12]
 8017502:	f04f 30ff 	mov.w	r0, #4294967295
 8017506:	bd10      	pop	{r4, pc}

08017508 <_sfread_r>:
 8017508:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801750c:	4615      	mov	r5, r2
 801750e:	435d      	muls	r5, r3
 8017510:	4682      	mov	sl, r0
 8017512:	4691      	mov	r9, r2
 8017514:	4698      	mov	r8, r3
 8017516:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8017518:	d029      	beq.n	801756e <_sfread_r+0x66>
 801751a:	460f      	mov	r7, r1
 801751c:	462e      	mov	r6, r5
 801751e:	f04f 0b00 	mov.w	fp, #0
 8017522:	6863      	ldr	r3, [r4, #4]
 8017524:	429e      	cmp	r6, r3
 8017526:	d80c      	bhi.n	8017542 <_sfread_r+0x3a>
 8017528:	4632      	mov	r2, r6
 801752a:	6821      	ldr	r1, [r4, #0]
 801752c:	4638      	mov	r0, r7
 801752e:	f7f9 fac7 	bl	8010ac0 <memcpy>
 8017532:	6863      	ldr	r3, [r4, #4]
 8017534:	6825      	ldr	r5, [r4, #0]
 8017536:	1b9b      	subs	r3, r3, r6
 8017538:	4435      	add	r5, r6
 801753a:	6025      	str	r5, [r4, #0]
 801753c:	6063      	str	r3, [r4, #4]
 801753e:	4645      	mov	r5, r8
 8017540:	e015      	b.n	801756e <_sfread_r+0x66>
 8017542:	461a      	mov	r2, r3
 8017544:	6821      	ldr	r1, [r4, #0]
 8017546:	9301      	str	r3, [sp, #4]
 8017548:	4638      	mov	r0, r7
 801754a:	f7f9 fab9 	bl	8010ac0 <memcpy>
 801754e:	9b01      	ldr	r3, [sp, #4]
 8017550:	6822      	ldr	r2, [r4, #0]
 8017552:	441a      	add	r2, r3
 8017554:	e884 0804 	stmia.w	r4, {r2, fp}
 8017558:	4621      	mov	r1, r4
 801755a:	4650      	mov	r0, sl
 801755c:	441f      	add	r7, r3
 801755e:	1af6      	subs	r6, r6, r3
 8017560:	f7ff ffb5 	bl	80174ce <__ssrefill_r>
 8017564:	2800      	cmp	r0, #0
 8017566:	d0dc      	beq.n	8017522 <_sfread_r+0x1a>
 8017568:	1bad      	subs	r5, r5, r6
 801756a:	fbb5 f5f9 	udiv	r5, r5, r9
 801756e:	4628      	mov	r0, r5
 8017570:	b003      	add	sp, #12
 8017572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08017578 <__ssvfiscanf_r>:
 8017578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801757c:	461e      	mov	r6, r3
 801757e:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
 8017582:	b0d7      	sub	sp, #348	; 0x15c
 8017584:	049c      	lsls	r4, r3, #18
 8017586:	9003      	str	r0, [sp, #12]
 8017588:	460d      	mov	r5, r1
 801758a:	d406      	bmi.n	801759a <__ssvfiscanf_r+0x22>
 801758c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8017590:	818b      	strh	r3, [r1, #12]
 8017592:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8017594:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8017598:	664b      	str	r3, [r1, #100]	; 0x64
 801759a:	2300      	movs	r3, #0
 801759c:	9206      	str	r2, [sp, #24]
 801759e:	9305      	str	r3, [sp, #20]
 80175a0:	4699      	mov	r9, r3
 80175a2:	4698      	mov	r8, r3
 80175a4:	9304      	str	r3, [sp, #16]
 80175a6:	9a06      	ldr	r2, [sp, #24]
 80175a8:	f812 3b01 	ldrb.w	r3, [r2], #1
 80175ac:	9206      	str	r2, [sp, #24]
 80175ae:	9309      	str	r3, [sp, #36]	; 0x24
 80175b0:	2b00      	cmp	r3, #0
 80175b2:	f000 8099 	beq.w	80176e8 <__ssvfiscanf_r+0x170>
 80175b6:	f7fe ff81 	bl	80164bc <__locale_ctype_ptr>
 80175ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80175bc:	4418      	add	r0, r3
 80175be:	7844      	ldrb	r4, [r0, #1]
 80175c0:	f014 0408 	ands.w	r4, r4, #8
 80175c4:	d019      	beq.n	80175fa <__ssvfiscanf_r+0x82>
 80175c6:	686b      	ldr	r3, [r5, #4]
 80175c8:	2b00      	cmp	r3, #0
 80175ca:	dd0f      	ble.n	80175ec <__ssvfiscanf_r+0x74>
 80175cc:	f7fe ff76 	bl	80164bc <__locale_ctype_ptr>
 80175d0:	682b      	ldr	r3, [r5, #0]
 80175d2:	781a      	ldrb	r2, [r3, #0]
 80175d4:	4410      	add	r0, r2
 80175d6:	7842      	ldrb	r2, [r0, #1]
 80175d8:	0710      	lsls	r0, r2, #28
 80175da:	d5e4      	bpl.n	80175a6 <__ssvfiscanf_r+0x2e>
 80175dc:	686a      	ldr	r2, [r5, #4]
 80175de:	3301      	adds	r3, #1
 80175e0:	3a01      	subs	r2, #1
 80175e2:	f108 0801 	add.w	r8, r8, #1
 80175e6:	606a      	str	r2, [r5, #4]
 80175e8:	602b      	str	r3, [r5, #0]
 80175ea:	e7ec      	b.n	80175c6 <__ssvfiscanf_r+0x4e>
 80175ec:	4629      	mov	r1, r5
 80175ee:	9803      	ldr	r0, [sp, #12]
 80175f0:	f7ff ff6d 	bl	80174ce <__ssrefill_r>
 80175f4:	2800      	cmp	r0, #0
 80175f6:	d0e9      	beq.n	80175cc <__ssvfiscanf_r+0x54>
 80175f8:	e7d5      	b.n	80175a6 <__ssvfiscanf_r+0x2e>
 80175fa:	2b25      	cmp	r3, #37	; 0x25
 80175fc:	d16a      	bne.n	80176d4 <__ssvfiscanf_r+0x15c>
 80175fe:	9b06      	ldr	r3, [sp, #24]
 8017600:	46a2      	mov	sl, r4
 8017602:	4627      	mov	r7, r4
 8017604:	220a      	movs	r2, #10
 8017606:	9906      	ldr	r1, [sp, #24]
 8017608:	781c      	ldrb	r4, [r3, #0]
 801760a:	3101      	adds	r1, #1
 801760c:	2c63      	cmp	r4, #99	; 0x63
 801760e:	9106      	str	r1, [sp, #24]
 8017610:	f000 80f8 	beq.w	8017804 <__ssvfiscanf_r+0x28c>
 8017614:	d82c      	bhi.n	8017670 <__ssvfiscanf_r+0xf8>
 8017616:	2c39      	cmp	r4, #57	; 0x39
 8017618:	d80a      	bhi.n	8017630 <__ssvfiscanf_r+0xb8>
 801761a:	2c30      	cmp	r4, #48	; 0x30
 801761c:	f080 808c 	bcs.w	8017738 <__ssvfiscanf_r+0x1c0>
 8017620:	2c25      	cmp	r4, #37	; 0x25
 8017622:	d057      	beq.n	80176d4 <__ssvfiscanf_r+0x15c>
 8017624:	2c2a      	cmp	r4, #42	; 0x2a
 8017626:	d07d      	beq.n	8017724 <__ssvfiscanf_r+0x1ac>
 8017628:	b954      	cbnz	r4, 8017640 <__ssvfiscanf_r+0xc8>
 801762a:	f04f 33ff 	mov.w	r3, #4294967295
 801762e:	e06f      	b.n	8017710 <__ssvfiscanf_r+0x198>
 8017630:	2c4f      	cmp	r4, #79	; 0x4f
 8017632:	f000 8085 	beq.w	8017740 <__ssvfiscanf_r+0x1c8>
 8017636:	d80e      	bhi.n	8017656 <__ssvfiscanf_r+0xde>
 8017638:	2c44      	cmp	r4, #68	; 0x44
 801763a:	d009      	beq.n	8017650 <__ssvfiscanf_r+0xd8>
 801763c:	2c4c      	cmp	r4, #76	; 0x4c
 801763e:	d02b      	beq.n	8017698 <__ssvfiscanf_r+0x120>
 8017640:	f7fe ff3c 	bl	80164bc <__locale_ctype_ptr>
 8017644:	4420      	add	r0, r4
 8017646:	7843      	ldrb	r3, [r0, #1]
 8017648:	f003 0303 	and.w	r3, r3, #3
 801764c:	2b01      	cmp	r3, #1
 801764e:	d118      	bne.n	8017682 <__ssvfiscanf_r+0x10a>
 8017650:	f04a 0a01 	orr.w	sl, sl, #1
 8017654:	e015      	b.n	8017682 <__ssvfiscanf_r+0x10a>
 8017656:	2c58      	cmp	r4, #88	; 0x58
 8017658:	d02f      	beq.n	80176ba <__ssvfiscanf_r+0x142>
 801765a:	2c5b      	cmp	r4, #91	; 0x5b
 801765c:	d1f0      	bne.n	8017640 <__ssvfiscanf_r+0xc8>
 801765e:	9906      	ldr	r1, [sp, #24]
 8017660:	a816      	add	r0, sp, #88	; 0x58
 8017662:	f000 fd47 	bl	80180f4 <__sccl>
 8017666:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
 801766a:	9006      	str	r0, [sp, #24]
 801766c:	2401      	movs	r4, #1
 801766e:	e074      	b.n	801775a <__ssvfiscanf_r+0x1e2>
 8017670:	2c6e      	cmp	r4, #110	; 0x6e
 8017672:	f000 80cb 	beq.w	801780c <__ssvfiscanf_r+0x294>
 8017676:	d812      	bhi.n	801769e <__ssvfiscanf_r+0x126>
 8017678:	2c68      	cmp	r4, #104	; 0x68
 801767a:	d05a      	beq.n	8017732 <__ssvfiscanf_r+0x1ba>
 801767c:	d803      	bhi.n	8017686 <__ssvfiscanf_r+0x10e>
 801767e:	2c64      	cmp	r4, #100	; 0x64
 8017680:	d1de      	bne.n	8017640 <__ssvfiscanf_r+0xc8>
 8017682:	4ba7      	ldr	r3, [pc, #668]	; (8017920 <__ssvfiscanf_r+0x3a8>)
 8017684:	e064      	b.n	8017750 <__ssvfiscanf_r+0x1d8>
 8017686:	2c69      	cmp	r4, #105	; 0x69
 8017688:	d01e      	beq.n	80176c8 <__ssvfiscanf_r+0x150>
 801768a:	2c6c      	cmp	r4, #108	; 0x6c
 801768c:	d1d8      	bne.n	8017640 <__ssvfiscanf_r+0xc8>
 801768e:	7859      	ldrb	r1, [r3, #1]
 8017690:	296c      	cmp	r1, #108	; 0x6c
 8017692:	d14b      	bne.n	801772c <__ssvfiscanf_r+0x1b4>
 8017694:	3302      	adds	r3, #2
 8017696:	9306      	str	r3, [sp, #24]
 8017698:	f04a 0a02 	orr.w	sl, sl, #2
 801769c:	e044      	b.n	8017728 <__ssvfiscanf_r+0x1b0>
 801769e:	2c73      	cmp	r4, #115	; 0x73
 80176a0:	d05a      	beq.n	8017758 <__ssvfiscanf_r+0x1e0>
 80176a2:	d806      	bhi.n	80176b2 <__ssvfiscanf_r+0x13a>
 80176a4:	2c6f      	cmp	r4, #111	; 0x6f
 80176a6:	d04d      	beq.n	8017744 <__ssvfiscanf_r+0x1cc>
 80176a8:	2c70      	cmp	r4, #112	; 0x70
 80176aa:	d1c9      	bne.n	8017640 <__ssvfiscanf_r+0xc8>
 80176ac:	f44a 7a08 	orr.w	sl, sl, #544	; 0x220
 80176b0:	e005      	b.n	80176be <__ssvfiscanf_r+0x146>
 80176b2:	2c75      	cmp	r4, #117	; 0x75
 80176b4:	d04b      	beq.n	801774e <__ssvfiscanf_r+0x1d6>
 80176b6:	2c78      	cmp	r4, #120	; 0x78
 80176b8:	d1c2      	bne.n	8017640 <__ssvfiscanf_r+0xc8>
 80176ba:	f44a 7a00 	orr.w	sl, sl, #512	; 0x200
 80176be:	4b99      	ldr	r3, [pc, #612]	; (8017924 <__ssvfiscanf_r+0x3ac>)
 80176c0:	9305      	str	r3, [sp, #20]
 80176c2:	f04f 0910 	mov.w	r9, #16
 80176c6:	e003      	b.n	80176d0 <__ssvfiscanf_r+0x158>
 80176c8:	4b95      	ldr	r3, [pc, #596]	; (8017920 <__ssvfiscanf_r+0x3a8>)
 80176ca:	9305      	str	r3, [sp, #20]
 80176cc:	f04f 0900 	mov.w	r9, #0
 80176d0:	2403      	movs	r4, #3
 80176d2:	e042      	b.n	801775a <__ssvfiscanf_r+0x1e2>
 80176d4:	686b      	ldr	r3, [r5, #4]
 80176d6:	2b00      	cmp	r3, #0
 80176d8:	dd0a      	ble.n	80176f0 <__ssvfiscanf_r+0x178>
 80176da:	682b      	ldr	r3, [r5, #0]
 80176dc:	9a06      	ldr	r2, [sp, #24]
 80176de:	7819      	ldrb	r1, [r3, #0]
 80176e0:	f812 2c01 	ldrb.w	r2, [r2, #-1]
 80176e4:	4291      	cmp	r1, r2
 80176e6:	d015      	beq.n	8017714 <__ssvfiscanf_r+0x19c>
 80176e8:	9804      	ldr	r0, [sp, #16]
 80176ea:	b057      	add	sp, #348	; 0x15c
 80176ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80176f0:	4629      	mov	r1, r5
 80176f2:	9803      	ldr	r0, [sp, #12]
 80176f4:	f7ff feeb 	bl	80174ce <__ssrefill_r>
 80176f8:	2800      	cmp	r0, #0
 80176fa:	d0ee      	beq.n	80176da <__ssvfiscanf_r+0x162>
 80176fc:	9b04      	ldr	r3, [sp, #16]
 80176fe:	2b00      	cmp	r3, #0
 8017700:	d093      	beq.n	801762a <__ssvfiscanf_r+0xb2>
 8017702:	89ab      	ldrh	r3, [r5, #12]
 8017704:	f013 0f40 	tst.w	r3, #64	; 0x40
 8017708:	9b04      	ldr	r3, [sp, #16]
 801770a:	bf18      	it	ne
 801770c:	f04f 33ff 	movne.w	r3, #4294967295
 8017710:	9304      	str	r3, [sp, #16]
 8017712:	e7e9      	b.n	80176e8 <__ssvfiscanf_r+0x170>
 8017714:	686a      	ldr	r2, [r5, #4]
 8017716:	3301      	adds	r3, #1
 8017718:	3a01      	subs	r2, #1
 801771a:	606a      	str	r2, [r5, #4]
 801771c:	602b      	str	r3, [r5, #0]
 801771e:	f108 0801 	add.w	r8, r8, #1
 8017722:	e740      	b.n	80175a6 <__ssvfiscanf_r+0x2e>
 8017724:	f04a 0a10 	orr.w	sl, sl, #16
 8017728:	9b06      	ldr	r3, [sp, #24]
 801772a:	e76c      	b.n	8017606 <__ssvfiscanf_r+0x8e>
 801772c:	f04a 0a01 	orr.w	sl, sl, #1
 8017730:	e7fa      	b.n	8017728 <__ssvfiscanf_r+0x1b0>
 8017732:	f04a 0a04 	orr.w	sl, sl, #4
 8017736:	e7f7      	b.n	8017728 <__ssvfiscanf_r+0x1b0>
 8017738:	fb02 4707 	mla	r7, r2, r7, r4
 801773c:	3f30      	subs	r7, #48	; 0x30
 801773e:	e7f3      	b.n	8017728 <__ssvfiscanf_r+0x1b0>
 8017740:	f04a 0a01 	orr.w	sl, sl, #1
 8017744:	4b77      	ldr	r3, [pc, #476]	; (8017924 <__ssvfiscanf_r+0x3ac>)
 8017746:	9305      	str	r3, [sp, #20]
 8017748:	f04f 0908 	mov.w	r9, #8
 801774c:	e7c0      	b.n	80176d0 <__ssvfiscanf_r+0x158>
 801774e:	4b75      	ldr	r3, [pc, #468]	; (8017924 <__ssvfiscanf_r+0x3ac>)
 8017750:	9305      	str	r3, [sp, #20]
 8017752:	f04f 090a 	mov.w	r9, #10
 8017756:	e7bb      	b.n	80176d0 <__ssvfiscanf_r+0x158>
 8017758:	2402      	movs	r4, #2
 801775a:	686b      	ldr	r3, [r5, #4]
 801775c:	2b00      	cmp	r3, #0
 801775e:	dd71      	ble.n	8017844 <__ssvfiscanf_r+0x2cc>
 8017760:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8017764:	d107      	bne.n	8017776 <__ssvfiscanf_r+0x1fe>
 8017766:	f7fe fea9 	bl	80164bc <__locale_ctype_ptr>
 801776a:	682b      	ldr	r3, [r5, #0]
 801776c:	781a      	ldrb	r2, [r3, #0]
 801776e:	4410      	add	r0, r2
 8017770:	7842      	ldrb	r2, [r0, #1]
 8017772:	0711      	lsls	r1, r2, #28
 8017774:	d46d      	bmi.n	8017852 <__ssvfiscanf_r+0x2da>
 8017776:	2c02      	cmp	r4, #2
 8017778:	f000 8113 	beq.w	80179a2 <__ssvfiscanf_r+0x42a>
 801777c:	2c03      	cmp	r4, #3
 801777e:	f000 81c7 	beq.w	8017b10 <__ssvfiscanf_r+0x598>
 8017782:	2c01      	cmp	r4, #1
 8017784:	f00a 0410 	and.w	r4, sl, #16
 8017788:	f000 80ba 	beq.w	8017900 <__ssvfiscanf_r+0x388>
 801778c:	2f00      	cmp	r7, #0
 801778e:	bf08      	it	eq
 8017790:	2701      	moveq	r7, #1
 8017792:	f01a 0a01 	ands.w	sl, sl, #1
 8017796:	f000 8087 	beq.w	80178a8 <__ssvfiscanf_r+0x330>
 801779a:	2208      	movs	r2, #8
 801779c:	2100      	movs	r1, #0
 801779e:	a80a      	add	r0, sp, #40	; 0x28
 80177a0:	f7f9 f999 	bl	8010ad6 <memset>
 80177a4:	2c00      	cmp	r4, #0
 80177a6:	d166      	bne.n	8017876 <__ssvfiscanf_r+0x2fe>
 80177a8:	f8d6 b000 	ldr.w	fp, [r6]
 80177ac:	3604      	adds	r6, #4
 80177ae:	2300      	movs	r3, #0
 80177b0:	2f00      	cmp	r7, #0
 80177b2:	d071      	beq.n	8017898 <__ssvfiscanf_r+0x320>
 80177b4:	9307      	str	r3, [sp, #28]
 80177b6:	f7fe fe6f 	bl	8016498 <__locale_mb_cur_max>
 80177ba:	9b07      	ldr	r3, [sp, #28]
 80177bc:	4283      	cmp	r3, r0
 80177be:	d09d      	beq.n	80176fc <__ssvfiscanf_r+0x184>
 80177c0:	682a      	ldr	r2, [r5, #0]
 80177c2:	a80c      	add	r0, sp, #48	; 0x30
 80177c4:	f812 1b01 	ldrb.w	r1, [r2], #1
 80177c8:	54c1      	strb	r1, [r0, r3]
 80177ca:	f103 0a01 	add.w	sl, r3, #1
 80177ce:	686b      	ldr	r3, [r5, #4]
 80177d0:	3b01      	subs	r3, #1
 80177d2:	e885 000c 	stmia.w	r5, {r2, r3}
 80177d6:	ab0a      	add	r3, sp, #40	; 0x28
 80177d8:	4602      	mov	r2, r0
 80177da:	9300      	str	r3, [sp, #0]
 80177dc:	4659      	mov	r1, fp
 80177de:	4653      	mov	r3, sl
 80177e0:	9803      	ldr	r0, [sp, #12]
 80177e2:	f000 fc49 	bl	8018078 <_mbrtowc_r>
 80177e6:	1c42      	adds	r2, r0, #1
 80177e8:	d088      	beq.n	80176fc <__ssvfiscanf_r+0x184>
 80177ea:	2800      	cmp	r0, #0
 80177ec:	d146      	bne.n	801787c <__ssvfiscanf_r+0x304>
 80177ee:	b90c      	cbnz	r4, 80177f4 <__ssvfiscanf_r+0x27c>
 80177f0:	f8cb 4000 	str.w	r4, [fp]
 80177f4:	44d0      	add	r8, sl
 80177f6:	3f01      	subs	r7, #1
 80177f8:	b90c      	cbnz	r4, 80177fe <__ssvfiscanf_r+0x286>
 80177fa:	f10b 0b04 	add.w	fp, fp, #4
 80177fe:	f04f 0a00 	mov.w	sl, #0
 8017802:	e03d      	b.n	8017880 <__ssvfiscanf_r+0x308>
 8017804:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
 8017808:	2400      	movs	r4, #0
 801780a:	e7a6      	b.n	801775a <__ssvfiscanf_r+0x1e2>
 801780c:	f01a 0f10 	tst.w	sl, #16
 8017810:	f47f aec9 	bne.w	80175a6 <__ssvfiscanf_r+0x2e>
 8017814:	f01a 0f04 	tst.w	sl, #4
 8017818:	6832      	ldr	r2, [r6, #0]
 801781a:	f106 0304 	add.w	r3, r6, #4
 801781e:	d003      	beq.n	8017828 <__ssvfiscanf_r+0x2b0>
 8017820:	f8a2 8000 	strh.w	r8, [r2]
 8017824:	461e      	mov	r6, r3
 8017826:	e6be      	b.n	80175a6 <__ssvfiscanf_r+0x2e>
 8017828:	f01a 0f01 	tst.w	sl, #1
 801782c:	d002      	beq.n	8017834 <__ssvfiscanf_r+0x2bc>
 801782e:	f8c2 8000 	str.w	r8, [r2]
 8017832:	e7f7      	b.n	8017824 <__ssvfiscanf_r+0x2ac>
 8017834:	f01a 0f02 	tst.w	sl, #2
 8017838:	d0f9      	beq.n	801782e <__ssvfiscanf_r+0x2b6>
 801783a:	4640      	mov	r0, r8
 801783c:	17c1      	asrs	r1, r0, #31
 801783e:	e9c2 0100 	strd	r0, r1, [r2]
 8017842:	e7ef      	b.n	8017824 <__ssvfiscanf_r+0x2ac>
 8017844:	4629      	mov	r1, r5
 8017846:	9803      	ldr	r0, [sp, #12]
 8017848:	f7ff fe41 	bl	80174ce <__ssrefill_r>
 801784c:	2800      	cmp	r0, #0
 801784e:	d087      	beq.n	8017760 <__ssvfiscanf_r+0x1e8>
 8017850:	e754      	b.n	80176fc <__ssvfiscanf_r+0x184>
 8017852:	686a      	ldr	r2, [r5, #4]
 8017854:	3a01      	subs	r2, #1
 8017856:	2a00      	cmp	r2, #0
 8017858:	f108 0801 	add.w	r8, r8, #1
 801785c:	606a      	str	r2, [r5, #4]
 801785e:	dd02      	ble.n	8017866 <__ssvfiscanf_r+0x2ee>
 8017860:	3301      	adds	r3, #1
 8017862:	602b      	str	r3, [r5, #0]
 8017864:	e77f      	b.n	8017766 <__ssvfiscanf_r+0x1ee>
 8017866:	4629      	mov	r1, r5
 8017868:	9803      	ldr	r0, [sp, #12]
 801786a:	f7ff fe30 	bl	80174ce <__ssrefill_r>
 801786e:	2800      	cmp	r0, #0
 8017870:	f43f af79 	beq.w	8017766 <__ssvfiscanf_r+0x1ee>
 8017874:	e742      	b.n	80176fc <__ssvfiscanf_r+0x184>
 8017876:	f04f 0b00 	mov.w	fp, #0
 801787a:	e798      	b.n	80177ae <__ssvfiscanf_r+0x236>
 801787c:	3002      	adds	r0, #2
 801787e:	d1b9      	bne.n	80177f4 <__ssvfiscanf_r+0x27c>
 8017880:	686b      	ldr	r3, [r5, #4]
 8017882:	2b00      	cmp	r3, #0
 8017884:	dc0e      	bgt.n	80178a4 <__ssvfiscanf_r+0x32c>
 8017886:	4629      	mov	r1, r5
 8017888:	9803      	ldr	r0, [sp, #12]
 801788a:	f7ff fe20 	bl	80174ce <__ssrefill_r>
 801788e:	b148      	cbz	r0, 80178a4 <__ssvfiscanf_r+0x32c>
 8017890:	f1ba 0f00 	cmp.w	sl, #0
 8017894:	f47f af32 	bne.w	80176fc <__ssvfiscanf_r+0x184>
 8017898:	2c00      	cmp	r4, #0
 801789a:	f47f ae84 	bne.w	80175a6 <__ssvfiscanf_r+0x2e>
 801789e:	9b04      	ldr	r3, [sp, #16]
 80178a0:	3301      	adds	r3, #1
 80178a2:	e67f      	b.n	80175a4 <__ssvfiscanf_r+0x2c>
 80178a4:	4653      	mov	r3, sl
 80178a6:	e783      	b.n	80177b0 <__ssvfiscanf_r+0x238>
 80178a8:	b1cc      	cbz	r4, 80178de <__ssvfiscanf_r+0x366>
 80178aa:	4654      	mov	r4, sl
 80178ac:	686b      	ldr	r3, [r5, #4]
 80178ae:	682a      	ldr	r2, [r5, #0]
 80178b0:	42bb      	cmp	r3, r7
 80178b2:	da0e      	bge.n	80178d2 <__ssvfiscanf_r+0x35a>
 80178b4:	441c      	add	r4, r3
 80178b6:	1aff      	subs	r7, r7, r3
 80178b8:	4413      	add	r3, r2
 80178ba:	602b      	str	r3, [r5, #0]
 80178bc:	4629      	mov	r1, r5
 80178be:	9803      	ldr	r0, [sp, #12]
 80178c0:	f7ff fe05 	bl	80174ce <__ssrefill_r>
 80178c4:	2800      	cmp	r0, #0
 80178c6:	d0f1      	beq.n	80178ac <__ssvfiscanf_r+0x334>
 80178c8:	2c00      	cmp	r4, #0
 80178ca:	f43f af17 	beq.w	80176fc <__ssvfiscanf_r+0x184>
 80178ce:	44a0      	add	r8, r4
 80178d0:	e669      	b.n	80175a6 <__ssvfiscanf_r+0x2e>
 80178d2:	1bdb      	subs	r3, r3, r7
 80178d4:	443c      	add	r4, r7
 80178d6:	4417      	add	r7, r2
 80178d8:	606b      	str	r3, [r5, #4]
 80178da:	602f      	str	r7, [r5, #0]
 80178dc:	e7f7      	b.n	80178ce <__ssvfiscanf_r+0x356>
 80178de:	9500      	str	r5, [sp, #0]
 80178e0:	463b      	mov	r3, r7
 80178e2:	2201      	movs	r2, #1
 80178e4:	6831      	ldr	r1, [r6, #0]
 80178e6:	9803      	ldr	r0, [sp, #12]
 80178e8:	1d34      	adds	r4, r6, #4
 80178ea:	f7ff fe0d 	bl	8017508 <_sfread_r>
 80178ee:	2800      	cmp	r0, #0
 80178f0:	f43f af04 	beq.w	80176fc <__ssvfiscanf_r+0x184>
 80178f4:	4480      	add	r8, r0
 80178f6:	9b04      	ldr	r3, [sp, #16]
 80178f8:	3301      	adds	r3, #1
 80178fa:	9304      	str	r3, [sp, #16]
 80178fc:	4626      	mov	r6, r4
 80178fe:	e652      	b.n	80175a6 <__ssvfiscanf_r+0x2e>
 8017900:	2f00      	cmp	r7, #0
 8017902:	bf08      	it	eq
 8017904:	f04f 37ff 	moveq.w	r7, #4294967295
 8017908:	b1fc      	cbz	r4, 801794a <__ssvfiscanf_r+0x3d2>
 801790a:	2400      	movs	r4, #0
 801790c:	f10d 0a58 	add.w	sl, sp, #88	; 0x58
 8017910:	682b      	ldr	r3, [r5, #0]
 8017912:	781a      	ldrb	r2, [r3, #0]
 8017914:	f81a 2002 	ldrb.w	r2, [sl, r2]
 8017918:	b932      	cbnz	r2, 8017928 <__ssvfiscanf_r+0x3b0>
 801791a:	2c00      	cmp	r4, #0
 801791c:	d1d7      	bne.n	80178ce <__ssvfiscanf_r+0x356>
 801791e:	e6e3      	b.n	80176e8 <__ssvfiscanf_r+0x170>
 8017920:	080120e1 	.word	0x080120e1
 8017924:	08017311 	.word	0x08017311
 8017928:	686a      	ldr	r2, [r5, #4]
 801792a:	3401      	adds	r4, #1
 801792c:	3a01      	subs	r2, #1
 801792e:	3301      	adds	r3, #1
 8017930:	42a7      	cmp	r7, r4
 8017932:	606a      	str	r2, [r5, #4]
 8017934:	602b      	str	r3, [r5, #0]
 8017936:	d0ca      	beq.n	80178ce <__ssvfiscanf_r+0x356>
 8017938:	2a00      	cmp	r2, #0
 801793a:	dce9      	bgt.n	8017910 <__ssvfiscanf_r+0x398>
 801793c:	4629      	mov	r1, r5
 801793e:	9803      	ldr	r0, [sp, #12]
 8017940:	f7ff fdc5 	bl	80174ce <__ssrefill_r>
 8017944:	2800      	cmp	r0, #0
 8017946:	d0e3      	beq.n	8017910 <__ssvfiscanf_r+0x398>
 8017948:	e7c1      	b.n	80178ce <__ssvfiscanf_r+0x356>
 801794a:	6834      	ldr	r4, [r6, #0]
 801794c:	f106 0a04 	add.w	sl, r6, #4
 8017950:	f10d 0b58 	add.w	fp, sp, #88	; 0x58
 8017954:	4626      	mov	r6, r4
 8017956:	682b      	ldr	r3, [r5, #0]
 8017958:	781a      	ldrb	r2, [r3, #0]
 801795a:	f81b 2002 	ldrb.w	r2, [fp, r2]
 801795e:	b1b2      	cbz	r2, 801798e <__ssvfiscanf_r+0x416>
 8017960:	686a      	ldr	r2, [r5, #4]
 8017962:	3a01      	subs	r2, #1
 8017964:	606a      	str	r2, [r5, #4]
 8017966:	1c5a      	adds	r2, r3, #1
 8017968:	602a      	str	r2, [r5, #0]
 801796a:	781b      	ldrb	r3, [r3, #0]
 801796c:	f806 3b01 	strb.w	r3, [r6], #1
 8017970:	1bbb      	subs	r3, r7, r6
 8017972:	42dc      	cmn	r4, r3
 8017974:	d00b      	beq.n	801798e <__ssvfiscanf_r+0x416>
 8017976:	686b      	ldr	r3, [r5, #4]
 8017978:	2b00      	cmp	r3, #0
 801797a:	dcec      	bgt.n	8017956 <__ssvfiscanf_r+0x3de>
 801797c:	4629      	mov	r1, r5
 801797e:	9803      	ldr	r0, [sp, #12]
 8017980:	f7ff fda5 	bl	80174ce <__ssrefill_r>
 8017984:	2800      	cmp	r0, #0
 8017986:	d0e6      	beq.n	8017956 <__ssvfiscanf_r+0x3de>
 8017988:	42b4      	cmp	r4, r6
 801798a:	f43f aeb7 	beq.w	80176fc <__ssvfiscanf_r+0x184>
 801798e:	1b34      	subs	r4, r6, r4
 8017990:	f43f aeaa 	beq.w	80176e8 <__ssvfiscanf_r+0x170>
 8017994:	2300      	movs	r3, #0
 8017996:	7033      	strb	r3, [r6, #0]
 8017998:	9b04      	ldr	r3, [sp, #16]
 801799a:	3301      	adds	r3, #1
 801799c:	9304      	str	r3, [sp, #16]
 801799e:	4656      	mov	r6, sl
 80179a0:	e795      	b.n	80178ce <__ssvfiscanf_r+0x356>
 80179a2:	2f00      	cmp	r7, #0
 80179a4:	bf08      	it	eq
 80179a6:	f04f 37ff 	moveq.w	r7, #4294967295
 80179aa:	f01a 0b01 	ands.w	fp, sl, #1
 80179ae:	f00a 0410 	and.w	r4, sl, #16
 80179b2:	d06a      	beq.n	8017a8a <__ssvfiscanf_r+0x512>
 80179b4:	2208      	movs	r2, #8
 80179b6:	2100      	movs	r1, #0
 80179b8:	a80a      	add	r0, sp, #40	; 0x28
 80179ba:	f7f9 f88c 	bl	8010ad6 <memset>
 80179be:	2c00      	cmp	r4, #0
 80179c0:	d13e      	bne.n	8017a40 <__ssvfiscanf_r+0x4c8>
 80179c2:	f8d6 a000 	ldr.w	sl, [r6]
 80179c6:	3604      	adds	r6, #4
 80179c8:	2300      	movs	r3, #0
 80179ca:	9307      	str	r3, [sp, #28]
 80179cc:	f7fe fd76 	bl	80164bc <__locale_ctype_ptr>
 80179d0:	682a      	ldr	r2, [r5, #0]
 80179d2:	7812      	ldrb	r2, [r2, #0]
 80179d4:	4410      	add	r0, r2
 80179d6:	7842      	ldrb	r2, [r0, #1]
 80179d8:	0711      	lsls	r1, r2, #28
 80179da:	d42b      	bmi.n	8017a34 <__ssvfiscanf_r+0x4bc>
 80179dc:	9b07      	ldr	r3, [sp, #28]
 80179de:	b34f      	cbz	r7, 8017a34 <__ssvfiscanf_r+0x4bc>
 80179e0:	9307      	str	r3, [sp, #28]
 80179e2:	f7fe fd59 	bl	8016498 <__locale_mb_cur_max>
 80179e6:	9b07      	ldr	r3, [sp, #28]
 80179e8:	4283      	cmp	r3, r0
 80179ea:	f43f ae87 	beq.w	80176fc <__ssvfiscanf_r+0x184>
 80179ee:	682a      	ldr	r2, [r5, #0]
 80179f0:	a80c      	add	r0, sp, #48	; 0x30
 80179f2:	f812 1b01 	ldrb.w	r1, [r2], #1
 80179f6:	54c1      	strb	r1, [r0, r3]
 80179f8:	f103 0b01 	add.w	fp, r3, #1
 80179fc:	686b      	ldr	r3, [r5, #4]
 80179fe:	3b01      	subs	r3, #1
 8017a00:	e885 000c 	stmia.w	r5, {r2, r3}
 8017a04:	ab0a      	add	r3, sp, #40	; 0x28
 8017a06:	9300      	str	r3, [sp, #0]
 8017a08:	4602      	mov	r2, r0
 8017a0a:	465b      	mov	r3, fp
 8017a0c:	4651      	mov	r1, sl
 8017a0e:	9803      	ldr	r0, [sp, #12]
 8017a10:	f000 fb32 	bl	8018078 <_mbrtowc_r>
 8017a14:	1c43      	adds	r3, r0, #1
 8017a16:	f43f ae71 	beq.w	80176fc <__ssvfiscanf_r+0x184>
 8017a1a:	b9a0      	cbnz	r0, 8017a46 <__ssvfiscanf_r+0x4ce>
 8017a1c:	f8ca 0000 	str.w	r0, [sl]
 8017a20:	f8da 0000 	ldr.w	r0, [sl]
 8017a24:	f000 fb08 	bl	8018038 <iswspace>
 8017a28:	4603      	mov	r3, r0
 8017a2a:	b1c8      	cbz	r0, 8017a60 <__ssvfiscanf_r+0x4e8>
 8017a2c:	af0c      	add	r7, sp, #48	; 0x30
 8017a2e:	f1bb 0f00 	cmp.w	fp, #0
 8017a32:	d10c      	bne.n	8017a4e <__ssvfiscanf_r+0x4d6>
 8017a34:	2c00      	cmp	r4, #0
 8017a36:	f47f adb6 	bne.w	80175a6 <__ssvfiscanf_r+0x2e>
 8017a3a:	f8ca 4000 	str.w	r4, [sl]
 8017a3e:	e72e      	b.n	801789e <__ssvfiscanf_r+0x326>
 8017a40:	f10d 0a24 	add.w	sl, sp, #36	; 0x24
 8017a44:	e7c0      	b.n	80179c8 <__ssvfiscanf_r+0x450>
 8017a46:	3002      	adds	r0, #2
 8017a48:	d1ea      	bne.n	8017a20 <__ssvfiscanf_r+0x4a8>
 8017a4a:	465b      	mov	r3, fp
 8017a4c:	e00e      	b.n	8017a6c <__ssvfiscanf_r+0x4f4>
 8017a4e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8017a52:	462a      	mov	r2, r5
 8017a54:	f817 100b 	ldrb.w	r1, [r7, fp]
 8017a58:	9803      	ldr	r0, [sp, #12]
 8017a5a:	f7ff fcfb 	bl	8017454 <_sungetc_r>
 8017a5e:	e7e6      	b.n	8017a2e <__ssvfiscanf_r+0x4b6>
 8017a60:	44d8      	add	r8, fp
 8017a62:	3f01      	subs	r7, #1
 8017a64:	b914      	cbnz	r4, 8017a6c <__ssvfiscanf_r+0x4f4>
 8017a66:	f10a 0a04 	add.w	sl, sl, #4
 8017a6a:	4623      	mov	r3, r4
 8017a6c:	686a      	ldr	r2, [r5, #4]
 8017a6e:	2a00      	cmp	r2, #0
 8017a70:	dcab      	bgt.n	80179ca <__ssvfiscanf_r+0x452>
 8017a72:	4629      	mov	r1, r5
 8017a74:	9803      	ldr	r0, [sp, #12]
 8017a76:	9307      	str	r3, [sp, #28]
 8017a78:	f7ff fd29 	bl	80174ce <__ssrefill_r>
 8017a7c:	9b07      	ldr	r3, [sp, #28]
 8017a7e:	2800      	cmp	r0, #0
 8017a80:	d0a3      	beq.n	80179ca <__ssvfiscanf_r+0x452>
 8017a82:	2b00      	cmp	r3, #0
 8017a84:	f47f ae3a 	bne.w	80176fc <__ssvfiscanf_r+0x184>
 8017a88:	e7d4      	b.n	8017a34 <__ssvfiscanf_r+0x4bc>
 8017a8a:	2c00      	cmp	r4, #0
 8017a8c:	d136      	bne.n	8017afc <__ssvfiscanf_r+0x584>
 8017a8e:	f8d6 a000 	ldr.w	sl, [r6]
 8017a92:	1d34      	adds	r4, r6, #4
 8017a94:	4656      	mov	r6, sl
 8017a96:	f7fe fd11 	bl	80164bc <__locale_ctype_ptr>
 8017a9a:	682a      	ldr	r2, [r5, #0]
 8017a9c:	7813      	ldrb	r3, [r2, #0]
 8017a9e:	4418      	add	r0, r3
 8017aa0:	7843      	ldrb	r3, [r0, #1]
 8017aa2:	071b      	lsls	r3, r3, #28
 8017aa4:	d414      	bmi.n	8017ad0 <__ssvfiscanf_r+0x558>
 8017aa6:	686b      	ldr	r3, [r5, #4]
 8017aa8:	3b01      	subs	r3, #1
 8017aaa:	606b      	str	r3, [r5, #4]
 8017aac:	1c53      	adds	r3, r2, #1
 8017aae:	602b      	str	r3, [r5, #0]
 8017ab0:	7813      	ldrb	r3, [r2, #0]
 8017ab2:	f806 3b01 	strb.w	r3, [r6], #1
 8017ab6:	1bbb      	subs	r3, r7, r6
 8017ab8:	eb1a 0f03 	cmn.w	sl, r3
 8017abc:	d008      	beq.n	8017ad0 <__ssvfiscanf_r+0x558>
 8017abe:	686b      	ldr	r3, [r5, #4]
 8017ac0:	2b00      	cmp	r3, #0
 8017ac2:	dce8      	bgt.n	8017a96 <__ssvfiscanf_r+0x51e>
 8017ac4:	4629      	mov	r1, r5
 8017ac6:	9803      	ldr	r0, [sp, #12]
 8017ac8:	f7ff fd01 	bl	80174ce <__ssrefill_r>
 8017acc:	2800      	cmp	r0, #0
 8017ace:	d0e2      	beq.n	8017a96 <__ssvfiscanf_r+0x51e>
 8017ad0:	2300      	movs	r3, #0
 8017ad2:	7033      	strb	r3, [r6, #0]
 8017ad4:	eba6 060a 	sub.w	r6, r6, sl
 8017ad8:	44b0      	add	r8, r6
 8017ada:	e70c      	b.n	80178f6 <__ssvfiscanf_r+0x37e>
 8017adc:	686a      	ldr	r2, [r5, #4]
 8017ade:	f10b 0b01 	add.w	fp, fp, #1
 8017ae2:	3a01      	subs	r2, #1
 8017ae4:	3301      	adds	r3, #1
 8017ae6:	455f      	cmp	r7, fp
 8017ae8:	606a      	str	r2, [r5, #4]
 8017aea:	602b      	str	r3, [r5, #0]
 8017aec:	d00e      	beq.n	8017b0c <__ssvfiscanf_r+0x594>
 8017aee:	2a00      	cmp	r2, #0
 8017af0:	dc04      	bgt.n	8017afc <__ssvfiscanf_r+0x584>
 8017af2:	4629      	mov	r1, r5
 8017af4:	9803      	ldr	r0, [sp, #12]
 8017af6:	f7ff fcea 	bl	80174ce <__ssrefill_r>
 8017afa:	b938      	cbnz	r0, 8017b0c <__ssvfiscanf_r+0x594>
 8017afc:	f7fe fcde 	bl	80164bc <__locale_ctype_ptr>
 8017b00:	682b      	ldr	r3, [r5, #0]
 8017b02:	781a      	ldrb	r2, [r3, #0]
 8017b04:	4410      	add	r0, r2
 8017b06:	7842      	ldrb	r2, [r0, #1]
 8017b08:	0712      	lsls	r2, r2, #28
 8017b0a:	d5e7      	bpl.n	8017adc <__ssvfiscanf_r+0x564>
 8017b0c:	44d8      	add	r8, fp
 8017b0e:	e54a      	b.n	80175a6 <__ssvfiscanf_r+0x2e>
 8017b10:	1e7b      	subs	r3, r7, #1
 8017b12:	2b26      	cmp	r3, #38	; 0x26
 8017b14:	bf88      	it	hi
 8017b16:	f1a7 0327 	subhi.w	r3, r7, #39	; 0x27
 8017b1a:	f44a 6458 	orr.w	r4, sl, #3456	; 0xd80
 8017b1e:	bf8c      	ite	hi
 8017b20:	2727      	movhi	r7, #39	; 0x27
 8017b22:	2300      	movls	r3, #0
 8017b24:	f04f 0b00 	mov.w	fp, #0
 8017b28:	f10d 0a30 	add.w	sl, sp, #48	; 0x30
 8017b2c:	6829      	ldr	r1, [r5, #0]
 8017b2e:	780a      	ldrb	r2, [r1, #0]
 8017b30:	2a39      	cmp	r2, #57	; 0x39
 8017b32:	d82d      	bhi.n	8017b90 <__ssvfiscanf_r+0x618>
 8017b34:	2a38      	cmp	r2, #56	; 0x38
 8017b36:	d270      	bcs.n	8017c1a <__ssvfiscanf_r+0x6a2>
 8017b38:	2a30      	cmp	r2, #48	; 0x30
 8017b3a:	d045      	beq.n	8017bc8 <__ssvfiscanf_r+0x650>
 8017b3c:	d867      	bhi.n	8017c0e <__ssvfiscanf_r+0x696>
 8017b3e:	2a2b      	cmp	r2, #43	; 0x2b
 8017b40:	d072      	beq.n	8017c28 <__ssvfiscanf_r+0x6b0>
 8017b42:	2a2d      	cmp	r2, #45	; 0x2d
 8017b44:	d070      	beq.n	8017c28 <__ssvfiscanf_r+0x6b0>
 8017b46:	05e3      	lsls	r3, r4, #23
 8017b48:	d50f      	bpl.n	8017b6a <__ssvfiscanf_r+0x5f2>
 8017b4a:	ab0c      	add	r3, sp, #48	; 0x30
 8017b4c:	459a      	cmp	sl, r3
 8017b4e:	d908      	bls.n	8017b62 <__ssvfiscanf_r+0x5ea>
 8017b50:	f81a 1c01 	ldrb.w	r1, [sl, #-1]
 8017b54:	9803      	ldr	r0, [sp, #12]
 8017b56:	462a      	mov	r2, r5
 8017b58:	f7ff fc7c 	bl	8017454 <_sungetc_r>
 8017b5c:	f10a 37ff 	add.w	r7, sl, #4294967295
 8017b60:	46ba      	mov	sl, r7
 8017b62:	ab0c      	add	r3, sp, #48	; 0x30
 8017b64:	459a      	cmp	sl, r3
 8017b66:	f43f adbf 	beq.w	80176e8 <__ssvfiscanf_r+0x170>
 8017b6a:	f014 0210 	ands.w	r2, r4, #16
 8017b6e:	f040 8085 	bne.w	8017c7c <__ssvfiscanf_r+0x704>
 8017b72:	464b      	mov	r3, r9
 8017b74:	a90c      	add	r1, sp, #48	; 0x30
 8017b76:	9803      	ldr	r0, [sp, #12]
 8017b78:	9f05      	ldr	r7, [sp, #20]
 8017b7a:	f88a 2000 	strb.w	r2, [sl]
 8017b7e:	47b8      	blx	r7
 8017b80:	f014 0f20 	tst.w	r4, #32
 8017b84:	f106 0304 	add.w	r3, r6, #4
 8017b88:	d05c      	beq.n	8017c44 <__ssvfiscanf_r+0x6cc>
 8017b8a:	6832      	ldr	r2, [r6, #0]
 8017b8c:	6010      	str	r0, [r2, #0]
 8017b8e:	e05d      	b.n	8017c4c <__ssvfiscanf_r+0x6d4>
 8017b90:	2a58      	cmp	r2, #88	; 0x58
 8017b92:	d00d      	beq.n	8017bb0 <__ssvfiscanf_r+0x638>
 8017b94:	d806      	bhi.n	8017ba4 <__ssvfiscanf_r+0x62c>
 8017b96:	f1a2 0041 	sub.w	r0, r2, #65	; 0x41
 8017b9a:	2805      	cmp	r0, #5
 8017b9c:	d8d3      	bhi.n	8017b46 <__ssvfiscanf_r+0x5ce>
 8017b9e:	f1b9 0f0a 	cmp.w	r9, #10
 8017ba2:	e03f      	b.n	8017c24 <__ssvfiscanf_r+0x6ac>
 8017ba4:	2a61      	cmp	r2, #97	; 0x61
 8017ba6:	d3ce      	bcc.n	8017b46 <__ssvfiscanf_r+0x5ce>
 8017ba8:	2a66      	cmp	r2, #102	; 0x66
 8017baa:	d9f8      	bls.n	8017b9e <__ssvfiscanf_r+0x626>
 8017bac:	2a78      	cmp	r2, #120	; 0x78
 8017bae:	d1ca      	bne.n	8017b46 <__ssvfiscanf_r+0x5ce>
 8017bb0:	f404 60c0 	and.w	r0, r4, #1536	; 0x600
 8017bb4:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8017bb8:	d1c5      	bne.n	8017b46 <__ssvfiscanf_r+0x5ce>
 8017bba:	f424 7400 	bic.w	r4, r4, #512	; 0x200
 8017bbe:	f444 64a0 	orr.w	r4, r4, #1280	; 0x500
 8017bc2:	f04f 0910 	mov.w	r9, #16
 8017bc6:	e00c      	b.n	8017be2 <__ssvfiscanf_r+0x66a>
 8017bc8:	0520      	lsls	r0, r4, #20
 8017bca:	d50a      	bpl.n	8017be2 <__ssvfiscanf_r+0x66a>
 8017bcc:	f1b9 0f00 	cmp.w	r9, #0
 8017bd0:	d103      	bne.n	8017bda <__ssvfiscanf_r+0x662>
 8017bd2:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 8017bd6:	f04f 0908 	mov.w	r9, #8
 8017bda:	0560      	lsls	r0, r4, #21
 8017bdc:	d506      	bpl.n	8017bec <__ssvfiscanf_r+0x674>
 8017bde:	f424 64b0 	bic.w	r4, r4, #1408	; 0x580
 8017be2:	f88a 2000 	strb.w	r2, [sl]
 8017be6:	f10a 0a01 	add.w	sl, sl, #1
 8017bea:	e006      	b.n	8017bfa <__ssvfiscanf_r+0x682>
 8017bec:	f424 7460 	bic.w	r4, r4, #896	; 0x380
 8017bf0:	b10b      	cbz	r3, 8017bf6 <__ssvfiscanf_r+0x67e>
 8017bf2:	3b01      	subs	r3, #1
 8017bf4:	3701      	adds	r7, #1
 8017bf6:	f10b 0b01 	add.w	fp, fp, #1
 8017bfa:	686a      	ldr	r2, [r5, #4]
 8017bfc:	3a01      	subs	r2, #1
 8017bfe:	2a00      	cmp	r2, #0
 8017c00:	606a      	str	r2, [r5, #4]
 8017c02:	dd16      	ble.n	8017c32 <__ssvfiscanf_r+0x6ba>
 8017c04:	3101      	adds	r1, #1
 8017c06:	6029      	str	r1, [r5, #0]
 8017c08:	3f01      	subs	r7, #1
 8017c0a:	d18f      	bne.n	8017b2c <__ssvfiscanf_r+0x5b4>
 8017c0c:	e79b      	b.n	8017b46 <__ssvfiscanf_r+0x5ce>
 8017c0e:	481f      	ldr	r0, [pc, #124]	; (8017c8c <__ssvfiscanf_r+0x714>)
 8017c10:	f930 9019 	ldrsh.w	r9, [r0, r9, lsl #1]
 8017c14:	f424 6438 	bic.w	r4, r4, #2944	; 0xb80
 8017c18:	e7e3      	b.n	8017be2 <__ssvfiscanf_r+0x66a>
 8017c1a:	481c      	ldr	r0, [pc, #112]	; (8017c8c <__ssvfiscanf_r+0x714>)
 8017c1c:	f930 9019 	ldrsh.w	r9, [r0, r9, lsl #1]
 8017c20:	f1b9 0f08 	cmp.w	r9, #8
 8017c24:	dcf6      	bgt.n	8017c14 <__ssvfiscanf_r+0x69c>
 8017c26:	e78e      	b.n	8017b46 <__ssvfiscanf_r+0x5ce>
 8017c28:	0620      	lsls	r0, r4, #24
 8017c2a:	d58c      	bpl.n	8017b46 <__ssvfiscanf_r+0x5ce>
 8017c2c:	f024 0480 	bic.w	r4, r4, #128	; 0x80
 8017c30:	e7d7      	b.n	8017be2 <__ssvfiscanf_r+0x66a>
 8017c32:	4629      	mov	r1, r5
 8017c34:	9803      	ldr	r0, [sp, #12]
 8017c36:	9307      	str	r3, [sp, #28]
 8017c38:	f7ff fc49 	bl	80174ce <__ssrefill_r>
 8017c3c:	9b07      	ldr	r3, [sp, #28]
 8017c3e:	2800      	cmp	r0, #0
 8017c40:	d0e2      	beq.n	8017c08 <__ssvfiscanf_r+0x690>
 8017c42:	e780      	b.n	8017b46 <__ssvfiscanf_r+0x5ce>
 8017c44:	0767      	lsls	r7, r4, #29
 8017c46:	d503      	bpl.n	8017c50 <__ssvfiscanf_r+0x6d8>
 8017c48:	6832      	ldr	r2, [r6, #0]
 8017c4a:	8010      	strh	r0, [r2, #0]
 8017c4c:	461e      	mov	r6, r3
 8017c4e:	e012      	b.n	8017c76 <__ssvfiscanf_r+0x6fe>
 8017c50:	f014 0201 	ands.w	r2, r4, #1
 8017c54:	d199      	bne.n	8017b8a <__ssvfiscanf_r+0x612>
 8017c56:	07a1      	lsls	r1, r4, #30
 8017c58:	d597      	bpl.n	8017b8a <__ssvfiscanf_r+0x612>
 8017c5a:	9b05      	ldr	r3, [sp, #20]
 8017c5c:	9803      	ldr	r0, [sp, #12]
 8017c5e:	4619      	mov	r1, r3
 8017c60:	4b0b      	ldr	r3, [pc, #44]	; (8017c90 <__ssvfiscanf_r+0x718>)
 8017c62:	4299      	cmp	r1, r3
 8017c64:	464b      	mov	r3, r9
 8017c66:	a90c      	add	r1, sp, #48	; 0x30
 8017c68:	d10d      	bne.n	8017c86 <__ssvfiscanf_r+0x70e>
 8017c6a:	f000 fbc9 	bl	8018400 <_strtoull_r>
 8017c6e:	6833      	ldr	r3, [r6, #0]
 8017c70:	e9c3 0100 	strd	r0, r1, [r3]
 8017c74:	3604      	adds	r6, #4
 8017c76:	9b04      	ldr	r3, [sp, #16]
 8017c78:	3301      	adds	r3, #1
 8017c7a:	9304      	str	r3, [sp, #16]
 8017c7c:	ab0c      	add	r3, sp, #48	; 0x30
 8017c7e:	ebaa 0a03 	sub.w	sl, sl, r3
 8017c82:	44d3      	add	fp, sl
 8017c84:	e742      	b.n	8017b0c <__ssvfiscanf_r+0x594>
 8017c86:	f000 fb09 	bl	801829c <_strtoll_r>
 8017c8a:	e7f0      	b.n	8017c6e <__ssvfiscanf_r+0x6f6>
 8017c8c:	0801a05c 	.word	0x0801a05c
 8017c90:	08017311 	.word	0x08017311

08017c94 <__submore>:
 8017c94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017c98:	460c      	mov	r4, r1
 8017c9a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8017c9c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017ca0:	4299      	cmp	r1, r3
 8017ca2:	d11e      	bne.n	8017ce2 <__submore+0x4e>
 8017ca4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8017ca8:	f7f8 fcfc 	bl	80106a4 <_malloc_r>
 8017cac:	b918      	cbnz	r0, 8017cb6 <__submore+0x22>
 8017cae:	f04f 30ff 	mov.w	r0, #4294967295
 8017cb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017cb6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8017cba:	63a3      	str	r3, [r4, #56]	; 0x38
 8017cbc:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8017cc0:	6360      	str	r0, [r4, #52]	; 0x34
 8017cc2:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8017cc6:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8017cca:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8017cce:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8017cd2:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8017cd6:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8017cda:	6020      	str	r0, [r4, #0]
 8017cdc:	2000      	movs	r0, #0
 8017cde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017ce2:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8017ce4:	0077      	lsls	r7, r6, #1
 8017ce6:	463a      	mov	r2, r7
 8017ce8:	f7ff f88c 	bl	8016e04 <_realloc_r>
 8017cec:	4605      	mov	r5, r0
 8017cee:	2800      	cmp	r0, #0
 8017cf0:	d0dd      	beq.n	8017cae <__submore+0x1a>
 8017cf2:	eb00 0806 	add.w	r8, r0, r6
 8017cf6:	4601      	mov	r1, r0
 8017cf8:	4632      	mov	r2, r6
 8017cfa:	4640      	mov	r0, r8
 8017cfc:	f7f8 fee0 	bl	8010ac0 <memcpy>
 8017d00:	f8c4 8000 	str.w	r8, [r4]
 8017d04:	6365      	str	r5, [r4, #52]	; 0x34
 8017d06:	63a7      	str	r7, [r4, #56]	; 0x38
 8017d08:	e7e8      	b.n	8017cdc <__submore+0x48>

08017d0a <__sprint_r>:
 8017d0a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017d0e:	6893      	ldr	r3, [r2, #8]
 8017d10:	4680      	mov	r8, r0
 8017d12:	460f      	mov	r7, r1
 8017d14:	4614      	mov	r4, r2
 8017d16:	b91b      	cbnz	r3, 8017d20 <__sprint_r+0x16>
 8017d18:	6053      	str	r3, [r2, #4]
 8017d1a:	4618      	mov	r0, r3
 8017d1c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017d20:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8017d22:	049d      	lsls	r5, r3, #18
 8017d24:	d523      	bpl.n	8017d6e <__sprint_r+0x64>
 8017d26:	6815      	ldr	r5, [r2, #0]
 8017d28:	68a0      	ldr	r0, [r4, #8]
 8017d2a:	3508      	adds	r5, #8
 8017d2c:	b920      	cbnz	r0, 8017d38 <__sprint_r+0x2e>
 8017d2e:	2300      	movs	r3, #0
 8017d30:	60a3      	str	r3, [r4, #8]
 8017d32:	6063      	str	r3, [r4, #4]
 8017d34:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017d38:	f855 6c04 	ldr.w	r6, [r5, #-4]
 8017d3c:	f855 bc08 	ldr.w	fp, [r5, #-8]
 8017d40:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 8017d44:	f04f 0900 	mov.w	r9, #0
 8017d48:	45ca      	cmp	sl, r9
 8017d4a:	dc05      	bgt.n	8017d58 <__sprint_r+0x4e>
 8017d4c:	68a3      	ldr	r3, [r4, #8]
 8017d4e:	f026 0603 	bic.w	r6, r6, #3
 8017d52:	1b9e      	subs	r6, r3, r6
 8017d54:	60a6      	str	r6, [r4, #8]
 8017d56:	e7e7      	b.n	8017d28 <__sprint_r+0x1e>
 8017d58:	463a      	mov	r2, r7
 8017d5a:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 8017d5e:	4640      	mov	r0, r8
 8017d60:	f000 f91f 	bl	8017fa2 <_fputwc_r>
 8017d64:	1c43      	adds	r3, r0, #1
 8017d66:	d0e2      	beq.n	8017d2e <__sprint_r+0x24>
 8017d68:	f109 0901 	add.w	r9, r9, #1
 8017d6c:	e7ec      	b.n	8017d48 <__sprint_r+0x3e>
 8017d6e:	f7fd fe11 	bl	8015994 <__sfvwrite_r>
 8017d72:	e7dc      	b.n	8017d2e <__sprint_r+0x24>

08017d74 <__ascii_wctomb>:
 8017d74:	b149      	cbz	r1, 8017d8a <__ascii_wctomb+0x16>
 8017d76:	2aff      	cmp	r2, #255	; 0xff
 8017d78:	bf85      	ittet	hi
 8017d7a:	238a      	movhi	r3, #138	; 0x8a
 8017d7c:	6003      	strhi	r3, [r0, #0]
 8017d7e:	700a      	strbls	r2, [r1, #0]
 8017d80:	f04f 30ff 	movhi.w	r0, #4294967295
 8017d84:	bf98      	it	ls
 8017d86:	2001      	movls	r0, #1
 8017d88:	4770      	bx	lr
 8017d8a:	4608      	mov	r0, r1
 8017d8c:	4770      	bx	lr
	...

08017d90 <_write_r>:
 8017d90:	b538      	push	{r3, r4, r5, lr}
 8017d92:	4c07      	ldr	r4, [pc, #28]	; (8017db0 <_write_r+0x20>)
 8017d94:	4605      	mov	r5, r0
 8017d96:	4608      	mov	r0, r1
 8017d98:	4611      	mov	r1, r2
 8017d9a:	2200      	movs	r2, #0
 8017d9c:	6022      	str	r2, [r4, #0]
 8017d9e:	461a      	mov	r2, r3
 8017da0:	f7f8 faa3 	bl	80102ea <_write>
 8017da4:	1c43      	adds	r3, r0, #1
 8017da6:	d102      	bne.n	8017dae <_write_r+0x1e>
 8017da8:	6823      	ldr	r3, [r4, #0]
 8017daa:	b103      	cbz	r3, 8017dae <_write_r+0x1e>
 8017dac:	602b      	str	r3, [r5, #0]
 8017dae:	bd38      	pop	{r3, r4, r5, pc}
 8017db0:	20003c74 	.word	0x20003c74

08017db4 <_calloc_r>:
 8017db4:	b510      	push	{r4, lr}
 8017db6:	4351      	muls	r1, r2
 8017db8:	f7f8 fc74 	bl	80106a4 <_malloc_r>
 8017dbc:	4604      	mov	r4, r0
 8017dbe:	b198      	cbz	r0, 8017de8 <_calloc_r+0x34>
 8017dc0:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8017dc4:	f022 0203 	bic.w	r2, r2, #3
 8017dc8:	3a04      	subs	r2, #4
 8017dca:	2a24      	cmp	r2, #36	; 0x24
 8017dcc:	d81b      	bhi.n	8017e06 <_calloc_r+0x52>
 8017dce:	2a13      	cmp	r2, #19
 8017dd0:	d917      	bls.n	8017e02 <_calloc_r+0x4e>
 8017dd2:	2100      	movs	r1, #0
 8017dd4:	2a1b      	cmp	r2, #27
 8017dd6:	6001      	str	r1, [r0, #0]
 8017dd8:	6041      	str	r1, [r0, #4]
 8017dda:	d807      	bhi.n	8017dec <_calloc_r+0x38>
 8017ddc:	f100 0308 	add.w	r3, r0, #8
 8017de0:	2200      	movs	r2, #0
 8017de2:	601a      	str	r2, [r3, #0]
 8017de4:	605a      	str	r2, [r3, #4]
 8017de6:	609a      	str	r2, [r3, #8]
 8017de8:	4620      	mov	r0, r4
 8017dea:	bd10      	pop	{r4, pc}
 8017dec:	2a24      	cmp	r2, #36	; 0x24
 8017dee:	6081      	str	r1, [r0, #8]
 8017df0:	60c1      	str	r1, [r0, #12]
 8017df2:	bf11      	iteee	ne
 8017df4:	f100 0310 	addne.w	r3, r0, #16
 8017df8:	6101      	streq	r1, [r0, #16]
 8017dfa:	f100 0318 	addeq.w	r3, r0, #24
 8017dfe:	6141      	streq	r1, [r0, #20]
 8017e00:	e7ee      	b.n	8017de0 <_calloc_r+0x2c>
 8017e02:	4603      	mov	r3, r0
 8017e04:	e7ec      	b.n	8017de0 <_calloc_r+0x2c>
 8017e06:	2100      	movs	r1, #0
 8017e08:	f7f8 fe65 	bl	8010ad6 <memset>
 8017e0c:	e7ec      	b.n	8017de8 <_calloc_r+0x34>
	...

08017e10 <_close_r>:
 8017e10:	b538      	push	{r3, r4, r5, lr}
 8017e12:	4c06      	ldr	r4, [pc, #24]	; (8017e2c <_close_r+0x1c>)
 8017e14:	2300      	movs	r3, #0
 8017e16:	4605      	mov	r5, r0
 8017e18:	4608      	mov	r0, r1
 8017e1a:	6023      	str	r3, [r4, #0]
 8017e1c:	f7f8 faae 	bl	801037c <_close>
 8017e20:	1c43      	adds	r3, r0, #1
 8017e22:	d102      	bne.n	8017e2a <_close_r+0x1a>
 8017e24:	6823      	ldr	r3, [r4, #0]
 8017e26:	b103      	cbz	r3, 8017e2a <_close_r+0x1a>
 8017e28:	602b      	str	r3, [r5, #0]
 8017e2a:	bd38      	pop	{r3, r4, r5, pc}
 8017e2c:	20003c74 	.word	0x20003c74

08017e30 <__env_lock>:
 8017e30:	4801      	ldr	r0, [pc, #4]	; (8017e38 <__env_lock+0x8>)
 8017e32:	f7fe bb64 	b.w	80164fe <__retarget_lock_acquire_recursive>
 8017e36:	bf00      	nop
 8017e38:	20003c6a 	.word	0x20003c6a

08017e3c <__env_unlock>:
 8017e3c:	4801      	ldr	r0, [pc, #4]	; (8017e44 <__env_unlock+0x8>)
 8017e3e:	f7fe bb60 	b.w	8016502 <__retarget_lock_release_recursive>
 8017e42:	bf00      	nop
 8017e44:	20003c6a 	.word	0x20003c6a

08017e48 <_fclose_r>:
 8017e48:	b570      	push	{r4, r5, r6, lr}
 8017e4a:	4605      	mov	r5, r0
 8017e4c:	460c      	mov	r4, r1
 8017e4e:	b911      	cbnz	r1, 8017e56 <_fclose_r+0xe>
 8017e50:	2600      	movs	r6, #0
 8017e52:	4630      	mov	r0, r6
 8017e54:	bd70      	pop	{r4, r5, r6, pc}
 8017e56:	b118      	cbz	r0, 8017e60 <_fclose_r+0x18>
 8017e58:	6983      	ldr	r3, [r0, #24]
 8017e5a:	b90b      	cbnz	r3, 8017e60 <_fclose_r+0x18>
 8017e5c:	f7fd fc08 	bl	8015670 <__sinit>
 8017e60:	4b2c      	ldr	r3, [pc, #176]	; (8017f14 <_fclose_r+0xcc>)
 8017e62:	429c      	cmp	r4, r3
 8017e64:	d114      	bne.n	8017e90 <_fclose_r+0x48>
 8017e66:	686c      	ldr	r4, [r5, #4]
 8017e68:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8017e6a:	07d8      	lsls	r0, r3, #31
 8017e6c:	d405      	bmi.n	8017e7a <_fclose_r+0x32>
 8017e6e:	89a3      	ldrh	r3, [r4, #12]
 8017e70:	0599      	lsls	r1, r3, #22
 8017e72:	d402      	bmi.n	8017e7a <_fclose_r+0x32>
 8017e74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8017e76:	f7fe fb42 	bl	80164fe <__retarget_lock_acquire_recursive>
 8017e7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017e7e:	b98b      	cbnz	r3, 8017ea4 <_fclose_r+0x5c>
 8017e80:	6e66      	ldr	r6, [r4, #100]	; 0x64
 8017e82:	f016 0601 	ands.w	r6, r6, #1
 8017e86:	d1e3      	bne.n	8017e50 <_fclose_r+0x8>
 8017e88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8017e8a:	f7fe fb3a 	bl	8016502 <__retarget_lock_release_recursive>
 8017e8e:	e7e0      	b.n	8017e52 <_fclose_r+0xa>
 8017e90:	4b21      	ldr	r3, [pc, #132]	; (8017f18 <_fclose_r+0xd0>)
 8017e92:	429c      	cmp	r4, r3
 8017e94:	d101      	bne.n	8017e9a <_fclose_r+0x52>
 8017e96:	68ac      	ldr	r4, [r5, #8]
 8017e98:	e7e6      	b.n	8017e68 <_fclose_r+0x20>
 8017e9a:	4b20      	ldr	r3, [pc, #128]	; (8017f1c <_fclose_r+0xd4>)
 8017e9c:	429c      	cmp	r4, r3
 8017e9e:	bf08      	it	eq
 8017ea0:	68ec      	ldreq	r4, [r5, #12]
 8017ea2:	e7e1      	b.n	8017e68 <_fclose_r+0x20>
 8017ea4:	4621      	mov	r1, r4
 8017ea6:	4628      	mov	r0, r5
 8017ea8:	f7fd fabc 	bl	8015424 <__sflush_r>
 8017eac:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8017eae:	4606      	mov	r6, r0
 8017eb0:	b133      	cbz	r3, 8017ec0 <_fclose_r+0x78>
 8017eb2:	6a21      	ldr	r1, [r4, #32]
 8017eb4:	4628      	mov	r0, r5
 8017eb6:	4798      	blx	r3
 8017eb8:	2800      	cmp	r0, #0
 8017eba:	bfb8      	it	lt
 8017ebc:	f04f 36ff 	movlt.w	r6, #4294967295
 8017ec0:	89a3      	ldrh	r3, [r4, #12]
 8017ec2:	061a      	lsls	r2, r3, #24
 8017ec4:	d503      	bpl.n	8017ece <_fclose_r+0x86>
 8017ec6:	6921      	ldr	r1, [r4, #16]
 8017ec8:	4628      	mov	r0, r5
 8017eca:	f7fd fca7 	bl	801581c <_free_r>
 8017ece:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8017ed0:	b141      	cbz	r1, 8017ee4 <_fclose_r+0x9c>
 8017ed2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017ed6:	4299      	cmp	r1, r3
 8017ed8:	d002      	beq.n	8017ee0 <_fclose_r+0x98>
 8017eda:	4628      	mov	r0, r5
 8017edc:	f7fd fc9e 	bl	801581c <_free_r>
 8017ee0:	2300      	movs	r3, #0
 8017ee2:	6363      	str	r3, [r4, #52]	; 0x34
 8017ee4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8017ee6:	b121      	cbz	r1, 8017ef2 <_fclose_r+0xaa>
 8017ee8:	4628      	mov	r0, r5
 8017eea:	f7fd fc97 	bl	801581c <_free_r>
 8017eee:	2300      	movs	r3, #0
 8017ef0:	64a3      	str	r3, [r4, #72]	; 0x48
 8017ef2:	f7fd fba5 	bl	8015640 <__sfp_lock_acquire>
 8017ef6:	2300      	movs	r3, #0
 8017ef8:	81a3      	strh	r3, [r4, #12]
 8017efa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8017efc:	07db      	lsls	r3, r3, #31
 8017efe:	d402      	bmi.n	8017f06 <_fclose_r+0xbe>
 8017f00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8017f02:	f7fe fafe 	bl	8016502 <__retarget_lock_release_recursive>
 8017f06:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8017f08:	f7fe faf7 	bl	80164fa <__retarget_lock_close_recursive>
 8017f0c:	f7fd fb9e 	bl	801564c <__sfp_lock_release>
 8017f10:	e79f      	b.n	8017e52 <_fclose_r+0xa>
 8017f12:	bf00      	nop
 8017f14:	08019f10 	.word	0x08019f10
 8017f18:	08019f30 	.word	0x08019f30
 8017f1c:	08019ef0 	.word	0x08019ef0

08017f20 <__fputwc>:
 8017f20:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8017f24:	4680      	mov	r8, r0
 8017f26:	460e      	mov	r6, r1
 8017f28:	4614      	mov	r4, r2
 8017f2a:	f7fe fab5 	bl	8016498 <__locale_mb_cur_max>
 8017f2e:	2801      	cmp	r0, #1
 8017f30:	d11c      	bne.n	8017f6c <__fputwc+0x4c>
 8017f32:	1e73      	subs	r3, r6, #1
 8017f34:	2bfe      	cmp	r3, #254	; 0xfe
 8017f36:	d819      	bhi.n	8017f6c <__fputwc+0x4c>
 8017f38:	f88d 6004 	strb.w	r6, [sp, #4]
 8017f3c:	4605      	mov	r5, r0
 8017f3e:	2700      	movs	r7, #0
 8017f40:	f10d 0904 	add.w	r9, sp, #4
 8017f44:	42af      	cmp	r7, r5
 8017f46:	d020      	beq.n	8017f8a <__fputwc+0x6a>
 8017f48:	68a3      	ldr	r3, [r4, #8]
 8017f4a:	f817 1009 	ldrb.w	r1, [r7, r9]
 8017f4e:	3b01      	subs	r3, #1
 8017f50:	2b00      	cmp	r3, #0
 8017f52:	60a3      	str	r3, [r4, #8]
 8017f54:	da04      	bge.n	8017f60 <__fputwc+0x40>
 8017f56:	69a2      	ldr	r2, [r4, #24]
 8017f58:	4293      	cmp	r3, r2
 8017f5a:	db1a      	blt.n	8017f92 <__fputwc+0x72>
 8017f5c:	290a      	cmp	r1, #10
 8017f5e:	d018      	beq.n	8017f92 <__fputwc+0x72>
 8017f60:	6823      	ldr	r3, [r4, #0]
 8017f62:	1c5a      	adds	r2, r3, #1
 8017f64:	6022      	str	r2, [r4, #0]
 8017f66:	7019      	strb	r1, [r3, #0]
 8017f68:	3701      	adds	r7, #1
 8017f6a:	e7eb      	b.n	8017f44 <__fputwc+0x24>
 8017f6c:	4632      	mov	r2, r6
 8017f6e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 8017f72:	a901      	add	r1, sp, #4
 8017f74:	4640      	mov	r0, r8
 8017f76:	f000 fab3 	bl	80184e0 <_wcrtomb_r>
 8017f7a:	1c42      	adds	r2, r0, #1
 8017f7c:	4605      	mov	r5, r0
 8017f7e:	d1de      	bne.n	8017f3e <__fputwc+0x1e>
 8017f80:	89a3      	ldrh	r3, [r4, #12]
 8017f82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017f86:	81a3      	strh	r3, [r4, #12]
 8017f88:	4606      	mov	r6, r0
 8017f8a:	4630      	mov	r0, r6
 8017f8c:	b003      	add	sp, #12
 8017f8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017f92:	4622      	mov	r2, r4
 8017f94:	4640      	mov	r0, r8
 8017f96:	f000 fa45 	bl	8018424 <__swbuf_r>
 8017f9a:	1c43      	adds	r3, r0, #1
 8017f9c:	d1e4      	bne.n	8017f68 <__fputwc+0x48>
 8017f9e:	4606      	mov	r6, r0
 8017fa0:	e7f3      	b.n	8017f8a <__fputwc+0x6a>

08017fa2 <_fputwc_r>:
 8017fa2:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8017fa4:	07db      	lsls	r3, r3, #31
 8017fa6:	b570      	push	{r4, r5, r6, lr}
 8017fa8:	4605      	mov	r5, r0
 8017faa:	460e      	mov	r6, r1
 8017fac:	4614      	mov	r4, r2
 8017fae:	d405      	bmi.n	8017fbc <_fputwc_r+0x1a>
 8017fb0:	8993      	ldrh	r3, [r2, #12]
 8017fb2:	0598      	lsls	r0, r3, #22
 8017fb4:	d402      	bmi.n	8017fbc <_fputwc_r+0x1a>
 8017fb6:	6d90      	ldr	r0, [r2, #88]	; 0x58
 8017fb8:	f7fe faa1 	bl	80164fe <__retarget_lock_acquire_recursive>
 8017fbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017fc0:	0499      	lsls	r1, r3, #18
 8017fc2:	d406      	bmi.n	8017fd2 <_fputwc_r+0x30>
 8017fc4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8017fc8:	81a3      	strh	r3, [r4, #12]
 8017fca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8017fcc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8017fd0:	6663      	str	r3, [r4, #100]	; 0x64
 8017fd2:	4622      	mov	r2, r4
 8017fd4:	4628      	mov	r0, r5
 8017fd6:	4631      	mov	r1, r6
 8017fd8:	f7ff ffa2 	bl	8017f20 <__fputwc>
 8017fdc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8017fde:	07da      	lsls	r2, r3, #31
 8017fe0:	4605      	mov	r5, r0
 8017fe2:	d405      	bmi.n	8017ff0 <_fputwc_r+0x4e>
 8017fe4:	89a3      	ldrh	r3, [r4, #12]
 8017fe6:	059b      	lsls	r3, r3, #22
 8017fe8:	d402      	bmi.n	8017ff0 <_fputwc_r+0x4e>
 8017fea:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8017fec:	f7fe fa89 	bl	8016502 <__retarget_lock_release_recursive>
 8017ff0:	4628      	mov	r0, r5
 8017ff2:	bd70      	pop	{r4, r5, r6, pc}

08017ff4 <_fstat_r>:
 8017ff4:	b538      	push	{r3, r4, r5, lr}
 8017ff6:	4c07      	ldr	r4, [pc, #28]	; (8018014 <_fstat_r+0x20>)
 8017ff8:	2300      	movs	r3, #0
 8017ffa:	4605      	mov	r5, r0
 8017ffc:	4608      	mov	r0, r1
 8017ffe:	4611      	mov	r1, r2
 8018000:	6023      	str	r3, [r4, #0]
 8018002:	f7f8 f9c6 	bl	8010392 <_fstat>
 8018006:	1c43      	adds	r3, r0, #1
 8018008:	d102      	bne.n	8018010 <_fstat_r+0x1c>
 801800a:	6823      	ldr	r3, [r4, #0]
 801800c:	b103      	cbz	r3, 8018010 <_fstat_r+0x1c>
 801800e:	602b      	str	r3, [r5, #0]
 8018010:	bd38      	pop	{r3, r4, r5, pc}
 8018012:	bf00      	nop
 8018014:	20003c74 	.word	0x20003c74

08018018 <_isatty_r>:
 8018018:	b538      	push	{r3, r4, r5, lr}
 801801a:	4c06      	ldr	r4, [pc, #24]	; (8018034 <_isatty_r+0x1c>)
 801801c:	2300      	movs	r3, #0
 801801e:	4605      	mov	r5, r0
 8018020:	4608      	mov	r0, r1
 8018022:	6023      	str	r3, [r4, #0]
 8018024:	f7f8 f9c4 	bl	80103b0 <_isatty>
 8018028:	1c43      	adds	r3, r0, #1
 801802a:	d102      	bne.n	8018032 <_isatty_r+0x1a>
 801802c:	6823      	ldr	r3, [r4, #0]
 801802e:	b103      	cbz	r3, 8018032 <_isatty_r+0x1a>
 8018030:	602b      	str	r3, [r5, #0]
 8018032:	bd38      	pop	{r3, r4, r5, pc}
 8018034:	20003c74 	.word	0x20003c74

08018038 <iswspace>:
 8018038:	28ff      	cmp	r0, #255	; 0xff
 801803a:	b510      	push	{r4, lr}
 801803c:	4604      	mov	r4, r0
 801803e:	d806      	bhi.n	801804e <iswspace+0x16>
 8018040:	f7fe fa3c 	bl	80164bc <__locale_ctype_ptr>
 8018044:	4420      	add	r0, r4
 8018046:	7840      	ldrb	r0, [r0, #1]
 8018048:	f000 0008 	and.w	r0, r0, #8
 801804c:	bd10      	pop	{r4, pc}
 801804e:	2000      	movs	r0, #0
 8018050:	bd10      	pop	{r4, pc}
	...

08018054 <_lseek_r>:
 8018054:	b538      	push	{r3, r4, r5, lr}
 8018056:	4c07      	ldr	r4, [pc, #28]	; (8018074 <_lseek_r+0x20>)
 8018058:	4605      	mov	r5, r0
 801805a:	4608      	mov	r0, r1
 801805c:	4611      	mov	r1, r2
 801805e:	2200      	movs	r2, #0
 8018060:	6022      	str	r2, [r4, #0]
 8018062:	461a      	mov	r2, r3
 8018064:	f7f8 f9ae 	bl	80103c4 <_lseek>
 8018068:	1c43      	adds	r3, r0, #1
 801806a:	d102      	bne.n	8018072 <_lseek_r+0x1e>
 801806c:	6823      	ldr	r3, [r4, #0]
 801806e:	b103      	cbz	r3, 8018072 <_lseek_r+0x1e>
 8018070:	602b      	str	r3, [r5, #0]
 8018072:	bd38      	pop	{r3, r4, r5, pc}
 8018074:	20003c74 	.word	0x20003c74

08018078 <_mbrtowc_r>:
 8018078:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801807a:	9d08      	ldr	r5, [sp, #32]
 801807c:	4c11      	ldr	r4, [pc, #68]	; (80180c4 <_mbrtowc_r+0x4c>)
 801807e:	4606      	mov	r6, r0
 8018080:	4617      	mov	r7, r2
 8018082:	b9a2      	cbnz	r2, 80180ae <_mbrtowc_r+0x36>
 8018084:	6823      	ldr	r3, [r4, #0]
 8018086:	4a10      	ldr	r2, [pc, #64]	; (80180c8 <_mbrtowc_r+0x50>)
 8018088:	6a1b      	ldr	r3, [r3, #32]
 801808a:	9500      	str	r5, [sp, #0]
 801808c:	2b00      	cmp	r3, #0
 801808e:	bf08      	it	eq
 8018090:	4613      	moveq	r3, r2
 8018092:	4a0e      	ldr	r2, [pc, #56]	; (80180cc <_mbrtowc_r+0x54>)
 8018094:	f8d3 40e4 	ldr.w	r4, [r3, #228]	; 0xe4
 8018098:	4639      	mov	r1, r7
 801809a:	2301      	movs	r3, #1
 801809c:	47a0      	blx	r4
 801809e:	1c43      	adds	r3, r0, #1
 80180a0:	bf01      	itttt	eq
 80180a2:	2300      	moveq	r3, #0
 80180a4:	602b      	streq	r3, [r5, #0]
 80180a6:	238a      	moveq	r3, #138	; 0x8a
 80180a8:	6033      	streq	r3, [r6, #0]
 80180aa:	b003      	add	sp, #12
 80180ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80180ae:	6824      	ldr	r4, [r4, #0]
 80180b0:	4f05      	ldr	r7, [pc, #20]	; (80180c8 <_mbrtowc_r+0x50>)
 80180b2:	6a24      	ldr	r4, [r4, #32]
 80180b4:	9500      	str	r5, [sp, #0]
 80180b6:	2c00      	cmp	r4, #0
 80180b8:	bf08      	it	eq
 80180ba:	463c      	moveq	r4, r7
 80180bc:	f8d4 40e4 	ldr.w	r4, [r4, #228]	; 0xe4
 80180c0:	e7ec      	b.n	801809c <_mbrtowc_r+0x24>
 80180c2:	bf00      	nop
 80180c4:	20000014 	.word	0x20000014
 80180c8:	20000560 	.word	0x20000560
 80180cc:	08019ddd 	.word	0x08019ddd

080180d0 <_read_r>:
 80180d0:	b538      	push	{r3, r4, r5, lr}
 80180d2:	4c07      	ldr	r4, [pc, #28]	; (80180f0 <_read_r+0x20>)
 80180d4:	4605      	mov	r5, r0
 80180d6:	4608      	mov	r0, r1
 80180d8:	4611      	mov	r1, r2
 80180da:	2200      	movs	r2, #0
 80180dc:	6022      	str	r2, [r4, #0]
 80180de:	461a      	mov	r2, r3
 80180e0:	f7f8 f8e6 	bl	80102b0 <_read>
 80180e4:	1c43      	adds	r3, r0, #1
 80180e6:	d102      	bne.n	80180ee <_read_r+0x1e>
 80180e8:	6823      	ldr	r3, [r4, #0]
 80180ea:	b103      	cbz	r3, 80180ee <_read_r+0x1e>
 80180ec:	602b      	str	r3, [r5, #0]
 80180ee:	bd38      	pop	{r3, r4, r5, pc}
 80180f0:	20003c74 	.word	0x20003c74

080180f4 <__sccl>:
 80180f4:	b570      	push	{r4, r5, r6, lr}
 80180f6:	780b      	ldrb	r3, [r1, #0]
 80180f8:	2b5e      	cmp	r3, #94	; 0x5e
 80180fa:	bf13      	iteet	ne
 80180fc:	1c4a      	addne	r2, r1, #1
 80180fe:	1c8a      	addeq	r2, r1, #2
 8018100:	784b      	ldrbeq	r3, [r1, #1]
 8018102:	2100      	movne	r1, #0
 8018104:	bf08      	it	eq
 8018106:	2101      	moveq	r1, #1
 8018108:	1e44      	subs	r4, r0, #1
 801810a:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 801810e:	f804 1f01 	strb.w	r1, [r4, #1]!
 8018112:	42a5      	cmp	r5, r4
 8018114:	d1fb      	bne.n	801810e <__sccl+0x1a>
 8018116:	b913      	cbnz	r3, 801811e <__sccl+0x2a>
 8018118:	3a01      	subs	r2, #1
 801811a:	4610      	mov	r0, r2
 801811c:	bd70      	pop	{r4, r5, r6, pc}
 801811e:	f081 0401 	eor.w	r4, r1, #1
 8018122:	54c4      	strb	r4, [r0, r3]
 8018124:	4611      	mov	r1, r2
 8018126:	780d      	ldrb	r5, [r1, #0]
 8018128:	2d2d      	cmp	r5, #45	; 0x2d
 801812a:	f101 0201 	add.w	r2, r1, #1
 801812e:	d006      	beq.n	801813e <__sccl+0x4a>
 8018130:	2d5d      	cmp	r5, #93	; 0x5d
 8018132:	d0f2      	beq.n	801811a <__sccl+0x26>
 8018134:	b90d      	cbnz	r5, 801813a <__sccl+0x46>
 8018136:	460a      	mov	r2, r1
 8018138:	e7ef      	b.n	801811a <__sccl+0x26>
 801813a:	462b      	mov	r3, r5
 801813c:	e7f1      	b.n	8018122 <__sccl+0x2e>
 801813e:	784e      	ldrb	r6, [r1, #1]
 8018140:	2e5d      	cmp	r6, #93	; 0x5d
 8018142:	d0fa      	beq.n	801813a <__sccl+0x46>
 8018144:	42b3      	cmp	r3, r6
 8018146:	dcf8      	bgt.n	801813a <__sccl+0x46>
 8018148:	3102      	adds	r1, #2
 801814a:	3301      	adds	r3, #1
 801814c:	429e      	cmp	r6, r3
 801814e:	54c4      	strb	r4, [r0, r3]
 8018150:	dcfb      	bgt.n	801814a <__sccl+0x56>
 8018152:	e7e8      	b.n	8018126 <__sccl+0x32>

08018154 <_strtoll_l.isra.0>:
 8018154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018158:	b087      	sub	sp, #28
 801815a:	4688      	mov	r8, r1
 801815c:	9005      	str	r0, [sp, #20]
 801815e:	4693      	mov	fp, r2
 8018160:	461f      	mov	r7, r3
 8018162:	4689      	mov	r9, r1
 8018164:	464d      	mov	r5, r9
 8018166:	9810      	ldr	r0, [sp, #64]	; 0x40
 8018168:	f815 4b01 	ldrb.w	r4, [r5], #1
 801816c:	f7fe f9a2 	bl	80164b4 <__locale_ctype_ptr_l>
 8018170:	4420      	add	r0, r4
 8018172:	7846      	ldrb	r6, [r0, #1]
 8018174:	f016 0608 	ands.w	r6, r6, #8
 8018178:	d10b      	bne.n	8018192 <_strtoll_l.isra.0+0x3e>
 801817a:	2c2d      	cmp	r4, #45	; 0x2d
 801817c:	d10b      	bne.n	8018196 <_strtoll_l.isra.0+0x42>
 801817e:	782c      	ldrb	r4, [r5, #0]
 8018180:	2601      	movs	r6, #1
 8018182:	f109 0502 	add.w	r5, r9, #2
 8018186:	b167      	cbz	r7, 80181a2 <_strtoll_l.isra.0+0x4e>
 8018188:	2f10      	cmp	r7, #16
 801818a:	d114      	bne.n	80181b6 <_strtoll_l.isra.0+0x62>
 801818c:	2c30      	cmp	r4, #48	; 0x30
 801818e:	d00a      	beq.n	80181a6 <_strtoll_l.isra.0+0x52>
 8018190:	e011      	b.n	80181b6 <_strtoll_l.isra.0+0x62>
 8018192:	46a9      	mov	r9, r5
 8018194:	e7e6      	b.n	8018164 <_strtoll_l.isra.0+0x10>
 8018196:	2c2b      	cmp	r4, #43	; 0x2b
 8018198:	bf04      	itt	eq
 801819a:	782c      	ldrbeq	r4, [r5, #0]
 801819c:	f109 0502 	addeq.w	r5, r9, #2
 80181a0:	e7f1      	b.n	8018186 <_strtoll_l.isra.0+0x32>
 80181a2:	2c30      	cmp	r4, #48	; 0x30
 80181a4:	d144      	bne.n	8018230 <_strtoll_l.isra.0+0xdc>
 80181a6:	782b      	ldrb	r3, [r5, #0]
 80181a8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80181ac:	2b58      	cmp	r3, #88	; 0x58
 80181ae:	d170      	bne.n	8018292 <_strtoll_l.isra.0+0x13e>
 80181b0:	786c      	ldrb	r4, [r5, #1]
 80181b2:	2710      	movs	r7, #16
 80181b4:	3502      	adds	r5, #2
 80181b6:	2e00      	cmp	r6, #0
 80181b8:	d03c      	beq.n	8018234 <_strtoll_l.isra.0+0xe0>
 80181ba:	f04f 0a00 	mov.w	sl, #0
 80181be:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 80181c2:	463a      	mov	r2, r7
 80181c4:	17fb      	asrs	r3, r7, #31
 80181c6:	4650      	mov	r0, sl
 80181c8:	4649      	mov	r1, r9
 80181ca:	e9cd 2300 	strd	r2, r3, [sp]
 80181ce:	f7e9 f83b 	bl	8001248 <__aeabi_uldivmod>
 80181d2:	17fb      	asrs	r3, r7, #31
 80181d4:	9204      	str	r2, [sp, #16]
 80181d6:	4650      	mov	r0, sl
 80181d8:	463a      	mov	r2, r7
 80181da:	4649      	mov	r1, r9
 80181dc:	f7e9 f834 	bl	8001248 <__aeabi_uldivmod>
 80181e0:	2300      	movs	r3, #0
 80181e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80181e6:	2000      	movs	r0, #0
 80181e8:	2100      	movs	r1, #0
 80181ea:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 80181ee:	2a09      	cmp	r2, #9
 80181f0:	d825      	bhi.n	801823e <_strtoll_l.isra.0+0xea>
 80181f2:	4614      	mov	r4, r2
 80181f4:	42a7      	cmp	r7, r4
 80181f6:	dd31      	ble.n	801825c <_strtoll_l.isra.0+0x108>
 80181f8:	1c5a      	adds	r2, r3, #1
 80181fa:	d016      	beq.n	801822a <_strtoll_l.isra.0+0xd6>
 80181fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8018200:	428b      	cmp	r3, r1
 8018202:	bf08      	it	eq
 8018204:	4282      	cmpeq	r2, r0
 8018206:	d326      	bcc.n	8018256 <_strtoll_l.isra.0+0x102>
 8018208:	d102      	bne.n	8018210 <_strtoll_l.isra.0+0xbc>
 801820a:	9b04      	ldr	r3, [sp, #16]
 801820c:	42a3      	cmp	r3, r4
 801820e:	db22      	blt.n	8018256 <_strtoll_l.isra.0+0x102>
 8018210:	9b00      	ldr	r3, [sp, #0]
 8018212:	9a01      	ldr	r2, [sp, #4]
 8018214:	434b      	muls	r3, r1
 8018216:	fb00 3302 	mla	r3, r0, r2, r3
 801821a:	9a00      	ldr	r2, [sp, #0]
 801821c:	fba2 0100 	umull	r0, r1, r2, r0
 8018220:	4419      	add	r1, r3
 8018222:	1900      	adds	r0, r0, r4
 8018224:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 8018228:	2301      	movs	r3, #1
 801822a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801822e:	e7dc      	b.n	80181ea <_strtoll_l.isra.0+0x96>
 8018230:	270a      	movs	r7, #10
 8018232:	e7c0      	b.n	80181b6 <_strtoll_l.isra.0+0x62>
 8018234:	f04f 3aff 	mov.w	sl, #4294967295
 8018238:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 801823c:	e7c1      	b.n	80181c2 <_strtoll_l.isra.0+0x6e>
 801823e:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 8018242:	2a19      	cmp	r2, #25
 8018244:	d801      	bhi.n	801824a <_strtoll_l.isra.0+0xf6>
 8018246:	3c37      	subs	r4, #55	; 0x37
 8018248:	e7d4      	b.n	80181f4 <_strtoll_l.isra.0+0xa0>
 801824a:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 801824e:	2a19      	cmp	r2, #25
 8018250:	d804      	bhi.n	801825c <_strtoll_l.isra.0+0x108>
 8018252:	3c57      	subs	r4, #87	; 0x57
 8018254:	e7ce      	b.n	80181f4 <_strtoll_l.isra.0+0xa0>
 8018256:	f04f 33ff 	mov.w	r3, #4294967295
 801825a:	e7e6      	b.n	801822a <_strtoll_l.isra.0+0xd6>
 801825c:	1c5a      	adds	r2, r3, #1
 801825e:	d10a      	bne.n	8018276 <_strtoll_l.isra.0+0x122>
 8018260:	9a05      	ldr	r2, [sp, #20]
 8018262:	2322      	movs	r3, #34	; 0x22
 8018264:	6013      	str	r3, [r2, #0]
 8018266:	4650      	mov	r0, sl
 8018268:	4649      	mov	r1, r9
 801826a:	f1bb 0f00 	cmp.w	fp, #0
 801826e:	d10a      	bne.n	8018286 <_strtoll_l.isra.0+0x132>
 8018270:	b007      	add	sp, #28
 8018272:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018276:	b116      	cbz	r6, 801827e <_strtoll_l.isra.0+0x12a>
 8018278:	4240      	negs	r0, r0
 801827a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 801827e:	f1bb 0f00 	cmp.w	fp, #0
 8018282:	d0f5      	beq.n	8018270 <_strtoll_l.isra.0+0x11c>
 8018284:	b11b      	cbz	r3, 801828e <_strtoll_l.isra.0+0x13a>
 8018286:	3d01      	subs	r5, #1
 8018288:	f8cb 5000 	str.w	r5, [fp]
 801828c:	e7f0      	b.n	8018270 <_strtoll_l.isra.0+0x11c>
 801828e:	4645      	mov	r5, r8
 8018290:	e7fa      	b.n	8018288 <_strtoll_l.isra.0+0x134>
 8018292:	2430      	movs	r4, #48	; 0x30
 8018294:	2f00      	cmp	r7, #0
 8018296:	d18e      	bne.n	80181b6 <_strtoll_l.isra.0+0x62>
 8018298:	2708      	movs	r7, #8
 801829a:	e78c      	b.n	80181b6 <_strtoll_l.isra.0+0x62>

0801829c <_strtoll_r>:
 801829c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801829e:	4c06      	ldr	r4, [pc, #24]	; (80182b8 <_strtoll_r+0x1c>)
 80182a0:	4d06      	ldr	r5, [pc, #24]	; (80182bc <_strtoll_r+0x20>)
 80182a2:	6824      	ldr	r4, [r4, #0]
 80182a4:	6a24      	ldr	r4, [r4, #32]
 80182a6:	2c00      	cmp	r4, #0
 80182a8:	bf08      	it	eq
 80182aa:	462c      	moveq	r4, r5
 80182ac:	9400      	str	r4, [sp, #0]
 80182ae:	f7ff ff51 	bl	8018154 <_strtoll_l.isra.0>
 80182b2:	b003      	add	sp, #12
 80182b4:	bd30      	pop	{r4, r5, pc}
 80182b6:	bf00      	nop
 80182b8:	20000014 	.word	0x20000014
 80182bc:	20000560 	.word	0x20000560

080182c0 <_strtoull_l.isra.0>:
 80182c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80182c4:	b085      	sub	sp, #20
 80182c6:	4688      	mov	r8, r1
 80182c8:	9003      	str	r0, [sp, #12]
 80182ca:	4691      	mov	r9, r2
 80182cc:	461f      	mov	r7, r3
 80182ce:	468b      	mov	fp, r1
 80182d0:	465d      	mov	r5, fp
 80182d2:	980e      	ldr	r0, [sp, #56]	; 0x38
 80182d4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80182d8:	f7fe f8ec 	bl	80164b4 <__locale_ctype_ptr_l>
 80182dc:	4420      	add	r0, r4
 80182de:	7846      	ldrb	r6, [r0, #1]
 80182e0:	f016 0608 	ands.w	r6, r6, #8
 80182e4:	d10b      	bne.n	80182fe <_strtoull_l.isra.0+0x3e>
 80182e6:	2c2d      	cmp	r4, #45	; 0x2d
 80182e8:	d10b      	bne.n	8018302 <_strtoull_l.isra.0+0x42>
 80182ea:	782c      	ldrb	r4, [r5, #0]
 80182ec:	2601      	movs	r6, #1
 80182ee:	f10b 0502 	add.w	r5, fp, #2
 80182f2:	b167      	cbz	r7, 801830e <_strtoull_l.isra.0+0x4e>
 80182f4:	2f10      	cmp	r7, #16
 80182f6:	d114      	bne.n	8018322 <_strtoull_l.isra.0+0x62>
 80182f8:	2c30      	cmp	r4, #48	; 0x30
 80182fa:	d00a      	beq.n	8018312 <_strtoull_l.isra.0+0x52>
 80182fc:	e011      	b.n	8018322 <_strtoull_l.isra.0+0x62>
 80182fe:	46ab      	mov	fp, r5
 8018300:	e7e6      	b.n	80182d0 <_strtoull_l.isra.0+0x10>
 8018302:	2c2b      	cmp	r4, #43	; 0x2b
 8018304:	bf04      	itt	eq
 8018306:	782c      	ldrbeq	r4, [r5, #0]
 8018308:	f10b 0502 	addeq.w	r5, fp, #2
 801830c:	e7f1      	b.n	80182f2 <_strtoull_l.isra.0+0x32>
 801830e:	2c30      	cmp	r4, #48	; 0x30
 8018310:	d141      	bne.n	8018396 <_strtoull_l.isra.0+0xd6>
 8018312:	782b      	ldrb	r3, [r5, #0]
 8018314:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8018318:	2b58      	cmp	r3, #88	; 0x58
 801831a:	d16c      	bne.n	80183f6 <_strtoull_l.isra.0+0x136>
 801831c:	786c      	ldrb	r4, [r5, #1]
 801831e:	2710      	movs	r7, #16
 8018320:	3502      	adds	r5, #2
 8018322:	ea4f 7be7 	mov.w	fp, r7, asr #31
 8018326:	463a      	mov	r2, r7
 8018328:	465b      	mov	r3, fp
 801832a:	f04f 30ff 	mov.w	r0, #4294967295
 801832e:	f04f 31ff 	mov.w	r1, #4294967295
 8018332:	f7e8 ff89 	bl	8001248 <__aeabi_uldivmod>
 8018336:	463a      	mov	r2, r7
 8018338:	e9cd 0100 	strd	r0, r1, [sp]
 801833c:	465b      	mov	r3, fp
 801833e:	f04f 30ff 	mov.w	r0, #4294967295
 8018342:	f04f 31ff 	mov.w	r1, #4294967295
 8018346:	f7e8 ff7f 	bl	8001248 <__aeabi_uldivmod>
 801834a:	46ba      	mov	sl, r7
 801834c:	4694      	mov	ip, r2
 801834e:	2300      	movs	r3, #0
 8018350:	2000      	movs	r0, #0
 8018352:	2100      	movs	r1, #0
 8018354:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8018358:	f1be 0f09 	cmp.w	lr, #9
 801835c:	d81d      	bhi.n	801839a <_strtoull_l.isra.0+0xda>
 801835e:	4674      	mov	r4, lr
 8018360:	42a7      	cmp	r7, r4
 8018362:	dd2b      	ble.n	80183bc <_strtoull_l.isra.0+0xfc>
 8018364:	2b00      	cmp	r3, #0
 8018366:	db26      	blt.n	80183b6 <_strtoull_l.isra.0+0xf6>
 8018368:	e9dd 2300 	ldrd	r2, r3, [sp]
 801836c:	428b      	cmp	r3, r1
 801836e:	bf08      	it	eq
 8018370:	4282      	cmpeq	r2, r0
 8018372:	d320      	bcc.n	80183b6 <_strtoull_l.isra.0+0xf6>
 8018374:	d101      	bne.n	801837a <_strtoull_l.isra.0+0xba>
 8018376:	45a4      	cmp	ip, r4
 8018378:	db1d      	blt.n	80183b6 <_strtoull_l.isra.0+0xf6>
 801837a:	fb0a f301 	mul.w	r3, sl, r1
 801837e:	fb00 330b 	mla	r3, r0, fp, r3
 8018382:	fbaa 0100 	umull	r0, r1, sl, r0
 8018386:	4419      	add	r1, r3
 8018388:	1900      	adds	r0, r0, r4
 801838a:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 801838e:	2301      	movs	r3, #1
 8018390:	f815 4b01 	ldrb.w	r4, [r5], #1
 8018394:	e7de      	b.n	8018354 <_strtoull_l.isra.0+0x94>
 8018396:	270a      	movs	r7, #10
 8018398:	e7c3      	b.n	8018322 <_strtoull_l.isra.0+0x62>
 801839a:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 801839e:	f1be 0f19 	cmp.w	lr, #25
 80183a2:	d801      	bhi.n	80183a8 <_strtoull_l.isra.0+0xe8>
 80183a4:	3c37      	subs	r4, #55	; 0x37
 80183a6:	e7db      	b.n	8018360 <_strtoull_l.isra.0+0xa0>
 80183a8:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80183ac:	f1be 0f19 	cmp.w	lr, #25
 80183b0:	d804      	bhi.n	80183bc <_strtoull_l.isra.0+0xfc>
 80183b2:	3c57      	subs	r4, #87	; 0x57
 80183b4:	e7d4      	b.n	8018360 <_strtoull_l.isra.0+0xa0>
 80183b6:	f04f 33ff 	mov.w	r3, #4294967295
 80183ba:	e7e9      	b.n	8018390 <_strtoull_l.isra.0+0xd0>
 80183bc:	2b00      	cmp	r3, #0
 80183be:	da0c      	bge.n	80183da <_strtoull_l.isra.0+0x11a>
 80183c0:	9a03      	ldr	r2, [sp, #12]
 80183c2:	2322      	movs	r3, #34	; 0x22
 80183c4:	6013      	str	r3, [r2, #0]
 80183c6:	f04f 30ff 	mov.w	r0, #4294967295
 80183ca:	f04f 31ff 	mov.w	r1, #4294967295
 80183ce:	f1b9 0f00 	cmp.w	r9, #0
 80183d2:	d10a      	bne.n	80183ea <_strtoull_l.isra.0+0x12a>
 80183d4:	b005      	add	sp, #20
 80183d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80183da:	b116      	cbz	r6, 80183e2 <_strtoull_l.isra.0+0x122>
 80183dc:	4240      	negs	r0, r0
 80183de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80183e2:	f1b9 0f00 	cmp.w	r9, #0
 80183e6:	d0f5      	beq.n	80183d4 <_strtoull_l.isra.0+0x114>
 80183e8:	b11b      	cbz	r3, 80183f2 <_strtoull_l.isra.0+0x132>
 80183ea:	3d01      	subs	r5, #1
 80183ec:	f8c9 5000 	str.w	r5, [r9]
 80183f0:	e7f0      	b.n	80183d4 <_strtoull_l.isra.0+0x114>
 80183f2:	4645      	mov	r5, r8
 80183f4:	e7fa      	b.n	80183ec <_strtoull_l.isra.0+0x12c>
 80183f6:	2430      	movs	r4, #48	; 0x30
 80183f8:	2f00      	cmp	r7, #0
 80183fa:	d192      	bne.n	8018322 <_strtoull_l.isra.0+0x62>
 80183fc:	2708      	movs	r7, #8
 80183fe:	e790      	b.n	8018322 <_strtoull_l.isra.0+0x62>

08018400 <_strtoull_r>:
 8018400:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8018402:	4c06      	ldr	r4, [pc, #24]	; (801841c <_strtoull_r+0x1c>)
 8018404:	4d06      	ldr	r5, [pc, #24]	; (8018420 <_strtoull_r+0x20>)
 8018406:	6824      	ldr	r4, [r4, #0]
 8018408:	6a24      	ldr	r4, [r4, #32]
 801840a:	2c00      	cmp	r4, #0
 801840c:	bf08      	it	eq
 801840e:	462c      	moveq	r4, r5
 8018410:	9400      	str	r4, [sp, #0]
 8018412:	f7ff ff55 	bl	80182c0 <_strtoull_l.isra.0>
 8018416:	b003      	add	sp, #12
 8018418:	bd30      	pop	{r4, r5, pc}
 801841a:	bf00      	nop
 801841c:	20000014 	.word	0x20000014
 8018420:	20000560 	.word	0x20000560

08018424 <__swbuf_r>:
 8018424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018426:	460e      	mov	r6, r1
 8018428:	4614      	mov	r4, r2
 801842a:	4605      	mov	r5, r0
 801842c:	b118      	cbz	r0, 8018436 <__swbuf_r+0x12>
 801842e:	6983      	ldr	r3, [r0, #24]
 8018430:	b90b      	cbnz	r3, 8018436 <__swbuf_r+0x12>
 8018432:	f7fd f91d 	bl	8015670 <__sinit>
 8018436:	4b27      	ldr	r3, [pc, #156]	; (80184d4 <__swbuf_r+0xb0>)
 8018438:	429c      	cmp	r4, r3
 801843a:	d12f      	bne.n	801849c <__swbuf_r+0x78>
 801843c:	686c      	ldr	r4, [r5, #4]
 801843e:	69a3      	ldr	r3, [r4, #24]
 8018440:	60a3      	str	r3, [r4, #8]
 8018442:	89a3      	ldrh	r3, [r4, #12]
 8018444:	0719      	lsls	r1, r3, #28
 8018446:	d533      	bpl.n	80184b0 <__swbuf_r+0x8c>
 8018448:	6923      	ldr	r3, [r4, #16]
 801844a:	2b00      	cmp	r3, #0
 801844c:	d030      	beq.n	80184b0 <__swbuf_r+0x8c>
 801844e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018452:	b2f6      	uxtb	r6, r6
 8018454:	049a      	lsls	r2, r3, #18
 8018456:	4637      	mov	r7, r6
 8018458:	d534      	bpl.n	80184c4 <__swbuf_r+0xa0>
 801845a:	6923      	ldr	r3, [r4, #16]
 801845c:	6820      	ldr	r0, [r4, #0]
 801845e:	1ac0      	subs	r0, r0, r3
 8018460:	6963      	ldr	r3, [r4, #20]
 8018462:	4298      	cmp	r0, r3
 8018464:	db04      	blt.n	8018470 <__swbuf_r+0x4c>
 8018466:	4621      	mov	r1, r4
 8018468:	4628      	mov	r0, r5
 801846a:	f7fd f86d 	bl	8015548 <_fflush_r>
 801846e:	bb28      	cbnz	r0, 80184bc <__swbuf_r+0x98>
 8018470:	68a3      	ldr	r3, [r4, #8]
 8018472:	3b01      	subs	r3, #1
 8018474:	60a3      	str	r3, [r4, #8]
 8018476:	6823      	ldr	r3, [r4, #0]
 8018478:	1c5a      	adds	r2, r3, #1
 801847a:	6022      	str	r2, [r4, #0]
 801847c:	701e      	strb	r6, [r3, #0]
 801847e:	6963      	ldr	r3, [r4, #20]
 8018480:	3001      	adds	r0, #1
 8018482:	4298      	cmp	r0, r3
 8018484:	d004      	beq.n	8018490 <__swbuf_r+0x6c>
 8018486:	89a3      	ldrh	r3, [r4, #12]
 8018488:	07db      	lsls	r3, r3, #31
 801848a:	d519      	bpl.n	80184c0 <__swbuf_r+0x9c>
 801848c:	2e0a      	cmp	r6, #10
 801848e:	d117      	bne.n	80184c0 <__swbuf_r+0x9c>
 8018490:	4621      	mov	r1, r4
 8018492:	4628      	mov	r0, r5
 8018494:	f7fd f858 	bl	8015548 <_fflush_r>
 8018498:	b190      	cbz	r0, 80184c0 <__swbuf_r+0x9c>
 801849a:	e00f      	b.n	80184bc <__swbuf_r+0x98>
 801849c:	4b0e      	ldr	r3, [pc, #56]	; (80184d8 <__swbuf_r+0xb4>)
 801849e:	429c      	cmp	r4, r3
 80184a0:	d101      	bne.n	80184a6 <__swbuf_r+0x82>
 80184a2:	68ac      	ldr	r4, [r5, #8]
 80184a4:	e7cb      	b.n	801843e <__swbuf_r+0x1a>
 80184a6:	4b0d      	ldr	r3, [pc, #52]	; (80184dc <__swbuf_r+0xb8>)
 80184a8:	429c      	cmp	r4, r3
 80184aa:	bf08      	it	eq
 80184ac:	68ec      	ldreq	r4, [r5, #12]
 80184ae:	e7c6      	b.n	801843e <__swbuf_r+0x1a>
 80184b0:	4621      	mov	r1, r4
 80184b2:	4628      	mov	r0, r5
 80184b4:	f7fc f8d4 	bl	8014660 <__swsetup_r>
 80184b8:	2800      	cmp	r0, #0
 80184ba:	d0c8      	beq.n	801844e <__swbuf_r+0x2a>
 80184bc:	f04f 37ff 	mov.w	r7, #4294967295
 80184c0:	4638      	mov	r0, r7
 80184c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80184c4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80184c8:	81a3      	strh	r3, [r4, #12]
 80184ca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80184cc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80184d0:	6663      	str	r3, [r4, #100]	; 0x64
 80184d2:	e7c2      	b.n	801845a <__swbuf_r+0x36>
 80184d4:	08019f10 	.word	0x08019f10
 80184d8:	08019f30 	.word	0x08019f30
 80184dc:	08019ef0 	.word	0x08019ef0

080184e0 <_wcrtomb_r>:
 80184e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80184e2:	4605      	mov	r5, r0
 80184e4:	b085      	sub	sp, #20
 80184e6:	461e      	mov	r6, r3
 80184e8:	460f      	mov	r7, r1
 80184ea:	4c0f      	ldr	r4, [pc, #60]	; (8018528 <_wcrtomb_r+0x48>)
 80184ec:	b991      	cbnz	r1, 8018514 <_wcrtomb_r+0x34>
 80184ee:	6822      	ldr	r2, [r4, #0]
 80184f0:	490e      	ldr	r1, [pc, #56]	; (801852c <_wcrtomb_r+0x4c>)
 80184f2:	6a12      	ldr	r2, [r2, #32]
 80184f4:	2a00      	cmp	r2, #0
 80184f6:	bf08      	it	eq
 80184f8:	460a      	moveq	r2, r1
 80184fa:	a901      	add	r1, sp, #4
 80184fc:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 8018500:	463a      	mov	r2, r7
 8018502:	47a0      	blx	r4
 8018504:	1c43      	adds	r3, r0, #1
 8018506:	bf01      	itttt	eq
 8018508:	2300      	moveq	r3, #0
 801850a:	6033      	streq	r3, [r6, #0]
 801850c:	238a      	moveq	r3, #138	; 0x8a
 801850e:	602b      	streq	r3, [r5, #0]
 8018510:	b005      	add	sp, #20
 8018512:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018514:	6824      	ldr	r4, [r4, #0]
 8018516:	4f05      	ldr	r7, [pc, #20]	; (801852c <_wcrtomb_r+0x4c>)
 8018518:	6a24      	ldr	r4, [r4, #32]
 801851a:	2c00      	cmp	r4, #0
 801851c:	bf08      	it	eq
 801851e:	463c      	moveq	r4, r7
 8018520:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 8018524:	e7ed      	b.n	8018502 <_wcrtomb_r+0x22>
 8018526:	bf00      	nop
 8018528:	20000014 	.word	0x20000014
 801852c:	20000560 	.word	0x20000560

08018530 <pow>:
 8018530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018534:	4fa4      	ldr	r7, [pc, #656]	; (80187c8 <pow+0x298>)
 8018536:	b08f      	sub	sp, #60	; 0x3c
 8018538:	461d      	mov	r5, r3
 801853a:	4680      	mov	r8, r0
 801853c:	4689      	mov	r9, r1
 801853e:	4614      	mov	r4, r2
 8018540:	f000 f95a 	bl	80187f8 <__ieee754_pow>
 8018544:	f997 3000 	ldrsb.w	r3, [r7]
 8018548:	9302      	str	r3, [sp, #8]
 801854a:	3301      	adds	r3, #1
 801854c:	e9cd 0100 	strd	r0, r1, [sp]
 8018550:	463e      	mov	r6, r7
 8018552:	d05f      	beq.n	8018614 <pow+0xe4>
 8018554:	4622      	mov	r2, r4
 8018556:	462b      	mov	r3, r5
 8018558:	4620      	mov	r0, r4
 801855a:	4629      	mov	r1, r5
 801855c:	f7e8 faf2 	bl	8000b44 <__aeabi_dcmpun>
 8018560:	4682      	mov	sl, r0
 8018562:	2800      	cmp	r0, #0
 8018564:	d156      	bne.n	8018614 <pow+0xe4>
 8018566:	4642      	mov	r2, r8
 8018568:	464b      	mov	r3, r9
 801856a:	4640      	mov	r0, r8
 801856c:	4649      	mov	r1, r9
 801856e:	f7e8 fae9 	bl	8000b44 <__aeabi_dcmpun>
 8018572:	9003      	str	r0, [sp, #12]
 8018574:	b1e8      	cbz	r0, 80185b2 <pow+0x82>
 8018576:	2200      	movs	r2, #0
 8018578:	2300      	movs	r3, #0
 801857a:	4620      	mov	r0, r4
 801857c:	4629      	mov	r1, r5
 801857e:	f7e8 faaf 	bl	8000ae0 <__aeabi_dcmpeq>
 8018582:	2800      	cmp	r0, #0
 8018584:	d046      	beq.n	8018614 <pow+0xe4>
 8018586:	2301      	movs	r3, #1
 8018588:	9304      	str	r3, [sp, #16]
 801858a:	4b90      	ldr	r3, [pc, #576]	; (80187cc <pow+0x29c>)
 801858c:	9305      	str	r3, [sp, #20]
 801858e:	4b90      	ldr	r3, [pc, #576]	; (80187d0 <pow+0x2a0>)
 8018590:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8018594:	2200      	movs	r2, #0
 8018596:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801859a:	9b02      	ldr	r3, [sp, #8]
 801859c:	2b02      	cmp	r3, #2
 801859e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80185a2:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80185a6:	d031      	beq.n	801860c <pow+0xdc>
 80185a8:	a804      	add	r0, sp, #16
 80185aa:	f000 fecc 	bl	8019346 <matherr>
 80185ae:	bb38      	cbnz	r0, 8018600 <pow+0xd0>
 80185b0:	e058      	b.n	8018664 <pow+0x134>
 80185b2:	f04f 0a00 	mov.w	sl, #0
 80185b6:	f04f 0b00 	mov.w	fp, #0
 80185ba:	4652      	mov	r2, sl
 80185bc:	465b      	mov	r3, fp
 80185be:	4640      	mov	r0, r8
 80185c0:	4649      	mov	r1, r9
 80185c2:	f7e8 fa8d 	bl	8000ae0 <__aeabi_dcmpeq>
 80185c6:	2800      	cmp	r0, #0
 80185c8:	d051      	beq.n	801866e <pow+0x13e>
 80185ca:	4652      	mov	r2, sl
 80185cc:	465b      	mov	r3, fp
 80185ce:	4620      	mov	r0, r4
 80185d0:	4629      	mov	r1, r5
 80185d2:	f7e8 fa85 	bl	8000ae0 <__aeabi_dcmpeq>
 80185d6:	4606      	mov	r6, r0
 80185d8:	b308      	cbz	r0, 801861e <pow+0xee>
 80185da:	2301      	movs	r3, #1
 80185dc:	9304      	str	r3, [sp, #16]
 80185de:	4b7b      	ldr	r3, [pc, #492]	; (80187cc <pow+0x29c>)
 80185e0:	9305      	str	r3, [sp, #20]
 80185e2:	9b03      	ldr	r3, [sp, #12]
 80185e4:	930c      	str	r3, [sp, #48]	; 0x30
 80185e6:	9b02      	ldr	r3, [sp, #8]
 80185e8:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80185ec:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80185f0:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80185f4:	2b00      	cmp	r3, #0
 80185f6:	d0d7      	beq.n	80185a8 <pow+0x78>
 80185f8:	4b75      	ldr	r3, [pc, #468]	; (80187d0 <pow+0x2a0>)
 80185fa:	2200      	movs	r2, #0
 80185fc:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8018600:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8018602:	b11b      	cbz	r3, 801860c <pow+0xdc>
 8018604:	f7f7 ff1e 	bl	8010444 <__errno>
 8018608:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801860a:	6003      	str	r3, [r0, #0]
 801860c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	; 0x28
 8018610:	e88d 0018 	stmia.w	sp, {r3, r4}
 8018614:	e9dd 0100 	ldrd	r0, r1, [sp]
 8018618:	b00f      	add	sp, #60	; 0x3c
 801861a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801861e:	4620      	mov	r0, r4
 8018620:	4629      	mov	r1, r5
 8018622:	f000 fe8a 	bl	801933a <finite>
 8018626:	2800      	cmp	r0, #0
 8018628:	d0f4      	beq.n	8018614 <pow+0xe4>
 801862a:	4652      	mov	r2, sl
 801862c:	465b      	mov	r3, fp
 801862e:	4620      	mov	r0, r4
 8018630:	4629      	mov	r1, r5
 8018632:	f7e8 fa5f 	bl	8000af4 <__aeabi_dcmplt>
 8018636:	2800      	cmp	r0, #0
 8018638:	d0ec      	beq.n	8018614 <pow+0xe4>
 801863a:	2301      	movs	r3, #1
 801863c:	9304      	str	r3, [sp, #16]
 801863e:	4b63      	ldr	r3, [pc, #396]	; (80187cc <pow+0x29c>)
 8018640:	9305      	str	r3, [sp, #20]
 8018642:	f997 3000 	ldrsb.w	r3, [r7]
 8018646:	960c      	str	r6, [sp, #48]	; 0x30
 8018648:	e9cd 8906 	strd	r8, r9, [sp, #24]
 801864c:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8018650:	b913      	cbnz	r3, 8018658 <pow+0x128>
 8018652:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8018656:	e7a7      	b.n	80185a8 <pow+0x78>
 8018658:	495e      	ldr	r1, [pc, #376]	; (80187d4 <pow+0x2a4>)
 801865a:	2000      	movs	r0, #0
 801865c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8018660:	2b02      	cmp	r3, #2
 8018662:	d1a1      	bne.n	80185a8 <pow+0x78>
 8018664:	f7f7 feee 	bl	8010444 <__errno>
 8018668:	2321      	movs	r3, #33	; 0x21
 801866a:	6003      	str	r3, [r0, #0]
 801866c:	e7c8      	b.n	8018600 <pow+0xd0>
 801866e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8018672:	f000 fe62 	bl	801933a <finite>
 8018676:	9002      	str	r0, [sp, #8]
 8018678:	2800      	cmp	r0, #0
 801867a:	d17f      	bne.n	801877c <pow+0x24c>
 801867c:	4640      	mov	r0, r8
 801867e:	4649      	mov	r1, r9
 8018680:	f000 fe5b 	bl	801933a <finite>
 8018684:	2800      	cmp	r0, #0
 8018686:	d079      	beq.n	801877c <pow+0x24c>
 8018688:	4620      	mov	r0, r4
 801868a:	4629      	mov	r1, r5
 801868c:	f000 fe55 	bl	801933a <finite>
 8018690:	2800      	cmp	r0, #0
 8018692:	d073      	beq.n	801877c <pow+0x24c>
 8018694:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018698:	4619      	mov	r1, r3
 801869a:	4610      	mov	r0, r2
 801869c:	f7e8 fa52 	bl	8000b44 <__aeabi_dcmpun>
 80186a0:	f997 7000 	ldrsb.w	r7, [r7]
 80186a4:	4b49      	ldr	r3, [pc, #292]	; (80187cc <pow+0x29c>)
 80186a6:	b1a0      	cbz	r0, 80186d2 <pow+0x1a2>
 80186a8:	2201      	movs	r2, #1
 80186aa:	9305      	str	r3, [sp, #20]
 80186ac:	9b02      	ldr	r3, [sp, #8]
 80186ae:	9204      	str	r2, [sp, #16]
 80186b0:	930c      	str	r3, [sp, #48]	; 0x30
 80186b2:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80186b6:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80186ba:	2f00      	cmp	r7, #0
 80186bc:	d0c9      	beq.n	8018652 <pow+0x122>
 80186be:	4652      	mov	r2, sl
 80186c0:	465b      	mov	r3, fp
 80186c2:	4650      	mov	r0, sl
 80186c4:	4659      	mov	r1, fp
 80186c6:	f7e8 f8cd 	bl	8000864 <__aeabi_ddiv>
 80186ca:	2f02      	cmp	r7, #2
 80186cc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80186d0:	e7c7      	b.n	8018662 <pow+0x132>
 80186d2:	2203      	movs	r2, #3
 80186d4:	9204      	str	r2, [sp, #16]
 80186d6:	9305      	str	r3, [sp, #20]
 80186d8:	900c      	str	r0, [sp, #48]	; 0x30
 80186da:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80186de:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80186e2:	bb57      	cbnz	r7, 801873a <pow+0x20a>
 80186e4:	4b3c      	ldr	r3, [pc, #240]	; (80187d8 <pow+0x2a8>)
 80186e6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80186ea:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80186ee:	4640      	mov	r0, r8
 80186f0:	4652      	mov	r2, sl
 80186f2:	465b      	mov	r3, fp
 80186f4:	4649      	mov	r1, r9
 80186f6:	f7e8 f9fd 	bl	8000af4 <__aeabi_dcmplt>
 80186fa:	2800      	cmp	r0, #0
 80186fc:	d074      	beq.n	80187e8 <pow+0x2b8>
 80186fe:	2200      	movs	r2, #0
 8018700:	4b36      	ldr	r3, [pc, #216]	; (80187dc <pow+0x2ac>)
 8018702:	4620      	mov	r0, r4
 8018704:	4629      	mov	r1, r5
 8018706:	f7e7 ff83 	bl	8000610 <__aeabi_dmul>
 801870a:	4604      	mov	r4, r0
 801870c:	460d      	mov	r5, r1
 801870e:	f000 fe23 	bl	8019358 <rint>
 8018712:	4602      	mov	r2, r0
 8018714:	460b      	mov	r3, r1
 8018716:	4620      	mov	r0, r4
 8018718:	4629      	mov	r1, r5
 801871a:	f7e8 f9e1 	bl	8000ae0 <__aeabi_dcmpeq>
 801871e:	b920      	cbnz	r0, 801872a <pow+0x1fa>
 8018720:	4b2f      	ldr	r3, [pc, #188]	; (80187e0 <pow+0x2b0>)
 8018722:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8018726:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801872a:	f996 3000 	ldrsb.w	r3, [r6]
 801872e:	2b02      	cmp	r3, #2
 8018730:	d15a      	bne.n	80187e8 <pow+0x2b8>
 8018732:	f7f7 fe87 	bl	8010444 <__errno>
 8018736:	2322      	movs	r3, #34	; 0x22
 8018738:	e797      	b.n	801866a <pow+0x13a>
 801873a:	4b2a      	ldr	r3, [pc, #168]	; (80187e4 <pow+0x2b4>)
 801873c:	2200      	movs	r2, #0
 801873e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8018742:	4640      	mov	r0, r8
 8018744:	4652      	mov	r2, sl
 8018746:	465b      	mov	r3, fp
 8018748:	4649      	mov	r1, r9
 801874a:	f7e8 f9d3 	bl	8000af4 <__aeabi_dcmplt>
 801874e:	2800      	cmp	r0, #0
 8018750:	d0eb      	beq.n	801872a <pow+0x1fa>
 8018752:	2200      	movs	r2, #0
 8018754:	4b21      	ldr	r3, [pc, #132]	; (80187dc <pow+0x2ac>)
 8018756:	4620      	mov	r0, r4
 8018758:	4629      	mov	r1, r5
 801875a:	f7e7 ff59 	bl	8000610 <__aeabi_dmul>
 801875e:	4604      	mov	r4, r0
 8018760:	460d      	mov	r5, r1
 8018762:	f000 fdf9 	bl	8019358 <rint>
 8018766:	4602      	mov	r2, r0
 8018768:	460b      	mov	r3, r1
 801876a:	4620      	mov	r0, r4
 801876c:	4629      	mov	r1, r5
 801876e:	f7e8 f9b7 	bl	8000ae0 <__aeabi_dcmpeq>
 8018772:	2800      	cmp	r0, #0
 8018774:	d1d9      	bne.n	801872a <pow+0x1fa>
 8018776:	2200      	movs	r2, #0
 8018778:	4b16      	ldr	r3, [pc, #88]	; (80187d4 <pow+0x2a4>)
 801877a:	e7d4      	b.n	8018726 <pow+0x1f6>
 801877c:	2200      	movs	r2, #0
 801877e:	2300      	movs	r3, #0
 8018780:	e9dd 0100 	ldrd	r0, r1, [sp]
 8018784:	f7e8 f9ac 	bl	8000ae0 <__aeabi_dcmpeq>
 8018788:	2800      	cmp	r0, #0
 801878a:	f43f af43 	beq.w	8018614 <pow+0xe4>
 801878e:	4640      	mov	r0, r8
 8018790:	4649      	mov	r1, r9
 8018792:	f000 fdd2 	bl	801933a <finite>
 8018796:	2800      	cmp	r0, #0
 8018798:	f43f af3c 	beq.w	8018614 <pow+0xe4>
 801879c:	4620      	mov	r0, r4
 801879e:	4629      	mov	r1, r5
 80187a0:	f000 fdcb 	bl	801933a <finite>
 80187a4:	2800      	cmp	r0, #0
 80187a6:	f43f af35 	beq.w	8018614 <pow+0xe4>
 80187aa:	2304      	movs	r3, #4
 80187ac:	9304      	str	r3, [sp, #16]
 80187ae:	4b07      	ldr	r3, [pc, #28]	; (80187cc <pow+0x29c>)
 80187b0:	9305      	str	r3, [sp, #20]
 80187b2:	2300      	movs	r3, #0
 80187b4:	930c      	str	r3, [sp, #48]	; 0x30
 80187b6:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80187ba:	2300      	movs	r3, #0
 80187bc:	2400      	movs	r4, #0
 80187be:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80187c2:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 80187c6:	e7b0      	b.n	801872a <pow+0x1fa>
 80187c8:	200006cc 	.word	0x200006cc
 80187cc:	0801a17f 	.word	0x0801a17f
 80187d0:	3ff00000 	.word	0x3ff00000
 80187d4:	fff00000 	.word	0xfff00000
 80187d8:	47efffff 	.word	0x47efffff
 80187dc:	3fe00000 	.word	0x3fe00000
 80187e0:	c7efffff 	.word	0xc7efffff
 80187e4:	7ff00000 	.word	0x7ff00000
 80187e8:	a804      	add	r0, sp, #16
 80187ea:	f000 fdac 	bl	8019346 <matherr>
 80187ee:	2800      	cmp	r0, #0
 80187f0:	f47f af06 	bne.w	8018600 <pow+0xd0>
 80187f4:	e79d      	b.n	8018732 <pow+0x202>
 80187f6:	bf00      	nop

080187f8 <__ieee754_pow>:
 80187f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80187fc:	b093      	sub	sp, #76	; 0x4c
 80187fe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8018802:	9e03      	ldr	r6, [sp, #12]
 8018804:	9a02      	ldr	r2, [sp, #8]
 8018806:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 801880a:	ea55 0302 	orrs.w	r3, r5, r2
 801880e:	4607      	mov	r7, r0
 8018810:	4688      	mov	r8, r1
 8018812:	4682      	mov	sl, r0
 8018814:	4689      	mov	r9, r1
 8018816:	f000 849e 	beq.w	8019156 <__ieee754_pow+0x95e>
 801881a:	4b77      	ldr	r3, [pc, #476]	; (80189f8 <__ieee754_pow+0x200>)
 801881c:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 8018820:	429c      	cmp	r4, r3
 8018822:	dc09      	bgt.n	8018838 <__ieee754_pow+0x40>
 8018824:	d103      	bne.n	801882e <__ieee754_pow+0x36>
 8018826:	b938      	cbnz	r0, 8018838 <__ieee754_pow+0x40>
 8018828:	42a5      	cmp	r5, r4
 801882a:	dc0d      	bgt.n	8018848 <__ieee754_pow+0x50>
 801882c:	e001      	b.n	8018832 <__ieee754_pow+0x3a>
 801882e:	429d      	cmp	r5, r3
 8018830:	dc02      	bgt.n	8018838 <__ieee754_pow+0x40>
 8018832:	429d      	cmp	r5, r3
 8018834:	d10e      	bne.n	8018854 <__ieee754_pow+0x5c>
 8018836:	b16a      	cbz	r2, 8018854 <__ieee754_pow+0x5c>
 8018838:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801883c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8018840:	ea54 030a 	orrs.w	r3, r4, sl
 8018844:	f000 8487 	beq.w	8019156 <__ieee754_pow+0x95e>
 8018848:	486c      	ldr	r0, [pc, #432]	; (80189fc <__ieee754_pow+0x204>)
 801884a:	b013      	add	sp, #76	; 0x4c
 801884c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018850:	f000 bd7c 	b.w	801934c <nan>
 8018854:	f1b9 0f00 	cmp.w	r9, #0
 8018858:	da4f      	bge.n	80188fa <__ieee754_pow+0x102>
 801885a:	4b69      	ldr	r3, [pc, #420]	; (8018a00 <__ieee754_pow+0x208>)
 801885c:	429d      	cmp	r5, r3
 801885e:	dc4a      	bgt.n	80188f6 <__ieee754_pow+0xfe>
 8018860:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8018864:	429d      	cmp	r5, r3
 8018866:	dd48      	ble.n	80188fa <__ieee754_pow+0x102>
 8018868:	152b      	asrs	r3, r5, #20
 801886a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801886e:	2b14      	cmp	r3, #20
 8018870:	dd24      	ble.n	80188bc <__ieee754_pow+0xc4>
 8018872:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8018876:	fa22 f103 	lsr.w	r1, r2, r3
 801887a:	fa01 f303 	lsl.w	r3, r1, r3
 801887e:	429a      	cmp	r2, r3
 8018880:	d13b      	bne.n	80188fa <__ieee754_pow+0x102>
 8018882:	f001 0101 	and.w	r1, r1, #1
 8018886:	f1c1 0302 	rsb	r3, r1, #2
 801888a:	9300      	str	r3, [sp, #0]
 801888c:	2a00      	cmp	r2, #0
 801888e:	d156      	bne.n	801893e <__ieee754_pow+0x146>
 8018890:	4b59      	ldr	r3, [pc, #356]	; (80189f8 <__ieee754_pow+0x200>)
 8018892:	429d      	cmp	r5, r3
 8018894:	d122      	bne.n	80188dc <__ieee754_pow+0xe4>
 8018896:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 801889a:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 801889e:	ea53 030a 	orrs.w	r3, r3, sl
 80188a2:	f000 8458 	beq.w	8019156 <__ieee754_pow+0x95e>
 80188a6:	4b57      	ldr	r3, [pc, #348]	; (8018a04 <__ieee754_pow+0x20c>)
 80188a8:	429c      	cmp	r4, r3
 80188aa:	dd28      	ble.n	80188fe <__ieee754_pow+0x106>
 80188ac:	2e00      	cmp	r6, #0
 80188ae:	f280 8456 	bge.w	801915e <__ieee754_pow+0x966>
 80188b2:	2000      	movs	r0, #0
 80188b4:	2100      	movs	r1, #0
 80188b6:	b013      	add	sp, #76	; 0x4c
 80188b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80188bc:	2a00      	cmp	r2, #0
 80188be:	d13c      	bne.n	801893a <__ieee754_pow+0x142>
 80188c0:	f1c3 0314 	rsb	r3, r3, #20
 80188c4:	fa45 f103 	asr.w	r1, r5, r3
 80188c8:	fa01 f303 	lsl.w	r3, r1, r3
 80188cc:	429d      	cmp	r5, r3
 80188ce:	f040 844e 	bne.w	801916e <__ieee754_pow+0x976>
 80188d2:	f001 0101 	and.w	r1, r1, #1
 80188d6:	f1c1 0302 	rsb	r3, r1, #2
 80188da:	9300      	str	r3, [sp, #0]
 80188dc:	4b4a      	ldr	r3, [pc, #296]	; (8018a08 <__ieee754_pow+0x210>)
 80188de:	429d      	cmp	r5, r3
 80188e0:	d114      	bne.n	801890c <__ieee754_pow+0x114>
 80188e2:	2e00      	cmp	r6, #0
 80188e4:	f280 843f 	bge.w	8019166 <__ieee754_pow+0x96e>
 80188e8:	4947      	ldr	r1, [pc, #284]	; (8018a08 <__ieee754_pow+0x210>)
 80188ea:	463a      	mov	r2, r7
 80188ec:	4643      	mov	r3, r8
 80188ee:	2000      	movs	r0, #0
 80188f0:	f7e7 ffb8 	bl	8000864 <__aeabi_ddiv>
 80188f4:	e7df      	b.n	80188b6 <__ieee754_pow+0xbe>
 80188f6:	2302      	movs	r3, #2
 80188f8:	e7c7      	b.n	801888a <__ieee754_pow+0x92>
 80188fa:	2300      	movs	r3, #0
 80188fc:	e7c5      	b.n	801888a <__ieee754_pow+0x92>
 80188fe:	2e00      	cmp	r6, #0
 8018900:	dad7      	bge.n	80188b2 <__ieee754_pow+0xba>
 8018902:	9b03      	ldr	r3, [sp, #12]
 8018904:	9802      	ldr	r0, [sp, #8]
 8018906:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801890a:	e7d4      	b.n	80188b6 <__ieee754_pow+0xbe>
 801890c:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 8018910:	d106      	bne.n	8018920 <__ieee754_pow+0x128>
 8018912:	463a      	mov	r2, r7
 8018914:	4643      	mov	r3, r8
 8018916:	4638      	mov	r0, r7
 8018918:	4641      	mov	r1, r8
 801891a:	f7e7 fe79 	bl	8000610 <__aeabi_dmul>
 801891e:	e7ca      	b.n	80188b6 <__ieee754_pow+0xbe>
 8018920:	4b3a      	ldr	r3, [pc, #232]	; (8018a0c <__ieee754_pow+0x214>)
 8018922:	429e      	cmp	r6, r3
 8018924:	d10b      	bne.n	801893e <__ieee754_pow+0x146>
 8018926:	f1b9 0f00 	cmp.w	r9, #0
 801892a:	db08      	blt.n	801893e <__ieee754_pow+0x146>
 801892c:	4638      	mov	r0, r7
 801892e:	4641      	mov	r1, r8
 8018930:	b013      	add	sp, #76	; 0x4c
 8018932:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018936:	f000 bc51 	b.w	80191dc <__ieee754_sqrt>
 801893a:	2300      	movs	r3, #0
 801893c:	9300      	str	r3, [sp, #0]
 801893e:	4638      	mov	r0, r7
 8018940:	4641      	mov	r1, r8
 8018942:	f000 fcf7 	bl	8019334 <fabs>
 8018946:	f1ba 0f00 	cmp.w	sl, #0
 801894a:	d125      	bne.n	8018998 <__ieee754_pow+0x1a0>
 801894c:	b124      	cbz	r4, 8018958 <__ieee754_pow+0x160>
 801894e:	4b2e      	ldr	r3, [pc, #184]	; (8018a08 <__ieee754_pow+0x210>)
 8018950:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 8018954:	429a      	cmp	r2, r3
 8018956:	d11f      	bne.n	8018998 <__ieee754_pow+0x1a0>
 8018958:	2e00      	cmp	r6, #0
 801895a:	da05      	bge.n	8018968 <__ieee754_pow+0x170>
 801895c:	4602      	mov	r2, r0
 801895e:	460b      	mov	r3, r1
 8018960:	2000      	movs	r0, #0
 8018962:	4929      	ldr	r1, [pc, #164]	; (8018a08 <__ieee754_pow+0x210>)
 8018964:	f7e7 ff7e 	bl	8000864 <__aeabi_ddiv>
 8018968:	f1b9 0f00 	cmp.w	r9, #0
 801896c:	daa3      	bge.n	80188b6 <__ieee754_pow+0xbe>
 801896e:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8018972:	9b00      	ldr	r3, [sp, #0]
 8018974:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8018978:	4323      	orrs	r3, r4
 801897a:	d106      	bne.n	801898a <__ieee754_pow+0x192>
 801897c:	4602      	mov	r2, r0
 801897e:	460b      	mov	r3, r1
 8018980:	f7e7 fc92 	bl	80002a8 <__aeabi_dsub>
 8018984:	4602      	mov	r2, r0
 8018986:	460b      	mov	r3, r1
 8018988:	e7b2      	b.n	80188f0 <__ieee754_pow+0xf8>
 801898a:	9b00      	ldr	r3, [sp, #0]
 801898c:	2b01      	cmp	r3, #1
 801898e:	d192      	bne.n	80188b6 <__ieee754_pow+0xbe>
 8018990:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8018994:	4619      	mov	r1, r3
 8018996:	e78e      	b.n	80188b6 <__ieee754_pow+0xbe>
 8018998:	ea4f 79d9 	mov.w	r9, r9, lsr #31
 801899c:	f109 33ff 	add.w	r3, r9, #4294967295
 80189a0:	930c      	str	r3, [sp, #48]	; 0x30
 80189a2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80189a4:	9b00      	ldr	r3, [sp, #0]
 80189a6:	4313      	orrs	r3, r2
 80189a8:	d104      	bne.n	80189b4 <__ieee754_pow+0x1bc>
 80189aa:	463a      	mov	r2, r7
 80189ac:	4643      	mov	r3, r8
 80189ae:	4638      	mov	r0, r7
 80189b0:	4641      	mov	r1, r8
 80189b2:	e7e5      	b.n	8018980 <__ieee754_pow+0x188>
 80189b4:	4b16      	ldr	r3, [pc, #88]	; (8018a10 <__ieee754_pow+0x218>)
 80189b6:	429d      	cmp	r5, r3
 80189b8:	f340 80fc 	ble.w	8018bb4 <__ieee754_pow+0x3bc>
 80189bc:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80189c0:	429d      	cmp	r5, r3
 80189c2:	dd0b      	ble.n	80189dc <__ieee754_pow+0x1e4>
 80189c4:	4b0f      	ldr	r3, [pc, #60]	; (8018a04 <__ieee754_pow+0x20c>)
 80189c6:	429c      	cmp	r4, r3
 80189c8:	dc0e      	bgt.n	80189e8 <__ieee754_pow+0x1f0>
 80189ca:	2e00      	cmp	r6, #0
 80189cc:	f6bf af71 	bge.w	80188b2 <__ieee754_pow+0xba>
 80189d0:	a307      	add	r3, pc, #28	; (adr r3, 80189f0 <__ieee754_pow+0x1f8>)
 80189d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80189d6:	4610      	mov	r0, r2
 80189d8:	4619      	mov	r1, r3
 80189da:	e79e      	b.n	801891a <__ieee754_pow+0x122>
 80189dc:	4b0d      	ldr	r3, [pc, #52]	; (8018a14 <__ieee754_pow+0x21c>)
 80189de:	429c      	cmp	r4, r3
 80189e0:	ddf3      	ble.n	80189ca <__ieee754_pow+0x1d2>
 80189e2:	4b09      	ldr	r3, [pc, #36]	; (8018a08 <__ieee754_pow+0x210>)
 80189e4:	429c      	cmp	r4, r3
 80189e6:	dd17      	ble.n	8018a18 <__ieee754_pow+0x220>
 80189e8:	2e00      	cmp	r6, #0
 80189ea:	dcf1      	bgt.n	80189d0 <__ieee754_pow+0x1d8>
 80189ec:	e761      	b.n	80188b2 <__ieee754_pow+0xba>
 80189ee:	bf00      	nop
 80189f0:	8800759c 	.word	0x8800759c
 80189f4:	7e37e43c 	.word	0x7e37e43c
 80189f8:	7ff00000 	.word	0x7ff00000
 80189fc:	08019ddd 	.word	0x08019ddd
 8018a00:	433fffff 	.word	0x433fffff
 8018a04:	3fefffff 	.word	0x3fefffff
 8018a08:	3ff00000 	.word	0x3ff00000
 8018a0c:	3fe00000 	.word	0x3fe00000
 8018a10:	41e00000 	.word	0x41e00000
 8018a14:	3feffffe 	.word	0x3feffffe
 8018a18:	2200      	movs	r2, #0
 8018a1a:	4b61      	ldr	r3, [pc, #388]	; (8018ba0 <__ieee754_pow+0x3a8>)
 8018a1c:	f7e7 fc44 	bl	80002a8 <__aeabi_dsub>
 8018a20:	a355      	add	r3, pc, #340	; (adr r3, 8018b78 <__ieee754_pow+0x380>)
 8018a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018a26:	4604      	mov	r4, r0
 8018a28:	460d      	mov	r5, r1
 8018a2a:	f7e7 fdf1 	bl	8000610 <__aeabi_dmul>
 8018a2e:	a354      	add	r3, pc, #336	; (adr r3, 8018b80 <__ieee754_pow+0x388>)
 8018a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018a34:	4606      	mov	r6, r0
 8018a36:	460f      	mov	r7, r1
 8018a38:	4620      	mov	r0, r4
 8018a3a:	4629      	mov	r1, r5
 8018a3c:	f7e7 fde8 	bl	8000610 <__aeabi_dmul>
 8018a40:	2200      	movs	r2, #0
 8018a42:	4682      	mov	sl, r0
 8018a44:	468b      	mov	fp, r1
 8018a46:	4b57      	ldr	r3, [pc, #348]	; (8018ba4 <__ieee754_pow+0x3ac>)
 8018a48:	4620      	mov	r0, r4
 8018a4a:	4629      	mov	r1, r5
 8018a4c:	f7e7 fde0 	bl	8000610 <__aeabi_dmul>
 8018a50:	4602      	mov	r2, r0
 8018a52:	460b      	mov	r3, r1
 8018a54:	a14c      	add	r1, pc, #304	; (adr r1, 8018b88 <__ieee754_pow+0x390>)
 8018a56:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018a5a:	f7e7 fc25 	bl	80002a8 <__aeabi_dsub>
 8018a5e:	4622      	mov	r2, r4
 8018a60:	462b      	mov	r3, r5
 8018a62:	f7e7 fdd5 	bl	8000610 <__aeabi_dmul>
 8018a66:	4602      	mov	r2, r0
 8018a68:	460b      	mov	r3, r1
 8018a6a:	2000      	movs	r0, #0
 8018a6c:	494e      	ldr	r1, [pc, #312]	; (8018ba8 <__ieee754_pow+0x3b0>)
 8018a6e:	f7e7 fc1b 	bl	80002a8 <__aeabi_dsub>
 8018a72:	4622      	mov	r2, r4
 8018a74:	462b      	mov	r3, r5
 8018a76:	4680      	mov	r8, r0
 8018a78:	4689      	mov	r9, r1
 8018a7a:	4620      	mov	r0, r4
 8018a7c:	4629      	mov	r1, r5
 8018a7e:	f7e7 fdc7 	bl	8000610 <__aeabi_dmul>
 8018a82:	4602      	mov	r2, r0
 8018a84:	460b      	mov	r3, r1
 8018a86:	4640      	mov	r0, r8
 8018a88:	4649      	mov	r1, r9
 8018a8a:	f7e7 fdc1 	bl	8000610 <__aeabi_dmul>
 8018a8e:	a340      	add	r3, pc, #256	; (adr r3, 8018b90 <__ieee754_pow+0x398>)
 8018a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018a94:	f7e7 fdbc 	bl	8000610 <__aeabi_dmul>
 8018a98:	4602      	mov	r2, r0
 8018a9a:	460b      	mov	r3, r1
 8018a9c:	4650      	mov	r0, sl
 8018a9e:	4659      	mov	r1, fp
 8018aa0:	f7e7 fc02 	bl	80002a8 <__aeabi_dsub>
 8018aa4:	4602      	mov	r2, r0
 8018aa6:	460b      	mov	r3, r1
 8018aa8:	4604      	mov	r4, r0
 8018aaa:	460d      	mov	r5, r1
 8018aac:	4630      	mov	r0, r6
 8018aae:	4639      	mov	r1, r7
 8018ab0:	f7e7 fbfc 	bl	80002ac <__adddf3>
 8018ab4:	2000      	movs	r0, #0
 8018ab6:	4682      	mov	sl, r0
 8018ab8:	468b      	mov	fp, r1
 8018aba:	4632      	mov	r2, r6
 8018abc:	463b      	mov	r3, r7
 8018abe:	f7e7 fbf3 	bl	80002a8 <__aeabi_dsub>
 8018ac2:	4602      	mov	r2, r0
 8018ac4:	460b      	mov	r3, r1
 8018ac6:	4620      	mov	r0, r4
 8018ac8:	4629      	mov	r1, r5
 8018aca:	f7e7 fbed 	bl	80002a8 <__aeabi_dsub>
 8018ace:	9b00      	ldr	r3, [sp, #0]
 8018ad0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8018ad2:	3b01      	subs	r3, #1
 8018ad4:	4313      	orrs	r3, r2
 8018ad6:	bf0c      	ite	eq
 8018ad8:	4c34      	ldreq	r4, [pc, #208]	; (8018bac <__ieee754_pow+0x3b4>)
 8018ada:	4c31      	ldrne	r4, [pc, #196]	; (8018ba0 <__ieee754_pow+0x3a8>)
 8018adc:	2300      	movs	r3, #0
 8018ade:	e88d 0018 	stmia.w	sp, {r3, r4}
 8018ae2:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8018ae6:	2400      	movs	r4, #0
 8018ae8:	4606      	mov	r6, r0
 8018aea:	460f      	mov	r7, r1
 8018aec:	4622      	mov	r2, r4
 8018aee:	462b      	mov	r3, r5
 8018af0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8018af4:	f7e7 fbd8 	bl	80002a8 <__aeabi_dsub>
 8018af8:	4652      	mov	r2, sl
 8018afa:	465b      	mov	r3, fp
 8018afc:	f7e7 fd88 	bl	8000610 <__aeabi_dmul>
 8018b00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8018b04:	4680      	mov	r8, r0
 8018b06:	4689      	mov	r9, r1
 8018b08:	4630      	mov	r0, r6
 8018b0a:	4639      	mov	r1, r7
 8018b0c:	f7e7 fd80 	bl	8000610 <__aeabi_dmul>
 8018b10:	4602      	mov	r2, r0
 8018b12:	460b      	mov	r3, r1
 8018b14:	4640      	mov	r0, r8
 8018b16:	4649      	mov	r1, r9
 8018b18:	f7e7 fbc8 	bl	80002ac <__adddf3>
 8018b1c:	4622      	mov	r2, r4
 8018b1e:	462b      	mov	r3, r5
 8018b20:	4680      	mov	r8, r0
 8018b22:	4689      	mov	r9, r1
 8018b24:	4650      	mov	r0, sl
 8018b26:	4659      	mov	r1, fp
 8018b28:	f7e7 fd72 	bl	8000610 <__aeabi_dmul>
 8018b2c:	460b      	mov	r3, r1
 8018b2e:	4604      	mov	r4, r0
 8018b30:	460d      	mov	r5, r1
 8018b32:	4602      	mov	r2, r0
 8018b34:	4649      	mov	r1, r9
 8018b36:	4640      	mov	r0, r8
 8018b38:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8018b3c:	f7e7 fbb6 	bl	80002ac <__adddf3>
 8018b40:	4b1b      	ldr	r3, [pc, #108]	; (8018bb0 <__ieee754_pow+0x3b8>)
 8018b42:	4299      	cmp	r1, r3
 8018b44:	4682      	mov	sl, r0
 8018b46:	460f      	mov	r7, r1
 8018b48:	460e      	mov	r6, r1
 8018b4a:	f340 82db 	ble.w	8019104 <__ieee754_pow+0x90c>
 8018b4e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8018b52:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8018b56:	4303      	orrs	r3, r0
 8018b58:	f000 81d6 	beq.w	8018f08 <__ieee754_pow+0x710>
 8018b5c:	a30e      	add	r3, pc, #56	; (adr r3, 8018b98 <__ieee754_pow+0x3a0>)
 8018b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018b62:	e9dd 0100 	ldrd	r0, r1, [sp]
 8018b66:	f7e7 fd53 	bl	8000610 <__aeabi_dmul>
 8018b6a:	a30b      	add	r3, pc, #44	; (adr r3, 8018b98 <__ieee754_pow+0x3a0>)
 8018b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018b70:	e6d3      	b.n	801891a <__ieee754_pow+0x122>
 8018b72:	bf00      	nop
 8018b74:	f3af 8000 	nop.w
 8018b78:	60000000 	.word	0x60000000
 8018b7c:	3ff71547 	.word	0x3ff71547
 8018b80:	f85ddf44 	.word	0xf85ddf44
 8018b84:	3e54ae0b 	.word	0x3e54ae0b
 8018b88:	55555555 	.word	0x55555555
 8018b8c:	3fd55555 	.word	0x3fd55555
 8018b90:	652b82fe 	.word	0x652b82fe
 8018b94:	3ff71547 	.word	0x3ff71547
 8018b98:	8800759c 	.word	0x8800759c
 8018b9c:	7e37e43c 	.word	0x7e37e43c
 8018ba0:	3ff00000 	.word	0x3ff00000
 8018ba4:	3fd00000 	.word	0x3fd00000
 8018ba8:	3fe00000 	.word	0x3fe00000
 8018bac:	bff00000 	.word	0xbff00000
 8018bb0:	408fffff 	.word	0x408fffff
 8018bb4:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8018bb8:	f04f 0200 	mov.w	r2, #0
 8018bbc:	da05      	bge.n	8018bca <__ieee754_pow+0x3d2>
 8018bbe:	4bca      	ldr	r3, [pc, #808]	; (8018ee8 <__ieee754_pow+0x6f0>)
 8018bc0:	f7e7 fd26 	bl	8000610 <__aeabi_dmul>
 8018bc4:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8018bc8:	460c      	mov	r4, r1
 8018bca:	1523      	asrs	r3, r4, #20
 8018bcc:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8018bd0:	4413      	add	r3, r2
 8018bd2:	9307      	str	r3, [sp, #28]
 8018bd4:	4bc5      	ldr	r3, [pc, #788]	; (8018eec <__ieee754_pow+0x6f4>)
 8018bd6:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8018bda:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8018bde:	429c      	cmp	r4, r3
 8018be0:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8018be4:	dd08      	ble.n	8018bf8 <__ieee754_pow+0x400>
 8018be6:	4bc2      	ldr	r3, [pc, #776]	; (8018ef0 <__ieee754_pow+0x6f8>)
 8018be8:	429c      	cmp	r4, r3
 8018bea:	f340 8154 	ble.w	8018e96 <__ieee754_pow+0x69e>
 8018bee:	9b07      	ldr	r3, [sp, #28]
 8018bf0:	3301      	adds	r3, #1
 8018bf2:	9307      	str	r3, [sp, #28]
 8018bf4:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8018bf8:	2600      	movs	r6, #0
 8018bfa:	00f3      	lsls	r3, r6, #3
 8018bfc:	930d      	str	r3, [sp, #52]	; 0x34
 8018bfe:	4bbd      	ldr	r3, [pc, #756]	; (8018ef4 <__ieee754_pow+0x6fc>)
 8018c00:	00f2      	lsls	r2, r6, #3
 8018c02:	4413      	add	r3, r2
 8018c04:	cb18      	ldmia	r3, {r3, r4}
 8018c06:	4629      	mov	r1, r5
 8018c08:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 8018c0c:	461a      	mov	r2, r3
 8018c0e:	4623      	mov	r3, r4
 8018c10:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8018c14:	f7e7 fb48 	bl	80002a8 <__aeabi_dsub>
 8018c18:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8018c1c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8018c20:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8018c24:	f7e7 fb42 	bl	80002ac <__adddf3>
 8018c28:	4602      	mov	r2, r0
 8018c2a:	460b      	mov	r3, r1
 8018c2c:	2000      	movs	r0, #0
 8018c2e:	49b2      	ldr	r1, [pc, #712]	; (8018ef8 <__ieee754_pow+0x700>)
 8018c30:	f7e7 fe18 	bl	8000864 <__aeabi_ddiv>
 8018c34:	4602      	mov	r2, r0
 8018c36:	460b      	mov	r3, r1
 8018c38:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8018c3c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8018c40:	f7e7 fce6 	bl	8000610 <__aeabi_dmul>
 8018c44:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018c48:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8018c4c:	106d      	asrs	r5, r5, #1
 8018c4e:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8018c52:	f04f 0a00 	mov.w	sl, #0
 8018c56:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8018c5a:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 8018c5e:	2200      	movs	r2, #0
 8018c60:	4659      	mov	r1, fp
 8018c62:	4650      	mov	r0, sl
 8018c64:	4614      	mov	r4, r2
 8018c66:	461d      	mov	r5, r3
 8018c68:	f7e7 fcd2 	bl	8000610 <__aeabi_dmul>
 8018c6c:	4602      	mov	r2, r0
 8018c6e:	460b      	mov	r3, r1
 8018c70:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8018c74:	f7e7 fb18 	bl	80002a8 <__aeabi_dsub>
 8018c78:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8018c7c:	4606      	mov	r6, r0
 8018c7e:	460f      	mov	r7, r1
 8018c80:	4620      	mov	r0, r4
 8018c82:	4629      	mov	r1, r5
 8018c84:	f7e7 fb10 	bl	80002a8 <__aeabi_dsub>
 8018c88:	4602      	mov	r2, r0
 8018c8a:	460b      	mov	r3, r1
 8018c8c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8018c90:	f7e7 fb0a 	bl	80002a8 <__aeabi_dsub>
 8018c94:	465b      	mov	r3, fp
 8018c96:	4652      	mov	r2, sl
 8018c98:	f7e7 fcba 	bl	8000610 <__aeabi_dmul>
 8018c9c:	4602      	mov	r2, r0
 8018c9e:	460b      	mov	r3, r1
 8018ca0:	4630      	mov	r0, r6
 8018ca2:	4639      	mov	r1, r7
 8018ca4:	f7e7 fb00 	bl	80002a8 <__aeabi_dsub>
 8018ca8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8018cac:	f7e7 fcb0 	bl	8000610 <__aeabi_dmul>
 8018cb0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018cb4:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8018cb8:	4610      	mov	r0, r2
 8018cba:	4619      	mov	r1, r3
 8018cbc:	f7e7 fca8 	bl	8000610 <__aeabi_dmul>
 8018cc0:	a377      	add	r3, pc, #476	; (adr r3, 8018ea0 <__ieee754_pow+0x6a8>)
 8018cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018cc6:	4604      	mov	r4, r0
 8018cc8:	460d      	mov	r5, r1
 8018cca:	f7e7 fca1 	bl	8000610 <__aeabi_dmul>
 8018cce:	a376      	add	r3, pc, #472	; (adr r3, 8018ea8 <__ieee754_pow+0x6b0>)
 8018cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018cd4:	f7e7 faea 	bl	80002ac <__adddf3>
 8018cd8:	4622      	mov	r2, r4
 8018cda:	462b      	mov	r3, r5
 8018cdc:	f7e7 fc98 	bl	8000610 <__aeabi_dmul>
 8018ce0:	a373      	add	r3, pc, #460	; (adr r3, 8018eb0 <__ieee754_pow+0x6b8>)
 8018ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018ce6:	f7e7 fae1 	bl	80002ac <__adddf3>
 8018cea:	4622      	mov	r2, r4
 8018cec:	462b      	mov	r3, r5
 8018cee:	f7e7 fc8f 	bl	8000610 <__aeabi_dmul>
 8018cf2:	a371      	add	r3, pc, #452	; (adr r3, 8018eb8 <__ieee754_pow+0x6c0>)
 8018cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018cf8:	f7e7 fad8 	bl	80002ac <__adddf3>
 8018cfc:	4622      	mov	r2, r4
 8018cfe:	462b      	mov	r3, r5
 8018d00:	f7e7 fc86 	bl	8000610 <__aeabi_dmul>
 8018d04:	a36e      	add	r3, pc, #440	; (adr r3, 8018ec0 <__ieee754_pow+0x6c8>)
 8018d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018d0a:	f7e7 facf 	bl	80002ac <__adddf3>
 8018d0e:	4622      	mov	r2, r4
 8018d10:	462b      	mov	r3, r5
 8018d12:	f7e7 fc7d 	bl	8000610 <__aeabi_dmul>
 8018d16:	a36c      	add	r3, pc, #432	; (adr r3, 8018ec8 <__ieee754_pow+0x6d0>)
 8018d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018d1c:	f7e7 fac6 	bl	80002ac <__adddf3>
 8018d20:	4622      	mov	r2, r4
 8018d22:	4606      	mov	r6, r0
 8018d24:	460f      	mov	r7, r1
 8018d26:	462b      	mov	r3, r5
 8018d28:	4620      	mov	r0, r4
 8018d2a:	4629      	mov	r1, r5
 8018d2c:	f7e7 fc70 	bl	8000610 <__aeabi_dmul>
 8018d30:	4602      	mov	r2, r0
 8018d32:	460b      	mov	r3, r1
 8018d34:	4630      	mov	r0, r6
 8018d36:	4639      	mov	r1, r7
 8018d38:	f7e7 fc6a 	bl	8000610 <__aeabi_dmul>
 8018d3c:	465b      	mov	r3, fp
 8018d3e:	4604      	mov	r4, r0
 8018d40:	460d      	mov	r5, r1
 8018d42:	4652      	mov	r2, sl
 8018d44:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018d48:	f7e7 fab0 	bl	80002ac <__adddf3>
 8018d4c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8018d50:	f7e7 fc5e 	bl	8000610 <__aeabi_dmul>
 8018d54:	4622      	mov	r2, r4
 8018d56:	462b      	mov	r3, r5
 8018d58:	f7e7 faa8 	bl	80002ac <__adddf3>
 8018d5c:	465b      	mov	r3, fp
 8018d5e:	4606      	mov	r6, r0
 8018d60:	460f      	mov	r7, r1
 8018d62:	4652      	mov	r2, sl
 8018d64:	4659      	mov	r1, fp
 8018d66:	4650      	mov	r0, sl
 8018d68:	f7e7 fc52 	bl	8000610 <__aeabi_dmul>
 8018d6c:	2200      	movs	r2, #0
 8018d6e:	4b63      	ldr	r3, [pc, #396]	; (8018efc <__ieee754_pow+0x704>)
 8018d70:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8018d74:	f7e7 fa9a 	bl	80002ac <__adddf3>
 8018d78:	4632      	mov	r2, r6
 8018d7a:	463b      	mov	r3, r7
 8018d7c:	f7e7 fa96 	bl	80002ac <__adddf3>
 8018d80:	4650      	mov	r0, sl
 8018d82:	460d      	mov	r5, r1
 8018d84:	4602      	mov	r2, r0
 8018d86:	460b      	mov	r3, r1
 8018d88:	4650      	mov	r0, sl
 8018d8a:	4659      	mov	r1, fp
 8018d8c:	f7e7 fc40 	bl	8000610 <__aeabi_dmul>
 8018d90:	2200      	movs	r2, #0
 8018d92:	4680      	mov	r8, r0
 8018d94:	4689      	mov	r9, r1
 8018d96:	4b59      	ldr	r3, [pc, #356]	; (8018efc <__ieee754_pow+0x704>)
 8018d98:	4629      	mov	r1, r5
 8018d9a:	4650      	mov	r0, sl
 8018d9c:	f7e7 fa84 	bl	80002a8 <__aeabi_dsub>
 8018da0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8018da4:	f7e7 fa80 	bl	80002a8 <__aeabi_dsub>
 8018da8:	4602      	mov	r2, r0
 8018daa:	460b      	mov	r3, r1
 8018dac:	4630      	mov	r0, r6
 8018dae:	4639      	mov	r1, r7
 8018db0:	f7e7 fa7a 	bl	80002a8 <__aeabi_dsub>
 8018db4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018db8:	f7e7 fc2a 	bl	8000610 <__aeabi_dmul>
 8018dbc:	462b      	mov	r3, r5
 8018dbe:	4606      	mov	r6, r0
 8018dc0:	460f      	mov	r7, r1
 8018dc2:	4652      	mov	r2, sl
 8018dc4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8018dc8:	f7e7 fc22 	bl	8000610 <__aeabi_dmul>
 8018dcc:	4602      	mov	r2, r0
 8018dce:	460b      	mov	r3, r1
 8018dd0:	4630      	mov	r0, r6
 8018dd2:	4639      	mov	r1, r7
 8018dd4:	f7e7 fa6a 	bl	80002ac <__adddf3>
 8018dd8:	4606      	mov	r6, r0
 8018dda:	460f      	mov	r7, r1
 8018ddc:	4602      	mov	r2, r0
 8018dde:	460b      	mov	r3, r1
 8018de0:	4640      	mov	r0, r8
 8018de2:	4649      	mov	r1, r9
 8018de4:	f7e7 fa62 	bl	80002ac <__adddf3>
 8018de8:	a339      	add	r3, pc, #228	; (adr r3, 8018ed0 <__ieee754_pow+0x6d8>)
 8018dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018dee:	4650      	mov	r0, sl
 8018df0:	460d      	mov	r5, r1
 8018df2:	f7e7 fc0d 	bl	8000610 <__aeabi_dmul>
 8018df6:	4642      	mov	r2, r8
 8018df8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018dfc:	464b      	mov	r3, r9
 8018dfe:	4629      	mov	r1, r5
 8018e00:	4650      	mov	r0, sl
 8018e02:	f7e7 fa51 	bl	80002a8 <__aeabi_dsub>
 8018e06:	4602      	mov	r2, r0
 8018e08:	460b      	mov	r3, r1
 8018e0a:	4630      	mov	r0, r6
 8018e0c:	4639      	mov	r1, r7
 8018e0e:	f7e7 fa4b 	bl	80002a8 <__aeabi_dsub>
 8018e12:	a331      	add	r3, pc, #196	; (adr r3, 8018ed8 <__ieee754_pow+0x6e0>)
 8018e14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018e18:	f7e7 fbfa 	bl	8000610 <__aeabi_dmul>
 8018e1c:	a330      	add	r3, pc, #192	; (adr r3, 8018ee0 <__ieee754_pow+0x6e8>)
 8018e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018e22:	4606      	mov	r6, r0
 8018e24:	460f      	mov	r7, r1
 8018e26:	4650      	mov	r0, sl
 8018e28:	4629      	mov	r1, r5
 8018e2a:	f7e7 fbf1 	bl	8000610 <__aeabi_dmul>
 8018e2e:	4602      	mov	r2, r0
 8018e30:	460b      	mov	r3, r1
 8018e32:	4630      	mov	r0, r6
 8018e34:	4639      	mov	r1, r7
 8018e36:	f7e7 fa39 	bl	80002ac <__adddf3>
 8018e3a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8018e3c:	4b30      	ldr	r3, [pc, #192]	; (8018f00 <__ieee754_pow+0x708>)
 8018e3e:	4413      	add	r3, r2
 8018e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018e44:	f7e7 fa32 	bl	80002ac <__adddf3>
 8018e48:	4604      	mov	r4, r0
 8018e4a:	9807      	ldr	r0, [sp, #28]
 8018e4c:	460d      	mov	r5, r1
 8018e4e:	f7e7 fb79 	bl	8000544 <__aeabi_i2d>
 8018e52:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8018e54:	4b2b      	ldr	r3, [pc, #172]	; (8018f04 <__ieee754_pow+0x70c>)
 8018e56:	4413      	add	r3, r2
 8018e58:	e9d3 8900 	ldrd	r8, r9, [r3]
 8018e5c:	4606      	mov	r6, r0
 8018e5e:	460f      	mov	r7, r1
 8018e60:	4622      	mov	r2, r4
 8018e62:	462b      	mov	r3, r5
 8018e64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018e68:	f7e7 fa20 	bl	80002ac <__adddf3>
 8018e6c:	4642      	mov	r2, r8
 8018e6e:	464b      	mov	r3, r9
 8018e70:	f7e7 fa1c 	bl	80002ac <__adddf3>
 8018e74:	4632      	mov	r2, r6
 8018e76:	463b      	mov	r3, r7
 8018e78:	f7e7 fa18 	bl	80002ac <__adddf3>
 8018e7c:	4632      	mov	r2, r6
 8018e7e:	463b      	mov	r3, r7
 8018e80:	4650      	mov	r0, sl
 8018e82:	468b      	mov	fp, r1
 8018e84:	f7e7 fa10 	bl	80002a8 <__aeabi_dsub>
 8018e88:	4642      	mov	r2, r8
 8018e8a:	464b      	mov	r3, r9
 8018e8c:	f7e7 fa0c 	bl	80002a8 <__aeabi_dsub>
 8018e90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018e94:	e613      	b.n	8018abe <__ieee754_pow+0x2c6>
 8018e96:	2601      	movs	r6, #1
 8018e98:	e6af      	b.n	8018bfa <__ieee754_pow+0x402>
 8018e9a:	bf00      	nop
 8018e9c:	f3af 8000 	nop.w
 8018ea0:	4a454eef 	.word	0x4a454eef
 8018ea4:	3fca7e28 	.word	0x3fca7e28
 8018ea8:	93c9db65 	.word	0x93c9db65
 8018eac:	3fcd864a 	.word	0x3fcd864a
 8018eb0:	a91d4101 	.word	0xa91d4101
 8018eb4:	3fd17460 	.word	0x3fd17460
 8018eb8:	518f264d 	.word	0x518f264d
 8018ebc:	3fd55555 	.word	0x3fd55555
 8018ec0:	db6fabff 	.word	0xdb6fabff
 8018ec4:	3fdb6db6 	.word	0x3fdb6db6
 8018ec8:	33333303 	.word	0x33333303
 8018ecc:	3fe33333 	.word	0x3fe33333
 8018ed0:	e0000000 	.word	0xe0000000
 8018ed4:	3feec709 	.word	0x3feec709
 8018ed8:	dc3a03fd 	.word	0xdc3a03fd
 8018edc:	3feec709 	.word	0x3feec709
 8018ee0:	145b01f5 	.word	0x145b01f5
 8018ee4:	be3e2fe0 	.word	0xbe3e2fe0
 8018ee8:	43400000 	.word	0x43400000
 8018eec:	0003988e 	.word	0x0003988e
 8018ef0:	000bb679 	.word	0x000bb679
 8018ef4:	0801a188 	.word	0x0801a188
 8018ef8:	3ff00000 	.word	0x3ff00000
 8018efc:	40080000 	.word	0x40080000
 8018f00:	0801a1a8 	.word	0x0801a1a8
 8018f04:	0801a198 	.word	0x0801a198
 8018f08:	a39b      	add	r3, pc, #620	; (adr r3, 8019178 <__ieee754_pow+0x980>)
 8018f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018f0e:	4640      	mov	r0, r8
 8018f10:	4649      	mov	r1, r9
 8018f12:	f7e7 f9cb 	bl	80002ac <__adddf3>
 8018f16:	4622      	mov	r2, r4
 8018f18:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018f1c:	462b      	mov	r3, r5
 8018f1e:	4650      	mov	r0, sl
 8018f20:	4639      	mov	r1, r7
 8018f22:	f7e7 f9c1 	bl	80002a8 <__aeabi_dsub>
 8018f26:	4602      	mov	r2, r0
 8018f28:	460b      	mov	r3, r1
 8018f2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018f2e:	f7e7 fdff 	bl	8000b30 <__aeabi_dcmpgt>
 8018f32:	2800      	cmp	r0, #0
 8018f34:	f47f ae12 	bne.w	8018b5c <__ieee754_pow+0x364>
 8018f38:	4aa3      	ldr	r2, [pc, #652]	; (80191c8 <__ieee754_pow+0x9d0>)
 8018f3a:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8018f3e:	4293      	cmp	r3, r2
 8018f40:	f340 8104 	ble.w	801914c <__ieee754_pow+0x954>
 8018f44:	151b      	asrs	r3, r3, #20
 8018f46:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8018f4a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8018f4e:	fa4a f303 	asr.w	r3, sl, r3
 8018f52:	4433      	add	r3, r6
 8018f54:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8018f58:	4f9c      	ldr	r7, [pc, #624]	; (80191cc <__ieee754_pow+0x9d4>)
 8018f5a:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8018f5e:	4117      	asrs	r7, r2
 8018f60:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8018f64:	2000      	movs	r0, #0
 8018f66:	ea23 0107 	bic.w	r1, r3, r7
 8018f6a:	f1c2 0214 	rsb	r2, r2, #20
 8018f6e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8018f72:	fa4a fa02 	asr.w	sl, sl, r2
 8018f76:	2e00      	cmp	r6, #0
 8018f78:	4602      	mov	r2, r0
 8018f7a:	460b      	mov	r3, r1
 8018f7c:	4620      	mov	r0, r4
 8018f7e:	4629      	mov	r1, r5
 8018f80:	bfb8      	it	lt
 8018f82:	f1ca 0a00 	rsblt	sl, sl, #0
 8018f86:	f7e7 f98f 	bl	80002a8 <__aeabi_dsub>
 8018f8a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8018f8e:	4642      	mov	r2, r8
 8018f90:	464b      	mov	r3, r9
 8018f92:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8018f96:	f7e7 f989 	bl	80002ac <__adddf3>
 8018f9a:	2000      	movs	r0, #0
 8018f9c:	a378      	add	r3, pc, #480	; (adr r3, 8019180 <__ieee754_pow+0x988>)
 8018f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018fa2:	4604      	mov	r4, r0
 8018fa4:	460d      	mov	r5, r1
 8018fa6:	f7e7 fb33 	bl	8000610 <__aeabi_dmul>
 8018faa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8018fae:	4606      	mov	r6, r0
 8018fb0:	460f      	mov	r7, r1
 8018fb2:	4620      	mov	r0, r4
 8018fb4:	4629      	mov	r1, r5
 8018fb6:	f7e7 f977 	bl	80002a8 <__aeabi_dsub>
 8018fba:	4602      	mov	r2, r0
 8018fbc:	460b      	mov	r3, r1
 8018fbe:	4640      	mov	r0, r8
 8018fc0:	4649      	mov	r1, r9
 8018fc2:	f7e7 f971 	bl	80002a8 <__aeabi_dsub>
 8018fc6:	a370      	add	r3, pc, #448	; (adr r3, 8019188 <__ieee754_pow+0x990>)
 8018fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018fcc:	f7e7 fb20 	bl	8000610 <__aeabi_dmul>
 8018fd0:	a36f      	add	r3, pc, #444	; (adr r3, 8019190 <__ieee754_pow+0x998>)
 8018fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018fd6:	4680      	mov	r8, r0
 8018fd8:	4689      	mov	r9, r1
 8018fda:	4620      	mov	r0, r4
 8018fdc:	4629      	mov	r1, r5
 8018fde:	f7e7 fb17 	bl	8000610 <__aeabi_dmul>
 8018fe2:	4602      	mov	r2, r0
 8018fe4:	460b      	mov	r3, r1
 8018fe6:	4640      	mov	r0, r8
 8018fe8:	4649      	mov	r1, r9
 8018fea:	f7e7 f95f 	bl	80002ac <__adddf3>
 8018fee:	4604      	mov	r4, r0
 8018ff0:	460d      	mov	r5, r1
 8018ff2:	4602      	mov	r2, r0
 8018ff4:	460b      	mov	r3, r1
 8018ff6:	4630      	mov	r0, r6
 8018ff8:	4639      	mov	r1, r7
 8018ffa:	f7e7 f957 	bl	80002ac <__adddf3>
 8018ffe:	4632      	mov	r2, r6
 8019000:	463b      	mov	r3, r7
 8019002:	4680      	mov	r8, r0
 8019004:	4689      	mov	r9, r1
 8019006:	f7e7 f94f 	bl	80002a8 <__aeabi_dsub>
 801900a:	4602      	mov	r2, r0
 801900c:	460b      	mov	r3, r1
 801900e:	4620      	mov	r0, r4
 8019010:	4629      	mov	r1, r5
 8019012:	f7e7 f949 	bl	80002a8 <__aeabi_dsub>
 8019016:	4642      	mov	r2, r8
 8019018:	4606      	mov	r6, r0
 801901a:	460f      	mov	r7, r1
 801901c:	464b      	mov	r3, r9
 801901e:	4640      	mov	r0, r8
 8019020:	4649      	mov	r1, r9
 8019022:	f7e7 faf5 	bl	8000610 <__aeabi_dmul>
 8019026:	a35c      	add	r3, pc, #368	; (adr r3, 8019198 <__ieee754_pow+0x9a0>)
 8019028:	e9d3 2300 	ldrd	r2, r3, [r3]
 801902c:	4604      	mov	r4, r0
 801902e:	460d      	mov	r5, r1
 8019030:	f7e7 faee 	bl	8000610 <__aeabi_dmul>
 8019034:	a35a      	add	r3, pc, #360	; (adr r3, 80191a0 <__ieee754_pow+0x9a8>)
 8019036:	e9d3 2300 	ldrd	r2, r3, [r3]
 801903a:	f7e7 f935 	bl	80002a8 <__aeabi_dsub>
 801903e:	4622      	mov	r2, r4
 8019040:	462b      	mov	r3, r5
 8019042:	f7e7 fae5 	bl	8000610 <__aeabi_dmul>
 8019046:	a358      	add	r3, pc, #352	; (adr r3, 80191a8 <__ieee754_pow+0x9b0>)
 8019048:	e9d3 2300 	ldrd	r2, r3, [r3]
 801904c:	f7e7 f92e 	bl	80002ac <__adddf3>
 8019050:	4622      	mov	r2, r4
 8019052:	462b      	mov	r3, r5
 8019054:	f7e7 fadc 	bl	8000610 <__aeabi_dmul>
 8019058:	a355      	add	r3, pc, #340	; (adr r3, 80191b0 <__ieee754_pow+0x9b8>)
 801905a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801905e:	f7e7 f923 	bl	80002a8 <__aeabi_dsub>
 8019062:	4622      	mov	r2, r4
 8019064:	462b      	mov	r3, r5
 8019066:	f7e7 fad3 	bl	8000610 <__aeabi_dmul>
 801906a:	a353      	add	r3, pc, #332	; (adr r3, 80191b8 <__ieee754_pow+0x9c0>)
 801906c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019070:	f7e7 f91c 	bl	80002ac <__adddf3>
 8019074:	4622      	mov	r2, r4
 8019076:	462b      	mov	r3, r5
 8019078:	f7e7 faca 	bl	8000610 <__aeabi_dmul>
 801907c:	4602      	mov	r2, r0
 801907e:	460b      	mov	r3, r1
 8019080:	4640      	mov	r0, r8
 8019082:	4649      	mov	r1, r9
 8019084:	f7e7 f910 	bl	80002a8 <__aeabi_dsub>
 8019088:	4604      	mov	r4, r0
 801908a:	460d      	mov	r5, r1
 801908c:	4602      	mov	r2, r0
 801908e:	460b      	mov	r3, r1
 8019090:	4640      	mov	r0, r8
 8019092:	4649      	mov	r1, r9
 8019094:	f7e7 fabc 	bl	8000610 <__aeabi_dmul>
 8019098:	2200      	movs	r2, #0
 801909a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801909e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80190a2:	4620      	mov	r0, r4
 80190a4:	4629      	mov	r1, r5
 80190a6:	f7e7 f8ff 	bl	80002a8 <__aeabi_dsub>
 80190aa:	4602      	mov	r2, r0
 80190ac:	460b      	mov	r3, r1
 80190ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80190b2:	f7e7 fbd7 	bl	8000864 <__aeabi_ddiv>
 80190b6:	4632      	mov	r2, r6
 80190b8:	4604      	mov	r4, r0
 80190ba:	460d      	mov	r5, r1
 80190bc:	463b      	mov	r3, r7
 80190be:	4640      	mov	r0, r8
 80190c0:	4649      	mov	r1, r9
 80190c2:	f7e7 faa5 	bl	8000610 <__aeabi_dmul>
 80190c6:	4632      	mov	r2, r6
 80190c8:	463b      	mov	r3, r7
 80190ca:	f7e7 f8ef 	bl	80002ac <__adddf3>
 80190ce:	4602      	mov	r2, r0
 80190d0:	460b      	mov	r3, r1
 80190d2:	4620      	mov	r0, r4
 80190d4:	4629      	mov	r1, r5
 80190d6:	f7e7 f8e7 	bl	80002a8 <__aeabi_dsub>
 80190da:	4642      	mov	r2, r8
 80190dc:	464b      	mov	r3, r9
 80190de:	f7e7 f8e3 	bl	80002a8 <__aeabi_dsub>
 80190e2:	4602      	mov	r2, r0
 80190e4:	460b      	mov	r3, r1
 80190e6:	2000      	movs	r0, #0
 80190e8:	4939      	ldr	r1, [pc, #228]	; (80191d0 <__ieee754_pow+0x9d8>)
 80190ea:	f7e7 f8dd 	bl	80002a8 <__aeabi_dsub>
 80190ee:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 80190f2:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80190f6:	da2c      	bge.n	8019152 <__ieee754_pow+0x95a>
 80190f8:	4652      	mov	r2, sl
 80190fa:	f000 f9b5 	bl	8019468 <scalbn>
 80190fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019102:	e40a      	b.n	801891a <__ieee754_pow+0x122>
 8019104:	4b33      	ldr	r3, [pc, #204]	; (80191d4 <__ieee754_pow+0x9dc>)
 8019106:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 801910a:	429f      	cmp	r7, r3
 801910c:	f77f af14 	ble.w	8018f38 <__ieee754_pow+0x740>
 8019110:	4b31      	ldr	r3, [pc, #196]	; (80191d8 <__ieee754_pow+0x9e0>)
 8019112:	440b      	add	r3, r1
 8019114:	4303      	orrs	r3, r0
 8019116:	d00b      	beq.n	8019130 <__ieee754_pow+0x938>
 8019118:	a329      	add	r3, pc, #164	; (adr r3, 80191c0 <__ieee754_pow+0x9c8>)
 801911a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801911e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8019122:	f7e7 fa75 	bl	8000610 <__aeabi_dmul>
 8019126:	a326      	add	r3, pc, #152	; (adr r3, 80191c0 <__ieee754_pow+0x9c8>)
 8019128:	e9d3 2300 	ldrd	r2, r3, [r3]
 801912c:	f7ff bbf5 	b.w	801891a <__ieee754_pow+0x122>
 8019130:	4622      	mov	r2, r4
 8019132:	462b      	mov	r3, r5
 8019134:	f7e7 f8b8 	bl	80002a8 <__aeabi_dsub>
 8019138:	4602      	mov	r2, r0
 801913a:	460b      	mov	r3, r1
 801913c:	4640      	mov	r0, r8
 801913e:	4649      	mov	r1, r9
 8019140:	f7e7 fce2 	bl	8000b08 <__aeabi_dcmple>
 8019144:	2800      	cmp	r0, #0
 8019146:	f43f aef7 	beq.w	8018f38 <__ieee754_pow+0x740>
 801914a:	e7e5      	b.n	8019118 <__ieee754_pow+0x920>
 801914c:	f04f 0a00 	mov.w	sl, #0
 8019150:	e71d      	b.n	8018f8e <__ieee754_pow+0x796>
 8019152:	4621      	mov	r1, r4
 8019154:	e7d3      	b.n	80190fe <__ieee754_pow+0x906>
 8019156:	2000      	movs	r0, #0
 8019158:	491d      	ldr	r1, [pc, #116]	; (80191d0 <__ieee754_pow+0x9d8>)
 801915a:	f7ff bbac 	b.w	80188b6 <__ieee754_pow+0xbe>
 801915e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8019162:	f7ff bba8 	b.w	80188b6 <__ieee754_pow+0xbe>
 8019166:	4638      	mov	r0, r7
 8019168:	4641      	mov	r1, r8
 801916a:	f7ff bba4 	b.w	80188b6 <__ieee754_pow+0xbe>
 801916e:	9200      	str	r2, [sp, #0]
 8019170:	f7ff bbb4 	b.w	80188dc <__ieee754_pow+0xe4>
 8019174:	f3af 8000 	nop.w
 8019178:	652b82fe 	.word	0x652b82fe
 801917c:	3c971547 	.word	0x3c971547
 8019180:	00000000 	.word	0x00000000
 8019184:	3fe62e43 	.word	0x3fe62e43
 8019188:	fefa39ef 	.word	0xfefa39ef
 801918c:	3fe62e42 	.word	0x3fe62e42
 8019190:	0ca86c39 	.word	0x0ca86c39
 8019194:	be205c61 	.word	0xbe205c61
 8019198:	72bea4d0 	.word	0x72bea4d0
 801919c:	3e663769 	.word	0x3e663769
 80191a0:	c5d26bf1 	.word	0xc5d26bf1
 80191a4:	3ebbbd41 	.word	0x3ebbbd41
 80191a8:	af25de2c 	.word	0xaf25de2c
 80191ac:	3f11566a 	.word	0x3f11566a
 80191b0:	16bebd93 	.word	0x16bebd93
 80191b4:	3f66c16c 	.word	0x3f66c16c
 80191b8:	5555553e 	.word	0x5555553e
 80191bc:	3fc55555 	.word	0x3fc55555
 80191c0:	c2f8f359 	.word	0xc2f8f359
 80191c4:	01a56e1f 	.word	0x01a56e1f
 80191c8:	3fe00000 	.word	0x3fe00000
 80191cc:	000fffff 	.word	0x000fffff
 80191d0:	3ff00000 	.word	0x3ff00000
 80191d4:	4090cbff 	.word	0x4090cbff
 80191d8:	3f6f3400 	.word	0x3f6f3400

080191dc <__ieee754_sqrt>:
 80191dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80191e0:	f8df e14c 	ldr.w	lr, [pc, #332]	; 8019330 <__ieee754_sqrt+0x154>
 80191e4:	ea3e 0e01 	bics.w	lr, lr, r1
 80191e8:	4606      	mov	r6, r0
 80191ea:	460d      	mov	r5, r1
 80191ec:	4607      	mov	r7, r0
 80191ee:	460a      	mov	r2, r1
 80191f0:	460c      	mov	r4, r1
 80191f2:	4603      	mov	r3, r0
 80191f4:	d10f      	bne.n	8019216 <__ieee754_sqrt+0x3a>
 80191f6:	4602      	mov	r2, r0
 80191f8:	460b      	mov	r3, r1
 80191fa:	f7e7 fa09 	bl	8000610 <__aeabi_dmul>
 80191fe:	4602      	mov	r2, r0
 8019200:	460b      	mov	r3, r1
 8019202:	4630      	mov	r0, r6
 8019204:	4629      	mov	r1, r5
 8019206:	f7e7 f851 	bl	80002ac <__adddf3>
 801920a:	4606      	mov	r6, r0
 801920c:	460d      	mov	r5, r1
 801920e:	4630      	mov	r0, r6
 8019210:	4629      	mov	r1, r5
 8019212:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019216:	2900      	cmp	r1, #0
 8019218:	dc0e      	bgt.n	8019238 <__ieee754_sqrt+0x5c>
 801921a:	f021 4e00 	bic.w	lr, r1, #2147483648	; 0x80000000
 801921e:	ea5e 0707 	orrs.w	r7, lr, r7
 8019222:	d0f4      	beq.n	801920e <__ieee754_sqrt+0x32>
 8019224:	b141      	cbz	r1, 8019238 <__ieee754_sqrt+0x5c>
 8019226:	4602      	mov	r2, r0
 8019228:	460b      	mov	r3, r1
 801922a:	f7e7 f83d 	bl	80002a8 <__aeabi_dsub>
 801922e:	4602      	mov	r2, r0
 8019230:	460b      	mov	r3, r1
 8019232:	f7e7 fb17 	bl	8000864 <__aeabi_ddiv>
 8019236:	e7e8      	b.n	801920a <__ieee754_sqrt+0x2e>
 8019238:	1512      	asrs	r2, r2, #20
 801923a:	d10c      	bne.n	8019256 <__ieee754_sqrt+0x7a>
 801923c:	2c00      	cmp	r4, #0
 801923e:	d06d      	beq.n	801931c <__ieee754_sqrt+0x140>
 8019240:	2100      	movs	r1, #0
 8019242:	02e6      	lsls	r6, r4, #11
 8019244:	d56e      	bpl.n	8019324 <__ieee754_sqrt+0x148>
 8019246:	1e48      	subs	r0, r1, #1
 8019248:	1a12      	subs	r2, r2, r0
 801924a:	f1c1 0020 	rsb	r0, r1, #32
 801924e:	fa23 f000 	lsr.w	r0, r3, r0
 8019252:	4304      	orrs	r4, r0
 8019254:	408b      	lsls	r3, r1
 8019256:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 801925a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 801925e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 8019262:	07d5      	lsls	r5, r2, #31
 8019264:	bf42      	ittt	mi
 8019266:	0064      	lslmi	r4, r4, #1
 8019268:	eb04 74d3 	addmi.w	r4, r4, r3, lsr #31
 801926c:	005b      	lslmi	r3, r3, #1
 801926e:	eb04 71d3 	add.w	r1, r4, r3, lsr #31
 8019272:	2500      	movs	r5, #0
 8019274:	1050      	asrs	r0, r2, #1
 8019276:	4421      	add	r1, r4
 8019278:	005b      	lsls	r3, r3, #1
 801927a:	2216      	movs	r2, #22
 801927c:	462c      	mov	r4, r5
 801927e:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8019282:	19a7      	adds	r7, r4, r6
 8019284:	428f      	cmp	r7, r1
 8019286:	bfde      	ittt	le
 8019288:	1bc9      	suble	r1, r1, r7
 801928a:	19bc      	addle	r4, r7, r6
 801928c:	19ad      	addle	r5, r5, r6
 801928e:	0049      	lsls	r1, r1, #1
 8019290:	3a01      	subs	r2, #1
 8019292:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8019296:	ea4f 0656 	mov.w	r6, r6, lsr #1
 801929a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801929e:	d1f0      	bne.n	8019282 <__ieee754_sqrt+0xa6>
 80192a0:	f04f 0e20 	mov.w	lr, #32
 80192a4:	4694      	mov	ip, r2
 80192a6:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80192aa:	42a1      	cmp	r1, r4
 80192ac:	eb06 070c 	add.w	r7, r6, ip
 80192b0:	dc02      	bgt.n	80192b8 <__ieee754_sqrt+0xdc>
 80192b2:	d112      	bne.n	80192da <__ieee754_sqrt+0xfe>
 80192b4:	429f      	cmp	r7, r3
 80192b6:	d810      	bhi.n	80192da <__ieee754_sqrt+0xfe>
 80192b8:	2f00      	cmp	r7, #0
 80192ba:	eb07 0c06 	add.w	ip, r7, r6
 80192be:	da34      	bge.n	801932a <__ieee754_sqrt+0x14e>
 80192c0:	f1bc 0f00 	cmp.w	ip, #0
 80192c4:	db31      	blt.n	801932a <__ieee754_sqrt+0x14e>
 80192c6:	f104 0801 	add.w	r8, r4, #1
 80192ca:	1b09      	subs	r1, r1, r4
 80192cc:	429f      	cmp	r7, r3
 80192ce:	bf88      	it	hi
 80192d0:	f101 31ff 	addhi.w	r1, r1, #4294967295
 80192d4:	1bdb      	subs	r3, r3, r7
 80192d6:	4432      	add	r2, r6
 80192d8:	4644      	mov	r4, r8
 80192da:	eb01 77d3 	add.w	r7, r1, r3, lsr #31
 80192de:	f1be 0e01 	subs.w	lr, lr, #1
 80192e2:	4439      	add	r1, r7
 80192e4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80192e8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80192ec:	d1dd      	bne.n	80192aa <__ieee754_sqrt+0xce>
 80192ee:	430b      	orrs	r3, r1
 80192f0:	d006      	beq.n	8019300 <__ieee754_sqrt+0x124>
 80192f2:	1c54      	adds	r4, r2, #1
 80192f4:	bf13      	iteet	ne
 80192f6:	3201      	addne	r2, #1
 80192f8:	3501      	addeq	r5, #1
 80192fa:	4672      	moveq	r2, lr
 80192fc:	f022 0201 	bicne.w	r2, r2, #1
 8019300:	106b      	asrs	r3, r5, #1
 8019302:	0852      	lsrs	r2, r2, #1
 8019304:	07e9      	lsls	r1, r5, #31
 8019306:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 801930a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 801930e:	bf48      	it	mi
 8019310:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8019314:	eb03 5500 	add.w	r5, r3, r0, lsl #20
 8019318:	4616      	mov	r6, r2
 801931a:	e778      	b.n	801920e <__ieee754_sqrt+0x32>
 801931c:	0adc      	lsrs	r4, r3, #11
 801931e:	3a15      	subs	r2, #21
 8019320:	055b      	lsls	r3, r3, #21
 8019322:	e78b      	b.n	801923c <__ieee754_sqrt+0x60>
 8019324:	0064      	lsls	r4, r4, #1
 8019326:	3101      	adds	r1, #1
 8019328:	e78b      	b.n	8019242 <__ieee754_sqrt+0x66>
 801932a:	46a0      	mov	r8, r4
 801932c:	e7cd      	b.n	80192ca <__ieee754_sqrt+0xee>
 801932e:	bf00      	nop
 8019330:	7ff00000 	.word	0x7ff00000

08019334 <fabs>:
 8019334:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8019338:	4770      	bx	lr

0801933a <finite>:
 801933a:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 801933e:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 8019342:	0fc0      	lsrs	r0, r0, #31
 8019344:	4770      	bx	lr

08019346 <matherr>:
 8019346:	2000      	movs	r0, #0
 8019348:	4770      	bx	lr
	...

0801934c <nan>:
 801934c:	2000      	movs	r0, #0
 801934e:	4901      	ldr	r1, [pc, #4]	; (8019354 <nan+0x8>)
 8019350:	4770      	bx	lr
 8019352:	bf00      	nop
 8019354:	7ff80000 	.word	0x7ff80000

08019358 <rint>:
 8019358:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801935a:	f3c1 5e0a 	ubfx	lr, r1, #20, #11
 801935e:	f2ae 37ff 	subw	r7, lr, #1023	; 0x3ff
 8019362:	2f13      	cmp	r7, #19
 8019364:	4602      	mov	r2, r0
 8019366:	460b      	mov	r3, r1
 8019368:	4684      	mov	ip, r0
 801936a:	460c      	mov	r4, r1
 801936c:	4605      	mov	r5, r0
 801936e:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 8019372:	dc57      	bgt.n	8019424 <rint+0xcc>
 8019374:	2f00      	cmp	r7, #0
 8019376:	da29      	bge.n	80193cc <rint+0x74>
 8019378:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 801937c:	4301      	orrs	r1, r0
 801937e:	d021      	beq.n	80193c4 <rint+0x6c>
 8019380:	f3c3 0513 	ubfx	r5, r3, #0, #20
 8019384:	4305      	orrs	r5, r0
 8019386:	426b      	negs	r3, r5
 8019388:	432b      	orrs	r3, r5
 801938a:	0b1b      	lsrs	r3, r3, #12
 801938c:	0c64      	lsrs	r4, r4, #17
 801938e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8019392:	0464      	lsls	r4, r4, #17
 8019394:	ea43 0104 	orr.w	r1, r3, r4
 8019398:	4b31      	ldr	r3, [pc, #196]	; (8019460 <rint+0x108>)
 801939a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801939e:	e9d3 4500 	ldrd	r4, r5, [r3]
 80193a2:	4622      	mov	r2, r4
 80193a4:	462b      	mov	r3, r5
 80193a6:	f7e6 ff81 	bl	80002ac <__adddf3>
 80193aa:	e9cd 0100 	strd	r0, r1, [sp]
 80193ae:	4622      	mov	r2, r4
 80193b0:	462b      	mov	r3, r5
 80193b2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80193b6:	f7e6 ff77 	bl	80002a8 <__aeabi_dsub>
 80193ba:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80193be:	4602      	mov	r2, r0
 80193c0:	ea41 73c6 	orr.w	r3, r1, r6, lsl #31
 80193c4:	4610      	mov	r0, r2
 80193c6:	4619      	mov	r1, r3
 80193c8:	b003      	add	sp, #12
 80193ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80193cc:	4925      	ldr	r1, [pc, #148]	; (8019464 <rint+0x10c>)
 80193ce:	4139      	asrs	r1, r7
 80193d0:	ea03 0001 	and.w	r0, r3, r1
 80193d4:	4310      	orrs	r0, r2
 80193d6:	d0f5      	beq.n	80193c4 <rint+0x6c>
 80193d8:	084b      	lsrs	r3, r1, #1
 80193da:	ea04 0203 	and.w	r2, r4, r3
 80193de:	ea52 050c 	orrs.w	r5, r2, ip
 80193e2:	d00b      	beq.n	80193fc <rint+0xa4>
 80193e4:	ea24 0303 	bic.w	r3, r4, r3
 80193e8:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 80193ec:	2f13      	cmp	r7, #19
 80193ee:	fa44 f407 	asr.w	r4, r4, r7
 80193f2:	bf0c      	ite	eq
 80193f4:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 80193f8:	2500      	movne	r5, #0
 80193fa:	431c      	orrs	r4, r3
 80193fc:	4b18      	ldr	r3, [pc, #96]	; (8019460 <rint+0x108>)
 80193fe:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8019402:	4621      	mov	r1, r4
 8019404:	4628      	mov	r0, r5
 8019406:	e9d6 4500 	ldrd	r4, r5, [r6]
 801940a:	4622      	mov	r2, r4
 801940c:	462b      	mov	r3, r5
 801940e:	f7e6 ff4d 	bl	80002ac <__adddf3>
 8019412:	e9cd 0100 	strd	r0, r1, [sp]
 8019416:	4622      	mov	r2, r4
 8019418:	462b      	mov	r3, r5
 801941a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801941e:	f7e6 ff43 	bl	80002a8 <__aeabi_dsub>
 8019422:	e006      	b.n	8019432 <rint+0xda>
 8019424:	2f33      	cmp	r7, #51	; 0x33
 8019426:	dd07      	ble.n	8019438 <rint+0xe0>
 8019428:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 801942c:	d1ca      	bne.n	80193c4 <rint+0x6c>
 801942e:	f7e6 ff3d 	bl	80002ac <__adddf3>
 8019432:	4602      	mov	r2, r0
 8019434:	460b      	mov	r3, r1
 8019436:	e7c5      	b.n	80193c4 <rint+0x6c>
 8019438:	f2ae 4e13 	subw	lr, lr, #1043	; 0x413
 801943c:	f04f 31ff 	mov.w	r1, #4294967295
 8019440:	fa21 f10e 	lsr.w	r1, r1, lr
 8019444:	4208      	tst	r0, r1
 8019446:	d0bd      	beq.n	80193c4 <rint+0x6c>
 8019448:	084b      	lsrs	r3, r1, #1
 801944a:	4218      	tst	r0, r3
 801944c:	bf1f      	itttt	ne
 801944e:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 8019452:	ea20 0303 	bicne.w	r3, r0, r3
 8019456:	fa45 fe0e 	asrne.w	lr, r5, lr
 801945a:	ea4e 0503 	orrne.w	r5, lr, r3
 801945e:	e7cd      	b.n	80193fc <rint+0xa4>
 8019460:	0801a1b8 	.word	0x0801a1b8
 8019464:	000fffff 	.word	0x000fffff

08019468 <scalbn>:
 8019468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801946a:	4616      	mov	r6, r2
 801946c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8019470:	4604      	mov	r4, r0
 8019472:	460d      	mov	r5, r1
 8019474:	460b      	mov	r3, r1
 8019476:	b98a      	cbnz	r2, 801949c <scalbn+0x34>
 8019478:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801947c:	4303      	orrs	r3, r0
 801947e:	d035      	beq.n	80194ec <scalbn+0x84>
 8019480:	2200      	movs	r2, #0
 8019482:	4b2d      	ldr	r3, [pc, #180]	; (8019538 <scalbn+0xd0>)
 8019484:	f7e7 f8c4 	bl	8000610 <__aeabi_dmul>
 8019488:	4a2c      	ldr	r2, [pc, #176]	; (801953c <scalbn+0xd4>)
 801948a:	4296      	cmp	r6, r2
 801948c:	4604      	mov	r4, r0
 801948e:	460d      	mov	r5, r1
 8019490:	460b      	mov	r3, r1
 8019492:	da0e      	bge.n	80194b2 <scalbn+0x4a>
 8019494:	a324      	add	r3, pc, #144	; (adr r3, 8019528 <scalbn+0xc0>)
 8019496:	e9d3 2300 	ldrd	r2, r3, [r3]
 801949a:	e01c      	b.n	80194d6 <scalbn+0x6e>
 801949c:	f240 77ff 	movw	r7, #2047	; 0x7ff
 80194a0:	42ba      	cmp	r2, r7
 80194a2:	d109      	bne.n	80194b8 <scalbn+0x50>
 80194a4:	4602      	mov	r2, r0
 80194a6:	460b      	mov	r3, r1
 80194a8:	f7e6 ff00 	bl	80002ac <__adddf3>
 80194ac:	4604      	mov	r4, r0
 80194ae:	460d      	mov	r5, r1
 80194b0:	e01c      	b.n	80194ec <scalbn+0x84>
 80194b2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80194b6:	3a36      	subs	r2, #54	; 0x36
 80194b8:	4432      	add	r2, r6
 80194ba:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80194be:	428a      	cmp	r2, r1
 80194c0:	dd0c      	ble.n	80194dc <scalbn+0x74>
 80194c2:	4622      	mov	r2, r4
 80194c4:	462b      	mov	r3, r5
 80194c6:	a11a      	add	r1, pc, #104	; (adr r1, 8019530 <scalbn+0xc8>)
 80194c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80194cc:	f000 f83a 	bl	8019544 <copysign>
 80194d0:	a317      	add	r3, pc, #92	; (adr r3, 8019530 <scalbn+0xc8>)
 80194d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80194d6:	f7e7 f89b 	bl	8000610 <__aeabi_dmul>
 80194da:	e7e7      	b.n	80194ac <scalbn+0x44>
 80194dc:	2a00      	cmp	r2, #0
 80194de:	dd08      	ble.n	80194f2 <scalbn+0x8a>
 80194e0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80194e4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80194e8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80194ec:	4620      	mov	r0, r4
 80194ee:	4629      	mov	r1, r5
 80194f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80194f2:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80194f6:	da0b      	bge.n	8019510 <scalbn+0xa8>
 80194f8:	f24c 3350 	movw	r3, #50000	; 0xc350
 80194fc:	429e      	cmp	r6, r3
 80194fe:	4622      	mov	r2, r4
 8019500:	462b      	mov	r3, r5
 8019502:	dce0      	bgt.n	80194c6 <scalbn+0x5e>
 8019504:	a108      	add	r1, pc, #32	; (adr r1, 8019528 <scalbn+0xc0>)
 8019506:	e9d1 0100 	ldrd	r0, r1, [r1]
 801950a:	f000 f81b 	bl	8019544 <copysign>
 801950e:	e7c1      	b.n	8019494 <scalbn+0x2c>
 8019510:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8019514:	3236      	adds	r2, #54	; 0x36
 8019516:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801951a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801951e:	4620      	mov	r0, r4
 8019520:	4629      	mov	r1, r5
 8019522:	2200      	movs	r2, #0
 8019524:	4b06      	ldr	r3, [pc, #24]	; (8019540 <scalbn+0xd8>)
 8019526:	e7d6      	b.n	80194d6 <scalbn+0x6e>
 8019528:	c2f8f359 	.word	0xc2f8f359
 801952c:	01a56e1f 	.word	0x01a56e1f
 8019530:	8800759c 	.word	0x8800759c
 8019534:	7e37e43c 	.word	0x7e37e43c
 8019538:	43500000 	.word	0x43500000
 801953c:	ffff3cb0 	.word	0xffff3cb0
 8019540:	3c900000 	.word	0x3c900000

08019544 <copysign>:
 8019544:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8019548:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801954c:	ea42 0103 	orr.w	r1, r2, r3
 8019550:	4770      	bx	lr
	...

08019554 <_gettimeofday>:
 8019554:	4b02      	ldr	r3, [pc, #8]	; (8019560 <_gettimeofday+0xc>)
 8019556:	2258      	movs	r2, #88	; 0x58
 8019558:	601a      	str	r2, [r3, #0]
 801955a:	f04f 30ff 	mov.w	r0, #4294967295
 801955e:	4770      	bx	lr
 8019560:	20003c74 	.word	0x20003c74

08019564 <_init>:
 8019564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019566:	bf00      	nop
 8019568:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801956a:	bc08      	pop	{r3}
 801956c:	469e      	mov	lr, r3
 801956e:	4770      	bx	lr

08019570 <_fini>:
 8019570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019572:	bf00      	nop
 8019574:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019576:	bc08      	pop	{r3}
 8019578:	469e      	mov	lr, r3
 801957a:	4770      	bx	lr
