
---------- Begin Simulation Statistics ----------
final_tick                                18970885000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    524                       # Simulator instruction rate (inst/s)
host_mem_usage                                9714140                       # Number of bytes of host memory used
host_op_rate                                      538                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 26252.23                       # Real time elapsed on the host
host_tick_rate                                 297563                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13768452                       # Number of instructions simulated
sim_ops                                      14119725                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007812                       # Number of seconds simulated
sim_ticks                                  7811690625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.371578                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   41026                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                56688                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                679                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3957                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             51172                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6468                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7290                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              822                       # Number of indirect misses.
system.cpu.branchPred.lookups                   97357                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   16566                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1325                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      526675                       # Number of instructions committed
system.cpu.committedOps                        581467                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.529545                       # CPI: cycles per instruction
system.cpu.discardedOps                         11302                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             311375                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            130721                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            57742                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1149095                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.283323                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      666                       # number of quiesce instructions executed
system.cpu.numCycles                          1858923                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       666                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  351812     60.50%     60.50% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1552      0.27%     60.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::MemRead                 139117     23.93%     84.70% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 88986     15.30%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   581467                       # Class of committed instruction
system.cpu.quiesceCycles                     10639782                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          709828                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          875                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1915                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              289434                       # Transaction distribution
system.membus.trans_dist::ReadResp             290204                       # Transaction distribution
system.membus.trans_dist::WriteReq             129000                       # Transaction distribution
system.membus.trans_dist::WriteResp            129000                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          528                       # Transaction distribution
system.membus.trans_dist::CleanEvict              337                       # Transaction distribution
system.membus.trans_dist::ReadExReq               273                       # Transaction distribution
system.membus.trans_dist::ReadExResp              272                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            158                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           612                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           41                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2555                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10908                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        16168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       823296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       823296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 839818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        10112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        10112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        89216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14652                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       110348                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     26345472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     26345472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26465932                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            419673                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000031                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005566                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  419660    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              419673                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1015288750                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13705125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              336218                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2615250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           12517625                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1730710700                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             22.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy             790750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       245760                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       245760                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       582990                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       582990                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5628                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10908                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1646592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1646592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1657500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8844                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14652                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     26345472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     26345472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     26360124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2871503625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             36.8                       # Network utilization (%)
system.acctest.local_bus.numRequests          1794034                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          683                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         5000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.16                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2331953842                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         29.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1320270000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         16.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       288768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       288768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       122880                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       122880                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       823296                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       823296                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     26345472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     26345472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       495291                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       495291    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       495291                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1094151625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         14.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1566720000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         20.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      7864320                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     38273024                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     18481152                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     35782656                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       245760                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      7847936                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       577536                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      4902912                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3892717398                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1006737258                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4899454656                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2214821968                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2365832556                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4580654524                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6107539365                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3372569814                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9480109179                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        10112                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        11264                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        10112                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        10112                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          158                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          176                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1294470                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       147471                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1441941                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1294470                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1294470                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1294470                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       147471                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1441941                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     18481152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          55424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18536576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        33792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      7864320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7898112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       288768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              289634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          528                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       122880                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             123408                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2365832556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7095007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2372927563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4325824                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1006737258                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1011063082                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4325824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3372569814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7095007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3383990645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    411287.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       867.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000359821750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          126                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          126                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              519126                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             131578                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      289635                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123408                       # Number of write requests accepted
system.mem_ctrls.readBursts                    289635                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123408                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    361                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7713                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9310054160                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1446370000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16903496660                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32184.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58434.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       189                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   269773                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  114766                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                289635                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123408                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  255165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   10250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   10233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   10094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    383                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        28154                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    938.147617                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   859.777010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.227894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          709      2.52%      2.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          743      2.64%      5.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          398      1.41%      6.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          475      1.69%      8.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          547      1.94%     10.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          364      1.29%     11.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          386      1.37%     12.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          455      1.62%     14.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        24077     85.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        28154                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          126                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2295.992063                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1554.126340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            13     10.32%     10.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           23     18.25%     28.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           50     39.68%     68.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           16     12.70%     80.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8      6.35%     87.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.79%     88.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      5.56%     93.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            8      6.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           126                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          126                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     979.507937                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    844.447691                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    216.183209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              6      4.76%      4.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      1.59%      6.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          118     93.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           126                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18513536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   23104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7898752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18536640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7898112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2369.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1011.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2372.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1011.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        26.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7811700000                       # Total gap between requests
system.mem_ctrls.avgGap                      18912.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     18458048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        55488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        35456                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      7863296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2362874937.843560695648                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7103199.891508759931                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4538838.223639968783                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1006606172.399460554123                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       288768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          867                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          528                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       122880                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  16869302410                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     34194250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  13858077125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 140220493500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58418.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39439.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26246358.19                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1141117.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         13897808.550000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         9698648.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           526164375                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       171542401.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     74773364.400003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     139203925.612499                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     50505837.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       985786361.062504                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        126.193728                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2585860495                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    422520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4805408505                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1332                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           666                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9985182.057057                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2175223.384676                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          666    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5738375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11941375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             666                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12320753750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   6650131250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       188062                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           188062                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       188062                       # number of overall hits
system.cpu.icache.overall_hits::total          188062                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          158                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            158                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          158                       # number of overall misses
system.cpu.icache.overall_misses::total           158                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      6856875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6856875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      6856875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6856875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       188220                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       188220                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       188220                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       188220                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000839                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000839                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000839                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000839                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43397.943038                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43397.943038                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43397.943038                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43397.943038                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          158                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          158                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          158                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          158                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      6605000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6605000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      6605000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6605000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000839                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000839                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000839                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000839                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41803.797468                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41803.797468                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41803.797468                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41803.797468                       # average overall mshr miss latency
system.cpu.icache.replacements                     38                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       188062                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          188062                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          158                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           158                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      6856875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6856875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       188220                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       188220                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000839                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000839                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43397.943038                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43397.943038                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          158                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          158                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      6605000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6605000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000839                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000839                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41803.797468                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41803.797468                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           332.333676                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              296066                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                38                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7791.210526                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   332.333676                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.649089                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.649089                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          336                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          208                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          127                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.656250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            376598                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           376598                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       220798                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           220798                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       220798                       # number of overall hits
system.cpu.dcache.overall_hits::total          220798                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1132                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1132                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1132                       # number of overall misses
system.cpu.dcache.overall_misses::total          1132                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     81535875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     81535875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     81535875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     81535875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       221930                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       221930                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       221930                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       221930                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005101                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005101                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005101                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005101                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72028.158127                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72028.158127                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72028.158127                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72028.158127                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          528                       # number of writebacks
system.cpu.dcache.writebacks::total               528                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          247                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          247                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          247                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          247                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          885                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          885                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          885                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          885                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6786                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6786                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     63315750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     63315750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     63315750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     63315750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     14477875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     14477875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003988                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003988                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003988                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003988                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71543.220339                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71543.220339                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71543.220339                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71543.220339                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2133.491748                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2133.491748                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    827                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       138795                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          138795                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          612                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           612                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     45420625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     45420625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       139407                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       139407                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004390                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004390                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74216.707516                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74216.707516                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          612                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          612                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          666                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          666                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     44502000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     44502000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     14477875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     14477875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004390                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004390                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72715.686275                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72715.686275                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21738.551051                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21738.551051                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        82003                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          82003                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          520                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          520                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     36115250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     36115250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        82523                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        82523                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006301                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006301                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69452.403846                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69452.403846                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          247                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          247                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          273                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          273                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         6120                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         6120                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     18813750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     18813750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003308                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003308                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68914.835165                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68914.835165                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           489.225389                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               18283                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               827                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.107618                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   489.225389                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.955518                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.955518                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          404                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            888604                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           888604                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18970885000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                18971725625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    524                       # Simulator instruction rate (inst/s)
host_mem_usage                                9714140                       # Number of bytes of host memory used
host_op_rate                                      538                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 26252.31                       # Real time elapsed on the host
host_tick_rate                                 297594                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13768793                       # Number of instructions simulated
sim_ops                                      14120148                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007813                       # Number of seconds simulated
sim_ticks                                  7812531250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.296119                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   41036                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                56761                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                680                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3970                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             51187                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6468                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7290                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              822                       # Number of indirect misses.
system.cpu.branchPred.lookups                   97458                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   16594                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1325                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      527016                       # Number of instructions committed
system.cpu.committedOps                        581890                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.529813                       # CPI: cycles per instruction
system.cpu.discardedOps                         11344                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             311675                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            130841                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            57774                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1149904                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.283301                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      666                       # number of quiesce instructions executed
system.cpu.numCycles                          1860268                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       666                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  352056     60.50%     60.50% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1552      0.27%     60.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::MemRead                 139219     23.93%     84.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 89062     15.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   581890                       # Class of committed instruction
system.cpu.quiesceCycles                     10639782                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          710364                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          882                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1931                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              289434                       # Transaction distribution
system.membus.trans_dist::ReadResp             290211                       # Transaction distribution
system.membus.trans_dist::WriteReq             129000                       # Transaction distribution
system.membus.trans_dist::WriteResp            129000                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          534                       # Transaction distribution
system.membus.trans_dist::CleanEvict              338                       # Transaction distribution
system.membus.trans_dist::ReadExReq               274                       # Transaction distribution
system.membus.trans_dist::ReadExResp              274                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            161                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           616                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          361                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          361                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           43                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10908                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        16185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       823296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       823296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 839842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        10304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        10304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        89920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14652                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       111116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     26345472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     26345472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26466892                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            419682                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000031                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005566                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  419669    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              419682                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1015326625                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13705125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              345796                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2615250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           12551500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1730710700                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             22.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy             805750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       245760                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       245760                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       582990                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       582990                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5628                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10908                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1646592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1646592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1657500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8844                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14652                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     26345472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     26345472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     26360124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2871503625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             36.8                       # Network utilization (%)
system.acctest.local_bus.numRequests          1794034                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          683                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         5000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.16                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2331953842                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         29.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1320270000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         16.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       288768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       288768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       122880                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       122880                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       823296                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       823296                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     26345472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     26345472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       495291                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       495291    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       495291                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1094151625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         14.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1566720000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         20.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      7864320                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     38273024                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     18481152                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     35782656                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       245760                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      7847936                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       577536                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      4902912                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3892298543                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1006628933                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4898927476                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2214583654                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2365577994                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4580161647                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6106882196                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3372206927                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9479089124                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        10304                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        11520                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        10304                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        10304                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          161                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          180                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1318907                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       155647                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1474554                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1318907                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1318907                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1318907                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       155647                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1474554                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     18481152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          55744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18536896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        34176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      7864320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7898496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       288768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             871                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              289639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          534                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       122880                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             123414                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2365577994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7135203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2372713197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4374511                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1006628933                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1011003444                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4374511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3372206927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7135203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3383716641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       534.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    411287.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       871.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000359821750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          126                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          126                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              519141                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             131578                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      289639                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123414                       # Number of write requests accepted
system.mem_ctrls.readBursts                    289639                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123414                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    361                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7713                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9310174035                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1446390000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16903721535                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32184.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58434.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       189                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   269775                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  114766                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                289639                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123414                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  255165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   10250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   10233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   10094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    383                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        28160                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    938.004545                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   859.494369                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.425475                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          711      2.52%      2.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          744      2.64%      5.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          399      1.42%      6.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          476      1.69%      8.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          547      1.94%     10.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          365      1.30%     11.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          386      1.37%     12.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          455      1.62%     14.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        24077     85.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        28160                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          126                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2295.992063                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1554.126340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            13     10.32%     10.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           23     18.25%     28.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           50     39.68%     68.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           16     12.70%     80.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8      6.35%     87.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.79%     88.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      5.56%     93.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            8      6.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           126                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          126                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     979.507937                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    844.447691                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    216.183209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              6      4.76%      4.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      1.59%      6.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          118     93.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           126                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18513792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   23104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7898752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18536896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7898496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2369.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1011.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2372.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1011.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        26.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7812522500                       # Total gap between requests
system.mem_ctrls.avgGap                      18914.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     18458048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        55744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        35456                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      7863296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2362620693.517226219177                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7135203.459186163731                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4538349.846600614488                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1006497862.008552074432                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       288768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          871                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          534                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       122880                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  16869302410                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     34419125                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  13858077125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 140220493500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58418.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39516.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25951455.29                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1141117.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         13898795.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         9700714.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        526173468.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       171542401.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     74810528.100003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     139225684.762499                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     50506524.900000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       985858118.212504                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        126.189334                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2585860495                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    422730000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4806039130                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1332                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           666                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9985182.057057                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2175223.384676                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          666    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5738375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11941375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             666                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12321594375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   6650131250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       188192                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           188192                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       188192                       # number of overall hits
system.cpu.icache.overall_hits::total          188192                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          161                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            161                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          161                       # number of overall misses
system.cpu.icache.overall_misses::total           161                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      6985625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6985625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      6985625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6985625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       188353                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       188353                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       188353                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       188353                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000855                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000855                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000855                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000855                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43388.975155                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43388.975155                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43388.975155                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43388.975155                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          161                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          161                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          161                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          161                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      6729875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6729875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      6729875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6729875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000855                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000855                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000855                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000855                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41800.465839                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41800.465839                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41800.465839                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41800.465839                       # average overall mshr miss latency
system.cpu.icache.replacements                     39                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       188192                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          188192                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          161                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           161                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      6985625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6985625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       188353                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       188353                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000855                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000855                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43388.975155                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43388.975155                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          161                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          161                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      6729875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6729875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000855                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000855                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41800.465839                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41800.465839                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           332.334246                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4274498                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               377                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11338.190981                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   332.334246                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.649090                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.649090                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          338                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          208                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          126                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.660156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            376867                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           376867                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       220986                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           220986                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       220986                       # number of overall hits
system.cpu.dcache.overall_hits::total          220986                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1137                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1137                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1137                       # number of overall misses
system.cpu.dcache.overall_misses::total          1137                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     82108625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     82108625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     82108625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     82108625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       222123                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       222123                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       222123                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       222123                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005119                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005119                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005119                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005119                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72215.149516                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72215.149516                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72215.149516                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72215.149516                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          534                       # number of writebacks
system.cpu.dcache.writebacks::total               534                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          247                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          247                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          247                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          247                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          890                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          890                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          890                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          890                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6786                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6786                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     63797375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     63797375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     63797375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     63797375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     14477875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     14477875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004007                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004007                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004007                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004007                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71682.443820                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71682.443820                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71682.443820                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71682.443820                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2133.491748                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2133.491748                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    833                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       138906                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          138906                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          616                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           616                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     45770000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     45770000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       139522                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       139522                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004415                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004415                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74301.948052                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74301.948052                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          616                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          616                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          666                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          666                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     44845750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     44845750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     14477875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     14477875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004415                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004415                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72801.542208                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72801.542208                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21738.551051                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21738.551051                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        82080                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          82080                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          521                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          521                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     36338625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     36338625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        82601                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        82601                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006307                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006307                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69747.840691                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69747.840691                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          247                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          247                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          274                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          274                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         6120                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         6120                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     18951625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     18951625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003317                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003317                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69166.514599                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69166.514599                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           489.227087                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              223397                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1338                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            166.963378                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   489.227087                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.955522                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.955522                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          398                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            889382                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           889382                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18971725625                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
