#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Nov 12 16:53:12 2023
# Process ID: 35960
# Current directory: c:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7980 C:\MicroZed_projects\ArtyA7_MicroBlaze_demo\ArtyA7_MicroBlaze_demo_hw\ArtyA7_MicroBlaze_demo_hw.xpr
# Log file: c:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/vivado.log
# Journal file: c:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw\vivado.jou
# Running On: Viktor-PC, OS: Windows, CPU Frequency: 3187 MHz, CPU Physical cores: 24, Host memory: 34109 MB
#-----------------------------------------------------------
start_gui
open_project C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/ArtyA7_MicroBlaze_demo_hw.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2669.602 ; gain = 530.883
open_bd_design {C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/ArtyA7_MicroBlaze_demo_hw.srcs/sources_1/bd/system/system.bd}
Reading block design file <C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/ArtyA7_MicroBlaze_demo_hw.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - MemoryInterconnect
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - PeripheralInterconnect
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_0
Successfully read diagram <system> from block design file <C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/ArtyA7_MicroBlaze_demo_hw.srcs/sources_1/bd/system/system.bd>
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x8FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x8FFFFFFF.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
Wrote  : <C:\MicroZed_projects\ArtyA7_MicroBlaze_demo\ArtyA7_MicroBlaze_demo_hw\ArtyA7_MicroBlaze_demo_hw.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/ArtyA7_MicroBlaze_demo_hw.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Verilog Output written to : c:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/ArtyA7_MicroBlaze_demo_hw.gen/sources_1/bd/system/synth/system.v
Verilog Output written to : c:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/ArtyA7_MicroBlaze_demo_hw.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/ArtyA7_MicroBlaze_demo_hw.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/ArtyA7_MicroBlaze_demo_hw.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block MemoryInterconnect/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/ArtyA7_MicroBlaze_demo_hw.gen/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block MemoryInterconnect/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/ArtyA7_MicroBlaze_demo_hw.gen/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block MemoryInterconnect/m00_couplers/auto_cc .
Exporting to file c:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/ArtyA7_MicroBlaze_demo_hw.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/ArtyA7_MicroBlaze_demo_hw.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_cc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_us_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_cc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_us_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_us_1
[Sun Nov 12 16:54:16 2023] Launched system_util_vector_logic_0_0_synth_1, system_ilmb_bram_if_cntlr_0_synth_1, system_rst_clk_wiz_1_100M_0_synth_1, system_xbar_0_synth_1, system_mdm_1_0_synth_1, system_ilmb_v10_0_synth_1, system_mig_7series_0_0_synth_1, system_lmb_bram_0_synth_1, system_clk_wiz_1_0_synth_1, system_axi_uartlite_0_0_synth_1, system_dlmb_v10_0_synth_1, system_axi_gpio_0_0_synth_1, system_dlmb_bram_if_cntlr_0_synth_1, system_xbar_1_synth_1, system_microblaze_0_0_synth_1, system_auto_us_0_synth_1, system_auto_cc_0_synth_1, system_auto_us_1_synth_1, synth_1...
Run output will be captured here:
system_util_vector_logic_0_0_synth_1: C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/ArtyA7_MicroBlaze_demo_hw.runs/system_util_vector_logic_0_0_synth_1/runme.log
system_ilmb_bram_if_cntlr_0_synth_1: C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/ArtyA7_MicroBlaze_demo_hw.runs/system_ilmb_bram_if_cntlr_0_synth_1/runme.log
system_rst_clk_wiz_1_100M_0_synth_1: C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/ArtyA7_MicroBlaze_demo_hw.runs/system_rst_clk_wiz_1_100M_0_synth_1/runme.log
system_xbar_0_synth_1: C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/ArtyA7_MicroBlaze_demo_hw.runs/system_xbar_0_synth_1/runme.log
system_mdm_1_0_synth_1: C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/ArtyA7_MicroBlaze_demo_hw.runs/system_mdm_1_0_synth_1/runme.log
system_ilmb_v10_0_synth_1: C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/ArtyA7_MicroBlaze_demo_hw.runs/system_ilmb_v10_0_synth_1/runme.log
system_mig_7series_0_0_synth_1: C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/ArtyA7_MicroBlaze_demo_hw.runs/system_mig_7series_0_0_synth_1/runme.log
system_lmb_bram_0_synth_1: C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/ArtyA7_MicroBlaze_demo_hw.runs/system_lmb_bram_0_synth_1/runme.log
system_clk_wiz_1_0_synth_1: C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/ArtyA7_MicroBlaze_demo_hw.runs/system_clk_wiz_1_0_synth_1/runme.log
system_axi_uartlite_0_0_synth_1: C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/ArtyA7_MicroBlaze_demo_hw.runs/system_axi_uartlite_0_0_synth_1/runme.log
system_dlmb_v10_0_synth_1: C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/ArtyA7_MicroBlaze_demo_hw.runs/system_dlmb_v10_0_synth_1/runme.log
system_axi_gpio_0_0_synth_1: C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/ArtyA7_MicroBlaze_demo_hw.runs/system_axi_gpio_0_0_synth_1/runme.log
system_dlmb_bram_if_cntlr_0_synth_1: C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/ArtyA7_MicroBlaze_demo_hw.runs/system_dlmb_bram_if_cntlr_0_synth_1/runme.log
system_xbar_1_synth_1: C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/ArtyA7_MicroBlaze_demo_hw.runs/system_xbar_1_synth_1/runme.log
system_microblaze_0_0_synth_1: C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/ArtyA7_MicroBlaze_demo_hw.runs/system_microblaze_0_0_synth_1/runme.log
system_auto_us_0_synth_1: C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/ArtyA7_MicroBlaze_demo_hw.runs/system_auto_us_0_synth_1/runme.log
system_auto_cc_0_synth_1: C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/ArtyA7_MicroBlaze_demo_hw.runs/system_auto_cc_0_synth_1/runme.log
system_auto_us_1_synth_1: C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/ArtyA7_MicroBlaze_demo_hw.runs/system_auto_us_1_synth_1/runme.log
synth_1: C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/ArtyA7_MicroBlaze_demo_hw.runs/synth_1/runme.log
[Sun Nov 12 16:54:16 2023] Launched impl_1...
Run output will be captured here: C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/ArtyA7_MicroBlaze_demo_hw.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 3565.605 ; gain = 650.070
write_hw_platform -fixed -include_bit -force -file C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/system_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/system_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/system_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2023.1/data/embeddedsw) loading 0 seconds
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-17:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3761.391 ; gain = 5.309
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319B2683AA
set_property PROGRAM.FILE {C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/ArtyA7_MicroBlaze_demo_hw.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/MicroZed_projects/ArtyA7_MicroBlaze_demo/ArtyA7_MicroBlaze_demo_hw/ArtyA7_MicroBlaze_demo_hw.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 12 17:07:46 2023...
