git clone --depth 1 --no-tags https://github.com/kyw6416/i2s.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617234857
git clone --depth 1 --no-tags https://github.com/joyjason/Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617570714
git clone --depth 1 --no-tags https://github.com/hellojor/icdc_exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617973934
git clone --depth 1 --no-tags https://github.com/LizhuChen/ALU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618035423
git clone --depth 1 --no-tags https://github.com/LizhuChen/Pipelined-CPU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618040713
git clone --depth 1 --no-tags https://github.com/priyadarshini-silpa/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616997236
git clone --depth 1 --no-tags https://github.com/ChrisElash/22nm_ECC_wrapper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617080615
git clone --depth 1 --no-tags https://github.com/sudharaniinti/Frequency-Divider-by-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617399741
git clone --depth 1 --no-tags https://github.com/Ostolaus/Matrixmul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618359443
git clone --depth 1 --no-tags https://github.com/Arthur2303/LASD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618577297
git clone --depth 1 --no-tags https://github.com/anandbaheti/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619099430
git clone --depth 1 --no-tags https://github.com/princek12345/Tic-Tac-Toe-XO-game-in-Verilog-using-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619022688
git clone --depth 1 --no-tags https://github.com/marjoca/vlsi-system-ps-2_protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614877415
git clone --depth 1 --no-tags https://github.com/Lexi-M/32bitIEEE754ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614975887
git clone --depth 1 --no-tags https://github.com/Joviray/Engr--378--Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613572017
git clone --depth 1 --no-tags https://github.com/dlmiles/tt03-dlmiles-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614208184
git clone --depth 1 --no-tags https://github.com/nsemenoff/MAX10_Modem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616449261
git clone --depth 1 --no-tags https://github.com/OmarMahmoudElsherif/Greatest-common-divisor-GCD-of-two-numbers-using-FSM-with-datapath-using-verilog..git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615544940
git clone --depth 1 --no-tags https://github.com/PeterMonsson/verilator-github-action.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616165605
git clone --depth 1 --no-tags https://github.com/devadutt-github/async_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619337848
git clone --depth 1 --no-tags https://github.com/Shahiraosama/32-bit-single-cycle-RISC-V-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614028005
git clone --depth 1 --no-tags https://github.com/ThanforeHarich/lcd4384_driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614176466
git clone --depth 1 --no-tags https://github.com/chang2eee/ModelSim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614494549
git clone --depth 1 --no-tags https://github.com/BeckBusch/Compsys701-Work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614161650
git clone --depth 1 --no-tags https://github.com/Intelligent-Computing-Research-Group/PIMLC-Benchmark.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619115992
git clone --depth 1 --no-tags https://github.com/zyrrron/Oriole_old.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612446632
git clone --depth 1 --no-tags https://github.com/mozerj2001/fp_accel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613705798
git clone --depth 1 --no-tags https://github.com/jinjung21/ECE241.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618182058
git clone --depth 1 --no-tags https://github.com/maiomar88/Vedic-Multplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618865099
git clone --depth 1 --no-tags https://github.com/SelahattinAbakay/LIFO_Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617670285
git clone --depth 1 --no-tags https://github.com/muratizm/SIGANFU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617695609
git clone --depth 1 --no-tags https://github.com/DanX069/VEDA-Verilog-Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617188117
git clone --depth 1 --no-tags https://github.com/kaushalsureshkr/8-bit-parallel-prefix-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616297818
git clone --depth 1 --no-tags https://github.com/praveenyadav02011995/UART-TX-And-RX-through-FPGA-and-PC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613045193
git clone --depth 1 --no-tags https://github.com/Laleet-KunaiCoder/assingment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612856965
git clone --depth 1 --no-tags https://github.com/lyx-GitH/PiplinedCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612268528
git clone --depth 1 --no-tags https://github.com/TaylorDOS/16-bit_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612289628
git clone --depth 1 --no-tags https://github.com/IObundle/iob-soc-pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614105827
git clone --depth 1 --no-tags https://github.com/SKT-CPUOS/VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614669635
git clone --depth 1 --no-tags https://github.com/Kskjordal/caravel_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614994156
git clone --depth 1 --no-tags https://github.com/bobo90/VidorFPGA_example_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615855943
git clone --depth 1 --no-tags https://github.com/DC22091999/part_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615956275
git clone --depth 1 --no-tags https://github.com/MetinErenOktay/Implementing-1-Bit-Full-Adder-by-Behavioral-Design-and-4-Bit-Ripple-Carry-Adder-by-Structural-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612742394
git clone --depth 1 --no-tags https://github.com/Mahmoud1172/SPI-SLAVE-With-Dual-Port-Memory-Using-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612586854
git clone --depth 1 --no-tags https://github.com/ayushsoni2709/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612484223
git clone --depth 1 --no-tags https://github.com/kiciuakme/verilog_arm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613957042
git clone --depth 1 --no-tags https://github.com/kirollos9/spi_slave_with_single_ram_port.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611983177
git clone --depth 1 --no-tags https://github.com/NetherPortalIntern/Color_Show.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612124956
git clone --depth 1 --no-tags https://github.com/Raviteja654321/Y-86-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613359318
git clone --depth 1 --no-tags https://github.com/dahu9049/ECEN2350.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613441755
git clone --depth 1 --no-tags https://github.com/saufik-ramadhan/counte_4bit_zybo_z7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616034144
git clone --depth 1 --no-tags https://github.com/FlorianFrank/Verilog-UART-Custom-IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615240039
git clone --depth 1 --no-tags https://github.com/kookhh0827/CSED311_Computer_Achitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615692667
git clone --depth 1 --no-tags https://github.com/ChFrenkel/tinyODIN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621546346
git clone --depth 1 --no-tags https://github.com/XDEv11/ICLAB-2022-FALL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622813775
git clone --depth 1 --no-tags https://github.com/BigPig-Bro/Gowin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625463031
git clone --depth 1 --no-tags https://github.com/ashok-g-r/100-Days-of-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624716871
git clone --depth 1 --no-tags https://github.com/mnasser431998/bfu_dif_fft_rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626133385
git clone --depth 1 --no-tags https://github.com/Juanx65/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623188344
git clone --depth 1 --no-tags https://github.com/tomverbeure/yosys_gatemap.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620108972
git clone --depth 1 --no-tags https://github.com/Gemidge/udp_rmii_100MHz.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620194931
git clone --depth 1 --no-tags https://github.com/mrxYan6/Computer-organization-experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623323862
git clone --depth 1 --no-tags https://github.com/bryceyin13/WHU-ComputerOrganizationDesign-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623536776
git clone --depth 1 --no-tags https://github.com/Hazuyuki/PIM-HLS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625813647
git clone --depth 1 --no-tags https://github.com/UESTC-ICSDLab/CortexM0_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622473290
git clone --depth 1 --no-tags https://github.com/rockyco/LabTraining.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624846316
git clone --depth 1 --no-tags https://github.com/MichaelBell/nanoV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625378164
git clone --depth 1 --no-tags https://github.com/lvyangdi/TARMAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625969491
git clone --depth 1 --no-tags https://github.com/GuTaoZi/FeatherCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626497002
git clone --depth 1 --no-tags https://github.com/dengjingjing/Microsoft-FPGA-Catapult-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620840377
git clone --depth 1 --no-tags https://github.com/semiDESIgner/Cache-Memory-Controller_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621170450
git clone --depth 1 --no-tags https://github.com/mbaykenar/lattice_icestick_tutorials.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622688841
git clone --depth 1 --no-tags https://github.com/algofoogle/raybox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624437424
git clone --depth 1 --no-tags https://github.com/pthuang/lfsr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625106001
git clone --depth 1 --no-tags https://github.com/LispEngineer/EthernetRepeater.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619344884
git clone --depth 1 --no-tags https://github.com/bu-icsg/ProcessorFuzz.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624625237
git clone --depth 1 --no-tags https://github.com/yczheng-hit/apb_cordic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627417303
git clone --depth 1 --no-tags https://github.com/leconmat/projet_zigbee.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623331042
git clone --depth 1 --no-tags https://github.com/Intelectron6/NTT_Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624574413
git clone --depth 1 --no-tags https://github.com/Epsilon10/ooo-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627212813
git clone --depth 1 --no-tags https://github.com/arpit306/5-Stage-Pipelined-MIPS32-RISC-Processor-Design-on-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627415908
git clone --depth 1 --no-tags https://github.com/jht3QAQ/Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624285715
git clone --depth 1 --no-tags https://github.com/Dhruv0Upadhyay/100_Days_of_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625863695
git clone --depth 1 --no-tags https://github.com/Vincy1230/FPGA-class.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623649781
git clone --depth 1 --no-tags https://github.com/muzhiyun/Tang_4K_HDMI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620326032
git clone --depth 1 --no-tags https://github.com/penggeon/catanddog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625132645
git clone --depth 1 --no-tags https://github.com/TianfengChen/ML_ASIC_CNN_LSTM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623252354
git clone --depth 1 --no-tags https://github.com/Ant4r3z/Projeto2-AOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623012020
git clone --depth 1 --no-tags https://github.com/machdyne/avdac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624811367
git clone --depth 1 --no-tags https://github.com/rxxuzi/iVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626253132
git clone --depth 1 --no-tags https://github.com/Willmac16/fpga-can.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623857231
git clone --depth 1 --no-tags https://github.com/KevlarKanou/squat4_NNI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619566311
git clone --depth 1 --no-tags https://github.com/wtlllll190812/Till_RISCV_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620305046
git clone --depth 1 --no-tags https://github.com/sairochan/ca.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620146435
