{
  "module_name": "ar9002_phy.h",
  "hash_id": "aa3b051246131e40bb64d5a1bb1fb4a5cca43b26eae065051126f3de95957fde",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ath/ath9k/ar9002_phy.h",
  "human_readable_source": " \n#ifndef AR9002_PHY_H\n#define AR9002_PHY_H\n\n#define AR_PHY_TEST             0x9800\n#define PHY_AGC_CLR             0x10000000\n#define RFSILENT_BB             0x00002000\n\n#define AR_PHY_TURBO                0x9804\n#define AR_PHY_FC_TURBO_MODE        0x00000001\n#define AR_PHY_FC_TURBO_SHORT       0x00000002\n#define AR_PHY_FC_DYN2040_EN        0x00000004\n#define AR_PHY_FC_DYN2040_PRI_ONLY  0x00000008\n#define AR_PHY_FC_DYN2040_PRI_CH    0x00000010\n \n#define AR_PHY_FC_DYN2040_EXT_CH    0x00000020\n#define AR_PHY_FC_HT_EN             0x00000040\n#define AR_PHY_FC_SHORT_GI_40       0x00000080\n#define AR_PHY_FC_WALSH             0x00000100\n#define AR_PHY_FC_SINGLE_HT_LTF1    0x00000200\n#define AR_PHY_FC_ENABLE_DAC_FIFO   0x00000800\n\n#define AR_PHY_TEST2\t\t\t0x9808\n\n#define AR_PHY_TIMING2           0x9810\n#define AR_PHY_TIMING3           0x9814\n#define AR_PHY_TIMING3_DSC_MAN   0xFFFE0000\n#define AR_PHY_TIMING3_DSC_MAN_S 17\n#define AR_PHY_TIMING3_DSC_EXP   0x0001E000\n#define AR_PHY_TIMING3_DSC_EXP_S 13\n\n#define AR_PHY_CHIP_ID_REV_0      0x80\n#define AR_PHY_CHIP_ID_REV_1      0x81\n#define AR_PHY_CHIP_ID_9160_REV_0 0xb0\n\n#define AR_PHY_ACTIVE       0x981C\n#define AR_PHY_ACTIVE_EN    0x00000001\n#define AR_PHY_ACTIVE_DIS   0x00000000\n\n#define AR_PHY_RF_CTL2             0x9824\n#define AR_PHY_TX_END_DATA_START   0x000000FF\n#define AR_PHY_TX_END_DATA_START_S 0\n#define AR_PHY_TX_END_PA_ON        0x0000FF00\n#define AR_PHY_TX_END_PA_ON_S      8\n\n#define AR_PHY_RF_CTL3                  0x9828\n#define AR_PHY_TX_END_TO_A2_RX_ON       0x00FF0000\n#define AR_PHY_TX_END_TO_A2_RX_ON_S     16\n#define AR_PHY_TX_END_TO_ADC_ON         0xFF000000\n#define AR_PHY_TX_END_TO_ADC_ON_S       24\n\n#define AR_PHY_ADC_CTL                  0x982C\n#define AR_PHY_ADC_CTL_OFF_INBUFGAIN    0x00000003\n#define AR_PHY_ADC_CTL_OFF_INBUFGAIN_S  0\n#define AR_PHY_ADC_CTL_OFF_PWDDAC       0x00002000\n#define AR_PHY_ADC_CTL_OFF_PWDBANDGAP   0x00004000\n#define AR_PHY_ADC_CTL_OFF_PWDADC       0x00008000\n#define AR_PHY_ADC_CTL_ON_INBUFGAIN     0x00030000\n#define AR_PHY_ADC_CTL_ON_INBUFGAIN_S   16\n\n#define AR_PHY_ADC_SERIAL_CTL       0x9830\n#define AR_PHY_SEL_INTERNAL_ADDAC   0x00000000\n#define AR_PHY_SEL_EXTERNAL_RADIO   0x00000001\n\n#define AR_PHY_RF_CTL4                    0x9834\n#define AR_PHY_RF_CTL4_TX_END_XPAB_OFF    0xFF000000\n#define AR_PHY_RF_CTL4_TX_END_XPAB_OFF_S  24\n#define AR_PHY_RF_CTL4_TX_END_XPAA_OFF    0x00FF0000\n#define AR_PHY_RF_CTL4_TX_END_XPAA_OFF_S  16\n#define AR_PHY_RF_CTL4_FRAME_XPAB_ON      0x0000FF00\n#define AR_PHY_RF_CTL4_FRAME_XPAB_ON_S    8\n#define AR_PHY_RF_CTL4_FRAME_XPAA_ON      0x000000FF\n#define AR_PHY_RF_CTL4_FRAME_XPAA_ON_S    0\n\n#define AR_PHY_TSTDAC_CONST               0x983c\n\n#define AR_PHY_SETTLING          0x9844\n#define AR_PHY_SETTLING_SWITCH   0x00003F80\n#define AR_PHY_SETTLING_SWITCH_S 7\n\n#define AR_PHY_RXGAIN                   0x9848\n#define AR_PHY_RXGAIN_TXRX_ATTEN        0x0003F000\n#define AR_PHY_RXGAIN_TXRX_ATTEN_S      12\n#define AR_PHY_RXGAIN_TXRX_RF_MAX       0x007C0000\n#define AR_PHY_RXGAIN_TXRX_RF_MAX_S     18\n#define AR9280_PHY_RXGAIN_TXRX_ATTEN    0x00003F80\n#define AR9280_PHY_RXGAIN_TXRX_ATTEN_S  7\n#define AR9280_PHY_RXGAIN_TXRX_MARGIN   0x001FC000\n#define AR9280_PHY_RXGAIN_TXRX_MARGIN_S 14\n\n#define AR_PHY_DESIRED_SZ           0x9850\n#define AR_PHY_DESIRED_SZ_ADC       0x000000FF\n#define AR_PHY_DESIRED_SZ_ADC_S     0\n#define AR_PHY_DESIRED_SZ_PGA       0x0000FF00\n#define AR_PHY_DESIRED_SZ_PGA_S     8\n#define AR_PHY_DESIRED_SZ_TOT_DES   0x0FF00000\n#define AR_PHY_DESIRED_SZ_TOT_DES_S 20\n\n#define AR_PHY_FIND_SIG           0x9858\n#define AR_PHY_FIND_SIG_FIRSTEP   0x0003F000\n#define AR_PHY_FIND_SIG_FIRSTEP_S 12\n#define AR_PHY_FIND_SIG_FIRPWR    0x03FC0000\n#define AR_PHY_FIND_SIG_FIRPWR_S  18\n\n#define AR_PHY_FIND_SIG_LOW           0x9840\n#define AR_PHY_FIND_SIG_FIRSTEP_LOW   0x00000FC0L\n#define AR_PHY_FIND_SIG_FIRSTEP_LOW_S 6\n\n#define AR_PHY_AGC_CTL1                  0x985C\n#define AR_PHY_AGC_CTL1_COARSE_LOW       0x00007F80\n#define AR_PHY_AGC_CTL1_COARSE_LOW_S     7\n#define AR_PHY_AGC_CTL1_COARSE_HIGH      0x003F8000\n#define AR_PHY_AGC_CTL1_COARSE_HIGH_S    15\n\n#define AR_PHY_CCA                  0x9864\n#define AR_PHY_MINCCA_PWR           0x0FF80000\n#define AR_PHY_MINCCA_PWR_S         19\n#define AR_PHY_CCA_THRESH62         0x0007F000\n#define AR_PHY_CCA_THRESH62_S       12\n#define AR9280_PHY_MINCCA_PWR       0x1FF00000\n#define AR9280_PHY_MINCCA_PWR_S     20\n#define AR9280_PHY_CCA_THRESH62     0x000FF000\n#define AR9280_PHY_CCA_THRESH62_S   12\n\n#define AR_PHY_SFCORR_LOW                    0x986C\n#define AR_PHY_SFCORR_LOW_USE_SELF_CORR_LOW  0x00000001\n#define AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW    0x00003F00\n#define AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW_S  8\n#define AR_PHY_SFCORR_LOW_M1_THRESH_LOW      0x001FC000\n#define AR_PHY_SFCORR_LOW_M1_THRESH_LOW_S    14\n#define AR_PHY_SFCORR_LOW_M2_THRESH_LOW      0x0FE00000\n#define AR_PHY_SFCORR_LOW_M2_THRESH_LOW_S    21\n\n#define AR_PHY_SFCORR                0x9868\n#define AR_PHY_SFCORR_M2COUNT_THR    0x0000001F\n#define AR_PHY_SFCORR_M2COUNT_THR_S  0\n#define AR_PHY_SFCORR_M1_THRESH      0x00FE0000\n#define AR_PHY_SFCORR_M1_THRESH_S    17\n#define AR_PHY_SFCORR_M2_THRESH      0x7F000000\n#define AR_PHY_SFCORR_M2_THRESH_S    24\n\n#define AR_PHY_SLEEP_CTR_CONTROL    0x9870\n#define AR_PHY_SLEEP_CTR_LIMIT      0x9874\n#define AR_PHY_SYNTH_CONTROL        0x9874\n#define AR_PHY_SLEEP_SCAL           0x9878\n\n#define AR_PHY_PLL_CTL          0x987c\n#define AR_PHY_PLL_CTL_40       0xaa\n#define AR_PHY_PLL_CTL_40_5413  0x04\n#define AR_PHY_PLL_CTL_44       0xab\n#define AR_PHY_PLL_CTL_44_2133  0xeb\n#define AR_PHY_PLL_CTL_40_2133  0xea\n\n#define AR_PHY_SPECTRAL_SCAN\t\t\t0x9910   \n#define\tAR_PHY_SPECTRAL_SCAN_ENABLE\t\t0x1\n#define AR_PHY_SPECTRAL_SCAN_ENA\t\t0x00000001   \n#define AR_PHY_SPECTRAL_SCAN_ENA_S\t\t0   \n#define AR_PHY_SPECTRAL_SCAN_ACTIVE\t\t0x00000002   \n#define AR_PHY_SPECTRAL_SCAN_ACTIVE_S\t\t1   \n#define AR_PHY_SPECTRAL_SCAN_FFT_PERIOD\t\t0x000000F0   \n#define AR_PHY_SPECTRAL_SCAN_FFT_PERIOD_S\t4\n#define AR_PHY_SPECTRAL_SCAN_PERIOD\t\t0x0000FF00   \n#define AR_PHY_SPECTRAL_SCAN_PERIOD_S\t\t8\n#define AR_PHY_SPECTRAL_SCAN_COUNT\t\t0x00FF0000   \n#define AR_PHY_SPECTRAL_SCAN_COUNT_S\t\t16\n#define AR_PHY_SPECTRAL_SCAN_COUNT_KIWI\t\t0x0FFF0000   \n#define AR_PHY_SPECTRAL_SCAN_COUNT_KIWI_S\t16\n#define AR_PHY_SPECTRAL_SCAN_SHORT_REPEAT\t0x01000000   \n#define AR_PHY_SPECTRAL_SCAN_SHORT_REPEAT_KIWI\t0x10000000   \n#define AR_PHY_SPECTRAL_SCAN_PHYERR_MASK_SELECT\t0x40000000\n\n#define AR_PHY_RX_DELAY           0x9914\n#define AR_PHY_SEARCH_START_DELAY 0x9918\n#define AR_PHY_RX_DELAY_DELAY     0x00003FFF\n\n#define AR_PHY_TIMING_CTRL4(_i)     (0x9920 + ((_i) << 12))\n#define AR_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF 0x01F\n#define AR_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF_S   0\n#define AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF 0x7E0\n#define AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF_S   5\n#define AR_PHY_TIMING_CTRL4_IQCORR_ENABLE   0x800\n#define AR_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX 0xF000\n#define AR_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX_S   12\n#define AR_PHY_TIMING_CTRL4_DO_CAL    0x10000\n\n#define AR_PHY_TIMING_CTRL4_ENABLE_SPUR_RSSI\t0x80000000\n#define\tAR_PHY_TIMING_CTRL4_ENABLE_SPUR_FILTER\t0x40000000\n#define\tAR_PHY_TIMING_CTRL4_ENABLE_CHAN_MASK\t0x20000000\n#define\tAR_PHY_TIMING_CTRL4_ENABLE_PILOT_MASK\t0x10000000\n\n#define AR_PHY_TIMING5               0x9924\n#define AR_PHY_TIMING5_CYCPWR_THR1   0x000000FE\n#define AR_PHY_TIMING5_CYCPWR_THR1_S 1\n\n#define AR_PHY_POWER_TX_RATE1               0x9934\n#define AR_PHY_POWER_TX_RATE2               0x9938\n#define AR_PHY_POWER_TX_RATE_MAX            0x993c\n#define AR_PHY_POWER_TX_RATE_MAX_TPC_ENABLE 0x00000040\n\n#define AR_PHY_FRAME_CTL            0x9944\n#define AR_PHY_FRAME_CTL_TX_CLIP    0x00000038\n#define AR_PHY_FRAME_CTL_TX_CLIP_S  3\n\n#define AR_PHY_TXPWRADJ                   0x994C\n#define AR_PHY_TXPWRADJ_CCK_GAIN_DELTA    0x00000FC0\n#define AR_PHY_TXPWRADJ_CCK_GAIN_DELTA_S  6\n#define AR_PHY_TXPWRADJ_CCK_PCDAC_INDEX   0x00FC0000\n#define AR_PHY_TXPWRADJ_CCK_PCDAC_INDEX_S 18\n\n#define AR_PHY_RADAR_EXT      0x9940\n#define AR_PHY_RADAR_EXT_ENA  0x00004000\n\n#define AR_PHY_RADAR_0          0x9954\n#define AR_PHY_RADAR_0_ENA      0x00000001\n#define AR_PHY_RADAR_0_FFT_ENA  0x80000000\n#define AR_PHY_RADAR_0_INBAND   0x0000003e\n#define AR_PHY_RADAR_0_INBAND_S 1\n#define AR_PHY_RADAR_0_PRSSI    0x00000FC0\n#define AR_PHY_RADAR_0_PRSSI_S  6\n#define AR_PHY_RADAR_0_HEIGHT   0x0003F000\n#define AR_PHY_RADAR_0_HEIGHT_S 12\n#define AR_PHY_RADAR_0_RRSSI    0x00FC0000\n#define AR_PHY_RADAR_0_RRSSI_S  18\n#define AR_PHY_RADAR_0_FIRPWR   0x7F000000\n#define AR_PHY_RADAR_0_FIRPWR_S 24\n\n#define AR_PHY_RADAR_1                  0x9958\n#define AR_PHY_RADAR_1_RELPWR_ENA       0x00800000\n#define AR_PHY_RADAR_1_USE_FIR128       0x00400000\n#define AR_PHY_RADAR_1_RELPWR_THRESH    0x003F0000\n#define AR_PHY_RADAR_1_RELPWR_THRESH_S  16\n#define AR_PHY_RADAR_1_BLOCK_CHECK      0x00008000\n#define AR_PHY_RADAR_1_MAX_RRSSI        0x00004000\n#define AR_PHY_RADAR_1_RELSTEP_CHECK    0x00002000\n#define AR_PHY_RADAR_1_RELSTEP_THRESH   0x00001F00\n#define AR_PHY_RADAR_1_RELSTEP_THRESH_S 8\n#define AR_PHY_RADAR_1_MAXLEN           0x000000FF\n#define AR_PHY_RADAR_1_MAXLEN_S         0\n\n#define AR_PHY_SWITCH_CHAIN_0     0x9960\n#define AR_PHY_SWITCH_COM         0x9964\n\n#define AR_PHY_SIGMA_DELTA            0x996C\n#define AR_PHY_SIGMA_DELTA_ADC_SEL    0x00000003\n#define AR_PHY_SIGMA_DELTA_ADC_SEL_S  0\n#define AR_PHY_SIGMA_DELTA_FILT2      0x000000F8\n#define AR_PHY_SIGMA_DELTA_FILT2_S    3\n#define AR_PHY_SIGMA_DELTA_FILT1      0x00001F00\n#define AR_PHY_SIGMA_DELTA_FILT1_S    8\n#define AR_PHY_SIGMA_DELTA_ADC_CLIP   0x01FFE000\n#define AR_PHY_SIGMA_DELTA_ADC_CLIP_S 13\n\n#define AR_PHY_RESTART          0x9970\n#define AR_PHY_RESTART_DIV_GC   0x001C0000\n#define AR_PHY_RESTART_DIV_GC_S 18\n\n#define AR_PHY_RFBUS_REQ        0x997C\n#define AR_PHY_RFBUS_REQ_EN     0x00000001\n\n#define\tAR_PHY_TIMING7\t\t        0x9980\n#define\tAR_PHY_TIMING8\t\t        0x9984\n#define\tAR_PHY_TIMING8_PILOT_MASK_2\t0x000FFFFF\n#define\tAR_PHY_TIMING8_PILOT_MASK_2_S\t0\n\n#define\tAR_PHY_BIN_MASK2_1\t0x9988\n#define\tAR_PHY_BIN_MASK2_2\t0x998c\n#define\tAR_PHY_BIN_MASK2_3\t0x9990\n#define\tAR_PHY_BIN_MASK2_4\t0x9994\n\n#define\tAR_PHY_BIN_MASK_1\t0x9900\n#define\tAR_PHY_BIN_MASK_2\t0x9904\n#define\tAR_PHY_BIN_MASK_3\t0x9908\n\n#define\tAR_PHY_MASK_CTL\t\t0x990c\n\n#define\tAR_PHY_BIN_MASK2_4_MASK_4\t0x00003FFF\n#define\tAR_PHY_BIN_MASK2_4_MASK_4_S\t0\n\n#define\tAR_PHY_TIMING9\t\t        0x9998\n#define\tAR_PHY_TIMING10\t\t        0x999c\n#define\tAR_PHY_TIMING10_PILOT_MASK_2\t0x000FFFFF\n#define\tAR_PHY_TIMING10_PILOT_MASK_2_S\t0\n\n#define\tAR_PHY_TIMING11\t\t\t        0x99a0\n#define\tAR_PHY_TIMING11_SPUR_DELTA_PHASE\t0x000FFFFF\n#define\tAR_PHY_TIMING11_SPUR_DELTA_PHASE_S\t0\n#define AR_PHY_TIMING11_USE_SPUR_IN_AGC\t\t0x40000000\n#define AR_PHY_TIMING11_USE_SPUR_IN_SELFCOR\t0x80000000\n\n#define AR_PHY_RX_CHAINMASK     0x99a4\n#define AR_PHY_NEW_ADC_DC_GAIN_CORR(_i) (0x99b4 + ((_i) << 12))\n#define AR_PHY_NEW_ADC_GAIN_CORR_ENABLE 0x40000000\n#define AR_PHY_NEW_ADC_DC_OFFSET_CORR_ENABLE 0x80000000\n\n#define AR_PHY_MULTICHAIN_GAIN_CTL          0x99ac\n#define AR_PHY_9285_FAST_DIV_BIAS\t    0x00007E00\n#define AR_PHY_9285_FAST_DIV_BIAS_S\t    9\n#define AR_PHY_9285_ANT_DIV_CTL_ALL         0x7f000000\n#define AR_PHY_9285_ANT_DIV_CTL             0x01000000\n#define AR_PHY_9285_ANT_DIV_CTL_S           24\n#define AR_PHY_9285_ANT_DIV_ALT_LNACONF     0x06000000\n#define AR_PHY_9285_ANT_DIV_ALT_LNACONF_S   25\n#define AR_PHY_9285_ANT_DIV_MAIN_LNACONF    0x18000000\n#define AR_PHY_9285_ANT_DIV_MAIN_LNACONF_S  27\n#define AR_PHY_9285_ANT_DIV_ALT_GAINTB      0x20000000\n#define AR_PHY_9285_ANT_DIV_ALT_GAINTB_S    29\n#define AR_PHY_9285_ANT_DIV_MAIN_GAINTB     0x40000000\n#define AR_PHY_9285_ANT_DIV_MAIN_GAINTB_S   30\n#define AR_PHY_9285_ANT_DIV_GAINTB_0        0\n#define AR_PHY_9285_ANT_DIV_GAINTB_1        1\n\n#define ATH_BT_COEX_ANTDIV_CONTROL1_ENABLE  0x0b\n#define ATH_BT_COEX_ANTDIV_CONTROL2_ENABLE  0x09\n#define ATH_BT_COEX_ANTDIV_CONTROL1_FIXED_A 0x04\n#define ATH_BT_COEX_ANTDIV_CONTROL2_FIXED_A 0x09\n#define ATH_BT_COEX_ANT_DIV_SWITCH_COM      0x66666666\n\n#define AR_PHY_EXT_CCA0             0x99b8\n#define AR_PHY_EXT_CCA0_THRESH62    0x000000FF\n#define AR_PHY_EXT_CCA0_THRESH62_S  0\n\n#define AR_PHY_EXT_CCA                  0x99bc\n#define AR_PHY_EXT_CCA_CYCPWR_THR1      0x0000FE00\n#define AR_PHY_EXT_CCA_CYCPWR_THR1_S    9\n#define AR_PHY_EXT_CCA_THRESH62         0x007F0000\n#define AR_PHY_EXT_CCA_THRESH62_S       16\n#define AR_PHY_EXT_TIMING5_CYCPWR_THR1   0x0000FE00L\n#define AR_PHY_EXT_TIMING5_CYCPWR_THR1_S 9\n\n#define AR_PHY_EXT_MINCCA_PWR           0xFF800000\n#define AR_PHY_EXT_MINCCA_PWR_S         23\n#define AR9280_PHY_EXT_MINCCA_PWR       0x01FF0000\n#define AR9280_PHY_EXT_MINCCA_PWR_S     16\n\n#define AR_PHY_SFCORR_EXT                 0x99c0\n#define AR_PHY_SFCORR_EXT_M1_THRESH       0x0000007F\n#define AR_PHY_SFCORR_EXT_M1_THRESH_S     0\n#define AR_PHY_SFCORR_EXT_M2_THRESH       0x00003F80\n#define AR_PHY_SFCORR_EXT_M2_THRESH_S     7\n#define AR_PHY_SFCORR_EXT_M1_THRESH_LOW   0x001FC000\n#define AR_PHY_SFCORR_EXT_M1_THRESH_LOW_S 14\n#define AR_PHY_SFCORR_EXT_M2_THRESH_LOW   0x0FE00000\n#define AR_PHY_SFCORR_EXT_M2_THRESH_LOW_S 21\n#define AR_PHY_SFCORR_SPUR_SUBCHNL_SD_S   28\n\n#define AR_PHY_HALFGI           0x99D0\n#define AR_PHY_HALFGI_DSC_MAN   0x0007FFF0\n#define AR_PHY_HALFGI_DSC_MAN_S 4\n#define AR_PHY_HALFGI_DSC_EXP   0x0000000F\n#define AR_PHY_HALFGI_DSC_EXP_S 0\n\n#define AR_PHY_CHAN_INFO_MEMORY               0x99DC\n#define AR_PHY_CHAN_INFO_MEMORY_CAPTURE_MASK  0x0001\n\n#define AR_PHY_HEAVY_CLIP_ENABLE         0x99E0\n\n#define AR_PHY_HEAVY_CLIP_FACTOR_RIFS    0x99EC\n#define AR_PHY_RIFS_INIT_DELAY         0x03ff0000\n\n#define AR_PHY_M_SLEEP      0x99f0\n#define AR_PHY_REFCLKDLY    0x99f4\n#define AR_PHY_REFCLKPD     0x99f8\n\n#define AR_PHY_CALMODE      0x99f0\n\n#define AR_PHY_CALMODE_IQ           0x00000000\n#define AR_PHY_CALMODE_ADC_GAIN     0x00000001\n#define AR_PHY_CALMODE_ADC_DC_PER   0x00000002\n#define AR_PHY_CALMODE_ADC_DC_INIT  0x00000003\n\n#define AR_PHY_CAL_MEAS_0(_i)     (0x9c10 + ((_i) << 12))\n#define AR_PHY_CAL_MEAS_1(_i)     (0x9c14 + ((_i) << 12))\n#define AR_PHY_CAL_MEAS_2(_i)     (0x9c18 + ((_i) << 12))\n#define AR_PHY_CAL_MEAS_3(_i)     (0x9c1c + ((_i) << 12))\n\n#define AR_PHY_CURRENT_RSSI 0x9c1c\n#define AR9280_PHY_CURRENT_RSSI 0x9c3c\n\n#define AR_PHY_RFBUS_GRANT       0x9C20\n#define AR_PHY_RFBUS_GRANT_EN    0x00000001\n\n#define AR_PHY_CHAN_INFO_GAIN_DIFF             0x9CF4\n#define AR_PHY_CHAN_INFO_GAIN_DIFF_UPPER_LIMIT 320\n\n#define AR_PHY_CHAN_INFO_GAIN          0x9CFC\n\n#define AR_PHY_MODE         0xA200\n#define AR_PHY_MODE_ASYNCFIFO 0x80\n#define AR_PHY_MODE_AR2133  0x08\n#define AR_PHY_MODE_AR5111  0x00\n#define AR_PHY_MODE_AR5112  0x08\n#define AR_PHY_MODE_DYNAMIC 0x04\n#define AR_PHY_MODE_RF2GHZ  0x02\n#define AR_PHY_MODE_RF5GHZ  0x00\n#define AR_PHY_MODE_CCK     0x01\n#define AR_PHY_MODE_OFDM    0x00\n#define AR_PHY_MODE_DYN_CCK_DISABLE 0x100\n\n#define AR_PHY_CCK_TX_CTRL       0xA204\n#define AR_PHY_CCK_TX_CTRL_JAPAN 0x00000010\n#define AR_PHY_CCK_TX_CTRL_TX_DAC_SCALE_CCK         0x0000000C\n#define AR_PHY_CCK_TX_CTRL_TX_DAC_SCALE_CCK_S       2\n\n#define AR_PHY_CCK_DETECT                           0xA208\n#define AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK          0x0000003F\n#define AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK_S        0\n \n#define AR_PHY_CCK_DETECT_ANT_SWITCH_TIME           0x00001FC0\n#define AR_PHY_CCK_DETECT_ANT_SWITCH_TIME_S         6\n#define AR_PHY_CCK_DETECT_BB_ENABLE_ANT_FAST_DIV    0x2000\n#define AR_PHY_CCK_DETECT_BB_ENABLE_ANT_FAST_DIV_S  13\n\n#define AR_PHY_GAIN_2GHZ                0xA20C\n#define AR_PHY_GAIN_2GHZ_RXTX_MARGIN    0x00FC0000\n#define AR_PHY_GAIN_2GHZ_RXTX_MARGIN_S  18\n#define AR_PHY_GAIN_2GHZ_BSW_MARGIN     0x00003C00\n#define AR_PHY_GAIN_2GHZ_BSW_MARGIN_S   10\n#define AR_PHY_GAIN_2GHZ_BSW_ATTEN      0x0000001F\n#define AR_PHY_GAIN_2GHZ_BSW_ATTEN_S    0\n\n#define AR_PHY_GAIN_2GHZ_XATTEN2_MARGIN     0x003E0000\n#define AR_PHY_GAIN_2GHZ_XATTEN2_MARGIN_S   17\n#define AR_PHY_GAIN_2GHZ_XATTEN1_MARGIN     0x0001F000\n#define AR_PHY_GAIN_2GHZ_XATTEN1_MARGIN_S   12\n#define AR_PHY_GAIN_2GHZ_XATTEN2_DB         0x00000FC0\n#define AR_PHY_GAIN_2GHZ_XATTEN2_DB_S       6\n#define AR_PHY_GAIN_2GHZ_XATTEN1_DB         0x0000003F\n#define AR_PHY_GAIN_2GHZ_XATTEN1_DB_S       0\n\n#define AR_PHY_CCK_RXCTRL4  0xA21C\n#define AR_PHY_CCK_RXCTRL4_FREQ_EST_SHORT   0x01F80000\n#define AR_PHY_CCK_RXCTRL4_FREQ_EST_SHORT_S 19\n\n#define AR_PHY_DAG_CTRLCCK  0xA228\n#define AR_PHY_DAG_CTRLCCK_EN_RSSI_THR  0x00000200\n#define AR_PHY_DAG_CTRLCCK_RSSI_THR     0x0001FC00\n#define AR_PHY_DAG_CTRLCCK_RSSI_THR_S   10\n\n#define AR_PHY_FORCE_CLKEN_CCK              0xA22C\n#define AR_PHY_FORCE_CLKEN_CCK_MRC_MUX      0x00000040\n\n#define AR_PHY_POWER_TX_RATE3   0xA234\n#define AR_PHY_POWER_TX_RATE4   0xA238\n\n#define AR_PHY_SCRM_SEQ_XR       0xA23C\n#define AR_PHY_HEADER_DETECT_XR  0xA240\n#define AR_PHY_CHIRP_DETECTED_XR 0xA244\n#define AR_PHY_BLUETOOTH         0xA254\n\n#define AR_PHY_TPCRG1   0xA258\n#define AR_PHY_TPCRG1_NUM_PD_GAIN   0x0000c000\n#define AR_PHY_TPCRG1_NUM_PD_GAIN_S 14\n\n#define AR_PHY_TPCRG1_PD_GAIN_1    0x00030000\n#define AR_PHY_TPCRG1_PD_GAIN_1_S  16\n#define AR_PHY_TPCRG1_PD_GAIN_2    0x000C0000\n#define AR_PHY_TPCRG1_PD_GAIN_2_S  18\n#define AR_PHY_TPCRG1_PD_GAIN_3    0x00300000\n#define AR_PHY_TPCRG1_PD_GAIN_3_S  20\n\n#define AR_PHY_TPCRG1_PD_CAL_ENABLE   0x00400000\n#define AR_PHY_TPCRG1_PD_CAL_ENABLE_S 22\n\n#define AR_PHY_TX_PWRCTRL4       0xa264\n#define AR_PHY_TX_PWRCTRL_PD_AVG_VALID     0x00000001\n#define AR_PHY_TX_PWRCTRL_PD_AVG_VALID_S   0\n#define AR_PHY_TX_PWRCTRL_PD_AVG_OUT       0x000001FE\n#define AR_PHY_TX_PWRCTRL_PD_AVG_OUT_S     1\n\n#define AR_PHY_TX_PWRCTRL6_0     0xa270\n#define AR_PHY_TX_PWRCTRL6_1     0xb270\n#define AR_PHY_TX_PWRCTRL_ERR_EST_MODE     0x03000000\n#define AR_PHY_TX_PWRCTRL_ERR_EST_MODE_S   24\n\n#define AR_PHY_TX_PWRCTRL7       0xa274\n#define AR_PHY_TX_PWRCTRL_INIT_TX_GAIN     0x01F80000\n#define AR_PHY_TX_PWRCTRL_INIT_TX_GAIN_S   19\n\n#define AR_PHY_TX_PWRCTRL8       0xa278\n\n#define AR_PHY_TX_PWRCTRL9       0xa27C\n\n#define AR_PHY_TX_PWRCTRL10       0xa394\n#define AR_PHY_TX_DESIRED_SCALE_CCK        0x00007C00\n#define AR_PHY_TX_DESIRED_SCALE_CCK_S      10\n#define AR_PHY_TX_PWRCTRL9_RES_DC_REMOVAL  0x80000000\n#define AR_PHY_TX_PWRCTRL9_RES_DC_REMOVAL_S 31\n\n#define AR_PHY_TX_GAIN_TBL1      0xa300\n#define AR_PHY_TX_GAIN                     0x0007F000\n#define AR_PHY_TX_GAIN_S                   12\n\n#define AR_PHY_CH0_TX_PWRCTRL11  0xa398\n#define AR_PHY_CH1_TX_PWRCTRL11  0xb398\n#define AR_PHY_CH0_TX_PWRCTRL12  0xa3dc\n#define AR_PHY_CH0_TX_PWRCTRL13  0xa3e0\n#define AR_PHY_TX_PWRCTRL_OLPC_TEMP_COMP   0x0000FC00\n#define AR_PHY_TX_PWRCTRL_OLPC_TEMP_COMP_S 10\n\n#define AR_PHY_VIT_MASK2_M_46_61 0xa3a0\n#define AR_PHY_MASK2_M_31_45     0xa3a4\n#define AR_PHY_MASK2_M_16_30     0xa3a8\n#define AR_PHY_MASK2_M_00_15     0xa3ac\n#define AR_PHY_MASK2_P_15_01     0xa3b8\n#define AR_PHY_MASK2_P_30_16     0xa3bc\n#define AR_PHY_MASK2_P_45_31     0xa3c0\n#define AR_PHY_MASK2_P_61_45     0xa3c4\n#define AR_PHY_SPUR_REG          0x994c\n\n#define AR_PHY_SPUR_REG_MASK_RATE_CNTL       (0xFF << 18)\n#define AR_PHY_SPUR_REG_MASK_RATE_CNTL_S     18\n\n#define AR_PHY_SPUR_REG_ENABLE_MASK_PPM      0x20000\n#define AR_PHY_SPUR_REG_MASK_RATE_SELECT     (0xFF << 9)\n#define AR_PHY_SPUR_REG_MASK_RATE_SELECT_S   9\n#define AR_PHY_SPUR_REG_ENABLE_VIT_SPUR_RSSI 0x100\n#define AR_PHY_SPUR_REG_SPUR_RSSI_THRESH     0x7F\n#define AR_PHY_SPUR_REG_SPUR_RSSI_THRESH_S   0\n\n#define AR_PHY_PILOT_MASK_01_30   0xa3b0\n#define AR_PHY_PILOT_MASK_31_60   0xa3b4\n\n#define AR_PHY_CHANNEL_MASK_01_30 0x99d4\n#define AR_PHY_CHANNEL_MASK_31_60 0x99d8\n\n#define AR_PHY_ANALOG_SWAP      0xa268\n#define AR_PHY_SWAP_ALT_CHAIN   0x00000040\n\n#define AR_PHY_TPCRG5   0xA26C\n#define AR_PHY_TPCRG5_PD_GAIN_OVERLAP       0x0000000F\n#define AR_PHY_TPCRG5_PD_GAIN_OVERLAP_S     0\n#define AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_1    0x000003F0\n#define AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_1_S  4\n#define AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_2    0x0000FC00\n#define AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_2_S  10\n#define AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_3    0x003F0000\n#define AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_3_S  16\n#define AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_4    0x0FC00000\n#define AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_4_S  22\n\n \n#define AR_PHY_CL_CAL_CTL       0xA358\n#define AR_PHY_CL_CAL_ENABLE    0x00000002\n#define AR_PHY_PARALLEL_CAL_ENABLE    0x00000001\n\n#define AR_PHY_POWER_TX_RATE5   0xA38C\n#define AR_PHY_POWER_TX_RATE6   0xA390\n\n#define AR_PHY_CAL_CHAINMASK    0xA39C\n\n#define AR_PHY_POWER_TX_SUB     0xA3C8\n#define AR_PHY_POWER_TX_RATE7   0xA3CC\n#define AR_PHY_POWER_TX_RATE8   0xA3D0\n#define AR_PHY_POWER_TX_RATE9   0xA3D4\n\n#define AR_PHY_XPA_CFG\t\t0xA3D8\n#define AR_PHY_FORCE_XPA_CFG\t0x000000001\n#define AR_PHY_FORCE_XPA_CFG_S\t0\n\n#define AR_PHY_CH1_CCA          0xa864\n#define AR_PHY_CH1_MINCCA_PWR   0x0FF80000\n#define AR_PHY_CH1_MINCCA_PWR_S 19\n#define AR9280_PHY_CH1_MINCCA_PWR   0x1FF00000\n#define AR9280_PHY_CH1_MINCCA_PWR_S 20\n\n#define AR_PHY_CH2_CCA          0xb864\n#define AR_PHY_CH2_MINCCA_PWR   0x0FF80000\n#define AR_PHY_CH2_MINCCA_PWR_S 19\n\n#define AR_PHY_CH1_EXT_CCA          0xa9bc\n#define AR_PHY_CH1_EXT_MINCCA_PWR   0xFF800000\n#define AR_PHY_CH1_EXT_MINCCA_PWR_S 23\n#define AR9280_PHY_CH1_EXT_MINCCA_PWR   0x01FF0000\n#define AR9280_PHY_CH1_EXT_MINCCA_PWR_S 16\n\n#define AR_PHY_CH2_EXT_CCA          0xb9bc\n#define AR_PHY_CH2_EXT_MINCCA_PWR   0xFF800000\n#define AR_PHY_CH2_EXT_MINCCA_PWR_S 23\n\n#define AR_PHY_CCA_NOM_VAL_5416_2GHZ            -90\n#define AR_PHY_CCA_NOM_VAL_5416_5GHZ            -100\n#define AR_PHY_CCA_MIN_GOOD_VAL_5416_2GHZ     -100\n#define AR_PHY_CCA_MIN_GOOD_VAL_5416_5GHZ     -110\n#define AR_PHY_CCA_MAX_GOOD_VAL_5416_2GHZ     -80\n#define AR_PHY_CCA_MAX_GOOD_VAL_5416_5GHZ     -90\n\n#define AR_PHY_CCA_NOM_VAL_9280_2GHZ         -112\n#define AR_PHY_CCA_NOM_VAL_9280_5GHZ         -112\n#define AR_PHY_CCA_MIN_GOOD_VAL_9280_2GHZ  -127\n#define AR_PHY_CCA_MIN_GOOD_VAL_9280_5GHZ  -122\n#define AR_PHY_CCA_MAX_GOOD_VAL_9280_2GHZ  -97\n#define AR_PHY_CCA_MAX_GOOD_VAL_9280_5GHZ  -102\n\n#define AR_PHY_CCA_NOM_VAL_9285_2GHZ           -118\n#define AR_PHY_CCA_MIN_GOOD_VAL_9285_2GHZ    -127\n#define AR_PHY_CCA_MAX_GOOD_VAL_9285_2GHZ    -108\n\n#define AR_PHY_CCA_NOM_VAL_9271_2GHZ             -118\n#define AR_PHY_CCA_MIN_GOOD_VAL_9271_2GHZ      -127\n#define AR_PHY_CCA_MAX_GOOD_VAL_9271_2GHZ      -116\n\n#define AR_PHY_CCA_NOM_VAL_9287_2GHZ           -112\n#define AR_PHY_CCA_MIN_GOOD_VAL_9287_2GHZ    -127\n#define AR_PHY_CCA_MAX_GOOD_VAL_9287_2GHZ    -97\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}