I 000045 55 766           1607807489968 Fub1
(_unit VHDL(fub1 0 28(fub1 0 42))
	(_version ve4)
	(_time 1607807489969 2020.12.12 23:11:29)
	(_source(\../src/Fub1.vhd\))
	(_parameters tan)
	(_code bfbeeaeaece8e9acbfbda9e4ebb9bdbcbeb9b9b8ba)
	(_ent
		(_time 1607807323657)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 31(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 32(_array -1((_to i 0 i 1)))))
		(_port(_int outData 1 0 32(_ent(_out))))
		(_port(_int outA 1 0 33(_ent(_out))))
		(_port(_int outB 1 0 34(_ent(_out))))
		(_port(_int inC 1 0 35(_ent(_in))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 778           1607807489974 commutator
(_unit VHDL(fub2 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607807489975 2020.12.12 23:11:29)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code bfbeeaeaece8e9acbcbca9e4ebb9bdbcbdb9b9b8ba)
	(_ent
		(_time 1607807486859)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 33(_array -1((_to i 0 i 1)))))
		(_port(_int outData 1 0 33(_ent(_out))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000049 55 272           1607807489986 comutate
(_unit VHDL(fub3 0 27(comutate 0 32))
	(_version ve4)
	(_time 1607807489987 2020.12.12 23:11:29)
	(_source(\../src/comutate.vhd\))
	(_parameters tan)
	(_code cfce9a9b9c9899dcccc1d9949bc9cdccccc9c9c8ca)
	(_ent
		(_time 1607807439897)
	)
	(_use(std(standard)))
)
I 000045 55 747           1607807489962 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607807489963 2020.12.12 23:11:29)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code bfbebfebe8e8e9acbce8fce5efb9bdbcbdb9ecb9be)
	(_ent
		(_time 1607807439845)
	)
	(_comp
		(Fub3
			(_object
			)
		)
	)
	(_inst U5 0 44(_comp Fub3)
		(_use(_ent . Fub3)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 28(_array -1((_to i 0 i 1)))))
		(_port(_int C 1 0 28(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000050 55 672           1607807964293 ORFor2Bit
(_unit VHDL(fub4 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607807964294 2020.12.12 23:19:24)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code 97c3989995c0c18493c781ccc39195949391919092)
	(_ent
		(_time 1607807964289)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000050 55 674           1607808026674 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607808026675 2020.12.12 23:20:26)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code 3e693c3a696c68283c6e27656b3868393c3d3c383c)
	(_ent
		(_time 1607808026669)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000051 55 950           1607808970805 commutator
(_unit VHDL(fub2 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607808970806 2020.12.12 23:36:10)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 4b4c48481c1c1d5848185d101f4d4948494d4d4c4e)
	(_ent
		(_time 1607807486859)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 33(_array -1((_to i 0 i 1)))))
		(_port(_int outData 1 0 33(_ent(_out))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_prcs
			(comutator_process(_arch 0 0 46(_prcs(_simple))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . commutator 1 -1)
)
I 000045 55 1878          1607809498621 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607809498622 2020.12.12 23:44:58)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code 0f0b5f095858591c0e5d4c555f090d0c0d095c090e)
	(_ent
		(_time 1607807439845)
	)
	(_comp
		(Fub2
			(_object
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int inData 2 0 39(_ent (_in))))
				(_port(_int outData 3 0 40(_ent (_out))))
				(_port(_int outA 3 0 41(_ent (_out))))
				(_port(_int outB 3 0 42(_ent (_out))))
				(_port(_int inC 3 0 43(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 4 0 48(_ent (_in))))
				(_port(_int B 4 0 49(_ent (_in))))
				(_port(_int C 4 0 50(_ent (_out))))
			)
		)
	)
	(_inst U6 0 64(_comp Fub2)
		(_port
			((CLK)(CLK))
			((inData)(DATA))
			((outData)(C))
			((outA)(BUS679))
			((outB)(BUS687))
			((inC)(BUS695))
		)
		(_use(_ent . Fub2)
		)
	)
	(_inst U8 0 74(_comp OR2Bit)
		(_port
			((A)(BUS679))
			((B)(BUS687))
			((C)(BUS695))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 28(_array -1((_to i 0 i 1)))))
		(_port(_int C 1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 39(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 40(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 48(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS679 5 0 56(_arch(_uni))))
		(_sig(_int BUS687 5 0 57(_arch(_uni))))
		(_sig(_int BUS695 5 0 58(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 766           1607809498629 Fub1
(_unit VHDL(fub1 0 28(fub1 0 42))
	(_version ve4)
	(_time 1607809498630 2020.12.12 23:44:58)
	(_source(\../src/Fub1.vhd\))
	(_parameters tan)
	(_code 0f0b0a085c58591c0f0d19545b090d0c0e0909080a)
	(_ent
		(_time 1607807323657)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 31(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 32(_array -1((_to i 0 i 1)))))
		(_port(_int outData 1 0 32(_ent(_out))))
		(_port(_int outA 1 0 33(_ent(_out))))
		(_port(_int outB 1 0 34(_ent(_out))))
		(_port(_int inC 1 0 35(_ent(_in))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000049 55 272           1607809498656 comutate
(_unit VHDL(fub3 0 27(comutate 0 32))
	(_version ve4)
	(_time 1607809498657 2020.12.12 23:44:58)
	(_source(\../src/comutate.vhd\))
	(_parameters tan)
	(_code 2f2b2a2a7c78793c2c2139747b292d2c2c2929282a)
	(_ent
		(_time 1607807439897)
	)
	(_use(std(standard)))
)
I 000050 55 674           1607809498669 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607809498670 2020.12.12 23:44:58)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code 3e3a6b3a696c68283c6e27656b3868393c3d3c383c)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000045 55 1878          1607809528007 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607809528008 2020.12.12 23:45:28)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code ded1888c8a8988cddf8c9d848ed8dcdddcd88dd8df)
	(_ent
		(_time 1607807439845)
	)
	(_comp
		(Fub2
			(_object
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int inData 2 0 39(_ent (_in))))
				(_port(_int outData 3 0 40(_ent (_out))))
				(_port(_int outA 3 0 41(_ent (_out))))
				(_port(_int outB 3 0 42(_ent (_out))))
				(_port(_int inC 3 0 43(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 4 0 48(_ent (_in))))
				(_port(_int B 4 0 49(_ent (_in))))
				(_port(_int C 4 0 50(_ent (_out))))
			)
		)
	)
	(_inst U6 0 64(_comp Fub2)
		(_port
			((CLK)(CLK))
			((inData)(DATA))
			((outData)(C))
			((outA)(BUS679))
			((outB)(BUS687))
			((inC)(BUS695))
		)
		(_use(_ent . Fub2)
		)
	)
	(_inst U8 0 74(_comp OR2Bit)
		(_port
			((A)(BUS679))
			((B)(BUS687))
			((C)(BUS695))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 28(_array -1((_to i 0 i 1)))))
		(_port(_int C 1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 39(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 40(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 48(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS679 5 0 56(_arch(_uni))))
		(_sig(_int BUS687 5 0 57(_arch(_uni))))
		(_sig(_int BUS695 5 0 58(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 766           1607809528013 Fub1
(_unit VHDL(fub1 0 28(fub1 0 42))
	(_version ve4)
	(_time 1607809528014 2020.12.12 23:45:28)
	(_source(\../src/Fub1.vhd\))
	(_parameters tan)
	(_code ded1dd8d8e8988cddedcc8858ad8dcdddfd8d8d9db)
	(_ent
		(_time 1607807323657)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 31(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 32(_array -1((_to i 0 i 1)))))
		(_port(_int outData 1 0 32(_ent(_out))))
		(_port(_int outA 1 0 33(_ent(_out))))
		(_port(_int outB 1 0 34(_ent(_out))))
		(_port(_int inC 1 0 35(_ent(_in))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1007          1607809528019 commutator
(_unit VHDL(fub2 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607809528020 2020.12.12 23:45:28)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code ded1dd8d8e8988cdded8c8858ad8dcdddcd8d8d9db)
	(_ent
		(_time 1607807486859)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 33(_array -1((_to i 0 i 1)))))
		(_port(_int outData 1 0 33(_ent(_out))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_prcs
			(comutator_process(_arch 0 0 46(_prcs(_trgt(3)(4))(_sens(0)(1(t_2_3))(1(1))(1(0)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . commutator 1 -1)
)
I 000049 55 272           1607809528040 comutate
(_unit VHDL(fub3 0 27(comutate 0 32))
	(_version ve4)
	(_time 1607809528041 2020.12.12 23:45:28)
	(_source(\../src/comutate.vhd\))
	(_parameters tan)
	(_code fdf2feacacaaabeefef3eba6a9fbfffefefbfbfaf8)
	(_ent
		(_time 1607807439897)
	)
	(_use(std(standard)))
)
I 000050 55 674           1607809528055 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607809528056 2020.12.12 23:45:28)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code 0d025d0a5b5f5b1b0f5d1456580b5b0a0f0e0f0b0f)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000045 55 1878          1607809528124 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607809528125 2020.12.12 23:45:28)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code 4b441e49181c1d584a1908111b4d4948494d184d4a)
	(_ent
		(_time 1607807439845)
	)
	(_comp
		(Fub2
			(_object
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int inData 2 0 39(_ent (_in))))
				(_port(_int outData 3 0 40(_ent (_out))))
				(_port(_int outA 3 0 41(_ent (_out))))
				(_port(_int outB 3 0 42(_ent (_out))))
				(_port(_int inC 3 0 43(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 4 0 48(_ent (_in))))
				(_port(_int B 4 0 49(_ent (_in))))
				(_port(_int C 4 0 50(_ent (_out))))
			)
		)
	)
	(_inst U6 0 64(_comp Fub2)
		(_port
			((CLK)(CLK))
			((inData)(DATA))
			((outData)(C))
			((outA)(BUS679))
			((outB)(BUS687))
			((inC)(BUS695))
		)
		(_use(_ent . Fub2)
		)
	)
	(_inst U8 0 74(_comp OR2Bit)
		(_port
			((A)(BUS679))
			((B)(BUS687))
			((C)(BUS695))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 28(_array -1((_to i 0 i 1)))))
		(_port(_int C 1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 39(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 40(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 48(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS679 5 0 56(_arch(_uni))))
		(_sig(_int BUS687 5 0 57(_arch(_uni))))
		(_sig(_int BUS695 5 0 58(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1878          1607809984893 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607809984894 2020.12.12 23:53:04)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code 89878f8781dedf9a88dbcad3d98f8b8a8b8fda8f88)
	(_ent
		(_time 1607807439845)
	)
	(_comp
		(Fub2
			(_object
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int inData 2 0 39(_ent (_in))))
				(_port(_int outData 3 0 40(_ent (_out))))
				(_port(_int outA 3 0 41(_ent (_out))))
				(_port(_int outB 3 0 42(_ent (_out))))
				(_port(_int inC 3 0 43(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 4 0 48(_ent (_in))))
				(_port(_int B 4 0 49(_ent (_in))))
				(_port(_int C 4 0 50(_ent (_out))))
			)
		)
	)
	(_inst U6 0 64(_comp Fub2)
		(_port
			((CLK)(CLK))
			((inData)(DATA))
			((outData)(C))
			((outA)(BUS679))
			((outB)(BUS687))
			((inC)(BUS695))
		)
		(_use(_ent . Fub2)
		)
	)
	(_inst U8 0 74(_comp OR2Bit)
		(_port
			((A)(BUS679))
			((B)(BUS687))
			((C)(BUS695))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 28(_array -1((_to i 0 i 1)))))
		(_port(_int C 1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 39(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 40(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 48(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS679 5 0 56(_arch(_uni))))
		(_sig(_int BUS687 5 0 57(_arch(_uni))))
		(_sig(_int BUS695 5 0 58(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 766           1607809984902 Fub1
(_unit VHDL(fub1 0 28(fub1 0 42))
	(_version ve4)
	(_time 1607809984903 2020.12.12 23:53:04)
	(_source(\../src/Fub1.vhd\))
	(_parameters tan)
	(_code 9997ca9795cecf8a999b8fc2cd9f9b9a989f9f9e9c)
	(_ent
		(_time 1607807323657)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 31(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 32(_array -1((_to i 0 i 1)))))
		(_port(_int outData 1 0 32(_ent(_out))))
		(_port(_int outA 1 0 33(_ent(_out))))
		(_port(_int outB 1 0 34(_ent(_out))))
		(_port(_int inC 1 0 35(_ent(_in))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1017          1607809984908 commutator
(_unit VHDL(fub2 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607809984909 2020.12.12 23:53:04)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 9997ca9795cecf8a999f8fc2cd9f9b9a9b9f9f9e9c)
	(_ent
		(_time 1607807486859)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 33(_array -1((_to i 0 i 1)))))
		(_port(_int outData 1 0 33(_ent(_out))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_prcs
			(comutator_process(_arch 0 0 46(_prcs(_trgt(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . commutator 1 -1)
)
I 000049 55 272           1607809984933 comutate
(_unit VHDL(fub3 0 27(comutate 0 32))
	(_version ve4)
	(_time 1607809984934 2020.12.12 23:53:04)
	(_source(\../src/comutate.vhd\))
	(_parameters tan)
	(_code b8b6ebedb5efeeabbbb6aee3ecbebabbbbbebebfbd)
	(_ent
		(_time 1607807439897)
	)
	(_use(std(standard)))
)
I 000050 55 674           1607809984941 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607809984942 2020.12.12 23:53:04)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code b8b6bbedb2eaeeaebae8a1e3edbeeebfbabbbabeba)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000045 55 1878          1607809984978 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607809984979 2020.12.12 23:53:04)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code e7e9e1b4e1b0b1f4e6b5a4bdb7e1e5e4e5e1b4e1e6)
	(_ent
		(_time 1607807439845)
	)
	(_comp
		(Fub2
			(_object
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int inData 2 0 39(_ent (_in))))
				(_port(_int outData 3 0 40(_ent (_out))))
				(_port(_int outA 3 0 41(_ent (_out))))
				(_port(_int outB 3 0 42(_ent (_out))))
				(_port(_int inC 3 0 43(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 4 0 48(_ent (_in))))
				(_port(_int B 4 0 49(_ent (_in))))
				(_port(_int C 4 0 50(_ent (_out))))
			)
		)
	)
	(_inst U6 0 64(_comp Fub2)
		(_port
			((CLK)(CLK))
			((inData)(DATA))
			((outData)(C))
			((outA)(BUS679))
			((outB)(BUS687))
			((inC)(BUS695))
		)
		(_use(_ent . Fub2)
		)
	)
	(_inst U8 0 74(_comp OR2Bit)
		(_port
			((A)(BUS679))
			((B)(BUS687))
			((C)(BUS695))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 28(_array -1((_to i 0 i 1)))))
		(_port(_int C 1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 39(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 40(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 48(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS679 5 0 56(_arch(_uni))))
		(_sig(_int BUS687 5 0 57(_arch(_uni))))
		(_sig(_int BUS695 5 0 58(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 766           1607810085845 Fub1
(_unit VHDL(fub1 0 28(fub1 0 42))
	(_version ve4)
	(_time 1607810085846 2020.12.12 23:54:45)
	(_source(\../src/Fub1.vhd\))
	(_parameters tan)
	(_code e2e5ecb0e5b5b4f1e2e0f4b9b6e4e0e1e3e4e4e5e7)
	(_ent
		(_time 1607807323657)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 31(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 32(_array -1((_to i 0 i 1)))))
		(_port(_int outData 1 0 32(_ent(_out))))
		(_port(_int outA 1 0 33(_ent(_out))))
		(_port(_int outB 1 0 34(_ent(_out))))
		(_port(_int inC 1 0 35(_ent(_in))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000049 55 272           1607810085858 comutate
(_unit VHDL(fub3 0 27(comutate 0 32))
	(_version ve4)
	(_time 1607810085859 2020.12.12 23:54:45)
	(_source(\../src/comutate.vhd\))
	(_parameters tan)
	(_code f2f5fca3f5a5a4e1f1fce4a9a6f4f0f1f1f4f4f5f7)
	(_ent
		(_time 1607807439897)
	)
	(_use(std(standard)))
)
I 000051 55 1017          1607810085870 commutator
(_unit VHDL(fub2 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607810085871 2020.12.12 23:54:45)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 01060e06055657120107175a550703020307070604)
	(_ent
		(_time 1607807486859)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 33(_array -1((_to i 0 i 1)))))
		(_port(_int outData 1 0 33(_ent(_out))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_prcs
			(comutator_process(_arch 0 0 46(_prcs(_trgt(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . commutator 1 -1)
)
I 000050 55 674           1607810085895 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607810085896 2020.12.12 23:54:45)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code 21267e24227377372371387a742777262322232723)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000045 55 1878          1607810085923 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607810085924 2020.12.12 23:54:45)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code 30376a35316766233162736a603632333236633631)
	(_ent
		(_time 1607807439845)
	)
	(_comp
		(Fub2
			(_object
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int inData 2 0 39(_ent (_in))))
				(_port(_int outData 3 0 40(_ent (_out))))
				(_port(_int outA 3 0 41(_ent (_out))))
				(_port(_int outB 3 0 42(_ent (_out))))
				(_port(_int inC 3 0 43(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 4 0 48(_ent (_in))))
				(_port(_int B 4 0 49(_ent (_in))))
				(_port(_int C 4 0 50(_ent (_out))))
			)
		)
	)
	(_inst U6 0 64(_comp Fub2)
		(_port
			((CLK)(CLK))
			((inData)(DATA))
			((outData)(C))
			((outA)(BUS679))
			((outB)(BUS687))
			((inC)(BUS695))
		)
		(_use(_ent . Fub2)
		)
	)
	(_inst U8 0 74(_comp OR2Bit)
		(_port
			((A)(BUS679))
			((B)(BUS687))
			((C)(BUS695))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 28(_array -1((_to i 0 i 1)))))
		(_port(_int C 1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 39(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 40(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 48(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS679 5 0 56(_arch(_uni))))
		(_sig(_int BUS687 5 0 57(_arch(_uni))))
		(_sig(_int BUS695 5 0 58(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 766           1607810529457 Fub1
(_unit VHDL(fub1 0 28(fub1 0 42))
	(_version ve4)
	(_time 1607810529458 2020.12.13 00:02:09)
	(_source(\../src/Fub1.vhd\))
	(_parameters tan)
	(_code bceeeee9eaebeaafbcbeaae7e8babebfbdbababbb9)
	(_ent
		(_time 1607807323657)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 31(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 32(_array -1((_to i 0 i 1)))))
		(_port(_int outData 1 0 32(_ent(_out))))
		(_port(_int outA 1 0 33(_ent(_out))))
		(_port(_int outB 1 0 34(_ent(_out))))
		(_port(_int inC 1 0 35(_ent(_in))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000049 55 272           1607810529463 comutate
(_unit VHDL(fub3 0 27(comutate 0 32))
	(_version ve4)
	(_time 1607810529464 2020.12.13 00:02:09)
	(_source(\../src/comutate.vhd\))
	(_parameters tan)
	(_code cb99999f9c9c9dd8c8c5dd909fcdc9c8c8cdcdccce)
	(_ent
		(_time 1607807439897)
	)
	(_use(std(standard)))
)
I 000050 55 674           1607810529472 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607810529473 2020.12.13 00:02:09)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code cb99c99f9b999dddc99bd2909ecd9dccc9c8c9cdc9)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000045 55 1878          1607810529501 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607810529502 2020.12.13 00:02:09)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code eab8edb9babdbcf9ebb8a9b0baece8e9e8ecb9eceb)
	(_ent
		(_time 1607807439845)
	)
	(_comp
		(Fub2
			(_object
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int inData 2 0 39(_ent (_in))))
				(_port(_int outData 3 0 40(_ent (_out))))
				(_port(_int outA 3 0 41(_ent (_out))))
				(_port(_int outB 3 0 42(_ent (_out))))
				(_port(_int inC 3 0 43(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 4 0 48(_ent (_in))))
				(_port(_int B 4 0 49(_ent (_in))))
				(_port(_int C 4 0 50(_ent (_out))))
			)
		)
	)
	(_inst U6 0 64(_comp Fub2)
		(_port
			((CLK)(CLK))
			((inData)(DATA))
			((outData)(C))
			((outA)(BUS679))
			((outB)(BUS687))
			((inC)(BUS695))
		)
		(_use(_ent . Fub2)
		)
	)
	(_inst U8 0 74(_comp OR2Bit)
		(_port
			((A)(BUS679))
			((B)(BUS687))
			((C)(BUS695))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 28(_array -1((_to i 0 i 1)))))
		(_port(_int C 1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 39(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 40(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 48(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS679 5 0 56(_arch(_uni))))
		(_sig(_int BUS687 5 0 57(_arch(_uni))))
		(_sig(_int BUS695 5 0 58(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 766           1607810542736 Fub1
(_unit VHDL(fub1 0 28(fub1 0 42))
	(_version ve4)
	(_time 1607810542737 2020.12.13 00:02:22)
	(_source(\../src/Fub1.vhd\))
	(_parameters tan)
	(_code 9d9a9a93cccacb8e9d9f8bc6c99b9f9e9c9b9b9a98)
	(_ent
		(_time 1607807323657)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 31(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 32(_array -1((_to i 0 i 1)))))
		(_port(_int outData 1 0 32(_ent(_out))))
		(_port(_int outA 1 0 33(_ent(_out))))
		(_port(_int outB 1 0 34(_ent(_out))))
		(_port(_int inC 1 0 35(_ent(_in))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000049 55 272           1607810542742 comutate
(_unit VHDL(fub3 0 27(comutate 0 32))
	(_version ve4)
	(_time 1607810542743 2020.12.13 00:02:22)
	(_source(\../src/comutate.vhd\))
	(_parameters tan)
	(_code acababfafafbfabfafa2baf7f8aaaeafafaaaaaba9)
	(_ent
		(_time 1607807439897)
	)
	(_use(std(standard)))
)
I 000051 55 1017          1607810542748 commutator
(_unit VHDL(fub2 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607810542749 2020.12.13 00:02:22)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code acababfafafbfabfacaabaf7f8aaaeafaeaaaaaba9)
	(_ent
		(_time 1607807486859)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 33(_array -1((_to i 0 i 1)))))
		(_port(_int outData 1 0 33(_ent(_out))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_prcs
			(comutator_process(_arch 0 0 46(_prcs(_trgt(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . commutator 1 -1)
)
I 000050 55 674           1607810542763 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607810542764 2020.12.13 00:02:22)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code bcbbebe9edeeeaaabeeca5e7e9baeabbbebfbebabe)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000045 55 1878          1607810542782 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607810542783 2020.12.13 00:02:22)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code cccb9e999e9b9adfcd9e8f969ccacecfceca9fcacd)
	(_ent
		(_time 1607807439845)
	)
	(_comp
		(Fub2
			(_object
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int inData 2 0 39(_ent (_in))))
				(_port(_int outData 3 0 40(_ent (_out))))
				(_port(_int outA 3 0 41(_ent (_out))))
				(_port(_int outB 3 0 42(_ent (_out))))
				(_port(_int inC 3 0 43(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 4 0 48(_ent (_in))))
				(_port(_int B 4 0 49(_ent (_in))))
				(_port(_int C 4 0 50(_ent (_out))))
			)
		)
	)
	(_inst U6 0 64(_comp Fub2)
		(_port
			((CLK)(CLK))
			((inData)(DATA))
			((outData)(C))
			((outA)(BUS679))
			((outB)(BUS687))
			((inC)(BUS695))
		)
		(_use(_ent . Fub2)
		)
	)
	(_inst U8 0 74(_comp OR2Bit)
		(_port
			((A)(BUS679))
			((B)(BUS687))
			((C)(BUS695))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 28(_array -1((_to i 0 i 1)))))
		(_port(_int C 1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 39(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 40(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 48(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS679 5 0 56(_arch(_uni))))
		(_sig(_int BUS687 5 0 57(_arch(_uni))))
		(_sig(_int BUS695 5 0 58(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 766           1607810582720 Fub1
(_unit VHDL(fub1 0 28(fub1 0 42))
	(_version ve4)
	(_time 1607810582721 2020.12.13 00:03:02)
	(_source(\../src/Fub1.vhd\))
	(_parameters tan)
	(_code cd9a9f999c9a9bdecdcfdb9699cbcfcecccbcbcac8)
	(_ent
		(_time 1607807323657)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 31(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 32(_array -1((_to i 0 i 1)))))
		(_port(_int outData 1 0 32(_ent(_out))))
		(_port(_int outA 1 0 33(_ent(_out))))
		(_port(_int outB 1 0 34(_ent(_out))))
		(_port(_int inC 1 0 35(_ent(_in))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000049 55 272           1607810582726 comutate
(_unit VHDL(fub3 0 27(comutate 0 32))
	(_version ve4)
	(_time 1607810582727 2020.12.13 00:03:02)
	(_source(\../src/comutate.vhd\))
	(_parameters tan)
	(_code cd9a9f999c9a9bdecec3db9699cbcfcececbcbcac8)
	(_ent
		(_time 1607807439897)
	)
	(_use(std(standard)))
)
I 000050 55 674           1607810582734 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607810582735 2020.12.13 00:03:02)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code dd8adf8e8b8f8bcbdf8dc48688db8bdadfdedfdbdf)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000045 55 1878          1607810582755 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607810582756 2020.12.13 00:03:02)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code fcabfbacaeabaaeffdaebfa6acfafefffefaaffafd)
	(_ent
		(_time 1607807439845)
	)
	(_comp
		(Fub2
			(_object
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int inData 2 0 39(_ent (_in))))
				(_port(_int outData 3 0 40(_ent (_out))))
				(_port(_int outA 3 0 41(_ent (_out))))
				(_port(_int outB 3 0 42(_ent (_out))))
				(_port(_int inC 3 0 43(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 4 0 48(_ent (_in))))
				(_port(_int B 4 0 49(_ent (_in))))
				(_port(_int C 4 0 50(_ent (_out))))
			)
		)
	)
	(_inst U6 0 64(_comp Fub2)
		(_port
			((CLK)(CLK))
			((inData)(DATA))
			((outData)(C))
			((outA)(BUS679))
			((outB)(BUS687))
			((inC)(BUS695))
		)
		(_use(_ent . Fub2)
		)
	)
	(_inst U8 0 74(_comp OR2Bit)
		(_port
			((A)(BUS679))
			((B)(BUS687))
			((C)(BUS695))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 28(_array -1((_to i 0 i 1)))))
		(_port(_int C 1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 39(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 40(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 48(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS679 5 0 56(_arch(_uni))))
		(_sig(_int BUS687 5 0 57(_arch(_uni))))
		(_sig(_int BUS695 5 0 58(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 766           1607810589538 Fub1
(_unit VHDL(fub1 0 28(fub1 0 42))
	(_version ve4)
	(_time 1607810589539 2020.12.13 00:03:09)
	(_source(\../src/Fub1.vhd\))
	(_parameters tan)
	(_code 792c7779752e2f6a797b6f222d7f7b7a787f7f7e7c)
	(_ent
		(_time 1607807323657)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 31(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 32(_array -1((_to i 0 i 1)))))
		(_port(_int outData 1 0 32(_ent(_out))))
		(_port(_int outA 1 0 33(_ent(_out))))
		(_port(_int outB 1 0 34(_ent(_out))))
		(_port(_int inC 1 0 35(_ent(_in))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000049 55 272           1607810589544 comutate
(_unit VHDL(fub3 0 27(comutate 0 32))
	(_version ve4)
	(_time 1607810589545 2020.12.13 00:03:09)
	(_source(\../src/comutate.vhd\))
	(_parameters tan)
	(_code 792c7779752e2f6a7a776f222d7f7b7a7a7f7f7e7c)
	(_ent
		(_time 1607807439897)
	)
	(_use(std(standard)))
)
I 000051 55 1005          1607810589550 commutator
(_unit VHDL(fub2 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607810589551 2020.12.13 00:03:09)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 792c7779752e2f6a797f6f222d7f7b7a7b7f7f7e7c)
	(_ent
		(_time 1607807486859)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 33(_array -1((_to i 0 i 1)))))
		(_port(_int outData 1 0 33(_ent(_out))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_prcs
			(comutator_process(_arch 0 0 46(_prcs(_trgt(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . commutator 1 -1)
)
I 000050 55 674           1607810589568 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607810589569 2020.12.13 00:03:09)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code 99ccc79792cbcf8f9bc980c2cc9fcf9e9b9a9b9f9b)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000045 55 1878          1607810589586 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607810589587 2020.12.13 00:03:09)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code a8fdf3ffa1fffebba9faebf2f8aeaaabaaaefbaea9)
	(_ent
		(_time 1607807439845)
	)
	(_comp
		(Fub2
			(_object
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int inData 2 0 39(_ent (_in))))
				(_port(_int outData 3 0 40(_ent (_out))))
				(_port(_int outA 3 0 41(_ent (_out))))
				(_port(_int outB 3 0 42(_ent (_out))))
				(_port(_int inC 3 0 43(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 4 0 48(_ent (_in))))
				(_port(_int B 4 0 49(_ent (_in))))
				(_port(_int C 4 0 50(_ent (_out))))
			)
		)
	)
	(_inst U6 0 64(_comp Fub2)
		(_port
			((CLK)(CLK))
			((inData)(DATA))
			((outData)(C))
			((outA)(BUS679))
			((outB)(BUS687))
			((inC)(BUS695))
		)
		(_use(_ent . Fub2)
		)
	)
	(_inst U8 0 74(_comp OR2Bit)
		(_port
			((A)(BUS679))
			((B)(BUS687))
			((C)(BUS695))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 28(_array -1((_to i 0 i 1)))))
		(_port(_int C 1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 39(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 40(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 48(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS679 5 0 56(_arch(_uni))))
		(_sig(_int BUS687 5 0 57(_arch(_uni))))
		(_sig(_int BUS695 5 0 58(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 766           1607810626250 Fub1
(_unit VHDL(fub1 0 28(fub1 0 42))
	(_version ve4)
	(_time 1607810626251 2020.12.13 00:03:46)
	(_source(\../src/Fub1.vhd\))
	(_parameters tan)
	(_code d8dbd98bd58f8ecbd8dace838cdedadbd9dededfdd)
	(_ent
		(_time 1607807323657)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 31(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 32(_array -1((_to i 0 i 1)))))
		(_port(_int outData 1 0 32(_ent(_out))))
		(_port(_int outA 1 0 33(_ent(_out))))
		(_port(_int outB 1 0 34(_ent(_out))))
		(_port(_int inC 1 0 35(_ent(_in))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000049 55 272           1607810626256 comutate
(_unit VHDL(fub3 0 27(comutate 0 32))
	(_version ve4)
	(_time 1607810626257 2020.12.13 00:03:46)
	(_source(\../src/comutate.vhd\))
	(_parameters tan)
	(_code d8dbd98bd58f8ecbdbd6ce838cdedadbdbdededfdd)
	(_ent
		(_time 1607807439897)
	)
	(_use(std(standard)))
)
I 000051 55 926           1607810626262 commutator
(_unit VHDL(fub2 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607810626263 2020.12.13 00:03:46)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code e8ebe9bae5bfbefbe8eefeb3bceeeaebeaeeeeefed)
	(_ent
		(_time 1607807486859)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 33(_array -1((_to i 0 i 1)))))
		(_port(_int outData 1 0 33(_ent(_out))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_prcs
			(comutator_process(_arch 0 0 46(_prcs(_simple)(_trgt(3)(4))(_sens(0))(_read(1(t_4_5))(1(t_2_3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . commutator 1 -1)
)
I 000050 55 674           1607810626279 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607810626280 2020.12.13 00:03:46)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code f8fba9a9f2aaaeeefaa8e1a3adfeaefffafbfafefa)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000045 55 1878          1607810626297 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607810626298 2020.12.13 00:03:46)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code 07045c01015051140655445d570105040501540106)
	(_ent
		(_time 1607807439845)
	)
	(_comp
		(Fub2
			(_object
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int inData 2 0 39(_ent (_in))))
				(_port(_int outData 3 0 40(_ent (_out))))
				(_port(_int outA 3 0 41(_ent (_out))))
				(_port(_int outB 3 0 42(_ent (_out))))
				(_port(_int inC 3 0 43(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 4 0 48(_ent (_in))))
				(_port(_int B 4 0 49(_ent (_in))))
				(_port(_int C 4 0 50(_ent (_out))))
			)
		)
	)
	(_inst U6 0 64(_comp Fub2)
		(_port
			((CLK)(CLK))
			((inData)(DATA))
			((outData)(C))
			((outA)(BUS679))
			((outB)(BUS687))
			((inC)(BUS695))
		)
		(_use(_ent . Fub2)
		)
	)
	(_inst U8 0 74(_comp OR2Bit)
		(_port
			((A)(BUS679))
			((B)(BUS687))
			((C)(BUS695))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 28(_array -1((_to i 0 i 1)))))
		(_port(_int C 1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 39(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 40(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 48(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS679 5 0 56(_arch(_uni))))
		(_sig(_int BUS687 5 0 57(_arch(_uni))))
		(_sig(_int BUS695 5 0 58(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 766           1607810690486 Fub1
(_unit VHDL(fub1 0 28(fub1 0 42))
	(_version ve4)
	(_time 1607810690487 2020.12.13 00:04:50)
	(_source(\../src/Fub1.vhd\))
	(_parameters tan)
	(_code c3c0c797c59495d0c3c1d59897c5c1c0c2c5c5c4c6)
	(_ent
		(_time 1607807323657)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 31(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 32(_array -1((_to i 0 i 1)))))
		(_port(_int outData 1 0 32(_ent(_out))))
		(_port(_int outA 1 0 33(_ent(_out))))
		(_port(_int outB 1 0 34(_ent(_out))))
		(_port(_int inC 1 0 35(_ent(_in))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000049 55 272           1607810690492 comutate
(_unit VHDL(fub3 0 27(comutate 0 32))
	(_version ve4)
	(_time 1607810690493 2020.12.13 00:04:50)
	(_source(\../src/comutate.vhd\))
	(_parameters tan)
	(_code d2d1d681d58584c1d1dcc48986d4d0d1d1d4d4d5d7)
	(_ent
		(_time 1607807439897)
	)
	(_use(std(standard)))
)
I 000051 55 912           1607810690498 commutator
(_unit VHDL(fub2 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607810690499 2020.12.13 00:04:50)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code d2d1d681d58584c1d2d5c48986d4d0d1d0d4d4d5d7)
	(_ent
		(_time 1607810690496)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_prcs
			(comutator_process(_arch 0 0 46(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . commutator 1 -1)
)
I 000050 55 674           1607810690517 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607810690518 2020.12.13 00:04:50)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code e2e1b6b0e2b0b4f4e0b2fbb9b7e4b4e5e0e1e0e4e0)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000045 55 766           1607810721452 Fub1
(_unit VHDL(fub1 0 28(fub1 0 42))
	(_version ve4)
	(_time 1607810721453 2020.12.13 00:05:21)
	(_source(\../src/Fub1.vhd\))
	(_parameters tan)
	(_code bce9e8e9eaebeaafbcbeaae7e8babebfbdbababbb9)
	(_ent
		(_time 1607807323657)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 31(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 32(_array -1((_to i 0 i 1)))))
		(_port(_int outData 1 0 32(_ent(_out))))
		(_port(_int outA 1 0 33(_ent(_out))))
		(_port(_int outB 1 0 34(_ent(_out))))
		(_port(_int inC 1 0 35(_ent(_in))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000049 55 272           1607810721458 comutate
(_unit VHDL(fub3 0 27(comutate 0 32))
	(_version ve4)
	(_time 1607810721459 2020.12.13 00:05:21)
	(_source(\../src/comutate.vhd\))
	(_parameters tan)
	(_code bce9e8e9eaebeaafbfb2aae7e8babebfbfbababbb9)
	(_ent
		(_time 1607807439897)
	)
	(_use(std(standard)))
)
I 000051 55 912           1607810721464 commutator
(_unit VHDL(fub2 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607810721465 2020.12.13 00:05:21)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code cb9e9f9f9c9c9dd8cbccdd909fcdc9c8c9cdcdccce)
	(_ent
		(_time 1607810690495)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_prcs
			(comutator_process(_arch 0 0 46(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . commutator 1 -1)
)
I 000050 55 674           1607810721477 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607810721478 2020.12.13 00:05:21)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code db8edf888b898dcdd98bc2808edd8ddcd9d8d9ddd9)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000051 55 912           1607810741323 commutator
(_unit VHDL(fub2 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607810741324 2020.12.13 00:05:41)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 5f58505d0c08094c5f5849040b595d5c5d5959585a)
	(_ent
		(_time 1607810690495)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_prcs
			(comutator_process(_arch 0 0 46(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . commutator 1 -1)
)
I 000045 55 766           1607810788260 Fub1
(_unit VHDL(fub1 0 28(fub1 0 42))
	(_version ve4)
	(_time 1607810788261 2020.12.13 00:06:28)
	(_source(\../src/Fub1.vhd\))
	(_parameters tan)
	(_code b8eabeedb5efeeabb8baaee3ecbebabbb9bebebfbd)
	(_ent
		(_time 1607807323657)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 31(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 32(_array -1((_to i 0 i 1)))))
		(_port(_int outData 1 0 32(_ent(_out))))
		(_port(_int outA 1 0 33(_ent(_out))))
		(_port(_int outB 1 0 34(_ent(_out))))
		(_port(_int inC 1 0 35(_ent(_in))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000049 55 272           1607810788266 comutate
(_unit VHDL(fub3 0 27(comutate 0 32))
	(_version ve4)
	(_time 1607810788267 2020.12.13 00:06:28)
	(_source(\../src/comutate.vhd\))
	(_parameters tan)
	(_code b8eabeedb5efeeabbbb6aee3ecbebabbbbbebebfbd)
	(_ent
		(_time 1607807439897)
	)
	(_use(std(standard)))
)
I 000051 55 912           1607810788272 commutator
(_unit VHDL(fub2 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607810788273 2020.12.13 00:06:28)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code b8eabeedb5efeeabb8bfaee3ecbebabbbabebebfbd)
	(_ent
		(_time 1607810690495)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_prcs
			(comutator_process(_arch 0 0 46(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . commutator 1 -1)
)
I 000050 55 674           1607810788285 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607810788286 2020.12.13 00:06:28)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code c89a9e9cc29a9edeca98d1939dce9ecfcacbcaceca)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000045 55 766           1607810795981 Fub1
(_unit VHDL(fub1 0 28(fub1 0 42))
	(_version ve4)
	(_time 1607810795982 2020.12.13 00:06:35)
	(_source(\../src/Fub1.vhd\))
	(_parameters tan)
	(_code df8c8c8c8c8889ccdfddc9848bd9dddcded9d9d8da)
	(_ent
		(_time 1607807323657)
	)
	(_object
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 31(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 32(_array -1((_to i 0 i 1)))))
		(_port(_int outData 1 0 32(_ent(_out))))
		(_port(_int outA 1 0 33(_ent(_out))))
		(_port(_int outB 1 0 34(_ent(_out))))
		(_port(_int inC 1 0 35(_ent(_in))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000049 55 272           1607810795987 comutate
(_unit VHDL(fub3 0 27(comutate 0 32))
	(_version ve4)
	(_time 1607810795988 2020.12.13 00:06:35)
	(_source(\../src/comutate.vhd\))
	(_parameters tan)
	(_code df8c8c8c8c8889ccdcd1c9848bd9dddcdcd9d9d8da)
	(_ent
		(_time 1607807439897)
	)
	(_use(std(standard)))
)
I 000051 55 912           1607810795993 commutator
(_unit VHDL(fub2 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607810795994 2020.12.13 00:06:35)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code df8c8c8c8c8889ccdfd8c9848bd9dddcddd9d9d8da)
	(_ent
		(_time 1607810690495)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_prcs
			(comutator_process(_arch 0 0 46(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . commutator 1 -1)
)
I 000050 55 674           1607810796005 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607810796006 2020.12.13 00:06:36)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code feadfdafa9aca8e8fcaee7a5abf8a8f9fcfdfcf8fc)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000051 55 912           1607810943918 commutator
(_unit VHDL(fub2 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607810943919 2020.12.13 00:09:03)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code c0c5c694c59796d3c0c7d69b94c6c2c3c2c6c6c7c5)
	(_ent
		(_time 1607810690495)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_prcs
			(comutator_process(_arch 0 0 46(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . commutator 1 -1)
)
I 000051 55 912           1607811030836 commutator
(_unit VHDL(fub2 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607811030837 2020.12.13 00:10:30)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 4a4448491e1d1c594a4d5c111e4c4849484c4c4d4f)
	(_ent
		(_time 1607810690495)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_prcs
			(comutator_process(_arch 0 0 46(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . commutator 1 -1)
)
I 000050 55 674           1607811030861 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607811030862 2020.12.13 00:10:30)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code 5a54085809080c4c580a43010f5c0c5d5859585c58)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000045 55 1325          1607811030884 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607811030885 2020.12.13 00:10:30)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code 79772e78712e2f6a792e3a23297f7b7a7b7f2a7f78)
	(_ent
		(_time 1607810721493)
	)
	(_comp
		(OR2Bit
			(_object
				(_port(_int A 1 0 38(_ent (_in))))
				(_port(_int B 1 0 39(_ent (_in))))
				(_port(_int C 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U8 0 54(_comp OR2Bit)
		(_port
			((A)(BUS679))
			((B(0))(BUS687(7)))
			((B(1))(BUS687(6)))
			((C)(BUS695))
		)
		(_use(_ent . OR2Bit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_port(_int C 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 38(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS679 2 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS687 3 0 47(_arch(_uni))))
		(_sig(_int BUS695 2 0 48(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 556           1607811030896 \OR\
(_unit VHDL(\OR\ 0 24(\OR\ 0 32))
	(_version ve4)
	(_time 1607811030897 2020.12.13 00:10:30)
	(_source(\../compile/OR.vhd\))
	(_parameters tan)
	(_code 8984de85d6dddf9cdadacad18e8c8b8cda8cda8ddf)
	(_ent
		(_time 1607811030892)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 26(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 26(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int C 0 0 28(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000051 55 912           1607811092875 commutator
(_unit VHDL(fub2 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607811092876 2020.12.13 00:11:32)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 9998999795cecf8a999e8fc2cd9f9b9a9b9f9f9e9c)
	(_ent
		(_time 1607810690495)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_prcs
			(comutator_process(_arch 0 0 46(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . commutator 1 -1)
)
I 000051 55 917           1607811154933 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607811154934 2020.12.13 00:12:34)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 0808020e565f081f0f0e1c52580f0c0e5e0f0a0e0b)
	(_ent
		(_time 1607811154929)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_prcs
			(comutator_process(_arch 0 0 46(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . commutator 1 -1)
)
I 000051 55 917           1607811165547 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607811165548 2020.12.13 00:12:45)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 79767878262e796e7e7f6d23297e7d7f2f7e7b7f7a)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_prcs
			(comutator_process(_arch 0 0 46(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . commutator 1 -1)
)
I 000050 55 674           1607811165572 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607811165573 2020.12.13 00:12:45)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code 9996cd9792cbcf8f9bc980c2cc9fcf9e9b9a9b9f9b)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000045 55 556           1607811165609 \OR\
(_unit VHDL(\OR\ 0 24(\OR\ 0 32))
	(_version ve4)
	(_time 1607811165610 2020.12.13 00:12:45)
	(_source(\../compile/OR.vhd\))
	(_parameters tan)
	(_code b8b4e9eee6eceeadebebfbe0bfbdbabdebbdebbcee)
	(_ent
		(_time 1607811030891)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 26(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 26(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int C 0 0 28(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 917           1607811197456 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607811197457 2020.12.13 00:13:17)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 1c1a491b194b1c0b1b1a08464c1b181a4a1b1e1a1f)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_prcs
			(comutator_process(_arch 0 0 46(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . commutator 1 -1)
)
I 000050 55 674           1607811197479 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607811197480 2020.12.13 00:13:17)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code 3b3d3b3f6b696d2d396b22606e3d6d3c3938393d39)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000045 55 1325          1607811197495 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607811197496 2020.12.13 00:13:17)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code 4a4c4f481a1d1c594a1d09101a4c4849484c194c4b)
	(_ent
		(_time 1607810721493)
	)
	(_comp
		(OR2Bit
			(_object
				(_port(_int A 1 0 38(_ent (_in))))
				(_port(_int B 1 0 39(_ent (_in))))
				(_port(_int C 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U8 0 54(_comp OR2Bit)
		(_port
			((A)(BUS679))
			((B(0))(BUS687(7)))
			((B(1))(BUS687(6)))
			((C)(BUS695))
		)
		(_use(_ent . OR2Bit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_port(_int C 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 38(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS679 2 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS687 3 0 47(_arch(_uni))))
		(_sig(_int BUS695 2 0 48(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 917           1607811218858 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607811218859 2020.12.13 00:13:38)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code bababbeebdedbaadbdbcaee0eabdbebcecbdb8bcb9)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_prcs
			(comutator_process(_arch 0 0 46(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . commutator 1 -1)
)
I 000050 55 674           1607811218875 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607811218876 2020.12.13 00:13:38)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code c9c99d9dc29b9fdfcb99d0929ccf9fcecbcacbcfcb)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000045 55 1325          1607811218889 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607811218890 2020.12.13 00:13:38)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code d9d9888bd18e8fcad98e9a8389dfdbdadbdf8adfd8)
	(_ent
		(_time 1607810721493)
	)
	(_comp
		(OR2Bit
			(_object
				(_port(_int A 1 0 38(_ent (_in))))
				(_port(_int B 1 0 39(_ent (_in))))
				(_port(_int C 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U8 0 54(_comp OR2Bit)
		(_port
			((A)(BUS679))
			((B(0))(BUS687(7)))
			((B(1))(BUS687(6)))
			((C)(BUS695))
		)
		(_use(_ent . OR2Bit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_port(_int C 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 38(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS679 2 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS687 3 0 47(_arch(_uni))))
		(_sig(_int BUS695 2 0 48(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2397          1607811300870 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607811300871 2020.12.13 00:15:00)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code 194e491e114e4f0a1f165a43491f1b1a1b1f4a1f18)
	(_ent
		(_time 1607810721493)
	)
	(_comp
		(comutator
			(_object
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int inData 2 0 46(_ent (_in))))
				(_port(_int outData 2 0 47(_ent (_out))))
				(_port(_int outA 3 0 48(_ent (_out))))
				(_port(_int outB 3 0 49(_ent (_out))))
				(_port(_int inC 3 0 50(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 1 0 38(_ent (_in))))
				(_port(_int B 1 0 39(_ent (_in))))
				(_port(_int C 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U13 0 70(_comp comutator)
		(_port
			((CLK)(Dangling_Input_Signal))
			((inData)(DATA))
			((outData)(C))
			((outA)(BUS1156))
			((outB(0))(BUS687(7)))
			((outB(1))(BUS687(6)))
			((inC)(BUS695))
		)
		(_use(_ent . comutator)
			(_port
				((CLK)(CLK))
				((inData)(inData))
				((outData)(outData))
				((outA)(outA))
				((outB)(outB))
				((inC)(inC))
			)
		)
	)
	(_inst U8 0 81(_comp OR2Bit)
		(_port
			((A)(BUS1156))
			((B(0))(BUS687(7)))
			((B(1))(BUS687(6)))
			((C)(BUS695))
		)
		(_use(_ent . OR2Bit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_port(_int C 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 38(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 46(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 48(_array -1((_to i 0 i 1)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 55(_arch((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS1156 4 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS687 5 0 60(_arch(_uni))))
		(_sig(_int BUS695 4 0 61(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 64(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment(_trgt(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . lab2 1 -1)
)
I 000051 55 917           1607811403354 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607811403355 2020.12.13 00:16:43)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 6e6b6e6e6d396e7969687a343e696a6838696c686d)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_prcs
			(comutator_process(_arch 0 0 46(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . commutator 1 -1)
)
I 000050 55 674           1607811403376 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607811403377 2020.12.13 00:16:43)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code 7d78287d2b2f2b6b7f2d6426287b2b7a7f7e7f7b7f)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000045 55 2397          1607811403390 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607811403391 2020.12.13 00:16:43)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code 8d88dd83d8dadb9e8b82ced7dd8b8f8e8f8bde8b8c)
	(_ent
		(_time 1607810721493)
	)
	(_comp
		(comutator
			(_object
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int inData 2 0 46(_ent (_in))))
				(_port(_int outData 2 0 47(_ent (_out))))
				(_port(_int outA 3 0 48(_ent (_out))))
				(_port(_int outB 3 0 49(_ent (_out))))
				(_port(_int inC 3 0 50(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 1 0 38(_ent (_in))))
				(_port(_int B 1 0 39(_ent (_in))))
				(_port(_int C 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U13 0 70(_comp comutator)
		(_port
			((CLK)(Dangling_Input_Signal))
			((inData)(DATA))
			((outData)(C))
			((outA)(BUS1156))
			((outB(0))(BUS687(7)))
			((outB(1))(BUS687(6)))
			((inC)(BUS695))
		)
		(_use(_ent . comutator)
			(_port
				((CLK)(CLK))
				((inData)(inData))
				((outData)(outData))
				((outA)(outA))
				((outB)(outB))
				((inC)(inC))
			)
		)
	)
	(_inst U8 0 81(_comp OR2Bit)
		(_port
			((A)(BUS1156))
			((B(0))(BUS687(7)))
			((B(1))(BUS687(6)))
			((C)(BUS695))
		)
		(_use(_ent . OR2Bit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_port(_int C 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 38(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 46(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 48(_array -1((_to i 0 i 1)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 55(_arch((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS1156 4 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS687 5 0 60(_arch(_uni))))
		(_sig(_int BUS695 4 0 61(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 64(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment(_trgt(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . lab2 1 -1)
)
I 000051 55 996           1607811460136 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607811460137 2020.12.13 00:17:40)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 3b3c393e3f6c3b2c3c3d2f616b3c3f3d6d3c393d38)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_prcs
			(comutator_process(_arch 0 0 46(_prcs(_trgt(2)(3)(4))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . commutator 1 -1)
)
I 000050 55 674           1607811460160 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607811460161 2020.12.13 00:17:40)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code 4b4c1c481b191d5d491b52101e4d1d4c4948494d49)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000045 55 2397          1607811460174 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607811460175 2020.12.13 00:17:40)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code 5a5d08590a0d0c495c5519000a5c5859585c095c5b)
	(_ent
		(_time 1607810721493)
	)
	(_comp
		(comutator
			(_object
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int inData 2 0 46(_ent (_in))))
				(_port(_int outData 2 0 47(_ent (_out))))
				(_port(_int outA 3 0 48(_ent (_out))))
				(_port(_int outB 3 0 49(_ent (_out))))
				(_port(_int inC 3 0 50(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 1 0 38(_ent (_in))))
				(_port(_int B 1 0 39(_ent (_in))))
				(_port(_int C 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U13 0 70(_comp comutator)
		(_port
			((CLK)(Dangling_Input_Signal))
			((inData)(DATA))
			((outData)(C))
			((outA)(BUS1156))
			((outB(0))(BUS687(7)))
			((outB(1))(BUS687(6)))
			((inC)(BUS695))
		)
		(_use(_ent . comutator)
			(_port
				((CLK)(CLK))
				((inData)(inData))
				((outData)(outData))
				((outA)(outA))
				((outB)(outB))
				((inC)(inC))
			)
		)
	)
	(_inst U8 0 81(_comp OR2Bit)
		(_port
			((A)(BUS1156))
			((B(0))(BUS687(7)))
			((B(1))(BUS687(6)))
			((C)(BUS695))
		)
		(_use(_ent . OR2Bit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_port(_int C 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 38(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 46(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 48(_array -1((_to i 0 i 1)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 55(_arch((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS1156 4 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS687 5 0 60(_arch(_uni))))
		(_sig(_int BUS695 4 0 61(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 64(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment(_trgt(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . lab2 1 -1)
)
I 000045 55 2397          1607811575594 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607811575595 2020.12.13 00:19:35)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code 386a6f3d316f6e2b3e377b62683e3a3b3a3e6b3e39)
	(_ent
		(_time 1607810721493)
	)
	(_comp
		(comutator
			(_object
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int inData 2 0 46(_ent (_in))))
				(_port(_int outData 2 0 47(_ent (_out))))
				(_port(_int outA 3 0 48(_ent (_out))))
				(_port(_int outB 3 0 49(_ent (_out))))
				(_port(_int inC 3 0 50(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 1 0 38(_ent (_in))))
				(_port(_int B 1 0 39(_ent (_in))))
				(_port(_int C 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U13 0 70(_comp comutator)
		(_port
			((CLK)(Dangling_Input_Signal))
			((inData)(DATA))
			((outData)(C))
			((outA)(BUS1156))
			((outB(0))(BUS687(7)))
			((outB(1))(BUS687(6)))
			((inC)(BUS695))
		)
		(_use(_ent . comutator)
			(_port
				((CLK)(CLK))
				((inData)(inData))
				((outData)(outData))
				((outA)(outA))
				((outB)(outB))
				((inC)(inC))
			)
		)
	)
	(_inst U8 0 81(_comp OR2Bit)
		(_port
			((A)(BUS1156))
			((B(0))(BUS687(7)))
			((B(1))(BUS687(6)))
			((C)(BUS695))
		)
		(_use(_ent . OR2Bit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_port(_int C 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 38(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 46(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 48(_array -1((_to i 0 i 1)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 55(_arch((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS1156 4 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS687 5 0 60(_arch(_uni))))
		(_sig(_int BUS695 4 0 61(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 64(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment(_trgt(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . lab2 1 -1)
)
I 000051 55 996           1607811711904 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607811711905 2020.12.13 00:21:51)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code b1e2bae5e6e6b1a6b6b7a5ebe1b6b5b7e7b6b3b7b2)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_prcs
			(comutator_process(_arch 0 0 46(_prcs(_trgt(2)(3)(4))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . commutator 1 -1)
)
I 000050 55 674           1607811711925 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607811711926 2020.12.13 00:21:51)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code c0939e94c29296d6c290d99b95c696c7c2c3c2c6c2)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000045 55 2167          1607811711939 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607811711940 2020.12.13 00:21:51)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code d0838b82d18786c3d180938a80d6d2d3d2d683d6d1)
	(_ent
		(_time 1607810721493)
	)
	(_comp
		(comutator
			(_object
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int inData 1 0 39(_ent (_in))))
				(_port(_int outData 1 0 40(_ent (_out))))
				(_port(_int outA 2 0 41(_ent (_out))))
				(_port(_int outB 2 0 42(_ent (_out))))
				(_port(_int inC 2 0 43(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 3 0 48(_ent (_in))))
				(_port(_int B 3 0 49(_ent (_in))))
				(_port(_int C 3 0 50(_ent (_out))))
			)
		)
	)
	(_inst U14 0 64(_comp comutator)
		(_port
			((CLK)(CLK))
			((inData)(DATA))
			((outData)(C))
			((outA)(BUS1297))
			((outB(0))(BUS687(7)))
			((outB(1))(BUS687(6)))
			((inC)(BUS695))
		)
		(_use(_ent . comutator)
			(_port
				((CLK)(CLK))
				((inData)(inData))
				((outData)(outData))
				((outA)(outA))
				((outB)(outB))
				((inC)(inC))
			)
		)
	)
	(_inst U8 0 75(_comp OR2Bit)
		(_port
			((A)(BUS1297))
			((B(0))(BUS687(7)))
			((B(1))(BUS687(6)))
			((C)(BUS695))
		)
		(_use(_ent . OR2Bit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_port(_int C 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 39(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 41(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 48(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS1297 4 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS687 5 0 57(_arch(_uni))))
		(_sig(_int BUS695 4 0 58(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 996           1607811755719 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607811755720 2020.12.13 00:22:35)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code d5dad5878682d5c2d2d3c18f85d2d1d383d2d7d3d6)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_prcs
			(comutator_process(_arch 0 0 46(_prcs(_trgt(2)(3)(4))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . commutator 1 -1)
)
I 000050 55 674           1607811755744 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607811755745 2020.12.13 00:22:35)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code f4fba1a5f2a6a2e2f6a4edafa1f2a2f3f6f7f6f2f6)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000045 55 2167          1607811755758 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607811755759 2020.12.13 00:22:35)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code 040b5302015352170554475e540206070602570205)
	(_ent
		(_time 1607810721493)
	)
	(_comp
		(comutator
			(_object
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int inData 1 0 39(_ent (_in))))
				(_port(_int outData 1 0 40(_ent (_out))))
				(_port(_int outA 2 0 41(_ent (_out))))
				(_port(_int outB 2 0 42(_ent (_out))))
				(_port(_int inC 2 0 43(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 3 0 48(_ent (_in))))
				(_port(_int B 3 0 49(_ent (_in))))
				(_port(_int C 3 0 50(_ent (_out))))
			)
		)
	)
	(_inst U14 0 64(_comp comutator)
		(_port
			((CLK)(CLK))
			((inData)(DATA))
			((outData)(C))
			((outA)(BUS1297))
			((outB(0))(BUS687(7)))
			((outB(1))(BUS687(6)))
			((inC)(BUS695))
		)
		(_use(_ent . comutator)
			(_port
				((CLK)(CLK))
				((inData)(inData))
				((outData)(outData))
				((outA)(outA))
				((outB)(outB))
				((inC)(inC))
			)
		)
	)
	(_inst U8 0 75(_comp OR2Bit)
		(_port
			((A)(BUS1297))
			((B(0))(BUS687(7)))
			((B(1))(BUS687(6)))
			((C)(BUS695))
		)
		(_use(_ent . OR2Bit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_port(_int C 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 39(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 41(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 48(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS1297 4 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS687 5 0 57(_arch(_uni))))
		(_sig(_int BUS695 4 0 58(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1095          1607812230016 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607812230017 2020.12.13 00:30:30)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 8edc8d808dd98e99898e9ad4de898a88d8898c888d)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2)(3)(4))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . commutator 1 -1)
)
I 000051 55 1095          1607812292340 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607812292341 2020.12.13 00:31:32)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 06530100565106110104125c560102005001040005)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2)(3)(4))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . commutator 1 -1)
)
I 000045 55 1327          1607812298614 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607812298615 2020.12.13 00:31:38)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code 8fdd8f81d8d8d99c8fd8ccd5df898d8c8d89dc898e)
	(_ent
		(_time 1607810721493)
	)
	(_comp
		(OR2Bit
			(_object
				(_port(_int A 1 0 38(_ent (_in))))
				(_port(_int B 1 0 39(_ent (_in))))
				(_port(_int C 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U8 0 54(_comp OR2Bit)
		(_port
			((A)(BUS1297))
			((B(0))(BUS687(7)))
			((B(1))(BUS687(6)))
			((C)(BUS695))
		)
		(_use(_ent . OR2Bit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_port(_int C 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 38(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS1297 2 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS687 3 0 47(_arch(_uni))))
		(_sig(_int BUS695 2 0 48(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1327          1607812349554 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607812349555 2020.12.13 00:32:29)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code 89ded98781dedf9a89decad3d98f8b8a8b8fda8f88)
	(_ent
		(_time 1607810721493)
	)
	(_comp
		(OR2Bit
			(_object
				(_port(_int A 1 0 38(_ent (_in))))
				(_port(_int B 1 0 39(_ent (_in))))
				(_port(_int C 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U8 0 54(_comp OR2Bit)
		(_port
			((A)(BUS1297))
			((B(0))(BUS687(7)))
			((B(1))(BUS687(6)))
			((C)(BUS695))
		)
		(_use(_ent . OR2Bit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_port(_int C 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 38(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS1297 2 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS687 3 0 47(_arch(_uni))))
		(_sig(_int BUS695 2 0 48(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1327          1607812366482 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607812366483 2020.12.13 00:32:46)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code a3f0f5f4a1f4f5b0a3f4e0f9f3a5a1a0a1a5f0a5a2)
	(_ent
		(_time 1607810721493)
	)
	(_comp
		(OR2Bit
			(_object
				(_port(_int A 1 0 38(_ent (_in))))
				(_port(_int B 1 0 39(_ent (_in))))
				(_port(_int C 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U8 0 54(_comp OR2Bit)
		(_port
			((A)(BUS1297))
			((B(0))(BUS687(7)))
			((B(1))(BUS687(6)))
			((C)(BUS695))
		)
		(_use(_ent . OR2Bit)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_port(_int C 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 38(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS1297 2 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS687 3 0 47(_arch(_uni))))
		(_sig(_int BUS695 2 0 48(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1095          1607812410537 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607812410538 2020.12.13 00:33:30)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code c1cec3949696c1d6c6c3d59b91c6c5c797c6c3c7c2)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2)(3)(4))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . commutator 1 -1)
)
I 000050 55 674           1607812410554 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607812410555 2020.12.13 00:33:30)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code d1de8682d28387c7d381c88a84d787d6d3d2d3d7d3)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000045 55 752           1607812410568 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607812410569 2020.12.13 00:33:30)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code e1eeb3b2e1b6b7f2e2eea2bbb1e7e3e2e3e7b2e7e0)
	(_ent
		(_time 1607810721493)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_port(_int C 0 0 28(_ent(_out))))
		(_sig(_int NET1116 -1 0 36(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_alias((NET1116)(CLK)))(_simpleassign BUF)(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . lab2 1 -1)
)
I 000051 55 1095          1607812513370 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607812513371 2020.12.13 00:35:13)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 6d696d6d6f3a6d7a6a6f79373d6a696b3b6a6f6b6e)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2)(3)(4))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . commutator 1 -1)
)
I 000050 55 674           1607812513387 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607812513388 2020.12.13 00:35:13)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code 7d79287d2b2f2b6b7f2d6426287b2b7a7f7e7f7b7f)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000045 55 2019          1607812513400 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607812513401 2020.12.13 00:35:13)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code 8d89dd83d8dadb9e8b8fced7dd8b8f8e8f8bde8b8c)
	(_ent
		(_time 1607810721493)
	)
	(_comp
		(comutator
			(_object
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int inData 1 0 39(_ent (_in))))
				(_port(_int outData 1 0 40(_ent (_out))))
				(_port(_int outA 2 0 41(_ent (_out))))
				(_port(_int outB 2 0 42(_ent (_out))))
				(_port(_int inC 2 0 43(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 3 0 48(_ent (_in))))
				(_port(_int B 3 0 49(_ent (_in))))
				(_port(_int C 3 0 50(_ent (_out))))
			)
		)
	)
	(_inst U15 0 65(_comp comutator)
		(_port
			((CLK)(NET1116))
			((inData)(DATA))
			((outData)(C))
			((outA)(BUS1536))
			((outB)(BUS1544))
			((inC)(BUS1552))
		)
		(_use(_ent . comutator)
		)
	)
	(_inst U16 0 75(_comp OR2Bit)
		(_port
			((A)(BUS1536))
			((B)(BUS1544))
			((C)(BUS1552))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_port(_int C 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 39(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 41(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 48(_array -1((_to i 0 i 1)))))
		(_sig(_int NET1116 -1 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 57(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS1536 4 0 57(_arch(_uni))))
		(_sig(_int BUS1544 4 0 58(_arch(_uni))))
		(_sig(_int BUS1552 4 0 59(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((NET1116)(CLK)))(_simpleassign BUF)(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . lab2 1 -1)
)
I 000050 55 674           1607812782761 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607812782762 2020.12.13 00:39:42)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code bcb9bce9edeeeaaabeeca5e7e9baeabbbebfbebabe)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000045 55 2019          1607812782785 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607812782786 2020.12.13 00:39:42)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code ccc9c9999e9b9adfcace8f969ccacecfceca9fcacd)
	(_ent
		(_time 1607810721493)
	)
	(_comp
		(comutator
			(_object
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int inData 1 0 39(_ent (_in))))
				(_port(_int outData 1 0 40(_ent (_out))))
				(_port(_int outA 2 0 41(_ent (_out))))
				(_port(_int outB 2 0 42(_ent (_out))))
				(_port(_int inC 2 0 43(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 3 0 48(_ent (_in))))
				(_port(_int B 3 0 49(_ent (_in))))
				(_port(_int C 3 0 50(_ent (_out))))
			)
		)
	)
	(_inst U15 0 65(_comp comutator)
		(_port
			((CLK)(NET1116))
			((inData)(DATA))
			((outData)(C))
			((outA)(BUS1536))
			((outB)(BUS1544))
			((inC)(BUS1552))
		)
		(_use(_ent . comutator)
		)
	)
	(_inst U16 0 75(_comp OR2Bit)
		(_port
			((A)(BUS1536))
			((B)(BUS1544))
			((C)(BUS1552))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_port(_int C 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 39(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 41(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 48(_array -1((_to i 0 i 1)))))
		(_sig(_int NET1116 -1 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 57(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS1536 4 0 57(_arch(_uni))))
		(_sig(_int BUS1544 4 0 58(_arch(_uni))))
		(_sig(_int BUS1552 4 0 59(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((NET1116)(CLK)))(_simpleassign BUF)(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . lab2 1 -1)
)
I 000051 55 1095          1607813064871 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607813064872 2020.12.13 00:44:24)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code b9b7eeede6eeb9aebebbade3e9bebdbfefbebbbfba)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2)(3)(4))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . commutator 1 -1)
)
I 000051 55 1117          1607813226739 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607813226740 2020.12.13 00:47:06)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code fdfbfbadffaafdeafaf2e9a7adfaf9fbabfafffbfe)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2)(3)(4))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0)
	)
	(_model . commutator 1 -1)
)
I 000051 55 1117          1607813479226 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607813479227 2020.12.13 00:51:19)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 5102525206065146565e450b015655570756535752)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2)(3)(4))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0)
	)
	(_model . commutator 1 -1)
)
I 000051 55 1117          1607813496793 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607813496794 2020.12.13 00:51:36)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code ebefecb8efbcebfcece4ffb1bbecefedbdece9ede8)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2)(3)(4))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0)
	)
	(_model . commutator 1 -1)
)
I 000051 55 1117          1607813711299 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607813711300 2020.12.13 00:55:11)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code cfcf9d9acf98cfd8c8c0db959fc8cbc999c8cdc9cc)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2)(3)(4))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0)
	)
	(_model . commutator 1 -1)
)
I 000051 55 1117          1607813721053 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607813721054 2020.12.13 00:55:21)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code f5faf6a5a6a2f5e2f2fae1afa5f2f1f3a3f2f7f3f6)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2)(3)(4))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0)
	)
	(_model . commutator 1 -1)
)
I 000051 55 1117          1607813737106 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607813737107 2020.12.13 00:55:37)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code a4f1f1f3f6f3a4b3a3abb0fef4a3a0a2f2a3a6a2a7)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2)(3)(4))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0)
	)
	(_model . commutator 1 -1)
)
I 000051 55 1117          1607813749680 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607813749681 2020.12.13 00:55:49)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code c6c0c5939691c6d1c1c9d29c96c1c2c090c1c4c0c5)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2)(3)(4))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0)
	)
	(_model . commutator 1 -1)
)
I 000051 55 1117          1607813940664 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607813940665 2020.12.13 00:59:00)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code ce9d9c9bcd99ced9c9c0da949ec9cac898c9ccc8cd)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2)(3)(4))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0)
	)
	(_model . commutator 1 -1)
)
I 000051 55 1117          1607813942625 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607813942626 2020.12.13 00:59:02)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 6f3f6e6f6f386f7868617b353f686b6939686d696c)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2)(3)(4))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0)
	)
	(_model . commutator 1 -1)
)
I 000051 55 1117          1607813986422 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607813986423 2020.12.13 00:59:46)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 848bd38ad6d38493838a90ded4838082d283868287)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2)(3)(4))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0)
	)
	(_model . commutator 1 -1)
)
I 000051 55 1117          1607814072446 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607814072447 2020.12.13 01:01:12)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 94c7c39bc6c39483939a80cec4939092c293969297)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2)(3)(4))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0)
	)
	(_model . commutator 1 -1)
)
I 000051 55 1117          1607814087491 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607814087492 2020.12.13 01:01:27)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 5a5e51595d0d5a4d5d544e000a5d5e5c0c5d585c59)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2)(3)(4))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0)
	)
	(_model . commutator 1 -1)
)
I 000051 55 1135          1607814168286 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607814168287 2020.12.13 01:02:48)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code f7f7f7a7a6a0f7e0f0f7e3ada7f0f3f1a1f0f5f1f4)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2)(3)(4))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . commutator 1 -1)
)
I 000051 55 1167          1607814254153 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607814254154 2020.12.13 01:04:14)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 5b0f5b585f0c5b4c5c5b4f010b5c5f5d0d5c595d58)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2)(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . commutator 1 -1)
)
I 000051 55 1167          1607814275327 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607814275328 2020.12.13 01:04:35)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 0f090a090f580f18080f1b555f080b0959080d090c)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2)(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . commutator 1 -1)
)
I 000051 55 1167          1607814315891 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607814315892 2020.12.13 01:05:15)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 81d6868fd6d68196868195dbd1868587d786838782)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2)(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . commutator 1 -1)
)
I 000051 55 1135          1607814359852 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607814359853 2020.12.13 01:05:59)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 4241414016154255454d5618124546441445404441)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2)(3)(4))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . commutator 1 -1)
)
I 000051 55 1167          1607814413622 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607814413623 2020.12.13 01:06:53)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 47434645161047504048531d174043411140454144)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2)(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . commutator 1 -1)
)
I 000051 55 1143          1607814491079 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607814491080 2020.12.13 01:08:11)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code d5d6d6878682d5c2d2dac18f85d2d1d383d2d7d3d6)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0)
	)
	(_model . commutator 1 -1)
)
I 000051 55 1156          1607814663356 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607814663357 2020.12.13 01:11:03)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code ce9ecc9bcd99ced9c9c1da949ec9cac898c9ccc8cd)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2(t_4_5))(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0)
	)
	(_model . commutator 1 -1)
)
I 000051 55 1319          1607814989516 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607814989517 2020.12.13 01:16:29)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code da898b88dd8ddacddd8cce808adddedc8cddd8dcd9)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 43(_array -1((_to i 0 i 5)))))
		(_sig(_int nextData 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_var(_int check -2 0 49(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 48(_prcs(_trgt(2(t_4_5))(3)(4)(6))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . commutator 1 -1)
)
I 000051 55 1315          1607815021613 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607815021614 2020.12.13 01:17:01)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 3838323d666f382f3f6e2c62683f3c3e6e3f3a3e3b)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 43(_array -1((_to i 0 i 5)))))
		(_sig(_int nextData 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_var(_int check -2 0 49(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 48(_prcs(_trgt(2)(3)(4)(6))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5)(6))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . commutator 1 -1)
)
I 000051 55 1309          1607815049628 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607815049629 2020.12.13 01:17:29)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code a7f5a2f0f6f0a7b0a0f1b3fdf7a0a3a1f1a0a5a1a4)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 43(_array -1((_to i 0 i 5)))))
		(_sig(_int nextData 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_var(_int check -2 0 49(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 48(_prcs(_trgt(3)(4)(6))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . commutator 1 -1)
)
I 000051 55 1285          1607815080954 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607815080955 2020.12.13 01:18:00)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 080b0a0e565f081f0f5e1c52580f0c0e5e0f0a0e0b)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 43(_array -1((_to i 0 i 5)))))
		(_sig(_int nextData 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_var(_int check -2 0 49(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 48(_prcs(_trgt(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0)
	)
	(_model . commutator 1 -1)
)
I 000051 55 1300          1607815109138 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607815109139 2020.12.13 01:18:29)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 237776277674233424753779732427257524212520)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 43(_array -1((_to i 0 i 5)))))
		(_sig(_int nextData 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_var(_int check -2 0 49(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 48(_prcs(_trgt(6)(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(0)
	)
	(_model . commutator 1 -1)
)
I 000051 55 1309          1607815278122 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607815278123 2020.12.13 01:21:18)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 3b383b3e3f6c3b2c3c6d2f616b3c3f3d6d3c393d38)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 43(_array -1((_to i 0 i 5)))))
		(_sig(_int nextData 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_var(_int check -2 0 49(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 48(_prcs(_trgt(3)(4)(6))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . commutator 1 -1)
)
I 000051 55 1285          1607815297388 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607815297389 2020.12.13 01:21:37)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 7d722b7c7f2a7d6a7a2b69272d7a797b2b7a7f7b7e)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 43(_array -1((_to i 0 i 5)))))
		(_sig(_int nextData 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_var(_int check -2 0 49(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 48(_prcs(_trgt(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0)
	)
	(_model . commutator 1 -1)
)
I 000051 55 1309          1607815311983 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607815311984 2020.12.13 01:21:51)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 7f2d7b7e7f287f6878296b252f787b7929787d797c)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 43(_array -1((_to i 0 i 5)))))
		(_sig(_int nextData 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_var(_int check -2 0 49(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 48(_prcs(_trgt(3)(4)(6))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . commutator 1 -1)
)
I 000051 55 1322          1607815767626 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607815767627 2020.12.13 01:29:27)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 57020654060057405001430d075053510150555154)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 43(_array -1((_to i 0 i 5)))))
		(_sig(_int nextData 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_var(_int check -2 0 49(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 48(_prcs(_trgt(2(t_4_5))(2(t_0_3))(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(0)
	)
	(_model . commutator 1 -1)
)
I 000051 55 1319          1607815838168 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607815838169 2020.12.13 01:30:38)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code eab8bcb9edbdeafdedbcfeb0baedeeecbcede8ece9)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 43(_array -1((_to i 0 i 5)))))
		(_sig(_int nextData 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_var(_int check -2 0 49(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 48(_prcs(_trgt(2(t_4_5))(2)(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . commutator 1 -1)
)
I 000051 55 1319          1607859696206 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607859696207 2020.12.13 13:41:36)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 5a5d5e595d0d5a4d5d0c4e000a5d5e5c0c5d585c59)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 43(_array -1((_to i 0 i 5)))))
		(_sig(_int nextData 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_var(_int check -2 0 49(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 48(_prcs(_trgt(2(t_4_5))(2)(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . commutator 1 -1)
)
I 000050 55 674           1607859696235 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607859696236 2020.12.13 13:41:36)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code 797e2879722b2f6f7b2960222c7f2f7e7b7a7b7f7b)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000045 55 2235          1607859696256 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607859696257 2020.12.13 13:41:36)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code 989fcc9791cfce8b9e96dbc2c89e9a9b9a9ecb9e99)
	(_ent
		(_time 1607810721493)
	)
	(_comp
		(comutator
			(_object
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int inData 1 0 39(_ent (_in))))
				(_port(_int outData 1 0 40(_ent (_out))))
				(_port(_int outA 2 0 41(_ent (_out))))
				(_port(_int outB 2 0 42(_ent (_out))))
				(_port(_int inC 2 0 43(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 3 0 51(_ent (_in))))
				(_port(_int B 3 0 52(_ent (_in))))
				(_port(_int C 3 0 53(_ent (_out))))
			)
		)
		(Fub5
			(_object
			)
		)
	)
	(_inst U15 0 68(_comp comutator)
		(_port
			((CLK)(NET1116))
			((inData)(DATA))
			((outA)(BUS1536))
			((outB)(BUS1544))
			((inC)(BUS1552))
		)
		(_use(_ent . comutator)
			(_port
				((CLK)(CLK))
				((inData)(inData))
				((outData)(outData))
				((outA)(outA))
				((outB)(outB))
				((inC)(inC))
			)
		)
	)
	(_inst U16 0 77(_comp OR2Bit)
		(_port
			((A)(BUS1536))
			((B)(BUS1544))
			((C)(BUS1552))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_inst U17 0 84(_comp Fub5)
		(_use(_implicit)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_port(_int C 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 39(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 41(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 51(_array -1((_to i 0 i 1)))))
		(_sig(_int NET1116 -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS1536 4 0 60(_arch(_uni))))
		(_sig(_int BUS1544 4 0 61(_arch(_uni))))
		(_sig(_int BUS1552 4 0 62(_arch(_uni))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_alias((NET1116)(CLK)))(_simpleassign BUF)(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . lab2 1 -1)
)
I 000052 55 1182          1607859696292 comparator2
(_unit VHDL(comparator2 0 30(comparator2 0 43))
	(_version ve4)
	(_time 1607859696293 2020.12.13 13:41:36)
	(_source(\../src/comparator2.vhd\))
	(_parameters tan)
	(_code b7b0b3e3e6e0b7a0b5b9a6ece4b1b6b0b3b1e1b0b5)
	(_ent
		(_time 1607859696283)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 33(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 33(_ent(_in))))
		(_port(_int outData 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 35(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 35(_ent(_out))))
		(_port(_int outB 1 0 36(_ent(_out))))
		(_port(_int inC 1 0 37(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2(t_4_5))(2)(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . comparator2 1 -1)
)
I 000051 55 1319          1607859814603 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607859814604 2020.12.13 13:43:34)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code e0b3e6b3b6b7e0f7e7b6f4bab0e7e4e6b6e7e2e6e3)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 43(_array -1((_to i 0 i 5)))))
		(_sig(_int nextData 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_var(_int check -2 0 49(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 48(_prcs(_trgt(2(t_4_5))(2)(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . commutator 1 -1)
)
I 000050 55 674           1607859814626 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607859814627 2020.12.13 13:43:34)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code efbcbcbdbbbdb9f9edbff6b4bae9b9e8edecede9ed)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000045 55 3227          1607859814645 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607859814646 2020.12.13 13:43:34)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code 0f5c5a095858591c0b0b4c555f090d0c0d095c090e)
	(_ent
		(_time 1607810721493)
	)
	(_comp
		(comutator
			(_object
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int inData 1 0 39(_ent (_in))))
				(_port(_int outData 1 0 40(_ent (_out))))
				(_port(_int outA 2 0 41(_ent (_out))))
				(_port(_int outB 2 0 42(_ent (_out))))
				(_port(_int inC 2 0 43(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 3 0 48(_ent (_in))))
				(_port(_int B 3 0 49(_ent (_in))))
				(_port(_int C 3 0 50(_ent (_out))))
			)
		)
		(comparator2
			(_object
				(_port(_int CLK -1 0 55(_ent (_in))))
				(_port(_int inData 4 0 56(_ent (_in))))
				(_port(_int outData 4 0 57(_ent (_out))))
				(_port(_int outA 5 0 58(_ent (_out))))
				(_port(_int outB 5 0 59(_ent (_out))))
				(_port(_int inC 5 0 60(_ent (_in))))
			)
		)
	)
	(_inst U15 0 79(_comp comutator)
		(_port
			((CLK)(NET1116))
			((inData)(DATA))
			((outData)(BUS1640))
			((outA)(BUS1536))
			((outB)(BUS1544))
			((inC)(BUS1552))
		)
		(_use(_ent . comutator)
		)
	)
	(_inst U16 0 89(_comp OR2Bit)
		(_port
			((A)(BUS1536))
			((B)(BUS1544))
			((C)(BUS1552))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_inst U18 0 96(_comp comparator2)
		(_port
			((CLK)(NET1116))
			((inData)(BUS1640))
			((outA)(BUS1667))
			((outB)(BUS1659))
			((inC)(BUS1675))
		)
		(_use(_ent . comparator2)
			(_port
				((CLK)(CLK))
				((inData)(inData))
				((outData)(outData))
				((outA)(outA))
				((outB)(outB))
				((inC)(inC))
			)
		)
	)
	(_inst U19 0 105(_comp OR2Bit)
		(_port
			((A)(BUS1667))
			((B)(BUS1659))
			((C)(BUS1675))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_port(_int C 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 39(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 41(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 48(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 56(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~136 0 58(_array -1((_to i 0 i 1)))))
		(_sig(_int NET1116 -1 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS1536 6 0 67(_arch(_uni))))
		(_sig(_int BUS1544 6 0 68(_arch(_uni))))
		(_sig(_int BUS1552 6 0 69(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 70(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS1640 7 0 70(_arch(_uni))))
		(_sig(_int BUS1659 6 0 71(_arch(_uni))))
		(_sig(_int BUS1667 6 0 72(_arch(_uni))))
		(_sig(_int BUS1675 6 0 73(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((NET1116)(CLK)))(_simpleassign BUF)(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . lab2 1 -1)
)
I 000052 55 1182          1607859814667 comparator2
(_unit VHDL(comparator2 0 30(comparator2 0 43))
	(_version ve4)
	(_time 1607859814668 2020.12.13 13:43:34)
	(_source(\../src/comparator2.vhd\))
	(_parameters tan)
	(_code 1e4d1b191d491e091c100f454d181f191a1848191c)
	(_ent
		(_time 1607859696282)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 33(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 33(_ent(_in))))
		(_port(_int outData 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 35(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 35(_ent(_out))))
		(_port(_int outB 1 0 36(_ent(_out))))
		(_port(_int inC 1 0 37(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2(t_4_5))(2)(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . comparator2 1 -1)
)
I 000045 55 3227          1607859814733 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607859814734 2020.12.13 13:43:34)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code 5d0e085e080a0b4e59591e070d5b5f5e5f5b0e5b5c)
	(_ent
		(_time 1607810721493)
	)
	(_comp
		(comutator
			(_object
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int inData 1 0 39(_ent (_in))))
				(_port(_int outData 1 0 40(_ent (_out))))
				(_port(_int outA 2 0 41(_ent (_out))))
				(_port(_int outB 2 0 42(_ent (_out))))
				(_port(_int inC 2 0 43(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 3 0 48(_ent (_in))))
				(_port(_int B 3 0 49(_ent (_in))))
				(_port(_int C 3 0 50(_ent (_out))))
			)
		)
		(comparator2
			(_object
				(_port(_int CLK -1 0 55(_ent (_in))))
				(_port(_int inData 4 0 56(_ent (_in))))
				(_port(_int outData 4 0 57(_ent (_out))))
				(_port(_int outA 5 0 58(_ent (_out))))
				(_port(_int outB 5 0 59(_ent (_out))))
				(_port(_int inC 5 0 60(_ent (_in))))
			)
		)
	)
	(_inst U15 0 79(_comp comutator)
		(_port
			((CLK)(NET1116))
			((inData)(DATA))
			((outData)(BUS1640))
			((outA)(BUS1536))
			((outB)(BUS1544))
			((inC)(BUS1552))
		)
		(_use(_ent . comutator)
		)
	)
	(_inst U16 0 89(_comp OR2Bit)
		(_port
			((A)(BUS1536))
			((B)(BUS1544))
			((C)(BUS1552))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_inst U18 0 96(_comp comparator2)
		(_port
			((CLK)(NET1116))
			((inData)(BUS1640))
			((outA)(BUS1667))
			((outB)(BUS1659))
			((inC)(BUS1675))
		)
		(_use(_ent . comparator2)
			(_port
				((CLK)(CLK))
				((inData)(inData))
				((outData)(outData))
				((outA)(outA))
				((outB)(outB))
				((inC)(inC))
			)
		)
	)
	(_inst U19 0 105(_comp OR2Bit)
		(_port
			((A)(BUS1667))
			((B)(BUS1659))
			((C)(BUS1675))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_port(_int C 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 39(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 41(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 48(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 56(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~136 0 58(_array -1((_to i 0 i 1)))))
		(_sig(_int NET1116 -1 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS1536 6 0 67(_arch(_uni))))
		(_sig(_int BUS1544 6 0 68(_arch(_uni))))
		(_sig(_int BUS1552 6 0 69(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 70(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS1640 7 0 70(_arch(_uni))))
		(_sig(_int BUS1659 6 0 71(_arch(_uni))))
		(_sig(_int BUS1667 6 0 72(_arch(_uni))))
		(_sig(_int BUS1675 6 0 73(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((NET1116)(CLK)))(_simpleassign BUF)(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . lab2 1 -1)
)
I 000052 55 1182          1607859821513 comparator2
(_unit VHDL(comparator2 0 30(comparator2 0 43))
	(_version ve4)
	(_time 1607859821514 2020.12.13 13:43:41)
	(_source(\../src/comparator2.vhd\))
	(_parameters tan)
	(_code dadcd988dd8ddacdd8d4cb8189dcdbdddedc8cddd8)
	(_ent
		(_time 1607859696282)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 33(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 33(_ent(_in))))
		(_port(_int outData 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 35(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 35(_ent(_out))))
		(_port(_int outB 1 0 36(_ent(_out))))
		(_port(_int inC 1 0 37(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2(t_4_5))(2)(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . comparator2 1 -1)
)
I 000051 55 1319          1607859824826 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607859824827 2020.12.13 13:43:44)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code cbcd9c9ecf9ccbdccc9ddf919bcccfcd9dccc9cdc8)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 43(_array -1((_to i 0 i 5)))))
		(_sig(_int nextData 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_var(_int check -2 0 49(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 48(_prcs(_trgt(2(t_4_5))(2)(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . commutator 1 -1)
)
I 000050 55 674           1607859824844 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607859824845 2020.12.13 13:43:44)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code dadcd88989888cccd88ac3818fdc8cddd8d9d8dcd8)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000045 55 3227          1607859824858 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607859824859 2020.12.13 13:43:44)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code eaecedb9babdbcf9eeeea9b0baece8e9e8ecb9eceb)
	(_ent
		(_time 1607810721493)
	)
	(_comp
		(comutator
			(_object
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int inData 1 0 39(_ent (_in))))
				(_port(_int outData 1 0 40(_ent (_out))))
				(_port(_int outA 2 0 41(_ent (_out))))
				(_port(_int outB 2 0 42(_ent (_out))))
				(_port(_int inC 2 0 43(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 3 0 48(_ent (_in))))
				(_port(_int B 3 0 49(_ent (_in))))
				(_port(_int C 3 0 50(_ent (_out))))
			)
		)
		(comparator2
			(_object
				(_port(_int CLK -1 0 55(_ent (_in))))
				(_port(_int inData 4 0 56(_ent (_in))))
				(_port(_int outData 4 0 57(_ent (_out))))
				(_port(_int outA 5 0 58(_ent (_out))))
				(_port(_int outB 5 0 59(_ent (_out))))
				(_port(_int inC 5 0 60(_ent (_in))))
			)
		)
	)
	(_inst U15 0 79(_comp comutator)
		(_port
			((CLK)(NET1116))
			((inData)(DATA))
			((outData)(BUS1640))
			((outA)(BUS1536))
			((outB)(BUS1544))
			((inC)(BUS1552))
		)
		(_use(_ent . comutator)
		)
	)
	(_inst U16 0 89(_comp OR2Bit)
		(_port
			((A)(BUS1536))
			((B)(BUS1544))
			((C)(BUS1552))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_inst U18 0 96(_comp comparator2)
		(_port
			((CLK)(NET1116))
			((inData)(BUS1640))
			((outA)(BUS1667))
			((outB)(BUS1659))
			((inC)(BUS1675))
		)
		(_use(_ent . comparator2)
			(_port
				((CLK)(CLK))
				((inData)(inData))
				((outData)(outData))
				((outA)(outA))
				((outB)(outB))
				((inC)(inC))
			)
		)
	)
	(_inst U19 0 105(_comp OR2Bit)
		(_port
			((A)(BUS1667))
			((B)(BUS1659))
			((C)(BUS1675))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_port(_int C 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 39(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 41(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 48(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 56(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~136 0 58(_array -1((_to i 0 i 1)))))
		(_sig(_int NET1116 -1 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS1536 6 0 67(_arch(_uni))))
		(_sig(_int BUS1544 6 0 68(_arch(_uni))))
		(_sig(_int BUS1552 6 0 69(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 70(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS1640 7 0 70(_arch(_uni))))
		(_sig(_int BUS1659 6 0 71(_arch(_uni))))
		(_sig(_int BUS1667 6 0 72(_arch(_uni))))
		(_sig(_int BUS1675 6 0 73(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((NET1116)(CLK)))(_simpleassign BUF)(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . lab2 1 -1)
)
I 000052 55 1182          1607859824875 comparator2
(_unit VHDL(comparator2 0 30(comparator2 0 43))
	(_version ve4)
	(_time 1607859824876 2020.12.13 13:43:44)
	(_source(\../src/comparator2.vhd\))
	(_parameters tan)
	(_code f9ffaea9a6aef9eefbf7e8a2aafff8fefdffaffefb)
	(_ent
		(_time 1607859696282)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 33(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 33(_ent(_in))))
		(_port(_int outData 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 35(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 35(_ent(_out))))
		(_port(_int outB 1 0 36(_ent(_out))))
		(_port(_int inC 1 0 37(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2(t_4_5))(2)(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . comparator2 1 -1)
)
I 000045 55 3227          1607859824910 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607859824911 2020.12.13 13:43:44)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code 191f1f1e114e4f0a1d1d5a43491f1b1a1b1f4a1f18)
	(_ent
		(_time 1607810721493)
	)
	(_comp
		(comutator
			(_object
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int inData 1 0 39(_ent (_in))))
				(_port(_int outData 1 0 40(_ent (_out))))
				(_port(_int outA 2 0 41(_ent (_out))))
				(_port(_int outB 2 0 42(_ent (_out))))
				(_port(_int inC 2 0 43(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 3 0 48(_ent (_in))))
				(_port(_int B 3 0 49(_ent (_in))))
				(_port(_int C 3 0 50(_ent (_out))))
			)
		)
		(comparator2
			(_object
				(_port(_int CLK -1 0 55(_ent (_in))))
				(_port(_int inData 4 0 56(_ent (_in))))
				(_port(_int outData 4 0 57(_ent (_out))))
				(_port(_int outA 5 0 58(_ent (_out))))
				(_port(_int outB 5 0 59(_ent (_out))))
				(_port(_int inC 5 0 60(_ent (_in))))
			)
		)
	)
	(_inst U15 0 79(_comp comutator)
		(_port
			((CLK)(NET1116))
			((inData)(DATA))
			((outData)(BUS1640))
			((outA)(BUS1536))
			((outB)(BUS1544))
			((inC)(BUS1552))
		)
		(_use(_ent . comutator)
		)
	)
	(_inst U16 0 89(_comp OR2Bit)
		(_port
			((A)(BUS1536))
			((B)(BUS1544))
			((C)(BUS1552))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_inst U18 0 96(_comp comparator2)
		(_port
			((CLK)(NET1116))
			((inData)(BUS1640))
			((outA)(BUS1667))
			((outB)(BUS1659))
			((inC)(BUS1675))
		)
		(_use(_ent . comparator2)
			(_port
				((CLK)(CLK))
				((inData)(inData))
				((outData)(outData))
				((outA)(outA))
				((outB)(outB))
				((inC)(inC))
			)
		)
	)
	(_inst U19 0 105(_comp OR2Bit)
		(_port
			((A)(BUS1667))
			((B)(BUS1659))
			((C)(BUS1675))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_port(_int C 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 39(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 41(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 48(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 56(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~136 0 58(_array -1((_to i 0 i 1)))))
		(_sig(_int NET1116 -1 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS1536 6 0 67(_arch(_uni))))
		(_sig(_int BUS1544 6 0 68(_arch(_uni))))
		(_sig(_int BUS1552 6 0 69(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 70(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS1640 7 0 70(_arch(_uni))))
		(_sig(_int BUS1659 6 0 71(_arch(_uni))))
		(_sig(_int BUS1667 6 0 72(_arch(_uni))))
		(_sig(_int BUS1675 6 0 73(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((NET1116)(CLK)))(_simpleassign BUF)(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . lab2 1 -1)
)
I 000051 55 1319          1607859843970 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607859843971 2020.12.13 13:44:03)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 8f8c84818fd88f9888d99bd5df888b89d9888d898c)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 43(_array -1((_to i 0 i 5)))))
		(_sig(_int nextData 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_var(_int check -2 0 49(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 48(_prcs(_trgt(2(t_4_5))(2)(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . commutator 1 -1)
)
I 000050 55 674           1607859843996 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607859843997 2020.12.13 13:44:03)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code aeadf0f8f9fcf8b8acfeb7f5fba8f8a9acadaca8ac)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000052 55 1182          1607859844030 comparator2
(_unit VHDL(comparator2 0 30(comparator2 0 43))
	(_version ve4)
	(_time 1607859844031 2020.12.13 13:44:04)
	(_source(\../src/comparator2.vhd\))
	(_parameters tan)
	(_code cecdc59bcd99ced9ccc0df959dc8cfc9cac898c9cc)
	(_ent
		(_time 1607859696282)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 33(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 33(_ent(_in))))
		(_port(_int outData 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 35(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 35(_ent(_out))))
		(_port(_int outB 1 0 36(_ent(_out))))
		(_port(_int inC 1 0 37(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2(t_4_5))(2)(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . comparator2 1 -1)
)
I 000045 55 3103          1607859844065 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607859844066 2020.12.13 13:44:04)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code edeeb6beb8babbfee9e8aeb7bdebefeeefebbeebec)
	(_ent
		(_time 1607810721493)
	)
	(_comp
		(comutator
			(_object
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int inData 1 0 39(_ent (_in))))
				(_port(_int outData 1 0 40(_ent (_out))))
				(_port(_int outA 2 0 41(_ent (_out))))
				(_port(_int outB 2 0 42(_ent (_out))))
				(_port(_int inC 2 0 43(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 3 0 48(_ent (_in))))
				(_port(_int B 3 0 49(_ent (_in))))
				(_port(_int C 3 0 50(_ent (_out))))
			)
		)
		(comparator2
			(_object
				(_port(_int CLK -1 0 55(_ent (_in))))
				(_port(_int inData 4 0 56(_ent (_in))))
				(_port(_int outData 4 0 57(_ent (_out))))
				(_port(_int outA 5 0 58(_ent (_out))))
				(_port(_int outB 5 0 59(_ent (_out))))
				(_port(_int inC 5 0 60(_ent (_in))))
			)
		)
	)
	(_inst U15 0 79(_comp comutator)
		(_port
			((CLK)(NET1116))
			((inData)(DATA))
			((outData)(BUS1640))
			((outA)(BUS1536))
			((outB)(BUS1544))
			((inC)(BUS1552))
		)
		(_use(_ent . comutator)
		)
	)
	(_inst U16 0 89(_comp OR2Bit)
		(_port
			((A)(BUS1536))
			((B)(BUS1544))
			((C)(BUS1552))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_inst U18 0 96(_comp comparator2)
		(_port
			((CLK)(NET1116))
			((inData)(BUS1640))
			((outData)(C))
			((outA)(BUS1667))
			((outB)(BUS1659))
			((inC)(BUS1675))
		)
		(_use(_ent . comparator2)
		)
	)
	(_inst U19 0 106(_comp OR2Bit)
		(_port
			((A)(BUS1667))
			((B)(BUS1659))
			((C)(BUS1675))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_port(_int C 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 39(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 41(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 48(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 56(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~136 0 58(_array -1((_to i 0 i 1)))))
		(_sig(_int NET1116 -1 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS1536 6 0 67(_arch(_uni))))
		(_sig(_int BUS1544 6 0 68(_arch(_uni))))
		(_sig(_int BUS1552 6 0 69(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 70(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS1640 7 0 70(_arch(_uni))))
		(_sig(_int BUS1659 6 0 71(_arch(_uni))))
		(_sig(_int BUS1667 6 0 72(_arch(_uni))))
		(_sig(_int BUS1675 6 0 73(_arch(_uni))))
		(_prcs
			(line__117(_arch 0 0 117(_assignment(_alias((NET1116)(CLK)))(_simpleassign BUF)(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . lab2 1 -1)
)
I 000045 55 3103          1607859915752 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607859915753 2020.12.13 13:45:15)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code f4f5a7a4f1a3a2e7f0f1b7aea4f2f6f7f6f2a7f2f5)
	(_ent
		(_time 1607810721493)
	)
	(_comp
		(comutator
			(_object
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int inData 1 0 39(_ent (_in))))
				(_port(_int outData 1 0 40(_ent (_out))))
				(_port(_int outA 2 0 41(_ent (_out))))
				(_port(_int outB 2 0 42(_ent (_out))))
				(_port(_int inC 2 0 43(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 3 0 48(_ent (_in))))
				(_port(_int B 3 0 49(_ent (_in))))
				(_port(_int C 3 0 50(_ent (_out))))
			)
		)
		(comparator2
			(_object
				(_port(_int CLK -1 0 55(_ent (_in))))
				(_port(_int inData 4 0 56(_ent (_in))))
				(_port(_int outData 4 0 57(_ent (_out))))
				(_port(_int outA 5 0 58(_ent (_out))))
				(_port(_int outB 5 0 59(_ent (_out))))
				(_port(_int inC 5 0 60(_ent (_in))))
			)
		)
	)
	(_inst U15 0 79(_comp comutator)
		(_port
			((CLK)(NET1116))
			((inData)(DATA))
			((outData)(BUS1640))
			((outA)(BUS1536))
			((outB)(BUS1544))
			((inC)(BUS1552))
		)
		(_use(_ent . comutator)
		)
	)
	(_inst U16 0 89(_comp OR2Bit)
		(_port
			((A)(BUS1536))
			((B)(BUS1544))
			((C)(BUS1552))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_inst U18 0 96(_comp comparator2)
		(_port
			((CLK)(NET1116))
			((inData)(BUS1640))
			((outData)(C))
			((outA)(BUS1667))
			((outB)(BUS1659))
			((inC)(BUS1675))
		)
		(_use(_ent . comparator2)
		)
	)
	(_inst U19 0 106(_comp OR2Bit)
		(_port
			((A)(BUS1667))
			((B)(BUS1659))
			((C)(BUS1675))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_port(_int C 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 39(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 41(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 48(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 56(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~136 0 58(_array -1((_to i 0 i 1)))))
		(_sig(_int NET1116 -1 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS1536 6 0 67(_arch(_uni))))
		(_sig(_int BUS1544 6 0 68(_arch(_uni))))
		(_sig(_int BUS1552 6 0 69(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 70(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS1640 7 0 70(_arch(_uni))))
		(_sig(_int BUS1659 6 0 71(_arch(_uni))))
		(_sig(_int BUS1667 6 0 72(_arch(_uni))))
		(_sig(_int BUS1675 6 0 73(_arch(_uni))))
		(_prcs
			(line__117(_arch 0 0 117(_assignment(_alias((NET1116)(CLK)))(_simpleassign BUF)(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . lab2 1 -1)
)
I 000051 55 1319          1607859937231 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607859937232 2020.12.13 13:45:37)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code e1b4e6b2b6b6e1f6e6b7f5bbb1e6e5e7b7e6e3e7e2)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 43(_array -1((_to i 0 i 5)))))
		(_sig(_int nextData 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_var(_int check -2 0 49(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 48(_prcs(_trgt(2(t_4_5))(2)(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . commutator 1 -1)
)
I 000050 55 674           1607859937250 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607859937251 2020.12.13 13:45:37)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code f0a5a2a1f2a2a6e6f2a0e9aba5f6a6f7f2f3f2f6f2)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000052 55 1182          1607859937264 comparator2
(_unit VHDL(comparator2 0 30(comparator2 0 43))
	(_version ve4)
	(_time 1607859937265 2020.12.13 13:45:37)
	(_source(\../src/comparator2.vhd\))
	(_parameters tan)
	(_code 0055060656570017020e115b530601070406560702)
	(_ent
		(_time 1607859696282)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 33(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 33(_ent(_in))))
		(_port(_int outData 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 35(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 35(_ent(_out))))
		(_port(_int outB 1 0 36(_ent(_out))))
		(_port(_int inC 1 0 37(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2(t_4_5))(2)(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . comparator2 1 -1)
)
I 000045 55 3103          1607859937292 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607859937293 2020.12.13 13:45:37)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code 1f4a49184848490c1b1a5c454f191d1c1d194c191e)
	(_ent
		(_time 1607810721493)
	)
	(_comp
		(comutator
			(_object
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int inData 1 0 39(_ent (_in))))
				(_port(_int outData 1 0 40(_ent (_out))))
				(_port(_int outA 2 0 41(_ent (_out))))
				(_port(_int outB 2 0 42(_ent (_out))))
				(_port(_int inC 2 0 43(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 3 0 48(_ent (_in))))
				(_port(_int B 3 0 49(_ent (_in))))
				(_port(_int C 3 0 50(_ent (_out))))
			)
		)
		(comparator2
			(_object
				(_port(_int CLK -1 0 55(_ent (_in))))
				(_port(_int inData 4 0 56(_ent (_in))))
				(_port(_int outData 4 0 57(_ent (_out))))
				(_port(_int outA 5 0 58(_ent (_out))))
				(_port(_int outB 5 0 59(_ent (_out))))
				(_port(_int inC 5 0 60(_ent (_in))))
			)
		)
	)
	(_inst U15 0 79(_comp comutator)
		(_port
			((CLK)(NET1116))
			((inData)(DATA))
			((outData)(BUS1640))
			((outA)(BUS1536))
			((outB)(BUS1544))
			((inC)(BUS1552))
		)
		(_use(_ent . comutator)
		)
	)
	(_inst U16 0 89(_comp OR2Bit)
		(_port
			((A)(BUS1536))
			((B)(BUS1544))
			((C)(BUS1552))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_inst U18 0 96(_comp comparator2)
		(_port
			((CLK)(NET1116))
			((inData)(BUS1640))
			((outData)(C))
			((outA)(BUS1667))
			((outB)(BUS1659))
			((inC)(BUS1675))
		)
		(_use(_ent . comparator2)
		)
	)
	(_inst U19 0 106(_comp OR2Bit)
		(_port
			((A)(BUS1667))
			((B)(BUS1659))
			((C)(BUS1675))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_port(_int C 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 39(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 41(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 48(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 56(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~136 0 58(_array -1((_to i 0 i 1)))))
		(_sig(_int NET1116 -1 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS1536 6 0 67(_arch(_uni))))
		(_sig(_int BUS1544 6 0 68(_arch(_uni))))
		(_sig(_int BUS1552 6 0 69(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 70(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS1640 7 0 70(_arch(_uni))))
		(_sig(_int BUS1659 6 0 71(_arch(_uni))))
		(_sig(_int BUS1667 6 0 72(_arch(_uni))))
		(_sig(_int BUS1675 6 0 73(_arch(_uni))))
		(_prcs
			(line__117(_arch 0 0 117(_assignment(_alias((NET1116)(CLK)))(_simpleassign BUF)(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . lab2 1 -1)
)
I 000051 55 1290          1607860276820 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607860276821 2020.12.13 13:51:16)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 6b3b6b6b6f3c6b7c6c3e7f313b6c6f6d3d6c696d68)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 43(_array -1((_to i 0 i 5)))))
		(_sig(_int nextData 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_var(_int check -2 0 49(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 48(_prcs(_trgt(2(t_4_5))(2)(3)(4))(_sens(0)(1)(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . commutator 1 -1)
)
I 000052 55 1154          1607866329414 commutator3
(_unit VHDL(commutator3 0 29(commutator3 0 42))
	(_version ve4)
	(_time 1607866329415 2020.12.13 15:32:09)
	(_source(\../src/commutator3.vhd\))
	(_parameters tan)
	(_code 5c5e0a5f590b5c4a0a5c4907095a5d5b585a0a5b5e)
	(_ent
		(_time 1607866099642)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 33(_array -1((_to i 0 i 1)))))
		(_port(_int outData 1 0 33(_ent(_out))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_var(_int check -2 0 47(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 46(_prcs(_trgt(2)(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0)
	)
	(_model . commutator3 1 -1)
)
I 000051 55 1290          1607866343329 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607866343330 2020.12.13 15:32:23)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code afa1a8f8aff8afb8a8fabbf5ffa8aba9f9a8ada9ac)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 43(_array -1((_to i 0 i 5)))))
		(_sig(_int nextData 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_var(_int check -2 0 49(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 48(_prcs(_trgt(2(t_4_5))(2)(3)(4))(_sens(0)(1)(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . commutator 1 -1)
)
I 000050 55 674           1607866343347 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607866343348 2020.12.13 15:32:23)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code beb0ecebe9ece8a8bceea7e5ebb8e8b9bcbdbcb8bc)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000052 55 1182          1607866343361 comparator2
(_unit VHDL(comparator2 0 30(comparator2 0 43))
	(_version ve4)
	(_time 1607866343362 2020.12.13 15:32:23)
	(_source(\../src/comparator2.vhd\))
	(_parameters tan)
	(_code cec0c99bcd99ced9ccc0df959dc8cfc9cac898c9cc)
	(_ent
		(_time 1607859696282)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 33(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 33(_ent(_in))))
		(_port(_int outData 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 35(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 35(_ent(_out))))
		(_port(_int outB 1 0 36(_ent(_out))))
		(_port(_int inC 1 0 37(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2(t_4_5))(2)(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . comparator2 1 -1)
)
I 000045 55 3320          1607866343383 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607866343384 2020.12.13 15:32:23)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code ede3babeb8babbfee9ecaeb7bdebefeeefebbeebec)
	(_ent
		(_time 1607810721493)
	)
	(_comp
		(comutator
			(_object
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int inData 1 0 39(_ent (_in))))
				(_port(_int outData 1 0 40(_ent (_out))))
				(_port(_int outA 2 0 41(_ent (_out))))
				(_port(_int outB 2 0 42(_ent (_out))))
				(_port(_int inC 2 0 43(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 3 0 51(_ent (_in))))
				(_port(_int B 3 0 52(_ent (_in))))
				(_port(_int C 3 0 53(_ent (_out))))
			)
		)
		(comparator2
			(_object
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int inData 4 0 59(_ent (_in))))
				(_port(_int outData 4 0 60(_ent (_out))))
				(_port(_int outA 5 0 61(_ent (_out))))
				(_port(_int outB 5 0 62(_ent (_out))))
				(_port(_int inC 5 0 63(_ent (_in))))
			)
		)
		(Fub6
			(_object
			)
		)
	)
	(_inst U15 0 82(_comp comutator)
		(_port
			((CLK)(NET1116))
			((inData)(DATA))
			((outData)(BUS1640))
			((outA)(BUS1536))
			((outB)(BUS1544))
			((inC)(BUS1552))
		)
		(_use(_ent . comutator)
		)
	)
	(_inst U16 0 92(_comp OR2Bit)
		(_port
			((A)(BUS1536))
			((B)(BUS1544))
			((C)(BUS1552))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_inst U18 0 99(_comp comparator2)
		(_port
			((CLK)(NET1116))
			((inData)(BUS1640))
			((outA)(BUS1667))
			((outB)(BUS1659))
			((inC)(BUS1675))
		)
		(_use(_ent . comparator2)
			(_port
				((CLK)(CLK))
				((inData)(inData))
				((outData)(outData))
				((outA)(outA))
				((outB)(outB))
				((inC)(inC))
			)
		)
	)
	(_inst U19 0 108(_comp OR2Bit)
		(_port
			((A)(BUS1667))
			((B)(BUS1659))
			((C)(BUS1675))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_inst U20 0 115(_comp Fub6)
		(_use(_implicit)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_port(_int C 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 39(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 41(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 51(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 59(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~136 0 61(_array -1((_to i 0 i 1)))))
		(_sig(_int NET1116 -1 0 69(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 70(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS1536 6 0 70(_arch(_uni))))
		(_sig(_int BUS1544 6 0 71(_arch(_uni))))
		(_sig(_int BUS1552 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 73(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS1640 7 0 73(_arch(_uni))))
		(_sig(_int BUS1659 6 0 74(_arch(_uni))))
		(_sig(_int BUS1667 6 0 75(_arch(_uni))))
		(_sig(_int BUS1675 6 0 76(_arch(_uni))))
		(_prcs
			(line__121(_arch 0 0 121(_assignment(_alias((NET1116)(CLK)))(_simpleassign BUF)(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . lab2 1 -1)
)
I 000052 55 1154          1607866343416 commutator3
(_unit VHDL(commutator3 0 29(commutator3 0 42))
	(_version ve4)
	(_time 1607866343417 2020.12.13 15:32:23)
	(_source(\../src/commutator3.vhd\))
	(_parameters tan)
	(_code 0c020a0a095b0c1a5a0c1957590a0d0b080a5a0b0e)
	(_ent
		(_time 1607866099642)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 33(_array -1((_to i 0 i 1)))))
		(_port(_int outData 1 0 33(_ent(_out))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_var(_int check -2 0 47(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 46(_prcs(_trgt(2)(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0)
	)
	(_model . commutator3 1 -1)
)
I 000051 55 1290          1607866416670 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607866416671 2020.12.13 15:33:36)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 2e792e2a2d792e39297b3a747e292a2878292c282d)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 43(_array -1((_to i 0 i 5)))))
		(_sig(_int nextData 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_var(_int check -2 0 49(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 48(_prcs(_trgt(2(t_4_5))(2)(3)(4))(_sens(0)(1)(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . commutator 1 -1)
)
I 000050 55 674           1607866416689 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607866416690 2020.12.13 15:33:36)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code 3e696b3a696c68283c6e27656b3868393c3d3c383c)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000052 55 1182          1607866416704 comparator2
(_unit VHDL(comparator2 0 30(comparator2 0 43))
	(_version ve4)
	(_time 1607866416705 2020.12.13 15:33:36)
	(_source(\../src/comparator2.vhd\))
	(_parameters tan)
	(_code 4e194e4c4d194e594c405f151d484f494a4818494c)
	(_ent
		(_time 1607859696282)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 33(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 33(_ent(_in))))
		(_port(_int outData 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 35(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 35(_ent(_out))))
		(_port(_int outB 1 0 36(_ent(_out))))
		(_port(_int inC 1 0 37(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2(t_4_5))(2)(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . comparator2 1 -1)
)
I 000045 55 4472          1607866416724 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607866416725 2020.12.13 15:33:36)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code 6d3a3d6d383a3b7e673f2e373d6b6f6e6f6b3e6b6c)
	(_ent
		(_time 1607810721493)
	)
	(_comp
		(comutator
			(_object
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int inData 1 0 39(_ent (_in))))
				(_port(_int outData 1 0 40(_ent (_out))))
				(_port(_int outA 2 0 41(_ent (_out))))
				(_port(_int outB 2 0 42(_ent (_out))))
				(_port(_int inC 2 0 43(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 3 0 48(_ent (_in))))
				(_port(_int B 3 0 49(_ent (_in))))
				(_port(_int C 3 0 50(_ent (_out))))
			)
		)
		(comparator2
			(_object
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int inData 6 0 66(_ent (_in))))
				(_port(_int outData 6 0 67(_ent (_out))))
				(_port(_int outA 7 0 68(_ent (_out))))
				(_port(_int outB 7 0 69(_ent (_out))))
				(_port(_int inC 7 0 70(_ent (_in))))
			)
		)
		(commutator3
			(_object
				(_port(_int CLK -1 0 55(_ent (_in))))
				(_port(_int inData 4 0 56(_ent (_in))))
				(_port(_int outData 5 0 57(_ent (_out))))
				(_port(_int outA 5 0 58(_ent (_out))))
				(_port(_int outB 5 0 59(_ent (_out))))
				(_port(_int inC 5 0 60(_ent (_in))))
			)
		)
	)
	(_inst U15 0 99(_comp comutator)
		(_port
			((CLK)(NET1116))
			((inData)(DATA))
			((outData)(BUS1640))
			((outA)(BUS1536))
			((outB)(BUS1544))
			((inC)(BUS1552))
		)
		(_use(_ent . comutator)
		)
	)
	(_inst U16 0 109(_comp OR2Bit)
		(_port
			((A)(BUS1536))
			((B)(BUS1544))
			((C)(BUS1552))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_inst U18 0 116(_comp comparator2)
		(_port
			((CLK)(NET1116))
			((inData)(BUS1640))
			((outData)(BUS1802))
			((outA)(BUS1667))
			((outB)(BUS1659))
			((inC)(BUS1675))
		)
		(_use(_ent . comparator2)
		)
	)
	(_inst U19 0 126(_comp OR2Bit)
		(_port
			((A)(BUS1667))
			((B)(BUS1659))
			((C)(BUS1675))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_inst U21 0 133(_comp commutator3)
		(_port
			((CLK)(Dangling_Input_Signal))
			((inData)(BUS1802))
			((outData(0))(C(0)))
			((outData(1))(C(1)))
			((outA)(BUS1821))
			((outB)(BUS1813))
			((inC)(BUS1829))
		)
		(_use(_ent . commutator3)
			(_port
				((CLK)(CLK))
				((inData)(inData))
				((outData)(outData))
				((outA)(outA))
				((outB)(outB))
				((inC)(inC))
			)
		)
	)
	(_inst U22 0 144(_comp OR2Bit)
		(_port
			((A)(BUS1821))
			((B)(BUS1813))
			((C)(BUS1829))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_port(_int C 0 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 39(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 41(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 48(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 56(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~136 0 57(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~138 0 66(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1310 0 68(_array -1((_to i 0 i 1)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 75(_arch((i 4)))))
		(_sig(_int NET1116 -1 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 80(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS1536 8 0 80(_arch(_uni))))
		(_sig(_int BUS1544 8 0 81(_arch(_uni))))
		(_sig(_int BUS1552 8 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS1640 9 0 83(_arch(_uni))))
		(_sig(_int BUS1659 8 0 84(_arch(_uni))))
		(_sig(_int BUS1667 8 0 85(_arch(_uni))))
		(_sig(_int BUS1675 8 0 86(_arch(_uni))))
		(_sig(_int BUS1802 9 0 87(_arch(_uni))))
		(_sig(_int BUS1813 8 0 88(_arch(_uni))))
		(_sig(_int BUS1821 8 0 89(_arch(_uni))))
		(_sig(_int BUS1829 8 0 90(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 93(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_alias((NET1116)(CLK)))(_simpleassign BUF)(_trgt(3))(_sens(0)))))
			(line__160(_arch 1 0 160(_assignment(_trgt(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . lab2 2 -1)
)
I 000052 55 1154          1607866416747 commutator3
(_unit VHDL(commutator3 0 29(commutator3 0 42))
	(_version ve4)
	(_time 1607866416748 2020.12.13 15:33:36)
	(_source(\../src/commutator3.vhd\))
	(_parameters tan)
	(_code 7c2b7c7d792b7c6a2a7c6927297a7d7b787a2a7b7e)
	(_ent
		(_time 1607866099642)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 33(_array -1((_to i 0 i 1)))))
		(_port(_int outData 1 0 33(_ent(_out))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_var(_int check -2 0 47(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 46(_prcs(_trgt(2)(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0)
	)
	(_model . commutator3 1 -1)
)
I 000051 55 1290          1607866429291 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607866429292 2020.12.13 15:33:49)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 7f2d787e7f287f68782a6b252f787b7929787d797c)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 43(_array -1((_to i 0 i 5)))))
		(_sig(_int nextData 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_var(_int check -2 0 49(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 48(_prcs(_trgt(2(t_4_5))(2)(3)(4))(_sens(0)(1)(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . commutator 1 -1)
)
I 000050 55 674           1607866429309 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607866429310 2020.12.13 15:33:49)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code 8fdddd80dbddd9998ddf96d4da89d9888d8c8d898d)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000052 55 1182          1607866429323 comparator2
(_unit VHDL(comparator2 0 30(comparator2 0 43))
	(_version ve4)
	(_time 1607866429324 2020.12.13 15:33:49)
	(_source(\../src/comparator2.vhd\))
	(_parameters tan)
	(_code 9fcd98909fc89f889d918ec4cc999e989b99c9989d)
	(_ent
		(_time 1607859696282)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 33(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 33(_ent(_in))))
		(_port(_int outData 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 35(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 35(_ent(_out))))
		(_port(_int outB 1 0 36(_ent(_out))))
		(_port(_int inC 1 0 37(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2(t_4_5))(2)(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . comparator2 1 -1)
)
I 000045 55 4377          1607866429342 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607866429343 2020.12.13 15:33:49)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code aefcf9f9faf9f8bda4fbedf4fea8acadaca8fda8af)
	(_ent
		(_time 1607866429336)
	)
	(_comp
		(comutator
			(_object
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int inData 2 0 39(_ent (_in))))
				(_port(_int outData 2 0 40(_ent (_out))))
				(_port(_int outA 3 0 41(_ent (_out))))
				(_port(_int outB 3 0 42(_ent (_out))))
				(_port(_int inC 3 0 43(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 4 0 48(_ent (_in))))
				(_port(_int B 4 0 49(_ent (_in))))
				(_port(_int C 4 0 50(_ent (_out))))
			)
		)
		(comparator2
			(_object
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int inData 7 0 66(_ent (_in))))
				(_port(_int outData 7 0 67(_ent (_out))))
				(_port(_int outA 8 0 68(_ent (_out))))
				(_port(_int outB 8 0 69(_ent (_out))))
				(_port(_int inC 8 0 70(_ent (_in))))
			)
		)
		(commutator3
			(_object
				(_port(_int CLK -1 0 55(_ent (_in))))
				(_port(_int inData 5 0 56(_ent (_in))))
				(_port(_int outData 6 0 57(_ent (_out))))
				(_port(_int outA 6 0 58(_ent (_out))))
				(_port(_int outB 6 0 59(_ent (_out))))
				(_port(_int inC 6 0 60(_ent (_in))))
			)
		)
	)
	(_inst U15 0 99(_comp comutator)
		(_port
			((CLK)(NET1116))
			((inData)(DATA))
			((outData)(BUS1640))
			((outA)(BUS1536))
			((outB)(BUS1544))
			((inC)(BUS1552))
		)
		(_use(_ent . comutator)
		)
	)
	(_inst U16 0 109(_comp OR2Bit)
		(_port
			((A)(BUS1536))
			((B)(BUS1544))
			((C)(BUS1552))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_inst U18 0 116(_comp comparator2)
		(_port
			((CLK)(NET1116))
			((inData)(BUS1640))
			((outData)(BUS1802))
			((outA)(BUS1667))
			((outB)(BUS1659))
			((inC)(BUS1675))
		)
		(_use(_ent . comparator2)
		)
	)
	(_inst U19 0 126(_comp OR2Bit)
		(_port
			((A)(BUS1667))
			((B)(BUS1659))
			((C)(BUS1675))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_inst U21 0 133(_comp commutator3)
		(_port
			((CLK)(Dangling_Input_Signal))
			((inData)(BUS1802))
			((outData)(C))
			((outA)(BUS1821))
			((outB)(BUS1813))
			((inC)(BUS1829))
		)
		(_use(_ent . commutator3)
		)
	)
	(_inst U22 0 143(_comp OR2Bit)
		(_port
			((A)(BUS1821))
			((B)(BUS1813))
			((C)(BUS1829))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 28(_array -1((_to i 0 i 1)))))
		(_port(_int C 1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 39(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 41(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 48(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 56(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~136 0 57(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~138 0 66(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1310 0 68(_array -1((_to i 0 i 1)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 75(_arch((i 4)))))
		(_sig(_int NET1116 -1 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 80(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS1536 9 0 80(_arch(_uni))))
		(_sig(_int BUS1544 9 0 81(_arch(_uni))))
		(_sig(_int BUS1552 9 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS1640 10 0 83(_arch(_uni))))
		(_sig(_int BUS1659 9 0 84(_arch(_uni))))
		(_sig(_int BUS1667 9 0 85(_arch(_uni))))
		(_sig(_int BUS1675 9 0 86(_arch(_uni))))
		(_sig(_int BUS1802 10 0 87(_arch(_uni))))
		(_sig(_int BUS1813 9 0 88(_arch(_uni))))
		(_sig(_int BUS1821 9 0 89(_arch(_uni))))
		(_sig(_int BUS1829 9 0 90(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 93(_arch(_uni))))
		(_prcs
			(line__154(_arch 0 0 154(_assignment(_alias((NET1116)(CLK)))(_simpleassign BUF)(_trgt(3))(_sens(0)))))
			(line__159(_arch 1 0 159(_assignment(_trgt(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . lab2 2 -1)
)
I 000052 55 1154          1607866429362 commutator3
(_unit VHDL(commutator3 0 29(commutator3 0 42))
	(_version ve4)
	(_time 1607866429363 2020.12.13 15:33:49)
	(_source(\../src/commutator3.vhd\))
	(_parameters tan)
	(_code beecb9eabde9bea8e8beabe5ebb8bfb9bab8e8b9bc)
	(_ent
		(_time 1607866099642)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 33(_array -1((_to i 0 i 1)))))
		(_port(_int outData 1 0 33(_ent(_out))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_var(_int check -2 0 47(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 46(_prcs(_trgt(2)(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0)
	)
	(_model . commutator3 1 -1)
)
I 000045 55 4377          1607866429408 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607866429409 2020.12.13 15:33:49)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code edbfbabeb8babbfee7b8aeb7bdebefeeefebbeebec)
	(_ent
		(_time 1607866429335)
	)
	(_comp
		(comutator
			(_object
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int inData 2 0 39(_ent (_in))))
				(_port(_int outData 2 0 40(_ent (_out))))
				(_port(_int outA 3 0 41(_ent (_out))))
				(_port(_int outB 3 0 42(_ent (_out))))
				(_port(_int inC 3 0 43(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 4 0 48(_ent (_in))))
				(_port(_int B 4 0 49(_ent (_in))))
				(_port(_int C 4 0 50(_ent (_out))))
			)
		)
		(comparator2
			(_object
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int inData 7 0 66(_ent (_in))))
				(_port(_int outData 7 0 67(_ent (_out))))
				(_port(_int outA 8 0 68(_ent (_out))))
				(_port(_int outB 8 0 69(_ent (_out))))
				(_port(_int inC 8 0 70(_ent (_in))))
			)
		)
		(commutator3
			(_object
				(_port(_int CLK -1 0 55(_ent (_in))))
				(_port(_int inData 5 0 56(_ent (_in))))
				(_port(_int outData 6 0 57(_ent (_out))))
				(_port(_int outA 6 0 58(_ent (_out))))
				(_port(_int outB 6 0 59(_ent (_out))))
				(_port(_int inC 6 0 60(_ent (_in))))
			)
		)
	)
	(_inst U15 0 99(_comp comutator)
		(_port
			((CLK)(NET1116))
			((inData)(DATA))
			((outData)(BUS1640))
			((outA)(BUS1536))
			((outB)(BUS1544))
			((inC)(BUS1552))
		)
		(_use(_ent . comutator)
		)
	)
	(_inst U16 0 109(_comp OR2Bit)
		(_port
			((A)(BUS1536))
			((B)(BUS1544))
			((C)(BUS1552))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_inst U18 0 116(_comp comparator2)
		(_port
			((CLK)(NET1116))
			((inData)(BUS1640))
			((outData)(BUS1802))
			((outA)(BUS1667))
			((outB)(BUS1659))
			((inC)(BUS1675))
		)
		(_use(_ent . comparator2)
		)
	)
	(_inst U19 0 126(_comp OR2Bit)
		(_port
			((A)(BUS1667))
			((B)(BUS1659))
			((C)(BUS1675))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_inst U21 0 133(_comp commutator3)
		(_port
			((CLK)(Dangling_Input_Signal))
			((inData)(BUS1802))
			((outData)(C))
			((outA)(BUS1821))
			((outB)(BUS1813))
			((inC)(BUS1829))
		)
		(_use(_ent . commutator3)
		)
	)
	(_inst U22 0 143(_comp OR2Bit)
		(_port
			((A)(BUS1821))
			((B)(BUS1813))
			((C)(BUS1829))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 28(_array -1((_to i 0 i 1)))))
		(_port(_int C 1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 39(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 41(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 48(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 56(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~136 0 57(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~138 0 66(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1310 0 68(_array -1((_to i 0 i 1)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 75(_arch((i 4)))))
		(_sig(_int NET1116 -1 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 80(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS1536 9 0 80(_arch(_uni))))
		(_sig(_int BUS1544 9 0 81(_arch(_uni))))
		(_sig(_int BUS1552 9 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS1640 10 0 83(_arch(_uni))))
		(_sig(_int BUS1659 9 0 84(_arch(_uni))))
		(_sig(_int BUS1667 9 0 85(_arch(_uni))))
		(_sig(_int BUS1675 9 0 86(_arch(_uni))))
		(_sig(_int BUS1802 10 0 87(_arch(_uni))))
		(_sig(_int BUS1813 9 0 88(_arch(_uni))))
		(_sig(_int BUS1821 9 0 89(_arch(_uni))))
		(_sig(_int BUS1829 9 0 90(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 93(_arch(_uni))))
		(_prcs
			(line__154(_arch 0 0 154(_assignment(_alias((NET1116)(CLK)))(_simpleassign BUF)(_trgt(3))(_sens(0)))))
			(line__159(_arch 1 0 159(_assignment(_trgt(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . lab2 2 -1)
)
I 000052 55 1182          1607866438343 comparator2
(_unit VHDL(comparator2 0 30(comparator2 0 43))
	(_version ve4)
	(_time 1607866438344 2020.12.13 15:33:58)
	(_source(\../src/comparator2.vhd\))
	(_parameters tan)
	(_code d686d2848681d6c1d4d8c78d85d0d7d1d2d080d1d4)
	(_ent
		(_time 1607859696282)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 33(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 33(_ent(_in))))
		(_port(_int outData 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 35(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 35(_ent(_out))))
		(_port(_int outB 1 0 36(_ent(_out))))
		(_port(_int inC 1 0 37(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2(t_4_5))(2)(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . comparator2 1 -1)
)
I 000050 55 674           1607866438373 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607866438374 2020.12.13 15:33:58)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code f5a5a4a4f2a7a3e3f7a5ecaea0f3a3f2f7f6f7f3f7)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000051 55 1290          1607866438397 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607866438398 2020.12.13 15:33:58)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 15451e12464215021240014f451211134312171316)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 43(_array -1((_to i 0 i 5)))))
		(_sig(_int nextData 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_var(_int check -2 0 49(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 48(_prcs(_trgt(2(t_4_5))(2)(3)(4))(_sens(0)(1)(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . commutator 1 -1)
)
I 000052 55 1154          1607866438429 commutator3
(_unit VHDL(commutator3 0 29(commutator3 0 42))
	(_version ve4)
	(_time 1607866438430 2020.12.13 15:33:58)
	(_source(\../src/commutator3.vhd\))
	(_parameters tan)
	(_code 34643f31666334226234216f613235333032623336)
	(_ent
		(_time 1607866099642)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 33(_array -1((_to i 0 i 1)))))
		(_port(_int outData 1 0 33(_ent(_out))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_var(_int check -2 0 47(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 46(_prcs(_trgt(2)(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0)
	)
	(_model . commutator3 1 -1)
)
I 000045 55 4377          1607866438453 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607866438454 2020.12.13 15:33:58)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code 44141f46411312574e11071e144246474642174245)
	(_ent
		(_time 1607866429335)
	)
	(_comp
		(comutator
			(_object
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int inData 2 0 39(_ent (_in))))
				(_port(_int outData 2 0 40(_ent (_out))))
				(_port(_int outA 3 0 41(_ent (_out))))
				(_port(_int outB 3 0 42(_ent (_out))))
				(_port(_int inC 3 0 43(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 4 0 48(_ent (_in))))
				(_port(_int B 4 0 49(_ent (_in))))
				(_port(_int C 4 0 50(_ent (_out))))
			)
		)
		(comparator2
			(_object
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int inData 7 0 66(_ent (_in))))
				(_port(_int outData 7 0 67(_ent (_out))))
				(_port(_int outA 8 0 68(_ent (_out))))
				(_port(_int outB 8 0 69(_ent (_out))))
				(_port(_int inC 8 0 70(_ent (_in))))
			)
		)
		(commutator3
			(_object
				(_port(_int CLK -1 0 55(_ent (_in))))
				(_port(_int inData 5 0 56(_ent (_in))))
				(_port(_int outData 6 0 57(_ent (_out))))
				(_port(_int outA 6 0 58(_ent (_out))))
				(_port(_int outB 6 0 59(_ent (_out))))
				(_port(_int inC 6 0 60(_ent (_in))))
			)
		)
	)
	(_inst U15 0 99(_comp comutator)
		(_port
			((CLK)(NET1116))
			((inData)(DATA))
			((outData)(BUS1640))
			((outA)(BUS1536))
			((outB)(BUS1544))
			((inC)(BUS1552))
		)
		(_use(_ent . comutator)
		)
	)
	(_inst U16 0 109(_comp OR2Bit)
		(_port
			((A)(BUS1536))
			((B)(BUS1544))
			((C)(BUS1552))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_inst U18 0 116(_comp comparator2)
		(_port
			((CLK)(NET1116))
			((inData)(BUS1640))
			((outData)(BUS1802))
			((outA)(BUS1667))
			((outB)(BUS1659))
			((inC)(BUS1675))
		)
		(_use(_ent . comparator2)
		)
	)
	(_inst U19 0 126(_comp OR2Bit)
		(_port
			((A)(BUS1667))
			((B)(BUS1659))
			((C)(BUS1675))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_inst U21 0 133(_comp commutator3)
		(_port
			((CLK)(Dangling_Input_Signal))
			((inData)(BUS1802))
			((outData)(C))
			((outA)(BUS1821))
			((outB)(BUS1813))
			((inC)(BUS1829))
		)
		(_use(_ent . commutator3)
		)
	)
	(_inst U22 0 143(_comp OR2Bit)
		(_port
			((A)(BUS1821))
			((B)(BUS1813))
			((C)(BUS1829))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 28(_array -1((_to i 0 i 1)))))
		(_port(_int C 1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 39(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 41(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 48(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 56(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~136 0 57(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~138 0 66(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1310 0 68(_array -1((_to i 0 i 1)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 75(_arch((i 4)))))
		(_sig(_int NET1116 -1 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 80(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS1536 9 0 80(_arch(_uni))))
		(_sig(_int BUS1544 9 0 81(_arch(_uni))))
		(_sig(_int BUS1552 9 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS1640 10 0 83(_arch(_uni))))
		(_sig(_int BUS1659 9 0 84(_arch(_uni))))
		(_sig(_int BUS1667 9 0 85(_arch(_uni))))
		(_sig(_int BUS1675 9 0 86(_arch(_uni))))
		(_sig(_int BUS1802 10 0 87(_arch(_uni))))
		(_sig(_int BUS1813 9 0 88(_arch(_uni))))
		(_sig(_int BUS1821 9 0 89(_arch(_uni))))
		(_sig(_int BUS1829 9 0 90(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 93(_arch(_uni))))
		(_prcs
			(line__154(_arch 0 0 154(_assignment(_alias((NET1116)(CLK)))(_simpleassign BUF)(_trgt(3))(_sens(0)))))
			(line__159(_arch 1 0 159(_assignment(_trgt(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . lab2 2 -1)
)
I 000052 55 1182          1607866459105 comparator2
(_unit VHDL(comparator2 0 30(comparator2 0 43))
	(_version ve4)
	(_time 1607866459106 2020.12.13 15:34:19)
	(_source(\../src/comparator2.vhd\))
	(_parameters tan)
	(_code f4f6ffa4a6a3f4e3f6fae5afa7f2f5f3f0f2a2f3f6)
	(_ent
		(_time 1607859696282)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 33(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 33(_ent(_in))))
		(_port(_int outData 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 35(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 35(_ent(_out))))
		(_port(_int outB 1 0 36(_ent(_out))))
		(_port(_int inC 1 0 37(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2(t_4_5))(2)(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . comparator2 1 -1)
)
I 000050 55 674           1607866459127 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607866459128 2020.12.13 15:34:19)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code 03015c040251551501531a58560555040100010501)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000051 55 1290          1607866459141 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607866459142 2020.12.13 15:34:19)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 131119144644130414460749431417154514111510)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 43(_array -1((_to i 0 i 5)))))
		(_sig(_int nextData 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_var(_int check -2 0 49(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 48(_prcs(_trgt(2(t_4_5))(2)(3)(4))(_sens(0)(1)(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . commutator 1 -1)
)
I 000052 55 1154          1607866459160 commutator3
(_unit VHDL(commutator3 0 29(commutator3 0 42))
	(_version ve4)
	(_time 1607866459161 2020.12.13 15:34:19)
	(_source(\../src/commutator3.vhd\))
	(_parameters tan)
	(_code 323038376665322464322769673433353634643530)
	(_ent
		(_time 1607866099642)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 33(_array -1((_to i 0 i 1)))))
		(_port(_int outData 1 0 33(_ent(_out))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_var(_int check -2 0 47(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 46(_prcs(_trgt(2)(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0)
	)
	(_model . commutator3 1 -1)
)
I 000045 55 4377          1607866459176 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607866459177 2020.12.13 15:34:19)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code 323068373165642138677168623430313034613433)
	(_ent
		(_time 1607866429335)
	)
	(_comp
		(comutator
			(_object
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int inData 2 0 39(_ent (_in))))
				(_port(_int outData 2 0 40(_ent (_out))))
				(_port(_int outA 3 0 41(_ent (_out))))
				(_port(_int outB 3 0 42(_ent (_out))))
				(_port(_int inC 3 0 43(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 4 0 48(_ent (_in))))
				(_port(_int B 4 0 49(_ent (_in))))
				(_port(_int C 4 0 50(_ent (_out))))
			)
		)
		(comparator2
			(_object
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int inData 7 0 66(_ent (_in))))
				(_port(_int outData 7 0 67(_ent (_out))))
				(_port(_int outA 8 0 68(_ent (_out))))
				(_port(_int outB 8 0 69(_ent (_out))))
				(_port(_int inC 8 0 70(_ent (_in))))
			)
		)
		(commutator3
			(_object
				(_port(_int CLK -1 0 55(_ent (_in))))
				(_port(_int inData 5 0 56(_ent (_in))))
				(_port(_int outData 6 0 57(_ent (_out))))
				(_port(_int outA 6 0 58(_ent (_out))))
				(_port(_int outB 6 0 59(_ent (_out))))
				(_port(_int inC 6 0 60(_ent (_in))))
			)
		)
	)
	(_inst U15 0 99(_comp comutator)
		(_port
			((CLK)(NET1116))
			((inData)(DATA))
			((outData)(BUS1640))
			((outA)(BUS1536))
			((outB)(BUS1544))
			((inC)(BUS1552))
		)
		(_use(_ent . comutator)
		)
	)
	(_inst U16 0 109(_comp OR2Bit)
		(_port
			((A)(BUS1536))
			((B)(BUS1544))
			((C)(BUS1552))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_inst U18 0 116(_comp comparator2)
		(_port
			((CLK)(NET1116))
			((inData)(BUS1640))
			((outData)(BUS1802))
			((outA)(BUS1667))
			((outB)(BUS1659))
			((inC)(BUS1675))
		)
		(_use(_ent . comparator2)
		)
	)
	(_inst U19 0 126(_comp OR2Bit)
		(_port
			((A)(BUS1667))
			((B)(BUS1659))
			((C)(BUS1675))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_inst U21 0 133(_comp commutator3)
		(_port
			((CLK)(Dangling_Input_Signal))
			((inData)(BUS1802))
			((outData)(C))
			((outA)(BUS1821))
			((outB)(BUS1813))
			((inC)(BUS1829))
		)
		(_use(_ent . commutator3)
		)
	)
	(_inst U22 0 143(_comp OR2Bit)
		(_port
			((A)(BUS1821))
			((B)(BUS1813))
			((C)(BUS1829))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 28(_array -1((_to i 0 i 1)))))
		(_port(_int C 1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 39(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 41(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 48(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 56(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~136 0 57(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~138 0 66(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1310 0 68(_array -1((_to i 0 i 1)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 75(_arch((i 4)))))
		(_sig(_int NET1116 -1 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 80(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS1536 9 0 80(_arch(_uni))))
		(_sig(_int BUS1544 9 0 81(_arch(_uni))))
		(_sig(_int BUS1552 9 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS1640 10 0 83(_arch(_uni))))
		(_sig(_int BUS1659 9 0 84(_arch(_uni))))
		(_sig(_int BUS1667 9 0 85(_arch(_uni))))
		(_sig(_int BUS1675 9 0 86(_arch(_uni))))
		(_sig(_int BUS1802 10 0 87(_arch(_uni))))
		(_sig(_int BUS1813 9 0 88(_arch(_uni))))
		(_sig(_int BUS1821 9 0 89(_arch(_uni))))
		(_sig(_int BUS1829 9 0 90(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 93(_arch(_uni))))
		(_prcs
			(line__154(_arch 0 0 154(_assignment(_alias((NET1116)(CLK)))(_simpleassign BUF)(_trgt(3))(_sens(0)))))
			(line__159(_arch 1 0 159(_assignment(_trgt(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . lab2 2 -1)
)
I 000051 55 1290          1607866613838 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607866613839 2020.12.13 15:36:53)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 623564623635627565347638326566643465606461)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 43(_array -1((_to i 0 i 5)))))
		(_sig(_int nextData 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_var(_int check -2 0 49(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 48(_prcs(_trgt(2(t_4_5))(2)(3)(4))(_sens(0)(1)(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . commutator 1 -1)
)
I 000052 55 1153          1607866831251 comparator2
(_unit VHDL(comparator2 0 30(comparator2 0 43))
	(_version ve4)
	(_time 1607866831252 2020.12.13 15:40:31)
	(_source(\../src/comparator2.vhd\))
	(_parameters tan)
	(_code a0f0a5f7f6f7a0b7a2afb1fbf3a6a1a7a4a6f6a7a2)
	(_ent
		(_time 1607859696282)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 33(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 33(_ent(_in))))
		(_port(_int outData 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 35(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 35(_ent(_out))))
		(_port(_int outB 1 0 36(_ent(_out))))
		(_port(_int inC 1 0 37(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2(t_4_5))(2)(3)(4))(_sens(0)(1)(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . comparator2 1 -1)
)
I 000050 55 674           1607866831284 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607866831285 2020.12.13 15:40:31)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code c0909094c29296d6c290d99b95c696c7c2c3c2c6c2)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000051 55 1290          1607866831298 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607866831299 2020.12.13 15:40:31)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code cf9fca9acf98cfd8c899db959fc8cbc999c8cdc9cc)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 43(_array -1((_to i 0 i 5)))))
		(_sig(_int nextData 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_var(_int check -2 0 49(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 48(_prcs(_trgt(2(t_4_5))(2)(3)(4))(_sens(0)(1)(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . commutator 1 -1)
)
I 000052 55 1154          1607866831317 commutator3
(_unit VHDL(commutator3 0 29(commutator3 0 42))
	(_version ve4)
	(_time 1607866831318 2020.12.13 15:40:31)
	(_source(\../src/commutator3.vhd\))
	(_parameters tan)
	(_code efbfeabcefb8eff9b9effab4bae9eee8ebe9b9e8ed)
	(_ent
		(_time 1607866099642)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 33(_array -1((_to i 0 i 1)))))
		(_port(_int outData 1 0 33(_ent(_out))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_var(_int check -2 0 47(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 46(_prcs(_trgt(2)(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0)
	)
	(_model . commutator3 1 -1)
)
I 000045 55 4377          1607866831336 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607866831337 2020.12.13 15:40:31)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code feaeabaeaaa9a8edf4abbda4aef8fcfdfcf8adf8ff)
	(_ent
		(_time 1607866429335)
	)
	(_comp
		(comutator
			(_object
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int inData 2 0 39(_ent (_in))))
				(_port(_int outData 2 0 40(_ent (_out))))
				(_port(_int outA 3 0 41(_ent (_out))))
				(_port(_int outB 3 0 42(_ent (_out))))
				(_port(_int inC 3 0 43(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 4 0 48(_ent (_in))))
				(_port(_int B 4 0 49(_ent (_in))))
				(_port(_int C 4 0 50(_ent (_out))))
			)
		)
		(comparator2
			(_object
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int inData 7 0 66(_ent (_in))))
				(_port(_int outData 7 0 67(_ent (_out))))
				(_port(_int outA 8 0 68(_ent (_out))))
				(_port(_int outB 8 0 69(_ent (_out))))
				(_port(_int inC 8 0 70(_ent (_in))))
			)
		)
		(commutator3
			(_object
				(_port(_int CLK -1 0 55(_ent (_in))))
				(_port(_int inData 5 0 56(_ent (_in))))
				(_port(_int outData 6 0 57(_ent (_out))))
				(_port(_int outA 6 0 58(_ent (_out))))
				(_port(_int outB 6 0 59(_ent (_out))))
				(_port(_int inC 6 0 60(_ent (_in))))
			)
		)
	)
	(_inst U15 0 99(_comp comutator)
		(_port
			((CLK)(NET1116))
			((inData)(DATA))
			((outData)(BUS1640))
			((outA)(BUS1536))
			((outB)(BUS1544))
			((inC)(BUS1552))
		)
		(_use(_ent . comutator)
		)
	)
	(_inst U16 0 109(_comp OR2Bit)
		(_port
			((A)(BUS1536))
			((B)(BUS1544))
			((C)(BUS1552))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_inst U18 0 116(_comp comparator2)
		(_port
			((CLK)(NET1116))
			((inData)(BUS1640))
			((outData)(BUS1802))
			((outA)(BUS1667))
			((outB)(BUS1659))
			((inC)(BUS1675))
		)
		(_use(_ent . comparator2)
		)
	)
	(_inst U19 0 126(_comp OR2Bit)
		(_port
			((A)(BUS1667))
			((B)(BUS1659))
			((C)(BUS1675))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_inst U21 0 133(_comp commutator3)
		(_port
			((CLK)(Dangling_Input_Signal))
			((inData)(BUS1802))
			((outData)(C))
			((outA)(BUS1821))
			((outB)(BUS1813))
			((inC)(BUS1829))
		)
		(_use(_ent . commutator3)
		)
	)
	(_inst U22 0 143(_comp OR2Bit)
		(_port
			((A)(BUS1821))
			((B)(BUS1813))
			((C)(BUS1829))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 28(_array -1((_to i 0 i 1)))))
		(_port(_int C 1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 39(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 41(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 48(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 56(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~136 0 57(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~138 0 66(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1310 0 68(_array -1((_to i 0 i 1)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 75(_arch((i 4)))))
		(_sig(_int NET1116 -1 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 80(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS1536 9 0 80(_arch(_uni))))
		(_sig(_int BUS1544 9 0 81(_arch(_uni))))
		(_sig(_int BUS1552 9 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS1640 10 0 83(_arch(_uni))))
		(_sig(_int BUS1659 9 0 84(_arch(_uni))))
		(_sig(_int BUS1667 9 0 85(_arch(_uni))))
		(_sig(_int BUS1675 9 0 86(_arch(_uni))))
		(_sig(_int BUS1802 10 0 87(_arch(_uni))))
		(_sig(_int BUS1813 9 0 88(_arch(_uni))))
		(_sig(_int BUS1821 9 0 89(_arch(_uni))))
		(_sig(_int BUS1829 9 0 90(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 93(_arch(_uni))))
		(_prcs
			(line__154(_arch 0 0 154(_assignment(_alias((NET1116)(CLK)))(_simpleassign BUF)(_trgt(3))(_sens(0)))))
			(line__159(_arch 1 0 159(_assignment(_trgt(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . lab2 2 -1)
)
I 000052 55 1153          1607867089477 comparator2
(_unit VHDL(comparator2 0 30(comparator2 0 43))
	(_version ve4)
	(_time 1607867089478 2020.12.13 15:44:49)
	(_source(\../src/comparator2.vhd\))
	(_parameters tan)
	(_code 5b085f585f0c5b4c59544a00085d5a5c5f5d0d5c59)
	(_ent
		(_time 1607859696282)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 33(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 33(_ent(_in))))
		(_port(_int outData 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 35(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 35(_ent(_out))))
		(_port(_int outB 1 0 36(_ent(_out))))
		(_port(_int inC 1 0 37(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2(t_4_5))(2)(3)(4))(_sens(0)(1)(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . comparator2 1 -1)
)
I 000052 55 1153          1607867172417 comparator2
(_unit VHDL(comparator2 0 30(comparator2 0 43))
	(_version ve4)
	(_time 1607867172418 2020.12.13 15:46:12)
	(_source(\../src/comparator2.vhd\))
	(_parameters tan)
	(_code 5450055706035443565b450f075255535052025356)
	(_ent
		(_time 1607859696282)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 33(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 33(_ent(_in))))
		(_port(_int outData 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 35(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 35(_ent(_out))))
		(_port(_int outB 1 0 36(_ent(_out))))
		(_port(_int inC 1 0 37(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2(t_4_5))(2)(3)(4))(_sens(0)(1)(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . comparator2 1 -1)
)
I 000050 55 674           1607867172441 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607867172442 2020.12.13 15:46:12)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code 646060656236327266347d3f316232636667666266)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
I 000051 55 1290          1607867172460 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607867172461 2020.12.13 15:46:12)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 8387d28dd6d4839484d597d9d3848785d584818580)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 43(_array -1((_to i 0 i 5)))))
		(_sig(_int nextData 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_var(_int check -2 0 49(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 48(_prcs(_trgt(2(t_4_5))(2)(3)(4))(_sens(0)(1)(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . commutator 1 -1)
)
I 000052 55 1154          1607867172478 commutator3
(_unit VHDL(commutator3 0 29(commutator3 0 40))
	(_version ve4)
	(_time 1607867172479 2020.12.13 15:46:12)
	(_source(\../src/commutator3.vhd\))
	(_parameters tan)
	(_code 9397c29cc6c49385c59386c8c69592949795c59491)
	(_ent
		(_time 1607866099642)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 33(_array -1((_to i 0 i 1)))))
		(_port(_int outData 1 0 33(_ent(_out))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_var(_int check -2 0 45(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 44(_prcs(_trgt(2)(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0)
	)
	(_model . commutator3 1 -1)
)
I 000045 55 4186          1607867172507 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607867172508 2020.12.13 15:46:12)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code b2b6b3e6b1e5e4a1b8b6f1e8e2b4b0b1b0b4e1b4b3)
	(_ent
		(_time 1607866429335)
	)
	(_comp
		(comutator
			(_object
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int inData 2 0 39(_ent (_in))))
				(_port(_int outData 2 0 40(_ent (_out))))
				(_port(_int outA 3 0 41(_ent (_out))))
				(_port(_int outB 3 0 42(_ent (_out))))
				(_port(_int inC 3 0 43(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 4 0 48(_ent (_in))))
				(_port(_int B 4 0 49(_ent (_in))))
				(_port(_int C 4 0 50(_ent (_out))))
			)
		)
		(comparator2
			(_object
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int inData 7 0 66(_ent (_in))))
				(_port(_int outData 7 0 67(_ent (_out))))
				(_port(_int outA 8 0 68(_ent (_out))))
				(_port(_int outB 8 0 69(_ent (_out))))
				(_port(_int inC 8 0 70(_ent (_in))))
			)
		)
		(commutator3
			(_object
				(_port(_int CLK -1 0 55(_ent (_in))))
				(_port(_int inData 5 0 56(_ent (_in))))
				(_port(_int outData 6 0 57(_ent (_out))))
				(_port(_int outA 6 0 58(_ent (_out))))
				(_port(_int outB 6 0 59(_ent (_out))))
				(_port(_int inC 6 0 60(_ent (_in))))
			)
		)
	)
	(_inst U15 0 93(_comp comutator)
		(_port
			((CLK)(NET1116))
			((inData)(DATA))
			((outData)(BUS1640))
			((outA)(BUS1536))
			((outB)(BUS1544))
			((inC)(BUS1552))
		)
		(_use(_ent . comutator)
		)
	)
	(_inst U16 0 103(_comp OR2Bit)
		(_port
			((A)(BUS1536))
			((B)(BUS1544))
			((C)(BUS1552))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_inst U18 0 110(_comp comparator2)
		(_port
			((CLK)(NET1116))
			((inData)(BUS1640))
			((outData)(BUS1802))
			((outA)(BUS1667))
			((outB)(BUS1659))
			((inC)(BUS1675))
		)
		(_use(_ent . comparator2)
		)
	)
	(_inst U19 0 120(_comp OR2Bit)
		(_port
			((A)(BUS1667))
			((B)(BUS1659))
			((C)(BUS1675))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_inst U21 0 127(_comp commutator3)
		(_port
			((CLK)(NET1116))
			((inData)(BUS1802))
			((outData)(C))
			((outA)(BUS1821))
			((outB)(BUS1813))
			((inC)(BUS1829))
		)
		(_use(_ent . commutator3)
		)
	)
	(_inst U22 0 137(_comp OR2Bit)
		(_port
			((A)(BUS1821))
			((B)(BUS1813))
			((C)(BUS1829))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 28(_array -1((_to i 0 i 1)))))
		(_port(_int C 1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 39(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 41(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 48(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 56(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~136 0 57(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~138 0 66(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1310 0 68(_array -1((_to i 0 i 1)))))
		(_sig(_int NET1116 -1 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 77(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS1536 9 0 77(_arch(_uni))))
		(_sig(_int BUS1544 9 0 78(_arch(_uni))))
		(_sig(_int BUS1552 9 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 80(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS1640 10 0 80(_arch(_uni))))
		(_sig(_int BUS1659 9 0 81(_arch(_uni))))
		(_sig(_int BUS1667 9 0 82(_arch(_uni))))
		(_sig(_int BUS1675 9 0 83(_arch(_uni))))
		(_sig(_int BUS1802 10 0 84(_arch(_uni))))
		(_sig(_int BUS1813 9 0 85(_arch(_uni))))
		(_sig(_int BUS1821 9 0 86(_arch(_uni))))
		(_sig(_int BUS1829 9 0 87(_arch(_uni))))
		(_prcs
			(line__148(_arch 0 0 148(_assignment(_alias((NET1116)(CLK)))(_simpleassign BUF)(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . lab2 1 -1)
)
V 000052 55 1153          1607867359831 comparator2
(_unit VHDL(comparator2 0 30(comparator2 0 43))
	(_version ve4)
	(_time 1607867359832 2020.12.13 15:49:19)
	(_source(\../src/comparator2.vhd\))
	(_parameters tan)
	(_code 7274767326257265707d6329217473757674247570)
	(_ent
		(_time 1607859696282)
	)
	(_object
		(_port(_int CLK -1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 33(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 33(_ent(_in))))
		(_port(_int outData 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 35(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 35(_ent(_out))))
		(_port(_int outB 1 0 36(_ent(_out))))
		(_port(_int inC 1 0 37(_ent(_in))))
		(_var(_int check -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 47(_prcs(_trgt(2(t_4_5))(2)(3)(4))(_sens(0)(1)(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . comparator2 1 -1)
)
V 000050 55 674           1607867359850 ORFor2Bit
(_unit VHDL(or2bit 0 27(orfor2bit 0 37))
	(_version ve4)
	(_time 1607867359851 2020.12.13 15:49:19)
	(_source(\../src/ORFor2Bit.vhd\))
	(_parameters tan)
	(_code 8284d38d82d0d49480d29bd9d784d4858081808480)
	(_ent
		(_time 1607808026668)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 29(_array -1((_to i 0 i 1)))))
		(_port(_int A 0 0 29(_ent(_in))))
		(_port(_int B 0 0 30(_ent(_in))))
		(_port(_int C 0 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ORFor2Bit 1 -1)
)
V 000051 55 1290          1607867359864 commutator
(_unit VHDL(comutator 0 29(commutator 0 42))
	(_version ve4)
	(_time 1607867359865 2020.12.13 15:49:19)
	(_source(\../src/commutator.vhd\))
	(_parameters tan)
	(_code 8284868cd6d5829585d496d8d2858684d485808481)
	(_ent
		(_time 1607811154928)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_port(_int outData 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 34(_array -1((_to i 0 i 1)))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 43(_array -1((_to i 0 i 5)))))
		(_sig(_int nextData 2 0 43(_arch(_uni(_string \"000000"\)))))
		(_var(_int check -2 0 49(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 48(_prcs(_trgt(2(t_4_5))(2)(3)(4))(_sens(0)(1)(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(0)
	)
	(_model . commutator 1 -1)
)
V 000052 55 1154          1607867359886 commutator3
(_unit VHDL(commutator3 0 29(commutator3 0 40))
	(_version ve4)
	(_time 1607867359887 2020.12.13 15:49:19)
	(_source(\../src/commutator3.vhd\))
	(_parameters tan)
	(_code a1a7a5f6f6f6a1b7f7a1b4faf4a7a0a6a5a7f7a6a3)
	(_ent
		(_time 1607866099642)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 32(_array -1((_to i 0 i 5)))))
		(_port(_int inData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 33(_array -1((_to i 0 i 1)))))
		(_port(_int outData 1 0 33(_ent(_out))))
		(_port(_int outA 1 0 34(_ent(_out))))
		(_port(_int outB 1 0 35(_ent(_out))))
		(_port(_int inC 1 0 36(_ent(_in))))
		(_var(_int check -2 0 45(_prcs 0((i 0)))))
		(_prcs
			(comutator_process(_arch 0 0 44(_prcs(_trgt(2)(3)(4))(_sens(0)(1(t_4_5))(1(t_2_3))(1(1))(1(0))(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(0)
	)
	(_model . commutator3 1 -1)
)
V 000045 55 4228          1607867359904 lab2
(_unit VHDL(lab2 0 24(lab2 0 32))
	(_version ve4)
	(_time 1607867359905 2020.12.13 15:49:19)
	(_source(\../compile/lab2.vhd\))
	(_parameters tan)
	(_code b1b7e5e5b1e6e7a2bbb5f2ebe1b7b3b2b3b7e2b7b0)
	(_ent
		(_time 1607866429335)
	)
	(_comp
		(comutator
			(_object
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int inData 2 0 39(_ent (_in))))
				(_port(_int outData 2 0 40(_ent (_out))))
				(_port(_int outA 3 0 41(_ent (_out))))
				(_port(_int outB 3 0 42(_ent (_out))))
				(_port(_int inC 3 0 43(_ent (_in))))
			)
		)
		(OR2Bit
			(_object
				(_port(_int A 4 0 48(_ent (_in))))
				(_port(_int B 4 0 49(_ent (_in))))
				(_port(_int C 4 0 50(_ent (_out))))
			)
		)
		(comparator2
			(_object
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int inData 7 0 66(_ent (_in))))
				(_port(_int outData 7 0 67(_ent (_out))))
				(_port(_int outA 8 0 68(_ent (_out))))
				(_port(_int outB 8 0 69(_ent (_out))))
				(_port(_int inC 8 0 70(_ent (_in))))
			)
		)
		(commutator3
			(_object
				(_port(_int CLK -1 0 55(_ent (_in))))
				(_port(_int inData 5 0 56(_ent (_in))))
				(_port(_int outData 6 0 57(_ent (_out))))
				(_port(_int outA 6 0 58(_ent (_out))))
				(_port(_int outB 6 0 59(_ent (_out))))
				(_port(_int inC 6 0 60(_ent (_in))))
			)
		)
	)
	(_inst U15 0 93(_comp comutator)
		(_port
			((CLK)(NET1116))
			((inData)(DATA))
			((outData)(OutCommutator1))
			((outA)(BUS1536))
			((outB)(BUS1544))
			((inC)(BUS1552))
		)
		(_use(_ent . comutator)
		)
	)
	(_inst U16 0 103(_comp OR2Bit)
		(_port
			((A)(BUS1536))
			((B)(BUS1544))
			((C)(BUS1552))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_inst U18 0 110(_comp comparator2)
		(_port
			((CLK)(NET1116))
			((inData)(OutCommutator1))
			((outData)(OutCommutator2))
			((outA)(BUS1667))
			((outB)(BUS1659))
			((inC)(BUS1675))
		)
		(_use(_ent . comparator2)
		)
	)
	(_inst U19 0 120(_comp OR2Bit)
		(_port
			((A)(BUS1667))
			((B)(BUS1659))
			((C)(BUS1675))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_inst U21 0 127(_comp commutator3)
		(_port
			((CLK)(NET1116))
			((inData)(OutCommutator2))
			((outData)(C))
			((outA)(BUS1821))
			((outB)(BUS1813))
			((inC)(BUS1829))
		)
		(_use(_ent . commutator3)
		)
	)
	(_inst U22 0 137(_comp OR2Bit)
		(_port
			((A)(BUS1821))
			((B)(BUS1813))
			((C)(BUS1829))
		)
		(_use(_ent . OR2Bit)
		)
	)
	(_object
		(_port(_int CLK -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~12 0 27(_array -1((_to i 0 i 5)))))
		(_port(_int DATA 0 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 28(_array -1((_to i 0 i 1)))))
		(_port(_int C 1 0 28(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 39(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 41(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~132 0 48(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~134 0 56(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~136 0 57(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~5}~138 0 66(_array -1((_to i 0 i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~1310 0 68(_array -1((_to i 0 i 1)))))
		(_sig(_int NET1116 -1 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 77(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS1536 9 0 77(_arch(_uni))))
		(_sig(_int BUS1544 9 0 78(_arch(_uni))))
		(_sig(_int BUS1552 9 0 79(_arch(_uni))))
		(_sig(_int BUS1659 9 0 80(_arch(_uni))))
		(_sig(_int BUS1667 9 0 81(_arch(_uni))))
		(_sig(_int BUS1675 9 0 82(_arch(_uni))))
		(_sig(_int BUS1813 9 0 83(_arch(_uni))))
		(_sig(_int BUS1821 9 0 84(_arch(_uni))))
		(_sig(_int BUS1829 9 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 86(_array -1((_dto i 5 i 0)))))
		(_sig(_int OutCommutator1 10 0 86(_arch(_uni))))
		(_sig(_int OutCommutator2 10 0 87(_arch(_uni))))
		(_prcs
			(line__148(_arch 0 0 148(_assignment(_alias((NET1116)(CLK)))(_simpleassign BUF)(_trgt(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . lab2 1 -1)
)
