\BOOKMARK [0][-]{chapter.1}{Introduction}{}% 1
\BOOKMARK [1][-]{section.1.1}{Motivation}{chapter.1}% 2
\BOOKMARK [2][-]{subsection.1.1.1}{GPUs vs CPUs}{section.1.1}% 3
\BOOKMARK [1][-]{section.1.2}{Multiple Levels of Parallelism}{chapter.1}% 4
\BOOKMARK [2][-]{subsection.1.2.1}{Parallelization Opportunities in PIC Codes}{section.1.2}% 5
\BOOKMARK [1][-]{section.1.3}{GPU PIC Code Development}{chapter.1}% 6
\BOOKMARK [1][-]{section.1.4}{Current Status of GPU PIC codes}{chapter.1}% 7
\BOOKMARK [1][-]{section.1.5}{SCEPTIC3D}{chapter.1}% 8
\BOOKMARK [2][-]{subsection.1.5.1}{CPU Code Profiling}{section.1.5}% 9
\BOOKMARK [0][-]{chapter.2}{Design Options}{}% 10
\BOOKMARK [1][-]{section.2.1}{GPUPIC Sandbox}{chapter.2}% 11
\BOOKMARK [1][-]{section.2.2}{Charge Assign}{chapter.2}% 12
\BOOKMARK [2][-]{subsection.2.2.1}{Other Codes}{section.2.2}% 13
\BOOKMARK [1][-]{section.2.3}{Particle List Sort}{chapter.2}% 14
\BOOKMARK [2][-]{subsection.2.3.1}{Message Passing Sort}{section.2.3}% 15
\BOOKMARK [2][-]{subsection.2.3.2}{In Place Particle-Quicksort}{section.2.3}% 16
\BOOKMARK [2][-]{subsection.2.3.3}{Linked List Ordering}{section.2.3}% 17
\BOOKMARK [2][-]{subsection.2.3.4}{Full Sort using Sort from the THRUST Library}{section.2.3}% 18
\BOOKMARK [2][-]{subsection.2.3.5}{Spatial Indexing}{section.2.3}% 19
\BOOKMARK [1][-]{section.2.4}{Particle List Structure}{chapter.2}% 20
\BOOKMARK [1][-]{section.2.5}{Particle Advancing}{chapter.2}% 21
\BOOKMARK [0][-]{chapter.3}{Implementation}{}% 22
\BOOKMARK [1][-]{section.3.1}{Constraining Grid Dimensions}{chapter.3}% 23
\BOOKMARK [1][-]{section.3.2}{Particle List Transpose}{chapter.3}% 24
\BOOKMARK [1][-]{section.3.3}{Charge Assign}{chapter.3}% 25
\BOOKMARK [2][-]{subsection.3.3.1}{Domain Decomposition}{section.3.3}% 26
\BOOKMARK [2][-]{subsection.3.3.2}{Particle Bins}{section.3.3}% 27
\BOOKMARK [2][-]{subsection.3.3.3}{Particle Push}{section.3.3}% 28
\BOOKMARK [1][-]{section.3.4}{Particle List Sort}{chapter.3}% 29
\BOOKMARK [2][-]{subsection.3.4.1}{Populating Key/Value Pairs}{section.3.4}% 30
\BOOKMARK [2][-]{subsection.3.4.2}{Sorting Key/Value Pairs}{section.3.4}% 31
\BOOKMARK [2][-]{subsection.3.4.3}{Payload Move}{section.3.4}% 32
\BOOKMARK [1][-]{section.3.5}{Poisson Solve}{chapter.3}% 33
\BOOKMARK [1][-]{section.3.6}{Particle List Advance}{chapter.3}% 34
\BOOKMARK [2][-]{subsection.3.6.1}{Checking Domain Boundaries}{section.3.6}% 35
\BOOKMARK [2][-]{subsection.3.6.2}{Handling Reinjections}{section.3.6}% 36
\BOOKMARK [2][-]{subsection.3.6.3}{Diagnostic Outputs}{section.3.6}% 37
\BOOKMARK [0][-]{chapter.4}{Performance}{}% 38
\BOOKMARK [1][-]{section.4.1}{Particle list size scan}{chapter.4}% 39
\BOOKMARK [1][-]{section.4.2}{Grid Size scan}{chapter.4}% 40
\BOOKMARK [2][-]{subsection.4.2.1}{Absolute Size}{section.4.2}% 41
\BOOKMARK [2][-]{subsection.4.2.2}{Threadblock Sub-Domain Size}{section.4.2}% 42
\BOOKMARK [1][-]{section.4.3}{Kernel Parameters Scan}{chapter.4}% 43
\BOOKMARK [1][-]{section.4.4}{Texture Performance}{chapter.4}% 44
\BOOKMARK [0][-]{chapter.5}{Conclusion}{}% 45
\BOOKMARK [1][-]{section.5.1}{Review}{chapter.5}% 46
\BOOKMARK [1][-]{section.5.2}{Implications}{chapter.5}% 47
\BOOKMARK [1][-]{section.5.3}{Future Work}{chapter.5}% 48
\BOOKMARK [0][-]{appendix.A}{SCEPTIC3DGPU Validation}{}% 49
\BOOKMARK [0][-]{appendix.B}{System Bandwidth Comparison}{}% 50
\BOOKMARK [0][-]{appendix.C}{Tables for histograms}{}% 51
\BOOKMARK [0][-]{appendix*.55}{Bibliography}{}% 52
