#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5a16d88a9250 .scope module, "ALU_fixed_tests" "ALU_fixed_tests" 2 1;
 .timescale 0 0;
v0x5a16d88ffc40_0 .var "A", 15 0;
v0x5a16d88ffd20_0 .var "B", 15 0;
v0x5a16d88ffdf0_0 .var "opcode", 3 0;
v0x5a16d88ffef0_0 .net "result", 15 0, v0x5a16d88ffae0_0;  1 drivers
S_0x5a16d88a93e0 .scope module, "ALU_inst" "ALU" 2 9, 3 1 0, S_0x5a16d88a9250;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 4 "opcode";
    .port_info 3 /OUTPUT 16 "result";
v0x5a16d88d25a0_0 .net "A", 15 0, v0x5a16d88ffc40_0;  1 drivers
v0x5a16d88ff940_0 .net "B", 15 0, v0x5a16d88ffd20_0;  1 drivers
v0x5a16d88ffa20_0 .net "opcode", 3 0, v0x5a16d88ffdf0_0;  1 drivers
v0x5a16d88ffae0_0 .var "result", 15 0;
E_0x5a16d88d3120 .event anyedge, v0x5a16d88ffa20_0, v0x5a16d88ff940_0, v0x5a16d88d25a0_0;
    .scope S_0x5a16d88a93e0;
T_0 ;
    %wait E_0x5a16d88d3120;
    %load/vec4 v0x5a16d88ffa20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5a16d88ffae0_0, 0;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v0x5a16d88d25a0_0;
    %load/vec4 v0x5a16d88ff940_0;
    %add;
    %assign/vec4 v0x5a16d88ffae0_0, 0;
    %jmp T_0.7;
T_0.1 ;
    %load/vec4 v0x5a16d88d25a0_0;
    %load/vec4 v0x5a16d88ff940_0;
    %sub;
    %assign/vec4 v0x5a16d88ffae0_0, 0;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x5a16d88d25a0_0;
    %load/vec4 v0x5a16d88ff940_0;
    %and;
    %assign/vec4 v0x5a16d88ffae0_0, 0;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x5a16d88d25a0_0;
    %load/vec4 v0x5a16d88ff940_0;
    %or;
    %assign/vec4 v0x5a16d88ffae0_0, 0;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x5a16d88d25a0_0;
    %ix/getv 4, v0x5a16d88ff940_0;
    %shiftl 4;
    %assign/vec4 v0x5a16d88ffae0_0, 0;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x5a16d88d25a0_0;
    %ix/getv 4, v0x5a16d88ff940_0;
    %shiftr 4;
    %assign/vec4 v0x5a16d88ffae0_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5a16d88a9250;
T_1 ;
    %vpi_call 2 18 "$dumpfile", "ALU_fixed_tests.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5a16d88a9250 {0 0 0};
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0x5a16d88ffc40_0, 0, 16;
    %pushi/vec4 20, 0, 16;
    %store/vec4 v0x5a16d88ffd20_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a16d88ffdf0_0, 0, 4;
    %vpi_call 2 24 "$display", "Addition Test: A = %0d, B = %0d", v0x5a16d88ffc40_0, v0x5a16d88ffd20_0 {0 0 0};
    %delay 1, 0;
    %vpi_call 2 26 "$display", "Result: A + B = %0d", v0x5a16d88ffef0_0 {0 0 0};
    %pushi/vec4 50, 0, 16;
    %store/vec4 v0x5a16d88ffc40_0, 0, 16;
    %pushi/vec4 30, 0, 16;
    %store/vec4 v0x5a16d88ffd20_0, 0, 16;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5a16d88ffdf0_0, 0, 4;
    %vpi_call 2 32 "$display", "Subtraction Test: A = %0d, B = %0d", v0x5a16d88ffc40_0, v0x5a16d88ffd20_0 {0 0 0};
    %delay 1, 0;
    %vpi_call 2 34 "$display", "Result: A - B = %0d", v0x5a16d88ffef0_0 {0 0 0};
    %pushi/vec4 85, 0, 16;
    %store/vec4 v0x5a16d88ffc40_0, 0, 16;
    %pushi/vec4 170, 0, 16;
    %store/vec4 v0x5a16d88ffd20_0, 0, 16;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5a16d88ffdf0_0, 0, 4;
    %vpi_call 2 40 "$display", "AND Test: A = %0d, B = %0d", v0x5a16d88ffc40_0, v0x5a16d88ffd20_0 {0 0 0};
    %delay 1, 0;
    %vpi_call 2 42 "$display", "Result: A & B = %0d", v0x5a16d88ffef0_0 {0 0 0};
    %pushi/vec4 85, 0, 16;
    %store/vec4 v0x5a16d88ffc40_0, 0, 16;
    %pushi/vec4 170, 0, 16;
    %store/vec4 v0x5a16d88ffd20_0, 0, 16;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5a16d88ffdf0_0, 0, 4;
    %vpi_call 2 48 "$display", "OR Test: A = %0d, B = %0d", v0x5a16d88ffc40_0, v0x5a16d88ffd20_0 {0 0 0};
    %delay 1, 0;
    %vpi_call 2 50 "$display", "Result: A | B = %0d", v0x5a16d88ffef0_0 {0 0 0};
    %pushi/vec4 12, 0, 16;
    %store/vec4 v0x5a16d88ffc40_0, 0, 16;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x5a16d88ffd20_0, 0, 16;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5a16d88ffdf0_0, 0, 4;
    %vpi_call 2 56 "$display", "Left Shift Test: A = %0d, B = %0d", v0x5a16d88ffc40_0, v0x5a16d88ffd20_0 {0 0 0};
    %delay 1, 0;
    %vpi_call 2 58 "$display", "Result: A << B = %0d", v0x5a16d88ffef0_0 {0 0 0};
    %pushi/vec4 48, 0, 16;
    %store/vec4 v0x5a16d88ffc40_0, 0, 16;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x5a16d88ffd20_0, 0, 16;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5a16d88ffdf0_0, 0, 4;
    %vpi_call 2 64 "$display", "Right Shift Test: A = %0d, B = %0d", v0x5a16d88ffc40_0, v0x5a16d88ffd20_0 {0 0 0};
    %delay 1, 0;
    %vpi_call 2 66 "$display", "Result: A >> B = %0d", v0x5a16d88ffef0_0 {0 0 0};
    %vpi_call 2 69 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ALU_fixed_tests.v";
    "./ALU.v";
