<html><body><samp><pre>
<!@TC:0>
@N: : <!@TM:0> | Running in 64-bit mode 
@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\synopsys\fpga_G201209SP1\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:0> | Setting time resolution to ns
@N: : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\db.vhd:7:7:7:9:@N::@XP_MSG">db.vhd(7)</a><!@TM:0> | Top entity is set to db.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\db.vhd:7:7:7:9:@N:CD630:@XP_MSG">db.vhd(7)</a><!@TM:0> | Synthesizing work.db.rtl 
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\db.vhd:34:15:34:17:@N:CD233:@XP_MSG">db.vhd(34)</a><!@TM:0> | Using sequential encoding for type state_t
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\draw_any_octant.vhd:7:7:7:22:@N:CD630:@XP_MSG">draw_any_octant.vhd(7)</a><!@TM:0> | Synthesizing work.draw_any_octant.comb 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\draw_octant.vhd:10:7:10:18:@N:CD630:@XP_MSG">draw_octant.vhd(10)</a><!@TM:0> | Synthesizing work.draw_octant.comb 
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\db.vhd:35:9:35:14:@N:CL201:@XP_MSG">db.vhd(35)</a><!@TM:0> | Trying to extract state machine for register state


</pre></samp></body></html>
