Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Wed Feb 17 13:50:17 2021
| Host         : antona-MS-7A20 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_design_analysis -file ./output/post_route_design_analysis_report.txt
| Design       : lc4_system
| Device       : xc7z020
| Design State : Routed
---------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                                                                                                                                                                                    Path #1                                                                                                                                                                                                                                                                   |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       75.000 |
| Path Delay                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       73.646 |
| Logic Delay               | 21.427(30%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| Net Delay                 | 52.219(70%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| Clock Skew                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       -0.165 |
| Slack                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        1.196 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| Logic Levels              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           91 |
| Routes                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           78 |
| Logical Path              | RAMB36E1 RAMB36E1 LUT6 LUT6 LUT5 LUT6 LUT2 CARRY4 LUT5 LUT6 LUT4 LUT6 LUT2 LUT4 LUT5 LUT4 CARRY4 LUT5 LUT4 LUT3 CARRY4 LUT5 LUT2 LUT3 CARRY4 CARRY4 LUT6 LUT2 LUT6 LUT2 LUT3 CARRY4 LUT6 LUT6 LUT4 CARRY4 LUT6 LUT4 LUT3 CARRY4 CARRY4 LUT5 LUT2 LUT3 CARRY4 CARRY4 LUT5 LUT4 LUT3 CARRY4 LUT6 LUT5 LUT5 LUT6 LUT3 LUT5 LUT2 LUT3 CARRY4 LUT5 LUT4 LUT3 CARRY4 LUT5 LUT4 LUT3 CARRY4 LUT5 LUT4 LUT3 CARRY4 LUT6 LUT4 LUT3 CARRY4 CARRY4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT3 CARRY4 CARRY4 CARRY4 CARRY4 CARRY4 CARRY4 CARRY4 CARRY4 FDRE |
| Start Point Clock         | clk_processor_design_1_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| End Point Clock           | clk_processor_design_1_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| DSP Block                 | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| BRAM                      | No DO_REG                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| IO Crossings              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            0 |
| Config Crossings          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            0 |
| SLR Crossings             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            0 |
| PBlocks                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            0 |
| High Fanout               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          135 |
| Dont Touch                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            0 |
| Mark Debug                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            0 |
| Start Point Pin Primitive | RAMB36E1/CLKBWRCLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| Start Point Pin           | IDRAM_reg_0_12/CLKBWRCLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| End Point Pin             | state_reg[29]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+------------------------------------+-------------+----+----+----+---+----+----+-----+-----+----+-----+----+----+----+----+----+----+----+----+----+
|           End Point Clock          | Requirement |  0 |  1 |  2 | 3 | 10 | 16 |  79 |  80 | 81 |  82 | 83 | 84 | 85 | 86 | 87 | 88 | 89 | 90 | 91 |
+------------------------------------+-------------+----+----+----+---+----+----+-----+-----+----+-----+----+----+----+----+----+----+----+----+----+
| clk_processor_design_1_clk_wiz_0_0 | 75.000ns    |  0 |  0 |  0 | 0 | 18 | 80 | 280 | 174 | 83 | 145 |  2 |  4 |  4 |  4 |  4 |  4 |  4 |  4 |  4 |
| clk_vga_design_1_clk_wiz_0_0       | 20.000ns    | 88 | 24 |  0 | 0 |  0 |  0 |   0 |   0 |  0 |   0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| clk_vga_inv_design_1_clk_wiz_0_0   | 20.000ns    | 16 | 23 | 30 | 5 |  0 |  0 |   0 |   0 |  0 |   0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
+------------------------------------+-------------+----+----+----+---+----+----+-----+-----+----+-----+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No effective congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


