-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
-- Date        : Mon Nov 25 02:17:42 2024
-- Host        : debwing running 64-bit Debian GNU/Linux 12 (bookworm)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ background_blue_sim_netlist.vhdl
-- Design      : background_blue
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
begin
ENOUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addra(2),
      I1 => addra(0),
      I2 => addra(3),
      I3 => addra(1),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  port (
    \^douta\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \douta[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DOUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \douta[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  signal \douta[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \douta[3]_INST_0_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \douta[3]_INST_0_i_2\ : label is "soft_lutpair0";
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => DOADO(0),
      I1 => \douta[3]_INST_0_i_1_n_0\,
      I2 => \douta[3]\(0),
      I3 => \douta[3]_INST_0_i_2_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => DOUTA(0),
      O => \^douta\(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => DOADO(1),
      I1 => \douta[3]_INST_0_i_1_n_0\,
      I2 => \douta[3]\(1),
      I3 => \douta[3]_INST_0_i_2_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \douta[1]\(0),
      O => \^douta\(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \douta[3]_0\(0),
      I1 => \douta[3]_INST_0_i_1_n_0\,
      I2 => \douta[3]\(2),
      I3 => \douta[3]_INST_0_i_2_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \douta[2]\(0),
      O => \^douta\(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \douta[3]_0\(1),
      I1 => \douta[3]_INST_0_i_1_n_0\,
      I2 => \douta[3]\(3),
      I3 => \douta[3]_INST_0_i_2_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \douta[3]_1\(0),
      O => \^douta\(3)
    );
\douta[3]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => sel_pipe_d1(1),
      O => \douta[3]_INST_0_i_1_n_0\
    );
\douta[3]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => sel_pipe_d1(1),
      I2 => sel_pipe_d1(0),
      O => \douta[3]_INST_0_i_2_n_0\
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(3),
      Q => sel_pipe_d1(3),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(3),
      Q => sel_pipe(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFF66FDFDFFFFFFFFFFEFF740306002107FFFFFFFFFFFF7FDFFF33DBF8FFE",
      INIT_01 => X"4FFFFFFFEFE73FC0560206001FFEFFFE7787BFFEF79FBFBFD9C7F7FEFFFFBFFF",
      INIT_02 => X"F7FE1414618021FFFFFFF7FFFBFEFFFFFFE6FFFAFF7EBFFFF9FFFDFFDFDF9FDF",
      INIT_03 => X"017E7FCFFFFFFF9FEFBFAFFFEFFFF13FFFFEFFFFFFFFEFFDFFBFE7FFFEFFFFFF",
      INIT_04 => X"DDFF3F2BF57FFEDFE797FFFFFFFFFFFFFFFBFFFDFFFFCFFFFFFFFFDFFB016E1C",
      INIT_05 => X"BDFDF7FF7FFFFFFFFEF9FFFFE7F6B6FFFFFFFFFFFFFFFFBD1C4CA07F77FEFF7F",
      INIT_06 => X"FFFFFFFFFFFFFF79B3FFD8FDFFFF19FFFFFA3C023CCFFFEFFFF7FFFBFFFDFFF7",
      INIT_07 => X"FDFFFF7FFFE7DFFFFFFFFFFFEF60903FF7FFFBFFFE5FF7FFF3FCDBFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFBFDFD3FFF7F7FE1FFE7FE7FAFF7FFBFEFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFEFFFFFFFFFFFFFFFFF5FFE7F7FF9FFFFEFFF7F7BFFFFDFBFFFFFF7FFFFF",
      INIT_0A => X"FFFFFFFFFFFFFD77FDBFFF9EEEFDFF7F7BFFFFFFFFFFFDD3EFF5DFFFFFCFBEFF",
      INIT_0B => X"AFE6FFFFFFFFBEE7FFFFFDDFBFFFBFE7FFFFFFFBFDFFFFFEFFFFFF9FFFEFFFFF",
      INIT_0C => X"EFEFFDFF9DFF7FFFFFFE7FFF7FD89FFFFFFFEFFFDFFFFFFFFFFFEFFFFFFFFFFF",
      INIT_0D => X"EDF1CFFEFFFDF1FFEBFFFF7FFEFFBFFFBFFFFFFFECFFFFFFB7DFFFBE6FBFFFE7",
      INIT_0E => X"FF3FFBFFFFF7FFFF7FFFFBFFFFFFFFFDFFFDFBF9FFFF9FA6DDFF3FFDBFFFFFEF",
      INIT_0F => X"FFFFFFFFFDFDFFFFFDFFFF379EFD9FEF39FBFD5FFFFFFFFFF7FBEFFFDFFFFFFF",
      INIT_10 => X"BFFBFDFFFFFAFFFF9FFFE9FFDFFF3FFF7BFF67FFFFFFFDFFFFFFFFFFFFFE7FFF",
      INIT_11 => X"FBBFEFFF1F7FFD8FFFFFFFFFFFFDF6FFFFFFFFFF7FFFF7FFFFBF6FFFFED3FFFF",
      INIT_12 => X"BFFFBEFFF7FFFFFF9FFFFFFEFFFFFFFFFFF79FFEFBFFFFE5FFFFFFFF3FDFFDFF",
      INIT_13 => X"BFFF8FFFFFFEFFFFFFDFFFFFFFFFF7FFFFD97FFCFFFFFFFC79FFFCFBF7FF71FE",
      INIT_14 => X"FFFDFFFFFFFFFFFFFFFFFFFDFFFFFFFFFF1FFFFFCF36FDFFF7FFDEFFDFFFFFEF",
      INIT_15 => X"FFFFFFFE7FFFFFEF7FFFFFC2FFFFFF7FFE7E5FFFF7FFDF37FBFFFDFFFCFFFFFF",
      INIT_16 => X"CE7FE3DFFFFDBFFFFEF7FFD9EAFFEF7FFFFF3FCFDFD7FFFFFEDFDE7FFFFFFFFF",
      INIT_17 => X"DFFFFFFFF6CF7F8EF8FE9FFFFFFEFFFD7FFE7FFFFFFFFDFFEFFFDDFEFFFFBFFD",
      INIT_18 => X"F3EF3FFFFFBF9F7FEFFFFFFFF3FFFFFFFFDFFDFFFFFBFFDFF9FFFBDDFFBFBFFF",
      INIT_19 => X"FDF7FBFEFFFFFFFFFFFFFFB7FFFBFFF7FFFFFFFFDF7FFFFFDFFFFFF7FFFFEFEF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFF3BFFFFFFFFFDFFFFEF6BFCE7FF",
      INIT_1B => X"FBFFFFFFFFFFBFFFFFF9DFFFFFFFFFBBFFFFF67FFEFFD7FD8E7B7FFDEFBFFFBF",
      INIT_1C => X"FFFFFFFFDFFB7FFFBFFFEFBFFFEFFF851FFFFFFEDFFFD7FFFFFFFBFFFFDFFFFF",
      INIT_1D => X"BDFFFBFFFDFCFFFFED6D7BFFFFDCF9FFFFFFFFFFFF9FF7DFFFFFFFFF7FFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFEDEBCFFDDFFFFFAFFFFFFFFDFFFFFFFFFFFBFFF79FFEFFFFFFFF",
      INIT_1F => X"FEF3FFFB7EFFFFFEFFFFDFFFFBBFFFFFFFFFEFFDFEE7FFFEB7FEFFCFFFFFFFFF",
      INIT_20 => X"FFFFFF8FFFFFAFFBFE7FFFFFFFFDF7FFFFEFBFFFEF9FCFFFFFFE7FFFF9FFFFFB",
      INIT_21 => X"FFFFFFFFFFFFFFFFFB7FFFFFFFFBFFFFFFBFFDFFFFFFFD99FFFFBFFF7E1FDFFF",
      INIT_22 => X"FFFEFBFF7FFFFFEFBFFFFFFDFFFFFFFFEFFFFFFFF9FFFFFBF9CFFDFFFFFBFFFF",
      INIT_23 => X"FFFFFFFFFFFE5FFF3FE77FFFEBFFFF96F57FFC3FF7FFFFFFF7FFFFFFFFFFBFFF",
      INIT_24 => X"FFFFFA7EEFFDF8FFFFEF7FFF5FFFFFFFFFFFFB37FFFFF7FFF3FFFEFEFFFFFBFF",
      INIT_25 => X"F96FFFFFFFFF77FFBFFFFFEFFFBFFFBBFFFFBFFFFDFFFFFFEFBFDFFFFEFFF79D",
      INIT_26 => X"DFFFFFDFFFEFFFEFEFFBFFFFFBFFFFFFFFFFFFFFFFFDBFFFFFDFEFFFFDFFEEF5",
      INIT_27 => X"FFDFFFFFFFEF7FEFFFFFFFFFFFFFFFFFEFFFFBFDFFFFFFFFFFFFFF9F3FEFFFFF",
      INIT_28 => X"FDFFFFFFEFFFFFFFFFFFFFF3FFFFFBCFFFFFFFFFFFFEFFFEFFFBEFFFFFF3FFFF",
      INIT_29 => X"FFFFFFFFFFFBDFFFF7FEFFFFFFFBF7FFFFBF7FFF1FFFFFFFBF3DFFF7FFFFFFFF",
      INIT_2A => X"FE7FFDFFFF2FE7FBFFFEFFFFF77FE3EFFA7E7FFBFFFF6EFFFBFDBFF7FFFFFFFF",
      INIT_2B => X"FFFFFFFEFFFFFBF7FF0F3FECFE7FFF7FFFFFFFFFFFFFFFFDFFF7FFBFFFFFFFFF",
      INIT_2C => X"FF7F7FE3F93FFDA7FFFFFFFFFFFFFFFFF3FFFFFF6FFFEF73FFEFFFFFFFD7FFDF",
      INIT_2D => X"F3DBFFFFFFFFFF7FFFDF2DFEFBFFFFFFFFFFFFFFFFFFFFFFFFF7F6FFFFBFFFFC",
      INIT_2E => X"FECFFEFFFFDFFDBFFFFFFFFFFD8E3EFFFFFFFFFFFFDFFFFFFCEFF7FFFFFFFE6F",
      INIT_2F => X"FFFF7FFFFFFFDA3003399FFFFFFFFFFFFFFFF3DFBFFDF73FEFF4F93BFFFF7FFF",
      INIT_30 => X"F9FB00019FFFFEFFFFFDFFFFFF7BFFFFF77F9FC7FF7F0FFFF9FFFE6BF7FFFFFE",
      INIT_31 => X"FEFFE7FFFDFFFFFBFFFDF7FFDDFFFFF7F9FFF79FFFFBFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"7FFFFFFFDFDFEDEFE7F9FFFF97EFFF5FFFFFFFFFFFFBFFFFFFFFFF44000A19FF",
      INIT_33 => X"B4FFFB0FBF3FFFBFFF7FFFFFFFFFFFFFFF7FFFFFFFE85600B80027FFFF3FFFFF",
      INIT_34 => X"9FFFDBFFFFFFFFFF9D9FFFFFFFFFFFFAB1B01A8001FFFFFF7FF3FDEBFFFFFFEF",
      INIT_35 => X"FFFFFFFFFFFEFFFBFFFE8C0300896531FEFFBFFFFFCFFFFFFF9DFA77DBF5FDFB",
      INIT_36 => X"F7FFFFDBE920002600431F7FF9FEFFFF77FCFFFFE3FF7FDFFF7FFFDDF7FFFF7F",
      INIT_37 => X"00010007007FFFFFEBFFFFFFFF9BFFBFFFF9E7F7BBFDDFEFFFDFFFFFFFFFFFFF",
      INIT_38 => X"BFF9FFFEFFFEFFFFBFF1DFFFFFFFFFFFB5FF7FFFFFFFFFBFFFB7FFFF7FFFFE0F",
      INIT_39 => X"FEFFF3FFF9EFBFBF7FFDC37DFFFFF5FFBFFDFFFB7FBFFFFFDEC00C000D81BA00",
      INIT_3A => X"F37C3F6DDFDFFF7FFF7FFBFFFFFFFF9FFFFFFF9420000301C02833F7FFFEFFFF",
      INIT_3B => X"FF77FFF1FFFFFFFFFBFFFFFFF7F18008140614008E0DFFFFEF7FEFFFFFFFFFFC",
      INIT_3C => X"FFF3FFBFFFFDFFFE60CCC0016001B0E07FFFFFFFBFFFFFCEFB77EFFFE7FBBEF9",
      INIT_3D => X"BFFF07000880126C0B0001FFFF7FFFFFFFFDFFFEDCBFFFCFFBE77FFFDFFF59FF",
      INIT_3E => X"000001010C077FFFFFFD7FFFFDFFFF7EEEFCFF7FFFEF7FFFFBFFBDFFFFFFFFFF",
      INIT_3F => X"53FFFFF7FFFFFFDFFFBFFEFFFFF7F7FFF7FFFFFFFFFFFFFFFFFFFFFFB06E4083",
      INIT_40 => X"FFFBFFB9FFBFEFF9EBFDBFFFFFFFFFFFFFFF7FFFFFFF880005C0800000001218",
      INIT_41 => X"F7FC3DBCDF7F57BFFFDFFFFDFF7FFDFFF8C0600D0800006000438AFFFFFF3FFF",
      INIT_42 => X"79FBFFFFFFFFCFFFFFFFFFC040380000000240000CC3FFFFF7DFFBFFBFFBFFFF",
      INIT_43 => X"FF5FFFFFFFC40802000180000000006007FFFFFF37BFFFFE3FFF7D777FFFCE6E",
      INIT_44 => X"60C0002000800000040080FFFFFDFFFBFFFFFFFFFFFF7BFF3FFDCFFFFFFFFFFF",
      INIT_45 => X"080008809003FFFEFFFFFFFFBFFBFAF1FFDFFFFE793FEFFFF3FFFE7FF7E7FDF7",
      INIT_46 => X"2FFFFFFFFFFFDAFB7FDF9FEDDFF72BFFFEFFFFFFFDFFFFFEFFFF8AC020030000",
      INIT_47 => X"FFFF7FEEFFC6FEF7FFFB3FDFFFFFBFFFFFFFF7FF55E401000000040000000000",
      INIT_48 => X"FFFF7FFFE2BFFFFFFFFFFF3FF7FFE4562D8700004000000000018005FEFF7BFF",
      INIT_49 => X"FFFEFD7FFFF3FF7FFE1182111000008000002408001DFFFFFDFFFFFFFFEFFFFF",
      INIT_4A => X"BFFFF608104800000004004801600C0389FFFFFFFFFFFFBFFF57FFFFFDF9FFBF",
      INIT_4B => X"800828400004000700D0000FFFFF7FFFFFFAFEEF4BFF1FDF9FFFF3FFEEFFBFFF",
      INIT_4C => X"000000206341BFFEFFFFFFBFDFEFFFFFE3FFDEFFFFDFFFCFBDFEBEBFFC700010",
      INIT_4D => X"C11FED9FFFFBBFFFFF9FFDBFFF23F3FFFFF79FBFFFFDBFE12000000222080001",
      INIT_4E => X"6BFFFE3FEFBFFDFFFDFFFFD7DFF7FFFFFFFF188002002080C200011000000094",
      INIT_4F => X"FFF7FC3FFFFE4FFFFEFFFFFFF12000000000000C0010000000040581FFDFFFFE",
      INIT_50 => X"FFE5EFFFFF67E0E0020040020000406000000000181A1FFFFBDFFFFBFFF5FFFF",
      INIT_51 => X"FE00002000002000000400001004400CF9FFFFBFFEFFFFFF7FEFEFFFFFF7FFFF",
      INIT_52 => X"018001000002004026018DD6FF6DFFF9FFFBDFFFCEFD9FFF7FFF5DFFDFFFE7E7",
      INIT_53 => X"21041800195E5FFFDFFFFFFFBDFFFFF7F9FFFBFEE7FBFFFDBEFFFFE101000000",
      INIT_54 => X"717FF7FFFEEFFFF9FFFFFFF7F9FF0FFFD7FFFBFFFFF810118000031800008000",
      INIT_55 => X"BBDB8FFFFFFBDF9F7FBFFF9F5FFF7FF62000000000001000024010B050901008",
      INIT_56 => X"FFBFD71FEFFFFFFFFFFFC3C0000100010000010003000000000C8D87FFFFFFEC",
      INIT_57 => X"FFEFCFFFFC2E002180400810000004000500002000463FFFE7F7DFFBFFFFFFEF",
      INIT_58 => X"1C000C040000000400000000020002000FFFEFFFFFFFFFFFFF3FFFFE7FEBFE7F",
      INIT_59 => X"00100080000600200080007E7FFFFFFFBFFFEFF7FFFFFF7EFBFFFFEDFFFFFF02",
      INIT_5A => X"0050009CA003FFFFFFFFFFCFFFFFFF3F7F9F3FFFFFFFFFFFFFF0804000200030",
      INIT_5B => X"0FEFFF7FBFFE7FFF7FE6FFFF3BBFFFFFFFBFFFFF083040020200200000190D12",
      INIT_5C => X"FFFFFFEFEBCFFFECFFFFF7EFBFFFE8C00400000018000000001000060000480C",
      INIT_5D => X"FF7EDFFDFEDFFF7FFD8886000000098000000000000000000000C3FEFFF7FFFB",
      INIT_5E => X"FFEFFFE00002200000000000000000000000000790FFFFE3FFFBFFFFFFFC6FD7",
      INIT_5F => X"0F002000000000000000002000400103FFFFBFFFFFFFFFCFEDFDFF77FDFFCFFF",
      INIT_60 => X"0000000380000003081CBFFFFFFFFFFFFFFCFFFFC1FFFCDFFDC77FFFEFBC8040",
      INIT_61 => X"000010804FFFFFFFFCFFFC86FFFFB76FFD9DEFDA77EFFEEFCCC0014000410000",
      INIT_62 => X"FDFFFF7FFF1C1FFF7DFFFBBDDCFFBFAFFFDEDD0A000800041400000000000000",
      INIT_63 => X"FBFDFEEFFFFFFFEBFFFFE7FEEF0060602020000D0286000000000220008C04FF",
      INIT_64 => X"EEFFFFFFFAFFFFF86C000000010000000000000002080000061FDFFDFFFFFFCF",
      INIT_65 => X"FFFF078000000058004010000000000000006073FFFFFFFFFFFDFFDFDFEFFFFF",
      INIT_66 => X"30000000032000000000000026037FFFF7FFFFFFFFFF6FFFDBFFFFF9EFFFFFFF",
      INIT_67 => X"000000200000000637FFFFFFFFFFB9EFFBFFF6FFFFFFFEF7FFFFFFFFFC000040",
      INIT_68 => X"1DE00C7FFFFFFBEDFFBEFFFFFF7CFF7FCFFFF7FFFFFFFFC02004800008600000",
      INIT_69 => X"FF2FFFFFFDFFFF3FFFBBDFF9FFDFFFFFFFF70000089800000008300000020000",
      INIT_6A => X"7CFFF7FFFFFF7FFDFFBF3EFF7008022000000000000000000000070000FFFF7F",
      INIT_6B => X"FF3FFFF3FFFFF0100000018001000018000000000040C005FDFFEFBF7FFDFFFB",
      INIT_6C => X"FF3180000000000202410060000000001420FFDFF9FFDFEFDFFF3FD9F1FFFFFF",
      INIT_6D => X"0080301020000000000080031FFFFF7FFF7DFFFBFBFF3F2FFFFFFFFFFF7F7FFF",
      INIT_6E => X"00000100180031E7FFFBFFFEFFFFFFFFEFF8FF7FFFFF1FEFBFFFFFF320000000",
      INIT_6F => X"002FFFBBF3FF7FFFFFFEF9FF1EF7FDFFF7DBFBFFFFFFC4C02008000600000300",
      INIT_70 => X"F7FFFFFF2F2FFFE1FFFFFFFDBFFFFDFFF840200010020000000000800000804B",
      INIT_71 => X"EFFBFECBBFFFBFFFF7FBFFE0040004004000018200010010200D0033FFFFFFDF",
      INIT_72 => X"FBFFFDFFDFFF08C009000001000810400000880000173EFFFFFFF75FF9FFFBFF",
      INIT_73 => X"F8862C090008000000000000080400070FE7FFFFFFF7FBFFFDFFFFFFFDFE7FFF",
      INIT_74 => X"5000000000100000100043FFFFF3FFEFFFFFFFE78FFDFFCFFFFF5EFEFFFBDFFF",
      INIT_75 => X"080000200C1FFFFD7FF7FFDFFE77AFFBFFFFFBFFFBF1F7FF7CFFFB8220801080",
      INIT_76 => X"FCFFDFFFFEFF7FFFF9F9FFFF3FAFD9D73E7FFBFFFBCCBC004001000000000000",
      INIT_77 => X"DFDFFFDFDFFCFFFFFE7F7FEFBD6FF7FFC1840400000000000000000000100447",
      INIT_78 => X"CFC7BFFF1FFF3FDFFFFFFF8040010000200000200000080400007FFFFFFFFFF9",
      INIT_79 => X"FDFFFFFF7FFE20C800004008400081000002400207FFFFFFFFFFDFFF7CCFFBFF",
      INIT_7A => X"D586C6C20030000000000020840490797FFFFFFF7FFFFFBFE7FFE7FDC3FE7FBF",
      INIT_7B => X"0004020018200000080F7FFF7FFF37FFFFFFFE7DFE5FFCDDF3FF37F9EFFF7FFF",
      INIT_7C => X"028002077FFF0FBCFFBDFFFDFFF5CFFBBF9FD9DFBF5FFAFFFFFFFF05C0310004",
      INIT_7D => X"FFFFFF6FFFFFFF1B8CFBFF91FCCFFFFFFFBFFDF5FFEFCE088000880000000808",
      INIT_7E => X"FDCFD9FCFEB1FFDEFFFBB7F7EFFFBFFFFFED9C29900140002000000004017FFF",
      INIT_7F => X"F9FFFFFFFBF77FFEDEFFFEFFF0E10020040400188040004007FDFFFFFFFFFEFB",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7FFFFFFFFFFFF700100080001882200002A41FFFFFFFF7FFEFFFFFFF79EFE8F3",
      INIT_01 => X"FFFC00000C0300002000803100BFFFDE7FEFFF3FFFFFFFBEFB5DFF87FBFBFF46",
      INIT_02 => X"008000040001860FFFFFFEEEFFFCF7FFFFBEBFDA3EFE6FB3B7FF7FF75FFFFFFF",
      INIT_03 => X"2023FFFFFFFDFF9FFFFFEEF6E73FFF7BFEFFE6FBFFFEFFFFFDFFFFFFE6401C41",
      INIT_04 => X"FFF97FFFFEDFC872FF9FBFE6FF6FB7EFFEEFFF9EFFFFFE2481C0001000084000",
      INIT_05 => X"F398DFFFC87EEFFCFDFFFFDDE5DBFBFFBFFCD00800200000000000003FEFFFFB",
      INIT_06 => X"EBFFFFFFFFFF6D5FFFFFBFFFE000014200000006000000FFFFFFFFFF7FFFF0D7",
      INIT_07 => X"DFFFFFDF5FFFFF030040020000006000200F77FDFFFF7F7FFFBF71BD9FCFFFA7",
      INIT_08 => X"FFF8B0010420004000600380FFFFDFFFEFFFFFFFFE5FBE7CF73FFF37FFFFFEFF",
      INIT_09 => X"000000022005FFFF7FFFFEFFFFBFFB8FF0F7FE5FDF5F73FFFFEFFF7BFF3FFFF7",
      INIT_0A => X"03DFF7FFBFFFFFFFFFDFFF8F9FEBF9D8FF7DFFDFFFDE3DFFFFFFFE77B0001000",
      INIT_0B => X"FFBFFFEFEFFBFFDCDFF9DFBFF7B5FFFFDDFFFEFFFFFFBF083000200000030008",
      INIT_0C => X"DFFFFDFF7FFFFFFFFFFFFD7FFFFFFFFFFFFA045400000000320127FFFBFFF7FF",
      INIT_0D => X"FFFFFF7DFFFFFFFFFFFFFFFFFC00000010400002010DFFEFFFFFFFFFFE7FFDF7",
      INIT_0E => X"BFFF9FFFFFFFFF480404100000000001DFFFFFFFCFFE7F7FFFFD7BFFFBBCFFFF",
      INIT_0F => X"FFB0000072000080800DFFFFF4FFFFFFCFF7F9FFDED3FFFE6BBAFFFE4FF7FFF9",
      INIT_10 => X"00040101F3FFFFDF7FFFFFFF9FFFFFFFFFBFFBFBF7FE3E3F7EBFFFF7FFFFDFFF",
      INIT_11 => X"FFFFFFF9FDFFFDFFF2B3F7FFFBDFBFF7CCFFCF7FF9FF9FDDFDFFFBF280200500",
      INIT_12 => X"FFFFDFBF3F7FFFFFFE4E1DFFFFEFFFFFFFFFE7FFFFFFE010000002004011187F",
      INIT_13 => X"9E7DFEE7ABFF979FF7FE775FFDFFFFFBFF071040003000003007FC7DCFDFFFFF",
      INIT_14 => X"F7FFFF3FF7FF7EFBFFFFF7FD4008000000000005FFFBDFFFFFFBFFDFF9FFDFF3",
      INIT_15 => X"EFFFFFFF7FFFFE888000000001023FFEFBD7FFFFFFFDFFFEFDFF3FF7FBDFFBF9",
      INIT_16 => X"FF0C5C0000102001A7FFFFB5FEBF9FFFFFFFF67FFFFEFF7FFFFEBFFFFFFBFF7D",
      INIT_17 => X"0005627DFFFCFFEFF97BFFFFDF6FFFFFFFFAFFEEFF7FDFFF3BBFFF9EDFCFFDFF",
      INIT_18 => X"7FF7AEFFFFFFFFF8DFFFFC77BFEFBFFB7DFFBFFFEFFF6FFFFFFFFFF8C5000184",
      INIT_19 => X"FFFCFFBFFBFFEFFEFFABFEFFF7EFFE3E9FBFFFE7FDFFA760440C0C80107BC7FF",
      INIT_1A => X"F7DBFFFAFD6FFFFE9FF75FFFFF7FFFFFF64F1400190900039FF7FFFFFEFBFF7F",
      INIT_1B => X"FFFEFFFFFFFBEDD7FFFFFFF662400D79A00033FFFD9FEE7FFFFFFFDFFFFBFFFF",
      INIT_1C => X"FFFFFFFFFFFBC600042000602767FFFFFFFFFFFFFBEFFFFFFFE7F7F3F7EE6FEF",
      INIT_1D => X"FC09C0C0000003FEFFFE7FFFFEF7FFFEB77FFFFDFF6FBE7F77BFBFBDF7DE7FFB",
      INIT_1E => X"601FFFEEF37DFEFEFFDFFFFC7FB6FFFFF7FEF77DBBDF8FFFF9FFBFF7FFFDFFFF",
      INIT_1F => X"FFFFFFFFFFDF8FE7DFFEF33FF77FCFFFC7F7FFBFFF9EFFFFFFFFFFC3EC002900",
      INIT_20 => X"FFF67BFEFE6B8FFF7FFFECFFCF7997FFFFFFEFFFFFFE0E900650A01DFFFEBFFF",
      INIT_21 => X"B7DFFDFFFFFFFBFFFFFFFFFFFFF87FFFF4A10041026DFFFBFBFFFEFFECFF7FFF",
      INIT_22 => X"7FFFFFFFEFFF3FFFFFFFFFDE011204831FFCFF1FFFFBFFCFFFFE7FFF7F9FEDFB",
      INIT_23 => X"FFFFFFFFFFBD610030C029FFFFFFFFFF7FFFFBF7FF7FFDEFFFDFDFFF2DFFFDFE",
      INIT_24 => X"F8D830F6217FFFFFFFFFE7FFFEFFFFEFFFDFBFFFFED3DEFFFF76FFFFFFBF9EFF",
      INIT_25 => X"7FFFEFFFFFFFFFFFFF7E7FFFF9FFFFFF2FFBFFFE5FFFFBD39FFFFFFFFFBFEFFF",
      INIT_26 => X"FF3FEFFFFF9FBFFEFF67FEFFFFFFFFFFF78FFFFF7E67FFFFFFFF7FECF3480E3F",
      INIT_27 => X"7FEFFFFC7F7CFFFBFFFDFFFFFDFFFFFEBDDFFFFFF7FFEF80183FFFFFFFFFCF7F",
      INIT_28 => X"7FF7BFFF7FBFFFDF5FFEBFBDFFFEFEFFFC3B10FFFFFFFFFBE7FFFFFFFFFFFFF8",
      INIT_29 => X"FF6FFAFFF3FBCF7FFFFFFFDF3FE7FFFDFFFFAFFFFBDFBFFFFFFEFBFFFBFFAFCC",
      INIT_2A => X"E5BBFFFFFFFF7FFFFE7FDFFFFFFF7FEFFE7FFFFFEDFFFBFBFFFFFFFFCFEECF4F",
      INIT_2B => X"FFFFFFFFFFFFFFF36FFFFFFFFF7FEFFFDBFFFFFFFDFFEBFEFFF3FFE72FFFFFFF",
      INIT_2C => X"FFFFE7FF7FFFFFFFFFF7FFFFDFF7FFFFFF3FFFF7FB9FFE7FFF7DFEFFFFE7FEFF",
      INIT_2D => X"FFBFFFFFFFFFEFFFFFF9EFE1FFCFFFFF3FDFF7FFBEBFEFBFFFFFFFFFFFFFFEFF",
      INIT_2E => X"FFEFEFE7FFFF76FEF7B7EFFFFFFFEFEFFFFFEFFFFFCFFEFFFEFF9FFFF8FFF7FF",
      INIT_2F => X"FECFFF4BFFBF7FF7FFEFF9FFFF77FFF9F7FFFFEFDFFFFFFFFFCBFFFFFDFFFFFF",
      INIT_30 => X"FDFFFF3FFFFFF7EFFCAD8FFF7FFFCFFEFFFFFFDFFFF7FFFF77FFFBFAFFFEFF5D",
      INIT_31 => X"FFFBFFDFF79FFFFFDFFDDAFFFFBDFFEFFFFF5FFFF9FFF7FFFFF5FBF7FFE4FFF9",
      INIT_32 => X"FF7FFEFFBEFFFDFF7FEFFFFFFFFF7BAFFFFF7BF73FFF7EFBF7DFFFBFFBF7FFCF",
      INIT_33 => X"FFF7FBFFFFEFFDEFE7FF7FBFFFFF619FF3FFFFFDFFFFFFEFFBBEFFDFDFF3FFEF",
      INIT_34 => X"BFFFFFDFFDF9FFFBFFFDFEFFDFFFFFFFFFFF7FBBFFFFFFFFDFFFFFF6FEFFFBFF",
      INIT_35 => X"FBFFD3F7C7FFFFFFFCFFFFFF6E7FFFFFF7FFFE7FEFFFFFFFDFFFFFFFF7BFFFFF",
      INIT_36 => X"FEBFFC5FFFFFFFF7FFFFF6E7FFEFBFFFFFFFFFFFFFFF7FFEFFFFFFBFFFFFFFFF",
      INIT_37 => X"FFEFE7FFFFFFFE5FFFFFFFFFFFFFFFF7FFFFFFEFFFFBFFFFFFFFFFFFFFFFBF7F",
      INIT_38 => X"D7FFFBFFFFFFFFFFFFF7FFFFFDFFFFFFFFFFDFFFDFFFFBFFFF7FEDDF3BF9FF5F",
      INIT_39 => X"77FFFFFFFFFFFFFFFFFFEF9FFFFFFFFFFFFDFFFFFFFFFF77FEFBBFFFFFFFFF7F",
      INIT_3A => X"FFDFFFFFFFF7BFFFFF9FFBFFFFFFFFFFFFFFFFFFB7FFFFF7FFFFEBEFFFF7FFFF",
      INIT_3B => X"C7FFFFB9FFFFBFBFE27FFFFFFB99BE8FFFFEFFFFFFFDFFFDFFF7FF7FFFEFFFFF",
      INIT_3C => X"FFFFFFCFFFFEF3FFFEEF7FFFFFFFFFFFFFFFF7F7FFFBFFDFFFFFFF9FFFFFFFFD",
      INIT_3D => X"FF39FFEFFFF7FFFCFBFFFDFEFF7FFEFFBBFFF9FFFFFFFFEFFCF4C08FEFFFFFFF",
      INIT_3E => X"EFFFFFBFFFFDFBFFFFFFFDFFFFFFE3FF7FFFFFEE0D883FFFFFFFCFFFFFFFFFCF",
      INIT_3F => X"FFFFFFDFFFFFFFFFFFEFFEFFFFDB4060009FFEFFDFFFFFFFDFFFEFFFDFFDDF7F",
      INIT_40 => X"FFFFFBFFFFFFFFFDC82D0877BFFFFFFFFBFFFFFFF9FFFAFFFFFFFFFFBCFFFFFF",
      INIT_41 => X"FFFFFC8006874AFBFFFFFDFCEFFFFEFFFFBFDF7FFFFFFBFFFFFFF7FFFFFFF3FF",
      INIT_42 => X"2023FFFFFBFFDE7FFFEFFFFF3EFFBFFFF7FFFFF9FF5FFFFFFFFFFFFBFFFFFFFF",
      INIT_43 => X"EFF7FFFFFFFFFFEFFFFFFFEFFFFFBFFDE7FFFFFFFFFBDF9FFFFFFFFFFE6800C4",
      INIT_44 => X"FFFFFFFFFFF7FFFFFFFFFF63EFFFFDFFFBFBFFFFFFFFFF003005301417FFFFFB",
      INIT_45 => X"7EFFEFFFCFBFBFFFFDFFFFFBFFFFFFFFBEEC02000B104603FFFFFBFFFFFFFDEF",
      INIT_46 => X"FFFFFFDFDFFF3FFFFFDFFFF1C600000003F09FFFFFFFFFFE7FFFF7FFFFFDFFFF",
      INIT_47 => X"FCFFBFFEFF6344E0020000000817FFC7BFFFF7FFFFFB3FFFFFDF77FFF7FFFFFB",
      INIT_48 => X"360000000100E003878EFBFFF7FFFFFF7FFFFFFDFFFFFFFFEFE7FBFFFFFFFDF6",
      INIT_49 => X"04853003593FFFFBFFBFFCFFFFFFFFFFFFFFFBFFFFAFDFFBFFFBFDFFBFFFFFEC",
      INIT_4A => X"00DFFEFDFFFDFFFFFFE7FBFDFFFFFFFFE3F7FEFFFFDFFFFFFF2367D000400020",
      INIT_4B => X"FFFF64FFFFFFFFFFFFFFEE7FDFFFFF3FFFF7F80E11B3020A0000000848603428",
      INIT_4C => X"FFFFFFFDFF7FFFFFFFFFFFFFBD80E25C00000008800040050C770C113DFDEFFF",
      INIT_4D => X"FFF7DFFFFFFFFC0C00086005885800000000004074C90D1FFDFFFFFCC52273FF",
      INIT_4E => X"FA40C0040800180000000000E00440851E784FFFFFE621CD3FFFFFFFFFFFFFF3",
      INIT_4F => X"0404048800001000806000BA0E0FFDE110846185EFFB9FFFFFFF7FFFFFDFFFFF",
      INIT_50 => X"000008480008C0E1C6092000D6004EFFFFFFFEFE7FFFFFFCDFFFFF8201C08080",
      INIT_51 => X"832071C038000000243FEFBFFFFFEFFAFFFFFDDF7FA9A0F60010240000200000",
      INIT_52 => X"000802087FFFFFF7FFFFFFFFFFFFFFFBA80D00300E0200000000032001208000",
      INIT_53 => X"FF3FBDFBFFFF9FFFFFBE99F8060E00000000C300000900031080001700081180",
      INIT_54 => X"E7FDFFFFFC1E00065000000004200800200007880006008430C3000A813881DF",
      INIT_55 => X"99002800008000000040C2010020000004212000C8814802481FFFFF7FCFFFFD",
      INIT_56 => X"0000000C00003060386030C20003080200006601DFFFFFBFFFE7BEFFDFDFFFE1",
      INIT_57 => X"010200000004000030000000010019FFFFF7DFFF7FFFFFFDDFF0008004001A19",
      INIT_58 => X"000E180000102A00085F7FFBFFFBFFEFFFFDF7FE000000600028800400000000",
      INIT_59 => X"05800171FFEFBFFFFBFFFFFFFFB787040002000098084000000000002040000C",
      INIT_5A => X"FBFFBFFBFFFFDFFFF82000040018001000000018080064000800801000000000",
      INIT_5B => X"7FFFFF9000018000003100040000800000C040000000000001020000A0A407FF",
      INIT_5C => X"184002010000400000000000080000000000041800010D08807BFFBFFFFFFFFF",
      INIT_5D => X"000200000008000000C00000100000000010C408FFFFFFFFBFFE3F7FFFF80000",
      INIT_5E => X"00000400000000060010001807018EFFFE77FB8FF7FFFFFF0800000008702000",
      INIT_5F => X"008018210004002D40F3FDFEFFFFFFFFFFDE7480100000004500000000003000",
      INIT_60 => X"0500130FFFDFFFDE7FBFFFFFF750010000010010000000000000500000000400",
      INIT_61 => X"FFFDFFCFFFFFFFF0C4C004200000000000000000001000000020000000030000",
      INIT_62 => X"7FFF0C002048240000000010000042010000000000000004000000108001F7FF",
      INIT_63 => X"008000000000002000300000000010C01000030000006000AE7FFFFFFFFFE7FF",
      INIT_64 => X"0004040100000008000501000006000E000003FFFFFFFFFEFEA7FFFFF0000600",
      INIT_65 => X"0000000000100840000876B106B7FFFFFFFFF1E7FF7FFF080000000000000000",
      INIT_66 => X"000000018808001BFF9FBFFF7FFFFFEFFFF08040028000000200060408020800",
      INIT_67 => X"00005FF8FFFFFFFFFBFFDFFF040A020000004020184000004000000000000000",
      INIT_68 => X"FBF3FFBF3FFFE100000300200000004020000000000000008000E20200000000",
      INIT_69 => X"FF018000100200C00002060000000040200008000400300200000280003FFFFE",
      INIT_6A => X"0000000020001000000002000000002000000C48002194A3FFFFF79FFF7FFFFD",
      INIT_6B => X"0000000000000080000030020E80000000087FFFFFFFDFFFFFFFFFF880004C00",
      INIT_6C => X"001800020200020000001F808FDFFFFFFFFFFDFEFFFF0E000010000000000000",
      INIT_6D => X"000301042019A63FEFFFFFFFF7FFFFFCF2E38000000000000000000008000000",
      INIT_6E => X"9027FFFBF7FBFFBFFFFFFFA00000000000000000000000000000000000001000",
      INIT_6F => X"BFFF7EDF7FF98000000000000000004000000000000020000000000010100060",
      INIT_70 => X"82410000000000000004000000000414000100000000194004010100BFFFFFFF",
      INIT_71 => X"8800000C0000000040000000100200000185000000030FFBFFFFFFCDFFFFFFFF",
      INIT_72 => X"0000000000000000A00001400000080001FFFFFFB5FE79FFFEFFF82C00000001",
      INIT_73 => X"00000000080000000001081FFFFFFF7F3FFFFFFFFF8000000880C18000000000",
      INIT_74 => X"000002006003FFFFFEFFEF0EFDFFFFF840380002280000000000000440000000",
      INIT_75 => X"7FFFDFFFFFFF6FFFFF7FA0038003400200600400000000000000400048000000",
      INIT_76 => X"BF7FFFFFFE000000080000000080000008000000000021000005000000200000",
      INIT_77 => X"00000002000000000000000000021800000000010000004000181FDFFBFB7F7E",
      INIT_78 => X"0200800000000400040400004000100000002021067FFFFFFFFFFFFFFFFFFFE0",
      INIT_79 => X"9040000100216000000000060000017FFFFFFF7EFFFEFFFFFCFF000000000030",
      INIT_7A => X"00000000200008000401FFFFEFFFFBFFFEFF3FFFE60100000000001000004009",
      INIT_7B => X"800000007FEFFFFFFFDFFC8FFFFFFEF008000200000280000400800040000003",
      INIT_7C => X"FFFFFFFDFFFFF9FFFF8384800000000040000000000004000000000000000101",
      INIT_7D => X"FFFFFF7E38400C00000004000080000000000100080000000010080000C087FF",
      INIT_7E => X"004000000104000001040000008000800000000000000818187FFFFFFFFFFB7F",
      INIT_7F => X"102000200000000010000020000200008081C10BBFFFFFFFFCFEFE77FFFFF360",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 1 downto 0 );
    addra_16_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal addra_16_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_16_sp_1 <= addra_16_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFF3FFCFCCFFCCFFFFC0FDC000000000000000003C00000",
      INIT_01 => X"000000000000C0000000000C0C00003003000030008000000030000FFFC3FF3F",
      INIT_02 => X"FDFFCFFFFF3F7FC3CC0000000F00000000033000000000000000000C00000000",
      INIT_03 => X"003C000000020003C000F30F0000240EFFFFFFFFFFFFFFFFFFCFCFFFF0FFFFFF",
      INIT_04 => X"000000C00300000000000000300000000000C0000000C00000000000000000C0",
      INIT_05 => X"04003CF00FFFFFFFFFFFFFFFFFFFCCFFFFF0FFFFFFFF3FFFFFDBFCFFCCF3C000",
      INIT_06 => X"00300000000000000000000000000000000000028000CC0000000300000000C0",
      INIT_07 => X"FFFFFFFFF3FFFFFFFFFFCF0F3FFFDBFFFFC03300000000000000000000000000",
      INIT_08 => X"00000000000000000000000C0020000000C000803C0000000F0FFFFFFFFFFFFF",
      INIT_09 => X"C3FFFF3FFFFFCC30000000000000000000000000000000000000000000000C0C",
      INIT_0A => X"0000300C00F00C00000C04C0000F0FFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFCFF",
      INIT_0B => X"0030000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"500C3C3FFFFFFFFFFFFFFFFFFFFFF3FFFFFFDFFF3FD3FFFFFFFF51CC00000000",
      INIT_0D => X"00000000080000000000000000000000000000F000000000003CF00C00000F00",
      INIT_0E => X"FFF0FFFFFFFFC7FFFF3FFFCFFFFFFFF0C03C0000000000000000000000000000",
      INIT_0F => X"0000300000C0000070000000003F30000000000300CC0030FFFFFFFCFFFFFFFF",
      INIT_10 => X"CE0FFFFFFFFC0C000000000000000000300000000000000000000000003C0000",
      INIT_11 => X"00000000000000010030000C03FFFFFFFF3FFFFFFFCFF0FFFFFFFFFFFFFF1FFF",
      INIT_12 => X"000003000000000000000000C300000000000000000000000000000000000300",
      INIT_13 => X"0C0FFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFEFFFFFFFFCC0000300000",
      INIT_14 => X"0000000000000000000000000000C00000000000000000000000000003300000",
      INIT_15 => X"FFFFFFFFFFFF3FF0FFFFFDCFFFFFFFF301000000000000000003000030000030",
      INIT_16 => X"000000C0000000000000000000000C00000000000F00FFFCFFFFFFFFFBFFFFFF",
      INIT_17 => X"FFF7FCFFFC0F000000000000000000C0000300000CC000000000000000000000",
      INIT_18 => X"0000000000000000000303FFFF3FFFFFFFFFFFFFFFFCFFFFF3FCFFFFFFFF3FFF",
      INIT_19 => X"00030000000000000000000000000000000000000000000C00000000C0000000",
      INIT_1A => X"FFCFEFFFFFFFFFFDFFBFFFFFFCF7FFFFFFFFFFFFFFCFF7FFFFFF000000000300",
      INIT_1B => X"00000000000000000000000000000000000C0000000C00000000003070F03C03",
      INIT_1C => X"FF3FFFFFFFFFFFFFFFFCFFFFFF3FFF03000070000D0000000000000000000000",
      INIT_1D => X"00000000003C000000000C00000000CC30000003C3FFFFCFFFFFFFFFFFFFFFFC",
      INIT_1E => X"FFFFFFFF03000FC0000000000000000000000000000000000003000000000000",
      INIT_1F => X"3000030CC000080000FFCFFFFFFFFFFFFFFFFFFFFDFFFFFFFFCFFF0FF3FFFCFF",
      INIT_20 => X"0000F0000000000000000000000003000000003000000C400000000000000000",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFCFFFFFFFFFFFF0FFFFC0004CC0000000",
      INIT_22 => X"0000000000000300000C0000000000003000000000000001C0000330000F7CFF",
      INIT_23 => X"FFFFFFFFFFFFF33FFFFFFFFFFFFFF0C0373000000003C0000000000002400000",
      INIT_24 => X"30000C000000000000003C0000000003F3C0FCFE6FFFFFFFFFFFCFFCFFFFFFFF",
      INIT_25 => X"FFFFF1FC00003000002C0000000000003F0C400000000000000000000000000C",
      INIT_26 => X"0000000003F3FFFFFF0F1FFFFFFFFF3FFFFFFFFFFFFFDFFFCFC3FFFFFFFFFFFF",
      INIT_27 => X"00000000000000000000000000303000000000C00030000000000000F000C000",
      INIT_28 => X"FFFFFFFFFF3FFFFFFFFFFFFFFFCFC3FFFF3FFDFFFFF3FFFFFC30000000000C00",
      INIT_29 => X"00000000000000000000000000000000000C000000000000000033FFFFFCFCFF",
      INIT_2A => X"FFFFFFDFFFFF3FFFFFFFFFFFFFFF00C00000000C000000000000000000000000",
      INIT_2B => X"00000000000000000000003C00003C03FFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFF",
      INIT_2C => X"FFFFFF00C0000C00000000000000000000000000000000000000C0C000000000",
      INIT_2D => X"0000000F3FFFFFFFFFFFFFFF3FFDFF7FFFFFFFFFFFFFFFFC3CFFFFFFFFFCFFFF",
      INIT_2E => X"0000000000000003C00000000000000000000000000C00000000000000300000",
      INIT_2F => X"FFFFFFCFFFFFFFFFFFBFFFFFFCFFFDFFFFFFFFFFFFFFFFFFC0000C0000000000",
      INIT_30 => X"0030000000000000000000000000000000000003000000380F3FFFFFFFF3FFFF",
      INIT_31 => X"FFFFFCFFFFFFFF0FFCFFFFCFFF0F000030800D40000000000000000000000000",
      INIT_32 => X"0000040000000C00004000300CCFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF",
      INIT_33 => X"FFFFCF0000F0000000000000000030000000000C00003000000003C000000000",
      INIT_34 => X"0003CFFFF7FFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFF7F",
      INIT_35 => X"0000000003000000C0000000000300000000000000000000000000CC0000000C",
      INIT_36 => X"FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFCFFFFF3FFFFFC0F00033C00000000",
      INIT_37 => X"0000000000000003000000300000000003000C00000000FFFFF3FFFFFFFDFFFF",
      INIT_38 => X"FF3FFFFFFFFFFFFCFFFFFFFFFC0F00F0C00000003C0000000300000000000000",
      INIT_39 => X"300000000000030C00F000FFFFFFFFFFFFCFFFCFFFFFF3FFFFFFFFFFFFCFFFFF",
      INIT_3A => X"FFFC000000000000000000000003C00000000000000400000000000000000000",
      INIT_3B => X"FFFFFFFFFFFFFFFF17FFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFF3FFFFFFFFFF",
      INIT_3C => X"0000000000000030000000014000000000000000000000000000000F0C034CF3",
      INIT_3D => X"FFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFF7FFFFFFFFFEFC13000F000000000000",
      INIT_3E => X"300800000000C000000000030000000000000013FFFFFFFFFF9FFFCFFFCFFFFF",
      INIT_3F => X"FFFFFFFFF7CEFFF0FFFFF4FCC300FC80000000003000000C000F00003C000000",
      INIT_40 => X"000000003C8103C030FFFFFEFFFFFFFFFFFFFCFFFFFFFFFFEFFFFC000FFFFFFF",
      INIT_41 => X"FF00C000F00000000000000000000F000002000000000400000000D000000000",
      INIT_42 => X"FDFFEFFFFFFFFFFCFFFFFFFFFFCFC0000000FCFFFFFCFFFFFFFFCEFFFFFFFFFF",
      INIT_43 => X"00000C00000000000000000000000000000000100C000300003F430340FFFFCF",
      INIT_44 => X"FFFFC00003CC003D3FFF3CFFFFFFFFCFFFFFFFFFFFFFC00FC000000000000000",
      INIT_45 => X"000000000000000000000003000010300C00FFFCFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFF3FCFFFFFFFFF0F0C0000000C03C000000000C0000000000000000",
      INIT_47 => X"00000C00300000FCFFCFFFFDFFFFFFFFFFFFFFF7FFFFCCCFF0003F003FFFFF3E",
      INIT_48 => X"F0000000C00003D4000000000000000000000000000000000000000010000000",
      INIT_49 => X"FFFFFFFFFF7FFFFFFFFFFFFC0C0000330FFFFFFFFFFFFFF7FFFFFFFF0FFFFFFF",
      INIT_4A => X"00000000000F000F0000000000000030003000000000C0703010000FFFFFFFFF",
      INIT_4B => X"FC3CCF0033CFFFFFCFFFFFFFFF37FF33FF0FFFFF7FFC00F03000000000000000",
      INIT_4C => X"0000100000000003000000CC7C00331CFFFFFFFFFFFFFF3FF4FF3FFFFFFFFFFF",
      INIT_4D => X"FFFBF3FFFFFFFFFFFFFFFF00400000000000003C000000000000000000000000",
      INIT_4E => X"000000C0FFFFFFFCFFFFFFFFFFFC33FDFFF5FFFFFF50CFFF0C3CFC3FFFFFFFFF",
      INIT_4F => X"00C000FC03003000000C0000C00000000000000000000000F00F0000000000C0",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFF3CDF03CFF3C3FFFFF3FBFFFFCC0FFFFFFFFFFFFFFFC",
      INIT_51 => X"00C00000000000000000000000000F0000C00F0000000340C3FFFFFE71FFFFFF",
      INIT_52 => X"FF0F33CFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFF0F40000000000000000000",
      INIT_53 => X"000000000000000000000F30F003FFFFFFF0F7FFFFFFFFFC30FFFFFFFFFFFFF3",
      INIT_54 => X"FFFFFFFFFFFFFFFFFF3F0F000000000000000000000000000000000000000000",
      INIT_55 => X"FCC0FFFFFFFDFFFFFFFFFFFFDFFFFFFFFFFFFFFF3F3F43EC0FFCFFFFFFFFFFFF",
      INIT_56 => X"C0003000000001000000000000000000000000000000030000C000000000300F",
      INIT_57 => X"FFFFFFFFFF3FFFFFFFFFFFFFDCFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFC3",
      INIT_58 => X"00000000C035000000F030000000000400C00000003C4DFFFFFFFFFF3FFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFCFF000300003000300010000",
      INIT_5A => X"00C002C0000BB00000F0000FFFFFCFFFFFFFFFFFFFFFFFF3FFFEFFFFFFFFFFFF",
      INIT_5B => X"C3FF0CF3FFDFFFFFFCF0F0000303F000000C3AC00000000000003E0000003000",
      INIT_5C => X"FFFFFFFF7FFFFFEFFFFFD3FFFBFFDFFFFFFFFFFFFFFCF3F7FFFFFFFFFFFFEFFF",
      INIT_5D => X"0000030000038C120000000000000000000000030000D0000000000000000003",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFF3FFFFFFFCFFFFFFFFFF00F",
      INIT_5F => X"0000000000000000000C00400CC3C0000000000303F3FFFFFFFFFFFFCFCFFFD3",
      INIT_60 => X"FFFFFFFF3FC3F3FFFFFFFFFFFFFFFFFFFFFFFFF30C000300000000C300000000",
      INIT_61 => X"000C000000C00003030FFFF3FFFFFFFFFFFFFFEFFFFCFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFF3FC000000C000F000000000000000000000000000000030",
      INIT_63 => X"FFCFFFFFFBFCFFCFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF7FFFFFFFF",
      INIT_64 => X"000C000030000030000000000000002400000003F000C0000C0C0000C303FFFF",
      INIT_65 => X"F6FFFFFFFFFFFFFFFFFFCFFFFD3FFFCFFFFCFFFFFFFFCFFFFFFFFFFFFFF33000",
      INIT_66 => X"0000000020300000020C000000300000C3C03FFFFFFFFFFDFFF3F2F3FFFFF3FF",
      INIT_67 => X"FFFC3FFFFFF7BFFFFFFFFFFFCFFFFFFFFFFFF00C0000D20000003C0030000000",
      INIT_68 => X"03CC000000C1F3F3FFFFF3FFFFFFFFFFFFFFFFFFFF3FC7FFFFFFFFFFFFCFFFFF",
      INIT_69 => X"FFCFFFFFFFFFFFFC000000D50300000000F000000000000000F030000000C000",
      INIT_6A => X"FFFFFDFFFFFFFFCFFF6FFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFBFDFFFFFFFF",
      INIT_6B => X"3030000030000000000000000000030000000000C003FC0000C03C3FF3FFFFFF",
      INIT_6C => X"FFFFFFFFFF3FFFFFFFFFFFFFFFFFFFCFFFFFFFFFF3FF7FFFFFF3FBFFFC000000",
      INIT_6D => X"300C00001000000000C0000003FC0CFCCFFCFFFCFCFCFFFDFFFFFFFFFFFCFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFCFFD7FFFFFFFFC03F0030000008400000000000000",
      INIT_6F => X"0000000F30FFFFFFCFFBFFFFFFFFFFFFFFFFFD3FFFFCFFFFFFFFFFFFFFFFBFFF",
      INIT_70 => X"FFFFFFFFFFFFFC01C2C000C30C00D000000C00000030000000000073000C0000",
      INIT_71 => X"FCF7FFFFFFFFFFFFFFFFF7FFF3FFFFEFFFFFFFFFFFFFFFF3FFFFFFFFF5FCFFFF",
      INIT_72 => X"C00330C0000000000000003000000030304000F000000000300FFFFFFFDFFFFF",
      INIT_73 => X"FFFCFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFF33FF7F03CF03C0",
      INIT_74 => X"F00030000000000070000030000FFFFFFFDFFFFFFFFCFFFEFFFEFFFFFFFFFFFF",
      INIT_75 => X"30FFFFFFFFCFFFFFFFFFFFD4FFFF3CFF7F000300000000270000C00000000000",
      INIT_76 => X"3C003DFFFFFF3FFFFFFFCFFFFEFFFFFFF3FFFFFFFFFFFDEFFFE3FFFFFFFFFFFF",
      INIT_77 => X"E6E3FFFFFFFF00000C0000000BC000000000000000000C000000000000000000",
      INIT_78 => X"FFFFFF3DFFD3FFFFCFFFFFFFFFFFFF3FFFFFC3FFFC3FFFFFFFFCFFFFFFF0FFFF",
      INIT_79 => X"0000C40003000000C000000D0000000000000C0000F400FFFFFFFFFFFFF0FCFF",
      INIT_7A => X"FFFFFFFF3FFFFCFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFCFFFFF0033C80000",
      INIT_7B => X"0000003403C0000003C00FC3FFFFCBFFFFFFFFFFFFFFFFFF2FF7F3FFFFFFFF0B",
      INIT_7C => X"FF4FFFFFFFFFFFFFFCFFC3C3FFF7FFFF00000000E3000000C3C0000000000000",
      INIT_7D => X"3FFD3F97FFFFFDFFFFFFF7FFFCF2FFECFFFFFFFFFFF3F3F3FFFFFFFEFFFFFFFC",
      INIT_7E => X"F3FF7FFFFF0F000000F00000000000000303C000000000300303C0180003C00C",
      INIT_7F => X"FFFCFFFFCFFFFFFFFFFFFFF3FFFFFFEFFFFF73FFFC3F4FFFFFC3C3FFF7FFFFE7",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => DOADO(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => addra_16_sn_1,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => addra(16),
      I1 => addra(14),
      I2 => addra(15),
      O => addra_16_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000430333000000053333333333333333333433333333333334333333333333",
      INIT_01 => X"0030000000000000030000000000300000000000000000003000000030003330",
      INIT_02 => X"3333333433333333333333333334334333333333003000000000003000000000",
      INIT_03 => X"3333333333333333333333633333333333333333333333333433333333333453",
      INIT_04 => X"3533333533333333333333335333333333333333333334333743333333333333",
      INIT_05 => X"0000000000000000000000000003330000003333333333333333333333333333",
      INIT_06 => X"0003000000400000300003530030000000400000000000000000000000000000",
      INIT_07 => X"3333333357436333343333363333333333333553333333333334333343333330",
      INIT_08 => X"3433333333333354333333333333333333333335335333333333333335333333",
      INIT_09 => X"3333333333333373333344333333337333333333333343333333333333433333",
      INIT_0A => X"3300004300000300000000000000300030000003500040000000033333383333",
      INIT_0B => X"3433433433333443354030073000000000000000300004400300045000000000",
      INIT_0C => X"3335334333333333333333333333334333333333343343333333333333333333",
      INIT_0D => X"3333333333333333333333333543333464433333333333333333335333333433",
      INIT_0E => X"0000000333333333333333333433333336433333333333333333333333333333",
      INIT_0F => X"0000000000000000000000000000000000000000000000305003000060000030",
      INIT_10 => X"3333333333333333333333334333333333334533330630000330000000000000",
      INIT_11 => X"3333333433333333333333333343333333333333333533433333333333444334",
      INIT_12 => X"3343333333333334433333333333333343333433333433333343333333333333",
      INIT_13 => X"0000003000003030000000000333333453333333333333335933333343333333",
      INIT_14 => X"3300000000000000000000530040000000300000000000000000000000000000",
      INIT_15 => X"3333333333333534333333334333333433333333333333333333333333000000",
      INIT_16 => X"3433334333333333334333333333333333333333343333333333333334433333",
      INIT_17 => X"3333333334333333333353434333333333333333533333333333333333333333",
      INIT_18 => X"00000000000360000000030000430000303430000003333333344333333333A3",
      INIT_19 => X"3333333333333300000034000000030000000030000000504300303000000000",
      INIT_1A => X"3343333333333333933333333433333334333334433333333343333333333333",
      INIT_1B => X"3333333333333333333353333333A47333333433333333334433333333333433",
      INIT_1C => X"3333353333333333338333333333333333334333633433343333333333334333",
      INIT_1D => X"3000000080300003000000300000000370530000000000000000000003003333",
      INIT_1E => X"3336333333334333333333333333335333300000030003303300000033430070",
      INIT_1F => X"3333333333333333333333333343333333333333333433333333333343333333",
      INIT_20 => X"333333333353334333333333333333333333333333353334A353333336433333",
      INIT_21 => X"0000000300333000333333333333333333333333333333344333333333335334",
      INIT_22 => X"0363000000000000300000000000000000000000000000000000033000000030",
      INIT_23 => X"4334333433333333333333433337333333333333333333333333333000000033",
      INIT_24 => X"3333333343333333333333333333333333333333333333333334334333333334",
      INIT_25 => X"3335433333333333333333343333335333534333433333333333333333353333",
      INIT_26 => X"0000000003300000003000030003333300333333333333333333333433333333",
      INIT_27 => X"3333333333300000333000000003000000306000300000000000000003000000",
      INIT_28 => X"3334553333433333333333343335333633334333333333333333333333333333",
      INIT_29 => X"3333333333333333333333333333333333373333333333333333333333333334",
      INIT_2A => X"3333333333363333333333333334333333333333334443353333333343333333",
      INIT_2B => X"5000000000000400000030000000000000000030000303000003333333333333",
      INIT_2C => X"4333333333333433333343333333034330003000000003005300005000000000",
      INIT_2D => X"3333333333333333333333355846333333333333333333333333333333333333",
      INIT_2E => X"3433333333336333433533333333333333333333333333333333933333333333",
      INIT_2F => X"0000030034333333333333333443333534333333333333333333334333333333",
      INIT_30 => X"0000000000000000000000000000000000004300000000000000000450000000",
      INIT_31 => X"3333333333333333333343333333333333333333333333333003033000000300",
      INIT_32 => X"33333333333333333333333333334333333333333333A3454333333333333343",
      INIT_33 => X"3333333333333333333336333345333333664433333334333333333333333353",
      INIT_34 => X"0000000000033000330000303353333333333333333333444333343333333353",
      INIT_35 => X"333333030333030000000000000000000000A300000000000000000330000300",
      INIT_36 => X"7333543333333333333333333334333333333338334433333333333334333333",
      INIT_37 => X"3338334333333333333333333333333333333334333333333333333333333333",
      INIT_38 => X"3653333333333333335343443333333333463333333336454333334333333343",
      INIT_39 => X"0008700000000330000000000000000000000300033003433333333333333333",
      INIT_3A => X"3347333333434333333433333333003000000000000000030000000030000000",
      INIT_3B => X"3333335533333344343533333333334333333333353333333333333333353333",
      INIT_3C => X"5533333333333333333334333343333333333333334433333333333333333333",
      INIT_3D => X"3333333333333333443333333437345333433333333333433333334533333334",
      INIT_3E => X"0005500000000000000000033000000000000000000000000000000000000003",
      INIT_3F => X"3333334333333334333333333333333333333333333334330030003033000000",
      INIT_40 => X"3433334333333333333333333355333333343334333333333343333333333634",
      INIT_41 => X"3343333333333333333443333333333333333433333333333333333333333333",
      INIT_42 => X"0000000000030000033333333333433353333333338337533343333553333333",
      INIT_43 => X"3333003700303300003440034300000000000000000000000000000003730000",
      INIT_44 => X"5334333333333333333533333653443433333434333333333333333433333333",
      INIT_45 => X"3333333333333333333333333333333333343333453333333333333333333333",
      INIT_46 => X"3333333333433335633333633333333433333434333333333333333433333333",
      INIT_47 => X"0000000000000000000300000000033643303333333333333333333333333333",
      INIT_48 => X"3333333333333343333333330003300000030373303300000000000000000000",
      INIT_49 => X"3333333334333333333333333344333333333334633334334633333433333333",
      INIT_4A => X"3333333333333453333333343333333333333333333334333333333333333333",
      INIT_4B => X"3333333333333333333333333333333333345333333643334443333333333333",
      INIT_4C => X"0000000000000000000000000000000000000000000003000300033333344333",
      INIT_4D => X"3333333333333333333333333333333333333334303300000000000300000033",
      INIT_4E => X"3333333333333333333333333333333333333334433333333333333333333333",
      INIT_4F => X"3333333333333333333333333334333333333333333333333333333333333333",
      INIT_50 => X"0000033034343335643335333333333333333333333333333533333333333333",
      INIT_51 => X"3000000000003000000003000000000000330000000000000000040000300000",
      INIT_52 => X"3333333333333333343333333334333333333333333333333333333333333333",
      INIT_53 => X"4345334373333333333333333344333333333333333333333633333333354333",
      INIT_54 => X"5333333333336333333333333333333333453333333335333333333333333333",
      INIT_55 => X"0000030300000000000443300303333333333333333333333333333333333333",
      INIT_56 => X"3333333353333333333333000000003330000000000035000000003000000000",
      INIT_57 => X"3354333333333333333343335333333554333333333333333433333333335533",
      INIT_58 => X"3333333333333333333333573354433333333333333333463333453333333344",
      INIT_59 => X"3333333443454333334333335533384343333333433333353333336844433333",
      INIT_5A => X"3500030000000000043000003300000000000000000037033333333333333333",
      INIT_5B => X"4433333333333333333333333333433333333333330000000033300003000000",
      INIT_5C => X"3333333333633333334433333333333333333333533343334334433333433339",
      INIT_5D => X"3344333333744433333333333333333333333333333333333345333333333333",
      INIT_5E => X"3333333333333333333333333333334333333333333344333333333333334333",
      INIT_5F => X"0000000000300000330340305000000300400000000000030033000330000330",
      INIT_60 => X"3333333334333463333333333333333353333333333433333333333333333354",
      INIT_61 => X"3443333433333333333533333333335333333333333333333533333333433473",
      INIT_62 => X"3333333333333343334333544333334335333353333335334433333333333333",
      INIT_63 => X"0003003000000000043533333333333333333333333343333333344333333333",
      INIT_64 => X"3443333333333333334300000030050036930000003330000000003000000000",
      INIT_65 => X"3333363333333333334444333333333333433333333333333333333333333334",
      INIT_66 => X"3333433333334333333333333333333333333333333333333334433333433333",
      INIT_67 => X"3434333333433335333333333333333333333333333343333333333333433333",
      INIT_68 => X"0034300005500000303330000000000000000333333333333333333333333333",
      INIT_69 => X"3333343333333333333333343333333333333333305300000400043000300003",
      INIT_6A => X"3333333333333A53333333333333333333333333333333333333434333333333",
      INIT_6B => X"3334433333333453334333533333333543333333433333333333333333333333",
      INIT_6C => X"3333333333345334334345333333343333373334333333333333334333333333",
      INIT_6D => X"3003300033500000000000000000300000000000330003000035000003333333",
      INIT_6E => X"3333333353333333333333333335533333333333333333333335333333333033",
      INIT_6F => X"3333333333333333333333333333333333353333333333333343333335333333",
      INIT_70 => X"3333333533333333333333334333334334333333333333433333333333333333",
      INIT_71 => X"3000003300000333333333338333333335333335333333333335733333333334",
      INIT_72 => X"3333333635333333333300000003000000000000000000000030000000000300",
      INIT_73 => X"3333334333333443333333333333344333333333333333333333333333853333",
      INIT_74 => X"3333333333333333333334333333333333333333337333333333333333344333",
      INIT_75 => X"3333343333354333633433333333333333333333333334333333333433333333",
      INIT_76 => X"0000000000000000044300000000033333333333334455333333453333333333",
      INIT_77 => X"3333433333333333353333333333333333333333333000030000000000033000",
      INIT_78 => X"3333343333333333333333333334333333333334433343333343333333333343",
      INIT_79 => X"4333333344443333333333333333343333333333333333333333435433333343",
      INIT_7A => X"3333333333333333333333333333333333335433433333333333335353344333",
      INIT_7B => X"3033000000000000300000000000000000033333400000355333333333333333",
      INIT_7C => X"3333333333333335433333333333333333333334334333333343333663573033",
      INIT_7D => X"3333333333333343333333333333333333333333333333343333333333343333",
      INIT_7E => X"0000000000000000000000000000000000000000000000003333443333333333",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => addra(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F7FFFF60FDFDFFFFFFFFFFEF7740306002107FFFFFFFFFFFF5FD7FE33D3F8FFE",
      INIT_01 => X"CFFFFFFFEFE7BFC0560206001FFEFFFE7787BFFEF79EBF3FD9C7F7FEFFFFFFFF",
      INIT_02 => X"F7FA1C14618021FFEFFFF7DFFBFEFFFFFFE6FFFAFF7EBFFFF9FFFD7FDFDF9FDF",
      INIT_03 => X"007E7FCFFFFFFF9EEFBF9FFFFFFFF13FFFFFFFFF7FDFCFFDFFBFE7FFFEFFFFFF",
      INIT_04 => X"DDBF3FFBE57FFCDFEF97FFFFFFFFFFFFFFFDFFF9FFBFCFFFFFFFFFDFFBC06E1C",
      INIT_05 => X"BDF9E7FF7FBFFFFFFEF9FFFFE7F6B6FFFFFFFFFFF7FDFFBD1C4CA07FFFFEFF7F",
      INIT_06 => X"FFFFFFFFFFFFFF39BBFFD9FFFFFF19FFFFFA3C023CCFFFEFFFF7FFFBFFFC7FD7",
      INIT_07 => X"FDFFFF7FFFEFDFFFFFFFFFFFEF60903FF7FFF3FBFEDFF7FFE3FDDBFFFFFFFFEF",
      INIT_08 => X"FFCFFFFFFFFFFFFFFBFDFD3FFF7D7FE1FFE7DE7F8FF7FF8FEFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFEFFFFFFFFFFFFFFFFF5BEE7F3FF1FFFFEFFF7E7BFFFFDFBFFFFFF3FFFDF",
      INIT_0A => X"FFFFFFDFFEEFFD77FDAFBFBEEFFDFF7F79FFFFFFFFFFFDF3EFF5DFFFFFCFBEFF",
      INIT_0B => X"8FE6FFFFFFFFBEF7FFFFFDFFEFBFBFEFFFFFFBDDF9FFFFFEFFFFFFCFFFFFFFFF",
      INIT_0C => X"6FEDFDFFDDFF7FFFFFFEFFFF3FCCD7FFFFFFEFFFCFFFFFFEFFFFCFFFFFFFFFFE",
      INIT_0D => X"EDF5CFFEFFFDF5FFEBFFFF7FCEFFBFFFFF9FFFFFECFFFFFFB7D7FEBE6F3EFFE7",
      INIT_0E => X"FF1FFBFFEFF7FFFF7FFFFBF9FFFFFFFDFFFDFBF9FFFF9FA2CDFF3FFCBFFFFFEF",
      INIT_0F => X"FBFFFFFFFDFDFFFFFFFFFF77BEFDBFEF39FBFF5FFFFFFFFFF6FBEFFFDFFFFFFF",
      INIT_10 => X"BFFBFDFFFFFAFFFFDFF9E8FFDFF73FFF7DFFE7FFFFFFFFFFFFFFFFFFFFFE7FF7",
      INIT_11 => X"EBBFEFFF3F7FFD87FFFFFFFFFFFDFEFFFFFFFFFF7BFFF7FFFFBF6FFFFE93FFFF",
      INIT_12 => X"AFFFBEFFF7FFFFEEDFFDFFFEFFFFFFFFFFF7DFFEFBFFFFE1EFFFEFFF3FDFFDFF",
      INIT_13 => X"BFFF8FFFFFFEFFFFFFDFFFFFFFFFFFBFFFD93FFCFFFFFFFC79FFFCFFF7FF21FE",
      INIT_14 => X"FFFDFFFFFFFFFFFFFFFFFFFDDFFFFFFFFF5FFFFFCF36FDFFF3FFCEFFDF7FFFE7",
      INIT_15 => X"FFFFFFFE7FFFFFEF7FFFFFD6FFFFFF7FFE7F5FFFF7FF9F37F9FFBDEFFCFFFFFF",
      INIT_16 => X"C67FE3DFFFFE1FFFFEF7FFDDEDFFEF7FFFFF7FCFDFD7FFFFFEDFDE7FFFFFFBFF",
      INIT_17 => X"FFFFFFEFF6DF7F8EF8FE9F7FFFFEFFFD7FFE7FFFFFFFFDFFEFFBDDFEFFFFBFFD",
      INIT_18 => X"F3EF3FFFFFFF9F7FEFFFFFFFF3FFFFFFFFDFFDFFFFFBDFDF79FFFBDDFFBFBEFF",
      INIT_19 => X"1DE5FFFEFFFFFFFFFFFFFFB7FFFBFFE7FFFFF7BFDF3FFFEFDFFFFFF7FFFFEFEF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFF3BFFFFFFFFFFFBFFEF63FCE7FF",
      INIT_1B => X"FBFFFFFFFFFFBFFFFFF9CFDFFFFBFFB8FFFFF6FFFEFFD7FC8E7A77DDEFBFFFBF",
      INIT_1C => X"FFFFFFFF9FB75FFEBFFFCFBFFFEFFE841FFFFFFE5FFFD6FFFFFFFBFFFFDFFFFF",
      INIT_1D => X"BDFFFBFFFDFCFFFFFD6979FFFD9DFFDFFDFFFFFFFF9FF79FFFFFDFFF7FFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFE8E1CEFDFFFFFFAFFFFFBFF9FFFFFFFFFFFA7FF7FFFEFFFFFFFF",
      INIT_1F => X"FEF7FFF97EFFFFFEFFFFDFFFFBBF7FFFFFFFF5FDF8E7FFFFBFFEFFCFFFFFFFFF",
      INIT_20 => X"FFFFFF8FFFFFAFFFFE7FFFFFFFFDFFFFFFEFBFFFEF9FEDFFFEFA7FF7F9F9FFFF",
      INIT_21 => X"FBFFFFFFFFFFEFFF9B7FFFFFFFF9FFFFFFBFFDFFFFFFF799FFFFBFFF3E3FDFFF",
      INIT_22 => X"FFFFF2FF7FFFFFEFBFFFFFFDFFFFFFFFFFFFB9FFF9FFFFFBF9CFBDFFFFFBFFFF",
      INIT_23 => X"FFFFFFFFF99E7FFF1FE77FFFEBDFFFAEF57FFC1FF3FFFFFFFFFFFFFFFFFFBFFF",
      INIT_24 => X"FFFFFA7EEFFDF8FFFFEC7FFF5FE7FEFFFFFFFB37FEFFF7FFF3FFFCFEEFFFFBFF",
      INIT_25 => X"FE6FFFFFFFFF76FFBFFFFF6FFF9F7FBBFFFFBFFFFD7FFFFFEFBFDFFFFEF7FB99",
      INIT_26 => X"CFFFFFDFFFEFFFEFE7FBFFFFFFFFFFFFFFEFFFFFFFFDBFFFFFDFE7EFFDFFEEF5",
      INIT_27 => X"FFDFDFFFFFEF7FEFFFFFFFFEFFFFFFFFEBFFFBFFFFFFFFFFFFFFFF9F7FEFFFFE",
      INIT_28 => X"FCFFFFFFEFFFF7FFFFFFFFF3FFFF7BDFFBFFFFFFFFFEFFFAFFFBEFFFFFF3DFFF",
      INIT_29 => X"FFFFFFFFFFF9DFFFF7FEFF7FFFFBD7FFEFBF7FFF3FFFF7FFBF7DFFF7FFFFFFFF",
      INIT_2A => X"DEFFFDFFFF2FA7FFFFFEFFFFF73FE3EFFA6EFFFBFFFF6EDFFFFDBFF7FFFFFFFF",
      INIT_2B => X"FFFFFFFEFFFFFBF3FF0F3FECEF7FFF7FFEFFFFFFFFFFFFFDFFF7FFBFFFFEFFFF",
      INIT_2C => X"FF7F7FEBF93FFDA7FFFFFFFFFFFFFFFFF3FFCFFF6FFFEF7BFFDFFFFFFFD7FFDF",
      INIT_2D => X"FB9BFFFFFFFFFF7FFFDF2FFEFBFFFFFFFFFFDFFEFFFFFFFFFEF5F6FFFFBFFFFC",
      INIT_2E => X"DEEFFEFFFFFFFDBFFFFFFFFFFD8E3EFFFFFFFFFFF7CFFFFFFFEFE7FFFFFFFE5F",
      INIT_2F => X"FFFF7FFFFFFFDA3003299FFFFFFFFFFF7FFFF3DFBFFDF71FEFE5FDBBFFFFFFFF",
      INIT_30 => X"F9FB00019FFFFFFFFFFBFFFFFF73FFFFEF779FD7FF7F8FFFF9FFFE6BF7FFFFFE",
      INIT_31 => X"FDFFF7FF7DFFFFF3BFFDF77FD9FFFFF7F9FFFD9FFBFFFDFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"7FFFFFFFDFDFCD8FE7FDFFFF97EFFF7FFFFFFFFFFF7BFFFFFFFFFFC4000A19FF",
      INIT_33 => X"B4FFFB1F9F7F3FBFFF7FFFFFFFFFFDFDFF7FFFFFFFE85600980027FFFF3FFFDF",
      INIT_34 => X"9FFFDBFFFFFF7EFF9DBFFFF7FFFFFFFAB1B01B8001FFFFFF7FF3F4EBFFFF7FCF",
      INIT_35 => X"FFFFFFFFFFFE7FFBFFFE8C0700096131FEFFDDFFFFCFFFF7FF9DFA77FBF4FDF3",
      INIT_36 => X"FFFFFFF9E980002600031F7FF9FEBFFF33FCFFF9E3FF7F9FFFFFF9DDC7FFFF3F",
      INIT_37 => X"00000007007FFFFEE3FFF7CFFFBBFF3FFFF9E7F7B3FDFDEFFFDFFFFFFFFFFFFF",
      INIT_38 => X"BFF9FEFEDFFEFFFFBFE5DFFFFFFFFFFF95FFFFFFFFFFFFBFFFF7FFFF77FFFE0F",
      INIT_39 => X"FEFFF7FFFBEF3FBE7FFD937DFBFFEDFFFFFDFFFB7FBFFE9FDEC00C000D81BA00",
      INIT_3A => X"FB7D3F2DDF1FEF7FFF7FFBFFFFFFFF9FFFFFFF9420000300C02833F7FFFEFFDF",
      INIT_3B => X"FE77FFF9FFFFFFFFFBFFFFFFFFF18400140014008E0DFFFFEF7FEFF9FFE7FFF4",
      INIT_3C => X"FFF7FFBFFFFDFFFE60CCC001600190E05FFFFFFFBFFFF7CEFBF78FDFF3FB9EE1",
      INIT_3D => X"BFFF07000880126C0B0001FFFF7FFFDFFFFDFFFEDEBFFFCFFBF71FFFDFFFF9FF",
      INIT_3E => X"000001010C077FFFFFFDFFFFFDFFFF7EEEFCFF7FFFEF7FFFFBFFBDFFFFFFFFFF",
      INIT_3F => X"53FFFFFBFFFDFFFFFF9FFFFFFFF3F3FFF7FFFEFFFFFFFFFFFFFFFFFFB06E4C83",
      INIT_40 => X"FFBBFFB9FFBFEFF1FBFDBFFFFFFFFFFFFFFF7FFFFFFF880005C0800000001298",
      INIT_41 => X"F7FD3DBCDB7FDFBFFFDFFFFFFF7FFDFFF8C0602D0800006000438A7FFFFF7FFF",
      INIT_42 => X"7DFBFFFFFFFFFFFFFFFFFFC040380000000240000CC3FFFFF7C7FBFFFFFBFFFF",
      INIT_43 => X"FF5FFFFFFFC40402000180000000006007FFFFFFB7BFFFFE3FFF7DF77FEFDE66",
      INIT_44 => X"60C0002000800000040100FFFFFCFFFBFFFFFFFFBFEF33BF3FFDCFFFFFFFFFFF",
      INIT_45 => X"080008808003FFFFFFFFFFFFBFF9FAF0FFDFFFFFB9BFEFFFF3FFDE7FF7E7FDF7",
      INIT_46 => X"2FDFFFFFFFFFFAFB7FCF9FEDEFF733FFFEFFFFDFFFEFFF7FFFBF8A0020020000",
      INIT_47 => X"FF7F7FEEFFC6FEF7FF7B3FDFFFFFFFFFFFFFF7FF5CE000000000040000000000",
      INIT_48 => X"FFFF7FFFE29FFFFFFFFFFF9FF7FFE456250700004000000000018007FEFF7BFF",
      INIT_49 => X"FFFEDD7FFEFBFF7FFE91821100000080000036080019FFFFFFFFFFFFFFEFFFFE",
      INIT_4A => X"BDFFF608104800000004004801200C0389FFFDFFFFFFFFBFFE57FFFFFDF9FF3F",
      INIT_4B => X"800828400004000500D0000FFFFF7FFF9FF8FFEF4BFEDFFF9FF3F3FFEEFFBFFF",
      INIT_4C => X"000000206341BFFEFFFFFFBFDFEFFFFFE3FFD9FF7FFFFF4FFDFEBEBFFC700010",
      INIT_4D => X"C11FED9FFFFFBFFFF79FF9BFFD23FBFDFFF79FBFFFF9BFE12000000212080001",
      INIT_4E => X"6BFFFFBFEFBFFDFFFDFFFFC7DFF7FFFFFFFB188002002180C200011000000094",
      INIT_4F => X"FFD7FC3FFFFE4FFFFEFFFFFFF12000000000000C0010000000040581FFDFFFFE",
      INIT_50 => X"FFE5EFFFFF67E0E002004002000040600000000018181FFFFBDFFEFBFFF5FFFF",
      INIT_51 => X"FE00002000002000000400001004200CF9FFFFBFFEFFFFFF3FCFEFFFFFF7FFFF",
      INIT_52 => X"000001000002000024018DD6FF6DFFFBFFFBDFFFDEFD9FFF7FFF5DFFDFFFE7E7",
      INIT_53 => X"21040000195C5FFF9FFFFFFFBDFFFFF7FDFFFFFCEFFBFFFDBEFFFFE101000000",
      INIT_54 => X"707FF3FFFEEFFFFDFFFFFFF7F9FF2FFF97FFFBFFFFF810118000031800008000",
      INIT_55 => X"BBDB8FFFFFF3CF9F7FBFFF9F5FFF7FF62000000000001000024010B050A01008",
      INIT_56 => X"FFBF971FE7FFFFFFFFFFC2C0000100010000010002000100000C8C87FFFFFFCC",
      INIT_57 => X"FFEFCFFFFC2E002100400810000006000580002000463FFFE7FFEFFBFFFFFFE7",
      INIT_58 => X"14000C040000000400000000020002000FFFEFFFFFFFFFFFFF3FFFFEFFE1FB7F",
      INIT_59 => X"00100080000600300084007F7FFFFFDFBFFFCFF7FFFFFF76DBFFFFCDFFFFFF02",
      INIT_5A => X"0050009CE003FFFFFFFFFFCFFFFFFFFFA79B7FFFFFFDFFFBFFF080C000202030",
      INIT_5B => X"0FEFFF7FBFFE7FFE7FEEFEFF3B8FFFEFFFBBFFFF083040020000000000190D13",
      INIT_5C => X"BFFF7FE7EBCFFFECFFFFF7EFBFFFE8C00400000000000000101100060000080C",
      INIT_5D => X"FF7EDFFDFEDFFF7FFD8086000000098000000000000000000000C3FEFFF7FFFB",
      INIT_5E => X"FFEFFFE00002200000000000000000000000000790DFF7E3FFFBBFFFFFFC6FD7",
      INIT_5F => X"1F002000000000080000002000400103FFFFFFFFFFFFFFCFCCFDDF77FFFFCFFF",
      INIT_60 => X"0000000380000003081C7FFFFFFFEFFFFFFC3FFFC1FFFCDFFDC77FFFEFBC8040",
      INIT_61 => X"000030804FFFFFFFFCFFFD86FFCFB76FFDBDEFD876FFFEEFCCC0014000400000",
      INIT_62 => X"FDFFFF7FFF1C0FFF3DFFFBBDDCFFBFAFFFDEDD0A000800040400000000000000",
      INIT_63 => X"FBFDFEE7FFFFF7EBFFFFEFFEFF0060602000000D0284000000000220008C04FF",
      INIT_64 => X"EEFF7EFFFA7FFFF86C000000010000000000000082080000061FDFDDFFFFFFCF",
      INIT_65 => X"FFFF078000000058000010000000000000004073FDFFFFFFFFFCFFDFFFEFFFFF",
      INIT_66 => X"30000004022000000000000026037FFFF7FFFFFFFFFF6FFF9BFFFFF9CFFFFFFF",
      INIT_67 => X"000000200000020637FFFFFFFFFFBBEEFBFFF6FFFFFFFEF7FFFFFFFFFC000040",
      INIT_68 => X"1DC00C7FFFFFFBEDFFBEEFFFFF7CFF7FCFFF7FFDFBFFF7C02004800008600000",
      INIT_69 => X"FE0FFFFFFDFFFF3FFFBBDFF1FFDFFFFFFFF70000089800000008300000020000",
      INIT_6A => X"7CFFF7FFFFFF5FBDFFBF7EFF7008022100000000000000000000030000BFFF7F",
      INIT_6B => X"FF37FFF3FFFFF0100000018001000010000000000000C005FFFFEFBE7FFDFFF7",
      INIT_6C => X"FF3180000000000202400060000000001020FFDFF9FF9FEFDFFF7FD9F37FFFFF",
      INIT_6D => X"0080301020000000000080031FFFFF7FFF7DFFFBFBFF1F0FFFFFFFFFFF7F7FFF",
      INIT_6E => X"00000100180031E7FFFBFFFEFFFFFFFFEFF8FF6FF7FF1FE7BFFFFBF320000000",
      INIT_6F => X"002FFDBFF3FF7FFFFFF8F9FF1EF7FDFFF7CBFBFF7BFFC4C02008000600000300",
      INIT_70 => X"F5FFFFFFCF0FFFE3FFFFFFFDBFFFFDFFF8402000100200000000008000008043",
      INIT_71 => X"EFFBFEC3BFFFBFFFE7FBFFE0040004004000010100020010200D0023FFFFFFDF",
      INIT_72 => X"FBF7FDFFDFFC08C019000001000800400000880000173F7FFFFFF75FF9FFFBFF",
      INIT_73 => X"F8862C010008108000000000080400070FE5FFFFFFF7FBDFFCFFFFFFFFFC7FFF",
      INIT_74 => X"5000000000100000100043FFFFF3FFCFFFEFFF678FFDFFEDFFFF1EEE7FFBDFFF",
      INIT_75 => X"080000200C1FFFFDBFF7FFDFFE77AFFBFFFFFBFFF3F1F7FFFEFFFB8220801080",
      INIT_76 => X"FCFFDFFFFEFF7FFFF9F9FFFF3FEF99F72E7FF3FFFB8CBC004001000000000000",
      INIT_77 => X"DFDFFFEF9FFEF9FFFE7F7FEFBD67F7FFC1840400000000000000000000100447",
      INIT_78 => X"EFD7BFFF1FFF37DEFCFFDF8040010000200000000000080400007FFFFFFFFFFD",
      INIT_79 => X"FDCFFFFF7DFE20C800004008400001000000400307DFFFFFFFEF9FFF7DCEBBFF",
      INIT_7A => X"F486C6420000000000000020040490717FFFFFFF7FFFFF9FE7FFF7FDC3FE7F3F",
      INIT_7B => X"000C020018200000080F7FDFFFCFBBFFFFFFFE7DFF5FFCDCF39F37BAEFFF7FFF",
      INIT_7C => X"028002077FFF0FBFF7BCFFFFFFE5EFFBBF9FDBDFFEDFFBFFFFFFFF87C0310004",
      INIT_7D => X"BFFFFE6FFFBFDD19ACBBFF91FECFFFFFFFBF7DF7FFEFCE088100880000000808",
      INIT_7E => X"FCCFD9FCFE91FFCEFFF9B7F7FFFFBFFFFFE19E29800140002000000004017FFF",
      INIT_7F => X"B9FFFFFFFBF7FFFFDE7FFEFFF0E10020040400188040004007FDFFFE73FFFEFB",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7FFEFFFFBFCFF700100080000882200002B41BFFFFFFE6FFEFFFFFFE79F7E8F1",
      INIT_01 => X"FFFC00000C0300002000803100BFFFFE7FEFFF3FFFFFFFB67B5DFF97FBF67F0E",
      INIT_02 => X"008000040000860FFFFFFEECFFFFD7FFFFBE3FDA36F767B3B7FF7FF75FFFFFFF",
      INIT_03 => X"2023FFFFFFFE7FD7FFFFEEF4E77FFEFBFFFFE6FBFFFEFFFFF9FFFFFFE6481C41",
      INIT_04 => X"FFFD7FFF7E9F4873FF9FBFE6FF67B3EFFFFFFF9EFFFFFE2501C0001000084000",
      INIT_05 => X"F3985FFFCC7E6FFC7DFFFFDDE7CBCBFFBFFCD00000200000000000003FEFFFF3",
      INIT_06 => X"E3FFFFFFFFFF6D5FFDFFBFFFE000014200000006000000FFFEFFFFFF7FFFF0D7",
      INIT_07 => X"FFFFFFDFDFEFFF030040000000006000200F67FDFFFF7F7FFFBF7DBD9FEFFDA7",
      INIT_08 => X"FFF8B0010400004000600380FFFFDFFFE7FFFFFFFE5FBE7EF71FFF7FFFFFFEFF",
      INIT_09 => X"000000022006FFFF7FFFFE7FFFBFFBAFF0F7FE5F9F1FF3FFFFEFFF7FFFFFFFF7",
      INIT_0A => X"03DFF7FE3FFFFFFFFFDFFFCF9FEBF9DAFF7DFFDFFFDE3DFFFFFFFF77B0001000",
      INIT_0B => X"FFBFFFFFCFFBFFDEDFFDDFBFF735FFFFC5FFFEFFFFEFBF083000200000030008",
      INIT_0C => X"9FFFFDFFFFFFFF7FFFFFFF7FBFFFFFFFFFFA005400000000320137FFFAFFF7FF",
      INIT_0D => X"FFFBFF7DFFF7FFEFFFDFFFFFFC00000010400002010DFFEFFFFFFBFFFF7FDDF7",
      INIT_0E => X"3FFF9FFFFFFFFF480404100000000001DFFFFFFFCFEE7B7FFCFCEBFFFBBBFFFF",
      INIT_0F => X"FFF0004042000080800DFFFFF4FFFFFFDFF7FDFFDFD3FFFE0B9AFFFE4FFFFFF9",
      INIT_10 => X"00040101F1FFFFDF7FFFFFFF5FFFFFFFFFBFFBF1F7FE3C3F7EBFFFF7FF9FDFFF",
      INIT_11 => X"FFF7FFF9FDFFFDFFF633F73FFBDFBFF7DDFFC77FDDFF9FD5FDFFFBF280200700",
      INIT_12 => X"F7FFDFBFBF7FFFFFFE4E1CEFFFEFFF9FFFFFE7FFFFFFF010000000004012187F",
      INIT_13 => X"9E7DFC77ABFF979FF7FE775FFDFFFFFBFF871000003000003006FD7DCFDFFFFF",
      INIT_14 => X"F7FFFF37F7FF7EFBFFFFF7FD4018000000000085FFEBDFFFFFFBFFDFB9FFDFF3",
      INIT_15 => X"E7FFFFDF7FFFFE8880000000010239FEFBF3FFFFFFFDFFFEF5FFFFF7C3DFFBF9",
      INIT_16 => X"FF0CD40000102001A7FFEFB5FDBF9FFFFFFFF47FFFFEFF7FFFFFBFFFFFFBFF79",
      INIT_17 => X"00057A7DFFFCFFDFF97BFFFFFF0DFFFFFFF2FFEEEF7FDFFE3BBFFF9EDFCFFDFC",
      INIT_18 => X"7FF7AEF9FFFFFFF8DFFFFD77BFEFBFBBFDFF3FFFF7FB7FFCFFFFFFF8C4000184",
      INIT_19 => X"FFFCFFBFFBFFEDFEFFB3FEFFF7EFFF3E9FBFFFE7FDFFA76004040C80107BDFFF",
      INIT_1A => X"F7DBFFFAFC6FFFFEBFF75FFFFF7FFFDFF60F1400110900039FF7FFFFFEFBFF7F",
      INIT_1B => X"FFFEFBFFFBFBEDF5FFFFFFF46A400D19A00033FFFD9FCEFFFFFFFFDFFFFBFF9B",
      INIT_1C => X"FFFDFFFFFFF9C600042000602773FFFFFFFFFFFFFBEFFFFFFFE577F7B7EE6FEF",
      INIT_1D => X"FC09C040000003FEEFEE7FDFE7F7FDFEB77FFFFDFF6FBE7F77BFBFBDE7DE7FFF",
      INIT_1E => X"601FFFEEF37DFE6EFFDFFFFC7FB6DFFFF3FE767DBBDF8FFEF9FFBFE7FFFDFFFF",
      INIT_1F => X"CFFFFFFFFFCF8FF7DCFEF13FF66FEFFFC7F7EFAF7F9EFFEFFFBFFFC3EC002900",
      INIT_20 => X"FFF779FE7F678FE77FFFAC7F8F7997FFBFFFF7FFFFFE0E900650A01DFFFEBFFF",
      INIT_21 => X"B69FFDFFFFBFFBFFFFFFFF7FDFF8FFFFF4A10041066DFFF9FFFFFEFFECFF7FFF",
      INIT_22 => X"7FFFFFF7CFFF3DFFFFFFFFDE001204831FFEFF9FFFF3FFEFFFFE7BFF7FDFE7FD",
      INIT_23 => X"FFFFFFFFFFBD610030C029FFFFFFFFFFFFFFF9F7FF3FFDEFFFDFDFFF0DFFFEFA",
      INIT_24 => X"F8D833F6217FFFFFFFFFEFFFFEFFFFF7FFDF9FFFFED3DEFFFF75FFFFFF3FDCFF",
      INIT_25 => X"7FFFEFFFF7FFFFFFFF7FFF7BF9EFFFFD2FFBFFFF5FFFFBD39FFFFFFFFFBFEFF7",
      INIT_26 => X"FF3FE7FFFFDFFFFEFF67FEEFFFFFFFFFEF8FFFFF7E67FFFFFFFF7FECF3480E3F",
      INIT_27 => X"7FEFFFFC7F7EEFEBFFFDFFFFFDFFFFFE3DDFFFFFF7FFEF80183FFFFFFFFFCD7F",
      INIT_28 => X"7FF7BFFB7F3FFFDF5FFEBFBDFFFEFEFFFC3F10FFFFFFFFF3E7FFFFFFFFFFFFFC",
      INIT_29 => X"FFEFF0FFF3FAEF7FFFFFDFDF3FE7FFFDFFFF2FFFFBDFFFFFFFFE7BFFFB7F8FC4",
      INIT_2A => X"E5B3FFFFFFFF7FFFFE7FDFFFFFFE7FEFF67FFFFFEDFFFBFBFFFFFFFEDFEECF4F",
      INIT_2B => X"FFFFFFFFFFFDFFF37FFBFFFFFF7FEFFFDBBFFFFFFDFFEBFEFFFBFFEF6FFFFFFF",
      INIT_2C => X"FFFFC7FF7FFFFFFFFFF3FFFFDFF7FFDFFF2DFFF7FB9FFE7FFF79FEFDFFF7FEFF",
      INIT_2D => X"FFBFEFFFFFFFEDFFFFF9EFE9CFCFFFFF1FDFF7FFBEAFEFBFFFFFFFFFEDFFFCFF",
      INIT_2E => X"FFEFEFF7FFFF76FEF7B7E7FFFFFFEFEFFFFFEFFFFFCFFEDFFEFF9FFEFCFFEFFF",
      INIT_2F => X"FECFFF4BBF9D7FF7FFEFF9FFF977FFFEF7FFFFEFDFFFFFFFFFC3FFFFFDFEFFFF",
      INIT_30 => X"FDFFFF3FFFFFF7F7FCED9FFF7FFFDFFEFFFFFFDFFFF7FFFF33F7FBFAFFFEFF45",
      INIT_31 => X"FDFBFF1FF79FFFFFDFFDFAFFFFBCFFEFFFFF5FFFF9FFF7FFFFF5FBFFFFC4FFFD",
      INIT_32 => X"FF7FFEFFBEFFFCFF7FFFFFFFFFFF798FFFFF7BFE2FFF7EFBF7DFFFBFFBF7FFCF",
      INIT_33 => X"FEF7FBFFFFEFFBEFEFFF7FFFFFFF619FF3FFFFFDFFFFFFEFFBBEFFDFDEF3FFE9",
      INIT_34 => X"FFDFFFDFFDF8FFFBFFF9FEFFDFFFFFFFFFFF7FBBFF7FFFFFCFFFFFFEFEFFFBFF",
      INIT_35 => X"FFFFD3F7C7FFEFFFFCFDFFFF6E7FFFDFD7FFFF7FEFFFEFFFDFFFFFEFF7BFFFFF",
      INIT_36 => X"FEBFFC7FFFFFFFD3FFFFFFE7FFF7BFFFFFFFFFFFFFFF7DFEFFFFFBFFFFFFFFFF",
      INIT_37 => X"FFEFEF7FFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFEFFFFBFFFFF6FFFFFFFFFFBF7E",
      INIT_38 => X"D7FFFBFFFFFFFFFFFFF7FFFFFDFFFFFEFFFFDF7FDFFFFBFFFF7FEDDF3B7BF71F",
      INIT_39 => X"67FFFFFFEFFFFFFFFDFFFF9FFFFFFFFFFFFDEFFFFFBFFF77FE7B3FFFFFFFFF7E",
      INIT_3A => X"FFDFFFFFFFF7BFFFFFBF7BFFFFFFFFFFFFFFFFFFBBFFFFE7FFFFFBE7FFF7FFFF",
      INIT_3B => X"C7FFFFBBFFFFBFBFE07FFFFFFB99FCA7FFFEFFF7FFF9FFBDFFF7FFFFFFEFFFFF",
      INIT_3C => X"FFFFFFCFFFFEF3FFFEEF7FFFFFFFFFFEFFFBF7F7FFFBFFDFFFFFFFBFFFFFFFFD",
      INIT_3D => X"FF39FFEFEFF7FFFCFBFFFDFEFF7FFEFFBBFBFBFFFFF9FFAFFEF4C08FEFFFFFFF",
      INIT_3E => X"EFFFFFBFFFFDFBFFFFFFFDFFFFFFE3FF7FFFFFEE05883FFFFFFFDFFFFFFFFFCF",
      INIT_3F => X"FFFFFFDFFFFFFFFFBFEFEEFFFFDB4020009FFEFFDFFFFFFFDFFFEFFFFFFCDF7F",
      INIT_40 => X"FFFFFBFFFFFFFFFCC82D087BBFFFFDFFFBFFFFFFF9FFFA7FEFFFFFFFBCFFFFFF",
      INIT_41 => X"FFFFFC8006874AFBFFFFFDFCEFFFFEFFFF37DF7FFFFFFBFFFFFFF7FFFFFFF3FF",
      INIT_42 => X"2023FFFFFBFFCE7FFFEFFFFF3EFFFFFFF7FFFFF9FF5FFFFFFFFFFFFBFFFFFFFF",
      INIT_43 => X"EFF7FFFFFFFFFFEFFFFFFF6FFFFFBFFDE7FFFFFFFFF9DFBFFFFFFFFFDE6800C4",
      INIT_44 => X"FDFFFFFFFFFFFFFDFFFFFFE3FFFFFDF7FFFBFFFFFFFFFF003005301417FFFFFB",
      INIT_45 => X"7EFF6FFF4FBBBEFFFFDFFFFBFFFFFFFFBEEC02000B104603FFFFFBFFFFFFFDEF",
      INIT_46 => X"FFFFFFFFDFFF7FFFFFDFFFF1C600000003F09FFFFFFFFF7E7FFFF7DFFFFDFFFF",
      INIT_47 => X"FCFFBFFEFF6340E0020000000817FFC7BFFFE7FFFEFB3FFFFFDFF7FFF7FFFFBB",
      INIT_48 => X"360000000100E003878CFBFFF7FFFFFF7FFFFFFDFFFFFFFEEFE7FBFFFFFFFDF6",
      INIT_49 => X"04843003593FFBFBFFBFFFFFFFFFFFFFFFFFEB7FFFAFDFFBBFFBFDFFFFFFFFEE",
      INIT_4A => X"00CFFEFDFFFDFFFFFFE7FBFDFFFFFFBFE5F7FEFFFFDFFFFFFF23E7D020400030",
      INIT_4B => X"FFFF44FFFFFFFFFDFFFFFE7FFFFFFF3FFFF7F80E1111020A0000000848603428",
      INIT_4C => X"FFFEFFFDFF7FFFFFFFFFFFFFBD80A25C00000008000040050C770C113DFFEFFF",
      INIT_4D => X"FFF7DFFFFFFFFC0C00086005884808000000004074C90D1FDBFFFFFC452243FF",
      INIT_4E => X"FA40C0040800080000000000E004408416784FFFFFE621CF3FFFFFFFFFFFFCF3",
      INIT_4F => X"04040488000010008060009A0E0FFDE110846185EFFB9FFFFFFF7FF77FDFFFFF",
      INIT_50 => X"000008480008C0E1C6092000D6004EFEFFFFFEFEFFFFDFFDDFFFFF8201C08080",
      INIT_51 => X"830071C038000000243FEF9FFFFFE7FEFFFFFDDF7FA980F60010240000000000",
      INIT_52 => X"001802087FFFFFF3FE7FBFFFFFFFFFFBA80D00300E000000000003A001208000",
      INIT_53 => X"FF3FBEFFFFFF9FFFFFBE99F8040E00000000C300000900031080001700081180",
      INIT_54 => X"F7FDFFFFF41E00065000000000200800200007880006008430C3000A813881DF",
      INIT_55 => X"99002800008000000040C0010020000004212000D881C802481FFFFFFFCFFFF9",
      INIT_56 => X"0000000400003060386030820003080200006601DFFFFFBF7FE7BE7FDFDFFF61",
      INIT_57 => X"000200000004000000000000010019F7FFEFFFFEFEFFFFFDDFD000800C001A09",
      INIT_58 => X"0002100000102A00085F7FFBFFF3FE6FFFFDF7FE000000600029000400000000",
      INIT_59 => X"058001F1FFEFBFFFFBFFFBFFFFB7870400020000980840000000000020000000",
      INIT_5A => X"FBFFBFFBFFFFDFFFF82000040018001000000018080064000800801000000000",
      INIT_5B => X"75FFFE90000180000030000400008000008040000000000001020000A0A407FF",
      INIT_5C => X"184002010000400000000000080000000000041800010D08807BFFBFFFFFFFFF",
      INIT_5D => X"000200010008000000C00000100001000010C408FFFFFF7F7FDEBF7FFFF80000",
      INIT_5E => X"0000040000000006001000180F010EBFFE73F98FFFFFFFFF0800000008600000",
      INIT_5F => X"008018210004002D40F3FFF6FFDFFFFFFBDE7C80100000004500000000003000",
      INIT_60 => X"0500130FFFDFFFDE7FBFFFFFE750010000010010000000000000500000000400",
      INIT_61 => X"FFFFFFCBFFFFFFF0C0C004200000000000000000001000000000000000030000",
      INIT_62 => X"5FFF0C002048240000000010000042010000000000000004000000108001F7FF",
      INIT_63 => X"008000000000002000300000000010C01000030000006000AEFFFFBFFFFFE7FF",
      INIT_64 => X"0006040200000008000501000006000E020002BFFFBFFFFF7E27FFFFF0000600",
      INIT_65 => X"00000000001008400008769106B7FFFFFFFFF1E7FF7FFF080000000000000000",
      INIT_66 => X"000000008808001BFFDFBFFD7EFFFFEFFFF08040028000000200060408020800",
      INIT_67 => X"00005FF8FFFFDFDFFBFFDFFF040A022000004020184000004000000000000000",
      INIT_68 => X"FBF1FFBF3FFFE100000300200000004020000000000000008000E20200000000",
      INIT_69 => X"FF018000100200C00002060000000040200008000400300200000080003FFFFE",
      INIT_6A => X"0000000020001000000002000000002002002448002194A3FFFFF71FFF7FFFFD",
      INIT_6B => X"0000000000000080000030000E80000000007FFFFFFFDFFFFFFFFFF880004C00",
      INIT_6C => X"001800020200228000001D808FFFFFFFFFFFFDFEFFFF0C000010000000000000",
      INIT_6D => X"000301042019A63FEFDFFFFFF7EFFFFFF2E38000000000000000000008000000",
      INIT_6E => X"9027FFFBF7FBFFBEFFFFFFA00000000000000000000000000000000000001000",
      INIT_6F => X"BFFF7EDF7FF98000000000000000004000000000000020000000000010100060",
      INIT_70 => X"82410000000000000004000000000410000100000000194004010100BFFFFFFF",
      INIT_71 => X"0800000C0000000040000000100200000185000000030FF3FFFFFFCDFFFFFFFF",
      INIT_72 => X"0000000000000000A00001400000080001FFFFFFB5FE79FFFEFFF82C00008001",
      INIT_73 => X"00000000080000000001081FFFFFFF7F3DFFFFEFFF8000000080C00000000000",
      INIT_74 => X"000002006003FFFFFEFFEB2EFDFFFFF84038000E080000000000000440000000",
      INIT_75 => X"7FFFDFFFFFFF6DFFFE7FA0038003400200600400000000000000400048000000",
      INIT_76 => X"BE7FFFFFFE000000080000000080000008000000000021000005000000200000",
      INIT_77 => X"000000020000000000000000000218000000000100000040001819CFFFFD7F3E",
      INIT_78 => X"0200800000000400040400004000100000002021067FEFFFBFE7FFFFFFF7FFE0",
      INIT_79 => X"9040000100216000000000060000017FFFFFFF7EFFFEFFFF7CFF000000000030",
      INIT_7A => X"00000000200008000411FFFFEFFFFBFFEE7FBFFFE60100000000001000004009",
      INIT_7B => X"800000007FEFFFFFFFDFFC8FFFFFFEF008000200000080000400E00040000003",
      INIT_7C => X"FFFFFFF9FFFFF7FFFF8384800000000040000000000004000000000000000101",
      INIT_7D => X"FFFFFF7E30400C00000004000080000000000100080000000010080000C087FF",
      INIT_7E => X"004000000100000001040000008000800000000000000818187FFFFFFFFFF37F",
      INIT_7F => X"102000200000000010000020000200000081C109BFFFFBFFFEFEFE77FFFFF320",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0800009F0202000000000010800C000060000000000000000A02801CC2C07001",
      INIT_01 => X"B00000001018C000010000000001000188784001086140C02438080100004000",
      INIT_02 => X"0006080000001000100008200401000000190005008160000600028020206020",
      INIT_03 => X"03010000000000611040700010000EC000010000802030020040180001000000",
      INIT_04 => X"2240C0CC1B000360086800000000000000060006004030000000000000C10000",
      INIT_05 => X"420618008040000001060000180D490000000000080200400000000088010080",
      INIT_06 => X"00000000000000C64C0027020000E60000040000000000100008000400030010",
      INIT_07 => X"020000800018200001000000008040000800040401A008001C03240000000010",
      INIT_08 => X"0030000000000000040202C00082801E00182180700A00701000000000000000",
      INIT_09 => X"04000100000000000000000A41180E0460000100081840000204000000C00020",
      INIT_0A => X"20000020011002980250406113020080860000000000022C100A200000304000",
      INIT_0B => X"7019000000004118000002207040401800000466060000010000007000100000",
      INIT_0C => X"901202006300800010018000C037680000001000300000010000300000000001",
      INIT_0D => X"120E300100020E00148000803100400040600000130000004828014190C10018",
      INIT_0E => X"0060040010080000800004060000000200020406000060553200C00340000010",
      INIT_0F => X"0600000002000000020000C861066010C60402A0000000000D04100020000000",
      INIT_10 => X"4004020000050000600617002008C00086009800000002000000000000018008",
      INIT_11 => X"14401000C08002780000000000020900000000008400080000409000014C0000",
      INIT_12 => X"50004100080000116002000100000000000840010400001E10001001C0200200",
      INIT_13 => X"400070000001000000200100000008000026C10301000003860003040800DE01",
      INIT_14 => X"0002000000000000000000002000000000800000304902000C00310020800018",
      INIT_15 => X"000000018000001080000037000000800181A000080060CC0600461003000000",
      INIT_16 => X"39801C200003C00001080026170010800000C030202800000120218000000400",
      INIT_17 => X"200000100C308071060160800001000280018000000002009004220100404002",
      INIT_18 => X"0C10C00000406080100000000C00000000200200000420208600042200404100",
      INIT_19 => X"E21204010400000000000048000400180000080020C000102000000C08001010",
      INIT_1A => X"00000000000000000000000000000003000200C400000000020400109C031800",
      INIT_1B => X"04000000000040000006302000040047000009A1810028037185882210400040",
      INIT_1C => X"00000001600CA001400030400010017BE0002001200029000000040000200000",
      INIT_1D => X"4000040002030000129686000243062002000000006008600000200080000000",
      INIT_1E => X"000000000000151E310220000050000040060000000000058008600100000000",
      INIT_1F => X"010C010681000001000120000440800000001A02071000014801003000000000",
      INIT_20 => X"0000007000005004008000000003080000104000106026000105800806060004",
      INIT_21 => X"040000000000300074800001000600000040020000000A6600008000C1E02000",
      INIT_22 => X"00010D00C0000010400000020000000018004600060000040630420000040000",
      INIT_23 => X"000000000661A000E0188000142000790A8003E00C0000000800000000004000",
      INIT_24 => X"000005811002060000138000A0180100000004C8010008000C00030110000400",
      INIT_25 => X"07D0000000008900400101900060804400006000028000001040200001080C66",
      INIT_26 => X"300000200010001018040000040000000010000000024000002018000200110A",
      INIT_27 => X"00202000001080100000000100000000140004030000000000000060C0100001",
      INIT_28 => X"03000000100008000000000C000084300C0000000001000700041000000C2000",
      INIT_29 => X"0000000000062000080100800004280010408000A000080040C2000800000000",
      INIT_2A => X"2080020000D0580D0001000008C01C10059180000000D1200402401800000000",
      INIT_2B => X"000000010000040C00F0C0131980008001000000000000020008004000010000",
      INIT_2C => X"0080801C06C0025800000000000000000C003000B000108C0020000000281020",
      INIT_2D => X"0C640000000000800020D201040000000000200100000000010A090000400003",
      INIT_2E => X"21300100002002400000000000000100000000000830000003101800000001B0",
      INIT_2F => X"0001800000000000001060000000000080000C20400208E0101B06C400008000",
      INIT_30 => X"00000000000001000006000000880000188860380080F0000600019408000001",
      INIT_31 => X"030018008000000C400209002600000806000A60040402000000000000000000",
      INIT_32 => X"800000002020327018040000681000A000000000008400000000008000000000",
      INIT_33 => X"4B0004F060C0C04000C000000000220200800000000000002000180000C00020",
      INIT_34 => X"600024000000810062600008000000004000010010000000800C0B1400008030",
      INIT_35 => X"00000000000180040001020401900C00010062000030000800630588240B020C",
      INIT_36 => X"0800002600E0400000C0000006014000CC0300061C00806000800622380000C0",
      INIT_37 => X"00010000000000011C000C30006400C0000618084C0222100020000000000000",
      INIT_38 => X"0004010120010000401C2000000000006A008000000000400048000088000000",
      INIT_39 => X"01000C000610C04180027C8204001A0040040004804001E02000000000000000",
      INIT_3A => X"0C82C0D220E01080008004000000006000000000000000E10000000800010020",
      INIT_3B => X"0188000E000000000400000009000C880006000000020000108010060018000B",
      INIT_3C => X"000C00400002000018000000000020002000000060000831048850201C04611E",
      INIT_3D => X"4000000000000000020000000080002000020001254000300418E0002000E600",
      INIT_3E => X"0000000000008000000280000200008111030080401080000400420000000000",
      INIT_3F => X"0400000C0002002000600100000C0C0008000100000000000000000000000400",
      INIT_40 => X"004400460040100E140240000000000000008000000000000000000000000080",
      INIT_41 => X"080342432481A84000200002008002000000002000000080600004800000C000",
      INIT_42 => X"8604000000003000000000000000000000000000000000000838040040040000",
      INIT_43 => X"0020000000060400000000000000000008000000C8400001C00082C880103199",
      INIT_44 => X"00000010000000001041800000030004000000004010CC40C002300000000000",
      INIT_45 => X"0000000418000001000000006006050F0020000186C010000C00218008180200",
      INIT_46 => X"0000000000002704803060123008DC000100002002100081806004C000010000",
      INIT_47 => X"00808011003901080084C0600000400000000800090C01000000020000000000",
      INIT_48 => X"000080001D600000000000E00C00004008800000000000000000001A01008400",
      INIT_49 => X"00012280010C00C00080000C3000000000001310000400000220000000100001",
      INIT_4A => X"42000001000000000400000400700000000002000000004001A80000020600C0",
      INIT_4B => X"0000000000000001000000000000800060070110B401E020600C0C0011004000",
      INIT_4C => X"000000000000000100000040201000001C002600802000B04201416000000000",
      INIT_4D => X"00001260000440000860064402DC0402000860C0000660000000000030000000",
      INIT_4E => X"940001C010400200020000182008000000040600000003000000002000000020",
      INIT_4F => X"002803C00001B000010000000444000000001000000000000001003000100001",
      INIT_50 => X"001A1000019800000000000000008000000000000003000006200104000A0000",
      INIT_51 => X"0000000000000000000000000000200000000040010000004030100000080000",
      INIT_52 => X"0500000000000040160000200092000600042000310260008000A20020001818",
      INIT_53 => X"0000180000020000600000004A00000806000403180400024100000000000000",
      INIT_54 => X"01800C0001180006000000080600F00068000400000000000000080000000000",
      INIT_55 => X"44247000000C306080400060A000800800000000003000000000000001300000",
      INIT_56 => X"004068E008000000000001000000000080000000010001000000010000000033",
      INIT_57 => X"0030300000100000C00000000000020000000000000010001808300400000018",
      INIT_58 => X"08002000030000020000000011000000000010000400000000C00001801E0580",
      INIT_59 => X"0000000000000110000E00018000002040003008000000892400003200000000",
      INIT_5A => X"000001004000000000000030000000C0D86CC000000200040000018400000000",
      INIT_5B => X"001000804002800180190100C470001000440000000000000200200000000001",
      INIT_5C => X"400080181430001300000810400000000000002018000000200100000000C000",
      INIT_5D => X"0081200201200080020800000000000000000000000000000000000100080004",
      INIT_5E => X"00100000000040000000000000000000000000000020081C0004400000039028",
      INIT_5F => X"1000000000000008000001000088000000004000000000303302208802003000",
      INIT_60 => X"20000000001000002000C000000010000003C0002E0003200238800010400000",
      INIT_61 => X"0000240000000000030001790030489006621027891001100001000000010000",
      INIT_62 => X"0200008000E3F000C20004422200405000212004101000001000220000000000",
      INIT_63 => X"040201180000081C000018011000000000600000010200000000000000000001",
      INIT_64 => X"1100810005800000000002020008000020000000800000000000200200000030",
      INIT_65 => X"0000000020000000006000000000000000002000020000000003002020100000",
      INIT_66 => X"0000000601000000000000000000000008000000000090006400000630000000",
      INIT_67 => X"0080000000000200000000000000461184000900000001000000000000000000",
      INIT_68 => X"0020000000000412006110000083008010008802040008000001000000004000",
      INIT_69 => X"01F00000020000C00064200E0020000000000000000000000000000000000000",
      INIT_6A => X"830008000000A0400040C1000000000180000000000000000000040000400080",
      INIT_6B => X"00C8000C0000000000000000000000080000000000C00000020010438002000C",
      INIT_6C => X"0000000000000004000100000000000006000020060060302000C0260E800000",
      INIT_6D => X"00004820000000002000010000000080008200040400E0F00000000000808000",
      INIT_6E => X"00000000000000080004000100000000100700900800E0184008040000000000",
      INIT_6F => X"001002440C00C00000078600A108020008140400840000000000000000000000",
      INIT_70 => X"0E000000F0F0001E000000024000024000000000000000000400040000000020",
      INIT_71 => X"1004013C400040001804000008000000000000C3000300000002800000000020",
      INIT_72 => X"040802002003000010000080000010000000000000000180000008A006000400",
      INIT_73 => X"00000008000010800000000000000000001A0000000804200300000002038000",
      INIT_74 => X"000000000008000020000000000C003000100098700300320000E11180042000",
      INIT_75 => X"1000004000000002C008002001885004000004000C0F08008300040000000000",
      INIT_76 => X"030020000100000006060000C0506628D1800C00047000000000010000000000",
      INIT_77 => X"2020006060030E00018080104288080000000000100000000000000000000000",
      INIT_78 => X"30384000E000C821030020000040000000000020000000080000000000000006",
      INIT_79 => X"0231000082000004000000040000800000020001003000000010600083314400",
      INIT_7A => X"2900008000300000000180008000000E8000000080000070180018023C0180C0",
      INIT_7B => X"0008010000000000100880208030CC000000018201A003230C60C84700008000",
      INIT_7C => X"002000008000F04308430002001A300640603620C1A00500000000C200000009",
      INIT_7D => X"40000110004023E67344006E023000000040820A001000010100000080000004",
      INIT_7E => X"03302403016E00310006480810004000000C1210120020003080004000200000",
      INIT_7F => X"460000000408800121800100080000000200000040040000000200018C000104",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"800100004030080000000000100000000010040000001900100000018618172E",
      INIT_01 => X"00000000800000200000000000400021803000C08000004984E20078040D80F9",
      INIT_02 => X"000000000000800000000113000328000041C025D909984C58008008A0000000",
      INIT_03 => X"00000000001B80680000110B18C00F8401001904000300000600000000080080",
      INIT_04 => X"000680008160B78D0060401900984C1001100061000000018000000000100000",
      INIT_05 => X"0C67A00037819003820000221A3434004000060C00000000000000000010000C",
      INIT_06 => X"1C000000000092A0020840000000000000000000080000000100000080000F28",
      INIT_07 => X"20000020A01000000000020000000000000098020000808000408E4260300258",
      INIT_08 => X"000400020820000000000000000020001800000001E0418308E000C800000100",
      INIT_09 => X"000000000010000080000180004004700F0801A060E08C000010008400C00008",
      INIT_0A => X"30200801000000000020007060140667008200200023C2000000018800000000",
      INIT_0B => X"00400010300400232006204808CA00003A0001000000C0000000000000000000",
      INIT_0C => X"6000020080000080000002804000000000000400002000000000900005000800",
      INIT_0D => X"0004008200080010002000000000400020100000000200100000040001802208",
      INIT_0E => X"C000600000000000000020020008000020000000301184800103940004470000",
      INIT_0F => X"0040004010000000000000000B00000030000600212C0001F4650001B0080006",
      INIT_10 => X"000000000E00002080000000C000000000400C0E0801C3808140000800602000",
      INIT_11 => X"00080006020002000DCC08C004204008330038802600602A0200040D00000200",
      INIT_12 => X"08002040C080000001B1E310001800600000180000001C000400128000130000",
      INIT_13 => X"6182039854006860080188A00200000400C00040000000000001038230200000",
      INIT_14 => X"080000C80800810400000800001000000000008000142000000400204600200C",
      INIT_15 => X"18000000800000010000020000004600842C0000000200010A00C0081C200402",
      INIT_16 => X"01808800000000000000104A0340600000000B80000100800001400000040086",
      INIT_17 => X"00001802000780300684000020D200000009001118802001C440006160300303",
      INIT_18 => X"800851060000000720000388401040C48200C000180490030000008001800000",
      INIT_19 => X"0003004004001201005C0100081001C36040001802000000C008080000823800",
      INIT_1A => X"08240005029000016008A00000800020087000000E00000060080000010C0080",
      INIT_1B => X"000104000404122A00000003080002E000000C00026031800000002000040064",
      INIT_1C => X"010200000006000008040000009C00000000000004100000001A880C48119010",
      INIT_1D => X"0018008000000001101180201908020148800002009041808840404218618004",
      INIT_1E => X"000000010C82019100200003804920000C018982442050010500401800020000",
      INIT_1F => X"300000000030701823010EC00990300038081070806100100040000000000000",
      INIT_20 => X"00098601819C7018800053807086680040001800000000000080000000014000",
      INIT_21 => X"4960060000400400000000802007800000000000040000060400010013008000",
      INIT_22 => X"800000083000C2000000000001000000000300E0000C00300001800080601A16",
      INIT_23 => X"00000000004000000000000000000000C00006080080021000202000F2000305",
      INIT_24 => X"0000020A00800000000018000100001800206000012C2300008B001000C06300",
      INIT_25 => X"80001000080000000081808406100002D0040001A000042C6000000000401008",
      INIT_26 => X"0080180800604001009801300000000018700000819800000000800200204200",
      INIT_27 => X"80100003808310140002000002000001C2200000080000000000000000003680",
      INIT_28 => X"8008400480C00020A00140420001010000040000000000041800000000000007",
      INIT_29 => X"009C0F000C05108000002020400000020000D00004204000000084000480703B",
      INIT_2A => X"1A4C0000000080000180200000018010098000001200040400000001301138B0",
      INIT_2B => X"000000000002000C90040000008010002440000002001501000C0018D0000000",
      INIT_2C => X"0000380080000000000C00002009002000D20008046001800086010200180100",
      INIT_2D => X"00401000000012000006101E30300000E0200800415010400000000012000300",
      INIT_2E => X"0010101800008901085818000000101000001000001001200100600107001800",
      INIT_2F => X"01B000B44062800800100600068800060800481020000000003C000002010000",
      INIT_30 => X"820000C00000081803527000840030010000002000080000CC080405000100BA",
      INIT_31 => X"020400E00860000020023500004300100000A00006000800000A0408003B0004",
      INIT_32 => X"0080010041000300805000000100867000008409D00081040820004004080030",
      INIT_33 => X"01080400001006101800804000009E600C0000020000001004410020210C0016",
      INIT_34 => X"4022002002070004000601002000000000008044008000003000000901000400",
      INIT_35 => X"04002C0818001000030200009180002028000180100010002000001008400000",
      INIT_36 => X"014003E02000002C000009180018400000000000000002010000044000000000",
      INIT_37 => X"00101880000001A0000000000000000800200010000400000900000000004081",
      INIT_38 => X"28000400000000000008000002000001000020802000040000801620C48608A0",
      INIT_39 => X"9800000010000000020010600000000000021000004000880184C00000000081",
      INIT_3A => X"00200000000040000060840020000000000000004C0000180000141800080000",
      INIT_3B => X"20000046000040401E800000046643380001000C000600420008018000100000",
      INIT_3C => X"0000002000010C00013080000000000100040808000400200000006000000000",
      INIT_3D => X"00C6001010080003040002010080010044040600000600500308000010000000",
      INIT_3E => X"10000040000204000040020000001C0080000010080000000000300000020030",
      INIT_3F => X"000000200000000040101100002400C000000100208000002000100020032080",
      INIT_40 => X"00000400000000030000000C0000020004000004060009801000000043000000",
      INIT_41 => X"000000000800840C000002031000010000C82080000004000000080000000C00",
      INIT_42 => X"104000000400318000100000C10040000800000600A000000000000600000000",
      INIT_43 => X"1008000000000010000002900000400214000000000620600000000020000000",
      INIT_44 => X"0200000000080002000800D0100002080406000000000000000280A000000004",
      INIT_45 => X"01001000B0444100022000040000000041000000000000000000040000000210",
      INIT_46 => X"000000202000C000002000000000000000200000004000818000082008020000",
      INIT_47 => X"03004001000004000000000000200028400018000104C0000020C80008000044",
      INIT_48 => X"0000000000000000000304000800000080000002000000011018040000000209",
      INIT_49 => X"00431000000004040040030000000000000014A0005060044004028040000006",
      INIT_4A => X"003011060002000000180402000000401E080100002000000000802030000000",
      INIT_4B => X"000020000000000200001980200000C00008000000A200040000000430000000",
      INIT_4C => X"000100020080000000000000000040800000E000C00000000000800000021000",
      INIT_4D => X"00082000000000000000400200100C0000000000081000002600000080403C00",
      INIT_4E => X"0000000400001000000000080060000108D0000000000002000000000000030C",
      INIT_4F => X"0000000000000800000000240000020000001000100460000000800880300000",
      INIT_50 => X"0000000000000000000000000000000100000100800020032000000003000000",
      INIT_51 => X"0030020080000000000010600000080500000220800220000000000004210000",
      INIT_52 => X"001000000000000C018040000000000000008000000200000000008000000000",
      INIT_53 => X"00C0430400006000004300000200020000000000000200000000000000000000",
      INIT_54 => X"180200000A000000800020000C00000010000140000000100000000000000020",
      INIT_55 => X"0000100001000000000002020020000000070000302080000000000080300006",
      INIT_56 => X"8000000800000000000004400000000000000080000000408018418020200080",
      INIT_57 => X"01000000008000003000000000000008001C2000810000022020000008002010",
      INIT_58 => X"000C08000008040000010004000C00B040020800000000800000008800010000",
      INIT_59 => X"024000800010400004000400004800000000000000008000000000000040100C",
      INIT_5A => X"040040040000000000000000000000000000000000002804000C000000000000",
      INIT_5B => X"8200014000004000000100000001000000400080000000000008000000000000",
      INIT_5C => X"00000000000000000000000C10000C00000002000000000000040040800C0000",
      INIT_5D => X"0004000300000000180000000000010000000804000000800021C08000000000",
      INIT_5E => X"00000000000000000000000008008140018C0670080000000000000030106000",
      INIT_5F => X"6040000200040000000C02090020000004218980000000010080000000030000",
      INIT_60 => X"0800000000200021804000001808000000000000000000000000000000400200",
      INIT_61 => X"0002003400000000040000020000000000000000000000000060000000000000",
      INIT_62 => X"A000004000000000000000200100000000000000000000000000000000000800",
      INIT_63 => X"0040000000000060000000000000000000000000000000001180004000001808",
      INIT_64 => X"00020003000000100018000081000000010801400060000181D8000000000000",
      INIT_65 => X"0000000010000000001000200000000000000E98008000000000000000000000",
      INIT_66 => X"0000000100180000006040028100001000000000000080000000000000000000",
      INIT_67 => X"0000000700002020040020000004002008006000000000000000000000000000",
      INIT_68 => X"040E0040C00018080000000000000020C0000000000000000000000000000000",
      INIT_69 => X"00808000000000000000000000000000000010200000000080001E0000000001",
      INIT_6A => X"000000000000000000000000000200400200680000000000000008E000800002",
      INIT_6B => X"0000000000000000002001020000000020088000000020000000000000000080",
      INIT_6C => X"00000000010024E0000002000021000000000201000022000000000C00000000",
      INIT_6D => X"0004000000000000102000000810000300000000000000000000000000000004",
      INIT_6E => X"0000000408040041000000063000000000000000000000000000000000000000",
      INIT_6F => X"400081208000000000000000010000000000000000000000000000002C000000",
      INIT_70 => X"0000000000000000000000000080000C00000000000102000A00000060000000",
      INIT_71 => X"80000000000180000000000000000000110000000000000C0060001200000000",
      INIT_72 => X"00000000000001000000000000000000000000000A0186000100000000008000",
      INIT_73 => X"00000800000000000000000000000080C2000010000000000840010000000000",
      INIT_74 => X"0000000000000000010014F10200000000000004240002000000000000000000",
      INIT_75 => X"0000200000009200018000000000800000000000000000000000000010000040",
      INIT_76 => X"4180000000000000000000000000000200000000000000000000000000000000",
      INIT_77 => X"00000000000000000000000000000000020000010000000200000630060680C1",
      INIT_78 => X"0001000000000000000000000000000000000002000010004018000000080000",
      INIT_79 => X"0000000000000000000000000000000000000081000000008100000000000000",
      INIT_7A => X"000000000000000009100000100004001180C000000000000000002800000000",
      INIT_7B => X"0000001000100000002003700000000000000000000200000000600000000000",
      INIT_7C => X"0000000600000E00006000000000000000000000800000000000000000000000",
      INIT_7D => X"0020008008000000000000400000000080000000000000000000100000000000",
      INIT_7E => X"0000000000830000000000000000000000040000000000000000000000000C80",
      INIT_7F => X"1000000000000000080000000000000080000006400004000301018800000040",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000040010110011000000010000000000000000000100000",
      INIT_01 => X"0000000000000000000000000000000004000000004140000000040000140040",
      INIT_02 => X"0140100000404000000000000000000000040000000000000000000000000000",
      INIT_03 => X"0000000000020000100001400000140100000000000000000010100005000000",
      INIT_04 => X"0000000000000000000000000000000000001000000040000000000000000100",
      INIT_05 => X"0404000001000000000000000000110000050000000040000014050100000000",
      INIT_06 => X"0000000000000000000000000000000000000002400000000000000000000010",
      INIT_07 => X"0000000004000000000010504000140000000040000000000001000000000000",
      INIT_08 => X"0000000000000000000000000010000000000040000000000000000000000000",
      INIT_09 => X"1400004000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000010000000000000005000000600000000000000000040000000000000100",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"9000000000000000000000000000040000001000401400000000551000000000",
      INIT_0D => X"0000000004000000000000000000000000000040000000000000000000010000",
      INIT_0E => X"0005000000001400005000100000000510000000000000000000000000000000",
      INIT_0F => X"0000040000000000800000000000000000000000000000000000000100000000",
      INIT_10 => X"1190000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000001000000000000000000400000001005000000000000005000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000010000000",
      INIT_13 => X"0000000000000000000000000400000000000000000100000000100000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000040000000000000000000",
      INIT_15 => X"0000000000004005000001100000000401000000000000000000000004000000",
      INIT_16 => X"0000000000000000000000000000000000000018000000010000000004000000",
      INIT_17 => X"0014010000000000000000000000010000000000000000000000000000000000",
      INIT_18 => X"0000000400000000000000000040000000000000000100010401000000004000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0010100000000001004000000104000000000000001004000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000440000000",
      INIT_1C => X"0040000000040000000100000040000000004000010000000000000000000000",
      INIT_1D => X"0000000000000400000000000000000004000000000000100000000000000001",
      INIT_1E => X"0000000000015000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000001000000400010020000000000000000000010400000010006004000100",
      INIT_20 => X"0000000000000000000000000000000000000000000000400000000000000000",
      INIT_21 => X"0000000000000000000000000000100010000000000005000000014100000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000010000000000014100",
      INIT_23 => X"0000000000000440000000000000000004000000000000000000000001400000",
      INIT_24 => X"0000000000000000000000000000000000000101500000000000100100000000",
      INIT_25 => X"0000050000000000001000000000000000024010000000000000000000000000",
      INIT_26 => X"0000000000000000005050000000004000000000000010001014000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000400000000000000010140000400100000400000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000010100",
      INIT_2A => X"0000001000004000000000000000000000000000000000000000000090000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000400000000000",
      INIT_2C => X"0000000000000000000000000000000000400000000000000000100000000000",
      INIT_2D => X"0000000000000000000000004001004000000000000000024100000000010000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000400",
      INIT_2F => X"0000001000000000004000000101010000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000014000000000000000000050000000000040000",
      INIT_31 => X"0000010000000050010000100000000040400540000000000000000000000000",
      INIT_32 => X"0000040000000000004000000000040000000000000000000000000000004000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000004000000000000000001000000000000000000000000050000000040",
      INIT_35 => X"0000000004000000000000000000000000000000000000000000000000004000",
      INIT_36 => X"0014000000000000000000000000000500010000040400000000004000000000",
      INIT_37 => X"0010000000000000400000000000000000000000040000000004000000014000",
      INIT_38 => X"0040000000000001000000000014000000000000000000000000000000000000",
      INIT_39 => X"0000000050000000000000000000000000100010000004000000000000000000",
      INIT_3A => X"0000000000000000000000400000000000000000000400000100000000000000",
      INIT_3B => X"0000000000001000540000000000000000000000000000000000040000000000",
      INIT_3C => X"0000000000000000000000018000000000000000000000000000000000005000",
      INIT_3D => X"0000000000000000000000000000000004000000000500100000000000000000",
      INIT_3E => X"0004000000000000000000000000000000000014000000000050001000100000",
      INIT_3F => X"0000000004110005000005000000015000000000040000000000000001000000",
      INIT_40 => X"0000000001410000040000010000000000000100000000001000000000000000",
      INIT_41 => X"0000200000000000000000000000000000050000000004000000001000000000",
      INIT_42 => X"0100100000000001000000000010000000000300000100000000110000000000",
      INIT_43 => X"0000000000000000000000000000000000000014000000400000400040000010",
      INIT_44 => X"0400000000000001400045000000001000000000000000601000000000000000",
      INIT_45 => X"0000000000000000000000004000140000000001000000000000000000000000",
      INIT_46 => X"0000000000040100000000000010000000000000000000000000000000000000",
      INIT_47 => X"0000004000000001001000010000040000000004000010000000000000000045",
      INIT_48 => X"0000000000004014000000000000000000000000000000000000000010000000",
      INIT_49 => X"0000000000400000000000000000000400000000000000040000000050000000",
      INIT_4A => X"0000000000000000000000000000000400000000000000404024000000000000",
      INIT_4B => X"0000100004000000100000000044004400500000400000000000000000000000",
      INIT_4C => X"0000100000000000000000004000005000000000000000400540400000000000",
      INIT_4D => X"0004040000000000000000005000000000000000010000000000000000000000",
      INIT_4E => X"0000400000000001000000000001440100050000005000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000010000000000000040400001150000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000400000000145000000",
      INIT_52 => X"0000040000000000000000000000000040000000000040000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000051400000000014500000000000000",
      INIT_54 => X"0000000000000000004000000000000000010000000000000000000000000000",
      INIT_55 => X"0000000000010000000000001000000000000000404040100001000000000000",
      INIT_56 => X"0000000000000100000000000000000105000000000000000000000000000000",
      INIT_57 => X"0000000000400000000000001000004000000000000000000000000010000100",
      INIT_58 => X"00000000000F0000000000000000000400000000000042000010000040000000",
      INIT_59 => X"0100000000000000000000000000010000050000000000400000000000190000",
      INIT_5A => X"0010010000044000000000000000100000000000000000040001000000000000",
      INIT_5B => X"1800510400100100010000000000000000002F000000000000000A0000000020",
      INIT_5C => X"0000000040000010000014000400100000000000000204040000000000001000",
      INIT_5D => X"000000000000402E000000000000000000000000000050000500000000000000",
      INIT_5E => X"0000000000000000000001000000000000000000004000000010000000000000",
      INIT_5F => X"0000000000000000000100500000000000000000000400000000000010100028",
      INIT_60 => X"0000000040140400000000000000000000000000010000400000400000000000",
      INIT_61 => X"0000000000000000000000040000000000000010000100000000000000000000",
      INIT_62 => X"0000000000000000000100000000000000000000000000000000000000000000",
      INIT_63 => X"0010000004010010000000000000000000000004000000000040000400000000",
      INIT_64 => X"0001000000000000000000000000001400001000000004000001000000000000",
      INIT_65 => X"0500000000000000000010000140001000010000000010000000000000000400",
      INIT_66 => X"0000000014040000018000000000000000000000000000010004050400000400",
      INIT_67 => X"000140000004400000000000500000000000000000001A000000000040000000",
      INIT_68 => X"0010000000010004000004000000000000000000004014000000000000100000",
      INIT_69 => X"0050000000000000000000290000000000000000000000000000000000000000",
      INIT_6A => X"0000010000000010005000000000000000001000000000000000040100000000",
      INIT_6B => X"0000000000000000000000000400000000000000000000000000000004000000",
      INIT_6C => X"0000000000400000004000000000001000000000040040000004040000000005",
      INIT_6D => X"0000000110000000000000000000000000010001010100010000000000010000",
      INIT_6E => X"0000000000000000000000100140000000000000040000004400000000000000",
      INIT_6F => X"0000140000000000100500000000000000000140000100000000000000004000",
      INIT_70 => X"0000000000000001010000004000100000000000000000000000005000000000",
      INIT_71 => X"0104000000000000000004000400001000000000000000040000000005010000",
      INIT_72 => X"0000140000000000000000000000010000500000000000000000000000100000",
      INIT_73 => X"0001000060000000000000000000000000000100000000000044004000000000",
      INIT_74 => X"0000000000000000400000000000000000100000000100010001000000000000",
      INIT_75 => X"4500000000100000000000150000410040000000000000141000000000000000",
      INIT_76 => X"0000010000004000000010000100000004000000000001100014000000000000",
      INIT_77 => X"1514000000000000040000000414004000400000000001000000000000000000",
      INIT_78 => X"0000005100140000100000000000004000001400018000000001000000050000",
      INIT_79 => X"0000140000000000000000010000000000000000000800000000000000050100",
      INIT_7A => X"0000000040000100000000000000500000000000000004001000000000040000",
      INIT_7B => X"0000000400000000000000000000140000000000000000005004040000000054",
      INIT_7C => X"0050000000000000010014140004000000000000100000000000000000000000",
      INIT_7D => X"0001405400000100000005000105001500000000000404040000000100000001",
      INIT_7E => X"0400400000000000000100000001400000000001000000000000101400040010",
      INIT_7F => X"0001000010000010000000040000001000005400014050000014140005000018",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000200000000000000",
      INIT_02 => X"0800000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000803000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000001003800000100000000000000000000000000000000000002000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000018038",
      INIT_07 => X"0000000000000000000000000000000000000800000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000080000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000100",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0080000000000000000000000000000000000000000000080000000000000000",
      INIT_0F => X"0000000000020000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000060000000000000000000000000000000000000000000000000200000",
      INIT_12 => X"0000000000000000000000000000000000002000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000004000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000020000000000600000008000000000000000000000",
      INIT_15 => X"00000000000000000000000E0000000000000000000000000000000000000000",
      INIT_16 => X"0000000000006000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000001000000010000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0008000000000000000000000000000000000040000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000400000000000000000000000000000800000000000000000000000",
      INIT_1D => X"0200000000000000000000000020000000000000000000000000000000000000",
      INIT_1E => X"0000000000000200000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000800000000000000000000",
      INIT_20 => X"0000000000000000010000000000000000000000000010000000000000000000",
      INIT_21 => X"0000000000000000200000000000000000000000000000000000400000000000",
      INIT_22 => X"0000020000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000100000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000001000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000400000000000000000000000",
      INIT_2A => X"0100000000000000000000000000000000000004000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000010000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000004000000000000000000000000000000000000",
      INIT_31 => X"0000000002000000000000800000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000200000000004000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000800000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0002000000000000000200000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000020000000000000000000000000000",
      INIT_3A => X"0001800000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000400000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000200008000000",
      INIT_3D => X"0000000000000000000000000000000000000000020000000000000000004000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0800000000000000000000000000000000000000000000000000000000000800",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000800000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0080000000000800000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000400000000000000000000000",
      INIT_46 => X"0020000000000000000000000000000000000000000000000000000010000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"000000000000000000000000000000000000000000000000000000C000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000030000000000000000000000000000000000000",
      INIT_4B => X"0000000000000002000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000100000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000080000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000200000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000002000000200000",
      INIT_50 => X"00000000000000000000000000000000000000000000000000000000000C0000",
      INIT_51 => X"0000000000000000000000000000400000000000000000008000000000000000",
      INIT_52 => X"0080000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000010000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000800000000000000000000000000000",
      INIT_58 => X"0000000000000000000000080000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000002000",
      INIT_5B => X"0000000000010000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000001000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000100000000000000000000000",
      INIT_61 => X"0000000000000000000002000000000000000000000000000000000000400000",
      INIT_62 => X"0000000000000000000000000100000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000002000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000080000000000000000",
      INIT_68 => X"0000000000000000000000000000000020000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000002000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000004100000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000010000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000004000000000200000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000038000000000008",
      INIT_71 => X"0000000000000000000000000000000000000000800000000000001000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000010000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000030000000000000000000000000000000000000000000000000080000000",
      INIT_76 => X"0000000000008000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000001000000000000000000010000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000008000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000400000000000000000000000000000000000000000000010000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000008000000000000000000100000000000000000020000000000000000000",
      INIT_7E => X"0000020000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000010",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000010000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000100000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000002000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000030000000000000000000000000000000000000000000000000000",
      INIT_0A => X"00000000C0000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000001000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000200000000000000",
      INIT_0F => X"0000000020000000000000000000000000080000000000000000000000000000",
      INIT_10 => X"0000000004000000000000002000000000000000000000400000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000002000000000000000000000000100000000000000000000000020000004",
      INIT_16 => X"0000000000000000000000000000000000000400000000000000000000000000",
      INIT_17 => X"0000000000000000000000000060000000040000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000040000",
      INIT_1A => X"0000000001000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000001000000000000000000000000000000000000020000200000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000080000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000040000000000",
      INIT_23 => X"0000000000000000000000000000000000000000004000000000000000000000",
      INIT_24 => X"0000010000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0040000000000000000000000000000000000000000000000000000000100000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000080000000000000000",
      INIT_29 => X"0000000000002000000000000000000000000000000000000001000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000002000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000300000000000000000000000000000000",
      INIT_30 => X"0000000000000000000020000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000002",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000020000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000080000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000040",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000010000000000004000000000000000000000000000000000",
      INIT_3C => X"0000001000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000004000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000008000000000000000000000000000000",
      INIT_44 => X"00000000000000000000000C0000000000000000000000000000004000000000",
      INIT_45 => X"8000800000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000001000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000010",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000800000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000002000000000000000000000000000",
      INIT_50 => X"0000000000000000000010000000000000000001000000000000000000200000",
      INIT_51 => X"0000000000000000000000000000100000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000001000000000000000000000000",
      INIT_58 => X"0000000000000000000080000000010000000000000000000001800000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000002000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0800000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"000000000000000000000000000000000000000000000000C000000000000000",
      INIT_5E => X"0000000000000000000000000000400000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000002000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000008000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0002000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000002000000000",
      INIT_72 => X"0000000000000000000000000000000000000000400000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000080088000000000",
      INIT_74 => X"0000000000000000000000000000000000000008000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000100000200000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000200000000000000000000000000000000000000000",
      INIT_7E => X"0000000000060000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 1 downto 0 );
    addra_16_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  signal addra_16_sn_1 : STD_LOGIC;
begin
  addra_16_sp_1 <= addra_16_sn_1;
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      DOADO(1 downto 0) => DOADO(1 downto 0),
      addra(16 downto 0) => addra(16 downto 0),
      addra_16_sp_1 => addra_16_sn_1,
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3 downto 0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 10 to 10 );
  signal ram_douta : STD_LOGIC;
  signal ram_ena_n_0 : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec
     port map (
      addra(3 downto 0) => addra(16 downto 13),
      ena_array(0) => ena_array(10)
    );
\has_mux_a.A\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
     port map (
      DOADO(1) => \ramloop[1].ram.r_n_0\,
      DOADO(0) => \ramloop[1].ram.r_n_1\,
      DOUTA(0) => ram_douta,
      addra(3 downto 0) => addra(16 downto 13),
      clka => clka,
      \^douta\(3 downto 0) => douta(3 downto 0),
      \douta[1]\(0) => \ramloop[3].ram.r_n_0\,
      \douta[2]\(0) => \ramloop[4].ram.r_n_0\,
      \douta[3]\(3) => \ramloop[2].ram.r_n_0\,
      \douta[3]\(2) => \ramloop[2].ram.r_n_1\,
      \douta[3]\(1) => \ramloop[2].ram.r_n_2\,
      \douta[3]\(0) => \ramloop[2].ram.r_n_3\,
      \douta[3]_0\(1) => \ramloop[5].ram.r_n_0\,
      \douta[3]_0\(0) => \ramloop[5].ram.r_n_1\,
      \douta[3]_1\(0) => \ramloop[6].ram.r_n_0\
    );
ram_ena: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(16),
      O => ram_ena_n_0
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      DOUTA(0) => ram_douta,
      ENA => ram_ena_n_0,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOADO(1) => \ramloop[1].ram.r_n_0\,
      DOADO(0) => \ramloop[1].ram.r_n_1\,
      addra(16 downto 0) => addra(16 downto 0),
      addra_16_sp_1 => \ramloop[1].ram.r_n_2\,
      clka => clka
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_3\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      ena_array(0) => ena_array(10)
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      DOUTA(0) => \ramloop[3].ram.r_n_0\,
      ENA => ram_ena_n_0,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[4].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\
     port map (
      DOUTA(0) => \ramloop[4].ram.r_n_0\,
      ENA => ram_ena_n_0,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[5].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => \ramloop[1].ram.r_n_2\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
\ramloop[6].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\
     port map (
      DOUTA(0) => \ramloop[6].ram.r_n_0\,
      ENA => ram_ena_n_0,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 16 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 17;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 17;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "11";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     7.287885 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "background_blue.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "background_blue.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 90000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 90000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 90000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 90000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(16) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(16) <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "background_blue,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 17;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 17;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "11";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     7.287885 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "background_blue.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "background_blue.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 90000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 90000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 4;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 90000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 90000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 4;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 4;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => B"00000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(3 downto 0) => B"0000",
      dinb(3 downto 0) => B"0000",
      douta(3 downto 0) => douta(3 downto 0),
      doutb(3 downto 0) => NLW_U0_doutb_UNCONNECTED(3 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(16 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(16 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(16 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(16 downto 0),
      s_axi_rdata(3 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(3 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
