#! 
:ivl_version "13.0 (devel)" "(s20251012-54-g6651df6f2-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "D:\TESA_IC_design_training\verification\oss-cad-suite\lib\ivl\system.vpi";
:vpi_module "D:\TESA_IC_design_training\verification\oss-cad-suite\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\TESA_IC_design_training\verification\oss-cad-suite\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\TESA_IC_design_training\verification\oss-cad-suite\lib\ivl\v2005_math.vpi";
:vpi_module "D:\TESA_IC_design_training\verification\oss-cad-suite\lib\ivl\va_math.vpi";
S_000001c5e369cef0 .scope module, "fpmul_stim1_v_tf" "fpmul_stim1_v_tf" 2 21;
 .timescale -9 -9;
v000001c5e36fedd0_0 .var "a", 31 0;
v000001c5e36fee70_0 .var "b", 31 0;
v000001c5e36fef10_0 .var "clk", 0 0;
v000001c5e36ff050_0 .var/i "fd", 31 0;
v000001c5e36ff410_0 .var/i "input_file", 31 0;
L_000001c5e36ffe70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c5e36fefb0_0 .net "omu", 0 0, L_000001c5e36ffe70;  1 drivers
v000001c5e36ff0f0_0 .var/i "output_file", 31 0;
L_000001c5e36ffe28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c5e36ff190_0 .net "r", 31 0, L_000001c5e36ffe28;  1 drivers
S_000001c5e369d080 .scope task, "delay" "delay" 2 53, 2 53 0, S_000001c5e369cef0;
 .timescale -9 -9;
v000001c5e369b6c0_0 .var "m", 20 0;
E_000001c5e369c430 .event posedge, v000001c5e36feb50_0;
TD_fpmul_stim1_v_tf.delay ;
    %load/vec4 v000001c5e369b6c0_0;
T_0.0 %dup/vec4;
    %cmpi/u 0, 0, 21;
    %jmp/1 T_0.1, 4;
    %subi 1, 0, 21;
    %wait E_000001c5e369c430;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
S_000001c5e36764e0 .scope function.real, "inf" "inf" 2 61, 2 61 0, S_000001c5e369cef0;
 .timescale -9 -9;
v000001c5e36af3a0_0 .var/i "i", 31 0;
; Variable inf is REAL return value of scope S_000001c5e36764e0
v000001c5e3676670_0 .var "nop", 0 0;
v000001c5e36fec90_0 .var/real "v", 0 0;
TD_fpmul_stim1_v_tf.inf ;
    %pushi/real 1972152263, 4198; load=1.00000e+40
    %pushi/real 220325, 4176; load=1.00000e+40
    %add/wr;
    %store/real v000001c5e36fec90_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c5e36af3a0_0, 0, 32;
T_1.2 ; Top of for-loop
    %load/vec4 v000001c5e36af3a0_0;
    %cmpi/s 3, 0, 32;
	  %jmp/0xz T_1.3, 5;
    %load/real v000001c5e36fec90_0;
    %load/real v000001c5e36fec90_0;
    %mul/wr;
    %store/real v000001c5e36fec90_0;
T_1.4 ; for-loop step statement
    %load/vec4 v000001c5e36af3a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c5e36af3a0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ; for-loop exit label
    %load/real v000001c5e36fec90_0;
    %ret/real 0; Assign to inf
    %end;
S_000001c5e3676710 .scope function.vec4.s32, "random32" "random32" 2 78, 2 78 0, S_000001c5e369cef0;
 .timescale -9 -9;
v000001c5e36ff690_0 .var "nop", 0 0;
v000001c5e36fea10_0 .var "r", 31 0;
; Variable random32 is vec4 return value of scope S_000001c5e3676710
TD_fpmul_stim1_v_tf.random32 ;
    %vpi_func 2 84 "$random" 32 {0 0 0};
    %store/vec4 v000001c5e36fea10_0, 0, 32;
    %load/vec4 v000001c5e36fea10_0;
    %ret/vec4 0, 0, 32;  Assign to random32 (store_vec4_to_lval)
    %end;
S_000001c5e36ff890 .scope module, "uut" "fpmul" 2 34, 3 19 0, S_000001c5e369cef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "c";
    .port_info 4 /OUTPUT 1 "over_mul_under";
v000001c5e36ff4b0_0 .net "a", 31 0, v000001c5e36fedd0_0;  1 drivers
v000001c5e36fe8d0_0 .net "b", 31 0, v000001c5e36fee70_0;  1 drivers
v000001c5e36feab0_0 .net "c", 31 0, L_000001c5e36ffe28;  alias, 1 drivers
v000001c5e36feb50_0 .net "clk", 0 0, v000001c5e36fef10_0;  1 drivers
v000001c5e36fed30_0 .net "over_mul_under", 0 0, L_000001c5e36ffe70;  alias, 1 drivers
    .scope S_000001c5e369cef0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c5e36fef10_0, 0, 1;
T_3.0 ;
    %delay 50, 0;
    %load/vec4 v000001c5e36fef10_0;
    %inv;
    %store/vec4 v000001c5e36fef10_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_000001c5e369cef0;
T_4 ;
    %vpi_call 2 96 "$dumpfile", "fpmul_stim1_new.vcd" {0 0 0};
    %vpi_call 2 97 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c5e369cef0 {0 0 0};
    %vpi_func 2 99 "$fopen" 32, "test_case.csv", "r" {0 0 0};
    %store/vec4 v000001c5e36ff410_0, 0, 32;
    %vpi_func 2 100 "$fopen" 32, "test_result.csv", "w" {0 0 0};
    %store/vec4 v000001c5e36ff0f0_0, 0, 32;
    %vpi_func 2 104 "$fscanf" 32, v000001c5e36ff410_0, "%b,%b", v000001c5e36fedd0_0, v000001c5e36fee70_0 {0 0 0};
    %store/vec4 v000001c5e36ff050_0, 0, 32;
    %pushi/vec4 1, 0, 21;
    %store/vec4 v000001c5e369b6c0_0, 0, 21;
    %fork TD_fpmul_stim1_v_tf.delay, S_000001c5e369d080;
    %join;
T_4.0 ;
    %load/vec4 v000001c5e36ff050_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz T_4.1, 4;
    %vpi_call 2 108 "$fdisplay", v000001c5e36ff0f0_0, "%b,%b,%b,%b", v000001c5e36fedd0_0, v000001c5e36fee70_0, v000001c5e36ff190_0, v000001c5e36fefb0_0 {0 0 0};
    %vpi_call 2 109 "$display", v000001c5e36ff0f0_0, "\011%b %b %b %b", v000001c5e36fedd0_0, v000001c5e36fee70_0, v000001c5e36ff190_0, v000001c5e36fefb0_0 {0 0 0};
    %vpi_func 2 110 "$fscanf" 32, v000001c5e36ff410_0, "%b,%b", v000001c5e36fedd0_0, v000001c5e36fee70_0 {0 0 0};
    %store/vec4 v000001c5e36ff050_0, 0, 32;
    %pushi/vec4 1, 0, 21;
    %store/vec4 v000001c5e369b6c0_0, 0, 21;
    %fork TD_fpmul_stim1_v_tf.delay, S_000001c5e369d080;
    %join;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 2 114 "$display", "\011\011------ TEST ENDED ------" {0 0 0};
    %vpi_call 2 116 "$fclose", v000001c5e36ff410_0 {0 0 0};
    %vpi_call 2 117 "$fclose", v000001c5e36ff0f0_0 {0 0 0};
    %vpi_call 2 118 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "fpmul_stim1_new.v";
    "fpmul.v";
