
<!DOCTYPE html>
<html>
<head>
    <title>IC Layout Designer Cupertino</title>
    <link rel="stylesheet" href="styles.css">
</head>
<body>
    <div class="container">
        <header>
            <h1>IC Enable, LLC is looking for IC Layout Designer Cupertino!</h1>
            <h2>Full Time, Contract W2 | Cupertino, CA</h2>
            <h2>Cadence Virtuoso, VXL, Assura, PVS, Caliber, DRC, LVS, Layout</h2>
        </header>
        <main>
            <p id="jobDescription"><br>Additional Information:<br>IC Layout designer Experience in IC layout of high performance analog including block level and chip level layout requirements. Understanding of parasitic impact on circuit performance is a plus. Capable of top level floor planning with knowledge of transistor, resistor, and capacitor matching in sub-micron process. Ability to resolve LVS/DRC errors is critical to being successful in this position. Thorough understanding of low power and DFM layout issues a plus. Must be able to communicate effectively with circuit designers to understand their requirements and implement the requested layout. Capable of using various CAD tools * Cadence Virtuoso, VXL, Assura, PVS, Caliber etc. Minimum requirements:Associates degree with 3 years minimum experience as an IC Layout Designer. Candidate must be willing to perform all aspects of IC layout. IC Enable is an IC design and layout services company that provides solutions to semiconductor companies. We are a growing team of professionals who are looking for talented and dedicated individuals to join our organization<br>Responsibilities:• <br>Qualifications:• </p>
        </main>
    </div>
    <script src="script.js"></script>
</body>
</html>
    