// Seed: 3221534122
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    output logic id_3,
    input id_4,
    input id_5,
    input logic id_6,
    output id_7,
    output supply0 id_8,
    input id_9,
    input logic id_10,
    output logic id_11,
    output id_12,
    output id_13
);
  assign id_7 = {1, id_4};
  type_23 id_14 (
      .id_0(1),
      .id_1(id_5)
  );
  assign id_8[1] = id_4;
endmodule
