

================================================================
== Vivado HLS Report for 'fir2dim_hwa'
================================================================
* Date:           Mon Jul 17 16:25:34 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_fir2dim
* Solution:       fir2dim
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.57|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  134|  134|  135|  135|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  132|  132|        52|         27|          1|     4|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     94|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      8|       0|      0|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|   1388|
|Register         |        -|      -|    2014|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      8|    2014|   1482|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      3|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |fir2dim_hwa_mul_3bkb_U1  |fir2dim_hwa_mul_3bkb  |        0|      4|  0|   0|
    |fir2dim_hwa_mul_3bkb_U2  |fir2dim_hwa_mul_3bkb  |        0|      4|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      8|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_394_p2                |     +    |      0|  0|  32|          32|          32|
    |grp_fu_395_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp_fu_998_p2                |     -    |      0|  0|   6|           6|           6|
    |exitcond1_fu_966_p2          |   icmp   |      0|  0|   2|           3|           4|
    |poutput_0_idx1_1_fu_1135_p2  |    or    |      0|  0|   4|           4|           2|
    |poutput_0_idx1_2_fu_1145_p2  |    or    |      0|  0|   4|           4|           2|
    |poutput_0_idx1_s_fu_1125_p2  |    or    |      0|  0|   4|           4|           1|
    |sum4_0_1_fu_1041_p2          |    xor   |      0|  0|  10|           6|           7|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0|  94|          91|          86|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |   24|         30|    1|         30|
    |fir2dim_input_Addr_A_orig    |  256|         28|   32|        896|
    |fir2dim_output_Addr_A_orig   |   32|          5|   32|        160|
    |fir2dim_output_Din_A         |   32|          4|   32|        128|
    |fir2dim_output_WEN_A         |    4|          2|    4|          8|
    |grp_fu_394_p0                |  192|         23|   32|        736|
    |grp_fu_394_p1                |  160|         19|   32|        608|
    |grp_fu_395_p0                |  192|         23|   32|        736|
    |grp_fu_395_p1                |  160|         17|   32|        544|
    |grp_fu_768_p0                |   64|         10|   32|        320|
    |grp_fu_768_p1                |   64|         11|   32|        352|
    |grp_fu_769_p0                |   64|          9|   32|        288|
    |grp_fu_769_p1                |   64|          9|   32|        288|
    |k_phi_fu_374_p4              |    3|          2|    3|          6|
    |k_reg_370                    |    3|          2|    3|          6|
    |poutput_0_idx_phi_fu_386_p4  |    5|          2|    5|         10|
    |poutput_0_idx_reg_382        |    5|          2|    5|         10|
    |reg_445                      |   32|          2|   32|         64|
    |reg_449                      |   32|          2|   32|         64|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        | 1388|        202|  437|       5254|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |  29|   0|   29|          0|
    |ap_enable_reg_pp0_iter0                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                          |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200     |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_poutput_0_idx_reg_382  |   5|   0|    5|          0|
    |ap_pipeline_reg_pp0_iter1_tmp1_reg_552           |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp9_reg_519           |  32|   0|   32|          0|
    |exitcond1_reg_1200                               |   1|   0|    1|          0|
    |fir2dim_input_load_10_reg_1270                   |  32|   0|   32|          0|
    |fir2dim_input_load_14_reg_1286                   |  32|   0|   32|          0|
    |fir2dim_input_load_16_reg_1297                   |  32|   0|   32|          0|
    |fir2dim_input_load_19_reg_1323                   |  32|   0|   32|          0|
    |fir2dim_input_load_20_reg_1334                   |  32|   0|   32|          0|
    |fir2dim_input_load_22_reg_1355                   |  32|   0|   32|          0|
    |fir2dim_input_load_23_reg_1370                   |  32|   0|   32|          0|
    |fir2dim_input_load_24_reg_1381                   |  32|   0|   32|          0|
    |fir2dim_input_load_25_reg_1391                   |  32|   0|   32|          0|
    |fir2dim_input_load_2_reg_1227                    |  32|   0|   32|          0|
    |fir2dim_input_load_4_reg_1238                    |  32|   0|   32|          0|
    |fir2dim_input_load_6_reg_1248                    |  32|   0|   32|          0|
    |fir2dim_input_load_8_reg_1259                    |  32|   0|   32|          0|
    |fir2dim_input_load_reg_1216                      |  32|   0|   32|          0|
    |k_1_reg_536                                      |   3|   0|    3|          0|
    |k_reg_370                                        |   3|   0|    3|          0|
    |poutput_0_idx_reg_382                            |   5|   0|    5|          0|
    |reg_420                                          |   7|   0|    7|          0|
    |reg_424                                          |   6|   0|    6|          0|
    |reg_435                                          |   6|   0|    6|          0|
    |reg_445                                          |  32|   0|   32|          0|
    |reg_449                                          |  32|   0|   32|          0|
    |reg_459                                          |  32|   0|   32|          0|
    |reg_560                                          |  32|   0|   32|          0|
    |reg_567                                          |  32|   0|   32|          0|
    |reg_579                                          |  32|   0|   32|          0|
    |reg_584                                          |  32|   0|   32|          0|
    |reg_592                                          |  32|   0|   32|          0|
    |reg_610                                          |  32|   0|   32|          0|
    |reg_897                                          |  32|   0|   32|          0|
    |reg_902                                          |  32|   0|   32|          0|
    |reg_908                                          |  32|   0|   32|          0|
    |reg_916                                          |  32|   0|   32|          0|
    |reg_922                                          |  32|   0|   32|          0|
    |reg_929                                          |  32|   0|   32|          0|
    |reg_935                                          |  32|   0|   32|          0|
    |reg_941                                          |  32|   0|   32|          0|
    |reg_948                                          |  32|   0|   32|          0|
    |reg_954                                          |  32|   0|   32|          0|
    |reg_960                                          |  32|   0|   32|          0|
    |sum4_1_2_reg_477                                 |   6|   0|    6|          0|
    |sum4_2_2_reg_497                                 |   6|   0|    6|          0|
    |sum8_0_2_reg_463                                 |   6|   0|    6|          0|
    |sum8_1_2_reg_488                                 |   7|   0|    7|          0|
    |sum8_3_2_reg_513                                 |   7|   0|    7|          0|
    |sum_1_2_reg_473                                  |   6|   0|    6|          0|
    |sum_3_2_reg_508                                  |   6|   0|    6|          0|
    |tmp12_reg_575                                    |  32|   0|   32|          0|
    |tmp16_reg_571                                    |  32|   0|   32|          0|
    |tmp19_reg_588                                    |  32|   0|   32|          0|
    |tmp1_reg_552                                     |  32|   0|   32|          0|
    |tmp20_reg_600                                    |  32|   0|   32|          0|
    |tmp26_reg_606                                    |  32|   0|   32|          0|
    |tmp5_reg_556                                     |  32|   0|   32|          0|
    |tmp9_reg_519                                     |  32|   0|   32|          0|
    |tmp_1_1_reg_1365                                 |  32|   0|   32|          0|
    |tmp_1_2_reg_1345                                 |  32|   0|   32|          0|
    |tmp_2_2_reg_1411                                 |  32|   0|   32|          0|
    |tmp_2_reg_541                                    |   5|   0|    5|          0|
    |tmp_3_1_reg_1446                                 |  32|   0|   32|          0|
    |tmp_3_2_reg_1451                                 |  32|   0|   32|          0|
    |tmp_3_5_reg_1441                                 |  32|   0|   32|          0|
    |tmp_5_reg_1456                                   |   4|   0|    4|          0|
    |tmp_6_3_1_reg_1416                               |  32|   0|   32|          0|
    |tmp_6_3_2_reg_1421                               |  32|   0|   32|          0|
    |tmp_6_3_reg_1406                                 |  32|   0|   32|          0|
    |tmp_8_1_1_reg_1308                               |  32|   0|   32|          0|
    |tmp_8_2_2_reg_1401                               |  32|   0|   32|          0|
    |tmp_8_2_reg_1318                                 |  32|   0|   32|          0|
    |tmp_8_3_1_reg_1431                               |  32|   0|   32|          0|
    |tmp_8_3_2_reg_1436                               |  32|   0|   32|          0|
    |tmp_8_3_reg_1426                                 |  32|   0|   32|          0|
    |tmp_reg_1204                                     |   5|   0|    6|          1|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            |2014|   0| 2015|          1|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |   fir2dim_hwa  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |   fir2dim_hwa  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |   fir2dim_hwa  | return value |
|ap_done                | out |    1| ap_ctrl_hs |   fir2dim_hwa  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |   fir2dim_hwa  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |   fir2dim_hwa  | return value |
|fir2dim_input_Addr_A   | out |   32|    bram    |  fir2dim_input |     array    |
|fir2dim_input_EN_A     | out |    1|    bram    |  fir2dim_input |     array    |
|fir2dim_input_WEN_A    | out |    4|    bram    |  fir2dim_input |     array    |
|fir2dim_input_Din_A    | out |   32|    bram    |  fir2dim_input |     array    |
|fir2dim_input_Dout_A   |  in |   32|    bram    |  fir2dim_input |     array    |
|fir2dim_input_Clk_A    | out |    1|    bram    |  fir2dim_input |     array    |
|fir2dim_input_Rst_A    | out |    1|    bram    |  fir2dim_input |     array    |
|fir2dim_output_Addr_A  | out |   32|    bram    | fir2dim_output |     array    |
|fir2dim_output_EN_A    | out |    1|    bram    | fir2dim_output |     array    |
|fir2dim_output_WEN_A   | out |    4|    bram    | fir2dim_output |     array    |
|fir2dim_output_Din_A   | out |   32|    bram    | fir2dim_output |     array    |
|fir2dim_output_Dout_A  |  in |   32|    bram    | fir2dim_output |     array    |
|fir2dim_output_Clk_A   | out |    1|    bram    | fir2dim_output |     array    |
|fir2dim_output_Rst_A   | out |    1|    bram    | fir2dim_output |     array    |
+-----------------------+-----+-----+------------+----------------+--------------+

