Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr 30 17:22:09 2025
| Host         : LAPTOP-6I7OJEUU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7k160t-ffg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    8           
TIMING-18  Warning           Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: c0/clk_div_reg[17]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.110        0.000                      0                   30        0.154        0.000                      0                   30        4.600        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk100MHZ  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100MHZ           8.110        0.000                      0                   30        0.154        0.000                      0                   30        4.600        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk100MHZ                   
(none)                      clk100MHZ     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100MHZ
  To Clock:  clk100MHZ

Setup :            0  Failing Endpoints,  Worst Slack        8.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.110ns  (required time - arrival time)
  Source:                 m0/Load_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegA/OUT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.322ns (21.991%)  route 1.142ns (78.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 14.965 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.899     5.328    m0/clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  m0/Load_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.269     5.597 r  m0/Load_out_reg/Q
                         net (fo=5, routed)           0.691     6.288    RegA/Load
    SLICE_X4Y17          LUT2 (Prop_lut2_I1_O)        0.053     6.341 r  RegA/OUT[3]_i_1/O
                         net (fo=2, routed)           0.452     6.792    RegA/OUT[3]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  RegA/OUT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.785    14.965    RegA/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  RegA/OUT_reg[2]/C
                         clock pessimism              0.340    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.367    14.903    RegA/OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                  8.110    

Slack (MET) :             8.110ns  (required time - arrival time)
  Source:                 m0/Load_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegA/OUT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.322ns (21.991%)  route 1.142ns (78.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 14.965 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.899     5.328    m0/clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  m0/Load_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.269     5.597 r  m0/Load_out_reg/Q
                         net (fo=5, routed)           0.691     6.288    RegA/Load
    SLICE_X4Y17          LUT2 (Prop_lut2_I1_O)        0.053     6.341 r  RegA/OUT[3]_i_1/O
                         net (fo=2, routed)           0.452     6.792    RegA/OUT[3]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  RegA/OUT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.785    14.965    RegA/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  RegA/OUT_reg[3]/C
                         clock pessimism              0.340    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.367    14.903    RegA/OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                  8.110    

Slack (MET) :             8.524ns  (required time - arrival time)
  Source:                 RegA/OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegA/OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.404ns (29.334%)  route 0.973ns (70.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 14.965 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.895     5.324    RegA/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  RegA/OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.246     5.570 r  RegA/OUT_reg[1]/Q
                         net (fo=4, routed)           0.472     6.043    RegA/OUT_reg[1]_0[1]
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.158     6.201 r  RegA/OUT[3]_i_2/O
                         net (fo=2, routed)           0.501     6.701    RegA/A1[3]
    SLICE_X4Y17          FDRE                                         r  RegA/OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.785    14.965    RegA/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  RegA/OUT_reg[3]/C
                         clock pessimism              0.341    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X4Y17          FDRE (Setup_fdre_C_D)       -0.045    15.226    RegA/OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         15.226    
                         arrival time                          -6.701    
  -------------------------------------------------------------------
                         slack                                  8.524    

Slack (MET) :             8.585ns  (required time - arrival time)
  Source:                 c0/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/clk_div_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 1.033ns (73.444%)  route 0.374ns (26.556%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 14.968 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.902     5.331    c0/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  c0/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.269     5.600 r  c0/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.374     5.974    c0/clk_div_reg_n_0_[1]
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     6.351 r  c0/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.351    c0/clk_div_reg[0]_i_1_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.409 r  c0/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.409    c0/clk_div_reg[4]_i_1_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.467 r  c0/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.467    c0/clk_div_reg[8]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.525 r  c0/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    c0/clk_div_reg[12]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.738 r  c0/clk_div_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.738    c0/clk_div_reg[16]_i_1_n_6
    SLICE_X3Y14          FDRE                                         r  c0/clk_div_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.788    14.968    c0/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  c0/clk_div_reg[17]/C
                         clock pessimism              0.339    15.307    
                         clock uncertainty           -0.035    15.272    
    SLICE_X3Y14          FDRE (Setup_fdre_C_D)        0.051    15.323    c0/clk_div_reg[17]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -6.738    
  -------------------------------------------------------------------
                         slack                                  8.585    

Slack (MET) :             8.643ns  (required time - arrival time)
  Source:                 c0/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/clk_div_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.975ns (72.302%)  route 0.374ns (27.698%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 14.968 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.902     5.331    c0/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  c0/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.269     5.600 r  c0/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.374     5.974    c0/clk_div_reg_n_0_[1]
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     6.351 r  c0/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.351    c0/clk_div_reg[0]_i_1_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.409 r  c0/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.409    c0/clk_div_reg[4]_i_1_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.467 r  c0/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.467    c0/clk_div_reg[8]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.680 r  c0/clk_div_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.680    c0/clk_div_reg[12]_i_1_n_6
    SLICE_X3Y13          FDRE                                         r  c0/clk_div_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.788    14.968    c0/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  c0/clk_div_reg[13]/C
                         clock pessimism              0.339    15.307    
                         clock uncertainty           -0.035    15.272    
    SLICE_X3Y13          FDRE (Setup_fdre_C_D)        0.051    15.323    c0/clk_div_reg[13]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                  8.643    

Slack (MET) :             8.659ns  (required time - arrival time)
  Source:                 c0/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/clk_div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.959ns (71.969%)  route 0.374ns (28.031%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 14.968 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.902     5.331    c0/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  c0/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.269     5.600 r  c0/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.374     5.974    c0/clk_div_reg_n_0_[1]
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     6.351 r  c0/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.351    c0/clk_div_reg[0]_i_1_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.409 r  c0/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.409    c0/clk_div_reg[4]_i_1_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.467 r  c0/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.467    c0/clk_div_reg[8]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.525 r  c0/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    c0/clk_div_reg[12]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.664 r  c0/clk_div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.664    c0/clk_div_reg[16]_i_1_n_7
    SLICE_X3Y14          FDRE                                         r  c0/clk_div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.788    14.968    c0/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  c0/clk_div_reg[16]/C
                         clock pessimism              0.339    15.307    
                         clock uncertainty           -0.035    15.272    
    SLICE_X3Y14          FDRE (Setup_fdre_C_D)        0.051    15.323    c0/clk_div_reg[16]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -6.664    
  -------------------------------------------------------------------
                         slack                                  8.659    

Slack (MET) :             8.662ns  (required time - arrival time)
  Source:                 c0/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/clk_div_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.956ns (71.906%)  route 0.374ns (28.094%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 14.968 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.902     5.331    c0/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  c0/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.269     5.600 r  c0/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.374     5.974    c0/clk_div_reg_n_0_[1]
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     6.351 r  c0/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.351    c0/clk_div_reg[0]_i_1_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.409 r  c0/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.409    c0/clk_div_reg[4]_i_1_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.467 r  c0/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.467    c0/clk_div_reg[8]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.525 r  c0/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    c0/clk_div_reg[12]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     6.661 r  c0/clk_div_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.661    c0/clk_div_reg[16]_i_1_n_5
    SLICE_X3Y14          FDRE                                         r  c0/clk_div_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.788    14.968    c0/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  c0/clk_div_reg[18]/C
                         clock pessimism              0.339    15.307    
                         clock uncertainty           -0.035    15.272    
    SLICE_X3Y14          FDRE (Setup_fdre_C_D)        0.051    15.323    c0/clk_div_reg[18]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -6.661    
  -------------------------------------------------------------------
                         slack                                  8.662    

Slack (MET) :             8.677ns  (required time - arrival time)
  Source:                 c0/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/clk_div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.941ns (71.585%)  route 0.374ns (28.415%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 14.968 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.902     5.331    c0/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  c0/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.269     5.600 r  c0/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.374     5.974    c0/clk_div_reg_n_0_[1]
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     6.351 r  c0/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.351    c0/clk_div_reg[0]_i_1_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.409 r  c0/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.409    c0/clk_div_reg[4]_i_1_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.467 r  c0/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.467    c0/clk_div_reg[8]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     6.646 r  c0/clk_div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.646    c0/clk_div_reg[12]_i_1_n_4
    SLICE_X3Y13          FDRE                                         r  c0/clk_div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.788    14.968    c0/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  c0/clk_div_reg[15]/C
                         clock pessimism              0.339    15.307    
                         clock uncertainty           -0.035    15.272    
    SLICE_X3Y13          FDRE (Setup_fdre_C_D)        0.051    15.323    c0/clk_div_reg[15]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -6.646    
  -------------------------------------------------------------------
                         slack                                  8.677    

Slack (MET) :             8.702ns  (required time - arrival time)
  Source:                 c0/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/clk_div_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.917ns (71.057%)  route 0.374ns (28.943%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.902     5.331    c0/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  c0/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.269     5.600 r  c0/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.374     5.974    c0/clk_div_reg_n_0_[1]
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     6.351 r  c0/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.351    c0/clk_div_reg[0]_i_1_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.409 r  c0/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.409    c0/clk_div_reg[4]_i_1_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.622 r  c0/clk_div_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.622    c0/clk_div_reg[8]_i_1_n_6
    SLICE_X3Y12          FDRE                                         r  c0/clk_div_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.789    14.969    c0/clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  c0/clk_div_reg[9]/C
                         clock pessimism              0.339    15.308    
                         clock uncertainty           -0.035    15.273    
    SLICE_X3Y12          FDRE (Setup_fdre_C_D)        0.051    15.324    c0/clk_div_reg[9]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -6.622    
  -------------------------------------------------------------------
                         slack                                  8.702    

Slack (MET) :             8.717ns  (required time - arrival time)
  Source:                 c0/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/clk_div_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.901ns (70.693%)  route 0.374ns (29.307%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 14.968 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.902     5.331    c0/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  c0/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.269     5.600 r  c0/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.374     5.974    c0/clk_div_reg_n_0_[1]
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     6.351 r  c0/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.351    c0/clk_div_reg[0]_i_1_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.409 r  c0/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.409    c0/clk_div_reg[4]_i_1_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.467 r  c0/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.467    c0/clk_div_reg[8]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.606 r  c0/clk_div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.606    c0/clk_div_reg[12]_i_1_n_7
    SLICE_X3Y13          FDRE                                         r  c0/clk_div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.788    14.968    c0/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  c0/clk_div_reg[12]/C
                         clock pessimism              0.339    15.307    
                         clock uncertainty           -0.035    15.272    
    SLICE_X3Y13          FDRE (Setup_fdre_C_D)        0.051    15.323    c0/clk_div_reg[12]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                  8.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 m0/old_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m0/Load_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.157ns (73.339%)  route 0.057ns (26.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.712     1.958    m0/clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  m0/old_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.091     2.049 f  m0/old_btn_reg/Q
                         net (fo=1, routed)           0.057     2.106    m0/p0/old_btn
    SLICE_X4Y14          LUT2 (Prop_lut2_I1_O)        0.066     2.172 r  m0/p0/Load_out_i_1/O
                         net (fo=1, routed)           0.000     2.172    m0/p0_n_1
    SLICE_X4Y14          FDRE                                         r  m0/Load_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.951     2.436    m0/clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  m0/Load_out_reg/C
                         clock pessimism             -0.478     1.958    
    SLICE_X4Y14          FDRE (Hold_fdre_C_D)         0.060     2.018    m0/Load_out_reg
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 RegA/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegA/OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.130ns (52.621%)  route 0.117ns (47.379%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.710     1.956    RegA/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  RegA/OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.100     2.056 r  RegA/OUT_reg[0]/Q
                         net (fo=6, routed)           0.117     2.173    RegA/OUT_reg[1]_0[0]
    SLICE_X4Y17          LUT4 (Prop_lut4_I2_O)        0.030     2.203 r  RegA/OUT[2]_i_1/O
                         net (fo=2, routed)           0.000     2.203    RegA/A1[2]
    SLICE_X4Y17          FDRE                                         r  RegA/OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.948     2.433    RegA/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  RegA/OUT_reg[2]/C
                         clock pessimism             -0.466     1.967    
    SLICE_X4Y17          FDRE (Hold_fdre_C_D)         0.068     2.035    RegA/OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 c0/clk_div_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/clk_div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.168%)  route 0.099ns (35.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.714     1.960    c0/clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  c0/clk_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.100     2.060 r  c0/clk_div_reg[11]/Q
                         net (fo=1, routed)           0.099     2.159    c0/clk_div_reg_n_0_[11]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.236 r  c0/clk_div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.236    c0/clk_div_reg[8]_i_1_n_4
    SLICE_X3Y12          FDRE                                         r  c0/clk_div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.953     2.438    c0/clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  c0/clk_div_reg[11]/C
                         clock pessimism             -0.478     1.960    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.071     2.031    c0/clk_div_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 c0/clk_div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/clk_div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.168%)  route 0.099ns (35.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.715     1.961    c0/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  c0/clk_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.100     2.061 r  c0/clk_div_reg[3]/Q
                         net (fo=1, routed)           0.099     2.160    c0/clk_div_reg_n_0_[3]
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.237 r  c0/clk_div_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.237    c0/clk_div_reg[0]_i_1_n_4
    SLICE_X3Y10          FDRE                                         r  c0/clk_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.955     2.440    c0/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  c0/clk_div_reg[3]/C
                         clock pessimism             -0.479     1.961    
    SLICE_X3Y10          FDRE (Hold_fdre_C_D)         0.071     2.032    c0/clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 c0/clk_div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/clk_div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.168%)  route 0.099ns (35.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.715     1.961    c0/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  c0/clk_div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.100     2.061 r  c0/clk_div_reg[7]/Q
                         net (fo=1, routed)           0.099     2.160    c0/clk_div_reg_n_0_[7]
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.237 r  c0/clk_div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.237    c0/clk_div_reg[4]_i_1_n_4
    SLICE_X3Y11          FDRE                                         r  c0/clk_div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.955     2.440    c0/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  c0/clk_div_reg[7]/C
                         clock pessimism             -0.479     1.961    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.071     2.032    c0/clk_div_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 c0/clk_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/clk_div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.168%)  route 0.099ns (35.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.713     1.959    c0/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  c0/clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.100     2.059 r  c0/clk_div_reg[15]/Q
                         net (fo=1, routed)           0.099     2.158    c0/clk_div_reg_n_0_[15]
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.235 r  c0/clk_div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.235    c0/clk_div_reg[12]_i_1_n_4
    SLICE_X3Y13          FDRE                                         r  c0/clk_div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.952     2.437    c0/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  c0/clk_div_reg[15]/C
                         clock pessimism             -0.478     1.959    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.071     2.030    c0/clk_div_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 c0/clk_div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/clk_div_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.183ns (64.931%)  route 0.099ns (35.069%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.715     1.961    c0/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  c0/clk_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.100     2.061 r  c0/clk_div_reg[4]/Q
                         net (fo=1, routed)           0.099     2.160    c0/clk_div_reg_n_0_[4]
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.243 r  c0/clk_div_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.243    c0/clk_div_reg[4]_i_1_n_7
    SLICE_X3Y11          FDRE                                         r  c0/clk_div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.955     2.440    c0/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  c0/clk_div_reg[4]/C
                         clock pessimism             -0.479     1.961    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.071     2.032    c0/clk_div_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 c0/clk_div_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/clk_div_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.183ns (64.931%)  route 0.099ns (35.069%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.714     1.960    c0/clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  c0/clk_div_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.100     2.060 r  c0/clk_div_reg[8]/Q
                         net (fo=1, routed)           0.099     2.159    c0/clk_div_reg_n_0_[8]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.242 r  c0/clk_div_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.242    c0/clk_div_reg[8]_i_1_n_7
    SLICE_X3Y12          FDRE                                         r  c0/clk_div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.953     2.438    c0/clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  c0/clk_div_reg[8]/C
                         clock pessimism             -0.478     1.960    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.071     2.031    c0/clk_div_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 c0/clk_div_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/clk_div_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.183ns (64.931%)  route 0.099ns (35.069%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.713     1.959    c0/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  c0/clk_div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.100     2.059 r  c0/clk_div_reg[12]/Q
                         net (fo=1, routed)           0.099     2.158    c0/clk_div_reg_n_0_[12]
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.241 r  c0/clk_div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.241    c0/clk_div_reg[12]_i_1_n_7
    SLICE_X3Y13          FDRE                                         r  c0/clk_div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.952     2.437    c0/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  c0/clk_div_reg[12]/C
                         clock pessimism             -0.478     1.959    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.071     2.030    c0/clk_div_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 c0/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/clk_div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.183ns (64.931%)  route 0.099ns (35.069%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.713     1.959    c0/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  c0/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.100     2.059 r  c0/clk_div_reg[16]/Q
                         net (fo=1, routed)           0.099     2.158    c0/clk_div_reg_n_0_[16]
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.241 r  c0/clk_div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.241    c0/clk_div_reg[16]_i_1_n_7
    SLICE_X3Y14          FDRE                                         r  c0/clk_div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.952     2.437    c0/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  c0/clk_div_reg[16]/C
                         clock pessimism             -0.478     1.959    
    SLICE_X3Y14          FDRE (Hold_fdre_C_D)         0.071     2.030    c0/clk_div_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X5Y17    RegA/OUT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X4Y14    m0/old_btn_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X5Y17    RegA/OUT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X4Y17    RegA/OUT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X4Y17    RegA/OUT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X3Y10    c0/clk_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X3Y12    c0/clk_div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X3Y12    c0/clk_div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X3Y13    c0/clk_div_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X5Y17    RegA/OUT_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X5Y17    RegA/OUT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X4Y14    m0/old_btn_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X4Y14    m0/old_btn_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y17    RegA/OUT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y17    RegA/OUT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y17    RegA/OUT_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y17    RegA/OUT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y17    RegA/OUT_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y17    RegA/OUT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y17    RegA/OUT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y17    RegA/OUT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y17    RegA/OUT_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y17    RegA/OUT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y17    RegA/OUT_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y17    RegA/OUT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y17    RegA/OUT_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y17    RegA/OUT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y10    c0/clk_div_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y10    c0/clk_div_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.101ns  (logic 4.517ns (37.326%)  route 7.584ns (62.674%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.876     0.876 r  SW_IBUF[0]_inst/O
                         net (fo=4, routed)           4.893     5.769    RegA/SW_IBUF[0]
    SLICE_X4Y17          LUT5 (Prop_lut5_I2_O)        0.053     5.822 f  RegA/OUT[3]_i_2/O
                         net (fo=2, routed)           0.561     6.383    RegA/A1[3]
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.053     6.436 f  RegA/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.735     7.171    c0/s8[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I2_O)        0.068     7.239 r  c0/SEGMENT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.395     8.634    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         3.467    12.101 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.101    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEGMENT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.000ns  (logic 4.408ns (36.736%)  route 7.592ns (63.264%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.876     0.876 r  SW_IBUF[0]_inst/O
                         net (fo=4, routed)           4.893     5.769    RegA/SW_IBUF[0]
    SLICE_X4Y17          LUT5 (Prop_lut5_I2_O)        0.053     5.822 r  RegA/OUT[3]_i_2/O
                         net (fo=2, routed)           0.561     6.383    RegA/A1[3]
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.053     6.436 r  RegA/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.739     7.175    RegA/s8[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I3_O)        0.053     7.228 r  RegA/SEGMENT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.398     8.627    SEGMENT_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         3.373    12.000 r  SEGMENT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.000    SEGMENT[6]
    AC23                                                              r  SEGMENT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.988ns  (logic 4.667ns (38.928%)  route 7.321ns (61.072%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.876     0.876 r  SW_IBUF[0]_inst/O
                         net (fo=4, routed)           4.893     5.769    RegA/SW_IBUF[0]
    SLICE_X4Y17          LUT4 (Prop_lut4_I3_O)        0.063     5.832 r  RegA/OUT[2]_i_1/O
                         net (fo=2, routed)           0.307     6.139    RegA/A1[2]
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.177     6.316 r  RegA/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.834     7.150    c0/s8[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.062     7.212 r  c0/SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.287     8.499    SEGMENT_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         3.488    11.988 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.988    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.981ns  (logic 4.544ns (37.927%)  route 7.437ns (62.073%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.876     0.876 r  SW_IBUF[0]_inst/O
                         net (fo=4, routed)           4.893     5.769    RegA/SW_IBUF[0]
    SLICE_X4Y17          LUT5 (Prop_lut5_I2_O)        0.053     5.822 r  RegA/OUT[3]_i_2/O
                         net (fo=2, routed)           0.561     6.383    RegA/A1[3]
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.053     6.436 r  RegA/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.739     7.175    RegA/s8[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I0_O)        0.063     7.238 r  RegA/SEGMENT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.244     8.482    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         3.499    11.981 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.981    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.889ns  (logic 4.518ns (38.002%)  route 7.371ns (61.998%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.876     0.876 r  SW_IBUF[0]_inst/O
                         net (fo=4, routed)           4.893     5.769    RegA/SW_IBUF[0]
    SLICE_X4Y17          LUT4 (Prop_lut4_I3_O)        0.063     5.832 r  RegA/OUT[2]_i_1/O
                         net (fo=2, routed)           0.307     6.139    RegA/A1[2]
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.177     6.316 r  RegA/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.834     7.150    c0/s8[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I2_O)        0.053     7.203 r  c0/SEGMENT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.337     8.540    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         3.349    11.889 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.889    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.853ns  (logic 4.394ns (37.071%)  route 7.459ns (62.929%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.876     0.876 r  SW_IBUF[0]_inst/O
                         net (fo=4, routed)           4.893     5.769    RegA/SW_IBUF[0]
    SLICE_X4Y17          LUT5 (Prop_lut5_I2_O)        0.053     5.822 r  RegA/OUT[3]_i_2/O
                         net (fo=2, routed)           0.561     6.383    RegA/A1[3]
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.053     6.436 r  RegA/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.735     7.171    c0/s8[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I2_O)        0.053     7.224 r  c0/SEGMENT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.270     8.494    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.359    11.853 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.853    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.675ns  (logic 4.412ns (37.790%)  route 7.263ns (62.210%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.876     0.876 r  SW_IBUF[0]_inst/O
                         net (fo=4, routed)           4.893     5.769    RegA/SW_IBUF[0]
    SLICE_X4Y17          LUT5 (Prop_lut5_I2_O)        0.053     5.822 r  RegA/OUT[3]_i_2/O
                         net (fo=2, routed)           0.561     6.383    RegA/A1[3]
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.053     6.436 r  RegA/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.571     7.008    RegA/s8[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I0_O)        0.053     7.061 r  RegA/SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.237     8.298    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         3.377    11.675 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.675    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            m0/p0/pbreg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.547ns  (logic 1.014ns (18.278%)  route 4.533ns (81.722%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    V18                  IBUF (Prop_ibuf_I_O)         0.722     0.722 r  BTN_IBUF[3]_inst/O
                         net (fo=3, routed)           3.878     4.599    m0/p0/D[0]
    SLICE_X4Y14          LUT4 (Prop_lut4_I2_O)        0.070     4.669 r  m0/p0/pbreg_i_4/O
                         net (fo=1, routed)           0.205     4.874    m0/p0/pbreg_i_4_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I1_O)        0.169     5.043 r  m0/p0/pbreg_i_2/O
                         net (fo=1, routed)           0.451     5.494    m0/p0/pbreg_i_2_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.053     5.547 r  m0/p0/pbreg_i_1/O
                         net (fo=1, routed)           0.000     5.547    m0/p0/pbreg_i_1_n_0
    SLICE_X5Y14          FDRE                                         r  m0/p0/pbreg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            m0/p0/pbshift_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.398ns  (logic 0.722ns (16.411%)  route 3.677ns (83.589%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    V18                  IBUF (Prop_ibuf_I_O)         0.722     0.722 r  BTN_IBUF[3]_inst/O
                         net (fo=3, routed)           3.677     4.398    m0/p0/D[0]
    SLICE_X5Y14          FDRE                                         r  m0/p0/pbshift_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/p0/pbshift_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m0/p0/pbshift_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.729ns  (logic 0.269ns (36.883%)  route 0.460ns (63.117%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE                         0.000     0.000 r  m0/p0/pbshift_reg[1]/C
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  m0/p0/pbshift_reg[1]/Q
                         net (fo=3, routed)           0.460     0.729    m0/p0/sel0[2]
    SLICE_X5Y14          FDRE                                         r  m0/p0/pbshift_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m0/p0/pbshift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m0/p0/pbshift_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.153ns  (logic 0.091ns (59.529%)  route 0.062ns (40.471%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE                         0.000     0.000 r  m0/p0/pbshift_reg[0]/C
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.091     0.091 r  m0/p0/pbshift_reg[0]/Q
                         net (fo=3, routed)           0.062     0.153    m0/p0/sel0[1]
    SLICE_X5Y14          FDRE                                         r  m0/p0/pbshift_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/p0/pbshift_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m0/p0/pbshift_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.100ns (46.155%)  route 0.117ns (53.845%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE                         0.000     0.000 r  m0/p0/pbshift_reg[2]/C
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m0/p0/pbshift_reg[2]/Q
                         net (fo=3, routed)           0.117     0.217    m0/p0/sel0[3]
    SLICE_X5Y14          FDRE                                         r  m0/p0/pbshift_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/p0/pbshift_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m0/p0/pbshift_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.091ns (41.518%)  route 0.128ns (58.482%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE                         0.000     0.000 r  m0/p0/pbshift_reg[4]/C
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.091     0.091 r  m0/p0/pbshift_reg[4]/Q
                         net (fo=3, routed)           0.128     0.219    m0/p0/sel0[5]
    SLICE_X5Y14          FDRE                                         r  m0/p0/pbshift_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/p0/pbshift_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m0/p0/pbreg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.780%)  route 0.129ns (50.220%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE                         0.000     0.000 r  m0/p0/pbshift_reg[3]/C
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m0/p0/pbshift_reg[3]/Q
                         net (fo=3, routed)           0.129     0.229    m0/p0/sel0[4]
    SLICE_X5Y14          LUT6 (Prop_lut6_I4_O)        0.028     0.257 r  m0/p0/pbreg_i_1/O
                         net (fo=1, routed)           0.000     0.257    m0/p0/pbreg_i_1_n_0
    SLICE_X5Y14          FDRE                                         r  m0/p0/pbreg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/p0/pbshift_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m0/p0/pbshift_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.091ns (35.360%)  route 0.166ns (64.640%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE                         0.000     0.000 r  m0/p0/pbshift_reg[5]/C
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.091     0.091 r  m0/p0/pbshift_reg[5]/Q
                         net (fo=3, routed)           0.166     0.257    m0/p0/sel0[6]
    SLICE_X5Y14          FDRE                                         r  m0/p0/pbshift_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/p0/pbshift_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m0/p0/pbshift_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.100ns (36.967%)  route 0.171ns (63.033%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE                         0.000     0.000 r  m0/p0/pbshift_reg[3]/C
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m0/p0/pbshift_reg[3]/Q
                         net (fo=3, routed)           0.171     0.271    m0/p0/sel0[4]
    SLICE_X5Y14          FDRE                                         r  m0/p0/pbshift_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/p0/pbshift_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m0/p0/pbshift_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.100ns (32.644%)  route 0.206ns (67.356%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE                         0.000     0.000 r  m0/p0/pbshift_reg[1]/C
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m0/p0/pbshift_reg[1]/Q
                         net (fo=3, routed)           0.206     0.306    m0/p0/sel0[2]
    SLICE_X5Y14          FDRE                                         r  m0/p0/pbshift_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            m0/p0/pbshift_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.884ns  (logic 0.123ns (6.507%)  route 1.762ns (93.493%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    V18                  IBUF (Prop_ibuf_I_O)         0.123     0.123 r  BTN_IBUF[3]_inst/O
                         net (fo=3, routed)           1.762     1.884    m0/p0/D[0]
    SLICE_X5Y14          FDRE                                         r  m0/p0/pbshift_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.507ns  (logic 1.546ns (44.077%)  route 1.961ns (55.923%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.127     0.127 f  SW_IBUF[15]_inst/O
                         net (fo=7, routed)           1.412     1.539    RegA/SW_IBUF[1]
    SLICE_X4Y17          LUT5 (Prop_lut5_I3_O)        0.028     1.567 r  RegA/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.195     1.762    c0/s8[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I3_O)        0.028     1.790 r  c0/SEGMENT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.354     2.144    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         1.363     3.507 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.507    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.538ns  (logic 1.573ns (44.472%)  route 1.965ns (55.528%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.127     0.127 f  SW_IBUF[15]_inst/O
                         net (fo=7, routed)           1.412     1.539    RegA/SW_IBUF[1]
    SLICE_X4Y17          LUT5 (Prop_lut5_I3_O)        0.028     1.567 r  RegA/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.245     1.812    RegA/s8[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I0_O)        0.028     1.840 r  RegA/SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.307     2.147    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         1.391     3.538 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.538    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100MHZ
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RegA/OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.155ns  (logic 3.992ns (55.790%)  route 3.163ns (44.210%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.895     5.324    RegA/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  RegA/OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.246     5.570 r  RegA/OUT_reg[1]/Q
                         net (fo=4, routed)           0.472     6.043    RegA/OUT_reg[1]_0[1]
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.158     6.201 f  RegA/OUT[3]_i_2/O
                         net (fo=2, routed)           0.561     6.762    RegA/A1[3]
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.053     6.815 f  RegA/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.735     7.550    c0/s8[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I2_O)        0.068     7.618 r  c0/SEGMENT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.395     9.012    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         3.467    12.479 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.479    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegA/OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.054ns  (logic 3.883ns (55.049%)  route 3.171ns (44.951%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.895     5.324    RegA/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  RegA/OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.246     5.570 r  RegA/OUT_reg[1]/Q
                         net (fo=4, routed)           0.472     6.043    RegA/OUT_reg[1]_0[1]
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.158     6.201 r  RegA/OUT[3]_i_2/O
                         net (fo=2, routed)           0.561     6.762    RegA/A1[3]
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.053     6.815 r  RegA/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.739     7.554    RegA/s8[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I3_O)        0.053     7.607 r  RegA/SEGMENT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.398     9.005    SEGMENT_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         3.373    12.378 r  SEGMENT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.378    SEGMENT[6]
    AC23                                                              r  SEGMENT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegA/OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.044ns  (logic 4.143ns (58.825%)  route 2.900ns (41.175%))
  Logic Levels:           4  (LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.895     5.324    RegA/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  RegA/OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.246     5.570 r  RegA/OUT_reg[1]/Q
                         net (fo=4, routed)           0.472     6.043    RegA/OUT_reg[1]_0[1]
    SLICE_X4Y17          LUT4 (Prop_lut4_I1_O)        0.170     6.213 r  RegA/OUT[2]_i_1/O
                         net (fo=2, routed)           0.307     6.519    RegA/A1[2]
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.177     6.696 r  RegA/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.834     7.530    c0/s8[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.062     7.592 r  c0/SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.287     8.879    SEGMENT_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         3.488    12.368 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.368    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegA/OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.036ns  (logic 4.019ns (57.126%)  route 3.016ns (42.874%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.895     5.324    RegA/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  RegA/OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.246     5.570 r  RegA/OUT_reg[1]/Q
                         net (fo=4, routed)           0.472     6.043    RegA/OUT_reg[1]_0[1]
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.158     6.201 r  RegA/OUT[3]_i_2/O
                         net (fo=2, routed)           0.561     6.762    RegA/A1[3]
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.053     6.815 r  RegA/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.739     7.554    RegA/s8[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I0_O)        0.063     7.617 r  RegA/SEGMENT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.244     8.861    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         3.499    12.360 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.360    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegA/OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.945ns  (logic 3.995ns (57.523%)  route 2.950ns (42.477%))
  Logic Levels:           4  (LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.895     5.324    RegA/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  RegA/OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.246     5.570 r  RegA/OUT_reg[1]/Q
                         net (fo=4, routed)           0.472     6.043    RegA/OUT_reg[1]_0[1]
    SLICE_X4Y17          LUT4 (Prop_lut4_I1_O)        0.170     6.213 r  RegA/OUT[2]_i_1/O
                         net (fo=2, routed)           0.307     6.519    RegA/A1[2]
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.177     6.696 r  RegA/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.834     7.530    c0/s8[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I2_O)        0.053     7.583 r  c0/SEGMENT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.337     8.920    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         3.349    12.269 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.269    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegA/OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.907ns  (logic 3.869ns (56.015%)  route 3.038ns (43.985%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.895     5.324    RegA/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  RegA/OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.246     5.570 r  RegA/OUT_reg[1]/Q
                         net (fo=4, routed)           0.472     6.043    RegA/OUT_reg[1]_0[1]
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.158     6.201 r  RegA/OUT[3]_i_2/O
                         net (fo=2, routed)           0.561     6.762    RegA/A1[3]
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.053     6.815 r  RegA/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.735     7.550    c0/s8[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I2_O)        0.053     7.603 r  c0/SEGMENT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.270     8.872    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.359    12.231 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.231    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegA/OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.729ns  (logic 3.887ns (57.763%)  route 2.842ns (42.237%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.895     5.324    RegA/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  RegA/OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.246     5.570 r  RegA/OUT_reg[1]/Q
                         net (fo=4, routed)           0.472     6.043    RegA/OUT_reg[1]_0[1]
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.158     6.201 r  RegA/OUT[3]_i_2/O
                         net (fo=2, routed)           0.561     6.762    RegA/A1[3]
    SLICE_X4Y17          LUT5 (Prop_lut5_I4_O)        0.053     6.815 r  RegA/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.571     7.386    RegA/s8[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I0_O)        0.053     7.439 r  RegA/SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.237     8.676    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         3.377    12.053 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.053    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.098ns  (logic 3.815ns (62.566%)  route 2.283ns (37.434%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.899     5.328    c0/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  c0/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.269     5.597 f  c0/clk_div_reg[18]/Q
                         net (fo=9, routed)           0.907     6.504    c0/clk_div__0[0]
    SLICE_X4Y17          LUT2 (Prop_lut2_I1_O)        0.068     6.572 r  c0/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.376     7.948    AN_OBUF[3]
    AC22                 OBUF (Prop_obuf_I_O)         3.478    11.426 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.426    AN[3]
    AC22                                                              r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.977ns  (logic 3.806ns (63.672%)  route 2.171ns (36.328%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.899     5.328    c0/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  c0/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.269     5.597 f  c0/clk_div_reg[18]/Q
                         net (fo=9, routed)           0.782     6.379    c0/clk_div__0[0]
    SLICE_X1Y17          LUT2 (Prop_lut2_I1_O)        0.064     6.443 r  c0/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.390     7.832    AN_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         3.473    11.305 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.305    AN[2]
    AB21                                                              r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.728ns  (logic 3.820ns (66.685%)  route 1.908ns (33.315%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.899     5.328    c0/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  c0/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.269     5.597 r  c0/clk_div_reg[18]/Q
                         net (fo=9, routed)           0.560     6.157    c0/clk_div__0[0]
    SLICE_X1Y14          LUT2 (Prop_lut2_I1_O)        0.064     6.221 r  c0/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.348     7.569    AN_OBUF[0]
    AD21                 OBUF (Prop_obuf_I_O)         3.487    11.056 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.056    AN[0]
    AD21                                                              r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c0/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.946ns  (logic 1.496ns (76.839%)  route 0.451ns (23.161%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.713     1.959    c0/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  c0/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.100     2.059 f  c0/clk_div_reg[17]/Q
                         net (fo=17, routed)          0.142     2.201    c0/clk_div[0]
    SLICE_X1Y14          LUT2 (Prop_lut2_I1_O)        0.028     2.229 r  c0/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.309     2.538    AN_OBUF[1]
    AC21                 OBUF (Prop_obuf_I_O)         1.368     3.905 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.905    AN[1]
    AC21                                                              r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.057ns  (logic 1.555ns (75.594%)  route 0.502ns (24.406%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.713     1.959    c0/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  c0/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.100     2.059 r  c0/clk_div_reg[17]/Q
                         net (fo=17, routed)          0.142     2.201    c0/clk_div[0]
    SLICE_X1Y14          LUT2 (Prop_lut2_I0_O)        0.030     2.231 r  c0/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.360     2.591    AN_OBUF[0]
    AD21                 OBUF (Prop_obuf_I_O)         1.425     4.015 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.015    AN[0]
    AD21                                                              r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegA/OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.125ns  (logic 1.558ns (73.319%)  route 0.567ns (26.681%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.710     1.956    RegA/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  RegA/OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.091     2.047 r  RegA/OUT_reg[1]/Q
                         net (fo=4, routed)           0.062     2.109    c0/SEGMENT_OBUF[2]_inst_i_1[1]
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.066     2.175 r  c0/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.186     2.361    c0/clk_div_reg[18]_0[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.028     2.389 r  c0/SEGMENT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.319     2.708    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         1.373     4.081 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.081    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegA/OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.576ns (73.934%)  route 0.556ns (26.066%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.710     1.956    RegA/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  RegA/OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.091     2.047 r  RegA/OUT_reg[1]/Q
                         net (fo=4, routed)           0.062     2.109    c0/SEGMENT_OBUF[2]_inst_i_1[1]
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.066     2.175 r  c0/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.186     2.361    RegA/SEGMENT[6][1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I3_O)        0.028     2.389 r  RegA/SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.307     2.696    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         1.391     4.087 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.087    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegA/OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.153ns  (logic 1.548ns (71.894%)  route 0.605ns (28.106%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.710     1.956    RegA/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  RegA/OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.091     2.047 r  RegA/OUT_reg[1]/Q
                         net (fo=4, routed)           0.062     2.109    c0/SEGMENT_OBUF[2]_inst_i_1[1]
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.066     2.175 r  c0/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.190     2.364    c0/clk_div_reg[18]_0[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I0_O)        0.028     2.392 r  c0/SEGMENT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.354     2.746    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         1.363     4.109 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.109    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegA/OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.193ns  (logic 1.624ns (74.073%)  route 0.568ns (25.927%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.710     1.956    RegA/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  RegA/OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.091     2.047 r  RegA/OUT_reg[1]/Q
                         net (fo=4, routed)           0.062     2.109    c0/SEGMENT_OBUF[2]_inst_i_1[1]
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.066     2.175 r  c0/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.191     2.365    RegA/SEGMENT[6][1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I2_O)        0.030     2.395 r  RegA/SEGMENT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.316     2.711    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         1.437     4.148 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.148    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegA/OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.207ns  (logic 1.616ns (73.243%)  route 0.591ns (26.757%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.710     1.956    RegA/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  RegA/OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.091     2.047 r  RegA/OUT_reg[1]/Q
                         net (fo=4, routed)           0.062     2.109    c0/SEGMENT_OBUF[2]_inst_i_1[1]
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.066     2.175 r  c0/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.190     2.364    c0/clk_div_reg[18]_0[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I2_O)        0.029     2.393 r  c0/SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.339     2.732    SEGMENT_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         1.430     4.163 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.163    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegA/OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.211ns  (logic 1.572ns (71.107%)  route 0.639ns (28.893%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.710     1.956    RegA/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  RegA/OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.091     2.047 r  RegA/OUT_reg[1]/Q
                         net (fo=4, routed)           0.062     2.109    c0/SEGMENT_OBUF[2]_inst_i_1[1]
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.066     2.175 r  c0/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.191     2.365    RegA/SEGMENT[6][1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I2_O)        0.028     2.393 r  RegA/SEGMENT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.386     2.780    SEGMENT_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         1.387     4.167 r  SEGMENT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.167    SEGMENT[6]
    AC23                                                              r  SEGMENT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.540ns (69.414%)  route 0.678ns (30.586%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.713     1.959    c0/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  c0/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.100     2.059 r  c0/clk_div_reg[17]/Q
                         net (fo=17, routed)          0.293     2.352    c0/clk_div[0]
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.029     2.381 r  c0/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.386     2.766    AN_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         1.411     4.177 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.177    AN[2]
    AB21                                                              r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegA/OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.232ns  (logic 1.596ns (71.499%)  route 0.636ns (28.501%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.710     1.956    RegA/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  RegA/OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.091     2.047 r  RegA/OUT_reg[1]/Q
                         net (fo=4, routed)           0.062     2.109    c0/SEGMENT_OBUF[2]_inst_i_1[1]
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.066     2.175 f  c0/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.186     2.361    c0/clk_div_reg[18]_0[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I0_O)        0.033     2.394 r  c0/SEGMENT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.388     2.782    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         1.406     4.188 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.188    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100MHZ

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            RegA/OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.323ns  (logic 0.929ns (14.693%)  route 5.394ns (85.307%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.876     0.876 r  SW_IBUF[0]_inst/O
                         net (fo=4, routed)           4.893     5.769    RegA/SW_IBUF[0]
    SLICE_X4Y17          LUT5 (Prop_lut5_I2_O)        0.053     5.822 r  RegA/OUT[3]_i_2/O
                         net (fo=2, routed)           0.501     6.323    RegA/A1[3]
    SLICE_X4Y17          FDRE                                         r  RegA/OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.785     4.965    RegA/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  RegA/OUT_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            RegA/OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.832ns  (logic 0.939ns (16.101%)  route 4.893ns (83.899%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.876     0.876 r  SW_IBUF[0]_inst/O
                         net (fo=4, routed)           4.893     5.769    RegA/SW_IBUF[0]
    SLICE_X4Y17          LUT4 (Prop_lut4_I3_O)        0.063     5.832 r  RegA/OUT[2]_i_1/O
                         net (fo=2, routed)           0.000     5.832    RegA/A1[2]
    SLICE_X4Y17          FDRE                                         r  RegA/OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.785     4.965    RegA/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  RegA/OUT_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            RegA/OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.457ns  (logic 0.932ns (17.081%)  route 4.525ns (82.919%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.876     0.876 r  SW_IBUF[0]_inst/O
                         net (fo=4, routed)           4.525     5.401    RegA/SW_IBUF[0]
    SLICE_X5Y17          LUT4 (Prop_lut4_I2_O)        0.056     5.457 r  RegA/OUT[1]_i_1/O
                         net (fo=1, routed)           0.000     5.457    RegA/OUT[1]_i_1_n_0
    SLICE_X5Y17          FDRE                                         r  RegA/OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.785     4.965    RegA/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  RegA/OUT_reg[1]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            RegA/OUT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.477ns  (logic 0.904ns (20.188%)  route 3.573ns (79.812%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.851     0.851 r  SW_IBUF[15]_inst/O
                         net (fo=7, routed)           3.122     3.973    RegA/SW_IBUF[1]
    SLICE_X4Y17          LUT2 (Prop_lut2_I0_O)        0.053     4.026 r  RegA/OUT[3]_i_1/O
                         net (fo=2, routed)           0.452     4.477    RegA/OUT[3]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  RegA/OUT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.785     4.965    RegA/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  RegA/OUT_reg[2]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            RegA/OUT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.477ns  (logic 0.904ns (20.188%)  route 3.573ns (79.812%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.851     0.851 r  SW_IBUF[15]_inst/O
                         net (fo=7, routed)           3.122     3.973    RegA/SW_IBUF[1]
    SLICE_X4Y17          LUT2 (Prop_lut2_I0_O)        0.053     4.026 r  RegA/OUT[3]_i_1/O
                         net (fo=2, routed)           0.452     4.477    RegA/OUT[3]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  RegA/OUT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.785     4.965    RegA/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  RegA/OUT_reg[3]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            RegA/OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.095ns  (logic 0.904ns (22.070%)  route 3.191ns (77.930%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.851     0.851 f  SW_IBUF[15]_inst/O
                         net (fo=7, routed)           3.191     4.042    RegA/SW_IBUF[1]
    SLICE_X5Y17          LUT2 (Prop_lut2_I0_O)        0.053     4.095 r  RegA/OUT[0]_i_1/O
                         net (fo=1, routed)           0.000     4.095    RegA/OUT[0]_i_1_n_0
    SLICE_X5Y17          FDRE                                         r  RegA/OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.785     4.965    RegA/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  RegA/OUT_reg[0]/C

Slack:                    inf
  Source:                 m0/p0/pbreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            m0/old_btn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.756ns  (logic 0.269ns (35.573%)  route 0.487ns (64.427%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE                         0.000     0.000 r  m0/p0/pbreg_reg/C
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  m0/p0/pbreg_reg/Q
                         net (fo=3, routed)           0.487     0.756    m0/btn_out
    SLICE_X4Y14          FDRE                                         r  m0/old_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.787     4.967    m0/clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  m0/old_btn_reg/C

Slack:                    inf
  Source:                 m0/p0/pbreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            m0/Load_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.544ns  (logic 0.322ns (59.216%)  route 0.222ns (40.784%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE                         0.000     0.000 r  m0/p0/pbreg_reg/C
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  m0/p0/pbreg_reg/Q
                         net (fo=3, routed)           0.222     0.491    m0/p0/btn_out
    SLICE_X4Y14          LUT2 (Prop_lut2_I0_O)        0.053     0.544 r  m0/p0/Load_out_i_1/O
                         net (fo=1, routed)           0.000     0.544    m0/p0_n_1
    SLICE_X4Y14          FDRE                                         r  m0/Load_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.787     4.967    m0/clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  m0/Load_out_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m0/p0/pbreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            m0/Load_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.522%)  route 0.107ns (45.478%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE                         0.000     0.000 r  m0/p0/pbreg_reg/C
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m0/p0/pbreg_reg/Q
                         net (fo=3, routed)           0.107     0.207    m0/p0/btn_out
    SLICE_X4Y14          LUT2 (Prop_lut2_I0_O)        0.028     0.235 r  m0/p0/Load_out_i_1/O
                         net (fo=1, routed)           0.000     0.235    m0/p0_n_1
    SLICE_X4Y14          FDRE                                         r  m0/Load_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.951     2.436    m0/clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  m0/Load_out_reg/C

Slack:                    inf
  Source:                 m0/p0/pbreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            m0/old_btn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.100ns (31.230%)  route 0.220ns (68.770%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE                         0.000     0.000 r  m0/p0/pbreg_reg/C
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m0/p0/pbreg_reg/Q
                         net (fo=3, routed)           0.220     0.320    m0/btn_out
    SLICE_X4Y14          FDRE                                         r  m0/old_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.951     2.436    m0/clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  m0/old_btn_reg/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            RegA/OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.646ns  (logic 0.155ns (9.391%)  route 1.491ns (90.609%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.127     0.127 f  SW_IBUF[15]_inst/O
                         net (fo=7, routed)           1.491     1.618    RegA/SW_IBUF[1]
    SLICE_X5Y17          LUT2 (Prop_lut2_I0_O)        0.028     1.646 r  RegA/OUT[0]_i_1/O
                         net (fo=1, routed)           0.000     1.646    RegA/OUT[0]_i_1_n_0
    SLICE_X5Y17          FDRE                                         r  RegA/OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.948     2.433    RegA/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  RegA/OUT_reg[0]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            RegA/OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.648ns  (logic 0.157ns (9.501%)  route 1.491ns (90.499%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.127     0.127 f  SW_IBUF[15]_inst/O
                         net (fo=7, routed)           1.491     1.618    RegA/SW_IBUF[1]
    SLICE_X5Y17          LUT4 (Prop_lut4_I0_O)        0.030     1.648 r  RegA/OUT[1]_i_1/O
                         net (fo=1, routed)           0.000     1.648    RegA/OUT[1]_i_1_n_0
    SLICE_X5Y17          FDRE                                         r  RegA/OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.948     2.433    RegA/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  RegA/OUT_reg[1]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            RegA/OUT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.770ns  (logic 0.155ns (8.734%)  route 1.615ns (91.266%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.127     0.127 r  SW_IBUF[15]_inst/O
                         net (fo=7, routed)           1.456     1.582    RegA/SW_IBUF[1]
    SLICE_X4Y17          LUT2 (Prop_lut2_I0_O)        0.028     1.610 r  RegA/OUT[3]_i_1/O
                         net (fo=2, routed)           0.160     1.770    RegA/OUT[3]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  RegA/OUT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.948     2.433    RegA/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  RegA/OUT_reg[2]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            RegA/OUT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.770ns  (logic 0.155ns (8.734%)  route 1.615ns (91.266%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.127     0.127 r  SW_IBUF[15]_inst/O
                         net (fo=7, routed)           1.456     1.582    RegA/SW_IBUF[1]
    SLICE_X4Y17          LUT2 (Prop_lut2_I0_O)        0.028     1.610 r  RegA/OUT[3]_i_1/O
                         net (fo=2, routed)           0.160     1.770    RegA/OUT[3]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  RegA/OUT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.948     2.433    RegA/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  RegA/OUT_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            RegA/OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.559ns  (logic 0.183ns (7.135%)  route 2.376ns (92.865%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  SW_IBUF[0]_inst/O
                         net (fo=4, routed)           2.376     2.528    RegA/SW_IBUF[0]
    SLICE_X4Y17          LUT4 (Prop_lut4_I3_O)        0.031     2.559 r  RegA/OUT[2]_i_1/O
                         net (fo=2, routed)           0.000     2.559    RegA/A1[2]
    SLICE_X4Y17          FDRE                                         r  RegA/OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.948     2.433    RegA/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  RegA/OUT_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            RegA/OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.771ns  (logic 0.180ns (6.481%)  route 2.591ns (93.519%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  SW_IBUF[0]_inst/O
                         net (fo=4, routed)           2.376     2.528    RegA/SW_IBUF[0]
    SLICE_X4Y17          LUT5 (Prop_lut5_I2_O)        0.028     2.556 r  RegA/OUT[3]_i_2/O
                         net (fo=2, routed)           0.215     2.771    RegA/A1[3]
    SLICE_X4Y17          FDRE                                         r  RegA/OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.948     2.433    RegA/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  RegA/OUT_reg[3]/C





