/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* A0 */
#define A0__0__DR CYREG_GPIO_PRT2_DR
#define A0__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define A0__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define A0__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define A0__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define A0__0__HSIOM_MASK 0x0000000Fu
#define A0__0__HSIOM_SHIFT 0u
#define A0__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define A0__0__INTR CYREG_GPIO_PRT2_INTR
#define A0__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define A0__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define A0__0__MASK 0x01u
#define A0__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define A0__0__OUT_SEL_SHIFT 0u
#define A0__0__OUT_SEL_VAL 2u
#define A0__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define A0__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define A0__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define A0__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define A0__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define A0__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define A0__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define A0__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define A0__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define A0__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define A0__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define A0__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define A0__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define A0__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define A0__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define A0__0__PC CYREG_GPIO_PRT2_PC
#define A0__0__PC2 CYREG_GPIO_PRT2_PC2
#define A0__0__PORT 2u
#define A0__0__PS CYREG_GPIO_PRT2_PS
#define A0__0__SHIFT 0u
#define A0__DR CYREG_GPIO_PRT2_DR
#define A0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define A0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define A0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define A0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define A0__INTR CYREG_GPIO_PRT2_INTR
#define A0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define A0__INTSTAT CYREG_GPIO_PRT2_INTR
#define A0__MASK 0x01u
#define A0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define A0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define A0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define A0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define A0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define A0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define A0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define A0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define A0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define A0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define A0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define A0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define A0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define A0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define A0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define A0__PC CYREG_GPIO_PRT2_PC
#define A0__PC2 CYREG_GPIO_PRT2_PC2
#define A0__PORT 2u
#define A0__PS CYREG_GPIO_PRT2_PS
#define A0__SHIFT 0u

/* ADC */
#define ADC_cy_psoc4_sar__CLOCK_DIV_ID 0x00000041u
#define ADC_cy_psoc4_sar__SAR_ANA_TRIM CYREG_SAR_ANA_TRIM
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_cy_psoc4_sar__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_cy_psoc4_sar__SAR_DFT_CTRL CYREG_SAR_DFT_CTRL
#define ADC_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_cy_psoc4_sar__SAR_PUMP_CTRL CYREG_SAR_PUMP_CTRL
#define ADC_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR CYREG_SAR_RANGE_INTR
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR CYREG_SAR_SATURATE_INTR
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS
#define ADC_cy_psoc4_sar__SAR_WOUNDING CYREG_SAR_WOUNDING
#define ADC_intClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL6
#define ADC_intClock__DIV_ID 0x00000041u
#define ADC_intClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define ADC_intClock__PA_DIV_ID 0x000000FFu
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_IRQ__INTC_MASK 0x8000u
#define ADC_IRQ__INTC_NUMBER 15u
#define ADC_IRQ__INTC_PRIOR_MASK 0xC0000000u
#define ADC_IRQ__INTC_PRIOR_NUM 3u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define ADC_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Clock_PWM */
#define Clock_PWM__CTRL_REGISTER CYREG_PERI_PCLK_CTL10
#define Clock_PWM__DIV_ID 0x00000040u
#define Clock_PWM__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define Clock_PWM__PA_DIV_ID 0x000000FFu

/* PWM_B */
#define PWM_B_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define PWM_B_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define PWM_B_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define PWM_B_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define PWM_B_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define PWM_B_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define PWM_B_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define PWM_B_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define PWM_B_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define PWM_B_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define PWM_B_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1u
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9u
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25u
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17u
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1u
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1u
#define PWM_B_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define PWM_B_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define PWM_B_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define PWM_B_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* PWM_G */
#define PWM_G_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT3_CC
#define PWM_G_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT3_CC_BUFF
#define PWM_G_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT3_COUNTER
#define PWM_G_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT3_CTRL
#define PWM_G_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT3_INTR
#define PWM_G_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT3_INTR_MASK
#define PWM_G_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT3_INTR_MASKED
#define PWM_G_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT3_INTR_SET
#define PWM_G_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT3_PERIOD
#define PWM_G_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT3_PERIOD_BUFF
#define PWM_G_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT3_STATUS
#define PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x08u
#define PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 3u
#define PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x800u
#define PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 11u
#define PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x8000000u
#define PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 27u
#define PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x80000u
#define PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 19u
#define PWM_G_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_G_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x08u
#define PWM_G_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 3u
#define PWM_G_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_G_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x08u
#define PWM_G_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 3u
#define PWM_G_cy_m0s8_tcpwm_1__TCPWM_NUMBER 3u
#define PWM_G_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT3_TR_CTRL0
#define PWM_G_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT3_TR_CTRL1
#define PWM_G_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT3_TR_CTRL2

/* PWM_R */
#define PWM_R_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define PWM_R_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define PWM_R_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define PWM_R_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define PWM_R_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define PWM_R_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define PWM_R_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define PWM_R_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define PWM_R_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define PWM_R_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define PWM_R_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define PWM_R_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_R_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define PWM_R_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define PWM_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define PWM_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define PWM_R_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define PWM_R_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define PWM_R_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define PWM_R_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* Pin_BlueLED */
#define Pin_BlueLED__0__DR CYREG_GPIO_PRT3_DR
#define Pin_BlueLED__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_BlueLED__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_BlueLED__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_BlueLED__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Pin_BlueLED__0__HSIOM_MASK 0xF0000000u
#define Pin_BlueLED__0__HSIOM_SHIFT 28u
#define Pin_BlueLED__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_BlueLED__0__INTR CYREG_GPIO_PRT3_INTR
#define Pin_BlueLED__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_BlueLED__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_BlueLED__0__MASK 0x80u
#define Pin_BlueLED__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define Pin_BlueLED__0__OUT_SEL_SHIFT 14u
#define Pin_BlueLED__0__OUT_SEL_VAL 3u
#define Pin_BlueLED__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_BlueLED__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_BlueLED__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_BlueLED__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_BlueLED__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_BlueLED__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_BlueLED__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_BlueLED__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_BlueLED__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_BlueLED__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_BlueLED__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_BlueLED__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_BlueLED__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_BlueLED__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_BlueLED__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_BlueLED__0__PC CYREG_GPIO_PRT3_PC
#define Pin_BlueLED__0__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_BlueLED__0__PORT 3u
#define Pin_BlueLED__0__PS CYREG_GPIO_PRT3_PS
#define Pin_BlueLED__0__SHIFT 7u
#define Pin_BlueLED__DR CYREG_GPIO_PRT3_DR
#define Pin_BlueLED__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_BlueLED__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_BlueLED__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_BlueLED__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_BlueLED__INTR CYREG_GPIO_PRT3_INTR
#define Pin_BlueLED__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_BlueLED__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_BlueLED__MASK 0x80u
#define Pin_BlueLED__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_BlueLED__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_BlueLED__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_BlueLED__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_BlueLED__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_BlueLED__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_BlueLED__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_BlueLED__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_BlueLED__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_BlueLED__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_BlueLED__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_BlueLED__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_BlueLED__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_BlueLED__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_BlueLED__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_BlueLED__PC CYREG_GPIO_PRT3_PC
#define Pin_BlueLED__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_BlueLED__PORT 3u
#define Pin_BlueLED__PS CYREG_GPIO_PRT3_PS
#define Pin_BlueLED__SHIFT 7u

/* Pin_GreenLED */
#define Pin_GreenLED__0__DR CYREG_GPIO_PRT3_DR
#define Pin_GreenLED__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_GreenLED__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_GreenLED__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_GreenLED__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Pin_GreenLED__0__HSIOM_MASK 0x0F000000u
#define Pin_GreenLED__0__HSIOM_SHIFT 24u
#define Pin_GreenLED__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_GreenLED__0__INTR CYREG_GPIO_PRT3_INTR
#define Pin_GreenLED__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_GreenLED__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_GreenLED__0__MASK 0x40u
#define Pin_GreenLED__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define Pin_GreenLED__0__OUT_SEL_SHIFT 12u
#define Pin_GreenLED__0__OUT_SEL_VAL -1u
#define Pin_GreenLED__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_GreenLED__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_GreenLED__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_GreenLED__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_GreenLED__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_GreenLED__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_GreenLED__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_GreenLED__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_GreenLED__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_GreenLED__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_GreenLED__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_GreenLED__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_GreenLED__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_GreenLED__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_GreenLED__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_GreenLED__0__PC CYREG_GPIO_PRT3_PC
#define Pin_GreenLED__0__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_GreenLED__0__PORT 3u
#define Pin_GreenLED__0__PS CYREG_GPIO_PRT3_PS
#define Pin_GreenLED__0__SHIFT 6u
#define Pin_GreenLED__DR CYREG_GPIO_PRT3_DR
#define Pin_GreenLED__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_GreenLED__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_GreenLED__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_GreenLED__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_GreenLED__INTR CYREG_GPIO_PRT3_INTR
#define Pin_GreenLED__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_GreenLED__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_GreenLED__MASK 0x40u
#define Pin_GreenLED__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_GreenLED__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_GreenLED__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_GreenLED__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_GreenLED__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_GreenLED__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_GreenLED__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_GreenLED__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_GreenLED__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_GreenLED__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_GreenLED__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_GreenLED__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_GreenLED__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_GreenLED__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_GreenLED__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_GreenLED__PC CYREG_GPIO_PRT3_PC
#define Pin_GreenLED__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_GreenLED__PORT 3u
#define Pin_GreenLED__PS CYREG_GPIO_PRT3_PS
#define Pin_GreenLED__SHIFT 6u

/* Pin_RedLED */
#define Pin_RedLED__0__DR CYREG_GPIO_PRT2_DR
#define Pin_RedLED__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Pin_RedLED__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Pin_RedLED__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Pin_RedLED__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Pin_RedLED__0__HSIOM_MASK 0x0F000000u
#define Pin_RedLED__0__HSIOM_SHIFT 24u
#define Pin_RedLED__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_RedLED__0__INTR CYREG_GPIO_PRT2_INTR
#define Pin_RedLED__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_RedLED__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Pin_RedLED__0__MASK 0x40u
#define Pin_RedLED__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define Pin_RedLED__0__OUT_SEL_SHIFT 12u
#define Pin_RedLED__0__OUT_SEL_VAL 1u
#define Pin_RedLED__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_RedLED__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_RedLED__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_RedLED__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_RedLED__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_RedLED__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_RedLED__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_RedLED__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_RedLED__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_RedLED__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_RedLED__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_RedLED__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_RedLED__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_RedLED__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_RedLED__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_RedLED__0__PC CYREG_GPIO_PRT2_PC
#define Pin_RedLED__0__PC2 CYREG_GPIO_PRT2_PC2
#define Pin_RedLED__0__PORT 2u
#define Pin_RedLED__0__PS CYREG_GPIO_PRT2_PS
#define Pin_RedLED__0__SHIFT 6u
#define Pin_RedLED__DR CYREG_GPIO_PRT2_DR
#define Pin_RedLED__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Pin_RedLED__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Pin_RedLED__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Pin_RedLED__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_RedLED__INTR CYREG_GPIO_PRT2_INTR
#define Pin_RedLED__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_RedLED__INTSTAT CYREG_GPIO_PRT2_INTR
#define Pin_RedLED__MASK 0x40u
#define Pin_RedLED__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_RedLED__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_RedLED__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_RedLED__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_RedLED__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_RedLED__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_RedLED__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_RedLED__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_RedLED__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_RedLED__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_RedLED__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_RedLED__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_RedLED__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_RedLED__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_RedLED__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_RedLED__PC CYREG_GPIO_PRT2_PC
#define Pin_RedLED__PC2 CYREG_GPIO_PRT2_PC2
#define Pin_RedLED__PORT 2u
#define Pin_RedLED__PS CYREG_GPIO_PRT2_PS
#define Pin_RedLED__SHIFT 6u

/* Rx_1 */
#define Rx_1__0__DR CYREG_GPIO_PRT0_DR
#define Rx_1__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Rx_1__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Rx_1__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Rx_1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Rx_1__0__HSIOM_MASK 0x000F0000u
#define Rx_1__0__HSIOM_SHIFT 16u
#define Rx_1__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Rx_1__0__INTR CYREG_GPIO_PRT0_INTR
#define Rx_1__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Rx_1__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define Rx_1__0__MASK 0x10u
#define Rx_1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Rx_1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Rx_1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Rx_1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Rx_1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Rx_1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Rx_1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Rx_1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Rx_1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Rx_1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Rx_1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Rx_1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Rx_1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Rx_1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Rx_1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Rx_1__0__PC CYREG_GPIO_PRT0_PC
#define Rx_1__0__PC2 CYREG_GPIO_PRT0_PC2
#define Rx_1__0__PORT 0u
#define Rx_1__0__PS CYREG_GPIO_PRT0_PS
#define Rx_1__0__SHIFT 4u
#define Rx_1__DR CYREG_GPIO_PRT0_DR
#define Rx_1__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Rx_1__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Rx_1__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Rx_1__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Rx_1__INTR CYREG_GPIO_PRT0_INTR
#define Rx_1__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Rx_1__INTSTAT CYREG_GPIO_PRT0_INTR
#define Rx_1__MASK 0x10u
#define Rx_1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Rx_1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Rx_1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Rx_1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Rx_1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Rx_1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Rx_1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Rx_1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Rx_1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Rx_1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Rx_1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Rx_1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Rx_1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Rx_1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Rx_1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Rx_1__PC CYREG_GPIO_PRT0_PC
#define Rx_1__PC2 CYREG_GPIO_PRT0_PC2
#define Rx_1__PORT 0u
#define Rx_1__PS CYREG_GPIO_PRT0_PS
#define Rx_1__SHIFT 4u

/* Tx_1 */
#define Tx_1__0__DR CYREG_GPIO_PRT0_DR
#define Tx_1__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Tx_1__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Tx_1__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Tx_1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Tx_1__0__HSIOM_MASK 0x00F00000u
#define Tx_1__0__HSIOM_SHIFT 20u
#define Tx_1__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Tx_1__0__INTR CYREG_GPIO_PRT0_INTR
#define Tx_1__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Tx_1__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define Tx_1__0__MASK 0x20u
#define Tx_1__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define Tx_1__0__OUT_SEL_SHIFT 10u
#define Tx_1__0__OUT_SEL_VAL 2u
#define Tx_1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Tx_1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Tx_1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Tx_1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Tx_1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Tx_1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Tx_1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Tx_1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Tx_1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Tx_1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Tx_1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Tx_1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Tx_1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Tx_1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Tx_1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Tx_1__0__PC CYREG_GPIO_PRT0_PC
#define Tx_1__0__PC2 CYREG_GPIO_PRT0_PC2
#define Tx_1__0__PORT 0u
#define Tx_1__0__PS CYREG_GPIO_PRT0_PS
#define Tx_1__0__SHIFT 5u
#define Tx_1__DR CYREG_GPIO_PRT0_DR
#define Tx_1__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Tx_1__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Tx_1__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Tx_1__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Tx_1__INTR CYREG_GPIO_PRT0_INTR
#define Tx_1__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Tx_1__INTSTAT CYREG_GPIO_PRT0_INTR
#define Tx_1__MASK 0x20u
#define Tx_1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Tx_1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Tx_1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Tx_1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Tx_1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Tx_1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Tx_1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Tx_1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Tx_1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Tx_1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Tx_1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Tx_1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Tx_1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Tx_1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Tx_1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Tx_1__PC CYREG_GPIO_PRT0_PC
#define Tx_1__PC2 CYREG_GPIO_PRT0_PC2
#define Tx_1__PORT 0u
#define Tx_1__PS CYREG_GPIO_PRT0_PS
#define Tx_1__SHIFT 5u

/* UART_1_BUART */
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL0
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL0
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL0
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL0
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL0
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK0
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK0
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK0
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK0
#define UART_1_BUART_sRX_RxBitCounter__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL
#define UART_1_BUART_sRX_RxBitCounter__32BIT_CONTROL_REG CYREG_UDB_W32_CTL
#define UART_1_BUART_sRX_RxBitCounter__32BIT_COUNT_REG CYREG_UDB_W32_CTL
#define UART_1_BUART_sRX_RxBitCounter__32BIT_PERIOD_REG CYREG_UDB_W32_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL0
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_UDB_W8_CTL0
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST0
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_UDB_W8_CTL0
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST0
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_UDB_W8_MSK0
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL0
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_UDB_W16_ST0
#define UART_1_BUART_sRX_RxBitCounter_ST__32BIT_MASK_REG CYREG_UDB_W32_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__32BIT_STATUS_REG CYREG_UDB_W32_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_UDB_W8_MSK0
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL0
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST0
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST0
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_UDB_W8_ST0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_UDB_W16_A00
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_UDB_W16_A10
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_UDB_W16_D00
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_UDB_W16_D10
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_UDB_W16_F00
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_UDB_W16_F10
#define UART_1_BUART_sRX_RxShifter_u0__32BIT_A0_REG CYREG_UDB_W32_A0
#define UART_1_BUART_sRX_RxShifter_u0__32BIT_A1_REG CYREG_UDB_W32_A1
#define UART_1_BUART_sRX_RxShifter_u0__32BIT_D0_REG CYREG_UDB_W32_D0
#define UART_1_BUART_sRX_RxShifter_u0__32BIT_D1_REG CYREG_UDB_W32_D1
#define UART_1_BUART_sRX_RxShifter_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__32BIT_F0_REG CYREG_UDB_W32_F0
#define UART_1_BUART_sRX_RxShifter_u0__32BIT_F1_REG CYREG_UDB_W32_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_UDB_CAT16_A0
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_UDB_W8_A00
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_UDB_W8_A10
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_UDB_CAT16_D0
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_UDB_W8_D00
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_UDB_W8_D10
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL0
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_UDB_CAT16_F0
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_UDB_W8_F00
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_UDB_W8_F10
#define UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_UDB_W16_ST1
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_UDB_W8_MSK1
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_UDB_W8_ST1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_UDB_W16_A02
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_UDB_W16_A12
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_UDB_W16_D02
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_UDB_W16_D12
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_UDB_W16_F02
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_UDB_W16_F12
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_UDB_CAT16_A2
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_UDB_W8_A02
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_UDB_W8_A12
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_UDB_CAT16_D2
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_UDB_W8_D02
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_UDB_W8_D12
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_UDB_CAT16_F2
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_UDB_W8_F02
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_UDB_W8_F12
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_UDB_CAT16_A3
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_UDB_W8_A03
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_UDB_W8_A13
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_UDB_CAT16_D3
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_UDB_W8_D03
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_UDB_W8_D13
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_UDB_CAT16_F3
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_UDB_W8_F03
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_UDB_W8_F13
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_UDB_W8_MSK3
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_UDB_W8_ST3

/* UART_1_IntClock */
#define UART_1_IntClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL11
#define UART_1_IntClock__DIV_ID 0x00000042u
#define UART_1_IntClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define UART_1_IntClock__PA_DIV_ID 0x000000FFu

/* Miscellaneous */
#define CY_PROJECT_NAME "Lab 4 ADC"
#define CY_VERSION "PSoC Creator  4.1 Update 1"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x1A1711AAu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4F
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x0100
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 21u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDR 3.3
#define CYDEV_VDDR_MV 3300
#define CYDEV_WDT_GENERATE_ISR 0u
#define CYIPBLOCK_m0s8bless_VERSION 2
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
