--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/l/o/loganw/Documents/6.111/augmented-reality-on-fpga/src/augreal/augreal.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock tv_in_line_clock1
---------------+------------+------------+--------------------+--------+
               |  Setup to  |  Hold to   |                    | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
---------------+------------+------------+--------------------+--------+
tv_in_ycrcb<10>|    6.516(R)|   -3.026(R)|analyzer3_clock_OBUF|   0.000|
tv_in_ycrcb<11>|    6.706(R)|   -2.566(R)|analyzer3_clock_OBUF|   0.000|
tv_in_ycrcb<12>|    6.059(R)|   -3.128(R)|analyzer3_clock_OBUF|   0.000|
tv_in_ycrcb<13>|    5.318(R)|   -1.615(R)|analyzer3_clock_OBUF|   0.000|
tv_in_ycrcb<14>|    6.679(R)|   -2.228(R)|analyzer3_clock_OBUF|   0.000|
tv_in_ycrcb<15>|    6.157(R)|   -2.203(R)|analyzer3_clock_OBUF|   0.000|
tv_in_ycrcb<16>|    6.263(R)|   -2.183(R)|analyzer3_clock_OBUF|   0.000|
tv_in_ycrcb<17>|    5.747(R)|   -2.117(R)|analyzer3_clock_OBUF|   0.000|
tv_in_ycrcb<18>|    6.430(R)|   -1.482(R)|analyzer3_clock_OBUF|   0.000|
tv_in_ycrcb<19>|    7.659(R)|   -1.437(R)|analyzer3_clock_OBUF|   0.000|
---------------+------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
-------------------+------------+--------------------+--------+
                   | clk (edge) |                    | Clock  |
Destination        |   to PAD   |Internal Clock(s)   | Phase  |
-------------------+------------+--------------------+--------+
analyzer1_data<10> |   16.050(R)|analyzer2_clock_OBUF|   0.000|
analyzer1_data<11> |   26.056(R)|analyzer1_clock_OBUF|   0.000|
                   |   22.007(R)|analyzer2_clock_OBUF|   0.000|
                   |   22.412(R)|analyzer4_clock_OBUF|   0.000|
analyzer1_data<12> |   22.591(R)|analyzer1_clock_OBUF|   0.000|
                   |   18.542(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.947(R)|analyzer4_clock_OBUF|   0.000|
analyzer1_data<14> |   17.817(R)|analyzer2_clock_OBUF|   0.000|
analyzer2_data<6>  |   16.339(R)|analyzer2_clock_OBUF|   0.000|
analyzer2_data<7>  |   16.523(R)|analyzer2_clock_OBUF|   0.000|
analyzer2_data<12> |   17.628(R)|analyzer2_clock_OBUF|   0.000|
analyzer2_data<13> |   17.366(R)|analyzer2_clock_OBUF|   0.000|
analyzer2_data<14> |   18.208(R)|analyzer2_clock_OBUF|   0.000|
analyzer2_data<15> |   17.995(R)|analyzer2_clock_OBUF|   0.000|
analyzer4_data<0>  |   26.062(R)|analyzer1_clock_OBUF|   0.000|
                   |   22.013(R)|analyzer2_clock_OBUF|   0.000|
                   |   22.418(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<1>  |   25.174(R)|analyzer1_clock_OBUF|   0.000|
                   |   21.125(R)|analyzer2_clock_OBUF|   0.000|
                   |   21.530(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<2>  |   25.381(R)|analyzer1_clock_OBUF|   0.000|
                   |   21.332(R)|analyzer2_clock_OBUF|   0.000|
                   |   21.737(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<3>  |   22.997(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.560(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.353(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<4>  |   22.525(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.260(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.881(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<5>  |   24.228(R)|analyzer1_clock_OBUF|   0.000|
                   |   23.966(R)|analyzer2_clock_OBUF|   0.000|
                   |   20.584(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<6>  |   24.454(R)|analyzer1_clock_OBUF|   0.000|
                   |   23.929(R)|analyzer2_clock_OBUF|   0.000|
                   |   20.810(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<7>  |   25.064(R)|analyzer1_clock_OBUF|   0.000|
                   |   23.687(R)|analyzer2_clock_OBUF|   0.000|
                   |   21.420(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<8>  |   24.899(R)|analyzer1_clock_OBUF|   0.000|
                   |   23.028(R)|analyzer2_clock_OBUF|   0.000|
                   |   21.255(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<9>  |   26.351(R)|analyzer1_clock_OBUF|   0.000|
                   |   22.302(R)|analyzer2_clock_OBUF|   0.000|
                   |   22.707(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<10> |   25.084(R)|analyzer1_clock_OBUF|   0.000|
                   |   23.389(R)|analyzer2_clock_OBUF|   0.000|
                   |   21.440(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<11> |   24.722(R)|analyzer1_clock_OBUF|   0.000|
                   |   22.864(R)|analyzer2_clock_OBUF|   0.000|
                   |   21.078(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<12> |   26.214(R)|analyzer1_clock_OBUF|   0.000|
                   |   22.165(R)|analyzer2_clock_OBUF|   0.000|
                   |   22.570(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<13> |   26.294(R)|analyzer1_clock_OBUF|   0.000|
                   |   22.474(R)|analyzer2_clock_OBUF|   0.000|
                   |   22.650(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<14> |   25.111(R)|analyzer1_clock_OBUF|   0.000|
                   |   23.486(R)|analyzer2_clock_OBUF|   0.000|
                   |   21.467(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<15> |   23.554(R)|analyzer1_clock_OBUF|   0.000|
                   |   21.729(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.910(R)|analyzer4_clock_OBUF|   0.000|
clock_feedback_out |   12.355(R)|rc/ram_clock        |   0.000|
                   |   12.355(F)|rc/ram_clock        |   0.000|
ram0_address<0>    |   22.618(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.747(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.974(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<1>    |   22.299(R)|analyzer1_clock_OBUF|   0.000|
                   |   18.250(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.655(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<2>    |   22.443(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.748(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.799(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<3>    |   24.571(R)|analyzer1_clock_OBUF|   0.000|
                   |   22.713(R)|analyzer2_clock_OBUF|   0.000|
                   |   20.927(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<4>    |   24.852(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.803(R)|analyzer2_clock_OBUF|   0.000|
                   |   21.208(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<5>    |   23.561(R)|analyzer1_clock_OBUF|   0.000|
                   |   19.741(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.917(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<6>    |   21.202(R)|analyzer1_clock_OBUF|   0.000|
                   |   19.577(R)|analyzer2_clock_OBUF|   0.000|
                   |   17.558(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<7>    |   21.227(R)|analyzer1_clock_OBUF|   0.000|
                   |   19.402(R)|analyzer2_clock_OBUF|   0.000|
                   |   17.583(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<8>    |   23.412(R)|analyzer1_clock_OBUF|   0.000|
                   |   19.363(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.768(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<9>    |   20.785(R)|analyzer1_clock_OBUF|   0.000|
                   |   21.035(R)|analyzer2_clock_OBUF|   0.000|
                   |   17.141(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<10>   |   21.498(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.219(R)|analyzer2_clock_OBUF|   0.000|
                   |   17.854(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<11>   |   22.590(R)|analyzer1_clock_OBUF|   0.000|
                   |   18.541(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.946(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<12>   |   21.974(R)|analyzer1_clock_OBUF|   0.000|
                   |   19.505(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.330(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<13>   |   22.420(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.806(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.776(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<14>   |   23.228(R)|analyzer1_clock_OBUF|   0.000|
                   |   19.179(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.584(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<15>   |   23.649(R)|analyzer1_clock_OBUF|   0.000|
                   |   19.761(R)|analyzer2_clock_OBUF|   0.000|
                   |   20.005(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<16>   |   21.968(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.409(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.324(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<17>   |   22.485(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.853(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.841(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<18>   |   24.042(R)|analyzer1_clock_OBUF|   0.000|
                   |   19.993(R)|analyzer2_clock_OBUF|   0.000|
                   |   20.398(R)|analyzer4_clock_OBUF|   0.000|
ram0_clk           |   12.252(R)|rc/ram_clock        |   0.000|
                   |   12.252(F)|rc/ram_clock        |   0.000|
ram0_we_b          |   17.866(R)|analyzer2_clock_OBUF|   0.000|
ram1_address<0>    |   24.392(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.343(R)|analyzer2_clock_OBUF|   0.000|
                   |   20.748(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<1>    |   23.219(R)|analyzer1_clock_OBUF|   0.000|
                   |   19.170(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.575(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<2>    |   24.775(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.726(R)|analyzer2_clock_OBUF|   0.000|
                   |   21.131(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<3>    |   22.275(R)|analyzer1_clock_OBUF|   0.000|
                   |   19.838(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.631(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<4>    |   22.981(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.716(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.337(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<5>    |   22.181(R)|analyzer1_clock_OBUF|   0.000|
                   |   21.919(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.537(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<6>    |   22.296(R)|analyzer1_clock_OBUF|   0.000|
                   |   21.771(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.652(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<7>    |   22.089(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.712(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.445(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<8>    |   22.599(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.117(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.955(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<9>    |   20.686(R)|analyzer1_clock_OBUF|   0.000|
                   |   19.546(R)|analyzer2_clock_OBUF|   0.000|
                   |   17.042(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<10>   |   22.443(R)|analyzer1_clock_OBUF|   0.000|
                   |   18.394(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.799(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<11>   |   23.283(R)|analyzer1_clock_OBUF|   0.000|
                   |   19.234(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.639(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<12>   |   23.001(R)|analyzer1_clock_OBUF|   0.000|
                   |   18.952(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.357(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<13>   |   23.462(R)|analyzer1_clock_OBUF|   0.000|
                   |   19.413(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.818(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<14>   |   23.890(R)|analyzer1_clock_OBUF|   0.000|
                   |   19.841(R)|analyzer2_clock_OBUF|   0.000|
                   |   20.246(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<15>   |   24.592(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.543(R)|analyzer2_clock_OBUF|   0.000|
                   |   20.948(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<16>   |   24.582(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.533(R)|analyzer2_clock_OBUF|   0.000|
                   |   20.938(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<17>   |   22.457(R)|analyzer1_clock_OBUF|   0.000|
                   |   18.408(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.813(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<18>   |   22.278(R)|analyzer1_clock_OBUF|   0.000|
                   |   18.229(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.634(R)|analyzer4_clock_OBUF|   0.000|
ram1_clk           |   12.257(R)|rc/ram_clock        |   0.000|
                   |   12.257(F)|rc/ram_clock        |   0.000|
ram1_we_b          |   13.295(R)|analyzer2_clock_OBUF|   0.000|
vga_out_blank_b    |   14.351(R)|analyzer4_clock_OBUF|   0.000|
vga_out_green<0>   |   33.537(R)|analyzer2_clock_OBUF|   0.000|
                   |   33.989(R)|analyzer4_clock_OBUF|   0.000|
vga_out_green<1>   |   34.680(R)|analyzer2_clock_OBUF|   0.000|
                   |   35.132(R)|analyzer4_clock_OBUF|   0.000|
vga_out_green<2>   |   33.977(R)|analyzer2_clock_OBUF|   0.000|
                   |   34.429(R)|analyzer4_clock_OBUF|   0.000|
vga_out_green<3>   |   33.564(R)|analyzer2_clock_OBUF|   0.000|
                   |   34.016(R)|analyzer4_clock_OBUF|   0.000|
vga_out_green<4>   |   36.088(R)|analyzer2_clock_OBUF|   0.000|
                   |   36.540(R)|analyzer4_clock_OBUF|   0.000|
vga_out_green<5>   |   36.328(R)|analyzer2_clock_OBUF|   0.000|
                   |   36.780(R)|analyzer4_clock_OBUF|   0.000|
vga_out_green<6>   |   36.293(R)|analyzer2_clock_OBUF|   0.000|
                   |   36.745(R)|analyzer4_clock_OBUF|   0.000|
vga_out_green<7>   |   35.740(R)|analyzer2_clock_OBUF|   0.000|
                   |   36.192(R)|analyzer4_clock_OBUF|   0.000|
vga_out_hsync      |   13.540(R)|analyzer4_clock_OBUF|   0.000|
vga_out_pixel_clock|   10.123(R)|analyzer4_clock_OBUF|   0.000|
vga_out_red<0>     |   31.236(R)|analyzer2_clock_OBUF|   0.000|
                   |   31.688(R)|analyzer4_clock_OBUF|   0.000|
vga_out_red<1>     |   30.764(R)|analyzer2_clock_OBUF|   0.000|
                   |   31.216(R)|analyzer4_clock_OBUF|   0.000|
vga_out_red<2>     |   31.218(R)|analyzer2_clock_OBUF|   0.000|
                   |   31.670(R)|analyzer4_clock_OBUF|   0.000|
vga_out_red<3>     |   31.661(R)|analyzer2_clock_OBUF|   0.000|
                   |   32.113(R)|analyzer4_clock_OBUF|   0.000|
vga_out_red<4>     |   32.839(R)|analyzer2_clock_OBUF|   0.000|
                   |   33.291(R)|analyzer4_clock_OBUF|   0.000|
vga_out_red<5>     |   31.928(R)|analyzer2_clock_OBUF|   0.000|
                   |   32.380(R)|analyzer4_clock_OBUF|   0.000|
vga_out_red<6>     |   32.737(R)|analyzer2_clock_OBUF|   0.000|
                   |   33.189(R)|analyzer4_clock_OBUF|   0.000|
vga_out_red<7>     |   32.627(R)|analyzer2_clock_OBUF|   0.000|
                   |   33.079(R)|analyzer4_clock_OBUF|   0.000|
vga_out_vsync      |   13.772(R)|analyzer4_clock_OBUF|   0.000|
-------------------+------------+--------------------+--------+

Clock tv_in_line_clock1 to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
analyzer1_data<7> |   22.965(R)|analyzer3_clock_OBUF|   0.000|
analyzer1_data<8> |   21.289(R)|analyzer3_clock_OBUF|   0.000|
analyzer1_data<9> |   15.944(R)|analyzer3_clock_OBUF|   0.000|
analyzer1_data<11>|   21.118(R)|analyzer3_clock_OBUF|   0.000|
analyzer1_data<12>|   17.653(R)|analyzer3_clock_OBUF|   0.000|
analyzer1_data<13>|   20.954(R)|analyzer3_clock_OBUF|   0.000|
analyzer1_data<15>|   15.985(R)|analyzer3_clock_OBUF|   0.000|
analyzer3_data<5> |   14.768(R)|analyzer3_clock_OBUF|   0.000|
analyzer3_data<6> |   13.742(R)|analyzer3_clock_OBUF|   0.000|
analyzer3_data<7> |   13.960(R)|analyzer3_clock_OBUF|   0.000|
analyzer3_data<8> |   13.995(R)|analyzer3_clock_OBUF|   0.000|
analyzer3_data<9> |   14.398(R)|analyzer3_clock_OBUF|   0.000|
analyzer3_data<10>|   13.418(R)|analyzer3_clock_OBUF|   0.000|
analyzer3_data<11>|   14.303(R)|analyzer3_clock_OBUF|   0.000|
analyzer3_data<12>|   13.892(R)|analyzer3_clock_OBUF|   0.000|
analyzer3_data<13>|   14.209(R)|analyzer3_clock_OBUF|   0.000|
analyzer3_data<14>|   16.153(R)|analyzer3_clock_OBUF|   0.000|
analyzer3_data<15>|   15.893(R)|analyzer3_clock_OBUF|   0.000|
analyzer4_data<0> |   21.124(R)|analyzer3_clock_OBUF|   0.000|
analyzer4_data<1> |   20.236(R)|analyzer3_clock_OBUF|   0.000|
analyzer4_data<2> |   20.443(R)|analyzer3_clock_OBUF|   0.000|
analyzer4_data<3> |   18.059(R)|analyzer3_clock_OBUF|   0.000|
analyzer4_data<4> |   17.587(R)|analyzer3_clock_OBUF|   0.000|
analyzer4_data<5> |   19.290(R)|analyzer3_clock_OBUF|   0.000|
analyzer4_data<6> |   19.516(R)|analyzer3_clock_OBUF|   0.000|
analyzer4_data<7> |   20.126(R)|analyzer3_clock_OBUF|   0.000|
analyzer4_data<8> |   19.961(R)|analyzer3_clock_OBUF|   0.000|
analyzer4_data<9> |   21.413(R)|analyzer3_clock_OBUF|   0.000|
analyzer4_data<10>|   20.146(R)|analyzer3_clock_OBUF|   0.000|
analyzer4_data<11>|   19.784(R)|analyzer3_clock_OBUF|   0.000|
analyzer4_data<12>|   21.276(R)|analyzer3_clock_OBUF|   0.000|
analyzer4_data<13>|   21.356(R)|analyzer3_clock_OBUF|   0.000|
analyzer4_data<14>|   20.173(R)|analyzer3_clock_OBUF|   0.000|
analyzer4_data<15>|   18.616(R)|analyzer3_clock_OBUF|   0.000|
ram0_address<0>   |   17.680(R)|analyzer3_clock_OBUF|   0.000|
ram0_address<1>   |   17.361(R)|analyzer3_clock_OBUF|   0.000|
ram0_address<2>   |   17.505(R)|analyzer3_clock_OBUF|   0.000|
ram0_address<3>   |   19.633(R)|analyzer3_clock_OBUF|   0.000|
ram0_address<4>   |   19.914(R)|analyzer3_clock_OBUF|   0.000|
ram0_address<5>   |   18.623(R)|analyzer3_clock_OBUF|   0.000|
ram0_address<6>   |   16.264(R)|analyzer3_clock_OBUF|   0.000|
ram0_address<7>   |   16.289(R)|analyzer3_clock_OBUF|   0.000|
ram0_address<8>   |   18.474(R)|analyzer3_clock_OBUF|   0.000|
ram0_address<9>   |   15.847(R)|analyzer3_clock_OBUF|   0.000|
ram0_address<10>  |   16.560(R)|analyzer3_clock_OBUF|   0.000|
ram0_address<11>  |   17.652(R)|analyzer3_clock_OBUF|   0.000|
ram0_address<12>  |   17.036(R)|analyzer3_clock_OBUF|   0.000|
ram0_address<13>  |   17.482(R)|analyzer3_clock_OBUF|   0.000|
ram0_address<14>  |   18.290(R)|analyzer3_clock_OBUF|   0.000|
ram0_address<15>  |   18.711(R)|analyzer3_clock_OBUF|   0.000|
ram0_address<16>  |   17.030(R)|analyzer3_clock_OBUF|   0.000|
ram0_address<17>  |   17.547(R)|analyzer3_clock_OBUF|   0.000|
ram0_address<18>  |   19.104(R)|analyzer3_clock_OBUF|   0.000|
ram1_address<0>   |   19.454(R)|analyzer3_clock_OBUF|   0.000|
ram1_address<1>   |   18.281(R)|analyzer3_clock_OBUF|   0.000|
ram1_address<2>   |   19.837(R)|analyzer3_clock_OBUF|   0.000|
ram1_address<3>   |   17.337(R)|analyzer3_clock_OBUF|   0.000|
ram1_address<4>   |   18.043(R)|analyzer3_clock_OBUF|   0.000|
ram1_address<5>   |   17.243(R)|analyzer3_clock_OBUF|   0.000|
ram1_address<6>   |   17.358(R)|analyzer3_clock_OBUF|   0.000|
ram1_address<7>   |   17.151(R)|analyzer3_clock_OBUF|   0.000|
ram1_address<8>   |   17.661(R)|analyzer3_clock_OBUF|   0.000|
ram1_address<9>   |   15.748(R)|analyzer3_clock_OBUF|   0.000|
ram1_address<10>  |   17.505(R)|analyzer3_clock_OBUF|   0.000|
ram1_address<11>  |   18.345(R)|analyzer3_clock_OBUF|   0.000|
ram1_address<12>  |   18.063(R)|analyzer3_clock_OBUF|   0.000|
ram1_address<13>  |   18.524(R)|analyzer3_clock_OBUF|   0.000|
ram1_address<14>  |   18.952(R)|analyzer3_clock_OBUF|   0.000|
ram1_address<15>  |   19.654(R)|analyzer3_clock_OBUF|   0.000|
ram1_address<16>  |   19.644(R)|analyzer3_clock_OBUF|   0.000|
ram1_address<17>  |   17.519(R)|analyzer3_clock_OBUF|   0.000|
ram1_address<18>  |   17.340(R)|analyzer3_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock to Setup on destination clock clock_27mhz
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clock_27mhz      |   13.105|    2.248|         |         |
tv_in_line_clock1|    9.714|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tv_in_line_clock1
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clock_27mhz      |    7.846|         |         |         |
tv_in_line_clock1|    8.303|         |         |         |
-----------------+---------+---------+---------+---------+

Pad to Pad
-----------------+-----------------+---------+
Source Pad       |Destination Pad  |  Delay  |
-----------------+-----------------+---------+
clock_27mhz      |analyzer1_clock  |   11.340|
clock_27mhz      |analyzer2_clock  |   14.126|
clock_27mhz      |analyzer4_clock  |   10.765|
clock_27mhz      |tv_in_clock      |   20.925|
tv_in_line_clock1|analyzer3_clock  |   15.232|
tv_in_ycrcb<16>  |analyzer1_data<7>|   17.455|
tv_in_ycrcb<17>  |analyzer1_data<8>|   18.377|
-----------------+-----------------+---------+


Analysis completed Tue Nov 29 16:42:04 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 350 MB



