
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007014  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00407014  00407014  00017014  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d0  20400000  0040701c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000002f8  204009d0  004079ec  000209d0  2**2
                  ALLOC
  4 .stack        00002000  20400cc8  00407ce4  000209d0  2**0
                  ALLOC
  5 .heap         00000200  20402cc8  00409ce4  000209d0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209fe  2**0
                  CONTENTS, READONLY
  8 .debug_info   00018490  00000000  00000000  00020a57  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000380a  00000000  00000000  00038ee7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00006581  00000000  00000000  0003c6f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000a28  00000000  00000000  00042c72  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000a90  00000000  00000000  0004369a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  000216e6  00000000  00000000  0004412a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000f172  00000000  00000000  00065810  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000902f5  00000000  00000000  00074982  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000022e8  00000000  00000000  00104c78  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	c8 2c 40 20 ed 10 40 00 e9 10 40 00 e9 10 40 00     .,@ ..@...@...@.
  400010:	e9 10 40 00 e9 10 40 00 e9 10 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	e9 10 40 00 e9 10 40 00 00 00 00 00 e9 10 40 00     ..@...@.......@.
  40003c:	e9 10 40 00 e9 10 40 00 e9 10 40 00 d5 13 40 00     ..@...@...@...@.
  40004c:	19 17 40 00 e9 10 40 00 e9 10 40 00 e9 10 40 00     ..@...@...@...@.
  40005c:	e9 10 40 00 e9 10 40 00 00 00 00 00 11 0f 40 00     ..@...@.......@.
  40006c:	25 0f 40 00 39 0f 40 00 e9 10 40 00 e9 10 40 00     %.@.9.@...@...@.
  40007c:	e9 10 40 00 4d 0f 40 00 61 0f 40 00 e9 10 40 00     ..@.M.@.a.@...@.
  40008c:	e9 10 40 00 e9 10 40 00 e9 10 40 00 e9 10 40 00     ..@...@...@...@.
  40009c:	e9 10 40 00 85 13 40 00 e9 10 40 00 e9 10 40 00     ..@...@...@...@.
  4000ac:	ad 13 40 00 e9 10 40 00 e9 10 40 00 e9 10 40 00     ..@...@...@...@.
  4000bc:	e9 10 40 00 e9 10 40 00 e9 10 40 00 e9 10 40 00     ..@...@...@...@.
  4000cc:	e9 10 40 00 00 00 00 00 e9 10 40 00 00 00 00 00     ..@.......@.....
  4000dc:	e9 10 40 00 e9 10 40 00 e9 10 40 00 e9 10 40 00     ..@...@...@...@.
  4000ec:	e9 10 40 00 e9 10 40 00 e9 10 40 00 e9 10 40 00     ..@...@...@...@.
  4000fc:	e9 10 40 00 e9 10 40 00 e9 10 40 00 e9 10 40 00     ..@...@...@...@.
  40010c:	e9 10 40 00 e9 10 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 e9 10 40 00 e9 10 40 00 e9 10 40 00     ......@...@...@.
  40012c:	e9 10 40 00 e9 10 40 00 00 00 00 00 e9 10 40 00     ..@...@.......@.
  40013c:	e9 10 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d0 	.word	0x204009d0
  40015c:	00000000 	.word	0x00000000
  400160:	0040701c 	.word	0x0040701c

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	0040701c 	.word	0x0040701c
  4001a0:	204009d4 	.word	0x204009d4
  4001a4:	0040701c 	.word	0x0040701c
  4001a8:	00000000 	.word	0x00000000

004001ac <rtc_set_hour_mode>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
  4001ac:	b921      	cbnz	r1, 4001b8 <rtc_set_hour_mode+0xc>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  4001ae:	6843      	ldr	r3, [r0, #4]
  4001b0:	f023 0301 	bic.w	r3, r3, #1
  4001b4:	6043      	str	r3, [r0, #4]
  4001b6:	4770      	bx	lr
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  4001b8:	6843      	ldr	r3, [r0, #4]
  4001ba:	f043 0301 	orr.w	r3, r3, #1
  4001be:	6043      	str	r3, [r0, #4]
  4001c0:	4770      	bx	lr

004001c2 <rtc_enable_interrupt>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtc_enable_interrupt(Rtc *p_rtc, uint32_t ul_sources)
{
	p_rtc->RTC_IER = ul_sources;
  4001c2:	6201      	str	r1, [r0, #32]
  4001c4:	4770      	bx	lr

004001c6 <rtc_get_time>:
 * \param pul_minute Current minute.
 * \param pul_second Current second.
 */
void rtc_get_time(Rtc *p_rtc, uint32_t *pul_hour, uint32_t *pul_minute,
		uint32_t *pul_second)
{
  4001c6:	b430      	push	{r4, r5}
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
  4001c8:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  4001ca:	6884      	ldr	r4, [r0, #8]
  4001cc:	42a5      	cmp	r5, r4
  4001ce:	d003      	beq.n	4001d8 <rtc_get_time+0x12>
		ul_time = p_rtc->RTC_TIMR;
  4001d0:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  4001d2:	6884      	ldr	r4, [r0, #8]
  4001d4:	42ac      	cmp	r4, r5
  4001d6:	d1fb      	bne.n	4001d0 <rtc_get_time+0xa>
	}

	/* Hour */
	if (pul_hour) {
  4001d8:	b161      	cbz	r1, 4001f4 <rtc_get_time+0x2e>
		ul_temp = (ul_time & RTC_TIMR_HOUR_Msk) >> RTC_TIMR_HOUR_Pos;
		*pul_hour = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4001da:	f3c4 5001 	ubfx	r0, r4, #20, #2
  4001de:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  4001e2:	f3c4 4003 	ubfx	r0, r4, #16, #4
  4001e6:	eb00 0045 	add.w	r0, r0, r5, lsl #1

		if ((ul_time & RTC_TIMR_AMPM) == RTC_TIMR_AMPM) {
  4001ea:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
			*pul_hour += 12;
  4001ee:	bf18      	it	ne
  4001f0:	300c      	addne	r0, #12
  4001f2:	6008      	str	r0, [r1, #0]
		}
	}

	/* Minute */
	if (pul_minute) {
  4001f4:	b142      	cbz	r2, 400208 <rtc_get_time+0x42>
		ul_temp = (ul_time & RTC_TIMR_MIN_Msk) >> RTC_TIMR_MIN_Pos;
		*pul_minute = (ul_temp >> BCD_SHIFT) * BCD_FACTOR +  (ul_temp & BCD_MASK);
  4001f6:	f3c4 3102 	ubfx	r1, r4, #12, #3
  4001fa:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  4001fe:	f3c4 2003 	ubfx	r0, r4, #8, #4
  400202:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  400206:	6011      	str	r1, [r2, #0]
	}

	/* Second */
	if (pul_second) {
  400208:	b143      	cbz	r3, 40021c <rtc_get_time+0x56>
		ul_temp = (ul_time & RTC_TIMR_SEC_Msk) >> RTC_TIMR_SEC_Pos;
		*pul_second = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40020a:	f3c4 1202 	ubfx	r2, r4, #4, #3
  40020e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  400212:	f004 040f 	and.w	r4, r4, #15
  400216:	eb04 0442 	add.w	r4, r4, r2, lsl #1
  40021a:	601c      	str	r4, [r3, #0]
	}
}
  40021c:	bc30      	pop	{r4, r5}
  40021e:	4770      	bx	lr

00400220 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  400220:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t ul_time = 0;

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  400222:	6844      	ldr	r4, [r0, #4]
		if (ul_hour > 12) {
  400224:	f014 0f01 	tst.w	r4, #1
  400228:	d005      	beq.n	400236 <rtc_set_time+0x16>
  40022a:	290c      	cmp	r1, #12
  40022c:	d903      	bls.n	400236 <rtc_set_time+0x16>
			ul_hour -= 12;
  40022e:	390c      	subs	r1, #12
			ul_time |= RTC_TIMR_AMPM;
  400230:	f44f 0780 	mov.w	r7, #4194304	; 0x400000
  400234:	e000      	b.n	400238 <rtc_set_time+0x18>
	uint32_t ul_time = 0;
  400236:	2700      	movs	r7, #0
	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400238:	4c1c      	ldr	r4, [pc, #112]	; (4002ac <rtc_set_time+0x8c>)
  40023a:	fba4 5603 	umull	r5, r6, r4, r3
  40023e:	08f6      	lsrs	r6, r6, #3
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  400240:	eb06 0586 	add.w	r5, r6, r6, lsl #2
  400244:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
  400248:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  40024c:	fba4 6502 	umull	r6, r5, r4, r2
  400250:	08ed      	lsrs	r5, r5, #3
  400252:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  400256:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40025a:	eba2 0545 	sub.w	r5, r2, r5, lsl #1
  40025e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  400262:	433b      	orrs	r3, r7
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  400264:	fba4 4201 	umull	r4, r2, r4, r1
  400268:	08d2      	lsrs	r2, r2, #3
  40026a:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  40026e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  400272:	eba1 0142 	sub.w	r1, r1, r2, lsl #1
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400276:	ea43 4101 	orr.w	r1, r3, r1, lsl #16

	/* Update time register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  40027a:	6983      	ldr	r3, [r0, #24]
  40027c:	f013 0f04 	tst.w	r3, #4
  400280:	d0fb      	beq.n	40027a <rtc_set_time+0x5a>
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  400282:	6803      	ldr	r3, [r0, #0]
  400284:	f043 0301 	orr.w	r3, r3, #1
  400288:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  40028a:	6983      	ldr	r3, [r0, #24]
  40028c:	f013 0f01 	tst.w	r3, #1
  400290:	d0fb      	beq.n	40028a <rtc_set_time+0x6a>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  400292:	2301      	movs	r3, #1
  400294:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_TIMR = ul_time;
  400296:	6081      	str	r1, [r0, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  400298:	6803      	ldr	r3, [r0, #0]
  40029a:	f023 0301 	bic.w	r3, r3, #1
  40029e:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  4002a0:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  4002a2:	f000 0001 	and.w	r0, r0, #1
  4002a6:	bcf0      	pop	{r4, r5, r6, r7}
  4002a8:	4770      	bx	lr
  4002aa:	bf00      	nop
  4002ac:	cccccccd 	.word	0xcccccccd

004002b0 <rtc_set_time_alarm>:
 */
uint32_t rtc_set_time_alarm(Rtc *p_rtc,
		uint32_t ul_hour_flag, uint32_t ul_hour,
		uint32_t ul_minute_flag, uint32_t ul_minute,
		uint32_t ul_second_flag, uint32_t ul_second)
{
  4002b0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4002b2:	9c05      	ldr	r4, [sp, #20]
  4002b4:	9d06      	ldr	r5, [sp, #24]
  4002b6:	9f07      	ldr	r7, [sp, #28]
	uint32_t ul_alarm = 0;

	/* Hour alarm setting */
	if (ul_hour_flag) {
  4002b8:	460e      	mov	r6, r1
  4002ba:	b1b1      	cbz	r1, 4002ea <rtc_set_time_alarm+0x3a>
		/* If 12-hour mode, set AMPM bit */
		if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  4002bc:	6841      	ldr	r1, [r0, #4]
			if (ul_hour > 12) {
  4002be:	f011 0f01 	tst.w	r1, #1
  4002c2:	d005      	beq.n	4002d0 <rtc_set_time_alarm+0x20>
  4002c4:	2a0c      	cmp	r2, #12
  4002c6:	d903      	bls.n	4002d0 <rtc_set_time_alarm+0x20>
				ul_hour -= 12;
  4002c8:	3a0c      	subs	r2, #12
				ul_alarm |= RTC_TIMR_AMPM;
  4002ca:	f44f 0680 	mov.w	r6, #4194304	; 0x400000
  4002ce:	e000      	b.n	4002d2 <rtc_set_time_alarm+0x22>
	uint32_t ul_alarm = 0;
  4002d0:	2600      	movs	r6, #0
			}
		}

		ul_alarm |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  4002d2:	4919      	ldr	r1, [pc, #100]	; (400338 <rtc_set_time_alarm+0x88>)
  4002d4:	fba1 e102 	umull	lr, r1, r1, r2
  4002d8:	08c9      	lsrs	r1, r1, #3
				((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  4002da:	eb01 0e81 	add.w	lr, r1, r1, lsl #2
  4002de:	eba2 024e 	sub.w	r2, r2, lr, lsl #1
  4002e2:	0412      	lsls	r2, r2, #16
		ul_alarm |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  4002e4:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
  4002e8:	4316      	orrs	r6, r2
	}

	/* Minute alarm setting */
	if (ul_minute_flag) {
  4002ea:	b15b      	cbz	r3, 400304 <rtc_set_time_alarm+0x54>
		ul_alarm |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  4002ec:	4b12      	ldr	r3, [pc, #72]	; (400338 <rtc_set_time_alarm+0x88>)
  4002ee:	fba3 2304 	umull	r2, r3, r3, r4
  4002f2:	08db      	lsrs	r3, r3, #3
				((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  4002f4:	eb03 0283 	add.w	r2, r3, r3, lsl #2
  4002f8:	eba4 0442 	sub.w	r4, r4, r2, lsl #1
  4002fc:	0224      	lsls	r4, r4, #8
		ul_alarm |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  4002fe:	ea44 3403 	orr.w	r4, r4, r3, lsl #12
  400302:	4326      	orrs	r6, r4
	}

	/* Second alarm setting */
	if (ul_second_flag) {
  400304:	b155      	cbz	r5, 40031c <rtc_set_time_alarm+0x6c>
		ul_alarm |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400306:	4b0c      	ldr	r3, [pc, #48]	; (400338 <rtc_set_time_alarm+0x88>)
  400308:	fba3 2307 	umull	r2, r3, r3, r7
  40030c:	08db      	lsrs	r3, r3, #3
				((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  40030e:	eb03 0283 	add.w	r2, r3, r3, lsl #2
  400312:	eba7 0742 	sub.w	r7, r7, r2, lsl #1
		ul_alarm |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400316:	ea47 1303 	orr.w	r3, r7, r3, lsl #4
  40031a:	431e      	orrs	r6, r3
	}

	p_rtc->RTC_TIMALR &= ~(RTC_TIMALR_SECEN | RTC_TIMALR_MINEN | RTC_TIMALR_HOUREN);
  40031c:	6902      	ldr	r2, [r0, #16]
  40031e:	4b07      	ldr	r3, [pc, #28]	; (40033c <rtc_set_time_alarm+0x8c>)
  400320:	4013      	ands	r3, r2
  400322:	6103      	str	r3, [r0, #16]
	p_rtc->RTC_TIMALR = ul_alarm;
  400324:	6106      	str	r6, [r0, #16]
	p_rtc->RTC_TIMALR |= (RTC_TIMALR_SECEN | RTC_TIMALR_MINEN | RTC_TIMALR_HOUREN);
  400326:	6902      	ldr	r2, [r0, #16]
  400328:	4b05      	ldr	r3, [pc, #20]	; (400340 <rtc_set_time_alarm+0x90>)
  40032a:	4313      	orrs	r3, r2
  40032c:	6103      	str	r3, [r0, #16]

	return (p_rtc->RTC_VER & RTC_VER_NVTIMALR);
  40032e:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  400330:	f000 0004 	and.w	r0, r0, #4
  400334:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400336:	bf00      	nop
  400338:	cccccccd 	.word	0xcccccccd
  40033c:	ff7f7f7f 	.word	0xff7f7f7f
  400340:	00808080 	.word	0x00808080

00400344 <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  400344:	b470      	push	{r4, r5, r6}

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400346:	4d2a      	ldr	r5, [pc, #168]	; (4003f0 <rtc_set_date+0xac>)
  400348:	fba5 4603 	umull	r4, r6, r5, r3
  40034c:	08f6      	lsrs	r6, r6, #3
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);
  40034e:	9c03      	ldr	r4, [sp, #12]
  400350:	0564      	lsls	r4, r4, #21
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400352:	ea44 7406 	orr.w	r4, r4, r6, lsl #28
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  400356:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  40035a:	eba3 0346 	sub.w	r3, r3, r6, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40035e:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  400362:	fba5 6402 	umull	r6, r4, r5, r2
  400366:	08e4      	lsrs	r4, r4, #3
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400368:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  40036c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  400370:	eba2 0244 	sub.w	r2, r2, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400374:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  400378:	4b1e      	ldr	r3, [pc, #120]	; (4003f4 <rtc_set_date+0xb0>)
  40037a:	fba3 4301 	umull	r4, r3, r3, r1
  40037e:	099b      	lsrs	r3, r3, #6
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400380:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);
  400384:	4b1c      	ldr	r3, [pc, #112]	; (4003f8 <rtc_set_date+0xb4>)
  400386:	fba3 4301 	umull	r4, r3, r3, r1
  40038a:	095b      	lsrs	r3, r3, #5
  40038c:	fba5 6403 	umull	r6, r4, r5, r3
  400390:	08e4      	lsrs	r4, r4, #3
  400392:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  400396:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40039a:	431a      	orrs	r2, r3
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);
  40039c:	fba5 4301 	umull	r4, r3, r5, r1
  4003a0:	08db      	lsrs	r3, r3, #3
  4003a2:	eb03 0483 	add.w	r4, r3, r3, lsl #2
  4003a6:	eba1 0144 	sub.w	r1, r1, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4003aa:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  4003ae:	fba5 1503 	umull	r1, r5, r5, r3
  4003b2:	08ed      	lsrs	r5, r5, #3
  4003b4:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  4003b8:	eba3 0545 	sub.w	r5, r3, r5, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4003bc:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

	/* Update calendar register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  4003c0:	6983      	ldr	r3, [r0, #24]
  4003c2:	f013 0f04 	tst.w	r3, #4
  4003c6:	d0fb      	beq.n	4003c0 <rtc_set_date+0x7c>
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  4003c8:	6803      	ldr	r3, [r0, #0]
  4003ca:	f043 0302 	orr.w	r3, r3, #2
  4003ce:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  4003d0:	6983      	ldr	r3, [r0, #24]
  4003d2:	f013 0f01 	tst.w	r3, #1
  4003d6:	d0fb      	beq.n	4003d0 <rtc_set_date+0x8c>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  4003d8:	2301      	movs	r3, #1
  4003da:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_CALR = ul_date;
  4003dc:	60c2      	str	r2, [r0, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  4003de:	6803      	ldr	r3, [r0, #0]
  4003e0:	f023 0302 	bic.w	r3, r3, #2
  4003e4:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  4003e6:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  4003e8:	f000 0002 	and.w	r0, r0, #2
  4003ec:	bc70      	pop	{r4, r5, r6}
  4003ee:	4770      	bx	lr
  4003f0:	cccccccd 	.word	0xcccccccd
  4003f4:	10624dd3 	.word	0x10624dd3
  4003f8:	51eb851f 	.word	0x51eb851f

004003fc <rtc_set_date_alarm>:
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date_alarm(Rtc *p_rtc,
		uint32_t ul_month_flag, uint32_t ul_month,
		uint32_t ul_day_flag, uint32_t ul_day)
{
  4003fc:	b430      	push	{r4, r5}
  4003fe:	9d02      	ldr	r5, [sp, #8]
	uint32_t ul_alarm = 0;

	/* Month alarm setting */
	if (ul_month_flag) {
  400400:	460c      	mov	r4, r1
  400402:	b151      	cbz	r1, 40041a <rtc_set_date_alarm+0x1e>
		ul_alarm |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  400404:	4c12      	ldr	r4, [pc, #72]	; (400450 <rtc_set_date_alarm+0x54>)
  400406:	fba4 1402 	umull	r1, r4, r4, r2
  40040a:	08e4      	lsrs	r4, r4, #3
				((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  40040c:	eb04 0184 	add.w	r1, r4, r4, lsl #2
  400410:	eba2 0241 	sub.w	r2, r2, r1, lsl #1
  400414:	0412      	lsls	r2, r2, #16
		ul_alarm |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  400416:	ea42 5404 	orr.w	r4, r2, r4, lsl #20
	}

	/* Day alarm setting */
	if (ul_day_flag) {
  40041a:	b15b      	cbz	r3, 400434 <rtc_set_date_alarm+0x38>
		ul_alarm |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40041c:	4a0c      	ldr	r2, [pc, #48]	; (400450 <rtc_set_date_alarm+0x54>)
  40041e:	fba2 3205 	umull	r3, r2, r2, r5
  400422:	08d2      	lsrs	r2, r2, #3
				((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  400424:	eb02 0382 	add.w	r3, r2, r2, lsl #2
  400428:	eba5 0343 	sub.w	r3, r5, r3, lsl #1
  40042c:	061b      	lsls	r3, r3, #24
		ul_alarm |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40042e:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
  400432:	431c      	orrs	r4, r3
	}

	/* Set alarm */
	p_rtc->RTC_CALALR &= ~(RTC_CALALR_MTHEN | RTC_CALALR_DATEEN);
  400434:	6942      	ldr	r2, [r0, #20]
  400436:	4b07      	ldr	r3, [pc, #28]	; (400454 <rtc_set_date_alarm+0x58>)
  400438:	4013      	ands	r3, r2
  40043a:	6143      	str	r3, [r0, #20]
	p_rtc->RTC_CALALR = ul_alarm;
  40043c:	6144      	str	r4, [r0, #20]
	p_rtc->RTC_CALALR |= (RTC_CALALR_MTHEN | RTC_CALALR_DATEEN);
  40043e:	6942      	ldr	r2, [r0, #20]
  400440:	4b05      	ldr	r3, [pc, #20]	; (400458 <rtc_set_date_alarm+0x5c>)
  400442:	4313      	orrs	r3, r2
  400444:	6143      	str	r3, [r0, #20]

	return (p_rtc->RTC_VER & RTC_VER_NVCALALR);
  400446:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  400448:	f000 0008 	and.w	r0, r0, #8
  40044c:	bc30      	pop	{r4, r5}
  40044e:	4770      	bx	lr
  400450:	cccccccd 	.word	0xcccccccd
  400454:	7f7fffff 	.word	0x7f7fffff
  400458:	80800000 	.word	0x80800000

0040045c <rtc_get_status>:
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
	return (p_rtc->RTC_SR);
  40045c:	6980      	ldr	r0, [r0, #24]
}
  40045e:	4770      	bx	lr

00400460 <rtc_clear_status>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_clear Some flag bits which will be cleared.
 */
void rtc_clear_status(Rtc *p_rtc, uint32_t ul_clear)
{
	p_rtc->RTC_SCCR = ul_clear;
  400460:	61c1      	str	r1, [r0, #28]
  400462:	4770      	bx	lr

00400464 <rtt_init>:
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  400464:	4b03      	ldr	r3, [pc, #12]	; (400474 <rtt_init+0x10>)
  400466:	681b      	ldr	r3, [r3, #0]
  400468:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  40046c:	4319      	orrs	r1, r3
  40046e:	6001      	str	r1, [r0, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
}
  400470:	2000      	movs	r0, #0
  400472:	4770      	bx	lr
  400474:	204009ec 	.word	0x204009ec

00400478 <rtt_sel_source>:
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
	if(is_rtc_sel) {
  400478:	b941      	cbnz	r1, 40048c <rtt_sel_source+0x14>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  40047a:	4a09      	ldr	r2, [pc, #36]	; (4004a0 <rtt_sel_source+0x28>)
  40047c:	6813      	ldr	r3, [r2, #0]
  40047e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  400482:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  400484:	6802      	ldr	r2, [r0, #0]
  400486:	4313      	orrs	r3, r2
  400488:	6003      	str	r3, [r0, #0]
  40048a:	4770      	bx	lr
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  40048c:	4a04      	ldr	r2, [pc, #16]	; (4004a0 <rtt_sel_source+0x28>)
  40048e:	6813      	ldr	r3, [r2, #0]
  400490:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  400494:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  400496:	6802      	ldr	r2, [r0, #0]
  400498:	4313      	orrs	r3, r2
  40049a:	6003      	str	r3, [r0, #0]
  40049c:	4770      	bx	lr
  40049e:	bf00      	nop
  4004a0:	204009ec 	.word	0x204009ec

004004a4 <rtt_enable_interrupt>:
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp;

	temp = p_rtt->RTT_MR;
  4004a4:	6802      	ldr	r2, [r0, #0]
	temp |= ul_sources;
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  4004a6:	4b03      	ldr	r3, [pc, #12]	; (4004b4 <rtt_enable_interrupt+0x10>)
  4004a8:	681b      	ldr	r3, [r3, #0]
  4004aa:	4319      	orrs	r1, r3
  4004ac:	4311      	orrs	r1, r2
#endif
	p_rtt->RTT_MR = temp;
  4004ae:	6001      	str	r1, [r0, #0]
  4004b0:	4770      	bx	lr
  4004b2:	bf00      	nop
  4004b4:	204009ec 	.word	0x204009ec

004004b8 <rtt_disable_interrupt>:
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp = 0;

	temp = p_rtt->RTT_MR;
  4004b8:	6803      	ldr	r3, [r0, #0]
	temp &= (~ul_sources);
  4004ba:	ea23 0101 	bic.w	r1, r3, r1
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  4004be:	4b02      	ldr	r3, [pc, #8]	; (4004c8 <rtt_disable_interrupt+0x10>)
  4004c0:	681b      	ldr	r3, [r3, #0]
  4004c2:	4319      	orrs	r1, r3
#endif
	p_rtt->RTT_MR = temp;
  4004c4:	6001      	str	r1, [r0, #0]
  4004c6:	4770      	bx	lr
  4004c8:	204009ec 	.word	0x204009ec

004004cc <rtt_read_timer_value>:
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
	uint32_t rtt_val = p_rtt->RTT_VR;
  4004cc:	6882      	ldr	r2, [r0, #8]

	while (rtt_val != p_rtt->RTT_VR) {
  4004ce:	6883      	ldr	r3, [r0, #8]
  4004d0:	429a      	cmp	r2, r3
  4004d2:	d003      	beq.n	4004dc <rtt_read_timer_value+0x10>
		rtt_val = p_rtt->RTT_VR;
  4004d4:	6882      	ldr	r2, [r0, #8]
	while (rtt_val != p_rtt->RTT_VR) {
  4004d6:	6883      	ldr	r3, [r0, #8]
  4004d8:	4293      	cmp	r3, r2
  4004da:	d1fb      	bne.n	4004d4 <rtt_read_timer_value+0x8>
	}

	return rtt_val;
}
  4004dc:	4618      	mov	r0, r3
  4004de:	4770      	bx	lr

004004e0 <rtt_get_status>:
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
	return p_rtt->RTT_SR;
  4004e0:	68c0      	ldr	r0, [r0, #12]
}
  4004e2:	4770      	bx	lr

004004e4 <rtt_write_alarm_time>:
 * \param ul_alarm_time Alarm time,Alarm time = ALMV + 1.
 *
 * \retval 0 Configuration is done.
 */
uint32_t rtt_write_alarm_time(Rtt *p_rtt, uint32_t ul_alarm_time)
{
  4004e4:	b570      	push	{r4, r5, r6, lr}
  4004e6:	4606      	mov	r6, r0
  4004e8:	460d      	mov	r5, r1
	uint32_t flag;

	flag = p_rtt->RTT_MR & RTT_MR_ALMIEN;
  4004ea:	6804      	ldr	r4, [r0, #0]
  4004ec:	f404 3480 	and.w	r4, r4, #65536	; 0x10000

	rtt_disable_interrupt(RTT, RTT_MR_ALMIEN);
  4004f0:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  4004f4:	4809      	ldr	r0, [pc, #36]	; (40051c <rtt_write_alarm_time+0x38>)
  4004f6:	4b0a      	ldr	r3, [pc, #40]	; (400520 <rtt_write_alarm_time+0x3c>)
  4004f8:	4798      	blx	r3

	/**
	 * Alarm time = ALMV + 1,If the incoming parameter 
	 * is 0, the ALMV is set to 0xFFFFFFFF.
	*/
	if(ul_alarm_time == 0) {
  4004fa:	b92d      	cbnz	r5, 400508 <rtt_write_alarm_time+0x24>
		p_rtt->RTT_AR = 0xFFFFFFFF;
  4004fc:	f04f 33ff 	mov.w	r3, #4294967295
  400500:	6073      	str	r3, [r6, #4]
	}
	else {
		p_rtt->RTT_AR = ul_alarm_time - 1;
	}

	if (flag) {
  400502:	b924      	cbnz	r4, 40050e <rtt_write_alarm_time+0x2a>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
	}

	return 0;
}
  400504:	2000      	movs	r0, #0
  400506:	bd70      	pop	{r4, r5, r6, pc}
		p_rtt->RTT_AR = ul_alarm_time - 1;
  400508:	3d01      	subs	r5, #1
  40050a:	6075      	str	r5, [r6, #4]
  40050c:	e7f9      	b.n	400502 <rtt_write_alarm_time+0x1e>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
  40050e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400512:	4802      	ldr	r0, [pc, #8]	; (40051c <rtt_write_alarm_time+0x38>)
  400514:	4b03      	ldr	r3, [pc, #12]	; (400524 <rtt_write_alarm_time+0x40>)
  400516:	4798      	blx	r3
  400518:	e7f4      	b.n	400504 <rtt_write_alarm_time+0x20>
  40051a:	bf00      	nop
  40051c:	400e1830 	.word	0x400e1830
  400520:	004004b9 	.word	0x004004b9
  400524:	004004a5 	.word	0x004004a5

00400528 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400528:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  40052a:	4b07      	ldr	r3, [pc, #28]	; (400548 <spi_enable_clock+0x20>)
  40052c:	4298      	cmp	r0, r3
  40052e:	d003      	beq.n	400538 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  400530:	4b06      	ldr	r3, [pc, #24]	; (40054c <spi_enable_clock+0x24>)
  400532:	4298      	cmp	r0, r3
  400534:	d004      	beq.n	400540 <spi_enable_clock+0x18>
  400536:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400538:	2015      	movs	r0, #21
  40053a:	4b05      	ldr	r3, [pc, #20]	; (400550 <spi_enable_clock+0x28>)
  40053c:	4798      	blx	r3
  40053e:	bd08      	pop	{r3, pc}
  400540:	202a      	movs	r0, #42	; 0x2a
  400542:	4b03      	ldr	r3, [pc, #12]	; (400550 <spi_enable_clock+0x28>)
  400544:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  400546:	e7f6      	b.n	400536 <spi_enable_clock+0xe>
  400548:	40008000 	.word	0x40008000
  40054c:	40058000 	.word	0x40058000
  400550:	00401095 	.word	0x00401095

00400554 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  400554:	6843      	ldr	r3, [r0, #4]
  400556:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  40055a:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  40055c:	6843      	ldr	r3, [r0, #4]
  40055e:	0409      	lsls	r1, r1, #16
  400560:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  400564:	4319      	orrs	r1, r3
  400566:	6041      	str	r1, [r0, #4]
  400568:	4770      	bx	lr

0040056a <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  40056a:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  40056c:	f643 2499 	movw	r4, #15001	; 0x3a99
  400570:	6905      	ldr	r5, [r0, #16]
  400572:	f015 0f02 	tst.w	r5, #2
  400576:	d103      	bne.n	400580 <spi_write+0x16>
		if (!timeout--) {
  400578:	3c01      	subs	r4, #1
  40057a:	d1f9      	bne.n	400570 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  40057c:	2001      	movs	r0, #1
  40057e:	e00c      	b.n	40059a <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400580:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400582:	f014 0f02 	tst.w	r4, #2
  400586:	d006      	beq.n	400596 <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  400588:	0412      	lsls	r2, r2, #16
  40058a:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  40058e:	4311      	orrs	r1, r2
		if (uc_last) {
  400590:	b10b      	cbz	r3, 400596 <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  400592:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  400596:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  400598:	2000      	movs	r0, #0
}
  40059a:	bc30      	pop	{r4, r5}
  40059c:	4770      	bx	lr

0040059e <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  40059e:	b932      	cbnz	r2, 4005ae <spi_set_clock_polarity+0x10>
  4005a0:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  4005a4:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4005a6:	f023 0301 	bic.w	r3, r3, #1
  4005aa:	6303      	str	r3, [r0, #48]	; 0x30
  4005ac:	4770      	bx	lr
  4005ae:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4005b2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4005b4:	f043 0301 	orr.w	r3, r3, #1
  4005b8:	6303      	str	r3, [r0, #48]	; 0x30
  4005ba:	4770      	bx	lr

004005bc <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  4005bc:	b932      	cbnz	r2, 4005cc <spi_set_clock_phase+0x10>
  4005be:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  4005c2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4005c4:	f023 0302 	bic.w	r3, r3, #2
  4005c8:	6303      	str	r3, [r0, #48]	; 0x30
  4005ca:	4770      	bx	lr
  4005cc:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  4005d0:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4005d2:	f043 0302 	orr.w	r3, r3, #2
  4005d6:	6303      	str	r3, [r0, #48]	; 0x30
  4005d8:	4770      	bx	lr

004005da <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  4005da:	2a04      	cmp	r2, #4
  4005dc:	d003      	beq.n	4005e6 <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  4005de:	b16a      	cbz	r2, 4005fc <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  4005e0:	2a08      	cmp	r2, #8
  4005e2:	d016      	beq.n	400612 <spi_configure_cs_behavior+0x38>
  4005e4:	4770      	bx	lr
  4005e6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4005ea:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4005ec:	f023 0308 	bic.w	r3, r3, #8
  4005f0:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  4005f2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4005f4:	f043 0304 	orr.w	r3, r3, #4
  4005f8:	6303      	str	r3, [r0, #48]	; 0x30
  4005fa:	4770      	bx	lr
  4005fc:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400600:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400602:	f023 0308 	bic.w	r3, r3, #8
  400606:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  400608:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40060a:	f023 0304 	bic.w	r3, r3, #4
  40060e:	6303      	str	r3, [r0, #48]	; 0x30
  400610:	4770      	bx	lr
  400612:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  400616:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400618:	f043 0308 	orr.w	r3, r3, #8
  40061c:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  40061e:	e7e1      	b.n	4005e4 <spi_configure_cs_behavior+0xa>

00400620 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400620:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  400624:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400626:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  40062a:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  40062c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40062e:	431a      	orrs	r2, r3
  400630:	630a      	str	r2, [r1, #48]	; 0x30
  400632:	4770      	bx	lr

00400634 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  400634:	1e43      	subs	r3, r0, #1
  400636:	4419      	add	r1, r3
  400638:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  40063c:	1e43      	subs	r3, r0, #1
  40063e:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  400640:	bf94      	ite	ls
  400642:	b200      	sxthls	r0, r0
		return -1;
  400644:	f04f 30ff 	movhi.w	r0, #4294967295
}
  400648:	4770      	bx	lr

0040064a <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  40064a:	b17a      	cbz	r2, 40066c <spi_set_baudrate_div+0x22>
{
  40064c:	b410      	push	{r4}
  40064e:	4614      	mov	r4, r2
  400650:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  400654:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400656:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  40065a:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  40065c:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  40065e:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  400662:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  400664:	2000      	movs	r0, #0
}
  400666:	f85d 4b04 	ldr.w	r4, [sp], #4
  40066a:	4770      	bx	lr
        return -1;
  40066c:	f04f 30ff 	mov.w	r0, #4294967295
  400670:	4770      	bx	lr

00400672 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400672:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400674:	0189      	lsls	r1, r1, #6
  400676:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400678:	2402      	movs	r4, #2
  40067a:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  40067c:	f04f 31ff 	mov.w	r1, #4294967295
  400680:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400682:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400684:	605a      	str	r2, [r3, #4]
}
  400686:	f85d 4b04 	ldr.w	r4, [sp], #4
  40068a:	4770      	bx	lr

0040068c <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  40068c:	0189      	lsls	r1, r1, #6
  40068e:	2305      	movs	r3, #5
  400690:	5043      	str	r3, [r0, r1]
  400692:	4770      	bx	lr

00400694 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400694:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400698:	61ca      	str	r2, [r1, #28]
  40069a:	4770      	bx	lr

0040069c <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40069c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  4006a0:	624a      	str	r2, [r1, #36]	; 0x24
  4006a2:	4770      	bx	lr

004006a4 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4006a4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  4006a8:	6a08      	ldr	r0, [r1, #32]
}
  4006aa:	4770      	bx	lr

004006ac <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4006ac:	b4f0      	push	{r4, r5, r6, r7}
  4006ae:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4006b0:	2402      	movs	r4, #2
  4006b2:	9401      	str	r4, [sp, #4]
  4006b4:	2408      	movs	r4, #8
  4006b6:	9402      	str	r4, [sp, #8]
  4006b8:	2420      	movs	r4, #32
  4006ba:	9403      	str	r4, [sp, #12]
  4006bc:	2480      	movs	r4, #128	; 0x80
  4006be:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  4006c0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4006c2:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4006c4:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  4006c6:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  4006ca:	d814      	bhi.n	4006f6 <tc_find_mck_divisor+0x4a>
  4006cc:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  4006ce:	42a0      	cmp	r0, r4
  4006d0:	d217      	bcs.n	400702 <tc_find_mck_divisor+0x56>
  4006d2:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  4006d4:	af01      	add	r7, sp, #4
  4006d6:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  4006da:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  4006de:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  4006e0:	4284      	cmp	r4, r0
  4006e2:	d30a      	bcc.n	4006fa <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  4006e4:	4286      	cmp	r6, r0
  4006e6:	d90d      	bls.n	400704 <tc_find_mck_divisor+0x58>
			ul_index++) {
  4006e8:	3501      	adds	r5, #1
	for (ul_index = 0;
  4006ea:	2d05      	cmp	r5, #5
  4006ec:	d1f3      	bne.n	4006d6 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  4006ee:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  4006f0:	b006      	add	sp, #24
  4006f2:	bcf0      	pop	{r4, r5, r6, r7}
  4006f4:	4770      	bx	lr
			return 0;
  4006f6:	2000      	movs	r0, #0
  4006f8:	e7fa      	b.n	4006f0 <tc_find_mck_divisor+0x44>
  4006fa:	2000      	movs	r0, #0
  4006fc:	e7f8      	b.n	4006f0 <tc_find_mck_divisor+0x44>
	return 1;
  4006fe:	2001      	movs	r0, #1
  400700:	e7f6      	b.n	4006f0 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  400702:	2500      	movs	r5, #0
	if (p_uldiv) {
  400704:	b12a      	cbz	r2, 400712 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  400706:	a906      	add	r1, sp, #24
  400708:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  40070c:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400710:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  400712:	2b00      	cmp	r3, #0
  400714:	d0f3      	beq.n	4006fe <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  400716:	601d      	str	r5, [r3, #0]
	return 1;
  400718:	2001      	movs	r0, #1
  40071a:	e7e9      	b.n	4006f0 <tc_find_mck_divisor+0x44>

0040071c <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  40071c:	4b01      	ldr	r3, [pc, #4]	; (400724 <gfx_mono_set_framebuffer+0x8>)
  40071e:	6018      	str	r0, [r3, #0]
  400720:	4770      	bx	lr
  400722:	bf00      	nop
  400724:	204009f0 	.word	0x204009f0

00400728 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  400728:	4b02      	ldr	r3, [pc, #8]	; (400734 <gfx_mono_framebuffer_put_byte+0xc>)
  40072a:	681b      	ldr	r3, [r3, #0]
  40072c:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  400730:	5442      	strb	r2, [r0, r1]
  400732:	4770      	bx	lr
  400734:	204009f0 	.word	0x204009f0

00400738 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  400738:	4b02      	ldr	r3, [pc, #8]	; (400744 <gfx_mono_framebuffer_get_byte+0xc>)
  40073a:	681b      	ldr	r3, [r3, #0]
  40073c:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  400740:	5c40      	ldrb	r0, [r0, r1]
  400742:	4770      	bx	lr
  400744:	204009f0 	.word	0x204009f0

00400748 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  400748:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  40074c:	1884      	adds	r4, r0, r2
  40074e:	2c80      	cmp	r4, #128	; 0x80
  400750:	dd02      	ble.n	400758 <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  400752:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  400756:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  400758:	b322      	cbz	r2, 4007a4 <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  40075a:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  40075c:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  400760:	2601      	movs	r6, #1
  400762:	fa06 f101 	lsl.w	r1, r6, r1
  400766:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  400768:	2b01      	cmp	r3, #1
  40076a:	d01d      	beq.n	4007a8 <gfx_mono_generic_draw_horizontal_line+0x60>
  40076c:	2b00      	cmp	r3, #0
  40076e:	d035      	beq.n	4007dc <gfx_mono_generic_draw_horizontal_line+0x94>
  400770:	2b02      	cmp	r3, #2
  400772:	d117      	bne.n	4007a4 <gfx_mono_generic_draw_horizontal_line+0x5c>
  400774:	3801      	subs	r0, #1
  400776:	b2c7      	uxtb	r7, r0
  400778:	19d4      	adds	r4, r2, r7
  40077a:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  40077c:	f8df a090 	ldr.w	sl, [pc, #144]	; 400810 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  400780:	f04f 0900 	mov.w	r9, #0
  400784:	f8df 808c 	ldr.w	r8, [pc, #140]	; 400814 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400788:	4621      	mov	r1, r4
  40078a:	4628      	mov	r0, r5
  40078c:	47d0      	blx	sl
			temp ^= pixelmask;
  40078e:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400792:	464b      	mov	r3, r9
  400794:	b2d2      	uxtb	r2, r2
  400796:	4621      	mov	r1, r4
  400798:	4628      	mov	r0, r5
  40079a:	47c0      	blx	r8
  40079c:	3c01      	subs	r4, #1
  40079e:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4007a0:	42bc      	cmp	r4, r7
  4007a2:	d1f1      	bne.n	400788 <gfx_mono_generic_draw_horizontal_line+0x40>
  4007a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4007a8:	3801      	subs	r0, #1
  4007aa:	b2c7      	uxtb	r7, r0
  4007ac:	19d4      	adds	r4, r2, r7
  4007ae:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  4007b0:	f8df a05c 	ldr.w	sl, [pc, #92]	; 400810 <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  4007b4:	f04f 0900 	mov.w	r9, #0
  4007b8:	f8df 8058 	ldr.w	r8, [pc, #88]	; 400814 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4007bc:	4621      	mov	r1, r4
  4007be:	4628      	mov	r0, r5
  4007c0:	47d0      	blx	sl
			temp |= pixelmask;
  4007c2:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4007c6:	464b      	mov	r3, r9
  4007c8:	b2d2      	uxtb	r2, r2
  4007ca:	4621      	mov	r1, r4
  4007cc:	4628      	mov	r0, r5
  4007ce:	47c0      	blx	r8
  4007d0:	3c01      	subs	r4, #1
  4007d2:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4007d4:	42bc      	cmp	r4, r7
  4007d6:	d1f1      	bne.n	4007bc <gfx_mono_generic_draw_horizontal_line+0x74>
  4007d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4007dc:	3801      	subs	r0, #1
  4007de:	b2c7      	uxtb	r7, r0
  4007e0:	19d4      	adds	r4, r2, r7
  4007e2:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  4007e4:	f8df 8028 	ldr.w	r8, [pc, #40]	; 400810 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  4007e8:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  4007ea:	f8df 9028 	ldr.w	r9, [pc, #40]	; 400814 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4007ee:	4621      	mov	r1, r4
  4007f0:	4628      	mov	r0, r5
  4007f2:	47c0      	blx	r8
			temp &= ~pixelmask;
  4007f4:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4007f8:	2300      	movs	r3, #0
  4007fa:	b2d2      	uxtb	r2, r2
  4007fc:	4621      	mov	r1, r4
  4007fe:	4628      	mov	r0, r5
  400800:	47c8      	blx	r9
  400802:	3c01      	subs	r4, #1
  400804:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  400806:	42bc      	cmp	r4, r7
  400808:	d1f1      	bne.n	4007ee <gfx_mono_generic_draw_horizontal_line+0xa6>
  40080a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40080e:	bf00      	nop
  400810:	00400a49 	.word	0x00400a49
  400814:	00400945 	.word	0x00400945

00400818 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  400818:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40081c:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  400820:	b18b      	cbz	r3, 400846 <gfx_mono_generic_draw_filled_rect+0x2e>
  400822:	461c      	mov	r4, r3
  400824:	4690      	mov	r8, r2
  400826:	4606      	mov	r6, r0
  400828:	1e4d      	subs	r5, r1, #1
  40082a:	b2ed      	uxtb	r5, r5
  40082c:	442c      	add	r4, r5
  40082e:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  400830:	f8df 9018 	ldr.w	r9, [pc, #24]	; 40084c <gfx_mono_generic_draw_filled_rect+0x34>
  400834:	463b      	mov	r3, r7
  400836:	4642      	mov	r2, r8
  400838:	4621      	mov	r1, r4
  40083a:	4630      	mov	r0, r6
  40083c:	47c8      	blx	r9
  40083e:	3c01      	subs	r4, #1
  400840:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  400842:	42ac      	cmp	r4, r5
  400844:	d1f6      	bne.n	400834 <gfx_mono_generic_draw_filled_rect+0x1c>
  400846:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40084a:	bf00      	nop
  40084c:	00400749 	.word	0x00400749

00400850 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  400850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400854:	b083      	sub	sp, #12
  400856:	4604      	mov	r4, r0
  400858:	4688      	mov	r8, r1
  40085a:	4691      	mov	r9, r2
  40085c:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  40085e:	7a5b      	ldrb	r3, [r3, #9]
  400860:	f89b 2008 	ldrb.w	r2, [fp, #8]
  400864:	2100      	movs	r1, #0
  400866:	9100      	str	r1, [sp, #0]
  400868:	4649      	mov	r1, r9
  40086a:	4640      	mov	r0, r8
  40086c:	4d21      	ldr	r5, [pc, #132]	; (4008f4 <gfx_mono_draw_char+0xa4>)
  40086e:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  400870:	f89b 3000 	ldrb.w	r3, [fp]
  400874:	b113      	cbz	r3, 40087c <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  400876:	b003      	add	sp, #12
  400878:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  40087c:	f89b 2008 	ldrb.w	r2, [fp, #8]
  400880:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  400882:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  400886:	bf18      	it	ne
  400888:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  40088a:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  40088e:	f89b 700a 	ldrb.w	r7, [fp, #10]
  400892:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  400894:	fb17 f70a 	smulbb	r7, r7, sl
  400898:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  40089c:	f8db 3004 	ldr.w	r3, [fp, #4]
  4008a0:	fa13 f787 	uxtah	r7, r3, r7
  4008a4:	e01f      	b.n	4008e6 <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  4008a6:	0064      	lsls	r4, r4, #1
  4008a8:	b2e4      	uxtb	r4, r4
  4008aa:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  4008ac:	b2eb      	uxtb	r3, r5
  4008ae:	429e      	cmp	r6, r3
  4008b0:	d910      	bls.n	4008d4 <gfx_mono_draw_char+0x84>
  4008b2:	b2eb      	uxtb	r3, r5
  4008b4:	eb08 0003 	add.w	r0, r8, r3
  4008b8:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  4008ba:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  4008be:	bf08      	it	eq
  4008c0:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  4008c4:	f014 0f80 	tst.w	r4, #128	; 0x80
  4008c8:	d0ed      	beq.n	4008a6 <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  4008ca:	2201      	movs	r2, #1
  4008cc:	4649      	mov	r1, r9
  4008ce:	4b0a      	ldr	r3, [pc, #40]	; (4008f8 <gfx_mono_draw_char+0xa8>)
  4008d0:	4798      	blx	r3
  4008d2:	e7e8      	b.n	4008a6 <gfx_mono_draw_char+0x56>
		inc_y += 1;
  4008d4:	f109 0901 	add.w	r9, r9, #1
  4008d8:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  4008dc:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  4008e0:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  4008e4:	d0c7      	beq.n	400876 <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  4008e6:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  4008ea:	2e00      	cmp	r6, #0
  4008ec:	d0f2      	beq.n	4008d4 <gfx_mono_draw_char+0x84>
  4008ee:	2500      	movs	r5, #0
  4008f0:	462c      	mov	r4, r5
  4008f2:	e7de      	b.n	4008b2 <gfx_mono_draw_char+0x62>
  4008f4:	00400819 	.word	0x00400819
  4008f8:	004009e5 	.word	0x004009e5

004008fc <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  4008fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400900:	4604      	mov	r4, r0
  400902:	4690      	mov	r8, r2
  400904:	461d      	mov	r5, r3
  400906:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  400908:	4f0d      	ldr	r7, [pc, #52]	; (400940 <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  40090a:	460e      	mov	r6, r1
  40090c:	e008      	b.n	400920 <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  40090e:	7a6a      	ldrb	r2, [r5, #9]
  400910:	3201      	adds	r2, #1
  400912:	4442      	add	r2, r8
  400914:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  400918:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  40091a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40091e:	b16b      	cbz	r3, 40093c <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  400920:	7820      	ldrb	r0, [r4, #0]
  400922:	280a      	cmp	r0, #10
  400924:	d0f3      	beq.n	40090e <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  400926:	280d      	cmp	r0, #13
  400928:	d0f7      	beq.n	40091a <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  40092a:	462b      	mov	r3, r5
  40092c:	4642      	mov	r2, r8
  40092e:	4649      	mov	r1, r9
  400930:	47b8      	blx	r7
			x += font->width;
  400932:	7a2b      	ldrb	r3, [r5, #8]
  400934:	4499      	add	r9, r3
  400936:	fa5f f989 	uxtb.w	r9, r9
  40093a:	e7ee      	b.n	40091a <gfx_mono_draw_string+0x1e>
}
  40093c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400940:	00400851 	.word	0x00400851

00400944 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  400944:	b570      	push	{r4, r5, r6, lr}
  400946:	4604      	mov	r4, r0
  400948:	460d      	mov	r5, r1
  40094a:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  40094c:	b91b      	cbnz	r3, 400956 <gfx_mono_ssd1306_put_byte+0x12>
  40094e:	4b0d      	ldr	r3, [pc, #52]	; (400984 <gfx_mono_ssd1306_put_byte+0x40>)
  400950:	4798      	blx	r3
  400952:	42b0      	cmp	r0, r6
  400954:	d015      	beq.n	400982 <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  400956:	4632      	mov	r2, r6
  400958:	4629      	mov	r1, r5
  40095a:	4620      	mov	r0, r4
  40095c:	4b0a      	ldr	r3, [pc, #40]	; (400988 <gfx_mono_ssd1306_put_byte+0x44>)
  40095e:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  400960:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  400964:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  400968:	4c08      	ldr	r4, [pc, #32]	; (40098c <gfx_mono_ssd1306_put_byte+0x48>)
  40096a:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  40096c:	f3c5 1002 	ubfx	r0, r5, #4, #3
  400970:	f040 0010 	orr.w	r0, r0, #16
  400974:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  400976:	f005 000f 	and.w	r0, r5, #15
  40097a:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  40097c:	4630      	mov	r0, r6
  40097e:	4b04      	ldr	r3, [pc, #16]	; (400990 <gfx_mono_ssd1306_put_byte+0x4c>)
  400980:	4798      	blx	r3
  400982:	bd70      	pop	{r4, r5, r6, pc}
  400984:	00400739 	.word	0x00400739
  400988:	00400729 	.word	0x00400729
  40098c:	00400a55 	.word	0x00400a55
  400990:	00400c75 	.word	0x00400c75

00400994 <gfx_mono_ssd1306_init>:
{
  400994:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  400998:	480d      	ldr	r0, [pc, #52]	; (4009d0 <gfx_mono_ssd1306_init+0x3c>)
  40099a:	4b0e      	ldr	r3, [pc, #56]	; (4009d4 <gfx_mono_ssd1306_init+0x40>)
  40099c:	4798      	blx	r3
	ssd1306_init();
  40099e:	4b0e      	ldr	r3, [pc, #56]	; (4009d8 <gfx_mono_ssd1306_init+0x44>)
  4009a0:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  4009a2:	2040      	movs	r0, #64	; 0x40
  4009a4:	4b0d      	ldr	r3, [pc, #52]	; (4009dc <gfx_mono_ssd1306_init+0x48>)
  4009a6:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4009a8:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4009aa:	f04f 0801 	mov.w	r8, #1
  4009ae:	462f      	mov	r7, r5
  4009b0:	4e0b      	ldr	r6, [pc, #44]	; (4009e0 <gfx_mono_ssd1306_init+0x4c>)
{
  4009b2:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4009b4:	4643      	mov	r3, r8
  4009b6:	463a      	mov	r2, r7
  4009b8:	b2e1      	uxtb	r1, r4
  4009ba:	4628      	mov	r0, r5
  4009bc:	47b0      	blx	r6
  4009be:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  4009c0:	2c80      	cmp	r4, #128	; 0x80
  4009c2:	d1f7      	bne.n	4009b4 <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4009c4:	3501      	adds	r5, #1
  4009c6:	b2ed      	uxtb	r5, r5
  4009c8:	2d04      	cmp	r5, #4
  4009ca:	d1f2      	bne.n	4009b2 <gfx_mono_ssd1306_init+0x1e>
  4009cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4009d0:	204009f4 	.word	0x204009f4
  4009d4:	0040071d 	.word	0x0040071d
  4009d8:	00400a95 	.word	0x00400a95
  4009dc:	00400a55 	.word	0x00400a55
  4009e0:	00400945 	.word	0x00400945

004009e4 <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  4009e4:	09c3      	lsrs	r3, r0, #7
  4009e6:	d12a      	bne.n	400a3e <gfx_mono_ssd1306_draw_pixel+0x5a>
  4009e8:	291f      	cmp	r1, #31
  4009ea:	d828      	bhi.n	400a3e <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  4009ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4009f0:	4614      	mov	r4, r2
  4009f2:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  4009f4:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  4009f6:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  4009fa:	2201      	movs	r2, #1
  4009fc:	fa02 f701 	lsl.w	r7, r2, r1
  400a00:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  400a04:	4601      	mov	r1, r0
  400a06:	4630      	mov	r0, r6
  400a08:	4b0d      	ldr	r3, [pc, #52]	; (400a40 <gfx_mono_ssd1306_draw_pixel+0x5c>)
  400a0a:	4798      	blx	r3
  400a0c:	4602      	mov	r2, r0
	switch (color) {
  400a0e:	2c01      	cmp	r4, #1
  400a10:	d009      	beq.n	400a26 <gfx_mono_ssd1306_draw_pixel+0x42>
  400a12:	b164      	cbz	r4, 400a2e <gfx_mono_ssd1306_draw_pixel+0x4a>
  400a14:	2c02      	cmp	r4, #2
  400a16:	d00e      	beq.n	400a36 <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  400a18:	2300      	movs	r3, #0
  400a1a:	4629      	mov	r1, r5
  400a1c:	4630      	mov	r0, r6
  400a1e:	4c09      	ldr	r4, [pc, #36]	; (400a44 <gfx_mono_ssd1306_draw_pixel+0x60>)
  400a20:	47a0      	blx	r4
  400a22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  400a26:	ea48 0200 	orr.w	r2, r8, r0
  400a2a:	b2d2      	uxtb	r2, r2
		break;
  400a2c:	e7f4      	b.n	400a18 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  400a2e:	ea20 0207 	bic.w	r2, r0, r7
  400a32:	b2d2      	uxtb	r2, r2
		break;
  400a34:	e7f0      	b.n	400a18 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  400a36:	ea88 0200 	eor.w	r2, r8, r0
  400a3a:	b2d2      	uxtb	r2, r2
		break;
  400a3c:	e7ec      	b.n	400a18 <gfx_mono_ssd1306_draw_pixel+0x34>
  400a3e:	4770      	bx	lr
  400a40:	00400739 	.word	0x00400739
  400a44:	00400945 	.word	0x00400945

00400a48 <gfx_mono_ssd1306_get_byte>:
{
  400a48:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  400a4a:	4b01      	ldr	r3, [pc, #4]	; (400a50 <gfx_mono_ssd1306_get_byte+0x8>)
  400a4c:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  400a4e:	bd08      	pop	{r3, pc}
  400a50:	00400739 	.word	0x00400739

00400a54 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  400a54:	b538      	push	{r3, r4, r5, lr}
  400a56:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400a58:	2208      	movs	r2, #8
  400a5a:	4b09      	ldr	r3, [pc, #36]	; (400a80 <ssd1306_write_command+0x2c>)
  400a5c:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400a5e:	4c09      	ldr	r4, [pc, #36]	; (400a84 <ssd1306_write_command+0x30>)
  400a60:	2101      	movs	r1, #1
  400a62:	4620      	mov	r0, r4
  400a64:	4b08      	ldr	r3, [pc, #32]	; (400a88 <ssd1306_write_command+0x34>)
  400a66:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  400a68:	2301      	movs	r3, #1
  400a6a:	461a      	mov	r2, r3
  400a6c:	4629      	mov	r1, r5
  400a6e:	4620      	mov	r0, r4
  400a70:	4c06      	ldr	r4, [pc, #24]	; (400a8c <ssd1306_write_command+0x38>)
  400a72:	47a0      	blx	r4
	delay_us(10);
  400a74:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400a78:	4b05      	ldr	r3, [pc, #20]	; (400a90 <ssd1306_write_command+0x3c>)
  400a7a:	4798      	blx	r3
  400a7c:	bd38      	pop	{r3, r4, r5, pc}
  400a7e:	bf00      	nop
  400a80:	400e1000 	.word	0x400e1000
  400a84:	40008000 	.word	0x40008000
  400a88:	00400555 	.word	0x00400555
  400a8c:	0040056b 	.word	0x0040056b
  400a90:	20400001 	.word	0x20400001

00400a94 <ssd1306_init>:
{
  400a94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400a98:	4d66      	ldr	r5, [pc, #408]	; (400c34 <ssd1306_init+0x1a0>)
  400a9a:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  400a9e:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400aa0:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400aa4:	4b64      	ldr	r3, [pc, #400]	; (400c38 <ssd1306_init+0x1a4>)
  400aa6:	2708      	movs	r7, #8
  400aa8:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400aaa:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400aae:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400ab0:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  400ab4:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  400ab6:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400ab8:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400abc:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  400abe:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400ac2:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400ac4:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  400ac6:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400aca:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  400acc:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400ace:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400ad2:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400ad4:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400ad6:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400ada:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400adc:	f022 0208 	bic.w	r2, r2, #8
  400ae0:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400ae2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400ae4:	f022 0208 	bic.w	r2, r2, #8
  400ae8:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  400aea:	601f      	str	r7, [r3, #0]
  400aec:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400aee:	631f      	str	r7, [r3, #48]	; 0x30
  400af0:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400af2:	f8df 817c 	ldr.w	r8, [pc, #380]	; 400c70 <ssd1306_init+0x1dc>
  400af6:	2300      	movs	r3, #0
  400af8:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400afc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b00:	4640      	mov	r0, r8
  400b02:	4c4e      	ldr	r4, [pc, #312]	; (400c3c <ssd1306_init+0x1a8>)
  400b04:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400b06:	2300      	movs	r3, #0
  400b08:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400b0c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b10:	4640      	mov	r0, r8
  400b12:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400b14:	2300      	movs	r3, #0
  400b16:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400b1a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b1e:	4640      	mov	r0, r8
  400b20:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400b22:	2300      	movs	r3, #0
  400b24:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400b28:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b2c:	4640      	mov	r0, r8
  400b2e:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400b30:	2300      	movs	r3, #0
  400b32:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400b36:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b3a:	4640      	mov	r0, r8
  400b3c:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400b3e:	2300      	movs	r3, #0
  400b40:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400b44:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b48:	4640      	mov	r0, r8
  400b4a:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400b4c:	4c3c      	ldr	r4, [pc, #240]	; (400c40 <ssd1306_init+0x1ac>)
  400b4e:	f04f 0902 	mov.w	r9, #2
  400b52:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  400b56:	f04f 0880 	mov.w	r8, #128	; 0x80
  400b5a:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400b5e:	6863      	ldr	r3, [r4, #4]
  400b60:	f043 0301 	orr.w	r3, r3, #1
  400b64:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  400b66:	463a      	mov	r2, r7
  400b68:	2101      	movs	r1, #1
  400b6a:	4620      	mov	r0, r4
  400b6c:	4b35      	ldr	r3, [pc, #212]	; (400c44 <ssd1306_init+0x1b0>)
  400b6e:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  400b70:	2200      	movs	r2, #0
  400b72:	2101      	movs	r1, #1
  400b74:	4620      	mov	r0, r4
  400b76:	4b34      	ldr	r3, [pc, #208]	; (400c48 <ssd1306_init+0x1b4>)
  400b78:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  400b7a:	2200      	movs	r2, #0
  400b7c:	2101      	movs	r1, #1
  400b7e:	4620      	mov	r0, r4
  400b80:	4b32      	ldr	r3, [pc, #200]	; (400c4c <ssd1306_init+0x1b8>)
  400b82:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400b84:	6863      	ldr	r3, [r4, #4]
  400b86:	f023 0302 	bic.w	r3, r3, #2
  400b8a:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  400b8c:	2200      	movs	r2, #0
  400b8e:	2101      	movs	r1, #1
  400b90:	4620      	mov	r0, r4
  400b92:	4b2f      	ldr	r3, [pc, #188]	; (400c50 <ssd1306_init+0x1bc>)
  400b94:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400b96:	6863      	ldr	r3, [r4, #4]
  400b98:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400b9c:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400b9e:	6863      	ldr	r3, [r4, #4]
  400ba0:	f043 0310 	orr.w	r3, r3, #16
  400ba4:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(1000000, sysclk_get_peripheral_hz());
  400ba6:	492b      	ldr	r1, [pc, #172]	; (400c54 <ssd1306_init+0x1c0>)
  400ba8:	482b      	ldr	r0, [pc, #172]	; (400c58 <ssd1306_init+0x1c4>)
  400baa:	4b2c      	ldr	r3, [pc, #176]	; (400c5c <ssd1306_init+0x1c8>)
  400bac:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  400bae:	b2c2      	uxtb	r2, r0
  400bb0:	2101      	movs	r1, #1
  400bb2:	4620      	mov	r0, r4
  400bb4:	4b2a      	ldr	r3, [pc, #168]	; (400c60 <ssd1306_init+0x1cc>)
  400bb6:	4798      	blx	r3
		spi_enable_clock(SPI0);
  400bb8:	4620      	mov	r0, r4
  400bba:	4b2a      	ldr	r3, [pc, #168]	; (400c64 <ssd1306_init+0x1d0>)
  400bbc:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400bbe:	2301      	movs	r3, #1
  400bc0:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400bc2:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  400bc4:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400bc8:	4c27      	ldr	r4, [pc, #156]	; (400c68 <ssd1306_init+0x1d4>)
  400bca:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400bcc:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  400bce:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400bd2:	47a0      	blx	r4
  400bd4:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  400bd6:	20a8      	movs	r0, #168	; 0xa8
  400bd8:	4c24      	ldr	r4, [pc, #144]	; (400c6c <ssd1306_init+0x1d8>)
  400bda:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  400bdc:	201f      	movs	r0, #31
  400bde:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  400be0:	20d3      	movs	r0, #211	; 0xd3
  400be2:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  400be4:	2000      	movs	r0, #0
  400be6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  400be8:	2040      	movs	r0, #64	; 0x40
  400bea:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  400bec:	20a1      	movs	r0, #161	; 0xa1
  400bee:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400bf0:	20c8      	movs	r0, #200	; 0xc8
  400bf2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  400bf4:	20da      	movs	r0, #218	; 0xda
  400bf6:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  400bf8:	4648      	mov	r0, r9
  400bfa:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  400bfc:	2081      	movs	r0, #129	; 0x81
  400bfe:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  400c00:	208f      	movs	r0, #143	; 0x8f
  400c02:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  400c04:	20a4      	movs	r0, #164	; 0xa4
  400c06:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400c08:	20a6      	movs	r0, #166	; 0xa6
  400c0a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  400c0c:	20d5      	movs	r0, #213	; 0xd5
  400c0e:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  400c10:	4640      	mov	r0, r8
  400c12:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  400c14:	208d      	movs	r0, #141	; 0x8d
  400c16:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  400c18:	2014      	movs	r0, #20
  400c1a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  400c1c:	20db      	movs	r0, #219	; 0xdb
  400c1e:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  400c20:	2040      	movs	r0, #64	; 0x40
  400c22:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  400c24:	20d9      	movs	r0, #217	; 0xd9
  400c26:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400c28:	20f1      	movs	r0, #241	; 0xf1
  400c2a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400c2c:	20af      	movs	r0, #175	; 0xaf
  400c2e:	47a0      	blx	r4
  400c30:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400c34:	400e1200 	.word	0x400e1200
  400c38:	400e1000 	.word	0x400e1000
  400c3c:	00400e1d 	.word	0x00400e1d
  400c40:	40008000 	.word	0x40008000
  400c44:	004005db 	.word	0x004005db
  400c48:	0040059f 	.word	0x0040059f
  400c4c:	004005bd 	.word	0x004005bd
  400c50:	00400621 	.word	0x00400621
  400c54:	08f0d180 	.word	0x08f0d180
  400c58:	000f4240 	.word	0x000f4240
  400c5c:	00400635 	.word	0x00400635
  400c60:	0040064b 	.word	0x0040064b
  400c64:	00400529 	.word	0x00400529
  400c68:	20400001 	.word	0x20400001
  400c6c:	00400a55 	.word	0x00400a55
  400c70:	400e1400 	.word	0x400e1400

00400c74 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  400c74:	b538      	push	{r3, r4, r5, lr}
  400c76:	4605      	mov	r5, r0
  400c78:	2208      	movs	r2, #8
  400c7a:	4b09      	ldr	r3, [pc, #36]	; (400ca0 <ssd1306_write_data+0x2c>)
  400c7c:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400c7e:	4c09      	ldr	r4, [pc, #36]	; (400ca4 <ssd1306_write_data+0x30>)
  400c80:	2101      	movs	r1, #1
  400c82:	4620      	mov	r0, r4
  400c84:	4b08      	ldr	r3, [pc, #32]	; (400ca8 <ssd1306_write_data+0x34>)
  400c86:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  400c88:	2301      	movs	r3, #1
  400c8a:	461a      	mov	r2, r3
  400c8c:	4629      	mov	r1, r5
  400c8e:	4620      	mov	r0, r4
  400c90:	4c06      	ldr	r4, [pc, #24]	; (400cac <ssd1306_write_data+0x38>)
  400c92:	47a0      	blx	r4
	delay_us(10);
  400c94:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400c98:	4b05      	ldr	r3, [pc, #20]	; (400cb0 <ssd1306_write_data+0x3c>)
  400c9a:	4798      	blx	r3
  400c9c:	bd38      	pop	{r3, r4, r5, pc}
  400c9e:	bf00      	nop
  400ca0:	400e1000 	.word	0x400e1000
  400ca4:	40008000 	.word	0x40008000
  400ca8:	00400555 	.word	0x00400555
  400cac:	0040056b 	.word	0x0040056b
  400cb0:	20400001 	.word	0x20400001

00400cb4 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400cb4:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400cb6:	4810      	ldr	r0, [pc, #64]	; (400cf8 <sysclk_init+0x44>)
  400cb8:	4b10      	ldr	r3, [pc, #64]	; (400cfc <sysclk_init+0x48>)
  400cba:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400cbc:	213e      	movs	r1, #62	; 0x3e
  400cbe:	2000      	movs	r0, #0
  400cc0:	4b0f      	ldr	r3, [pc, #60]	; (400d00 <sysclk_init+0x4c>)
  400cc2:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400cc4:	4c0f      	ldr	r4, [pc, #60]	; (400d04 <sysclk_init+0x50>)
  400cc6:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400cc8:	2800      	cmp	r0, #0
  400cca:	d0fc      	beq.n	400cc6 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400ccc:	4b0e      	ldr	r3, [pc, #56]	; (400d08 <sysclk_init+0x54>)
  400cce:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400cd0:	4a0e      	ldr	r2, [pc, #56]	; (400d0c <sysclk_init+0x58>)
  400cd2:	4b0f      	ldr	r3, [pc, #60]	; (400d10 <sysclk_init+0x5c>)
  400cd4:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400cd6:	4c0f      	ldr	r4, [pc, #60]	; (400d14 <sysclk_init+0x60>)
  400cd8:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400cda:	2800      	cmp	r0, #0
  400cdc:	d0fc      	beq.n	400cd8 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400cde:	2002      	movs	r0, #2
  400ce0:	4b0d      	ldr	r3, [pc, #52]	; (400d18 <sysclk_init+0x64>)
  400ce2:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400ce4:	2000      	movs	r0, #0
  400ce6:	4b0d      	ldr	r3, [pc, #52]	; (400d1c <sysclk_init+0x68>)
  400ce8:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400cea:	4b0d      	ldr	r3, [pc, #52]	; (400d20 <sysclk_init+0x6c>)
  400cec:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400cee:	4802      	ldr	r0, [pc, #8]	; (400cf8 <sysclk_init+0x44>)
  400cf0:	4b02      	ldr	r3, [pc, #8]	; (400cfc <sysclk_init+0x48>)
  400cf2:	4798      	blx	r3
  400cf4:	bd10      	pop	{r4, pc}
  400cf6:	bf00      	nop
  400cf8:	11e1a300 	.word	0x11e1a300
  400cfc:	004012c1 	.word	0x004012c1
  400d00:	00401011 	.word	0x00401011
  400d04:	00401065 	.word	0x00401065
  400d08:	00401075 	.word	0x00401075
  400d0c:	20183f01 	.word	0x20183f01
  400d10:	400e0600 	.word	0x400e0600
  400d14:	00401085 	.word	0x00401085
  400d18:	00400f75 	.word	0x00400f75
  400d1c:	00400fad 	.word	0x00400fad
  400d20:	004011b5 	.word	0x004011b5

00400d24 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400d24:	6301      	str	r1, [r0, #48]	; 0x30
  400d26:	4770      	bx	lr

00400d28 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400d28:	6341      	str	r1, [r0, #52]	; 0x34
  400d2a:	4770      	bx	lr

00400d2c <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400d2c:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400d2e:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400d32:	d03a      	beq.n	400daa <pio_set_peripheral+0x7e>
  400d34:	d813      	bhi.n	400d5e <pio_set_peripheral+0x32>
  400d36:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400d3a:	d025      	beq.n	400d88 <pio_set_peripheral+0x5c>
  400d3c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400d40:	d10a      	bne.n	400d58 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d42:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400d44:	4313      	orrs	r3, r2
  400d46:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400d48:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400d4a:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400d4c:	400b      	ands	r3, r1
  400d4e:	ea23 0302 	bic.w	r3, r3, r2
  400d52:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400d54:	6042      	str	r2, [r0, #4]
  400d56:	4770      	bx	lr
	switch (ul_type) {
  400d58:	2900      	cmp	r1, #0
  400d5a:	d1fb      	bne.n	400d54 <pio_set_peripheral+0x28>
  400d5c:	4770      	bx	lr
  400d5e:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400d62:	d021      	beq.n	400da8 <pio_set_peripheral+0x7c>
  400d64:	d809      	bhi.n	400d7a <pio_set_peripheral+0x4e>
  400d66:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400d6a:	d1f3      	bne.n	400d54 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d6c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400d6e:	4313      	orrs	r3, r2
  400d70:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400d72:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400d74:	4313      	orrs	r3, r2
  400d76:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400d78:	e7ec      	b.n	400d54 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400d7a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400d7e:	d013      	beq.n	400da8 <pio_set_peripheral+0x7c>
  400d80:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400d84:	d010      	beq.n	400da8 <pio_set_peripheral+0x7c>
  400d86:	e7e5      	b.n	400d54 <pio_set_peripheral+0x28>
{
  400d88:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d8a:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400d8c:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400d8e:	43d3      	mvns	r3, r2
  400d90:	4021      	ands	r1, r4
  400d92:	461c      	mov	r4, r3
  400d94:	4019      	ands	r1, r3
  400d96:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400d98:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400d9a:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400d9c:	400b      	ands	r3, r1
  400d9e:	4023      	ands	r3, r4
  400da0:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400da2:	6042      	str	r2, [r0, #4]
}
  400da4:	f85d 4b04 	ldr.w	r4, [sp], #4
  400da8:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400daa:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400dac:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400dae:	400b      	ands	r3, r1
  400db0:	ea23 0302 	bic.w	r3, r3, r2
  400db4:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400db6:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400db8:	4313      	orrs	r3, r2
  400dba:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400dbc:	e7ca      	b.n	400d54 <pio_set_peripheral+0x28>

00400dbe <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400dbe:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400dc0:	f012 0f01 	tst.w	r2, #1
  400dc4:	d10d      	bne.n	400de2 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400dc6:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400dc8:	f012 0f0a 	tst.w	r2, #10
  400dcc:	d00b      	beq.n	400de6 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400dce:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400dd0:	f012 0f02 	tst.w	r2, #2
  400dd4:	d109      	bne.n	400dea <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400dd6:	f012 0f08 	tst.w	r2, #8
  400dda:	d008      	beq.n	400dee <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400ddc:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400de0:	e005      	b.n	400dee <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400de2:	6641      	str	r1, [r0, #100]	; 0x64
  400de4:	e7f0      	b.n	400dc8 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400de6:	6241      	str	r1, [r0, #36]	; 0x24
  400de8:	e7f2      	b.n	400dd0 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400dea:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400dee:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400df0:	6001      	str	r1, [r0, #0]
  400df2:	4770      	bx	lr

00400df4 <pio_set_output>:
{
  400df4:	b410      	push	{r4}
  400df6:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400df8:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400dfa:	b94c      	cbnz	r4, 400e10 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400dfc:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400dfe:	b14b      	cbz	r3, 400e14 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400e00:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400e02:	b94a      	cbnz	r2, 400e18 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400e04:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400e06:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400e08:	6001      	str	r1, [r0, #0]
}
  400e0a:	f85d 4b04 	ldr.w	r4, [sp], #4
  400e0e:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400e10:	6641      	str	r1, [r0, #100]	; 0x64
  400e12:	e7f4      	b.n	400dfe <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400e14:	6541      	str	r1, [r0, #84]	; 0x54
  400e16:	e7f4      	b.n	400e02 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400e18:	6301      	str	r1, [r0, #48]	; 0x30
  400e1a:	e7f4      	b.n	400e06 <pio_set_output+0x12>

00400e1c <pio_configure>:
{
  400e1c:	b570      	push	{r4, r5, r6, lr}
  400e1e:	b082      	sub	sp, #8
  400e20:	4605      	mov	r5, r0
  400e22:	4616      	mov	r6, r2
  400e24:	461c      	mov	r4, r3
	switch (ul_type) {
  400e26:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400e2a:	d014      	beq.n	400e56 <pio_configure+0x3a>
  400e2c:	d90a      	bls.n	400e44 <pio_configure+0x28>
  400e2e:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400e32:	d024      	beq.n	400e7e <pio_configure+0x62>
  400e34:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400e38:	d021      	beq.n	400e7e <pio_configure+0x62>
  400e3a:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400e3e:	d017      	beq.n	400e70 <pio_configure+0x54>
		return 0;
  400e40:	2000      	movs	r0, #0
  400e42:	e01a      	b.n	400e7a <pio_configure+0x5e>
	switch (ul_type) {
  400e44:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400e48:	d005      	beq.n	400e56 <pio_configure+0x3a>
  400e4a:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400e4e:	d002      	beq.n	400e56 <pio_configure+0x3a>
  400e50:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400e54:	d1f4      	bne.n	400e40 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400e56:	4632      	mov	r2, r6
  400e58:	4628      	mov	r0, r5
  400e5a:	4b11      	ldr	r3, [pc, #68]	; (400ea0 <pio_configure+0x84>)
  400e5c:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400e5e:	f014 0f01 	tst.w	r4, #1
  400e62:	d102      	bne.n	400e6a <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400e64:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400e66:	2001      	movs	r0, #1
  400e68:	e007      	b.n	400e7a <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400e6a:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400e6c:	2001      	movs	r0, #1
  400e6e:	e004      	b.n	400e7a <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400e70:	461a      	mov	r2, r3
  400e72:	4631      	mov	r1, r6
  400e74:	4b0b      	ldr	r3, [pc, #44]	; (400ea4 <pio_configure+0x88>)
  400e76:	4798      	blx	r3
	return 1;
  400e78:	2001      	movs	r0, #1
}
  400e7a:	b002      	add	sp, #8
  400e7c:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400e7e:	f004 0301 	and.w	r3, r4, #1
  400e82:	9300      	str	r3, [sp, #0]
  400e84:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400e88:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400e8c:	bf14      	ite	ne
  400e8e:	2200      	movne	r2, #0
  400e90:	2201      	moveq	r2, #1
  400e92:	4631      	mov	r1, r6
  400e94:	4628      	mov	r0, r5
  400e96:	4c04      	ldr	r4, [pc, #16]	; (400ea8 <pio_configure+0x8c>)
  400e98:	47a0      	blx	r4
	return 1;
  400e9a:	2001      	movs	r0, #1
		break;
  400e9c:	e7ed      	b.n	400e7a <pio_configure+0x5e>
  400e9e:	bf00      	nop
  400ea0:	00400d2d 	.word	0x00400d2d
  400ea4:	00400dbf 	.word	0x00400dbf
  400ea8:	00400df5 	.word	0x00400df5

00400eac <pio_get_output_data_status>:
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  400eac:	6b83      	ldr	r3, [r0, #56]	; 0x38
  400eae:	420b      	tst	r3, r1
}
  400eb0:	bf14      	ite	ne
  400eb2:	2001      	movne	r0, #1
  400eb4:	2000      	moveq	r0, #0
  400eb6:	4770      	bx	lr

00400eb8 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400eb8:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400eba:	4770      	bx	lr

00400ebc <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400ebc:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400ebe:	4770      	bx	lr

00400ec0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400ec0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400ec4:	4604      	mov	r4, r0
  400ec6:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400ec8:	4b0e      	ldr	r3, [pc, #56]	; (400f04 <pio_handler_process+0x44>)
  400eca:	4798      	blx	r3
  400ecc:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400ece:	4620      	mov	r0, r4
  400ed0:	4b0d      	ldr	r3, [pc, #52]	; (400f08 <pio_handler_process+0x48>)
  400ed2:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400ed4:	4005      	ands	r5, r0
  400ed6:	d013      	beq.n	400f00 <pio_handler_process+0x40>
  400ed8:	4c0c      	ldr	r4, [pc, #48]	; (400f0c <pio_handler_process+0x4c>)
  400eda:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400ede:	e003      	b.n	400ee8 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400ee0:	42b4      	cmp	r4, r6
  400ee2:	d00d      	beq.n	400f00 <pio_handler_process+0x40>
  400ee4:	3410      	adds	r4, #16
		while (status != 0) {
  400ee6:	b15d      	cbz	r5, 400f00 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400ee8:	6820      	ldr	r0, [r4, #0]
  400eea:	4540      	cmp	r0, r8
  400eec:	d1f8      	bne.n	400ee0 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400eee:	6861      	ldr	r1, [r4, #4]
  400ef0:	4229      	tst	r1, r5
  400ef2:	d0f5      	beq.n	400ee0 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400ef4:	68e3      	ldr	r3, [r4, #12]
  400ef6:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400ef8:	6863      	ldr	r3, [r4, #4]
  400efa:	ea25 0503 	bic.w	r5, r5, r3
  400efe:	e7ef      	b.n	400ee0 <pio_handler_process+0x20>
  400f00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400f04:	00400eb9 	.word	0x00400eb9
  400f08:	00400ebd 	.word	0x00400ebd
  400f0c:	20400bf4 	.word	0x20400bf4

00400f10 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400f10:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400f12:	210a      	movs	r1, #10
  400f14:	4801      	ldr	r0, [pc, #4]	; (400f1c <PIOA_Handler+0xc>)
  400f16:	4b02      	ldr	r3, [pc, #8]	; (400f20 <PIOA_Handler+0x10>)
  400f18:	4798      	blx	r3
  400f1a:	bd08      	pop	{r3, pc}
  400f1c:	400e0e00 	.word	0x400e0e00
  400f20:	00400ec1 	.word	0x00400ec1

00400f24 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400f24:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400f26:	210b      	movs	r1, #11
  400f28:	4801      	ldr	r0, [pc, #4]	; (400f30 <PIOB_Handler+0xc>)
  400f2a:	4b02      	ldr	r3, [pc, #8]	; (400f34 <PIOB_Handler+0x10>)
  400f2c:	4798      	blx	r3
  400f2e:	bd08      	pop	{r3, pc}
  400f30:	400e1000 	.word	0x400e1000
  400f34:	00400ec1 	.word	0x00400ec1

00400f38 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400f38:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400f3a:	210c      	movs	r1, #12
  400f3c:	4801      	ldr	r0, [pc, #4]	; (400f44 <PIOC_Handler+0xc>)
  400f3e:	4b02      	ldr	r3, [pc, #8]	; (400f48 <PIOC_Handler+0x10>)
  400f40:	4798      	blx	r3
  400f42:	bd08      	pop	{r3, pc}
  400f44:	400e1200 	.word	0x400e1200
  400f48:	00400ec1 	.word	0x00400ec1

00400f4c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400f4c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400f4e:	2110      	movs	r1, #16
  400f50:	4801      	ldr	r0, [pc, #4]	; (400f58 <PIOD_Handler+0xc>)
  400f52:	4b02      	ldr	r3, [pc, #8]	; (400f5c <PIOD_Handler+0x10>)
  400f54:	4798      	blx	r3
  400f56:	bd08      	pop	{r3, pc}
  400f58:	400e1400 	.word	0x400e1400
  400f5c:	00400ec1 	.word	0x00400ec1

00400f60 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400f60:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400f62:	2111      	movs	r1, #17
  400f64:	4801      	ldr	r0, [pc, #4]	; (400f6c <PIOE_Handler+0xc>)
  400f66:	4b02      	ldr	r3, [pc, #8]	; (400f70 <PIOE_Handler+0x10>)
  400f68:	4798      	blx	r3
  400f6a:	bd08      	pop	{r3, pc}
  400f6c:	400e1600 	.word	0x400e1600
  400f70:	00400ec1 	.word	0x00400ec1

00400f74 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400f74:	2803      	cmp	r0, #3
  400f76:	d011      	beq.n	400f9c <pmc_mck_set_division+0x28>
  400f78:	2804      	cmp	r0, #4
  400f7a:	d012      	beq.n	400fa2 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400f7c:	2802      	cmp	r0, #2
  400f7e:	bf0c      	ite	eq
  400f80:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400f84:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400f86:	4a08      	ldr	r2, [pc, #32]	; (400fa8 <pmc_mck_set_division+0x34>)
  400f88:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400f8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400f8e:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400f90:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400f92:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f94:	f013 0f08 	tst.w	r3, #8
  400f98:	d0fb      	beq.n	400f92 <pmc_mck_set_division+0x1e>
}
  400f9a:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400f9c:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400fa0:	e7f1      	b.n	400f86 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400fa2:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400fa6:	e7ee      	b.n	400f86 <pmc_mck_set_division+0x12>
  400fa8:	400e0600 	.word	0x400e0600

00400fac <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400fac:	4a17      	ldr	r2, [pc, #92]	; (40100c <pmc_switch_mck_to_pllack+0x60>)
  400fae:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400fb0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400fb4:	4318      	orrs	r0, r3
  400fb6:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400fb8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400fba:	f013 0f08 	tst.w	r3, #8
  400fbe:	d10a      	bne.n	400fd6 <pmc_switch_mck_to_pllack+0x2a>
  400fc0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400fc4:	4911      	ldr	r1, [pc, #68]	; (40100c <pmc_switch_mck_to_pllack+0x60>)
  400fc6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400fc8:	f012 0f08 	tst.w	r2, #8
  400fcc:	d103      	bne.n	400fd6 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400fce:	3b01      	subs	r3, #1
  400fd0:	d1f9      	bne.n	400fc6 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400fd2:	2001      	movs	r0, #1
  400fd4:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400fd6:	4a0d      	ldr	r2, [pc, #52]	; (40100c <pmc_switch_mck_to_pllack+0x60>)
  400fd8:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400fda:	f023 0303 	bic.w	r3, r3, #3
  400fde:	f043 0302 	orr.w	r3, r3, #2
  400fe2:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400fe4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400fe6:	f013 0f08 	tst.w	r3, #8
  400fea:	d10a      	bne.n	401002 <pmc_switch_mck_to_pllack+0x56>
  400fec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400ff0:	4906      	ldr	r1, [pc, #24]	; (40100c <pmc_switch_mck_to_pllack+0x60>)
  400ff2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400ff4:	f012 0f08 	tst.w	r2, #8
  400ff8:	d105      	bne.n	401006 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400ffa:	3b01      	subs	r3, #1
  400ffc:	d1f9      	bne.n	400ff2 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400ffe:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401000:	4770      	bx	lr
	return 0;
  401002:	2000      	movs	r0, #0
  401004:	4770      	bx	lr
  401006:	2000      	movs	r0, #0
  401008:	4770      	bx	lr
  40100a:	bf00      	nop
  40100c:	400e0600 	.word	0x400e0600

00401010 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401010:	b9a0      	cbnz	r0, 40103c <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401012:	480e      	ldr	r0, [pc, #56]	; (40104c <pmc_switch_mainck_to_xtal+0x3c>)
  401014:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401016:	0209      	lsls	r1, r1, #8
  401018:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40101a:	4a0d      	ldr	r2, [pc, #52]	; (401050 <pmc_switch_mainck_to_xtal+0x40>)
  40101c:	401a      	ands	r2, r3
  40101e:	4b0d      	ldr	r3, [pc, #52]	; (401054 <pmc_switch_mainck_to_xtal+0x44>)
  401020:	4313      	orrs	r3, r2
  401022:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401024:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401026:	4602      	mov	r2, r0
  401028:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40102a:	f013 0f01 	tst.w	r3, #1
  40102e:	d0fb      	beq.n	401028 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401030:	4a06      	ldr	r2, [pc, #24]	; (40104c <pmc_switch_mainck_to_xtal+0x3c>)
  401032:	6a11      	ldr	r1, [r2, #32]
  401034:	4b08      	ldr	r3, [pc, #32]	; (401058 <pmc_switch_mainck_to_xtal+0x48>)
  401036:	430b      	orrs	r3, r1
  401038:	6213      	str	r3, [r2, #32]
  40103a:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40103c:	4903      	ldr	r1, [pc, #12]	; (40104c <pmc_switch_mainck_to_xtal+0x3c>)
  40103e:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401040:	4a06      	ldr	r2, [pc, #24]	; (40105c <pmc_switch_mainck_to_xtal+0x4c>)
  401042:	401a      	ands	r2, r3
  401044:	4b06      	ldr	r3, [pc, #24]	; (401060 <pmc_switch_mainck_to_xtal+0x50>)
  401046:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401048:	620b      	str	r3, [r1, #32]
  40104a:	4770      	bx	lr
  40104c:	400e0600 	.word	0x400e0600
  401050:	ffc8fffc 	.word	0xffc8fffc
  401054:	00370001 	.word	0x00370001
  401058:	01370000 	.word	0x01370000
  40105c:	fec8fffc 	.word	0xfec8fffc
  401060:	01370002 	.word	0x01370002

00401064 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401064:	4b02      	ldr	r3, [pc, #8]	; (401070 <pmc_osc_is_ready_mainck+0xc>)
  401066:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401068:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  40106c:	4770      	bx	lr
  40106e:	bf00      	nop
  401070:	400e0600 	.word	0x400e0600

00401074 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401074:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401078:	4b01      	ldr	r3, [pc, #4]	; (401080 <pmc_disable_pllack+0xc>)
  40107a:	629a      	str	r2, [r3, #40]	; 0x28
  40107c:	4770      	bx	lr
  40107e:	bf00      	nop
  401080:	400e0600 	.word	0x400e0600

00401084 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401084:	4b02      	ldr	r3, [pc, #8]	; (401090 <pmc_is_locked_pllack+0xc>)
  401086:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401088:	f000 0002 	and.w	r0, r0, #2
  40108c:	4770      	bx	lr
  40108e:	bf00      	nop
  401090:	400e0600 	.word	0x400e0600

00401094 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401094:	283f      	cmp	r0, #63	; 0x3f
  401096:	d81e      	bhi.n	4010d6 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401098:	281f      	cmp	r0, #31
  40109a:	d80c      	bhi.n	4010b6 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  40109c:	4b11      	ldr	r3, [pc, #68]	; (4010e4 <pmc_enable_periph_clk+0x50>)
  40109e:	699a      	ldr	r2, [r3, #24]
  4010a0:	2301      	movs	r3, #1
  4010a2:	4083      	lsls	r3, r0
  4010a4:	4393      	bics	r3, r2
  4010a6:	d018      	beq.n	4010da <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  4010a8:	2301      	movs	r3, #1
  4010aa:	fa03 f000 	lsl.w	r0, r3, r0
  4010ae:	4b0d      	ldr	r3, [pc, #52]	; (4010e4 <pmc_enable_periph_clk+0x50>)
  4010b0:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4010b2:	2000      	movs	r0, #0
  4010b4:	4770      	bx	lr
		ul_id -= 32;
  4010b6:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4010b8:	4b0a      	ldr	r3, [pc, #40]	; (4010e4 <pmc_enable_periph_clk+0x50>)
  4010ba:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4010be:	2301      	movs	r3, #1
  4010c0:	4083      	lsls	r3, r0
  4010c2:	4393      	bics	r3, r2
  4010c4:	d00b      	beq.n	4010de <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4010c6:	2301      	movs	r3, #1
  4010c8:	fa03 f000 	lsl.w	r0, r3, r0
  4010cc:	4b05      	ldr	r3, [pc, #20]	; (4010e4 <pmc_enable_periph_clk+0x50>)
  4010ce:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  4010d2:	2000      	movs	r0, #0
  4010d4:	4770      	bx	lr
		return 1;
  4010d6:	2001      	movs	r0, #1
  4010d8:	4770      	bx	lr
	return 0;
  4010da:	2000      	movs	r0, #0
  4010dc:	4770      	bx	lr
  4010de:	2000      	movs	r0, #0
}
  4010e0:	4770      	bx	lr
  4010e2:	bf00      	nop
  4010e4:	400e0600 	.word	0x400e0600

004010e8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4010e8:	e7fe      	b.n	4010e8 <Dummy_Handler>
	...

004010ec <Reset_Handler>:
{
  4010ec:	b500      	push	{lr}
  4010ee:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  4010f0:	4b25      	ldr	r3, [pc, #148]	; (401188 <Reset_Handler+0x9c>)
  4010f2:	4a26      	ldr	r2, [pc, #152]	; (40118c <Reset_Handler+0xa0>)
  4010f4:	429a      	cmp	r2, r3
  4010f6:	d010      	beq.n	40111a <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  4010f8:	4b25      	ldr	r3, [pc, #148]	; (401190 <Reset_Handler+0xa4>)
  4010fa:	4a23      	ldr	r2, [pc, #140]	; (401188 <Reset_Handler+0x9c>)
  4010fc:	429a      	cmp	r2, r3
  4010fe:	d20c      	bcs.n	40111a <Reset_Handler+0x2e>
  401100:	3b01      	subs	r3, #1
  401102:	1a9b      	subs	r3, r3, r2
  401104:	f023 0303 	bic.w	r3, r3, #3
  401108:	3304      	adds	r3, #4
  40110a:	4413      	add	r3, r2
  40110c:	491f      	ldr	r1, [pc, #124]	; (40118c <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  40110e:	f851 0b04 	ldr.w	r0, [r1], #4
  401112:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  401116:	429a      	cmp	r2, r3
  401118:	d1f9      	bne.n	40110e <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  40111a:	4b1e      	ldr	r3, [pc, #120]	; (401194 <Reset_Handler+0xa8>)
  40111c:	4a1e      	ldr	r2, [pc, #120]	; (401198 <Reset_Handler+0xac>)
  40111e:	429a      	cmp	r2, r3
  401120:	d20a      	bcs.n	401138 <Reset_Handler+0x4c>
  401122:	3b01      	subs	r3, #1
  401124:	1a9b      	subs	r3, r3, r2
  401126:	f023 0303 	bic.w	r3, r3, #3
  40112a:	3304      	adds	r3, #4
  40112c:	4413      	add	r3, r2
                *pDest++ = 0;
  40112e:	2100      	movs	r1, #0
  401130:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  401134:	4293      	cmp	r3, r2
  401136:	d1fb      	bne.n	401130 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401138:	4a18      	ldr	r2, [pc, #96]	; (40119c <Reset_Handler+0xb0>)
  40113a:	4b19      	ldr	r3, [pc, #100]	; (4011a0 <Reset_Handler+0xb4>)
  40113c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401140:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401142:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401146:	fab3 f383 	clz	r3, r3
  40114a:	095b      	lsrs	r3, r3, #5
  40114c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  40114e:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  401150:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401154:	2200      	movs	r2, #0
  401156:	4b13      	ldr	r3, [pc, #76]	; (4011a4 <Reset_Handler+0xb8>)
  401158:	701a      	strb	r2, [r3, #0]
	return flags;
  40115a:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  40115c:	4a12      	ldr	r2, [pc, #72]	; (4011a8 <Reset_Handler+0xbc>)
  40115e:	6813      	ldr	r3, [r2, #0]
  401160:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401164:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  401166:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40116a:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40116e:	b129      	cbz	r1, 40117c <Reset_Handler+0x90>
		cpu_irq_enable();
  401170:	2201      	movs	r2, #1
  401172:	4b0c      	ldr	r3, [pc, #48]	; (4011a4 <Reset_Handler+0xb8>)
  401174:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  401176:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40117a:	b662      	cpsie	i
        __libc_init_array();
  40117c:	4b0b      	ldr	r3, [pc, #44]	; (4011ac <Reset_Handler+0xc0>)
  40117e:	4798      	blx	r3
        main();
  401180:	4b0b      	ldr	r3, [pc, #44]	; (4011b0 <Reset_Handler+0xc4>)
  401182:	4798      	blx	r3
  401184:	e7fe      	b.n	401184 <Reset_Handler+0x98>
  401186:	bf00      	nop
  401188:	20400000 	.word	0x20400000
  40118c:	0040701c 	.word	0x0040701c
  401190:	204009d0 	.word	0x204009d0
  401194:	20400cc8 	.word	0x20400cc8
  401198:	204009d0 	.word	0x204009d0
  40119c:	e000ed00 	.word	0xe000ed00
  4011a0:	00400000 	.word	0x00400000
  4011a4:	20400018 	.word	0x20400018
  4011a8:	e000ed88 	.word	0xe000ed88
  4011ac:	00401cf5 	.word	0x00401cf5
  4011b0:	004017f5 	.word	0x004017f5

004011b4 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4011b4:	4b3b      	ldr	r3, [pc, #236]	; (4012a4 <SystemCoreClockUpdate+0xf0>)
  4011b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4011b8:	f003 0303 	and.w	r3, r3, #3
  4011bc:	2b01      	cmp	r3, #1
  4011be:	d01d      	beq.n	4011fc <SystemCoreClockUpdate+0x48>
  4011c0:	b183      	cbz	r3, 4011e4 <SystemCoreClockUpdate+0x30>
  4011c2:	2b02      	cmp	r3, #2
  4011c4:	d036      	beq.n	401234 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4011c6:	4b37      	ldr	r3, [pc, #220]	; (4012a4 <SystemCoreClockUpdate+0xf0>)
  4011c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4011ca:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4011ce:	2b70      	cmp	r3, #112	; 0x70
  4011d0:	d05f      	beq.n	401292 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4011d2:	4b34      	ldr	r3, [pc, #208]	; (4012a4 <SystemCoreClockUpdate+0xf0>)
  4011d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4011d6:	4934      	ldr	r1, [pc, #208]	; (4012a8 <SystemCoreClockUpdate+0xf4>)
  4011d8:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4011dc:	680b      	ldr	r3, [r1, #0]
  4011de:	40d3      	lsrs	r3, r2
  4011e0:	600b      	str	r3, [r1, #0]
  4011e2:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4011e4:	4b31      	ldr	r3, [pc, #196]	; (4012ac <SystemCoreClockUpdate+0xf8>)
  4011e6:	695b      	ldr	r3, [r3, #20]
  4011e8:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4011ec:	bf14      	ite	ne
  4011ee:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4011f2:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4011f6:	4b2c      	ldr	r3, [pc, #176]	; (4012a8 <SystemCoreClockUpdate+0xf4>)
  4011f8:	601a      	str	r2, [r3, #0]
  4011fa:	e7e4      	b.n	4011c6 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4011fc:	4b29      	ldr	r3, [pc, #164]	; (4012a4 <SystemCoreClockUpdate+0xf0>)
  4011fe:	6a1b      	ldr	r3, [r3, #32]
  401200:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401204:	d003      	beq.n	40120e <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401206:	4a2a      	ldr	r2, [pc, #168]	; (4012b0 <SystemCoreClockUpdate+0xfc>)
  401208:	4b27      	ldr	r3, [pc, #156]	; (4012a8 <SystemCoreClockUpdate+0xf4>)
  40120a:	601a      	str	r2, [r3, #0]
  40120c:	e7db      	b.n	4011c6 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40120e:	4a29      	ldr	r2, [pc, #164]	; (4012b4 <SystemCoreClockUpdate+0x100>)
  401210:	4b25      	ldr	r3, [pc, #148]	; (4012a8 <SystemCoreClockUpdate+0xf4>)
  401212:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401214:	4b23      	ldr	r3, [pc, #140]	; (4012a4 <SystemCoreClockUpdate+0xf0>)
  401216:	6a1b      	ldr	r3, [r3, #32]
  401218:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40121c:	2b10      	cmp	r3, #16
  40121e:	d005      	beq.n	40122c <SystemCoreClockUpdate+0x78>
  401220:	2b20      	cmp	r3, #32
  401222:	d1d0      	bne.n	4011c6 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  401224:	4a22      	ldr	r2, [pc, #136]	; (4012b0 <SystemCoreClockUpdate+0xfc>)
  401226:	4b20      	ldr	r3, [pc, #128]	; (4012a8 <SystemCoreClockUpdate+0xf4>)
  401228:	601a      	str	r2, [r3, #0]
          break;
  40122a:	e7cc      	b.n	4011c6 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  40122c:	4a22      	ldr	r2, [pc, #136]	; (4012b8 <SystemCoreClockUpdate+0x104>)
  40122e:	4b1e      	ldr	r3, [pc, #120]	; (4012a8 <SystemCoreClockUpdate+0xf4>)
  401230:	601a      	str	r2, [r3, #0]
          break;
  401232:	e7c8      	b.n	4011c6 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401234:	4b1b      	ldr	r3, [pc, #108]	; (4012a4 <SystemCoreClockUpdate+0xf0>)
  401236:	6a1b      	ldr	r3, [r3, #32]
  401238:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40123c:	d016      	beq.n	40126c <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40123e:	4a1c      	ldr	r2, [pc, #112]	; (4012b0 <SystemCoreClockUpdate+0xfc>)
  401240:	4b19      	ldr	r3, [pc, #100]	; (4012a8 <SystemCoreClockUpdate+0xf4>)
  401242:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401244:	4b17      	ldr	r3, [pc, #92]	; (4012a4 <SystemCoreClockUpdate+0xf0>)
  401246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401248:	f003 0303 	and.w	r3, r3, #3
  40124c:	2b02      	cmp	r3, #2
  40124e:	d1ba      	bne.n	4011c6 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401250:	4a14      	ldr	r2, [pc, #80]	; (4012a4 <SystemCoreClockUpdate+0xf0>)
  401252:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401254:	6a92      	ldr	r2, [r2, #40]	; 0x28
  401256:	4814      	ldr	r0, [pc, #80]	; (4012a8 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401258:	f3c1 410a 	ubfx	r1, r1, #16, #11
  40125c:	6803      	ldr	r3, [r0, #0]
  40125e:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401262:	b2d2      	uxtb	r2, r2
  401264:	fbb3 f3f2 	udiv	r3, r3, r2
  401268:	6003      	str	r3, [r0, #0]
  40126a:	e7ac      	b.n	4011c6 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40126c:	4a11      	ldr	r2, [pc, #68]	; (4012b4 <SystemCoreClockUpdate+0x100>)
  40126e:	4b0e      	ldr	r3, [pc, #56]	; (4012a8 <SystemCoreClockUpdate+0xf4>)
  401270:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401272:	4b0c      	ldr	r3, [pc, #48]	; (4012a4 <SystemCoreClockUpdate+0xf0>)
  401274:	6a1b      	ldr	r3, [r3, #32]
  401276:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40127a:	2b10      	cmp	r3, #16
  40127c:	d005      	beq.n	40128a <SystemCoreClockUpdate+0xd6>
  40127e:	2b20      	cmp	r3, #32
  401280:	d1e0      	bne.n	401244 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  401282:	4a0b      	ldr	r2, [pc, #44]	; (4012b0 <SystemCoreClockUpdate+0xfc>)
  401284:	4b08      	ldr	r3, [pc, #32]	; (4012a8 <SystemCoreClockUpdate+0xf4>)
  401286:	601a      	str	r2, [r3, #0]
          break;
  401288:	e7dc      	b.n	401244 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  40128a:	4a0b      	ldr	r2, [pc, #44]	; (4012b8 <SystemCoreClockUpdate+0x104>)
  40128c:	4b06      	ldr	r3, [pc, #24]	; (4012a8 <SystemCoreClockUpdate+0xf4>)
  40128e:	601a      	str	r2, [r3, #0]
          break;
  401290:	e7d8      	b.n	401244 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  401292:	4a05      	ldr	r2, [pc, #20]	; (4012a8 <SystemCoreClockUpdate+0xf4>)
  401294:	6813      	ldr	r3, [r2, #0]
  401296:	4909      	ldr	r1, [pc, #36]	; (4012bc <SystemCoreClockUpdate+0x108>)
  401298:	fba1 1303 	umull	r1, r3, r1, r3
  40129c:	085b      	lsrs	r3, r3, #1
  40129e:	6013      	str	r3, [r2, #0]
  4012a0:	4770      	bx	lr
  4012a2:	bf00      	nop
  4012a4:	400e0600 	.word	0x400e0600
  4012a8:	2040001c 	.word	0x2040001c
  4012ac:	400e1810 	.word	0x400e1810
  4012b0:	00b71b00 	.word	0x00b71b00
  4012b4:	003d0900 	.word	0x003d0900
  4012b8:	007a1200 	.word	0x007a1200
  4012bc:	aaaaaaab 	.word	0xaaaaaaab

004012c0 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4012c0:	4b16      	ldr	r3, [pc, #88]	; (40131c <system_init_flash+0x5c>)
  4012c2:	4298      	cmp	r0, r3
  4012c4:	d913      	bls.n	4012ee <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4012c6:	4b16      	ldr	r3, [pc, #88]	; (401320 <system_init_flash+0x60>)
  4012c8:	4298      	cmp	r0, r3
  4012ca:	d915      	bls.n	4012f8 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4012cc:	4b15      	ldr	r3, [pc, #84]	; (401324 <system_init_flash+0x64>)
  4012ce:	4298      	cmp	r0, r3
  4012d0:	d916      	bls.n	401300 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4012d2:	4b15      	ldr	r3, [pc, #84]	; (401328 <system_init_flash+0x68>)
  4012d4:	4298      	cmp	r0, r3
  4012d6:	d917      	bls.n	401308 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4012d8:	4b14      	ldr	r3, [pc, #80]	; (40132c <system_init_flash+0x6c>)
  4012da:	4298      	cmp	r0, r3
  4012dc:	d918      	bls.n	401310 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4012de:	4b14      	ldr	r3, [pc, #80]	; (401330 <system_init_flash+0x70>)
  4012e0:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4012e2:	bf94      	ite	ls
  4012e4:	4a13      	ldrls	r2, [pc, #76]	; (401334 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4012e6:	4a14      	ldrhi	r2, [pc, #80]	; (401338 <system_init_flash+0x78>)
  4012e8:	4b14      	ldr	r3, [pc, #80]	; (40133c <system_init_flash+0x7c>)
  4012ea:	601a      	str	r2, [r3, #0]
  4012ec:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4012ee:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4012f2:	4b12      	ldr	r3, [pc, #72]	; (40133c <system_init_flash+0x7c>)
  4012f4:	601a      	str	r2, [r3, #0]
  4012f6:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4012f8:	4a11      	ldr	r2, [pc, #68]	; (401340 <system_init_flash+0x80>)
  4012fa:	4b10      	ldr	r3, [pc, #64]	; (40133c <system_init_flash+0x7c>)
  4012fc:	601a      	str	r2, [r3, #0]
  4012fe:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401300:	4a10      	ldr	r2, [pc, #64]	; (401344 <system_init_flash+0x84>)
  401302:	4b0e      	ldr	r3, [pc, #56]	; (40133c <system_init_flash+0x7c>)
  401304:	601a      	str	r2, [r3, #0]
  401306:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401308:	4a0f      	ldr	r2, [pc, #60]	; (401348 <system_init_flash+0x88>)
  40130a:	4b0c      	ldr	r3, [pc, #48]	; (40133c <system_init_flash+0x7c>)
  40130c:	601a      	str	r2, [r3, #0]
  40130e:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401310:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401314:	4b09      	ldr	r3, [pc, #36]	; (40133c <system_init_flash+0x7c>)
  401316:	601a      	str	r2, [r3, #0]
  401318:	4770      	bx	lr
  40131a:	bf00      	nop
  40131c:	015ef3bf 	.word	0x015ef3bf
  401320:	02bde77f 	.word	0x02bde77f
  401324:	041cdb3f 	.word	0x041cdb3f
  401328:	057bceff 	.word	0x057bceff
  40132c:	06dac2bf 	.word	0x06dac2bf
  401330:	0839b67f 	.word	0x0839b67f
  401334:	04000500 	.word	0x04000500
  401338:	04000600 	.word	0x04000600
  40133c:	400e0c00 	.word	0x400e0c00
  401340:	04000100 	.word	0x04000100
  401344:	04000200 	.word	0x04000200
  401348:	04000300 	.word	0x04000300

0040134c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  40134c:	4b0a      	ldr	r3, [pc, #40]	; (401378 <_sbrk+0x2c>)
  40134e:	681b      	ldr	r3, [r3, #0]
  401350:	b153      	cbz	r3, 401368 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  401352:	4b09      	ldr	r3, [pc, #36]	; (401378 <_sbrk+0x2c>)
  401354:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401356:	181a      	adds	r2, r3, r0
  401358:	4908      	ldr	r1, [pc, #32]	; (40137c <_sbrk+0x30>)
  40135a:	4291      	cmp	r1, r2
  40135c:	db08      	blt.n	401370 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  40135e:	4610      	mov	r0, r2
  401360:	4a05      	ldr	r2, [pc, #20]	; (401378 <_sbrk+0x2c>)
  401362:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401364:	4618      	mov	r0, r3
  401366:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401368:	4a05      	ldr	r2, [pc, #20]	; (401380 <_sbrk+0x34>)
  40136a:	4b03      	ldr	r3, [pc, #12]	; (401378 <_sbrk+0x2c>)
  40136c:	601a      	str	r2, [r3, #0]
  40136e:	e7f0      	b.n	401352 <_sbrk+0x6>
		return (caddr_t) -1;	
  401370:	f04f 30ff 	mov.w	r0, #4294967295
}
  401374:	4770      	bx	lr
  401376:	bf00      	nop
  401378:	20400c64 	.word	0x20400c64
  40137c:	2045fffc 	.word	0x2045fffc
  401380:	20402ec8 	.word	0x20402ec8

00401384 <TC1_Handler>:
}

/**
*  Interrupt handler for TC1 interrupt.
*/
void TC1_Handler(void){
  401384:	b500      	push	{lr}
  401386:	b083      	sub	sp, #12
	volatile uint32_t ul_dummy;

	/****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
	******************************************************************/
	ul_dummy = tc_get_status(TC0, 1);
  401388:	2101      	movs	r1, #1
  40138a:	4805      	ldr	r0, [pc, #20]	; (4013a0 <TC1_Handler+0x1c>)
  40138c:	4b05      	ldr	r3, [pc, #20]	; (4013a4 <TC1_Handler+0x20>)
  40138e:	4798      	blx	r3
  401390:	9001      	str	r0, [sp, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  401392:	9b01      	ldr	r3, [sp, #4]

	/** Muda o estado do LED */
	flag_tc0 = 1;
  401394:	2201      	movs	r2, #1
  401396:	4b04      	ldr	r3, [pc, #16]	; (4013a8 <TC1_Handler+0x24>)
  401398:	701a      	strb	r2, [r3, #0]
}
  40139a:	b003      	add	sp, #12
  40139c:	f85d fb04 	ldr.w	pc, [sp], #4
  4013a0:	4000c000 	.word	0x4000c000
  4013a4:	004006a5 	.word	0x004006a5
  4013a8:	20400c6a 	.word	0x20400c6a

004013ac <TC4_Handler>:

void TC4_Handler(void){
  4013ac:	b500      	push	{lr}
  4013ae:	b083      	sub	sp, #12
	volatile uint32_t ul_dummy;

	/****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
	******************************************************************/
	ul_dummy = tc_get_status(TC1, 1);
  4013b0:	2101      	movs	r1, #1
  4013b2:	4805      	ldr	r0, [pc, #20]	; (4013c8 <TC4_Handler+0x1c>)
  4013b4:	4b05      	ldr	r3, [pc, #20]	; (4013cc <TC4_Handler+0x20>)
  4013b6:	4798      	blx	r3
  4013b8:	9001      	str	r0, [sp, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  4013ba:	9b01      	ldr	r3, [sp, #4]

	/** Muda o estado do LED */
	flag_tc1 = 1;
  4013bc:	2201      	movs	r2, #1
  4013be:	4b04      	ldr	r3, [pc, #16]	; (4013d0 <TC4_Handler+0x24>)
  4013c0:	701a      	strb	r2, [r3, #0]
}
  4013c2:	b003      	add	sp, #12
  4013c4:	f85d fb04 	ldr.w	pc, [sp], #4
  4013c8:	40010000 	.word	0x40010000
  4013cc:	004006a5 	.word	0x004006a5
  4013d0:	20400c6b 	.word	0x20400c6b

004013d4 <RTC_Handler>:
		f_rtt_alarme = true;                  // flag RTT alarme
	}
}

void RTC_Handler(void)
{
  4013d4:	b538      	push	{r3, r4, r5, lr}
	uint32_t ul_status = rtc_get_status(RTC);
  4013d6:	4813      	ldr	r0, [pc, #76]	; (401424 <RTC_Handler+0x50>)
  4013d8:	4b13      	ldr	r3, [pc, #76]	; (401428 <RTC_Handler+0x54>)
  4013da:	4798      	blx	r3
  4013dc:	4604      	mov	r4, r0
	/*
	*  Verifica por qual motivo entrou
	*  na interrupcao, se foi por segundo
	*  ou Alarm
	*/
	if ((ul_status & RTC_SR_SEC) == RTC_SR_SEC) {
  4013de:	f010 0f04 	tst.w	r0, #4
  4013e2:	d111      	bne.n	401408 <RTC_Handler+0x34>
		rtc_clear_status(RTC, RTC_SCCR_SECCLR);
	}
	
	/* Time or date alarm */
	if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {
  4013e4:	f014 0f02 	tst.w	r4, #2
  4013e8:	d113      	bne.n	401412 <RTC_Handler+0x3e>
			rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
      flag_rtc = 1;
	}
	
	rtc_clear_status(RTC, RTC_SCCR_ACKCLR);
  4013ea:	4d0e      	ldr	r5, [pc, #56]	; (401424 <RTC_Handler+0x50>)
  4013ec:	2101      	movs	r1, #1
  4013ee:	4628      	mov	r0, r5
  4013f0:	4c0e      	ldr	r4, [pc, #56]	; (40142c <RTC_Handler+0x58>)
  4013f2:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_TIMCLR);
  4013f4:	2108      	movs	r1, #8
  4013f6:	4628      	mov	r0, r5
  4013f8:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_CALCLR);
  4013fa:	2110      	movs	r1, #16
  4013fc:	4628      	mov	r0, r5
  4013fe:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_TDERRCLR);
  401400:	2120      	movs	r1, #32
  401402:	4628      	mov	r0, r5
  401404:	47a0      	blx	r4
  401406:	bd38      	pop	{r3, r4, r5, pc}
		rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  401408:	2104      	movs	r1, #4
  40140a:	4806      	ldr	r0, [pc, #24]	; (401424 <RTC_Handler+0x50>)
  40140c:	4b07      	ldr	r3, [pc, #28]	; (40142c <RTC_Handler+0x58>)
  40140e:	4798      	blx	r3
  401410:	e7e8      	b.n	4013e4 <RTC_Handler+0x10>
			rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
  401412:	2102      	movs	r1, #2
  401414:	4803      	ldr	r0, [pc, #12]	; (401424 <RTC_Handler+0x50>)
  401416:	4b05      	ldr	r3, [pc, #20]	; (40142c <RTC_Handler+0x58>)
  401418:	4798      	blx	r3
      flag_rtc = 1;
  40141a:	2201      	movs	r2, #1
  40141c:	4b04      	ldr	r3, [pc, #16]	; (401430 <RTC_Handler+0x5c>)
  40141e:	701a      	strb	r2, [r3, #0]
  401420:	e7e3      	b.n	4013ea <RTC_Handler+0x16>
  401422:	bf00      	nop
  401424:	400e1860 	.word	0x400e1860
  401428:	0040045d 	.word	0x0040045d
  40142c:	00400461 	.word	0x00400461
  401430:	20400c69 	.word	0x20400c69

00401434 <pisca_led1>:
/************************************************************************/

/*
 * @Brief Pisca LED1
 */
void pisca_led1(int n, int t){
  401434:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  for (int i=0;i<n;i++){
  401438:	f1b0 0800 	subs.w	r8, r0, #0
  40143c:	dd30      	ble.n	4014a0 <pisca_led1+0x6c>
  40143e:	460f      	mov	r7, r1
    pio_clear(LED1_PIO, LED1_IDX_MASK);
    delay_ms(t);
  401440:	17cd      	asrs	r5, r1, #31
  401442:	4b18      	ldr	r3, [pc, #96]	; (4014a4 <pisca_led1+0x70>)
  401444:	fba1 0103 	umull	r0, r1, r1, r3
  401448:	fb03 1105 	mla	r1, r3, r5, r1
  40144c:	f241 722c 	movw	r2, #5932	; 0x172c
  401450:	2300      	movs	r3, #0
  401452:	f241 742b 	movw	r4, #5931	; 0x172b
  401456:	2500      	movs	r5, #0
  401458:	1900      	adds	r0, r0, r4
  40145a:	4169      	adcs	r1, r5
  40145c:	4c12      	ldr	r4, [pc, #72]	; (4014a8 <pisca_led1+0x74>)
  40145e:	47a0      	blx	r4
  401460:	4682      	mov	sl, r0
  401462:	2400      	movs	r4, #0
    pio_clear(LED1_PIO, LED1_IDX_MASK);
  401464:	4e11      	ldr	r6, [pc, #68]	; (4014ac <pisca_led1+0x78>)
  401466:	f8df 9050 	ldr.w	r9, [pc, #80]	; 4014b8 <pisca_led1+0x84>
    delay_ms(t);
  40146a:	4d11      	ldr	r5, [pc, #68]	; (4014b0 <pisca_led1+0x7c>)
  40146c:	e00a      	b.n	401484 <pisca_led1+0x50>
  40146e:	2033      	movs	r0, #51	; 0x33
  401470:	47a8      	blx	r5
    pio_set(LED1_PIO, LED1_IDX_MASK);
  401472:	2101      	movs	r1, #1
  401474:	4630      	mov	r0, r6
  401476:	4b0f      	ldr	r3, [pc, #60]	; (4014b4 <pisca_led1+0x80>)
  401478:	4798      	blx	r3
    delay_ms(t);
  40147a:	2033      	movs	r0, #51	; 0x33
  40147c:	47a8      	blx	r5
  for (int i=0;i<n;i++){
  40147e:	3401      	adds	r4, #1
  401480:	45a0      	cmp	r8, r4
  401482:	d00d      	beq.n	4014a0 <pisca_led1+0x6c>
    pio_clear(LED1_PIO, LED1_IDX_MASK);
  401484:	2101      	movs	r1, #1
  401486:	4630      	mov	r0, r6
  401488:	47c8      	blx	r9
    delay_ms(t);
  40148a:	2f00      	cmp	r7, #0
  40148c:	d0ef      	beq.n	40146e <pisca_led1+0x3a>
  40148e:	4650      	mov	r0, sl
  401490:	47a8      	blx	r5
    pio_set(LED1_PIO, LED1_IDX_MASK);
  401492:	2101      	movs	r1, #1
  401494:	4630      	mov	r0, r6
  401496:	4b07      	ldr	r3, [pc, #28]	; (4014b4 <pisca_led1+0x80>)
  401498:	4798      	blx	r3
    delay_ms(t);
  40149a:	4650      	mov	r0, sl
  40149c:	47a8      	blx	r5
  40149e:	e7ee      	b.n	40147e <pisca_led1+0x4a>
  4014a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4014a4:	11e1a300 	.word	0x11e1a300
  4014a8:	004019e5 	.word	0x004019e5
  4014ac:	400e0e00 	.word	0x400e0e00
  4014b0:	20400001 	.word	0x20400001
  4014b4:	00400d25 	.word	0x00400d25
  4014b8:	00400d29 	.word	0x00400d29

004014bc <pisca_led3>:
}

/*
 * @Brief Pisca LED3
 */
void pisca_led3(int n, int t){
  4014bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  for (int i=0;i<n;i++){
  4014c0:	f1b0 0800 	subs.w	r8, r0, #0
  4014c4:	dd30      	ble.n	401528 <pisca_led3+0x6c>
  4014c6:	460f      	mov	r7, r1
    pio_clear(LED3_PIO, LED3_IDX_MASK);
    delay_ms(t);
  4014c8:	17cd      	asrs	r5, r1, #31
  4014ca:	4b18      	ldr	r3, [pc, #96]	; (40152c <pisca_led3+0x70>)
  4014cc:	fba1 0103 	umull	r0, r1, r1, r3
  4014d0:	fb03 1105 	mla	r1, r3, r5, r1
  4014d4:	f241 722c 	movw	r2, #5932	; 0x172c
  4014d8:	2300      	movs	r3, #0
  4014da:	f241 742b 	movw	r4, #5931	; 0x172b
  4014de:	2500      	movs	r5, #0
  4014e0:	1900      	adds	r0, r0, r4
  4014e2:	4169      	adcs	r1, r5
  4014e4:	4c12      	ldr	r4, [pc, #72]	; (401530 <pisca_led3+0x74>)
  4014e6:	47a0      	blx	r4
  4014e8:	4682      	mov	sl, r0
  4014ea:	2400      	movs	r4, #0
    pio_clear(LED3_PIO, LED3_IDX_MASK);
  4014ec:	4e11      	ldr	r6, [pc, #68]	; (401534 <pisca_led3+0x78>)
  4014ee:	f8df 9050 	ldr.w	r9, [pc, #80]	; 401540 <pisca_led3+0x84>
    delay_ms(t);
  4014f2:	4d11      	ldr	r5, [pc, #68]	; (401538 <pisca_led3+0x7c>)
  4014f4:	e00a      	b.n	40150c <pisca_led3+0x50>
  4014f6:	2033      	movs	r0, #51	; 0x33
  4014f8:	47a8      	blx	r5
    pio_set(LED3_PIO, LED3_IDX_MASK);
  4014fa:	2104      	movs	r1, #4
  4014fc:	4630      	mov	r0, r6
  4014fe:	4b0f      	ldr	r3, [pc, #60]	; (40153c <pisca_led3+0x80>)
  401500:	4798      	blx	r3
    delay_ms(t);
  401502:	2033      	movs	r0, #51	; 0x33
  401504:	47a8      	blx	r5
  for (int i=0;i<n;i++){
  401506:	3401      	adds	r4, #1
  401508:	45a0      	cmp	r8, r4
  40150a:	d00d      	beq.n	401528 <pisca_led3+0x6c>
    pio_clear(LED3_PIO, LED3_IDX_MASK);
  40150c:	2104      	movs	r1, #4
  40150e:	4630      	mov	r0, r6
  401510:	47c8      	blx	r9
    delay_ms(t);
  401512:	2f00      	cmp	r7, #0
  401514:	d0ef      	beq.n	4014f6 <pisca_led3+0x3a>
  401516:	4650      	mov	r0, sl
  401518:	47a8      	blx	r5
    pio_set(LED3_PIO, LED3_IDX_MASK);
  40151a:	2104      	movs	r1, #4
  40151c:	4630      	mov	r0, r6
  40151e:	4b07      	ldr	r3, [pc, #28]	; (40153c <pisca_led3+0x80>)
  401520:	4798      	blx	r3
    delay_ms(t);
  401522:	4650      	mov	r0, sl
  401524:	47a8      	blx	r5
  401526:	e7ee      	b.n	401506 <pisca_led3+0x4a>
  401528:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40152c:	11e1a300 	.word	0x11e1a300
  401530:	004019e5 	.word	0x004019e5
  401534:	400e1000 	.word	0x400e1000
  401538:	20400001 	.word	0x20400001
  40153c:	00400d25 	.word	0x00400d25
  401540:	00400d29 	.word	0x00400d29

00401544 <LED_init>:


/**
* @Brief Inicializa o pino do LED
*/
void LED_init(int estado){
  401544:	b510      	push	{r4, lr}
  401546:	b082      	sub	sp, #8
  401548:	4604      	mov	r4, r0
	pmc_enable_periph_clk(LED_PIO_ID);
  40154a:	200c      	movs	r0, #12
  40154c:	4b05      	ldr	r3, [pc, #20]	; (401564 <LED_init+0x20>)
  40154e:	4798      	blx	r3
	pio_set_output(LED_PIO, LED_IDX_MASK, estado, 0, 0);
  401550:	2300      	movs	r3, #0
  401552:	9300      	str	r3, [sp, #0]
  401554:	4622      	mov	r2, r4
  401556:	f44f 7180 	mov.w	r1, #256	; 0x100
  40155a:	4803      	ldr	r0, [pc, #12]	; (401568 <LED_init+0x24>)
  40155c:	4c03      	ldr	r4, [pc, #12]	; (40156c <LED_init+0x28>)
  40155e:	47a0      	blx	r4
};
  401560:	b002      	add	sp, #8
  401562:	bd10      	pop	{r4, pc}
  401564:	00401095 	.word	0x00401095
  401568:	400e1200 	.word	0x400e1200
  40156c:	00400df5 	.word	0x00400df5

00401570 <OLED_init>:

void OLED_init(int estado){
  401570:	b5f0      	push	{r4, r5, r6, r7, lr}
  401572:	b083      	sub	sp, #12
  401574:	4606      	mov	r6, r0
	// LED1
	pmc_enable_periph_clk(LED1_PIO_ID);
  401576:	200a      	movs	r0, #10
  401578:	4f0e      	ldr	r7, [pc, #56]	; (4015b4 <OLED_init+0x44>)
  40157a:	47b8      	blx	r7
	pio_set_output(LED1_PIO, LED1_IDX_MASK, estado, 0, 0);
  40157c:	2400      	movs	r4, #0
  40157e:	9400      	str	r4, [sp, #0]
  401580:	4623      	mov	r3, r4
  401582:	4632      	mov	r2, r6
  401584:	2101      	movs	r1, #1
  401586:	480c      	ldr	r0, [pc, #48]	; (4015b8 <OLED_init+0x48>)
  401588:	4d0c      	ldr	r5, [pc, #48]	; (4015bc <OLED_init+0x4c>)
  40158a:	47a8      	blx	r5

	// LED2
	pmc_enable_periph_clk(LED2_PIO_ID);
  40158c:	200c      	movs	r0, #12
  40158e:	47b8      	blx	r7
	pio_set_output(LED2_PIO, LED2_IDX_MASK, estado, 0, 0);
  401590:	9400      	str	r4, [sp, #0]
  401592:	4623      	mov	r3, r4
  401594:	4632      	mov	r2, r6
  401596:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40159a:	4809      	ldr	r0, [pc, #36]	; (4015c0 <OLED_init+0x50>)
  40159c:	47a8      	blx	r5
	
	// LED3
	pmc_enable_periph_clk(LED3_PIO_ID);
  40159e:	200b      	movs	r0, #11
  4015a0:	47b8      	blx	r7
	pio_set_output(LED3_PIO, LED3_IDX_MASK, estado, 0, 0);
  4015a2:	9400      	str	r4, [sp, #0]
  4015a4:	4623      	mov	r3, r4
  4015a6:	4632      	mov	r2, r6
  4015a8:	2104      	movs	r1, #4
  4015aa:	4806      	ldr	r0, [pc, #24]	; (4015c4 <OLED_init+0x54>)
  4015ac:	47a8      	blx	r5
};
  4015ae:	b003      	add	sp, #12
  4015b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4015b2:	bf00      	nop
  4015b4:	00401095 	.word	0x00401095
  4015b8:	400e0e00 	.word	0x400e0e00
  4015bc:	00400df5 	.word	0x00400df5
  4015c0:	400e1200 	.word	0x400e1200
  4015c4:	400e1000 	.word	0x400e1000

004015c8 <pisca_led>:

/*
 * @Brief Pisca LED da placa
 */
void pisca_led(int n, int t){
  4015c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  for (int i=0;i<n;i++){
  4015cc:	f1b0 0800 	subs.w	r8, r0, #0
  4015d0:	dd33      	ble.n	40163a <pisca_led+0x72>
  4015d2:	460f      	mov	r7, r1
    pio_clear(LED_PIO, LED_IDX_MASK);
    delay_ms(t);
  4015d4:	17cd      	asrs	r5, r1, #31
  4015d6:	4b1a      	ldr	r3, [pc, #104]	; (401640 <pisca_led+0x78>)
  4015d8:	fba1 0103 	umull	r0, r1, r1, r3
  4015dc:	fb03 1105 	mla	r1, r3, r5, r1
  4015e0:	f241 722c 	movw	r2, #5932	; 0x172c
  4015e4:	2300      	movs	r3, #0
  4015e6:	f241 742b 	movw	r4, #5931	; 0x172b
  4015ea:	2500      	movs	r5, #0
  4015ec:	1900      	adds	r0, r0, r4
  4015ee:	4169      	adcs	r1, r5
  4015f0:	4c14      	ldr	r4, [pc, #80]	; (401644 <pisca_led+0x7c>)
  4015f2:	47a0      	blx	r4
  4015f4:	4682      	mov	sl, r0
  4015f6:	2400      	movs	r4, #0
    pio_clear(LED_PIO, LED_IDX_MASK);
  4015f8:	4e13      	ldr	r6, [pc, #76]	; (401648 <pisca_led+0x80>)
  4015fa:	f8df 9058 	ldr.w	r9, [pc, #88]	; 401654 <pisca_led+0x8c>
    delay_ms(t);
  4015fe:	4d13      	ldr	r5, [pc, #76]	; (40164c <pisca_led+0x84>)
  401600:	e00b      	b.n	40161a <pisca_led+0x52>
  401602:	2033      	movs	r0, #51	; 0x33
  401604:	47a8      	blx	r5
    pio_set(LED_PIO, LED_IDX_MASK);
  401606:	f44f 7180 	mov.w	r1, #256	; 0x100
  40160a:	4630      	mov	r0, r6
  40160c:	4b10      	ldr	r3, [pc, #64]	; (401650 <pisca_led+0x88>)
  40160e:	4798      	blx	r3
    delay_ms(t);
  401610:	2033      	movs	r0, #51	; 0x33
  401612:	47a8      	blx	r5
  for (int i=0;i<n;i++){
  401614:	3401      	adds	r4, #1
  401616:	45a0      	cmp	r8, r4
  401618:	d00f      	beq.n	40163a <pisca_led+0x72>
    pio_clear(LED_PIO, LED_IDX_MASK);
  40161a:	f44f 7180 	mov.w	r1, #256	; 0x100
  40161e:	4630      	mov	r0, r6
  401620:	47c8      	blx	r9
    delay_ms(t);
  401622:	2f00      	cmp	r7, #0
  401624:	d0ed      	beq.n	401602 <pisca_led+0x3a>
  401626:	4650      	mov	r0, sl
  401628:	47a8      	blx	r5
    pio_set(LED_PIO, LED_IDX_MASK);
  40162a:	f44f 7180 	mov.w	r1, #256	; 0x100
  40162e:	4630      	mov	r0, r6
  401630:	4b07      	ldr	r3, [pc, #28]	; (401650 <pisca_led+0x88>)
  401632:	4798      	blx	r3
    delay_ms(t);
  401634:	4650      	mov	r0, sl
  401636:	47a8      	blx	r5
  401638:	e7ec      	b.n	401614 <pisca_led+0x4c>
  40163a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40163e:	bf00      	nop
  401640:	11e1a300 	.word	0x11e1a300
  401644:	004019e5 	.word	0x004019e5
  401648:	400e1200 	.word	0x400e1200
  40164c:	20400001 	.word	0x20400001
  401650:	00400d25 	.word	0x00400d25
  401654:	00400d29 	.word	0x00400d29

00401658 <TC_init>:

/**
* Configura TimerCounter (TC) para gerar uma interrupcao no canal (ID_TC e TC_CHANNEL)
* na taxa de especificada em freq.
*/
void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  401658:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40165c:	b085      	sub	sp, #20
  40165e:	4606      	mov	r6, r0
  401660:	460c      	mov	r4, r1
  401662:	4617      	mov	r7, r2
  401664:	4698      	mov	r8, r3
	o uC possui 3 TCs, cada TC possui 3 canais
	TC0 : ID_TC0, ID_TC1, ID_TC2
	TC1 : ID_TC3, ID_TC4, ID_TC5
	TC2 : ID_TC6, ID_TC7, ID_TC8
	*/
	pmc_enable_periph_clk(ID_TC);
  401666:	4608      	mov	r0, r1
  401668:	4b18      	ldr	r3, [pc, #96]	; (4016cc <TC_init+0x74>)
  40166a:	4798      	blx	r3

	/** Configura o TC para operar em  4Mhz e interrupco no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  40166c:	4d18      	ldr	r5, [pc, #96]	; (4016d0 <TC_init+0x78>)
  40166e:	9500      	str	r5, [sp, #0]
  401670:	ab02      	add	r3, sp, #8
  401672:	aa03      	add	r2, sp, #12
  401674:	4629      	mov	r1, r5
  401676:	4640      	mov	r0, r8
  401678:	f8df 906c 	ldr.w	r9, [pc, #108]	; 4016e8 <TC_init+0x90>
  40167c:	47c8      	blx	r9
	tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  40167e:	9a02      	ldr	r2, [sp, #8]
  401680:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  401684:	4639      	mov	r1, r7
  401686:	4630      	mov	r0, r6
  401688:	4b12      	ldr	r3, [pc, #72]	; (4016d4 <TC_init+0x7c>)
  40168a:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  40168c:	9a03      	ldr	r2, [sp, #12]
  40168e:	fbb5 f2f2 	udiv	r2, r5, r2
  401692:	fbb2 f2f8 	udiv	r2, r2, r8
  401696:	4639      	mov	r1, r7
  401698:	4630      	mov	r0, r6
  40169a:	4b0f      	ldr	r3, [pc, #60]	; (4016d8 <TC_init+0x80>)
  40169c:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40169e:	b263      	sxtb	r3, r4
  4016a0:	095b      	lsrs	r3, r3, #5
  4016a2:	f004 041f 	and.w	r4, r4, #31
  4016a6:	2201      	movs	r2, #1
  4016a8:	fa02 f404 	lsl.w	r4, r2, r4
  4016ac:	4a0b      	ldr	r2, [pc, #44]	; (4016dc <TC_init+0x84>)
  4016ae:	f842 4023 	str.w	r4, [r2, r3, lsl #2]

	/* Configura e ativa interrupco no TC canal 0 */
	/* Interrupo no C */
	NVIC_EnableIRQ((IRQn_Type) ID_TC);
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  4016b2:	2210      	movs	r2, #16
  4016b4:	4639      	mov	r1, r7
  4016b6:	4630      	mov	r0, r6
  4016b8:	4b09      	ldr	r3, [pc, #36]	; (4016e0 <TC_init+0x88>)
  4016ba:	4798      	blx	r3

	/* Inicializa o canal 0 do TC */
	tc_start(TC, TC_CHANNEL);
  4016bc:	4639      	mov	r1, r7
  4016be:	4630      	mov	r0, r6
  4016c0:	4b08      	ldr	r3, [pc, #32]	; (4016e4 <TC_init+0x8c>)
  4016c2:	4798      	blx	r3
}
  4016c4:	b005      	add	sp, #20
  4016c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4016ca:	bf00      	nop
  4016cc:	00401095 	.word	0x00401095
  4016d0:	11e1a300 	.word	0x11e1a300
  4016d4:	00400673 	.word	0x00400673
  4016d8:	00400695 	.word	0x00400695
  4016dc:	e000e100 	.word	0xe000e100
  4016e0:	0040069d 	.word	0x0040069d
  4016e4:	0040068d 	.word	0x0040068d
  4016e8:	004006ad 	.word	0x004006ad

004016ec <pin_toggle>:

void pin_toggle(Pio *pio, uint32_t mask){
  4016ec:	b538      	push	{r3, r4, r5, lr}
  4016ee:	4604      	mov	r4, r0
  4016f0:	460d      	mov	r5, r1
	if(pio_get_output_data_status(pio, mask))
  4016f2:	4b06      	ldr	r3, [pc, #24]	; (40170c <pin_toggle+0x20>)
  4016f4:	4798      	blx	r3
  4016f6:	b920      	cbnz	r0, 401702 <pin_toggle+0x16>
	pio_clear(pio, mask);
	else
	pio_set(pio,mask);
  4016f8:	4629      	mov	r1, r5
  4016fa:	4620      	mov	r0, r4
  4016fc:	4b04      	ldr	r3, [pc, #16]	; (401710 <pin_toggle+0x24>)
  4016fe:	4798      	blx	r3
  401700:	bd38      	pop	{r3, r4, r5, pc}
	pio_clear(pio, mask);
  401702:	4629      	mov	r1, r5
  401704:	4620      	mov	r0, r4
  401706:	4b03      	ldr	r3, [pc, #12]	; (401714 <pin_toggle+0x28>)
  401708:	4798      	blx	r3
  40170a:	bd38      	pop	{r3, r4, r5, pc}
  40170c:	00400ead 	.word	0x00400ead
  401710:	00400d25 	.word	0x00400d25
  401714:	00400d29 	.word	0x00400d29

00401718 <RTT_Handler>:
{
  401718:	b508      	push	{r3, lr}
	ul_status = rtt_get_status(RTT);
  40171a:	4808      	ldr	r0, [pc, #32]	; (40173c <RTT_Handler+0x24>)
  40171c:	4b08      	ldr	r3, [pc, #32]	; (401740 <RTT_Handler+0x28>)
  40171e:	4798      	blx	r3
	if ((ul_status & RTT_SR_ALMS) == RTT_SR_ALMS) {
  401720:	f010 0f01 	tst.w	r0, #1
  401724:	d100      	bne.n	401728 <RTT_Handler+0x10>
  401726:	bd08      	pop	{r3, pc}
		pin_toggle(LED2_PIO, LED2_IDX_MASK);    // BLINK Led
  401728:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40172c:	4805      	ldr	r0, [pc, #20]	; (401744 <RTT_Handler+0x2c>)
  40172e:	4b06      	ldr	r3, [pc, #24]	; (401748 <RTT_Handler+0x30>)
  401730:	4798      	blx	r3
		f_rtt_alarme = true;                  // flag RTT alarme
  401732:	2201      	movs	r2, #1
  401734:	4b05      	ldr	r3, [pc, #20]	; (40174c <RTT_Handler+0x34>)
  401736:	701a      	strb	r2, [r3, #0]
}
  401738:	e7f5      	b.n	401726 <RTT_Handler+0xe>
  40173a:	bf00      	nop
  40173c:	400e1830 	.word	0x400e1830
  401740:	004004e1 	.word	0x004004e1
  401744:	400e1200 	.word	0x400e1200
  401748:	004016ed 	.word	0x004016ed
  40174c:	20400c68 	.word	0x20400c68

00401750 <RTC_init>:
}

/**
* Configura o RTC para funcionar com interrupcao de alarme
*/
void RTC_init(Rtc *rtc, uint32_t id_rtc, calendar t, uint32_t irq_type){
  401750:	b082      	sub	sp, #8
  401752:	b570      	push	{r4, r5, r6, lr}
  401754:	b082      	sub	sp, #8
  401756:	4605      	mov	r5, r0
  401758:	460c      	mov	r4, r1
  40175a:	a906      	add	r1, sp, #24
  40175c:	e881 000c 	stmia.w	r1, {r2, r3}
	/* Configura o PMC */
	pmc_enable_periph_clk(ID_RTC);
  401760:	2002      	movs	r0, #2
  401762:	4b1d      	ldr	r3, [pc, #116]	; (4017d8 <RTC_init+0x88>)
  401764:	4798      	blx	r3

	/* Default RTC configuration, 24-hour mode */
	rtc_set_hour_mode(rtc, 0);
  401766:	2100      	movs	r1, #0
  401768:	4628      	mov	r0, r5
  40176a:	4b1c      	ldr	r3, [pc, #112]	; (4017dc <RTC_init+0x8c>)
  40176c:	4798      	blx	r3

	/* Configura data e hora manualmente */
	rtc_set_date(rtc, t.year, t.month, t.day, t.week);
  40176e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401770:	9300      	str	r3, [sp, #0]
  401772:	9b08      	ldr	r3, [sp, #32]
  401774:	9a07      	ldr	r2, [sp, #28]
  401776:	9906      	ldr	r1, [sp, #24]
  401778:	4628      	mov	r0, r5
  40177a:	4e19      	ldr	r6, [pc, #100]	; (4017e0 <RTC_init+0x90>)
  40177c:	47b0      	blx	r6
	rtc_set_time(rtc, t.hour, t.minute, t.seccond);
  40177e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  401780:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  401782:	990a      	ldr	r1, [sp, #40]	; 0x28
  401784:	4628      	mov	r0, r5
  401786:	4e17      	ldr	r6, [pc, #92]	; (4017e4 <RTC_init+0x94>)
  401788:	47b0      	blx	r6

	/* Configure RTC interrupts */
	NVIC_DisableIRQ(id_rtc);
  40178a:	b262      	sxtb	r2, r4

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  40178c:	b2e4      	uxtb	r4, r4
  40178e:	f004 011f 	and.w	r1, r4, #31
  401792:	2301      	movs	r3, #1
  401794:	408b      	lsls	r3, r1
  401796:	0956      	lsrs	r6, r2, #5
  401798:	4813      	ldr	r0, [pc, #76]	; (4017e8 <RTC_init+0x98>)
  40179a:	eb00 0186 	add.w	r1, r0, r6, lsl #2
  40179e:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4017a2:	f8c1 3180 	str.w	r3, [r1, #384]	; 0x180
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
  4017a6:	2a00      	cmp	r2, #0
  4017a8:	db0f      	blt.n	4017ca <RTC_init+0x7a>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4017aa:	490f      	ldr	r1, [pc, #60]	; (4017e8 <RTC_init+0x98>)
  4017ac:	4411      	add	r1, r2
  4017ae:	2200      	movs	r2, #0
  4017b0:	f881 2300 	strb.w	r2, [r1, #768]	; 0x300
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4017b4:	f840 3026 	str.w	r3, [r0, r6, lsl #2]
	NVIC_ClearPendingIRQ(id_rtc);
	NVIC_SetPriority(id_rtc, 0);
	NVIC_EnableIRQ(id_rtc);

	/* Ativa interrupcao via alarme */
	rtc_enable_interrupt(rtc,  irq_type);
  4017b8:	990d      	ldr	r1, [sp, #52]	; 0x34
  4017ba:	4628      	mov	r0, r5
  4017bc:	4b0b      	ldr	r3, [pc, #44]	; (4017ec <RTC_init+0x9c>)
  4017be:	4798      	blx	r3
}
  4017c0:	b002      	add	sp, #8
  4017c2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  4017c6:	b002      	add	sp, #8
  4017c8:	4770      	bx	lr
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4017ca:	f004 040f 	and.w	r4, r4, #15
  4017ce:	4a08      	ldr	r2, [pc, #32]	; (4017f0 <RTC_init+0xa0>)
  4017d0:	2100      	movs	r1, #0
  4017d2:	5511      	strb	r1, [r2, r4]
  4017d4:	e7ee      	b.n	4017b4 <RTC_init+0x64>
  4017d6:	bf00      	nop
  4017d8:	00401095 	.word	0x00401095
  4017dc:	004001ad 	.word	0x004001ad
  4017e0:	00400345 	.word	0x00400345
  4017e4:	00400221 	.word	0x00400221
  4017e8:	e000e100 	.word	0xe000e100
  4017ec:	004001c3 	.word	0x004001c3
  4017f0:	e000ed14 	.word	0xe000ed14

004017f4 <main>:
/************************************************************************/
/* Main                                                                 */
/************************************************************************/

int main (void)
{
  4017f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4017f8:	b091      	sub	sp, #68	; 0x44
	sysclk_init();
  4017fa:	4b59      	ldr	r3, [pc, #356]	; (401960 <main+0x16c>)
  4017fc:	4798      	blx	r3
	
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4017fe:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401802:	4b58      	ldr	r3, [pc, #352]	; (401964 <main+0x170>)
  401804:	605a      	str	r2, [r3, #4]

	/* Configura Leds */
	LED_init(0);
  401806:	2000      	movs	r0, #0
  401808:	4b57      	ldr	r3, [pc, #348]	; (401968 <main+0x174>)
  40180a:	4798      	blx	r3
	OLED_init(1);
  40180c:	2001      	movs	r0, #1
  40180e:	4b57      	ldr	r3, [pc, #348]	; (40196c <main+0x178>)
  401810:	4798      	blx	r3
	
	// Init OLED
	gfx_mono_ssd1306_init();
  401812:	4b57      	ldr	r3, [pc, #348]	; (401970 <main+0x17c>)
  401814:	4798      	blx	r3
	
	// Define hora atual
	uint32_t hour, mins, secs;
	rtc_get_time(RTC, &hour, &mins, &secs);
  401816:	4f57      	ldr	r7, [pc, #348]	; (401974 <main+0x180>)
  401818:	ab0d      	add	r3, sp, #52	; 0x34
  40181a:	aa0e      	add	r2, sp, #56	; 0x38
  40181c:	a90f      	add	r1, sp, #60	; 0x3c
  40181e:	4638      	mov	r0, r7
  401820:	4c55      	ldr	r4, [pc, #340]	; (401978 <main+0x184>)
  401822:	47a0      	blx	r4
	
	char *cur_time = (char*)malloc(8 * sizeof(char));
  401824:	2008      	movs	r0, #8
  401826:	4b55      	ldr	r3, [pc, #340]	; (40197c <main+0x188>)
  401828:	4798      	blx	r3
  40182a:	4604      	mov	r4, r0
	sprintf(cur_time, "%d:%d:%d", hour-3, mins, secs);
  40182c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40182e:	9300      	str	r3, [sp, #0]
  401830:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  401832:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401834:	3a03      	subs	r2, #3
  401836:	4952      	ldr	r1, [pc, #328]	; (401980 <main+0x18c>)
  401838:	4d52      	ldr	r5, [pc, #328]	; (401984 <main+0x190>)
  40183a:	47a8      	blx	r5
	
	// Escreve na tela a hora atual
	gfx_mono_draw_string(cur_time, 50,16, &sysfont);
  40183c:	4b52      	ldr	r3, [pc, #328]	; (401988 <main+0x194>)
  40183e:	2210      	movs	r2, #16
  401840:	2132      	movs	r1, #50	; 0x32
  401842:	4620      	mov	r0, r4
  401844:	4c51      	ldr	r4, [pc, #324]	; (40198c <main+0x198>)
  401846:	47a0      	blx	r4
	
	/** Configura timer TC0, canal 1 */
	TC_init(TC0, ID_TC1, 1, 4);
  401848:	2304      	movs	r3, #4
  40184a:	2201      	movs	r2, #1
  40184c:	2118      	movs	r1, #24
  40184e:	4850      	ldr	r0, [pc, #320]	; (401990 <main+0x19c>)
  401850:	4c50      	ldr	r4, [pc, #320]	; (401994 <main+0x1a0>)
  401852:	47a0      	blx	r4
	
	/** Configura timer TC1, canal 1 */
	TC_init(TC1, ID_TC4, 1, 5);
  401854:	2305      	movs	r3, #5
  401856:	2201      	movs	r2, #1
  401858:	211b      	movs	r1, #27
  40185a:	484f      	ldr	r0, [pc, #316]	; (401998 <main+0x1a4>)
  40185c:	47a0      	blx	r4
	
	// Inicializa RTT com IRQ no alarme.
	f_rtt_alarme = true;
  40185e:	2601      	movs	r6, #1
  401860:	4b4e      	ldr	r3, [pc, #312]	; (40199c <main+0x1a8>)
  401862:	701e      	strb	r6, [r3, #0]

	/** Configura RTC */	
	calendar rtc_initial = {2018, 3, 19, 12, 15, 45 ,1};
  401864:	ac06      	add	r4, sp, #24
  401866:	4d4e      	ldr	r5, [pc, #312]	; (4019a0 <main+0x1ac>)
  401868:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40186a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40186c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  401870:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	RTC_init(RTC, ID_RTC, rtc_initial, RTC_IER_ALREN | RTC_IER_SECEN);
  401874:	2306      	movs	r3, #6
  401876:	9305      	str	r3, [sp, #20]
  401878:	466c      	mov	r4, sp
  40187a:	ad08      	add	r5, sp, #32
  40187c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40187e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  401880:	682b      	ldr	r3, [r5, #0]
  401882:	6023      	str	r3, [r4, #0]
  401884:	ab06      	add	r3, sp, #24
  401886:	cb0c      	ldmia	r3, {r2, r3}
  401888:	2102      	movs	r1, #2
  40188a:	4638      	mov	r0, r7
  40188c:	4c45      	ldr	r4, [pc, #276]	; (4019a4 <main+0x1b0>)
  40188e:	47a0      	blx	r4

	/* configura alarme do RTC */
	rtc_set_date_alarm(RTC, 1, rtc_initial.month, 1, rtc_initial.day);
  401890:	2313      	movs	r3, #19
  401892:	9300      	str	r3, [sp, #0]
  401894:	4633      	mov	r3, r6
  401896:	2203      	movs	r2, #3
  401898:	4631      	mov	r1, r6
  40189a:	4638      	mov	r0, r7
  40189c:	4c42      	ldr	r4, [pc, #264]	; (4019a8 <main+0x1b4>)
  40189e:	47a0      	blx	r4
	rtc_set_time_alarm(RTC, 1, rtc_initial.hour, 1, rtc_initial.minute, 1, rtc_initial.seccond + 20);
  4018a0:	2315      	movs	r3, #21
  4018a2:	9302      	str	r3, [sp, #8]
  4018a4:	9601      	str	r6, [sp, #4]
  4018a6:	232d      	movs	r3, #45	; 0x2d
  4018a8:	9300      	str	r3, [sp, #0]
  4018aa:	4633      	mov	r3, r6
  4018ac:	220f      	movs	r2, #15
  4018ae:	4631      	mov	r1, r6
  4018b0:	4638      	mov	r0, r7
  4018b2:	4c3e      	ldr	r4, [pc, #248]	; (4019ac <main+0x1b8>)
  4018b4:	47a0      	blx	r4
	
	while(1) {
		if(flag_tc0){
  4018b6:	f8df 8124 	ldr.w	r8, [pc, #292]	; 4019dc <main+0x1e8>
			pisca_led1(1,10);
  4018ba:	f8df 9124 	ldr.w	r9, [pc, #292]	; 4019e0 <main+0x1ec>
			flag_tc0 = 0;
		}
		if(flag_tc1){
  4018be:	4f3c      	ldr	r7, [pc, #240]	; (4019b0 <main+0x1bc>)
	rtt_sel_source(RTT, false);
  4018c0:	4c3c      	ldr	r4, [pc, #240]	; (4019b4 <main+0x1c0>)
  4018c2:	e011      	b.n	4018e8 <main+0xf4>
			pisca_led1(1,10);
  4018c4:	210a      	movs	r1, #10
  4018c6:	2001      	movs	r0, #1
  4018c8:	47c8      	blx	r9
			flag_tc0 = 0;
  4018ca:	2300      	movs	r3, #0
  4018cc:	f888 3000 	strb.w	r3, [r8]
  4018d0:	e00e      	b.n	4018f0 <main+0xfc>
			pisca_led3(1,10);
  4018d2:	210a      	movs	r1, #10
  4018d4:	2001      	movs	r0, #1
  4018d6:	4b38      	ldr	r3, [pc, #224]	; (4019b8 <main+0x1c4>)
  4018d8:	4798      	blx	r3
			flag_tc1 = 0;
  4018da:	2300      	movs	r3, #0
  4018dc:	703b      	strb	r3, [r7, #0]
  4018de:	e00a      	b.n	4018f6 <main+0x102>
		    // reinicia RTT para gerar um novo IRQ
		    RTT_init(pllPreScale, irqRTTvalue);         
      
		    f_rtt_alarme = false;
		}
		if(flag_rtc){
  4018e0:	4b36      	ldr	r3, [pc, #216]	; (4019bc <main+0x1c8>)
  4018e2:	781b      	ldrb	r3, [r3, #0]
  4018e4:	2b00      	cmp	r3, #0
  4018e6:	d133      	bne.n	401950 <main+0x15c>
		if(flag_tc0){
  4018e8:	f898 3000 	ldrb.w	r3, [r8]
  4018ec:	2b00      	cmp	r3, #0
  4018ee:	d1e9      	bne.n	4018c4 <main+0xd0>
		if(flag_tc1){
  4018f0:	783b      	ldrb	r3, [r7, #0]
  4018f2:	2b00      	cmp	r3, #0
  4018f4:	d1ed      	bne.n	4018d2 <main+0xde>
		if (f_rtt_alarme){
  4018f6:	4b29      	ldr	r3, [pc, #164]	; (40199c <main+0x1a8>)
  4018f8:	781b      	ldrb	r3, [r3, #0]
  4018fa:	2b00      	cmp	r3, #0
  4018fc:	d0f0      	beq.n	4018e0 <main+0xec>
	rtt_sel_source(RTT, false);
  4018fe:	2100      	movs	r1, #0
  401900:	4620      	mov	r0, r4
  401902:	4b2f      	ldr	r3, [pc, #188]	; (4019c0 <main+0x1cc>)
  401904:	4798      	blx	r3
	rtt_init(RTT, pllPreScale);
  401906:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  40190a:	4620      	mov	r0, r4
  40190c:	4b2d      	ldr	r3, [pc, #180]	; (4019c4 <main+0x1d0>)
  40190e:	4798      	blx	r3
	ul_previous_time = rtt_read_timer_value(RTT);
  401910:	4620      	mov	r0, r4
  401912:	4b2d      	ldr	r3, [pc, #180]	; (4019c8 <main+0x1d4>)
  401914:	4798      	blx	r3
  401916:	4605      	mov	r5, r0
	while (ul_previous_time == rtt_read_timer_value(RTT));
  401918:	4e2b      	ldr	r6, [pc, #172]	; (4019c8 <main+0x1d4>)
  40191a:	4620      	mov	r0, r4
  40191c:	47b0      	blx	r6
  40191e:	4285      	cmp	r5, r0
  401920:	d0fb      	beq.n	40191a <main+0x126>
	rtt_write_alarm_time(RTT, IrqNPulses+ul_previous_time);
  401922:	f105 0108 	add.w	r1, r5, #8
  401926:	4620      	mov	r0, r4
  401928:	4b28      	ldr	r3, [pc, #160]	; (4019cc <main+0x1d8>)
  40192a:	4798      	blx	r3
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  40192c:	4b28      	ldr	r3, [pc, #160]	; (4019d0 <main+0x1dc>)
  40192e:	2208      	movs	r2, #8
  401930:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401934:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401938:	2500      	movs	r5, #0
  40193a:	f883 5303 	strb.w	r5, [r3, #771]	; 0x303
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40193e:	601a      	str	r2, [r3, #0]
	rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
  401940:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  401944:	4620      	mov	r0, r4
  401946:	4b23      	ldr	r3, [pc, #140]	; (4019d4 <main+0x1e0>)
  401948:	4798      	blx	r3
		    f_rtt_alarme = false;
  40194a:	4b14      	ldr	r3, [pc, #80]	; (40199c <main+0x1a8>)
  40194c:	701d      	strb	r5, [r3, #0]
  40194e:	e7c7      	b.n	4018e0 <main+0xec>
			pisca_led(5, 200);
  401950:	21c8      	movs	r1, #200	; 0xc8
  401952:	2005      	movs	r0, #5
  401954:	4b20      	ldr	r3, [pc, #128]	; (4019d8 <main+0x1e4>)
  401956:	4798      	blx	r3
			flag_rtc = 0;
  401958:	2200      	movs	r2, #0
  40195a:	4b18      	ldr	r3, [pc, #96]	; (4019bc <main+0x1c8>)
  40195c:	701a      	strb	r2, [r3, #0]
  40195e:	e7c3      	b.n	4018e8 <main+0xf4>
  401960:	00400cb5 	.word	0x00400cb5
  401964:	400e1850 	.word	0x400e1850
  401968:	00401545 	.word	0x00401545
  40196c:	00401571 	.word	0x00401571
  401970:	00400995 	.word	0x00400995
  401974:	400e1860 	.word	0x400e1860
  401978:	004001c7 	.word	0x004001c7
  40197c:	00401d45 	.word	0x00401d45
  401980:	00406d5c 	.word	0x00406d5c
  401984:	0040238d 	.word	0x0040238d
  401988:	2040000c 	.word	0x2040000c
  40198c:	004008fd 	.word	0x004008fd
  401990:	4000c000 	.word	0x4000c000
  401994:	00401659 	.word	0x00401659
  401998:	40010000 	.word	0x40010000
  40199c:	20400c68 	.word	0x20400c68
  4019a0:	00406d40 	.word	0x00406d40
  4019a4:	00401751 	.word	0x00401751
  4019a8:	004003fd 	.word	0x004003fd
  4019ac:	004002b1 	.word	0x004002b1
  4019b0:	20400c6b 	.word	0x20400c6b
  4019b4:	400e1830 	.word	0x400e1830
  4019b8:	004014bd 	.word	0x004014bd
  4019bc:	20400c69 	.word	0x20400c69
  4019c0:	00400479 	.word	0x00400479
  4019c4:	00400465 	.word	0x00400465
  4019c8:	004004cd 	.word	0x004004cd
  4019cc:	004004e5 	.word	0x004004e5
  4019d0:	e000e100 	.word	0xe000e100
  4019d4:	004004a5 	.word	0x004004a5
  4019d8:	004015c9 	.word	0x004015c9
  4019dc:	20400c6a 	.word	0x20400c6a
  4019e0:	00401435 	.word	0x00401435

004019e4 <__aeabi_uldivmod>:
  4019e4:	b953      	cbnz	r3, 4019fc <__aeabi_uldivmod+0x18>
  4019e6:	b94a      	cbnz	r2, 4019fc <__aeabi_uldivmod+0x18>
  4019e8:	2900      	cmp	r1, #0
  4019ea:	bf08      	it	eq
  4019ec:	2800      	cmpeq	r0, #0
  4019ee:	bf1c      	itt	ne
  4019f0:	f04f 31ff 	movne.w	r1, #4294967295
  4019f4:	f04f 30ff 	movne.w	r0, #4294967295
  4019f8:	f000 b97a 	b.w	401cf0 <__aeabi_idiv0>
  4019fc:	f1ad 0c08 	sub.w	ip, sp, #8
  401a00:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  401a04:	f000 f806 	bl	401a14 <__udivmoddi4>
  401a08:	f8dd e004 	ldr.w	lr, [sp, #4]
  401a0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401a10:	b004      	add	sp, #16
  401a12:	4770      	bx	lr

00401a14 <__udivmoddi4>:
  401a14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401a18:	468c      	mov	ip, r1
  401a1a:	460d      	mov	r5, r1
  401a1c:	4604      	mov	r4, r0
  401a1e:	9e08      	ldr	r6, [sp, #32]
  401a20:	2b00      	cmp	r3, #0
  401a22:	d151      	bne.n	401ac8 <__udivmoddi4+0xb4>
  401a24:	428a      	cmp	r2, r1
  401a26:	4617      	mov	r7, r2
  401a28:	d96d      	bls.n	401b06 <__udivmoddi4+0xf2>
  401a2a:	fab2 fe82 	clz	lr, r2
  401a2e:	f1be 0f00 	cmp.w	lr, #0
  401a32:	d00b      	beq.n	401a4c <__udivmoddi4+0x38>
  401a34:	f1ce 0c20 	rsb	ip, lr, #32
  401a38:	fa01 f50e 	lsl.w	r5, r1, lr
  401a3c:	fa20 fc0c 	lsr.w	ip, r0, ip
  401a40:	fa02 f70e 	lsl.w	r7, r2, lr
  401a44:	ea4c 0c05 	orr.w	ip, ip, r5
  401a48:	fa00 f40e 	lsl.w	r4, r0, lr
  401a4c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  401a50:	0c25      	lsrs	r5, r4, #16
  401a52:	fbbc f8fa 	udiv	r8, ip, sl
  401a56:	fa1f f987 	uxth.w	r9, r7
  401a5a:	fb0a cc18 	mls	ip, sl, r8, ip
  401a5e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  401a62:	fb08 f309 	mul.w	r3, r8, r9
  401a66:	42ab      	cmp	r3, r5
  401a68:	d90a      	bls.n	401a80 <__udivmoddi4+0x6c>
  401a6a:	19ed      	adds	r5, r5, r7
  401a6c:	f108 32ff 	add.w	r2, r8, #4294967295
  401a70:	f080 8123 	bcs.w	401cba <__udivmoddi4+0x2a6>
  401a74:	42ab      	cmp	r3, r5
  401a76:	f240 8120 	bls.w	401cba <__udivmoddi4+0x2a6>
  401a7a:	f1a8 0802 	sub.w	r8, r8, #2
  401a7e:	443d      	add	r5, r7
  401a80:	1aed      	subs	r5, r5, r3
  401a82:	b2a4      	uxth	r4, r4
  401a84:	fbb5 f0fa 	udiv	r0, r5, sl
  401a88:	fb0a 5510 	mls	r5, sl, r0, r5
  401a8c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  401a90:	fb00 f909 	mul.w	r9, r0, r9
  401a94:	45a1      	cmp	r9, r4
  401a96:	d909      	bls.n	401aac <__udivmoddi4+0x98>
  401a98:	19e4      	adds	r4, r4, r7
  401a9a:	f100 33ff 	add.w	r3, r0, #4294967295
  401a9e:	f080 810a 	bcs.w	401cb6 <__udivmoddi4+0x2a2>
  401aa2:	45a1      	cmp	r9, r4
  401aa4:	f240 8107 	bls.w	401cb6 <__udivmoddi4+0x2a2>
  401aa8:	3802      	subs	r0, #2
  401aaa:	443c      	add	r4, r7
  401aac:	eba4 0409 	sub.w	r4, r4, r9
  401ab0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401ab4:	2100      	movs	r1, #0
  401ab6:	2e00      	cmp	r6, #0
  401ab8:	d061      	beq.n	401b7e <__udivmoddi4+0x16a>
  401aba:	fa24 f40e 	lsr.w	r4, r4, lr
  401abe:	2300      	movs	r3, #0
  401ac0:	6034      	str	r4, [r6, #0]
  401ac2:	6073      	str	r3, [r6, #4]
  401ac4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401ac8:	428b      	cmp	r3, r1
  401aca:	d907      	bls.n	401adc <__udivmoddi4+0xc8>
  401acc:	2e00      	cmp	r6, #0
  401ace:	d054      	beq.n	401b7a <__udivmoddi4+0x166>
  401ad0:	2100      	movs	r1, #0
  401ad2:	e886 0021 	stmia.w	r6, {r0, r5}
  401ad6:	4608      	mov	r0, r1
  401ad8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401adc:	fab3 f183 	clz	r1, r3
  401ae0:	2900      	cmp	r1, #0
  401ae2:	f040 808e 	bne.w	401c02 <__udivmoddi4+0x1ee>
  401ae6:	42ab      	cmp	r3, r5
  401ae8:	d302      	bcc.n	401af0 <__udivmoddi4+0xdc>
  401aea:	4282      	cmp	r2, r0
  401aec:	f200 80fa 	bhi.w	401ce4 <__udivmoddi4+0x2d0>
  401af0:	1a84      	subs	r4, r0, r2
  401af2:	eb65 0503 	sbc.w	r5, r5, r3
  401af6:	2001      	movs	r0, #1
  401af8:	46ac      	mov	ip, r5
  401afa:	2e00      	cmp	r6, #0
  401afc:	d03f      	beq.n	401b7e <__udivmoddi4+0x16a>
  401afe:	e886 1010 	stmia.w	r6, {r4, ip}
  401b02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401b06:	b912      	cbnz	r2, 401b0e <__udivmoddi4+0xfa>
  401b08:	2701      	movs	r7, #1
  401b0a:	fbb7 f7f2 	udiv	r7, r7, r2
  401b0e:	fab7 fe87 	clz	lr, r7
  401b12:	f1be 0f00 	cmp.w	lr, #0
  401b16:	d134      	bne.n	401b82 <__udivmoddi4+0x16e>
  401b18:	1beb      	subs	r3, r5, r7
  401b1a:	0c3a      	lsrs	r2, r7, #16
  401b1c:	fa1f fc87 	uxth.w	ip, r7
  401b20:	2101      	movs	r1, #1
  401b22:	fbb3 f8f2 	udiv	r8, r3, r2
  401b26:	0c25      	lsrs	r5, r4, #16
  401b28:	fb02 3318 	mls	r3, r2, r8, r3
  401b2c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  401b30:	fb0c f308 	mul.w	r3, ip, r8
  401b34:	42ab      	cmp	r3, r5
  401b36:	d907      	bls.n	401b48 <__udivmoddi4+0x134>
  401b38:	19ed      	adds	r5, r5, r7
  401b3a:	f108 30ff 	add.w	r0, r8, #4294967295
  401b3e:	d202      	bcs.n	401b46 <__udivmoddi4+0x132>
  401b40:	42ab      	cmp	r3, r5
  401b42:	f200 80d1 	bhi.w	401ce8 <__udivmoddi4+0x2d4>
  401b46:	4680      	mov	r8, r0
  401b48:	1aed      	subs	r5, r5, r3
  401b4a:	b2a3      	uxth	r3, r4
  401b4c:	fbb5 f0f2 	udiv	r0, r5, r2
  401b50:	fb02 5510 	mls	r5, r2, r0, r5
  401b54:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  401b58:	fb0c fc00 	mul.w	ip, ip, r0
  401b5c:	45a4      	cmp	ip, r4
  401b5e:	d907      	bls.n	401b70 <__udivmoddi4+0x15c>
  401b60:	19e4      	adds	r4, r4, r7
  401b62:	f100 33ff 	add.w	r3, r0, #4294967295
  401b66:	d202      	bcs.n	401b6e <__udivmoddi4+0x15a>
  401b68:	45a4      	cmp	ip, r4
  401b6a:	f200 80b8 	bhi.w	401cde <__udivmoddi4+0x2ca>
  401b6e:	4618      	mov	r0, r3
  401b70:	eba4 040c 	sub.w	r4, r4, ip
  401b74:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401b78:	e79d      	b.n	401ab6 <__udivmoddi4+0xa2>
  401b7a:	4631      	mov	r1, r6
  401b7c:	4630      	mov	r0, r6
  401b7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401b82:	f1ce 0420 	rsb	r4, lr, #32
  401b86:	fa05 f30e 	lsl.w	r3, r5, lr
  401b8a:	fa07 f70e 	lsl.w	r7, r7, lr
  401b8e:	fa20 f804 	lsr.w	r8, r0, r4
  401b92:	0c3a      	lsrs	r2, r7, #16
  401b94:	fa25 f404 	lsr.w	r4, r5, r4
  401b98:	ea48 0803 	orr.w	r8, r8, r3
  401b9c:	fbb4 f1f2 	udiv	r1, r4, r2
  401ba0:	ea4f 4518 	mov.w	r5, r8, lsr #16
  401ba4:	fb02 4411 	mls	r4, r2, r1, r4
  401ba8:	fa1f fc87 	uxth.w	ip, r7
  401bac:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  401bb0:	fb01 f30c 	mul.w	r3, r1, ip
  401bb4:	42ab      	cmp	r3, r5
  401bb6:	fa00 f40e 	lsl.w	r4, r0, lr
  401bba:	d909      	bls.n	401bd0 <__udivmoddi4+0x1bc>
  401bbc:	19ed      	adds	r5, r5, r7
  401bbe:	f101 30ff 	add.w	r0, r1, #4294967295
  401bc2:	f080 808a 	bcs.w	401cda <__udivmoddi4+0x2c6>
  401bc6:	42ab      	cmp	r3, r5
  401bc8:	f240 8087 	bls.w	401cda <__udivmoddi4+0x2c6>
  401bcc:	3902      	subs	r1, #2
  401bce:	443d      	add	r5, r7
  401bd0:	1aeb      	subs	r3, r5, r3
  401bd2:	fa1f f588 	uxth.w	r5, r8
  401bd6:	fbb3 f0f2 	udiv	r0, r3, r2
  401bda:	fb02 3310 	mls	r3, r2, r0, r3
  401bde:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  401be2:	fb00 f30c 	mul.w	r3, r0, ip
  401be6:	42ab      	cmp	r3, r5
  401be8:	d907      	bls.n	401bfa <__udivmoddi4+0x1e6>
  401bea:	19ed      	adds	r5, r5, r7
  401bec:	f100 38ff 	add.w	r8, r0, #4294967295
  401bf0:	d26f      	bcs.n	401cd2 <__udivmoddi4+0x2be>
  401bf2:	42ab      	cmp	r3, r5
  401bf4:	d96d      	bls.n	401cd2 <__udivmoddi4+0x2be>
  401bf6:	3802      	subs	r0, #2
  401bf8:	443d      	add	r5, r7
  401bfa:	1aeb      	subs	r3, r5, r3
  401bfc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  401c00:	e78f      	b.n	401b22 <__udivmoddi4+0x10e>
  401c02:	f1c1 0720 	rsb	r7, r1, #32
  401c06:	fa22 f807 	lsr.w	r8, r2, r7
  401c0a:	408b      	lsls	r3, r1
  401c0c:	fa05 f401 	lsl.w	r4, r5, r1
  401c10:	ea48 0303 	orr.w	r3, r8, r3
  401c14:	fa20 fe07 	lsr.w	lr, r0, r7
  401c18:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  401c1c:	40fd      	lsrs	r5, r7
  401c1e:	ea4e 0e04 	orr.w	lr, lr, r4
  401c22:	fbb5 f9fc 	udiv	r9, r5, ip
  401c26:	ea4f 441e 	mov.w	r4, lr, lsr #16
  401c2a:	fb0c 5519 	mls	r5, ip, r9, r5
  401c2e:	fa1f f883 	uxth.w	r8, r3
  401c32:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  401c36:	fb09 f408 	mul.w	r4, r9, r8
  401c3a:	42ac      	cmp	r4, r5
  401c3c:	fa02 f201 	lsl.w	r2, r2, r1
  401c40:	fa00 fa01 	lsl.w	sl, r0, r1
  401c44:	d908      	bls.n	401c58 <__udivmoddi4+0x244>
  401c46:	18ed      	adds	r5, r5, r3
  401c48:	f109 30ff 	add.w	r0, r9, #4294967295
  401c4c:	d243      	bcs.n	401cd6 <__udivmoddi4+0x2c2>
  401c4e:	42ac      	cmp	r4, r5
  401c50:	d941      	bls.n	401cd6 <__udivmoddi4+0x2c2>
  401c52:	f1a9 0902 	sub.w	r9, r9, #2
  401c56:	441d      	add	r5, r3
  401c58:	1b2d      	subs	r5, r5, r4
  401c5a:	fa1f fe8e 	uxth.w	lr, lr
  401c5e:	fbb5 f0fc 	udiv	r0, r5, ip
  401c62:	fb0c 5510 	mls	r5, ip, r0, r5
  401c66:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  401c6a:	fb00 f808 	mul.w	r8, r0, r8
  401c6e:	45a0      	cmp	r8, r4
  401c70:	d907      	bls.n	401c82 <__udivmoddi4+0x26e>
  401c72:	18e4      	adds	r4, r4, r3
  401c74:	f100 35ff 	add.w	r5, r0, #4294967295
  401c78:	d229      	bcs.n	401cce <__udivmoddi4+0x2ba>
  401c7a:	45a0      	cmp	r8, r4
  401c7c:	d927      	bls.n	401cce <__udivmoddi4+0x2ba>
  401c7e:	3802      	subs	r0, #2
  401c80:	441c      	add	r4, r3
  401c82:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  401c86:	eba4 0408 	sub.w	r4, r4, r8
  401c8a:	fba0 8902 	umull	r8, r9, r0, r2
  401c8e:	454c      	cmp	r4, r9
  401c90:	46c6      	mov	lr, r8
  401c92:	464d      	mov	r5, r9
  401c94:	d315      	bcc.n	401cc2 <__udivmoddi4+0x2ae>
  401c96:	d012      	beq.n	401cbe <__udivmoddi4+0x2aa>
  401c98:	b156      	cbz	r6, 401cb0 <__udivmoddi4+0x29c>
  401c9a:	ebba 030e 	subs.w	r3, sl, lr
  401c9e:	eb64 0405 	sbc.w	r4, r4, r5
  401ca2:	fa04 f707 	lsl.w	r7, r4, r7
  401ca6:	40cb      	lsrs	r3, r1
  401ca8:	431f      	orrs	r7, r3
  401caa:	40cc      	lsrs	r4, r1
  401cac:	6037      	str	r7, [r6, #0]
  401cae:	6074      	str	r4, [r6, #4]
  401cb0:	2100      	movs	r1, #0
  401cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401cb6:	4618      	mov	r0, r3
  401cb8:	e6f8      	b.n	401aac <__udivmoddi4+0x98>
  401cba:	4690      	mov	r8, r2
  401cbc:	e6e0      	b.n	401a80 <__udivmoddi4+0x6c>
  401cbe:	45c2      	cmp	sl, r8
  401cc0:	d2ea      	bcs.n	401c98 <__udivmoddi4+0x284>
  401cc2:	ebb8 0e02 	subs.w	lr, r8, r2
  401cc6:	eb69 0503 	sbc.w	r5, r9, r3
  401cca:	3801      	subs	r0, #1
  401ccc:	e7e4      	b.n	401c98 <__udivmoddi4+0x284>
  401cce:	4628      	mov	r0, r5
  401cd0:	e7d7      	b.n	401c82 <__udivmoddi4+0x26e>
  401cd2:	4640      	mov	r0, r8
  401cd4:	e791      	b.n	401bfa <__udivmoddi4+0x1e6>
  401cd6:	4681      	mov	r9, r0
  401cd8:	e7be      	b.n	401c58 <__udivmoddi4+0x244>
  401cda:	4601      	mov	r1, r0
  401cdc:	e778      	b.n	401bd0 <__udivmoddi4+0x1bc>
  401cde:	3802      	subs	r0, #2
  401ce0:	443c      	add	r4, r7
  401ce2:	e745      	b.n	401b70 <__udivmoddi4+0x15c>
  401ce4:	4608      	mov	r0, r1
  401ce6:	e708      	b.n	401afa <__udivmoddi4+0xe6>
  401ce8:	f1a8 0802 	sub.w	r8, r8, #2
  401cec:	443d      	add	r5, r7
  401cee:	e72b      	b.n	401b48 <__udivmoddi4+0x134>

00401cf0 <__aeabi_idiv0>:
  401cf0:	4770      	bx	lr
  401cf2:	bf00      	nop

00401cf4 <__libc_init_array>:
  401cf4:	b570      	push	{r4, r5, r6, lr}
  401cf6:	4e0f      	ldr	r6, [pc, #60]	; (401d34 <__libc_init_array+0x40>)
  401cf8:	4d0f      	ldr	r5, [pc, #60]	; (401d38 <__libc_init_array+0x44>)
  401cfa:	1b76      	subs	r6, r6, r5
  401cfc:	10b6      	asrs	r6, r6, #2
  401cfe:	bf18      	it	ne
  401d00:	2400      	movne	r4, #0
  401d02:	d005      	beq.n	401d10 <__libc_init_array+0x1c>
  401d04:	3401      	adds	r4, #1
  401d06:	f855 3b04 	ldr.w	r3, [r5], #4
  401d0a:	4798      	blx	r3
  401d0c:	42a6      	cmp	r6, r4
  401d0e:	d1f9      	bne.n	401d04 <__libc_init_array+0x10>
  401d10:	4e0a      	ldr	r6, [pc, #40]	; (401d3c <__libc_init_array+0x48>)
  401d12:	4d0b      	ldr	r5, [pc, #44]	; (401d40 <__libc_init_array+0x4c>)
  401d14:	1b76      	subs	r6, r6, r5
  401d16:	f005 f96b 	bl	406ff0 <_init>
  401d1a:	10b6      	asrs	r6, r6, #2
  401d1c:	bf18      	it	ne
  401d1e:	2400      	movne	r4, #0
  401d20:	d006      	beq.n	401d30 <__libc_init_array+0x3c>
  401d22:	3401      	adds	r4, #1
  401d24:	f855 3b04 	ldr.w	r3, [r5], #4
  401d28:	4798      	blx	r3
  401d2a:	42a6      	cmp	r6, r4
  401d2c:	d1f9      	bne.n	401d22 <__libc_init_array+0x2e>
  401d2e:	bd70      	pop	{r4, r5, r6, pc}
  401d30:	bd70      	pop	{r4, r5, r6, pc}
  401d32:	bf00      	nop
  401d34:	00406ffc 	.word	0x00406ffc
  401d38:	00406ffc 	.word	0x00406ffc
  401d3c:	00407004 	.word	0x00407004
  401d40:	00406ffc 	.word	0x00406ffc

00401d44 <malloc>:
  401d44:	4b02      	ldr	r3, [pc, #8]	; (401d50 <malloc+0xc>)
  401d46:	4601      	mov	r1, r0
  401d48:	6818      	ldr	r0, [r3, #0]
  401d4a:	f000 b803 	b.w	401d54 <_malloc_r>
  401d4e:	bf00      	nop
  401d50:	20400020 	.word	0x20400020

00401d54 <_malloc_r>:
  401d54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401d58:	f101 060b 	add.w	r6, r1, #11
  401d5c:	2e16      	cmp	r6, #22
  401d5e:	b083      	sub	sp, #12
  401d60:	4605      	mov	r5, r0
  401d62:	f240 809e 	bls.w	401ea2 <_malloc_r+0x14e>
  401d66:	f036 0607 	bics.w	r6, r6, #7
  401d6a:	f100 80bd 	bmi.w	401ee8 <_malloc_r+0x194>
  401d6e:	42b1      	cmp	r1, r6
  401d70:	f200 80ba 	bhi.w	401ee8 <_malloc_r+0x194>
  401d74:	f000 faec 	bl	402350 <__malloc_lock>
  401d78:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  401d7c:	f0c0 8293 	bcc.w	4022a6 <_malloc_r+0x552>
  401d80:	0a73      	lsrs	r3, r6, #9
  401d82:	f000 80b8 	beq.w	401ef6 <_malloc_r+0x1a2>
  401d86:	2b04      	cmp	r3, #4
  401d88:	f200 8179 	bhi.w	40207e <_malloc_r+0x32a>
  401d8c:	09b3      	lsrs	r3, r6, #6
  401d8e:	f103 0039 	add.w	r0, r3, #57	; 0x39
  401d92:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  401d96:	00c3      	lsls	r3, r0, #3
  401d98:	4fbf      	ldr	r7, [pc, #764]	; (402098 <_malloc_r+0x344>)
  401d9a:	443b      	add	r3, r7
  401d9c:	f1a3 0108 	sub.w	r1, r3, #8
  401da0:	685c      	ldr	r4, [r3, #4]
  401da2:	42a1      	cmp	r1, r4
  401da4:	d106      	bne.n	401db4 <_malloc_r+0x60>
  401da6:	e00c      	b.n	401dc2 <_malloc_r+0x6e>
  401da8:	2a00      	cmp	r2, #0
  401daa:	f280 80aa 	bge.w	401f02 <_malloc_r+0x1ae>
  401dae:	68e4      	ldr	r4, [r4, #12]
  401db0:	42a1      	cmp	r1, r4
  401db2:	d006      	beq.n	401dc2 <_malloc_r+0x6e>
  401db4:	6863      	ldr	r3, [r4, #4]
  401db6:	f023 0303 	bic.w	r3, r3, #3
  401dba:	1b9a      	subs	r2, r3, r6
  401dbc:	2a0f      	cmp	r2, #15
  401dbe:	ddf3      	ble.n	401da8 <_malloc_r+0x54>
  401dc0:	4670      	mov	r0, lr
  401dc2:	693c      	ldr	r4, [r7, #16]
  401dc4:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4020ac <_malloc_r+0x358>
  401dc8:	4574      	cmp	r4, lr
  401dca:	f000 81ab 	beq.w	402124 <_malloc_r+0x3d0>
  401dce:	6863      	ldr	r3, [r4, #4]
  401dd0:	f023 0303 	bic.w	r3, r3, #3
  401dd4:	1b9a      	subs	r2, r3, r6
  401dd6:	2a0f      	cmp	r2, #15
  401dd8:	f300 8190 	bgt.w	4020fc <_malloc_r+0x3a8>
  401ddc:	2a00      	cmp	r2, #0
  401dde:	f8c7 e014 	str.w	lr, [r7, #20]
  401de2:	f8c7 e010 	str.w	lr, [r7, #16]
  401de6:	f280 809d 	bge.w	401f24 <_malloc_r+0x1d0>
  401dea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  401dee:	f080 8161 	bcs.w	4020b4 <_malloc_r+0x360>
  401df2:	08db      	lsrs	r3, r3, #3
  401df4:	f103 0c01 	add.w	ip, r3, #1
  401df8:	1099      	asrs	r1, r3, #2
  401dfa:	687a      	ldr	r2, [r7, #4]
  401dfc:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  401e00:	f8c4 8008 	str.w	r8, [r4, #8]
  401e04:	2301      	movs	r3, #1
  401e06:	408b      	lsls	r3, r1
  401e08:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  401e0c:	4313      	orrs	r3, r2
  401e0e:	3908      	subs	r1, #8
  401e10:	60e1      	str	r1, [r4, #12]
  401e12:	607b      	str	r3, [r7, #4]
  401e14:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  401e18:	f8c8 400c 	str.w	r4, [r8, #12]
  401e1c:	1082      	asrs	r2, r0, #2
  401e1e:	2401      	movs	r4, #1
  401e20:	4094      	lsls	r4, r2
  401e22:	429c      	cmp	r4, r3
  401e24:	f200 808b 	bhi.w	401f3e <_malloc_r+0x1ea>
  401e28:	421c      	tst	r4, r3
  401e2a:	d106      	bne.n	401e3a <_malloc_r+0xe6>
  401e2c:	f020 0003 	bic.w	r0, r0, #3
  401e30:	0064      	lsls	r4, r4, #1
  401e32:	421c      	tst	r4, r3
  401e34:	f100 0004 	add.w	r0, r0, #4
  401e38:	d0fa      	beq.n	401e30 <_malloc_r+0xdc>
  401e3a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  401e3e:	46cc      	mov	ip, r9
  401e40:	4680      	mov	r8, r0
  401e42:	f8dc 300c 	ldr.w	r3, [ip, #12]
  401e46:	459c      	cmp	ip, r3
  401e48:	d107      	bne.n	401e5a <_malloc_r+0x106>
  401e4a:	e16d      	b.n	402128 <_malloc_r+0x3d4>
  401e4c:	2a00      	cmp	r2, #0
  401e4e:	f280 817b 	bge.w	402148 <_malloc_r+0x3f4>
  401e52:	68db      	ldr	r3, [r3, #12]
  401e54:	459c      	cmp	ip, r3
  401e56:	f000 8167 	beq.w	402128 <_malloc_r+0x3d4>
  401e5a:	6859      	ldr	r1, [r3, #4]
  401e5c:	f021 0103 	bic.w	r1, r1, #3
  401e60:	1b8a      	subs	r2, r1, r6
  401e62:	2a0f      	cmp	r2, #15
  401e64:	ddf2      	ble.n	401e4c <_malloc_r+0xf8>
  401e66:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  401e6a:	f8d3 8008 	ldr.w	r8, [r3, #8]
  401e6e:	9300      	str	r3, [sp, #0]
  401e70:	199c      	adds	r4, r3, r6
  401e72:	4628      	mov	r0, r5
  401e74:	f046 0601 	orr.w	r6, r6, #1
  401e78:	f042 0501 	orr.w	r5, r2, #1
  401e7c:	605e      	str	r6, [r3, #4]
  401e7e:	f8c8 c00c 	str.w	ip, [r8, #12]
  401e82:	f8cc 8008 	str.w	r8, [ip, #8]
  401e86:	617c      	str	r4, [r7, #20]
  401e88:	613c      	str	r4, [r7, #16]
  401e8a:	f8c4 e00c 	str.w	lr, [r4, #12]
  401e8e:	f8c4 e008 	str.w	lr, [r4, #8]
  401e92:	6065      	str	r5, [r4, #4]
  401e94:	505a      	str	r2, [r3, r1]
  401e96:	f000 fa61 	bl	40235c <__malloc_unlock>
  401e9a:	9b00      	ldr	r3, [sp, #0]
  401e9c:	f103 0408 	add.w	r4, r3, #8
  401ea0:	e01e      	b.n	401ee0 <_malloc_r+0x18c>
  401ea2:	2910      	cmp	r1, #16
  401ea4:	d820      	bhi.n	401ee8 <_malloc_r+0x194>
  401ea6:	f000 fa53 	bl	402350 <__malloc_lock>
  401eaa:	2610      	movs	r6, #16
  401eac:	2318      	movs	r3, #24
  401eae:	2002      	movs	r0, #2
  401eb0:	4f79      	ldr	r7, [pc, #484]	; (402098 <_malloc_r+0x344>)
  401eb2:	443b      	add	r3, r7
  401eb4:	f1a3 0208 	sub.w	r2, r3, #8
  401eb8:	685c      	ldr	r4, [r3, #4]
  401eba:	4294      	cmp	r4, r2
  401ebc:	f000 813d 	beq.w	40213a <_malloc_r+0x3e6>
  401ec0:	6863      	ldr	r3, [r4, #4]
  401ec2:	68e1      	ldr	r1, [r4, #12]
  401ec4:	68a6      	ldr	r6, [r4, #8]
  401ec6:	f023 0303 	bic.w	r3, r3, #3
  401eca:	4423      	add	r3, r4
  401ecc:	4628      	mov	r0, r5
  401ece:	685a      	ldr	r2, [r3, #4]
  401ed0:	60f1      	str	r1, [r6, #12]
  401ed2:	f042 0201 	orr.w	r2, r2, #1
  401ed6:	608e      	str	r6, [r1, #8]
  401ed8:	605a      	str	r2, [r3, #4]
  401eda:	f000 fa3f 	bl	40235c <__malloc_unlock>
  401ede:	3408      	adds	r4, #8
  401ee0:	4620      	mov	r0, r4
  401ee2:	b003      	add	sp, #12
  401ee4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401ee8:	2400      	movs	r4, #0
  401eea:	230c      	movs	r3, #12
  401eec:	4620      	mov	r0, r4
  401eee:	602b      	str	r3, [r5, #0]
  401ef0:	b003      	add	sp, #12
  401ef2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401ef6:	2040      	movs	r0, #64	; 0x40
  401ef8:	f44f 7300 	mov.w	r3, #512	; 0x200
  401efc:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  401f00:	e74a      	b.n	401d98 <_malloc_r+0x44>
  401f02:	4423      	add	r3, r4
  401f04:	68e1      	ldr	r1, [r4, #12]
  401f06:	685a      	ldr	r2, [r3, #4]
  401f08:	68a6      	ldr	r6, [r4, #8]
  401f0a:	f042 0201 	orr.w	r2, r2, #1
  401f0e:	60f1      	str	r1, [r6, #12]
  401f10:	4628      	mov	r0, r5
  401f12:	608e      	str	r6, [r1, #8]
  401f14:	605a      	str	r2, [r3, #4]
  401f16:	f000 fa21 	bl	40235c <__malloc_unlock>
  401f1a:	3408      	adds	r4, #8
  401f1c:	4620      	mov	r0, r4
  401f1e:	b003      	add	sp, #12
  401f20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401f24:	4423      	add	r3, r4
  401f26:	4628      	mov	r0, r5
  401f28:	685a      	ldr	r2, [r3, #4]
  401f2a:	f042 0201 	orr.w	r2, r2, #1
  401f2e:	605a      	str	r2, [r3, #4]
  401f30:	f000 fa14 	bl	40235c <__malloc_unlock>
  401f34:	3408      	adds	r4, #8
  401f36:	4620      	mov	r0, r4
  401f38:	b003      	add	sp, #12
  401f3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401f3e:	68bc      	ldr	r4, [r7, #8]
  401f40:	6863      	ldr	r3, [r4, #4]
  401f42:	f023 0803 	bic.w	r8, r3, #3
  401f46:	45b0      	cmp	r8, r6
  401f48:	d304      	bcc.n	401f54 <_malloc_r+0x200>
  401f4a:	eba8 0306 	sub.w	r3, r8, r6
  401f4e:	2b0f      	cmp	r3, #15
  401f50:	f300 8085 	bgt.w	40205e <_malloc_r+0x30a>
  401f54:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4020b0 <_malloc_r+0x35c>
  401f58:	4b50      	ldr	r3, [pc, #320]	; (40209c <_malloc_r+0x348>)
  401f5a:	f8d9 2000 	ldr.w	r2, [r9]
  401f5e:	681b      	ldr	r3, [r3, #0]
  401f60:	3201      	adds	r2, #1
  401f62:	4433      	add	r3, r6
  401f64:	eb04 0a08 	add.w	sl, r4, r8
  401f68:	f000 8155 	beq.w	402216 <_malloc_r+0x4c2>
  401f6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  401f70:	330f      	adds	r3, #15
  401f72:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  401f76:	f02b 0b0f 	bic.w	fp, fp, #15
  401f7a:	4659      	mov	r1, fp
  401f7c:	4628      	mov	r0, r5
  401f7e:	f000 f9f3 	bl	402368 <_sbrk_r>
  401f82:	1c41      	adds	r1, r0, #1
  401f84:	4602      	mov	r2, r0
  401f86:	f000 80fc 	beq.w	402182 <_malloc_r+0x42e>
  401f8a:	4582      	cmp	sl, r0
  401f8c:	f200 80f7 	bhi.w	40217e <_malloc_r+0x42a>
  401f90:	4b43      	ldr	r3, [pc, #268]	; (4020a0 <_malloc_r+0x34c>)
  401f92:	6819      	ldr	r1, [r3, #0]
  401f94:	4459      	add	r1, fp
  401f96:	6019      	str	r1, [r3, #0]
  401f98:	f000 814d 	beq.w	402236 <_malloc_r+0x4e2>
  401f9c:	f8d9 0000 	ldr.w	r0, [r9]
  401fa0:	3001      	adds	r0, #1
  401fa2:	bf1b      	ittet	ne
  401fa4:	eba2 0a0a 	subne.w	sl, r2, sl
  401fa8:	4451      	addne	r1, sl
  401faa:	f8c9 2000 	streq.w	r2, [r9]
  401fae:	6019      	strne	r1, [r3, #0]
  401fb0:	f012 0107 	ands.w	r1, r2, #7
  401fb4:	f000 8115 	beq.w	4021e2 <_malloc_r+0x48e>
  401fb8:	f1c1 0008 	rsb	r0, r1, #8
  401fbc:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  401fc0:	4402      	add	r2, r0
  401fc2:	3108      	adds	r1, #8
  401fc4:	eb02 090b 	add.w	r9, r2, fp
  401fc8:	f3c9 090b 	ubfx	r9, r9, #0, #12
  401fcc:	eba1 0909 	sub.w	r9, r1, r9
  401fd0:	4649      	mov	r1, r9
  401fd2:	4628      	mov	r0, r5
  401fd4:	9301      	str	r3, [sp, #4]
  401fd6:	9200      	str	r2, [sp, #0]
  401fd8:	f000 f9c6 	bl	402368 <_sbrk_r>
  401fdc:	1c43      	adds	r3, r0, #1
  401fde:	e89d 000c 	ldmia.w	sp, {r2, r3}
  401fe2:	f000 8143 	beq.w	40226c <_malloc_r+0x518>
  401fe6:	1a80      	subs	r0, r0, r2
  401fe8:	4448      	add	r0, r9
  401fea:	f040 0001 	orr.w	r0, r0, #1
  401fee:	6819      	ldr	r1, [r3, #0]
  401ff0:	60ba      	str	r2, [r7, #8]
  401ff2:	4449      	add	r1, r9
  401ff4:	42bc      	cmp	r4, r7
  401ff6:	6050      	str	r0, [r2, #4]
  401ff8:	6019      	str	r1, [r3, #0]
  401ffa:	d017      	beq.n	40202c <_malloc_r+0x2d8>
  401ffc:	f1b8 0f0f 	cmp.w	r8, #15
  402000:	f240 80fb 	bls.w	4021fa <_malloc_r+0x4a6>
  402004:	6860      	ldr	r0, [r4, #4]
  402006:	f1a8 020c 	sub.w	r2, r8, #12
  40200a:	f022 0207 	bic.w	r2, r2, #7
  40200e:	eb04 0e02 	add.w	lr, r4, r2
  402012:	f000 0001 	and.w	r0, r0, #1
  402016:	f04f 0c05 	mov.w	ip, #5
  40201a:	4310      	orrs	r0, r2
  40201c:	2a0f      	cmp	r2, #15
  40201e:	6060      	str	r0, [r4, #4]
  402020:	f8ce c004 	str.w	ip, [lr, #4]
  402024:	f8ce c008 	str.w	ip, [lr, #8]
  402028:	f200 8117 	bhi.w	40225a <_malloc_r+0x506>
  40202c:	4b1d      	ldr	r3, [pc, #116]	; (4020a4 <_malloc_r+0x350>)
  40202e:	68bc      	ldr	r4, [r7, #8]
  402030:	681a      	ldr	r2, [r3, #0]
  402032:	4291      	cmp	r1, r2
  402034:	bf88      	it	hi
  402036:	6019      	strhi	r1, [r3, #0]
  402038:	4b1b      	ldr	r3, [pc, #108]	; (4020a8 <_malloc_r+0x354>)
  40203a:	681a      	ldr	r2, [r3, #0]
  40203c:	4291      	cmp	r1, r2
  40203e:	6862      	ldr	r2, [r4, #4]
  402040:	bf88      	it	hi
  402042:	6019      	strhi	r1, [r3, #0]
  402044:	f022 0203 	bic.w	r2, r2, #3
  402048:	4296      	cmp	r6, r2
  40204a:	eba2 0306 	sub.w	r3, r2, r6
  40204e:	d801      	bhi.n	402054 <_malloc_r+0x300>
  402050:	2b0f      	cmp	r3, #15
  402052:	dc04      	bgt.n	40205e <_malloc_r+0x30a>
  402054:	4628      	mov	r0, r5
  402056:	f000 f981 	bl	40235c <__malloc_unlock>
  40205a:	2400      	movs	r4, #0
  40205c:	e740      	b.n	401ee0 <_malloc_r+0x18c>
  40205e:	19a2      	adds	r2, r4, r6
  402060:	f043 0301 	orr.w	r3, r3, #1
  402064:	f046 0601 	orr.w	r6, r6, #1
  402068:	6066      	str	r6, [r4, #4]
  40206a:	4628      	mov	r0, r5
  40206c:	60ba      	str	r2, [r7, #8]
  40206e:	6053      	str	r3, [r2, #4]
  402070:	f000 f974 	bl	40235c <__malloc_unlock>
  402074:	3408      	adds	r4, #8
  402076:	4620      	mov	r0, r4
  402078:	b003      	add	sp, #12
  40207a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40207e:	2b14      	cmp	r3, #20
  402080:	d971      	bls.n	402166 <_malloc_r+0x412>
  402082:	2b54      	cmp	r3, #84	; 0x54
  402084:	f200 80a3 	bhi.w	4021ce <_malloc_r+0x47a>
  402088:	0b33      	lsrs	r3, r6, #12
  40208a:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40208e:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  402092:	00c3      	lsls	r3, r0, #3
  402094:	e680      	b.n	401d98 <_malloc_r+0x44>
  402096:	bf00      	nop
  402098:	20400450 	.word	0x20400450
  40209c:	20400c9c 	.word	0x20400c9c
  4020a0:	20400c6c 	.word	0x20400c6c
  4020a4:	20400c94 	.word	0x20400c94
  4020a8:	20400c98 	.word	0x20400c98
  4020ac:	20400458 	.word	0x20400458
  4020b0:	20400858 	.word	0x20400858
  4020b4:	0a5a      	lsrs	r2, r3, #9
  4020b6:	2a04      	cmp	r2, #4
  4020b8:	d95b      	bls.n	402172 <_malloc_r+0x41e>
  4020ba:	2a14      	cmp	r2, #20
  4020bc:	f200 80ae 	bhi.w	40221c <_malloc_r+0x4c8>
  4020c0:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4020c4:	00c9      	lsls	r1, r1, #3
  4020c6:	325b      	adds	r2, #91	; 0x5b
  4020c8:	eb07 0c01 	add.w	ip, r7, r1
  4020cc:	5879      	ldr	r1, [r7, r1]
  4020ce:	f1ac 0c08 	sub.w	ip, ip, #8
  4020d2:	458c      	cmp	ip, r1
  4020d4:	f000 8088 	beq.w	4021e8 <_malloc_r+0x494>
  4020d8:	684a      	ldr	r2, [r1, #4]
  4020da:	f022 0203 	bic.w	r2, r2, #3
  4020de:	4293      	cmp	r3, r2
  4020e0:	d273      	bcs.n	4021ca <_malloc_r+0x476>
  4020e2:	6889      	ldr	r1, [r1, #8]
  4020e4:	458c      	cmp	ip, r1
  4020e6:	d1f7      	bne.n	4020d8 <_malloc_r+0x384>
  4020e8:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4020ec:	687b      	ldr	r3, [r7, #4]
  4020ee:	60e2      	str	r2, [r4, #12]
  4020f0:	f8c4 c008 	str.w	ip, [r4, #8]
  4020f4:	6094      	str	r4, [r2, #8]
  4020f6:	f8cc 400c 	str.w	r4, [ip, #12]
  4020fa:	e68f      	b.n	401e1c <_malloc_r+0xc8>
  4020fc:	19a1      	adds	r1, r4, r6
  4020fe:	f046 0c01 	orr.w	ip, r6, #1
  402102:	f042 0601 	orr.w	r6, r2, #1
  402106:	f8c4 c004 	str.w	ip, [r4, #4]
  40210a:	4628      	mov	r0, r5
  40210c:	6179      	str	r1, [r7, #20]
  40210e:	6139      	str	r1, [r7, #16]
  402110:	f8c1 e00c 	str.w	lr, [r1, #12]
  402114:	f8c1 e008 	str.w	lr, [r1, #8]
  402118:	604e      	str	r6, [r1, #4]
  40211a:	50e2      	str	r2, [r4, r3]
  40211c:	f000 f91e 	bl	40235c <__malloc_unlock>
  402120:	3408      	adds	r4, #8
  402122:	e6dd      	b.n	401ee0 <_malloc_r+0x18c>
  402124:	687b      	ldr	r3, [r7, #4]
  402126:	e679      	b.n	401e1c <_malloc_r+0xc8>
  402128:	f108 0801 	add.w	r8, r8, #1
  40212c:	f018 0f03 	tst.w	r8, #3
  402130:	f10c 0c08 	add.w	ip, ip, #8
  402134:	f47f ae85 	bne.w	401e42 <_malloc_r+0xee>
  402138:	e02d      	b.n	402196 <_malloc_r+0x442>
  40213a:	68dc      	ldr	r4, [r3, #12]
  40213c:	42a3      	cmp	r3, r4
  40213e:	bf08      	it	eq
  402140:	3002      	addeq	r0, #2
  402142:	f43f ae3e 	beq.w	401dc2 <_malloc_r+0x6e>
  402146:	e6bb      	b.n	401ec0 <_malloc_r+0x16c>
  402148:	4419      	add	r1, r3
  40214a:	461c      	mov	r4, r3
  40214c:	684a      	ldr	r2, [r1, #4]
  40214e:	68db      	ldr	r3, [r3, #12]
  402150:	f854 6f08 	ldr.w	r6, [r4, #8]!
  402154:	f042 0201 	orr.w	r2, r2, #1
  402158:	604a      	str	r2, [r1, #4]
  40215a:	4628      	mov	r0, r5
  40215c:	60f3      	str	r3, [r6, #12]
  40215e:	609e      	str	r6, [r3, #8]
  402160:	f000 f8fc 	bl	40235c <__malloc_unlock>
  402164:	e6bc      	b.n	401ee0 <_malloc_r+0x18c>
  402166:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40216a:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40216e:	00c3      	lsls	r3, r0, #3
  402170:	e612      	b.n	401d98 <_malloc_r+0x44>
  402172:	099a      	lsrs	r2, r3, #6
  402174:	f102 0139 	add.w	r1, r2, #57	; 0x39
  402178:	00c9      	lsls	r1, r1, #3
  40217a:	3238      	adds	r2, #56	; 0x38
  40217c:	e7a4      	b.n	4020c8 <_malloc_r+0x374>
  40217e:	42bc      	cmp	r4, r7
  402180:	d054      	beq.n	40222c <_malloc_r+0x4d8>
  402182:	68bc      	ldr	r4, [r7, #8]
  402184:	6862      	ldr	r2, [r4, #4]
  402186:	f022 0203 	bic.w	r2, r2, #3
  40218a:	e75d      	b.n	402048 <_malloc_r+0x2f4>
  40218c:	f859 3908 	ldr.w	r3, [r9], #-8
  402190:	4599      	cmp	r9, r3
  402192:	f040 8086 	bne.w	4022a2 <_malloc_r+0x54e>
  402196:	f010 0f03 	tst.w	r0, #3
  40219a:	f100 30ff 	add.w	r0, r0, #4294967295
  40219e:	d1f5      	bne.n	40218c <_malloc_r+0x438>
  4021a0:	687b      	ldr	r3, [r7, #4]
  4021a2:	ea23 0304 	bic.w	r3, r3, r4
  4021a6:	607b      	str	r3, [r7, #4]
  4021a8:	0064      	lsls	r4, r4, #1
  4021aa:	429c      	cmp	r4, r3
  4021ac:	f63f aec7 	bhi.w	401f3e <_malloc_r+0x1ea>
  4021b0:	2c00      	cmp	r4, #0
  4021b2:	f43f aec4 	beq.w	401f3e <_malloc_r+0x1ea>
  4021b6:	421c      	tst	r4, r3
  4021b8:	4640      	mov	r0, r8
  4021ba:	f47f ae3e 	bne.w	401e3a <_malloc_r+0xe6>
  4021be:	0064      	lsls	r4, r4, #1
  4021c0:	421c      	tst	r4, r3
  4021c2:	f100 0004 	add.w	r0, r0, #4
  4021c6:	d0fa      	beq.n	4021be <_malloc_r+0x46a>
  4021c8:	e637      	b.n	401e3a <_malloc_r+0xe6>
  4021ca:	468c      	mov	ip, r1
  4021cc:	e78c      	b.n	4020e8 <_malloc_r+0x394>
  4021ce:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4021d2:	d815      	bhi.n	402200 <_malloc_r+0x4ac>
  4021d4:	0bf3      	lsrs	r3, r6, #15
  4021d6:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4021da:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4021de:	00c3      	lsls	r3, r0, #3
  4021e0:	e5da      	b.n	401d98 <_malloc_r+0x44>
  4021e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4021e6:	e6ed      	b.n	401fc4 <_malloc_r+0x270>
  4021e8:	687b      	ldr	r3, [r7, #4]
  4021ea:	1092      	asrs	r2, r2, #2
  4021ec:	2101      	movs	r1, #1
  4021ee:	fa01 f202 	lsl.w	r2, r1, r2
  4021f2:	4313      	orrs	r3, r2
  4021f4:	607b      	str	r3, [r7, #4]
  4021f6:	4662      	mov	r2, ip
  4021f8:	e779      	b.n	4020ee <_malloc_r+0x39a>
  4021fa:	2301      	movs	r3, #1
  4021fc:	6053      	str	r3, [r2, #4]
  4021fe:	e729      	b.n	402054 <_malloc_r+0x300>
  402200:	f240 5254 	movw	r2, #1364	; 0x554
  402204:	4293      	cmp	r3, r2
  402206:	d822      	bhi.n	40224e <_malloc_r+0x4fa>
  402208:	0cb3      	lsrs	r3, r6, #18
  40220a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40220e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  402212:	00c3      	lsls	r3, r0, #3
  402214:	e5c0      	b.n	401d98 <_malloc_r+0x44>
  402216:	f103 0b10 	add.w	fp, r3, #16
  40221a:	e6ae      	b.n	401f7a <_malloc_r+0x226>
  40221c:	2a54      	cmp	r2, #84	; 0x54
  40221e:	d829      	bhi.n	402274 <_malloc_r+0x520>
  402220:	0b1a      	lsrs	r2, r3, #12
  402222:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  402226:	00c9      	lsls	r1, r1, #3
  402228:	326e      	adds	r2, #110	; 0x6e
  40222a:	e74d      	b.n	4020c8 <_malloc_r+0x374>
  40222c:	4b20      	ldr	r3, [pc, #128]	; (4022b0 <_malloc_r+0x55c>)
  40222e:	6819      	ldr	r1, [r3, #0]
  402230:	4459      	add	r1, fp
  402232:	6019      	str	r1, [r3, #0]
  402234:	e6b2      	b.n	401f9c <_malloc_r+0x248>
  402236:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40223a:	2800      	cmp	r0, #0
  40223c:	f47f aeae 	bne.w	401f9c <_malloc_r+0x248>
  402240:	eb08 030b 	add.w	r3, r8, fp
  402244:	68ba      	ldr	r2, [r7, #8]
  402246:	f043 0301 	orr.w	r3, r3, #1
  40224a:	6053      	str	r3, [r2, #4]
  40224c:	e6ee      	b.n	40202c <_malloc_r+0x2d8>
  40224e:	207f      	movs	r0, #127	; 0x7f
  402250:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  402254:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  402258:	e59e      	b.n	401d98 <_malloc_r+0x44>
  40225a:	f104 0108 	add.w	r1, r4, #8
  40225e:	4628      	mov	r0, r5
  402260:	9300      	str	r3, [sp, #0]
  402262:	f002 fb21 	bl	4048a8 <_free_r>
  402266:	9b00      	ldr	r3, [sp, #0]
  402268:	6819      	ldr	r1, [r3, #0]
  40226a:	e6df      	b.n	40202c <_malloc_r+0x2d8>
  40226c:	2001      	movs	r0, #1
  40226e:	f04f 0900 	mov.w	r9, #0
  402272:	e6bc      	b.n	401fee <_malloc_r+0x29a>
  402274:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402278:	d805      	bhi.n	402286 <_malloc_r+0x532>
  40227a:	0bda      	lsrs	r2, r3, #15
  40227c:	f102 0178 	add.w	r1, r2, #120	; 0x78
  402280:	00c9      	lsls	r1, r1, #3
  402282:	3277      	adds	r2, #119	; 0x77
  402284:	e720      	b.n	4020c8 <_malloc_r+0x374>
  402286:	f240 5154 	movw	r1, #1364	; 0x554
  40228a:	428a      	cmp	r2, r1
  40228c:	d805      	bhi.n	40229a <_malloc_r+0x546>
  40228e:	0c9a      	lsrs	r2, r3, #18
  402290:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  402294:	00c9      	lsls	r1, r1, #3
  402296:	327c      	adds	r2, #124	; 0x7c
  402298:	e716      	b.n	4020c8 <_malloc_r+0x374>
  40229a:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40229e:	227e      	movs	r2, #126	; 0x7e
  4022a0:	e712      	b.n	4020c8 <_malloc_r+0x374>
  4022a2:	687b      	ldr	r3, [r7, #4]
  4022a4:	e780      	b.n	4021a8 <_malloc_r+0x454>
  4022a6:	08f0      	lsrs	r0, r6, #3
  4022a8:	f106 0308 	add.w	r3, r6, #8
  4022ac:	e600      	b.n	401eb0 <_malloc_r+0x15c>
  4022ae:	bf00      	nop
  4022b0:	20400c6c 	.word	0x20400c6c

004022b4 <memset>:
  4022b4:	b470      	push	{r4, r5, r6}
  4022b6:	0786      	lsls	r6, r0, #30
  4022b8:	d046      	beq.n	402348 <memset+0x94>
  4022ba:	1e54      	subs	r4, r2, #1
  4022bc:	2a00      	cmp	r2, #0
  4022be:	d041      	beq.n	402344 <memset+0x90>
  4022c0:	b2ca      	uxtb	r2, r1
  4022c2:	4603      	mov	r3, r0
  4022c4:	e002      	b.n	4022cc <memset+0x18>
  4022c6:	f114 34ff 	adds.w	r4, r4, #4294967295
  4022ca:	d33b      	bcc.n	402344 <memset+0x90>
  4022cc:	f803 2b01 	strb.w	r2, [r3], #1
  4022d0:	079d      	lsls	r5, r3, #30
  4022d2:	d1f8      	bne.n	4022c6 <memset+0x12>
  4022d4:	2c03      	cmp	r4, #3
  4022d6:	d92e      	bls.n	402336 <memset+0x82>
  4022d8:	b2cd      	uxtb	r5, r1
  4022da:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4022de:	2c0f      	cmp	r4, #15
  4022e0:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4022e4:	d919      	bls.n	40231a <memset+0x66>
  4022e6:	f103 0210 	add.w	r2, r3, #16
  4022ea:	4626      	mov	r6, r4
  4022ec:	3e10      	subs	r6, #16
  4022ee:	2e0f      	cmp	r6, #15
  4022f0:	f842 5c10 	str.w	r5, [r2, #-16]
  4022f4:	f842 5c0c 	str.w	r5, [r2, #-12]
  4022f8:	f842 5c08 	str.w	r5, [r2, #-8]
  4022fc:	f842 5c04 	str.w	r5, [r2, #-4]
  402300:	f102 0210 	add.w	r2, r2, #16
  402304:	d8f2      	bhi.n	4022ec <memset+0x38>
  402306:	f1a4 0210 	sub.w	r2, r4, #16
  40230a:	f022 020f 	bic.w	r2, r2, #15
  40230e:	f004 040f 	and.w	r4, r4, #15
  402312:	3210      	adds	r2, #16
  402314:	2c03      	cmp	r4, #3
  402316:	4413      	add	r3, r2
  402318:	d90d      	bls.n	402336 <memset+0x82>
  40231a:	461e      	mov	r6, r3
  40231c:	4622      	mov	r2, r4
  40231e:	3a04      	subs	r2, #4
  402320:	2a03      	cmp	r2, #3
  402322:	f846 5b04 	str.w	r5, [r6], #4
  402326:	d8fa      	bhi.n	40231e <memset+0x6a>
  402328:	1f22      	subs	r2, r4, #4
  40232a:	f022 0203 	bic.w	r2, r2, #3
  40232e:	3204      	adds	r2, #4
  402330:	4413      	add	r3, r2
  402332:	f004 0403 	and.w	r4, r4, #3
  402336:	b12c      	cbz	r4, 402344 <memset+0x90>
  402338:	b2c9      	uxtb	r1, r1
  40233a:	441c      	add	r4, r3
  40233c:	f803 1b01 	strb.w	r1, [r3], #1
  402340:	429c      	cmp	r4, r3
  402342:	d1fb      	bne.n	40233c <memset+0x88>
  402344:	bc70      	pop	{r4, r5, r6}
  402346:	4770      	bx	lr
  402348:	4614      	mov	r4, r2
  40234a:	4603      	mov	r3, r0
  40234c:	e7c2      	b.n	4022d4 <memset+0x20>
  40234e:	bf00      	nop

00402350 <__malloc_lock>:
  402350:	4801      	ldr	r0, [pc, #4]	; (402358 <__malloc_lock+0x8>)
  402352:	f002 bb9d 	b.w	404a90 <__retarget_lock_acquire_recursive>
  402356:	bf00      	nop
  402358:	20400cb0 	.word	0x20400cb0

0040235c <__malloc_unlock>:
  40235c:	4801      	ldr	r0, [pc, #4]	; (402364 <__malloc_unlock+0x8>)
  40235e:	f002 bb99 	b.w	404a94 <__retarget_lock_release_recursive>
  402362:	bf00      	nop
  402364:	20400cb0 	.word	0x20400cb0

00402368 <_sbrk_r>:
  402368:	b538      	push	{r3, r4, r5, lr}
  40236a:	4c07      	ldr	r4, [pc, #28]	; (402388 <_sbrk_r+0x20>)
  40236c:	2300      	movs	r3, #0
  40236e:	4605      	mov	r5, r0
  402370:	4608      	mov	r0, r1
  402372:	6023      	str	r3, [r4, #0]
  402374:	f7fe ffea 	bl	40134c <_sbrk>
  402378:	1c43      	adds	r3, r0, #1
  40237a:	d000      	beq.n	40237e <_sbrk_r+0x16>
  40237c:	bd38      	pop	{r3, r4, r5, pc}
  40237e:	6823      	ldr	r3, [r4, #0]
  402380:	2b00      	cmp	r3, #0
  402382:	d0fb      	beq.n	40237c <_sbrk_r+0x14>
  402384:	602b      	str	r3, [r5, #0]
  402386:	bd38      	pop	{r3, r4, r5, pc}
  402388:	20400cc4 	.word	0x20400cc4

0040238c <sprintf>:
  40238c:	b40e      	push	{r1, r2, r3}
  40238e:	b5f0      	push	{r4, r5, r6, r7, lr}
  402390:	b09c      	sub	sp, #112	; 0x70
  402392:	ab21      	add	r3, sp, #132	; 0x84
  402394:	490f      	ldr	r1, [pc, #60]	; (4023d4 <sprintf+0x48>)
  402396:	f853 2b04 	ldr.w	r2, [r3], #4
  40239a:	9301      	str	r3, [sp, #4]
  40239c:	4605      	mov	r5, r0
  40239e:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  4023a2:	6808      	ldr	r0, [r1, #0]
  4023a4:	9502      	str	r5, [sp, #8]
  4023a6:	f44f 7702 	mov.w	r7, #520	; 0x208
  4023aa:	f64f 76ff 	movw	r6, #65535	; 0xffff
  4023ae:	a902      	add	r1, sp, #8
  4023b0:	9506      	str	r5, [sp, #24]
  4023b2:	f8ad 7014 	strh.w	r7, [sp, #20]
  4023b6:	9404      	str	r4, [sp, #16]
  4023b8:	9407      	str	r4, [sp, #28]
  4023ba:	f8ad 6016 	strh.w	r6, [sp, #22]
  4023be:	f000 f80b 	bl	4023d8 <_svfprintf_r>
  4023c2:	9b02      	ldr	r3, [sp, #8]
  4023c4:	2200      	movs	r2, #0
  4023c6:	701a      	strb	r2, [r3, #0]
  4023c8:	b01c      	add	sp, #112	; 0x70
  4023ca:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  4023ce:	b003      	add	sp, #12
  4023d0:	4770      	bx	lr
  4023d2:	bf00      	nop
  4023d4:	20400020 	.word	0x20400020

004023d8 <_svfprintf_r>:
  4023d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4023dc:	b0c3      	sub	sp, #268	; 0x10c
  4023de:	460c      	mov	r4, r1
  4023e0:	910b      	str	r1, [sp, #44]	; 0x2c
  4023e2:	4692      	mov	sl, r2
  4023e4:	930f      	str	r3, [sp, #60]	; 0x3c
  4023e6:	900c      	str	r0, [sp, #48]	; 0x30
  4023e8:	f002 fb44 	bl	404a74 <_localeconv_r>
  4023ec:	6803      	ldr	r3, [r0, #0]
  4023ee:	931a      	str	r3, [sp, #104]	; 0x68
  4023f0:	4618      	mov	r0, r3
  4023f2:	f002 ff45 	bl	405280 <strlen>
  4023f6:	89a3      	ldrh	r3, [r4, #12]
  4023f8:	9019      	str	r0, [sp, #100]	; 0x64
  4023fa:	0619      	lsls	r1, r3, #24
  4023fc:	d503      	bpl.n	402406 <_svfprintf_r+0x2e>
  4023fe:	6923      	ldr	r3, [r4, #16]
  402400:	2b00      	cmp	r3, #0
  402402:	f001 8003 	beq.w	40340c <_svfprintf_r+0x1034>
  402406:	2300      	movs	r3, #0
  402408:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  40240c:	9313      	str	r3, [sp, #76]	; 0x4c
  40240e:	9315      	str	r3, [sp, #84]	; 0x54
  402410:	9314      	str	r3, [sp, #80]	; 0x50
  402412:	9327      	str	r3, [sp, #156]	; 0x9c
  402414:	9326      	str	r3, [sp, #152]	; 0x98
  402416:	9318      	str	r3, [sp, #96]	; 0x60
  402418:	931b      	str	r3, [sp, #108]	; 0x6c
  40241a:	9309      	str	r3, [sp, #36]	; 0x24
  40241c:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  402420:	46c8      	mov	r8, r9
  402422:	9316      	str	r3, [sp, #88]	; 0x58
  402424:	9317      	str	r3, [sp, #92]	; 0x5c
  402426:	f89a 3000 	ldrb.w	r3, [sl]
  40242a:	4654      	mov	r4, sl
  40242c:	b1e3      	cbz	r3, 402468 <_svfprintf_r+0x90>
  40242e:	2b25      	cmp	r3, #37	; 0x25
  402430:	d102      	bne.n	402438 <_svfprintf_r+0x60>
  402432:	e019      	b.n	402468 <_svfprintf_r+0x90>
  402434:	2b25      	cmp	r3, #37	; 0x25
  402436:	d003      	beq.n	402440 <_svfprintf_r+0x68>
  402438:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40243c:	2b00      	cmp	r3, #0
  40243e:	d1f9      	bne.n	402434 <_svfprintf_r+0x5c>
  402440:	eba4 050a 	sub.w	r5, r4, sl
  402444:	b185      	cbz	r5, 402468 <_svfprintf_r+0x90>
  402446:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402448:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40244a:	f8c8 a000 	str.w	sl, [r8]
  40244e:	3301      	adds	r3, #1
  402450:	442a      	add	r2, r5
  402452:	2b07      	cmp	r3, #7
  402454:	f8c8 5004 	str.w	r5, [r8, #4]
  402458:	9227      	str	r2, [sp, #156]	; 0x9c
  40245a:	9326      	str	r3, [sp, #152]	; 0x98
  40245c:	dc7f      	bgt.n	40255e <_svfprintf_r+0x186>
  40245e:	f108 0808 	add.w	r8, r8, #8
  402462:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402464:	442b      	add	r3, r5
  402466:	9309      	str	r3, [sp, #36]	; 0x24
  402468:	7823      	ldrb	r3, [r4, #0]
  40246a:	2b00      	cmp	r3, #0
  40246c:	d07f      	beq.n	40256e <_svfprintf_r+0x196>
  40246e:	2300      	movs	r3, #0
  402470:	461a      	mov	r2, r3
  402472:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402476:	4619      	mov	r1, r3
  402478:	930d      	str	r3, [sp, #52]	; 0x34
  40247a:	469b      	mov	fp, r3
  40247c:	f04f 30ff 	mov.w	r0, #4294967295
  402480:	7863      	ldrb	r3, [r4, #1]
  402482:	900a      	str	r0, [sp, #40]	; 0x28
  402484:	f104 0a01 	add.w	sl, r4, #1
  402488:	f10a 0a01 	add.w	sl, sl, #1
  40248c:	f1a3 0020 	sub.w	r0, r3, #32
  402490:	2858      	cmp	r0, #88	; 0x58
  402492:	f200 83c1 	bhi.w	402c18 <_svfprintf_r+0x840>
  402496:	e8df f010 	tbh	[pc, r0, lsl #1]
  40249a:	0238      	.short	0x0238
  40249c:	03bf03bf 	.word	0x03bf03bf
  4024a0:	03bf0240 	.word	0x03bf0240
  4024a4:	03bf03bf 	.word	0x03bf03bf
  4024a8:	03bf03bf 	.word	0x03bf03bf
  4024ac:	024503bf 	.word	0x024503bf
  4024b0:	03bf0203 	.word	0x03bf0203
  4024b4:	026b005d 	.word	0x026b005d
  4024b8:	028603bf 	.word	0x028603bf
  4024bc:	039d039d 	.word	0x039d039d
  4024c0:	039d039d 	.word	0x039d039d
  4024c4:	039d039d 	.word	0x039d039d
  4024c8:	039d039d 	.word	0x039d039d
  4024cc:	03bf039d 	.word	0x03bf039d
  4024d0:	03bf03bf 	.word	0x03bf03bf
  4024d4:	03bf03bf 	.word	0x03bf03bf
  4024d8:	03bf03bf 	.word	0x03bf03bf
  4024dc:	03bf03bf 	.word	0x03bf03bf
  4024e0:	033703bf 	.word	0x033703bf
  4024e4:	03bf0357 	.word	0x03bf0357
  4024e8:	03bf0357 	.word	0x03bf0357
  4024ec:	03bf03bf 	.word	0x03bf03bf
  4024f0:	039803bf 	.word	0x039803bf
  4024f4:	03bf03bf 	.word	0x03bf03bf
  4024f8:	03bf03ad 	.word	0x03bf03ad
  4024fc:	03bf03bf 	.word	0x03bf03bf
  402500:	03bf03bf 	.word	0x03bf03bf
  402504:	03bf0259 	.word	0x03bf0259
  402508:	031e03bf 	.word	0x031e03bf
  40250c:	03bf03bf 	.word	0x03bf03bf
  402510:	03bf03bf 	.word	0x03bf03bf
  402514:	03bf03bf 	.word	0x03bf03bf
  402518:	03bf03bf 	.word	0x03bf03bf
  40251c:	03bf03bf 	.word	0x03bf03bf
  402520:	02db02c6 	.word	0x02db02c6
  402524:	03570357 	.word	0x03570357
  402528:	028b0357 	.word	0x028b0357
  40252c:	03bf02db 	.word	0x03bf02db
  402530:	029003bf 	.word	0x029003bf
  402534:	029d03bf 	.word	0x029d03bf
  402538:	02b401cc 	.word	0x02b401cc
  40253c:	03bf0208 	.word	0x03bf0208
  402540:	03bf01e1 	.word	0x03bf01e1
  402544:	03bf007e 	.word	0x03bf007e
  402548:	020d03bf 	.word	0x020d03bf
  40254c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40254e:	930f      	str	r3, [sp, #60]	; 0x3c
  402550:	4240      	negs	r0, r0
  402552:	900d      	str	r0, [sp, #52]	; 0x34
  402554:	f04b 0b04 	orr.w	fp, fp, #4
  402558:	f89a 3000 	ldrb.w	r3, [sl]
  40255c:	e794      	b.n	402488 <_svfprintf_r+0xb0>
  40255e:	aa25      	add	r2, sp, #148	; 0x94
  402560:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402562:	980c      	ldr	r0, [sp, #48]	; 0x30
  402564:	f002 fefa 	bl	40535c <__ssprint_r>
  402568:	b940      	cbnz	r0, 40257c <_svfprintf_r+0x1a4>
  40256a:	46c8      	mov	r8, r9
  40256c:	e779      	b.n	402462 <_svfprintf_r+0x8a>
  40256e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402570:	b123      	cbz	r3, 40257c <_svfprintf_r+0x1a4>
  402572:	980c      	ldr	r0, [sp, #48]	; 0x30
  402574:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402576:	aa25      	add	r2, sp, #148	; 0x94
  402578:	f002 fef0 	bl	40535c <__ssprint_r>
  40257c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40257e:	899b      	ldrh	r3, [r3, #12]
  402580:	f013 0f40 	tst.w	r3, #64	; 0x40
  402584:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402586:	bf18      	it	ne
  402588:	f04f 33ff 	movne.w	r3, #4294967295
  40258c:	9309      	str	r3, [sp, #36]	; 0x24
  40258e:	9809      	ldr	r0, [sp, #36]	; 0x24
  402590:	b043      	add	sp, #268	; 0x10c
  402592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402596:	f01b 0f20 	tst.w	fp, #32
  40259a:	9311      	str	r3, [sp, #68]	; 0x44
  40259c:	f040 81dd 	bne.w	40295a <_svfprintf_r+0x582>
  4025a0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4025a2:	f01b 0f10 	tst.w	fp, #16
  4025a6:	4613      	mov	r3, r2
  4025a8:	f040 856e 	bne.w	403088 <_svfprintf_r+0xcb0>
  4025ac:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4025b0:	f000 856a 	beq.w	403088 <_svfprintf_r+0xcb0>
  4025b4:	8814      	ldrh	r4, [r2, #0]
  4025b6:	3204      	adds	r2, #4
  4025b8:	2500      	movs	r5, #0
  4025ba:	2301      	movs	r3, #1
  4025bc:	920f      	str	r2, [sp, #60]	; 0x3c
  4025be:	2700      	movs	r7, #0
  4025c0:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4025c4:	990a      	ldr	r1, [sp, #40]	; 0x28
  4025c6:	1c4a      	adds	r2, r1, #1
  4025c8:	f000 8265 	beq.w	402a96 <_svfprintf_r+0x6be>
  4025cc:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  4025d0:	9207      	str	r2, [sp, #28]
  4025d2:	ea54 0205 	orrs.w	r2, r4, r5
  4025d6:	f040 8264 	bne.w	402aa2 <_svfprintf_r+0x6ca>
  4025da:	2900      	cmp	r1, #0
  4025dc:	f040 843c 	bne.w	402e58 <_svfprintf_r+0xa80>
  4025e0:	2b00      	cmp	r3, #0
  4025e2:	f040 84d7 	bne.w	402f94 <_svfprintf_r+0xbbc>
  4025e6:	f01b 0301 	ands.w	r3, fp, #1
  4025ea:	930e      	str	r3, [sp, #56]	; 0x38
  4025ec:	f000 8604 	beq.w	4031f8 <_svfprintf_r+0xe20>
  4025f0:	ae42      	add	r6, sp, #264	; 0x108
  4025f2:	2330      	movs	r3, #48	; 0x30
  4025f4:	f806 3d41 	strb.w	r3, [r6, #-65]!
  4025f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4025fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4025fc:	4293      	cmp	r3, r2
  4025fe:	bfb8      	it	lt
  402600:	4613      	movlt	r3, r2
  402602:	9308      	str	r3, [sp, #32]
  402604:	2300      	movs	r3, #0
  402606:	9312      	str	r3, [sp, #72]	; 0x48
  402608:	b117      	cbz	r7, 402610 <_svfprintf_r+0x238>
  40260a:	9b08      	ldr	r3, [sp, #32]
  40260c:	3301      	adds	r3, #1
  40260e:	9308      	str	r3, [sp, #32]
  402610:	9b07      	ldr	r3, [sp, #28]
  402612:	f013 0302 	ands.w	r3, r3, #2
  402616:	9310      	str	r3, [sp, #64]	; 0x40
  402618:	d002      	beq.n	402620 <_svfprintf_r+0x248>
  40261a:	9b08      	ldr	r3, [sp, #32]
  40261c:	3302      	adds	r3, #2
  40261e:	9308      	str	r3, [sp, #32]
  402620:	9b07      	ldr	r3, [sp, #28]
  402622:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  402626:	f040 830e 	bne.w	402c46 <_svfprintf_r+0x86e>
  40262a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40262c:	9a08      	ldr	r2, [sp, #32]
  40262e:	eba3 0b02 	sub.w	fp, r3, r2
  402632:	f1bb 0f00 	cmp.w	fp, #0
  402636:	f340 8306 	ble.w	402c46 <_svfprintf_r+0x86e>
  40263a:	f1bb 0f10 	cmp.w	fp, #16
  40263e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402640:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402642:	dd29      	ble.n	402698 <_svfprintf_r+0x2c0>
  402644:	4643      	mov	r3, r8
  402646:	4621      	mov	r1, r4
  402648:	46a8      	mov	r8, r5
  40264a:	2710      	movs	r7, #16
  40264c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40264e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402650:	e006      	b.n	402660 <_svfprintf_r+0x288>
  402652:	f1ab 0b10 	sub.w	fp, fp, #16
  402656:	f1bb 0f10 	cmp.w	fp, #16
  40265a:	f103 0308 	add.w	r3, r3, #8
  40265e:	dd18      	ble.n	402692 <_svfprintf_r+0x2ba>
  402660:	3201      	adds	r2, #1
  402662:	48b7      	ldr	r0, [pc, #732]	; (402940 <_svfprintf_r+0x568>)
  402664:	9226      	str	r2, [sp, #152]	; 0x98
  402666:	3110      	adds	r1, #16
  402668:	2a07      	cmp	r2, #7
  40266a:	9127      	str	r1, [sp, #156]	; 0x9c
  40266c:	e883 0081 	stmia.w	r3, {r0, r7}
  402670:	ddef      	ble.n	402652 <_svfprintf_r+0x27a>
  402672:	aa25      	add	r2, sp, #148	; 0x94
  402674:	4629      	mov	r1, r5
  402676:	4620      	mov	r0, r4
  402678:	f002 fe70 	bl	40535c <__ssprint_r>
  40267c:	2800      	cmp	r0, #0
  40267e:	f47f af7d 	bne.w	40257c <_svfprintf_r+0x1a4>
  402682:	f1ab 0b10 	sub.w	fp, fp, #16
  402686:	f1bb 0f10 	cmp.w	fp, #16
  40268a:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40268c:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40268e:	464b      	mov	r3, r9
  402690:	dce6      	bgt.n	402660 <_svfprintf_r+0x288>
  402692:	4645      	mov	r5, r8
  402694:	460c      	mov	r4, r1
  402696:	4698      	mov	r8, r3
  402698:	3201      	adds	r2, #1
  40269a:	4ba9      	ldr	r3, [pc, #676]	; (402940 <_svfprintf_r+0x568>)
  40269c:	9226      	str	r2, [sp, #152]	; 0x98
  40269e:	445c      	add	r4, fp
  4026a0:	2a07      	cmp	r2, #7
  4026a2:	9427      	str	r4, [sp, #156]	; 0x9c
  4026a4:	e888 0808 	stmia.w	r8, {r3, fp}
  4026a8:	f300 8498 	bgt.w	402fdc <_svfprintf_r+0xc04>
  4026ac:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4026b0:	f108 0808 	add.w	r8, r8, #8
  4026b4:	b177      	cbz	r7, 4026d4 <_svfprintf_r+0x2fc>
  4026b6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4026b8:	3301      	adds	r3, #1
  4026ba:	3401      	adds	r4, #1
  4026bc:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  4026c0:	2201      	movs	r2, #1
  4026c2:	2b07      	cmp	r3, #7
  4026c4:	9427      	str	r4, [sp, #156]	; 0x9c
  4026c6:	9326      	str	r3, [sp, #152]	; 0x98
  4026c8:	e888 0006 	stmia.w	r8, {r1, r2}
  4026cc:	f300 83db 	bgt.w	402e86 <_svfprintf_r+0xaae>
  4026d0:	f108 0808 	add.w	r8, r8, #8
  4026d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4026d6:	b16b      	cbz	r3, 4026f4 <_svfprintf_r+0x31c>
  4026d8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4026da:	3301      	adds	r3, #1
  4026dc:	3402      	adds	r4, #2
  4026de:	a91e      	add	r1, sp, #120	; 0x78
  4026e0:	2202      	movs	r2, #2
  4026e2:	2b07      	cmp	r3, #7
  4026e4:	9427      	str	r4, [sp, #156]	; 0x9c
  4026e6:	9326      	str	r3, [sp, #152]	; 0x98
  4026e8:	e888 0006 	stmia.w	r8, {r1, r2}
  4026ec:	f300 83d6 	bgt.w	402e9c <_svfprintf_r+0xac4>
  4026f0:	f108 0808 	add.w	r8, r8, #8
  4026f4:	2d80      	cmp	r5, #128	; 0x80
  4026f6:	f000 8315 	beq.w	402d24 <_svfprintf_r+0x94c>
  4026fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4026fc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4026fe:	1a9f      	subs	r7, r3, r2
  402700:	2f00      	cmp	r7, #0
  402702:	dd36      	ble.n	402772 <_svfprintf_r+0x39a>
  402704:	2f10      	cmp	r7, #16
  402706:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402708:	4d8e      	ldr	r5, [pc, #568]	; (402944 <_svfprintf_r+0x56c>)
  40270a:	dd27      	ble.n	40275c <_svfprintf_r+0x384>
  40270c:	4642      	mov	r2, r8
  40270e:	4621      	mov	r1, r4
  402710:	46b0      	mov	r8, r6
  402712:	f04f 0b10 	mov.w	fp, #16
  402716:	462e      	mov	r6, r5
  402718:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40271a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40271c:	e004      	b.n	402728 <_svfprintf_r+0x350>
  40271e:	3f10      	subs	r7, #16
  402720:	2f10      	cmp	r7, #16
  402722:	f102 0208 	add.w	r2, r2, #8
  402726:	dd15      	ble.n	402754 <_svfprintf_r+0x37c>
  402728:	3301      	adds	r3, #1
  40272a:	3110      	adds	r1, #16
  40272c:	2b07      	cmp	r3, #7
  40272e:	9127      	str	r1, [sp, #156]	; 0x9c
  402730:	9326      	str	r3, [sp, #152]	; 0x98
  402732:	e882 0840 	stmia.w	r2, {r6, fp}
  402736:	ddf2      	ble.n	40271e <_svfprintf_r+0x346>
  402738:	aa25      	add	r2, sp, #148	; 0x94
  40273a:	4629      	mov	r1, r5
  40273c:	4620      	mov	r0, r4
  40273e:	f002 fe0d 	bl	40535c <__ssprint_r>
  402742:	2800      	cmp	r0, #0
  402744:	f47f af1a 	bne.w	40257c <_svfprintf_r+0x1a4>
  402748:	3f10      	subs	r7, #16
  40274a:	2f10      	cmp	r7, #16
  40274c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40274e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402750:	464a      	mov	r2, r9
  402752:	dce9      	bgt.n	402728 <_svfprintf_r+0x350>
  402754:	4635      	mov	r5, r6
  402756:	460c      	mov	r4, r1
  402758:	4646      	mov	r6, r8
  40275a:	4690      	mov	r8, r2
  40275c:	3301      	adds	r3, #1
  40275e:	443c      	add	r4, r7
  402760:	2b07      	cmp	r3, #7
  402762:	9427      	str	r4, [sp, #156]	; 0x9c
  402764:	9326      	str	r3, [sp, #152]	; 0x98
  402766:	e888 00a0 	stmia.w	r8, {r5, r7}
  40276a:	f300 8381 	bgt.w	402e70 <_svfprintf_r+0xa98>
  40276e:	f108 0808 	add.w	r8, r8, #8
  402772:	9b07      	ldr	r3, [sp, #28]
  402774:	05df      	lsls	r7, r3, #23
  402776:	f100 8268 	bmi.w	402c4a <_svfprintf_r+0x872>
  40277a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40277c:	990e      	ldr	r1, [sp, #56]	; 0x38
  40277e:	f8c8 6000 	str.w	r6, [r8]
  402782:	3301      	adds	r3, #1
  402784:	440c      	add	r4, r1
  402786:	2b07      	cmp	r3, #7
  402788:	9427      	str	r4, [sp, #156]	; 0x9c
  40278a:	f8c8 1004 	str.w	r1, [r8, #4]
  40278e:	9326      	str	r3, [sp, #152]	; 0x98
  402790:	f300 834d 	bgt.w	402e2e <_svfprintf_r+0xa56>
  402794:	f108 0808 	add.w	r8, r8, #8
  402798:	9b07      	ldr	r3, [sp, #28]
  40279a:	075b      	lsls	r3, r3, #29
  40279c:	d53a      	bpl.n	402814 <_svfprintf_r+0x43c>
  40279e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4027a0:	9a08      	ldr	r2, [sp, #32]
  4027a2:	1a9d      	subs	r5, r3, r2
  4027a4:	2d00      	cmp	r5, #0
  4027a6:	dd35      	ble.n	402814 <_svfprintf_r+0x43c>
  4027a8:	2d10      	cmp	r5, #16
  4027aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4027ac:	dd20      	ble.n	4027f0 <_svfprintf_r+0x418>
  4027ae:	2610      	movs	r6, #16
  4027b0:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4027b2:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  4027b6:	e004      	b.n	4027c2 <_svfprintf_r+0x3ea>
  4027b8:	3d10      	subs	r5, #16
  4027ba:	2d10      	cmp	r5, #16
  4027bc:	f108 0808 	add.w	r8, r8, #8
  4027c0:	dd16      	ble.n	4027f0 <_svfprintf_r+0x418>
  4027c2:	3301      	adds	r3, #1
  4027c4:	4a5e      	ldr	r2, [pc, #376]	; (402940 <_svfprintf_r+0x568>)
  4027c6:	9326      	str	r3, [sp, #152]	; 0x98
  4027c8:	3410      	adds	r4, #16
  4027ca:	2b07      	cmp	r3, #7
  4027cc:	9427      	str	r4, [sp, #156]	; 0x9c
  4027ce:	e888 0044 	stmia.w	r8, {r2, r6}
  4027d2:	ddf1      	ble.n	4027b8 <_svfprintf_r+0x3e0>
  4027d4:	aa25      	add	r2, sp, #148	; 0x94
  4027d6:	4659      	mov	r1, fp
  4027d8:	4638      	mov	r0, r7
  4027da:	f002 fdbf 	bl	40535c <__ssprint_r>
  4027de:	2800      	cmp	r0, #0
  4027e0:	f47f aecc 	bne.w	40257c <_svfprintf_r+0x1a4>
  4027e4:	3d10      	subs	r5, #16
  4027e6:	2d10      	cmp	r5, #16
  4027e8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4027ea:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4027ec:	46c8      	mov	r8, r9
  4027ee:	dce8      	bgt.n	4027c2 <_svfprintf_r+0x3ea>
  4027f0:	3301      	adds	r3, #1
  4027f2:	4a53      	ldr	r2, [pc, #332]	; (402940 <_svfprintf_r+0x568>)
  4027f4:	9326      	str	r3, [sp, #152]	; 0x98
  4027f6:	442c      	add	r4, r5
  4027f8:	2b07      	cmp	r3, #7
  4027fa:	9427      	str	r4, [sp, #156]	; 0x9c
  4027fc:	e888 0024 	stmia.w	r8, {r2, r5}
  402800:	dd08      	ble.n	402814 <_svfprintf_r+0x43c>
  402802:	aa25      	add	r2, sp, #148	; 0x94
  402804:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402806:	980c      	ldr	r0, [sp, #48]	; 0x30
  402808:	f002 fda8 	bl	40535c <__ssprint_r>
  40280c:	2800      	cmp	r0, #0
  40280e:	f47f aeb5 	bne.w	40257c <_svfprintf_r+0x1a4>
  402812:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402814:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402816:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  402818:	9908      	ldr	r1, [sp, #32]
  40281a:	428a      	cmp	r2, r1
  40281c:	bfac      	ite	ge
  40281e:	189b      	addge	r3, r3, r2
  402820:	185b      	addlt	r3, r3, r1
  402822:	9309      	str	r3, [sp, #36]	; 0x24
  402824:	2c00      	cmp	r4, #0
  402826:	f040 830d 	bne.w	402e44 <_svfprintf_r+0xa6c>
  40282a:	2300      	movs	r3, #0
  40282c:	9326      	str	r3, [sp, #152]	; 0x98
  40282e:	46c8      	mov	r8, r9
  402830:	e5f9      	b.n	402426 <_svfprintf_r+0x4e>
  402832:	9311      	str	r3, [sp, #68]	; 0x44
  402834:	f01b 0320 	ands.w	r3, fp, #32
  402838:	f040 81e3 	bne.w	402c02 <_svfprintf_r+0x82a>
  40283c:	f01b 0210 	ands.w	r2, fp, #16
  402840:	f040 842e 	bne.w	4030a0 <_svfprintf_r+0xcc8>
  402844:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  402848:	f000 842a 	beq.w	4030a0 <_svfprintf_r+0xcc8>
  40284c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40284e:	4613      	mov	r3, r2
  402850:	460a      	mov	r2, r1
  402852:	3204      	adds	r2, #4
  402854:	880c      	ldrh	r4, [r1, #0]
  402856:	920f      	str	r2, [sp, #60]	; 0x3c
  402858:	2500      	movs	r5, #0
  40285a:	e6b0      	b.n	4025be <_svfprintf_r+0x1e6>
  40285c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40285e:	9311      	str	r3, [sp, #68]	; 0x44
  402860:	6816      	ldr	r6, [r2, #0]
  402862:	2400      	movs	r4, #0
  402864:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  402868:	1d15      	adds	r5, r2, #4
  40286a:	2e00      	cmp	r6, #0
  40286c:	f000 86a7 	beq.w	4035be <_svfprintf_r+0x11e6>
  402870:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402872:	1c53      	adds	r3, r2, #1
  402874:	f000 8609 	beq.w	40348a <_svfprintf_r+0x10b2>
  402878:	4621      	mov	r1, r4
  40287a:	4630      	mov	r0, r6
  40287c:	f002 f910 	bl	404aa0 <memchr>
  402880:	2800      	cmp	r0, #0
  402882:	f000 86e1 	beq.w	403648 <_svfprintf_r+0x1270>
  402886:	1b83      	subs	r3, r0, r6
  402888:	930e      	str	r3, [sp, #56]	; 0x38
  40288a:	940a      	str	r4, [sp, #40]	; 0x28
  40288c:	950f      	str	r5, [sp, #60]	; 0x3c
  40288e:	f8cd b01c 	str.w	fp, [sp, #28]
  402892:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402896:	9308      	str	r3, [sp, #32]
  402898:	9412      	str	r4, [sp, #72]	; 0x48
  40289a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40289e:	e6b3      	b.n	402608 <_svfprintf_r+0x230>
  4028a0:	f89a 3000 	ldrb.w	r3, [sl]
  4028a4:	2201      	movs	r2, #1
  4028a6:	212b      	movs	r1, #43	; 0x2b
  4028a8:	e5ee      	b.n	402488 <_svfprintf_r+0xb0>
  4028aa:	f04b 0b20 	orr.w	fp, fp, #32
  4028ae:	f89a 3000 	ldrb.w	r3, [sl]
  4028b2:	e5e9      	b.n	402488 <_svfprintf_r+0xb0>
  4028b4:	9311      	str	r3, [sp, #68]	; 0x44
  4028b6:	2a00      	cmp	r2, #0
  4028b8:	f040 8795 	bne.w	4037e6 <_svfprintf_r+0x140e>
  4028bc:	4b22      	ldr	r3, [pc, #136]	; (402948 <_svfprintf_r+0x570>)
  4028be:	9318      	str	r3, [sp, #96]	; 0x60
  4028c0:	f01b 0f20 	tst.w	fp, #32
  4028c4:	f040 8111 	bne.w	402aea <_svfprintf_r+0x712>
  4028c8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4028ca:	f01b 0f10 	tst.w	fp, #16
  4028ce:	4613      	mov	r3, r2
  4028d0:	f040 83e1 	bne.w	403096 <_svfprintf_r+0xcbe>
  4028d4:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4028d8:	f000 83dd 	beq.w	403096 <_svfprintf_r+0xcbe>
  4028dc:	3304      	adds	r3, #4
  4028de:	8814      	ldrh	r4, [r2, #0]
  4028e0:	930f      	str	r3, [sp, #60]	; 0x3c
  4028e2:	2500      	movs	r5, #0
  4028e4:	f01b 0f01 	tst.w	fp, #1
  4028e8:	f000 810c 	beq.w	402b04 <_svfprintf_r+0x72c>
  4028ec:	ea54 0305 	orrs.w	r3, r4, r5
  4028f0:	f000 8108 	beq.w	402b04 <_svfprintf_r+0x72c>
  4028f4:	2330      	movs	r3, #48	; 0x30
  4028f6:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  4028fa:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  4028fe:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  402902:	f04b 0b02 	orr.w	fp, fp, #2
  402906:	2302      	movs	r3, #2
  402908:	e659      	b.n	4025be <_svfprintf_r+0x1e6>
  40290a:	f89a 3000 	ldrb.w	r3, [sl]
  40290e:	2900      	cmp	r1, #0
  402910:	f47f adba 	bne.w	402488 <_svfprintf_r+0xb0>
  402914:	2201      	movs	r2, #1
  402916:	2120      	movs	r1, #32
  402918:	e5b6      	b.n	402488 <_svfprintf_r+0xb0>
  40291a:	f04b 0b01 	orr.w	fp, fp, #1
  40291e:	f89a 3000 	ldrb.w	r3, [sl]
  402922:	e5b1      	b.n	402488 <_svfprintf_r+0xb0>
  402924:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  402926:	6823      	ldr	r3, [r4, #0]
  402928:	930d      	str	r3, [sp, #52]	; 0x34
  40292a:	4618      	mov	r0, r3
  40292c:	2800      	cmp	r0, #0
  40292e:	4623      	mov	r3, r4
  402930:	f103 0304 	add.w	r3, r3, #4
  402934:	f6ff ae0a 	blt.w	40254c <_svfprintf_r+0x174>
  402938:	930f      	str	r3, [sp, #60]	; 0x3c
  40293a:	f89a 3000 	ldrb.w	r3, [sl]
  40293e:	e5a3      	b.n	402488 <_svfprintf_r+0xb0>
  402940:	00406db0 	.word	0x00406db0
  402944:	00406dc0 	.word	0x00406dc0
  402948:	00406d90 	.word	0x00406d90
  40294c:	f04b 0b10 	orr.w	fp, fp, #16
  402950:	f01b 0f20 	tst.w	fp, #32
  402954:	9311      	str	r3, [sp, #68]	; 0x44
  402956:	f43f ae23 	beq.w	4025a0 <_svfprintf_r+0x1c8>
  40295a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40295c:	3507      	adds	r5, #7
  40295e:	f025 0307 	bic.w	r3, r5, #7
  402962:	f103 0208 	add.w	r2, r3, #8
  402966:	e9d3 4500 	ldrd	r4, r5, [r3]
  40296a:	920f      	str	r2, [sp, #60]	; 0x3c
  40296c:	2301      	movs	r3, #1
  40296e:	e626      	b.n	4025be <_svfprintf_r+0x1e6>
  402970:	f89a 3000 	ldrb.w	r3, [sl]
  402974:	2b2a      	cmp	r3, #42	; 0x2a
  402976:	f10a 0401 	add.w	r4, sl, #1
  40297a:	f000 8727 	beq.w	4037cc <_svfprintf_r+0x13f4>
  40297e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402982:	2809      	cmp	r0, #9
  402984:	46a2      	mov	sl, r4
  402986:	f200 86ad 	bhi.w	4036e4 <_svfprintf_r+0x130c>
  40298a:	2300      	movs	r3, #0
  40298c:	461c      	mov	r4, r3
  40298e:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402992:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402996:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40299a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40299e:	2809      	cmp	r0, #9
  4029a0:	d9f5      	bls.n	40298e <_svfprintf_r+0x5b6>
  4029a2:	940a      	str	r4, [sp, #40]	; 0x28
  4029a4:	e572      	b.n	40248c <_svfprintf_r+0xb4>
  4029a6:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  4029aa:	f89a 3000 	ldrb.w	r3, [sl]
  4029ae:	e56b      	b.n	402488 <_svfprintf_r+0xb0>
  4029b0:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  4029b4:	f89a 3000 	ldrb.w	r3, [sl]
  4029b8:	e566      	b.n	402488 <_svfprintf_r+0xb0>
  4029ba:	f89a 3000 	ldrb.w	r3, [sl]
  4029be:	2b6c      	cmp	r3, #108	; 0x6c
  4029c0:	bf03      	ittte	eq
  4029c2:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  4029c6:	f04b 0b20 	orreq.w	fp, fp, #32
  4029ca:	f10a 0a01 	addeq.w	sl, sl, #1
  4029ce:	f04b 0b10 	orrne.w	fp, fp, #16
  4029d2:	e559      	b.n	402488 <_svfprintf_r+0xb0>
  4029d4:	2a00      	cmp	r2, #0
  4029d6:	f040 8711 	bne.w	4037fc <_svfprintf_r+0x1424>
  4029da:	f01b 0f20 	tst.w	fp, #32
  4029de:	f040 84f9 	bne.w	4033d4 <_svfprintf_r+0xffc>
  4029e2:	f01b 0f10 	tst.w	fp, #16
  4029e6:	f040 84ac 	bne.w	403342 <_svfprintf_r+0xf6a>
  4029ea:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4029ee:	f000 84a8 	beq.w	403342 <_svfprintf_r+0xf6a>
  4029f2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4029f4:	6813      	ldr	r3, [r2, #0]
  4029f6:	3204      	adds	r2, #4
  4029f8:	920f      	str	r2, [sp, #60]	; 0x3c
  4029fa:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  4029fe:	801a      	strh	r2, [r3, #0]
  402a00:	e511      	b.n	402426 <_svfprintf_r+0x4e>
  402a02:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402a04:	4bb3      	ldr	r3, [pc, #716]	; (402cd4 <_svfprintf_r+0x8fc>)
  402a06:	680c      	ldr	r4, [r1, #0]
  402a08:	9318      	str	r3, [sp, #96]	; 0x60
  402a0a:	2230      	movs	r2, #48	; 0x30
  402a0c:	2378      	movs	r3, #120	; 0x78
  402a0e:	3104      	adds	r1, #4
  402a10:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  402a14:	9311      	str	r3, [sp, #68]	; 0x44
  402a16:	f04b 0b02 	orr.w	fp, fp, #2
  402a1a:	910f      	str	r1, [sp, #60]	; 0x3c
  402a1c:	2500      	movs	r5, #0
  402a1e:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  402a22:	2302      	movs	r3, #2
  402a24:	e5cb      	b.n	4025be <_svfprintf_r+0x1e6>
  402a26:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402a28:	9311      	str	r3, [sp, #68]	; 0x44
  402a2a:	680a      	ldr	r2, [r1, #0]
  402a2c:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402a30:	2300      	movs	r3, #0
  402a32:	460a      	mov	r2, r1
  402a34:	461f      	mov	r7, r3
  402a36:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402a3a:	3204      	adds	r2, #4
  402a3c:	2301      	movs	r3, #1
  402a3e:	9308      	str	r3, [sp, #32]
  402a40:	f8cd b01c 	str.w	fp, [sp, #28]
  402a44:	970a      	str	r7, [sp, #40]	; 0x28
  402a46:	9712      	str	r7, [sp, #72]	; 0x48
  402a48:	920f      	str	r2, [sp, #60]	; 0x3c
  402a4a:	930e      	str	r3, [sp, #56]	; 0x38
  402a4c:	ae28      	add	r6, sp, #160	; 0xa0
  402a4e:	e5df      	b.n	402610 <_svfprintf_r+0x238>
  402a50:	9311      	str	r3, [sp, #68]	; 0x44
  402a52:	2a00      	cmp	r2, #0
  402a54:	f040 86ea 	bne.w	40382c <_svfprintf_r+0x1454>
  402a58:	f01b 0f20 	tst.w	fp, #32
  402a5c:	d15d      	bne.n	402b1a <_svfprintf_r+0x742>
  402a5e:	f01b 0f10 	tst.w	fp, #16
  402a62:	f040 8308 	bne.w	403076 <_svfprintf_r+0xc9e>
  402a66:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402a6a:	f000 8304 	beq.w	403076 <_svfprintf_r+0xc9e>
  402a6e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402a70:	f9b1 4000 	ldrsh.w	r4, [r1]
  402a74:	3104      	adds	r1, #4
  402a76:	17e5      	asrs	r5, r4, #31
  402a78:	4622      	mov	r2, r4
  402a7a:	462b      	mov	r3, r5
  402a7c:	910f      	str	r1, [sp, #60]	; 0x3c
  402a7e:	2a00      	cmp	r2, #0
  402a80:	f173 0300 	sbcs.w	r3, r3, #0
  402a84:	db58      	blt.n	402b38 <_svfprintf_r+0x760>
  402a86:	990a      	ldr	r1, [sp, #40]	; 0x28
  402a88:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402a8c:	1c4a      	adds	r2, r1, #1
  402a8e:	f04f 0301 	mov.w	r3, #1
  402a92:	f47f ad9b 	bne.w	4025cc <_svfprintf_r+0x1f4>
  402a96:	ea54 0205 	orrs.w	r2, r4, r5
  402a9a:	f000 81df 	beq.w	402e5c <_svfprintf_r+0xa84>
  402a9e:	f8cd b01c 	str.w	fp, [sp, #28]
  402aa2:	2b01      	cmp	r3, #1
  402aa4:	f000 827b 	beq.w	402f9e <_svfprintf_r+0xbc6>
  402aa8:	2b02      	cmp	r3, #2
  402aaa:	f040 8206 	bne.w	402eba <_svfprintf_r+0xae2>
  402aae:	9818      	ldr	r0, [sp, #96]	; 0x60
  402ab0:	464e      	mov	r6, r9
  402ab2:	0923      	lsrs	r3, r4, #4
  402ab4:	f004 010f 	and.w	r1, r4, #15
  402ab8:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402abc:	092a      	lsrs	r2, r5, #4
  402abe:	461c      	mov	r4, r3
  402ac0:	4615      	mov	r5, r2
  402ac2:	5c43      	ldrb	r3, [r0, r1]
  402ac4:	f806 3d01 	strb.w	r3, [r6, #-1]!
  402ac8:	ea54 0305 	orrs.w	r3, r4, r5
  402acc:	d1f1      	bne.n	402ab2 <_svfprintf_r+0x6da>
  402ace:	eba9 0306 	sub.w	r3, r9, r6
  402ad2:	930e      	str	r3, [sp, #56]	; 0x38
  402ad4:	e590      	b.n	4025f8 <_svfprintf_r+0x220>
  402ad6:	9311      	str	r3, [sp, #68]	; 0x44
  402ad8:	2a00      	cmp	r2, #0
  402ada:	f040 86a3 	bne.w	403824 <_svfprintf_r+0x144c>
  402ade:	4b7e      	ldr	r3, [pc, #504]	; (402cd8 <_svfprintf_r+0x900>)
  402ae0:	9318      	str	r3, [sp, #96]	; 0x60
  402ae2:	f01b 0f20 	tst.w	fp, #32
  402ae6:	f43f aeef 	beq.w	4028c8 <_svfprintf_r+0x4f0>
  402aea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402aec:	3507      	adds	r5, #7
  402aee:	f025 0307 	bic.w	r3, r5, #7
  402af2:	f103 0208 	add.w	r2, r3, #8
  402af6:	f01b 0f01 	tst.w	fp, #1
  402afa:	920f      	str	r2, [sp, #60]	; 0x3c
  402afc:	e9d3 4500 	ldrd	r4, r5, [r3]
  402b00:	f47f aef4 	bne.w	4028ec <_svfprintf_r+0x514>
  402b04:	2302      	movs	r3, #2
  402b06:	e55a      	b.n	4025be <_svfprintf_r+0x1e6>
  402b08:	9311      	str	r3, [sp, #68]	; 0x44
  402b0a:	2a00      	cmp	r2, #0
  402b0c:	f040 8686 	bne.w	40381c <_svfprintf_r+0x1444>
  402b10:	f04b 0b10 	orr.w	fp, fp, #16
  402b14:	f01b 0f20 	tst.w	fp, #32
  402b18:	d0a1      	beq.n	402a5e <_svfprintf_r+0x686>
  402b1a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402b1c:	3507      	adds	r5, #7
  402b1e:	f025 0507 	bic.w	r5, r5, #7
  402b22:	e9d5 2300 	ldrd	r2, r3, [r5]
  402b26:	2a00      	cmp	r2, #0
  402b28:	f105 0108 	add.w	r1, r5, #8
  402b2c:	461d      	mov	r5, r3
  402b2e:	f173 0300 	sbcs.w	r3, r3, #0
  402b32:	910f      	str	r1, [sp, #60]	; 0x3c
  402b34:	4614      	mov	r4, r2
  402b36:	daa6      	bge.n	402a86 <_svfprintf_r+0x6ae>
  402b38:	272d      	movs	r7, #45	; 0x2d
  402b3a:	4264      	negs	r4, r4
  402b3c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402b40:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402b44:	2301      	movs	r3, #1
  402b46:	e53d      	b.n	4025c4 <_svfprintf_r+0x1ec>
  402b48:	9311      	str	r3, [sp, #68]	; 0x44
  402b4a:	2a00      	cmp	r2, #0
  402b4c:	f040 8662 	bne.w	403814 <_svfprintf_r+0x143c>
  402b50:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402b52:	3507      	adds	r5, #7
  402b54:	f025 0307 	bic.w	r3, r5, #7
  402b58:	f103 0208 	add.w	r2, r3, #8
  402b5c:	920f      	str	r2, [sp, #60]	; 0x3c
  402b5e:	681a      	ldr	r2, [r3, #0]
  402b60:	9215      	str	r2, [sp, #84]	; 0x54
  402b62:	685b      	ldr	r3, [r3, #4]
  402b64:	9314      	str	r3, [sp, #80]	; 0x50
  402b66:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402b68:	9d15      	ldr	r5, [sp, #84]	; 0x54
  402b6a:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  402b6e:	4628      	mov	r0, r5
  402b70:	4621      	mov	r1, r4
  402b72:	f04f 32ff 	mov.w	r2, #4294967295
  402b76:	4b59      	ldr	r3, [pc, #356]	; (402cdc <_svfprintf_r+0x904>)
  402b78:	f003 fb80 	bl	40627c <__aeabi_dcmpun>
  402b7c:	2800      	cmp	r0, #0
  402b7e:	f040 834a 	bne.w	403216 <_svfprintf_r+0xe3e>
  402b82:	4628      	mov	r0, r5
  402b84:	4621      	mov	r1, r4
  402b86:	f04f 32ff 	mov.w	r2, #4294967295
  402b8a:	4b54      	ldr	r3, [pc, #336]	; (402cdc <_svfprintf_r+0x904>)
  402b8c:	f003 fb58 	bl	406240 <__aeabi_dcmple>
  402b90:	2800      	cmp	r0, #0
  402b92:	f040 8340 	bne.w	403216 <_svfprintf_r+0xe3e>
  402b96:	a815      	add	r0, sp, #84	; 0x54
  402b98:	c80d      	ldmia	r0, {r0, r2, r3}
  402b9a:	9914      	ldr	r1, [sp, #80]	; 0x50
  402b9c:	f003 fb46 	bl	40622c <__aeabi_dcmplt>
  402ba0:	2800      	cmp	r0, #0
  402ba2:	f040 8530 	bne.w	403606 <_svfprintf_r+0x122e>
  402ba6:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402baa:	4e4d      	ldr	r6, [pc, #308]	; (402ce0 <_svfprintf_r+0x908>)
  402bac:	4b4d      	ldr	r3, [pc, #308]	; (402ce4 <_svfprintf_r+0x90c>)
  402bae:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  402bb2:	9007      	str	r0, [sp, #28]
  402bb4:	9811      	ldr	r0, [sp, #68]	; 0x44
  402bb6:	2203      	movs	r2, #3
  402bb8:	2100      	movs	r1, #0
  402bba:	9208      	str	r2, [sp, #32]
  402bbc:	910a      	str	r1, [sp, #40]	; 0x28
  402bbe:	2847      	cmp	r0, #71	; 0x47
  402bc0:	bfd8      	it	le
  402bc2:	461e      	movle	r6, r3
  402bc4:	920e      	str	r2, [sp, #56]	; 0x38
  402bc6:	9112      	str	r1, [sp, #72]	; 0x48
  402bc8:	e51e      	b.n	402608 <_svfprintf_r+0x230>
  402bca:	f04b 0b08 	orr.w	fp, fp, #8
  402bce:	f89a 3000 	ldrb.w	r3, [sl]
  402bd2:	e459      	b.n	402488 <_svfprintf_r+0xb0>
  402bd4:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402bd8:	2300      	movs	r3, #0
  402bda:	461c      	mov	r4, r3
  402bdc:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402be0:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402be4:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402be8:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402bec:	2809      	cmp	r0, #9
  402bee:	d9f5      	bls.n	402bdc <_svfprintf_r+0x804>
  402bf0:	940d      	str	r4, [sp, #52]	; 0x34
  402bf2:	e44b      	b.n	40248c <_svfprintf_r+0xb4>
  402bf4:	f04b 0b10 	orr.w	fp, fp, #16
  402bf8:	9311      	str	r3, [sp, #68]	; 0x44
  402bfa:	f01b 0320 	ands.w	r3, fp, #32
  402bfe:	f43f ae1d 	beq.w	40283c <_svfprintf_r+0x464>
  402c02:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402c04:	3507      	adds	r5, #7
  402c06:	f025 0307 	bic.w	r3, r5, #7
  402c0a:	f103 0208 	add.w	r2, r3, #8
  402c0e:	e9d3 4500 	ldrd	r4, r5, [r3]
  402c12:	920f      	str	r2, [sp, #60]	; 0x3c
  402c14:	2300      	movs	r3, #0
  402c16:	e4d2      	b.n	4025be <_svfprintf_r+0x1e6>
  402c18:	9311      	str	r3, [sp, #68]	; 0x44
  402c1a:	2a00      	cmp	r2, #0
  402c1c:	f040 85e7 	bne.w	4037ee <_svfprintf_r+0x1416>
  402c20:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402c22:	2a00      	cmp	r2, #0
  402c24:	f43f aca3 	beq.w	40256e <_svfprintf_r+0x196>
  402c28:	2300      	movs	r3, #0
  402c2a:	2101      	movs	r1, #1
  402c2c:	461f      	mov	r7, r3
  402c2e:	9108      	str	r1, [sp, #32]
  402c30:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402c34:	f8cd b01c 	str.w	fp, [sp, #28]
  402c38:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402c3c:	930a      	str	r3, [sp, #40]	; 0x28
  402c3e:	9312      	str	r3, [sp, #72]	; 0x48
  402c40:	910e      	str	r1, [sp, #56]	; 0x38
  402c42:	ae28      	add	r6, sp, #160	; 0xa0
  402c44:	e4e4      	b.n	402610 <_svfprintf_r+0x238>
  402c46:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c48:	e534      	b.n	4026b4 <_svfprintf_r+0x2dc>
  402c4a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402c4c:	2b65      	cmp	r3, #101	; 0x65
  402c4e:	f340 80a7 	ble.w	402da0 <_svfprintf_r+0x9c8>
  402c52:	a815      	add	r0, sp, #84	; 0x54
  402c54:	c80d      	ldmia	r0, {r0, r2, r3}
  402c56:	9914      	ldr	r1, [sp, #80]	; 0x50
  402c58:	f003 fade 	bl	406218 <__aeabi_dcmpeq>
  402c5c:	2800      	cmp	r0, #0
  402c5e:	f000 8150 	beq.w	402f02 <_svfprintf_r+0xb2a>
  402c62:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c64:	4a20      	ldr	r2, [pc, #128]	; (402ce8 <_svfprintf_r+0x910>)
  402c66:	f8c8 2000 	str.w	r2, [r8]
  402c6a:	3301      	adds	r3, #1
  402c6c:	3401      	adds	r4, #1
  402c6e:	2201      	movs	r2, #1
  402c70:	2b07      	cmp	r3, #7
  402c72:	9427      	str	r4, [sp, #156]	; 0x9c
  402c74:	9326      	str	r3, [sp, #152]	; 0x98
  402c76:	f8c8 2004 	str.w	r2, [r8, #4]
  402c7a:	f300 836a 	bgt.w	403352 <_svfprintf_r+0xf7a>
  402c7e:	f108 0808 	add.w	r8, r8, #8
  402c82:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402c84:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402c86:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c88:	4293      	cmp	r3, r2
  402c8a:	db03      	blt.n	402c94 <_svfprintf_r+0x8bc>
  402c8c:	9b07      	ldr	r3, [sp, #28]
  402c8e:	07dd      	lsls	r5, r3, #31
  402c90:	f57f ad82 	bpl.w	402798 <_svfprintf_r+0x3c0>
  402c94:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c96:	9919      	ldr	r1, [sp, #100]	; 0x64
  402c98:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402c9a:	f8c8 2000 	str.w	r2, [r8]
  402c9e:	3301      	adds	r3, #1
  402ca0:	440c      	add	r4, r1
  402ca2:	2b07      	cmp	r3, #7
  402ca4:	f8c8 1004 	str.w	r1, [r8, #4]
  402ca8:	9427      	str	r4, [sp, #156]	; 0x9c
  402caa:	9326      	str	r3, [sp, #152]	; 0x98
  402cac:	f300 839e 	bgt.w	4033ec <_svfprintf_r+0x1014>
  402cb0:	f108 0808 	add.w	r8, r8, #8
  402cb4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402cb6:	1e5e      	subs	r6, r3, #1
  402cb8:	2e00      	cmp	r6, #0
  402cba:	f77f ad6d 	ble.w	402798 <_svfprintf_r+0x3c0>
  402cbe:	2e10      	cmp	r6, #16
  402cc0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402cc2:	4d0a      	ldr	r5, [pc, #40]	; (402cec <_svfprintf_r+0x914>)
  402cc4:	f340 81f5 	ble.w	4030b2 <_svfprintf_r+0xcda>
  402cc8:	4622      	mov	r2, r4
  402cca:	2710      	movs	r7, #16
  402ccc:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402cd0:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402cd2:	e013      	b.n	402cfc <_svfprintf_r+0x924>
  402cd4:	00406d90 	.word	0x00406d90
  402cd8:	00406d7c 	.word	0x00406d7c
  402cdc:	7fefffff 	.word	0x7fefffff
  402ce0:	00406d70 	.word	0x00406d70
  402ce4:	00406d6c 	.word	0x00406d6c
  402ce8:	00406dac 	.word	0x00406dac
  402cec:	00406dc0 	.word	0x00406dc0
  402cf0:	f108 0808 	add.w	r8, r8, #8
  402cf4:	3e10      	subs	r6, #16
  402cf6:	2e10      	cmp	r6, #16
  402cf8:	f340 81da 	ble.w	4030b0 <_svfprintf_r+0xcd8>
  402cfc:	3301      	adds	r3, #1
  402cfe:	3210      	adds	r2, #16
  402d00:	2b07      	cmp	r3, #7
  402d02:	9227      	str	r2, [sp, #156]	; 0x9c
  402d04:	9326      	str	r3, [sp, #152]	; 0x98
  402d06:	e888 00a0 	stmia.w	r8, {r5, r7}
  402d0a:	ddf1      	ble.n	402cf0 <_svfprintf_r+0x918>
  402d0c:	aa25      	add	r2, sp, #148	; 0x94
  402d0e:	4621      	mov	r1, r4
  402d10:	4658      	mov	r0, fp
  402d12:	f002 fb23 	bl	40535c <__ssprint_r>
  402d16:	2800      	cmp	r0, #0
  402d18:	f47f ac30 	bne.w	40257c <_svfprintf_r+0x1a4>
  402d1c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402d1e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d20:	46c8      	mov	r8, r9
  402d22:	e7e7      	b.n	402cf4 <_svfprintf_r+0x91c>
  402d24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402d26:	9a08      	ldr	r2, [sp, #32]
  402d28:	1a9f      	subs	r7, r3, r2
  402d2a:	2f00      	cmp	r7, #0
  402d2c:	f77f ace5 	ble.w	4026fa <_svfprintf_r+0x322>
  402d30:	2f10      	cmp	r7, #16
  402d32:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d34:	4db6      	ldr	r5, [pc, #728]	; (403010 <_svfprintf_r+0xc38>)
  402d36:	dd27      	ble.n	402d88 <_svfprintf_r+0x9b0>
  402d38:	4642      	mov	r2, r8
  402d3a:	4621      	mov	r1, r4
  402d3c:	46b0      	mov	r8, r6
  402d3e:	f04f 0b10 	mov.w	fp, #16
  402d42:	462e      	mov	r6, r5
  402d44:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402d46:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402d48:	e004      	b.n	402d54 <_svfprintf_r+0x97c>
  402d4a:	3f10      	subs	r7, #16
  402d4c:	2f10      	cmp	r7, #16
  402d4e:	f102 0208 	add.w	r2, r2, #8
  402d52:	dd15      	ble.n	402d80 <_svfprintf_r+0x9a8>
  402d54:	3301      	adds	r3, #1
  402d56:	3110      	adds	r1, #16
  402d58:	2b07      	cmp	r3, #7
  402d5a:	9127      	str	r1, [sp, #156]	; 0x9c
  402d5c:	9326      	str	r3, [sp, #152]	; 0x98
  402d5e:	e882 0840 	stmia.w	r2, {r6, fp}
  402d62:	ddf2      	ble.n	402d4a <_svfprintf_r+0x972>
  402d64:	aa25      	add	r2, sp, #148	; 0x94
  402d66:	4629      	mov	r1, r5
  402d68:	4620      	mov	r0, r4
  402d6a:	f002 faf7 	bl	40535c <__ssprint_r>
  402d6e:	2800      	cmp	r0, #0
  402d70:	f47f ac04 	bne.w	40257c <_svfprintf_r+0x1a4>
  402d74:	3f10      	subs	r7, #16
  402d76:	2f10      	cmp	r7, #16
  402d78:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402d7a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d7c:	464a      	mov	r2, r9
  402d7e:	dce9      	bgt.n	402d54 <_svfprintf_r+0x97c>
  402d80:	4635      	mov	r5, r6
  402d82:	460c      	mov	r4, r1
  402d84:	4646      	mov	r6, r8
  402d86:	4690      	mov	r8, r2
  402d88:	3301      	adds	r3, #1
  402d8a:	443c      	add	r4, r7
  402d8c:	2b07      	cmp	r3, #7
  402d8e:	9427      	str	r4, [sp, #156]	; 0x9c
  402d90:	9326      	str	r3, [sp, #152]	; 0x98
  402d92:	e888 00a0 	stmia.w	r8, {r5, r7}
  402d96:	f300 8232 	bgt.w	4031fe <_svfprintf_r+0xe26>
  402d9a:	f108 0808 	add.w	r8, r8, #8
  402d9e:	e4ac      	b.n	4026fa <_svfprintf_r+0x322>
  402da0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402da2:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402da4:	2b01      	cmp	r3, #1
  402da6:	f340 81fe 	ble.w	4031a6 <_svfprintf_r+0xdce>
  402daa:	3701      	adds	r7, #1
  402dac:	3401      	adds	r4, #1
  402dae:	2301      	movs	r3, #1
  402db0:	2f07      	cmp	r7, #7
  402db2:	9427      	str	r4, [sp, #156]	; 0x9c
  402db4:	9726      	str	r7, [sp, #152]	; 0x98
  402db6:	f8c8 6000 	str.w	r6, [r8]
  402dba:	f8c8 3004 	str.w	r3, [r8, #4]
  402dbe:	f300 8203 	bgt.w	4031c8 <_svfprintf_r+0xdf0>
  402dc2:	f108 0808 	add.w	r8, r8, #8
  402dc6:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402dc8:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  402dca:	f8c8 3000 	str.w	r3, [r8]
  402dce:	3701      	adds	r7, #1
  402dd0:	4414      	add	r4, r2
  402dd2:	2f07      	cmp	r7, #7
  402dd4:	9427      	str	r4, [sp, #156]	; 0x9c
  402dd6:	9726      	str	r7, [sp, #152]	; 0x98
  402dd8:	f8c8 2004 	str.w	r2, [r8, #4]
  402ddc:	f300 8200 	bgt.w	4031e0 <_svfprintf_r+0xe08>
  402de0:	f108 0808 	add.w	r8, r8, #8
  402de4:	a815      	add	r0, sp, #84	; 0x54
  402de6:	c80d      	ldmia	r0, {r0, r2, r3}
  402de8:	9914      	ldr	r1, [sp, #80]	; 0x50
  402dea:	f003 fa15 	bl	406218 <__aeabi_dcmpeq>
  402dee:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402df0:	2800      	cmp	r0, #0
  402df2:	f040 8101 	bne.w	402ff8 <_svfprintf_r+0xc20>
  402df6:	3b01      	subs	r3, #1
  402df8:	3701      	adds	r7, #1
  402dfa:	3601      	adds	r6, #1
  402dfc:	441c      	add	r4, r3
  402dfe:	2f07      	cmp	r7, #7
  402e00:	9726      	str	r7, [sp, #152]	; 0x98
  402e02:	9427      	str	r4, [sp, #156]	; 0x9c
  402e04:	f8c8 6000 	str.w	r6, [r8]
  402e08:	f8c8 3004 	str.w	r3, [r8, #4]
  402e0c:	f300 8127 	bgt.w	40305e <_svfprintf_r+0xc86>
  402e10:	f108 0808 	add.w	r8, r8, #8
  402e14:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  402e16:	f8c8 2004 	str.w	r2, [r8, #4]
  402e1a:	3701      	adds	r7, #1
  402e1c:	4414      	add	r4, r2
  402e1e:	ab21      	add	r3, sp, #132	; 0x84
  402e20:	2f07      	cmp	r7, #7
  402e22:	9427      	str	r4, [sp, #156]	; 0x9c
  402e24:	9726      	str	r7, [sp, #152]	; 0x98
  402e26:	f8c8 3000 	str.w	r3, [r8]
  402e2a:	f77f acb3 	ble.w	402794 <_svfprintf_r+0x3bc>
  402e2e:	aa25      	add	r2, sp, #148	; 0x94
  402e30:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e32:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e34:	f002 fa92 	bl	40535c <__ssprint_r>
  402e38:	2800      	cmp	r0, #0
  402e3a:	f47f ab9f 	bne.w	40257c <_svfprintf_r+0x1a4>
  402e3e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e40:	46c8      	mov	r8, r9
  402e42:	e4a9      	b.n	402798 <_svfprintf_r+0x3c0>
  402e44:	aa25      	add	r2, sp, #148	; 0x94
  402e46:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e48:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e4a:	f002 fa87 	bl	40535c <__ssprint_r>
  402e4e:	2800      	cmp	r0, #0
  402e50:	f43f aceb 	beq.w	40282a <_svfprintf_r+0x452>
  402e54:	f7ff bb92 	b.w	40257c <_svfprintf_r+0x1a4>
  402e58:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402e5c:	2b01      	cmp	r3, #1
  402e5e:	f000 8134 	beq.w	4030ca <_svfprintf_r+0xcf2>
  402e62:	2b02      	cmp	r3, #2
  402e64:	d125      	bne.n	402eb2 <_svfprintf_r+0xada>
  402e66:	f8cd b01c 	str.w	fp, [sp, #28]
  402e6a:	2400      	movs	r4, #0
  402e6c:	2500      	movs	r5, #0
  402e6e:	e61e      	b.n	402aae <_svfprintf_r+0x6d6>
  402e70:	aa25      	add	r2, sp, #148	; 0x94
  402e72:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e74:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e76:	f002 fa71 	bl	40535c <__ssprint_r>
  402e7a:	2800      	cmp	r0, #0
  402e7c:	f47f ab7e 	bne.w	40257c <_svfprintf_r+0x1a4>
  402e80:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e82:	46c8      	mov	r8, r9
  402e84:	e475      	b.n	402772 <_svfprintf_r+0x39a>
  402e86:	aa25      	add	r2, sp, #148	; 0x94
  402e88:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e8a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e8c:	f002 fa66 	bl	40535c <__ssprint_r>
  402e90:	2800      	cmp	r0, #0
  402e92:	f47f ab73 	bne.w	40257c <_svfprintf_r+0x1a4>
  402e96:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e98:	46c8      	mov	r8, r9
  402e9a:	e41b      	b.n	4026d4 <_svfprintf_r+0x2fc>
  402e9c:	aa25      	add	r2, sp, #148	; 0x94
  402e9e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ea0:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ea2:	f002 fa5b 	bl	40535c <__ssprint_r>
  402ea6:	2800      	cmp	r0, #0
  402ea8:	f47f ab68 	bne.w	40257c <_svfprintf_r+0x1a4>
  402eac:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402eae:	46c8      	mov	r8, r9
  402eb0:	e420      	b.n	4026f4 <_svfprintf_r+0x31c>
  402eb2:	f8cd b01c 	str.w	fp, [sp, #28]
  402eb6:	2400      	movs	r4, #0
  402eb8:	2500      	movs	r5, #0
  402eba:	4649      	mov	r1, r9
  402ebc:	e000      	b.n	402ec0 <_svfprintf_r+0xae8>
  402ebe:	4631      	mov	r1, r6
  402ec0:	08e2      	lsrs	r2, r4, #3
  402ec2:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402ec6:	08e8      	lsrs	r0, r5, #3
  402ec8:	f004 0307 	and.w	r3, r4, #7
  402ecc:	4605      	mov	r5, r0
  402ece:	4614      	mov	r4, r2
  402ed0:	3330      	adds	r3, #48	; 0x30
  402ed2:	ea54 0205 	orrs.w	r2, r4, r5
  402ed6:	f801 3c01 	strb.w	r3, [r1, #-1]
  402eda:	f101 36ff 	add.w	r6, r1, #4294967295
  402ede:	d1ee      	bne.n	402ebe <_svfprintf_r+0xae6>
  402ee0:	9a07      	ldr	r2, [sp, #28]
  402ee2:	07d2      	lsls	r2, r2, #31
  402ee4:	f57f adf3 	bpl.w	402ace <_svfprintf_r+0x6f6>
  402ee8:	2b30      	cmp	r3, #48	; 0x30
  402eea:	f43f adf0 	beq.w	402ace <_svfprintf_r+0x6f6>
  402eee:	3902      	subs	r1, #2
  402ef0:	2330      	movs	r3, #48	; 0x30
  402ef2:	f806 3c01 	strb.w	r3, [r6, #-1]
  402ef6:	eba9 0301 	sub.w	r3, r9, r1
  402efa:	930e      	str	r3, [sp, #56]	; 0x38
  402efc:	460e      	mov	r6, r1
  402efe:	f7ff bb7b 	b.w	4025f8 <_svfprintf_r+0x220>
  402f02:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402f04:	2900      	cmp	r1, #0
  402f06:	f340 822e 	ble.w	403366 <_svfprintf_r+0xf8e>
  402f0a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402f0c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402f0e:	4293      	cmp	r3, r2
  402f10:	bfa8      	it	ge
  402f12:	4613      	movge	r3, r2
  402f14:	2b00      	cmp	r3, #0
  402f16:	461f      	mov	r7, r3
  402f18:	dd0d      	ble.n	402f36 <_svfprintf_r+0xb5e>
  402f1a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f1c:	f8c8 6000 	str.w	r6, [r8]
  402f20:	3301      	adds	r3, #1
  402f22:	443c      	add	r4, r7
  402f24:	2b07      	cmp	r3, #7
  402f26:	9427      	str	r4, [sp, #156]	; 0x9c
  402f28:	f8c8 7004 	str.w	r7, [r8, #4]
  402f2c:	9326      	str	r3, [sp, #152]	; 0x98
  402f2e:	f300 831f 	bgt.w	403570 <_svfprintf_r+0x1198>
  402f32:	f108 0808 	add.w	r8, r8, #8
  402f36:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402f38:	2f00      	cmp	r7, #0
  402f3a:	bfa8      	it	ge
  402f3c:	1bdb      	subge	r3, r3, r7
  402f3e:	2b00      	cmp	r3, #0
  402f40:	461f      	mov	r7, r3
  402f42:	f340 80d6 	ble.w	4030f2 <_svfprintf_r+0xd1a>
  402f46:	2f10      	cmp	r7, #16
  402f48:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f4a:	4d31      	ldr	r5, [pc, #196]	; (403010 <_svfprintf_r+0xc38>)
  402f4c:	f340 81ed 	ble.w	40332a <_svfprintf_r+0xf52>
  402f50:	4642      	mov	r2, r8
  402f52:	4621      	mov	r1, r4
  402f54:	46b0      	mov	r8, r6
  402f56:	f04f 0b10 	mov.w	fp, #16
  402f5a:	462e      	mov	r6, r5
  402f5c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402f5e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402f60:	e004      	b.n	402f6c <_svfprintf_r+0xb94>
  402f62:	3208      	adds	r2, #8
  402f64:	3f10      	subs	r7, #16
  402f66:	2f10      	cmp	r7, #16
  402f68:	f340 81db 	ble.w	403322 <_svfprintf_r+0xf4a>
  402f6c:	3301      	adds	r3, #1
  402f6e:	3110      	adds	r1, #16
  402f70:	2b07      	cmp	r3, #7
  402f72:	9127      	str	r1, [sp, #156]	; 0x9c
  402f74:	9326      	str	r3, [sp, #152]	; 0x98
  402f76:	e882 0840 	stmia.w	r2, {r6, fp}
  402f7a:	ddf2      	ble.n	402f62 <_svfprintf_r+0xb8a>
  402f7c:	aa25      	add	r2, sp, #148	; 0x94
  402f7e:	4629      	mov	r1, r5
  402f80:	4620      	mov	r0, r4
  402f82:	f002 f9eb 	bl	40535c <__ssprint_r>
  402f86:	2800      	cmp	r0, #0
  402f88:	f47f aaf8 	bne.w	40257c <_svfprintf_r+0x1a4>
  402f8c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402f8e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f90:	464a      	mov	r2, r9
  402f92:	e7e7      	b.n	402f64 <_svfprintf_r+0xb8c>
  402f94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402f96:	930e      	str	r3, [sp, #56]	; 0x38
  402f98:	464e      	mov	r6, r9
  402f9a:	f7ff bb2d 	b.w	4025f8 <_svfprintf_r+0x220>
  402f9e:	2d00      	cmp	r5, #0
  402fa0:	bf08      	it	eq
  402fa2:	2c0a      	cmpeq	r4, #10
  402fa4:	f0c0 808f 	bcc.w	4030c6 <_svfprintf_r+0xcee>
  402fa8:	464e      	mov	r6, r9
  402faa:	4620      	mov	r0, r4
  402fac:	4629      	mov	r1, r5
  402fae:	220a      	movs	r2, #10
  402fb0:	2300      	movs	r3, #0
  402fb2:	f7fe fd17 	bl	4019e4 <__aeabi_uldivmod>
  402fb6:	3230      	adds	r2, #48	; 0x30
  402fb8:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402fbc:	4620      	mov	r0, r4
  402fbe:	4629      	mov	r1, r5
  402fc0:	2300      	movs	r3, #0
  402fc2:	220a      	movs	r2, #10
  402fc4:	f7fe fd0e 	bl	4019e4 <__aeabi_uldivmod>
  402fc8:	4604      	mov	r4, r0
  402fca:	460d      	mov	r5, r1
  402fcc:	ea54 0305 	orrs.w	r3, r4, r5
  402fd0:	d1eb      	bne.n	402faa <_svfprintf_r+0xbd2>
  402fd2:	eba9 0306 	sub.w	r3, r9, r6
  402fd6:	930e      	str	r3, [sp, #56]	; 0x38
  402fd8:	f7ff bb0e 	b.w	4025f8 <_svfprintf_r+0x220>
  402fdc:	aa25      	add	r2, sp, #148	; 0x94
  402fde:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402fe0:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fe2:	f002 f9bb 	bl	40535c <__ssprint_r>
  402fe6:	2800      	cmp	r0, #0
  402fe8:	f47f aac8 	bne.w	40257c <_svfprintf_r+0x1a4>
  402fec:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402ff0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ff2:	46c8      	mov	r8, r9
  402ff4:	f7ff bb5e 	b.w	4026b4 <_svfprintf_r+0x2dc>
  402ff8:	1e5e      	subs	r6, r3, #1
  402ffa:	2e00      	cmp	r6, #0
  402ffc:	f77f af0a 	ble.w	402e14 <_svfprintf_r+0xa3c>
  403000:	2e10      	cmp	r6, #16
  403002:	4d03      	ldr	r5, [pc, #12]	; (403010 <_svfprintf_r+0xc38>)
  403004:	dd22      	ble.n	40304c <_svfprintf_r+0xc74>
  403006:	4622      	mov	r2, r4
  403008:	f04f 0b10 	mov.w	fp, #16
  40300c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40300e:	e006      	b.n	40301e <_svfprintf_r+0xc46>
  403010:	00406dc0 	.word	0x00406dc0
  403014:	3e10      	subs	r6, #16
  403016:	2e10      	cmp	r6, #16
  403018:	f108 0808 	add.w	r8, r8, #8
  40301c:	dd15      	ble.n	40304a <_svfprintf_r+0xc72>
  40301e:	3701      	adds	r7, #1
  403020:	3210      	adds	r2, #16
  403022:	2f07      	cmp	r7, #7
  403024:	9227      	str	r2, [sp, #156]	; 0x9c
  403026:	9726      	str	r7, [sp, #152]	; 0x98
  403028:	e888 0820 	stmia.w	r8, {r5, fp}
  40302c:	ddf2      	ble.n	403014 <_svfprintf_r+0xc3c>
  40302e:	aa25      	add	r2, sp, #148	; 0x94
  403030:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403032:	4620      	mov	r0, r4
  403034:	f002 f992 	bl	40535c <__ssprint_r>
  403038:	2800      	cmp	r0, #0
  40303a:	f47f aa9f 	bne.w	40257c <_svfprintf_r+0x1a4>
  40303e:	3e10      	subs	r6, #16
  403040:	2e10      	cmp	r6, #16
  403042:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403044:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403046:	46c8      	mov	r8, r9
  403048:	dce9      	bgt.n	40301e <_svfprintf_r+0xc46>
  40304a:	4614      	mov	r4, r2
  40304c:	3701      	adds	r7, #1
  40304e:	4434      	add	r4, r6
  403050:	2f07      	cmp	r7, #7
  403052:	9427      	str	r4, [sp, #156]	; 0x9c
  403054:	9726      	str	r7, [sp, #152]	; 0x98
  403056:	e888 0060 	stmia.w	r8, {r5, r6}
  40305a:	f77f aed9 	ble.w	402e10 <_svfprintf_r+0xa38>
  40305e:	aa25      	add	r2, sp, #148	; 0x94
  403060:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403062:	980c      	ldr	r0, [sp, #48]	; 0x30
  403064:	f002 f97a 	bl	40535c <__ssprint_r>
  403068:	2800      	cmp	r0, #0
  40306a:	f47f aa87 	bne.w	40257c <_svfprintf_r+0x1a4>
  40306e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403070:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403072:	46c8      	mov	r8, r9
  403074:	e6ce      	b.n	402e14 <_svfprintf_r+0xa3c>
  403076:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403078:	6814      	ldr	r4, [r2, #0]
  40307a:	4613      	mov	r3, r2
  40307c:	3304      	adds	r3, #4
  40307e:	17e5      	asrs	r5, r4, #31
  403080:	930f      	str	r3, [sp, #60]	; 0x3c
  403082:	4622      	mov	r2, r4
  403084:	462b      	mov	r3, r5
  403086:	e4fa      	b.n	402a7e <_svfprintf_r+0x6a6>
  403088:	3204      	adds	r2, #4
  40308a:	681c      	ldr	r4, [r3, #0]
  40308c:	920f      	str	r2, [sp, #60]	; 0x3c
  40308e:	2301      	movs	r3, #1
  403090:	2500      	movs	r5, #0
  403092:	f7ff ba94 	b.w	4025be <_svfprintf_r+0x1e6>
  403096:	681c      	ldr	r4, [r3, #0]
  403098:	3304      	adds	r3, #4
  40309a:	930f      	str	r3, [sp, #60]	; 0x3c
  40309c:	2500      	movs	r5, #0
  40309e:	e421      	b.n	4028e4 <_svfprintf_r+0x50c>
  4030a0:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4030a2:	460a      	mov	r2, r1
  4030a4:	3204      	adds	r2, #4
  4030a6:	680c      	ldr	r4, [r1, #0]
  4030a8:	920f      	str	r2, [sp, #60]	; 0x3c
  4030aa:	2500      	movs	r5, #0
  4030ac:	f7ff ba87 	b.w	4025be <_svfprintf_r+0x1e6>
  4030b0:	4614      	mov	r4, r2
  4030b2:	3301      	adds	r3, #1
  4030b4:	4434      	add	r4, r6
  4030b6:	2b07      	cmp	r3, #7
  4030b8:	9427      	str	r4, [sp, #156]	; 0x9c
  4030ba:	9326      	str	r3, [sp, #152]	; 0x98
  4030bc:	e888 0060 	stmia.w	r8, {r5, r6}
  4030c0:	f77f ab68 	ble.w	402794 <_svfprintf_r+0x3bc>
  4030c4:	e6b3      	b.n	402e2e <_svfprintf_r+0xa56>
  4030c6:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4030ca:	f8cd b01c 	str.w	fp, [sp, #28]
  4030ce:	ae42      	add	r6, sp, #264	; 0x108
  4030d0:	3430      	adds	r4, #48	; 0x30
  4030d2:	2301      	movs	r3, #1
  4030d4:	f806 4d41 	strb.w	r4, [r6, #-65]!
  4030d8:	930e      	str	r3, [sp, #56]	; 0x38
  4030da:	f7ff ba8d 	b.w	4025f8 <_svfprintf_r+0x220>
  4030de:	aa25      	add	r2, sp, #148	; 0x94
  4030e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030e2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030e4:	f002 f93a 	bl	40535c <__ssprint_r>
  4030e8:	2800      	cmp	r0, #0
  4030ea:	f47f aa47 	bne.w	40257c <_svfprintf_r+0x1a4>
  4030ee:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4030f0:	46c8      	mov	r8, r9
  4030f2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4030f4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4030f6:	429a      	cmp	r2, r3
  4030f8:	db44      	blt.n	403184 <_svfprintf_r+0xdac>
  4030fa:	9b07      	ldr	r3, [sp, #28]
  4030fc:	07d9      	lsls	r1, r3, #31
  4030fe:	d441      	bmi.n	403184 <_svfprintf_r+0xdac>
  403100:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403102:	9812      	ldr	r0, [sp, #72]	; 0x48
  403104:	1a9a      	subs	r2, r3, r2
  403106:	1a1d      	subs	r5, r3, r0
  403108:	4295      	cmp	r5, r2
  40310a:	bfa8      	it	ge
  40310c:	4615      	movge	r5, r2
  40310e:	2d00      	cmp	r5, #0
  403110:	dd0e      	ble.n	403130 <_svfprintf_r+0xd58>
  403112:	9926      	ldr	r1, [sp, #152]	; 0x98
  403114:	f8c8 5004 	str.w	r5, [r8, #4]
  403118:	3101      	adds	r1, #1
  40311a:	4406      	add	r6, r0
  40311c:	442c      	add	r4, r5
  40311e:	2907      	cmp	r1, #7
  403120:	f8c8 6000 	str.w	r6, [r8]
  403124:	9427      	str	r4, [sp, #156]	; 0x9c
  403126:	9126      	str	r1, [sp, #152]	; 0x98
  403128:	f300 823b 	bgt.w	4035a2 <_svfprintf_r+0x11ca>
  40312c:	f108 0808 	add.w	r8, r8, #8
  403130:	2d00      	cmp	r5, #0
  403132:	bfac      	ite	ge
  403134:	1b56      	subge	r6, r2, r5
  403136:	4616      	movlt	r6, r2
  403138:	2e00      	cmp	r6, #0
  40313a:	f77f ab2d 	ble.w	402798 <_svfprintf_r+0x3c0>
  40313e:	2e10      	cmp	r6, #16
  403140:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403142:	4db0      	ldr	r5, [pc, #704]	; (403404 <_svfprintf_r+0x102c>)
  403144:	ddb5      	ble.n	4030b2 <_svfprintf_r+0xcda>
  403146:	4622      	mov	r2, r4
  403148:	2710      	movs	r7, #16
  40314a:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40314e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403150:	e004      	b.n	40315c <_svfprintf_r+0xd84>
  403152:	f108 0808 	add.w	r8, r8, #8
  403156:	3e10      	subs	r6, #16
  403158:	2e10      	cmp	r6, #16
  40315a:	dda9      	ble.n	4030b0 <_svfprintf_r+0xcd8>
  40315c:	3301      	adds	r3, #1
  40315e:	3210      	adds	r2, #16
  403160:	2b07      	cmp	r3, #7
  403162:	9227      	str	r2, [sp, #156]	; 0x9c
  403164:	9326      	str	r3, [sp, #152]	; 0x98
  403166:	e888 00a0 	stmia.w	r8, {r5, r7}
  40316a:	ddf2      	ble.n	403152 <_svfprintf_r+0xd7a>
  40316c:	aa25      	add	r2, sp, #148	; 0x94
  40316e:	4621      	mov	r1, r4
  403170:	4658      	mov	r0, fp
  403172:	f002 f8f3 	bl	40535c <__ssprint_r>
  403176:	2800      	cmp	r0, #0
  403178:	f47f aa00 	bne.w	40257c <_svfprintf_r+0x1a4>
  40317c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40317e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403180:	46c8      	mov	r8, r9
  403182:	e7e8      	b.n	403156 <_svfprintf_r+0xd7e>
  403184:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403186:	9819      	ldr	r0, [sp, #100]	; 0x64
  403188:	991a      	ldr	r1, [sp, #104]	; 0x68
  40318a:	f8c8 1000 	str.w	r1, [r8]
  40318e:	3301      	adds	r3, #1
  403190:	4404      	add	r4, r0
  403192:	2b07      	cmp	r3, #7
  403194:	9427      	str	r4, [sp, #156]	; 0x9c
  403196:	f8c8 0004 	str.w	r0, [r8, #4]
  40319a:	9326      	str	r3, [sp, #152]	; 0x98
  40319c:	f300 81f5 	bgt.w	40358a <_svfprintf_r+0x11b2>
  4031a0:	f108 0808 	add.w	r8, r8, #8
  4031a4:	e7ac      	b.n	403100 <_svfprintf_r+0xd28>
  4031a6:	9b07      	ldr	r3, [sp, #28]
  4031a8:	07da      	lsls	r2, r3, #31
  4031aa:	f53f adfe 	bmi.w	402daa <_svfprintf_r+0x9d2>
  4031ae:	3701      	adds	r7, #1
  4031b0:	3401      	adds	r4, #1
  4031b2:	2301      	movs	r3, #1
  4031b4:	2f07      	cmp	r7, #7
  4031b6:	9427      	str	r4, [sp, #156]	; 0x9c
  4031b8:	9726      	str	r7, [sp, #152]	; 0x98
  4031ba:	f8c8 6000 	str.w	r6, [r8]
  4031be:	f8c8 3004 	str.w	r3, [r8, #4]
  4031c2:	f77f ae25 	ble.w	402e10 <_svfprintf_r+0xa38>
  4031c6:	e74a      	b.n	40305e <_svfprintf_r+0xc86>
  4031c8:	aa25      	add	r2, sp, #148	; 0x94
  4031ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4031cc:	980c      	ldr	r0, [sp, #48]	; 0x30
  4031ce:	f002 f8c5 	bl	40535c <__ssprint_r>
  4031d2:	2800      	cmp	r0, #0
  4031d4:	f47f a9d2 	bne.w	40257c <_svfprintf_r+0x1a4>
  4031d8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4031da:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4031dc:	46c8      	mov	r8, r9
  4031de:	e5f2      	b.n	402dc6 <_svfprintf_r+0x9ee>
  4031e0:	aa25      	add	r2, sp, #148	; 0x94
  4031e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4031e4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4031e6:	f002 f8b9 	bl	40535c <__ssprint_r>
  4031ea:	2800      	cmp	r0, #0
  4031ec:	f47f a9c6 	bne.w	40257c <_svfprintf_r+0x1a4>
  4031f0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4031f2:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4031f4:	46c8      	mov	r8, r9
  4031f6:	e5f5      	b.n	402de4 <_svfprintf_r+0xa0c>
  4031f8:	464e      	mov	r6, r9
  4031fa:	f7ff b9fd 	b.w	4025f8 <_svfprintf_r+0x220>
  4031fe:	aa25      	add	r2, sp, #148	; 0x94
  403200:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403202:	980c      	ldr	r0, [sp, #48]	; 0x30
  403204:	f002 f8aa 	bl	40535c <__ssprint_r>
  403208:	2800      	cmp	r0, #0
  40320a:	f47f a9b7 	bne.w	40257c <_svfprintf_r+0x1a4>
  40320e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403210:	46c8      	mov	r8, r9
  403212:	f7ff ba72 	b.w	4026fa <_svfprintf_r+0x322>
  403216:	9c15      	ldr	r4, [sp, #84]	; 0x54
  403218:	4622      	mov	r2, r4
  40321a:	4620      	mov	r0, r4
  40321c:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40321e:	4623      	mov	r3, r4
  403220:	4621      	mov	r1, r4
  403222:	f003 f82b 	bl	40627c <__aeabi_dcmpun>
  403226:	2800      	cmp	r0, #0
  403228:	f040 8286 	bne.w	403738 <_svfprintf_r+0x1360>
  40322c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40322e:	3301      	adds	r3, #1
  403230:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403232:	f023 0320 	bic.w	r3, r3, #32
  403236:	930e      	str	r3, [sp, #56]	; 0x38
  403238:	f000 81e2 	beq.w	403600 <_svfprintf_r+0x1228>
  40323c:	2b47      	cmp	r3, #71	; 0x47
  40323e:	f000 811e 	beq.w	40347e <_svfprintf_r+0x10a6>
  403242:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  403246:	9307      	str	r3, [sp, #28]
  403248:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40324a:	1e1f      	subs	r7, r3, #0
  40324c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40324e:	9308      	str	r3, [sp, #32]
  403250:	bfbb      	ittet	lt
  403252:	463b      	movlt	r3, r7
  403254:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  403258:	2300      	movge	r3, #0
  40325a:	232d      	movlt	r3, #45	; 0x2d
  40325c:	9310      	str	r3, [sp, #64]	; 0x40
  40325e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403260:	2b66      	cmp	r3, #102	; 0x66
  403262:	f000 81bb 	beq.w	4035dc <_svfprintf_r+0x1204>
  403266:	2b46      	cmp	r3, #70	; 0x46
  403268:	f000 80df 	beq.w	40342a <_svfprintf_r+0x1052>
  40326c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40326e:	9a08      	ldr	r2, [sp, #32]
  403270:	2b45      	cmp	r3, #69	; 0x45
  403272:	bf0c      	ite	eq
  403274:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  403276:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  403278:	a823      	add	r0, sp, #140	; 0x8c
  40327a:	a920      	add	r1, sp, #128	; 0x80
  40327c:	bf08      	it	eq
  40327e:	1c5d      	addeq	r5, r3, #1
  403280:	9004      	str	r0, [sp, #16]
  403282:	9103      	str	r1, [sp, #12]
  403284:	a81f      	add	r0, sp, #124	; 0x7c
  403286:	2102      	movs	r1, #2
  403288:	463b      	mov	r3, r7
  40328a:	9002      	str	r0, [sp, #8]
  40328c:	9501      	str	r5, [sp, #4]
  40328e:	9100      	str	r1, [sp, #0]
  403290:	980c      	ldr	r0, [sp, #48]	; 0x30
  403292:	f000 fb75 	bl	403980 <_dtoa_r>
  403296:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403298:	2b67      	cmp	r3, #103	; 0x67
  40329a:	4606      	mov	r6, r0
  40329c:	f040 81e0 	bne.w	403660 <_svfprintf_r+0x1288>
  4032a0:	f01b 0f01 	tst.w	fp, #1
  4032a4:	f000 8246 	beq.w	403734 <_svfprintf_r+0x135c>
  4032a8:	1974      	adds	r4, r6, r5
  4032aa:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4032ac:	9808      	ldr	r0, [sp, #32]
  4032ae:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4032b0:	4639      	mov	r1, r7
  4032b2:	f002 ffb1 	bl	406218 <__aeabi_dcmpeq>
  4032b6:	2800      	cmp	r0, #0
  4032b8:	f040 8165 	bne.w	403586 <_svfprintf_r+0x11ae>
  4032bc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4032be:	42a3      	cmp	r3, r4
  4032c0:	d206      	bcs.n	4032d0 <_svfprintf_r+0xef8>
  4032c2:	2130      	movs	r1, #48	; 0x30
  4032c4:	1c5a      	adds	r2, r3, #1
  4032c6:	9223      	str	r2, [sp, #140]	; 0x8c
  4032c8:	7019      	strb	r1, [r3, #0]
  4032ca:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4032cc:	429c      	cmp	r4, r3
  4032ce:	d8f9      	bhi.n	4032c4 <_svfprintf_r+0xeec>
  4032d0:	1b9b      	subs	r3, r3, r6
  4032d2:	9313      	str	r3, [sp, #76]	; 0x4c
  4032d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4032d6:	2b47      	cmp	r3, #71	; 0x47
  4032d8:	f000 80e9 	beq.w	4034ae <_svfprintf_r+0x10d6>
  4032dc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4032de:	2b65      	cmp	r3, #101	; 0x65
  4032e0:	f340 81cd 	ble.w	40367e <_svfprintf_r+0x12a6>
  4032e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4032e6:	2b66      	cmp	r3, #102	; 0x66
  4032e8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4032ea:	9312      	str	r3, [sp, #72]	; 0x48
  4032ec:	f000 819e 	beq.w	40362c <_svfprintf_r+0x1254>
  4032f0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4032f2:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4032f4:	4619      	mov	r1, r3
  4032f6:	4291      	cmp	r1, r2
  4032f8:	f300 818a 	bgt.w	403610 <_svfprintf_r+0x1238>
  4032fc:	f01b 0f01 	tst.w	fp, #1
  403300:	f040 8213 	bne.w	40372a <_svfprintf_r+0x1352>
  403304:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  403308:	9308      	str	r3, [sp, #32]
  40330a:	2367      	movs	r3, #103	; 0x67
  40330c:	920e      	str	r2, [sp, #56]	; 0x38
  40330e:	9311      	str	r3, [sp, #68]	; 0x44
  403310:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403312:	2b00      	cmp	r3, #0
  403314:	f040 80c4 	bne.w	4034a0 <_svfprintf_r+0x10c8>
  403318:	930a      	str	r3, [sp, #40]	; 0x28
  40331a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40331e:	f7ff b973 	b.w	402608 <_svfprintf_r+0x230>
  403322:	4635      	mov	r5, r6
  403324:	460c      	mov	r4, r1
  403326:	4646      	mov	r6, r8
  403328:	4690      	mov	r8, r2
  40332a:	3301      	adds	r3, #1
  40332c:	443c      	add	r4, r7
  40332e:	2b07      	cmp	r3, #7
  403330:	9427      	str	r4, [sp, #156]	; 0x9c
  403332:	9326      	str	r3, [sp, #152]	; 0x98
  403334:	e888 00a0 	stmia.w	r8, {r5, r7}
  403338:	f73f aed1 	bgt.w	4030de <_svfprintf_r+0xd06>
  40333c:	f108 0808 	add.w	r8, r8, #8
  403340:	e6d7      	b.n	4030f2 <_svfprintf_r+0xd1a>
  403342:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403344:	6813      	ldr	r3, [r2, #0]
  403346:	3204      	adds	r2, #4
  403348:	920f      	str	r2, [sp, #60]	; 0x3c
  40334a:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40334c:	601a      	str	r2, [r3, #0]
  40334e:	f7ff b86a 	b.w	402426 <_svfprintf_r+0x4e>
  403352:	aa25      	add	r2, sp, #148	; 0x94
  403354:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403356:	980c      	ldr	r0, [sp, #48]	; 0x30
  403358:	f002 f800 	bl	40535c <__ssprint_r>
  40335c:	2800      	cmp	r0, #0
  40335e:	f47f a90d 	bne.w	40257c <_svfprintf_r+0x1a4>
  403362:	46c8      	mov	r8, r9
  403364:	e48d      	b.n	402c82 <_svfprintf_r+0x8aa>
  403366:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403368:	4a27      	ldr	r2, [pc, #156]	; (403408 <_svfprintf_r+0x1030>)
  40336a:	f8c8 2000 	str.w	r2, [r8]
  40336e:	3301      	adds	r3, #1
  403370:	3401      	adds	r4, #1
  403372:	2201      	movs	r2, #1
  403374:	2b07      	cmp	r3, #7
  403376:	9427      	str	r4, [sp, #156]	; 0x9c
  403378:	9326      	str	r3, [sp, #152]	; 0x98
  40337a:	f8c8 2004 	str.w	r2, [r8, #4]
  40337e:	dc72      	bgt.n	403466 <_svfprintf_r+0x108e>
  403380:	f108 0808 	add.w	r8, r8, #8
  403384:	b929      	cbnz	r1, 403392 <_svfprintf_r+0xfba>
  403386:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403388:	b91b      	cbnz	r3, 403392 <_svfprintf_r+0xfba>
  40338a:	9b07      	ldr	r3, [sp, #28]
  40338c:	07d8      	lsls	r0, r3, #31
  40338e:	f57f aa03 	bpl.w	402798 <_svfprintf_r+0x3c0>
  403392:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403394:	9819      	ldr	r0, [sp, #100]	; 0x64
  403396:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  403398:	f8c8 2000 	str.w	r2, [r8]
  40339c:	3301      	adds	r3, #1
  40339e:	4602      	mov	r2, r0
  4033a0:	4422      	add	r2, r4
  4033a2:	2b07      	cmp	r3, #7
  4033a4:	9227      	str	r2, [sp, #156]	; 0x9c
  4033a6:	f8c8 0004 	str.w	r0, [r8, #4]
  4033aa:	9326      	str	r3, [sp, #152]	; 0x98
  4033ac:	f300 818d 	bgt.w	4036ca <_svfprintf_r+0x12f2>
  4033b0:	f108 0808 	add.w	r8, r8, #8
  4033b4:	2900      	cmp	r1, #0
  4033b6:	f2c0 8165 	blt.w	403684 <_svfprintf_r+0x12ac>
  4033ba:	9913      	ldr	r1, [sp, #76]	; 0x4c
  4033bc:	f8c8 6000 	str.w	r6, [r8]
  4033c0:	3301      	adds	r3, #1
  4033c2:	188c      	adds	r4, r1, r2
  4033c4:	2b07      	cmp	r3, #7
  4033c6:	9427      	str	r4, [sp, #156]	; 0x9c
  4033c8:	9326      	str	r3, [sp, #152]	; 0x98
  4033ca:	f8c8 1004 	str.w	r1, [r8, #4]
  4033ce:	f77f a9e1 	ble.w	402794 <_svfprintf_r+0x3bc>
  4033d2:	e52c      	b.n	402e2e <_svfprintf_r+0xa56>
  4033d4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4033d6:	9909      	ldr	r1, [sp, #36]	; 0x24
  4033d8:	6813      	ldr	r3, [r2, #0]
  4033da:	17cd      	asrs	r5, r1, #31
  4033dc:	4608      	mov	r0, r1
  4033de:	3204      	adds	r2, #4
  4033e0:	4629      	mov	r1, r5
  4033e2:	920f      	str	r2, [sp, #60]	; 0x3c
  4033e4:	e9c3 0100 	strd	r0, r1, [r3]
  4033e8:	f7ff b81d 	b.w	402426 <_svfprintf_r+0x4e>
  4033ec:	aa25      	add	r2, sp, #148	; 0x94
  4033ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4033f0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4033f2:	f001 ffb3 	bl	40535c <__ssprint_r>
  4033f6:	2800      	cmp	r0, #0
  4033f8:	f47f a8c0 	bne.w	40257c <_svfprintf_r+0x1a4>
  4033fc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4033fe:	46c8      	mov	r8, r9
  403400:	e458      	b.n	402cb4 <_svfprintf_r+0x8dc>
  403402:	bf00      	nop
  403404:	00406dc0 	.word	0x00406dc0
  403408:	00406dac 	.word	0x00406dac
  40340c:	2140      	movs	r1, #64	; 0x40
  40340e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403410:	f7fe fca0 	bl	401d54 <_malloc_r>
  403414:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403416:	6010      	str	r0, [r2, #0]
  403418:	6110      	str	r0, [r2, #16]
  40341a:	2800      	cmp	r0, #0
  40341c:	f000 81f2 	beq.w	403804 <_svfprintf_r+0x142c>
  403420:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403422:	2340      	movs	r3, #64	; 0x40
  403424:	6153      	str	r3, [r2, #20]
  403426:	f7fe bfee 	b.w	402406 <_svfprintf_r+0x2e>
  40342a:	a823      	add	r0, sp, #140	; 0x8c
  40342c:	a920      	add	r1, sp, #128	; 0x80
  40342e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403430:	9004      	str	r0, [sp, #16]
  403432:	9103      	str	r1, [sp, #12]
  403434:	a81f      	add	r0, sp, #124	; 0x7c
  403436:	2103      	movs	r1, #3
  403438:	9002      	str	r0, [sp, #8]
  40343a:	9a08      	ldr	r2, [sp, #32]
  40343c:	9401      	str	r4, [sp, #4]
  40343e:	463b      	mov	r3, r7
  403440:	9100      	str	r1, [sp, #0]
  403442:	980c      	ldr	r0, [sp, #48]	; 0x30
  403444:	f000 fa9c 	bl	403980 <_dtoa_r>
  403448:	4625      	mov	r5, r4
  40344a:	4606      	mov	r6, r0
  40344c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40344e:	2b46      	cmp	r3, #70	; 0x46
  403450:	eb06 0405 	add.w	r4, r6, r5
  403454:	f47f af29 	bne.w	4032aa <_svfprintf_r+0xed2>
  403458:	7833      	ldrb	r3, [r6, #0]
  40345a:	2b30      	cmp	r3, #48	; 0x30
  40345c:	f000 8178 	beq.w	403750 <_svfprintf_r+0x1378>
  403460:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  403462:	442c      	add	r4, r5
  403464:	e721      	b.n	4032aa <_svfprintf_r+0xed2>
  403466:	aa25      	add	r2, sp, #148	; 0x94
  403468:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40346a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40346c:	f001 ff76 	bl	40535c <__ssprint_r>
  403470:	2800      	cmp	r0, #0
  403472:	f47f a883 	bne.w	40257c <_svfprintf_r+0x1a4>
  403476:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403478:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40347a:	46c8      	mov	r8, r9
  40347c:	e782      	b.n	403384 <_svfprintf_r+0xfac>
  40347e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403480:	2b00      	cmp	r3, #0
  403482:	bf08      	it	eq
  403484:	2301      	moveq	r3, #1
  403486:	930a      	str	r3, [sp, #40]	; 0x28
  403488:	e6db      	b.n	403242 <_svfprintf_r+0xe6a>
  40348a:	4630      	mov	r0, r6
  40348c:	940a      	str	r4, [sp, #40]	; 0x28
  40348e:	f001 fef7 	bl	405280 <strlen>
  403492:	950f      	str	r5, [sp, #60]	; 0x3c
  403494:	900e      	str	r0, [sp, #56]	; 0x38
  403496:	f8cd b01c 	str.w	fp, [sp, #28]
  40349a:	4603      	mov	r3, r0
  40349c:	f7ff b9f9 	b.w	402892 <_svfprintf_r+0x4ba>
  4034a0:	272d      	movs	r7, #45	; 0x2d
  4034a2:	2300      	movs	r3, #0
  4034a4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4034a8:	930a      	str	r3, [sp, #40]	; 0x28
  4034aa:	f7ff b8ae 	b.w	40260a <_svfprintf_r+0x232>
  4034ae:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4034b0:	9312      	str	r3, [sp, #72]	; 0x48
  4034b2:	461a      	mov	r2, r3
  4034b4:	3303      	adds	r3, #3
  4034b6:	db04      	blt.n	4034c2 <_svfprintf_r+0x10ea>
  4034b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4034ba:	4619      	mov	r1, r3
  4034bc:	4291      	cmp	r1, r2
  4034be:	f6bf af17 	bge.w	4032f0 <_svfprintf_r+0xf18>
  4034c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4034c4:	3b02      	subs	r3, #2
  4034c6:	9311      	str	r3, [sp, #68]	; 0x44
  4034c8:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  4034cc:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  4034d0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4034d2:	3b01      	subs	r3, #1
  4034d4:	2b00      	cmp	r3, #0
  4034d6:	931f      	str	r3, [sp, #124]	; 0x7c
  4034d8:	bfbd      	ittte	lt
  4034da:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  4034dc:	f1c3 0301 	rsblt	r3, r3, #1
  4034e0:	222d      	movlt	r2, #45	; 0x2d
  4034e2:	222b      	movge	r2, #43	; 0x2b
  4034e4:	2b09      	cmp	r3, #9
  4034e6:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  4034ea:	f340 8116 	ble.w	40371a <_svfprintf_r+0x1342>
  4034ee:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  4034f2:	4620      	mov	r0, r4
  4034f4:	4dab      	ldr	r5, [pc, #684]	; (4037a4 <_svfprintf_r+0x13cc>)
  4034f6:	e000      	b.n	4034fa <_svfprintf_r+0x1122>
  4034f8:	4610      	mov	r0, r2
  4034fa:	fb85 1203 	smull	r1, r2, r5, r3
  4034fe:	17d9      	asrs	r1, r3, #31
  403500:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  403504:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  403508:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  40350c:	3230      	adds	r2, #48	; 0x30
  40350e:	2909      	cmp	r1, #9
  403510:	f800 2c01 	strb.w	r2, [r0, #-1]
  403514:	460b      	mov	r3, r1
  403516:	f100 32ff 	add.w	r2, r0, #4294967295
  40351a:	dced      	bgt.n	4034f8 <_svfprintf_r+0x1120>
  40351c:	3330      	adds	r3, #48	; 0x30
  40351e:	3802      	subs	r0, #2
  403520:	b2d9      	uxtb	r1, r3
  403522:	4284      	cmp	r4, r0
  403524:	f802 1c01 	strb.w	r1, [r2, #-1]
  403528:	f240 8165 	bls.w	4037f6 <_svfprintf_r+0x141e>
  40352c:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  403530:	4613      	mov	r3, r2
  403532:	e001      	b.n	403538 <_svfprintf_r+0x1160>
  403534:	f813 1b01 	ldrb.w	r1, [r3], #1
  403538:	f800 1b01 	strb.w	r1, [r0], #1
  40353c:	42a3      	cmp	r3, r4
  40353e:	d1f9      	bne.n	403534 <_svfprintf_r+0x115c>
  403540:	3301      	adds	r3, #1
  403542:	1a9b      	subs	r3, r3, r2
  403544:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  403548:	4413      	add	r3, r2
  40354a:	aa21      	add	r2, sp, #132	; 0x84
  40354c:	1a9b      	subs	r3, r3, r2
  40354e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403550:	931b      	str	r3, [sp, #108]	; 0x6c
  403552:	2a01      	cmp	r2, #1
  403554:	4413      	add	r3, r2
  403556:	930e      	str	r3, [sp, #56]	; 0x38
  403558:	f340 8119 	ble.w	40378e <_svfprintf_r+0x13b6>
  40355c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40355e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403560:	4413      	add	r3, r2
  403562:	930e      	str	r3, [sp, #56]	; 0x38
  403564:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403568:	9308      	str	r3, [sp, #32]
  40356a:	2300      	movs	r3, #0
  40356c:	9312      	str	r3, [sp, #72]	; 0x48
  40356e:	e6cf      	b.n	403310 <_svfprintf_r+0xf38>
  403570:	aa25      	add	r2, sp, #148	; 0x94
  403572:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403574:	980c      	ldr	r0, [sp, #48]	; 0x30
  403576:	f001 fef1 	bl	40535c <__ssprint_r>
  40357a:	2800      	cmp	r0, #0
  40357c:	f47e affe 	bne.w	40257c <_svfprintf_r+0x1a4>
  403580:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403582:	46c8      	mov	r8, r9
  403584:	e4d7      	b.n	402f36 <_svfprintf_r+0xb5e>
  403586:	4623      	mov	r3, r4
  403588:	e6a2      	b.n	4032d0 <_svfprintf_r+0xef8>
  40358a:	aa25      	add	r2, sp, #148	; 0x94
  40358c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40358e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403590:	f001 fee4 	bl	40535c <__ssprint_r>
  403594:	2800      	cmp	r0, #0
  403596:	f47e aff1 	bne.w	40257c <_svfprintf_r+0x1a4>
  40359a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40359c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40359e:	46c8      	mov	r8, r9
  4035a0:	e5ae      	b.n	403100 <_svfprintf_r+0xd28>
  4035a2:	aa25      	add	r2, sp, #148	; 0x94
  4035a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4035a6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4035a8:	f001 fed8 	bl	40535c <__ssprint_r>
  4035ac:	2800      	cmp	r0, #0
  4035ae:	f47e afe5 	bne.w	40257c <_svfprintf_r+0x1a4>
  4035b2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4035b4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4035b6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4035b8:	1a9a      	subs	r2, r3, r2
  4035ba:	46c8      	mov	r8, r9
  4035bc:	e5b8      	b.n	403130 <_svfprintf_r+0xd58>
  4035be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4035c0:	9612      	str	r6, [sp, #72]	; 0x48
  4035c2:	2b06      	cmp	r3, #6
  4035c4:	bf28      	it	cs
  4035c6:	2306      	movcs	r3, #6
  4035c8:	960a      	str	r6, [sp, #40]	; 0x28
  4035ca:	4637      	mov	r7, r6
  4035cc:	9308      	str	r3, [sp, #32]
  4035ce:	950f      	str	r5, [sp, #60]	; 0x3c
  4035d0:	f8cd b01c 	str.w	fp, [sp, #28]
  4035d4:	930e      	str	r3, [sp, #56]	; 0x38
  4035d6:	4e74      	ldr	r6, [pc, #464]	; (4037a8 <_svfprintf_r+0x13d0>)
  4035d8:	f7ff b816 	b.w	402608 <_svfprintf_r+0x230>
  4035dc:	a823      	add	r0, sp, #140	; 0x8c
  4035de:	a920      	add	r1, sp, #128	; 0x80
  4035e0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4035e2:	9004      	str	r0, [sp, #16]
  4035e4:	9103      	str	r1, [sp, #12]
  4035e6:	a81f      	add	r0, sp, #124	; 0x7c
  4035e8:	2103      	movs	r1, #3
  4035ea:	9002      	str	r0, [sp, #8]
  4035ec:	9a08      	ldr	r2, [sp, #32]
  4035ee:	9501      	str	r5, [sp, #4]
  4035f0:	463b      	mov	r3, r7
  4035f2:	9100      	str	r1, [sp, #0]
  4035f4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4035f6:	f000 f9c3 	bl	403980 <_dtoa_r>
  4035fa:	4606      	mov	r6, r0
  4035fc:	1944      	adds	r4, r0, r5
  4035fe:	e72b      	b.n	403458 <_svfprintf_r+0x1080>
  403600:	2306      	movs	r3, #6
  403602:	930a      	str	r3, [sp, #40]	; 0x28
  403604:	e61d      	b.n	403242 <_svfprintf_r+0xe6a>
  403606:	272d      	movs	r7, #45	; 0x2d
  403608:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40360c:	f7ff bacd 	b.w	402baa <_svfprintf_r+0x7d2>
  403610:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403612:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403614:	4413      	add	r3, r2
  403616:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403618:	930e      	str	r3, [sp, #56]	; 0x38
  40361a:	2a00      	cmp	r2, #0
  40361c:	f340 80b0 	ble.w	403780 <_svfprintf_r+0x13a8>
  403620:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403624:	9308      	str	r3, [sp, #32]
  403626:	2367      	movs	r3, #103	; 0x67
  403628:	9311      	str	r3, [sp, #68]	; 0x44
  40362a:	e671      	b.n	403310 <_svfprintf_r+0xf38>
  40362c:	2b00      	cmp	r3, #0
  40362e:	f340 80c3 	ble.w	4037b8 <_svfprintf_r+0x13e0>
  403632:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403634:	2a00      	cmp	r2, #0
  403636:	f040 8099 	bne.w	40376c <_svfprintf_r+0x1394>
  40363a:	f01b 0f01 	tst.w	fp, #1
  40363e:	f040 8095 	bne.w	40376c <_svfprintf_r+0x1394>
  403642:	9308      	str	r3, [sp, #32]
  403644:	930e      	str	r3, [sp, #56]	; 0x38
  403646:	e663      	b.n	403310 <_svfprintf_r+0xf38>
  403648:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40364a:	9308      	str	r3, [sp, #32]
  40364c:	930e      	str	r3, [sp, #56]	; 0x38
  40364e:	900a      	str	r0, [sp, #40]	; 0x28
  403650:	950f      	str	r5, [sp, #60]	; 0x3c
  403652:	f8cd b01c 	str.w	fp, [sp, #28]
  403656:	9012      	str	r0, [sp, #72]	; 0x48
  403658:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40365c:	f7fe bfd4 	b.w	402608 <_svfprintf_r+0x230>
  403660:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403662:	2b47      	cmp	r3, #71	; 0x47
  403664:	f47f ae20 	bne.w	4032a8 <_svfprintf_r+0xed0>
  403668:	f01b 0f01 	tst.w	fp, #1
  40366c:	f47f aeee 	bne.w	40344c <_svfprintf_r+0x1074>
  403670:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403672:	1b9b      	subs	r3, r3, r6
  403674:	9313      	str	r3, [sp, #76]	; 0x4c
  403676:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403678:	2b47      	cmp	r3, #71	; 0x47
  40367a:	f43f af18 	beq.w	4034ae <_svfprintf_r+0x10d6>
  40367e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403680:	9312      	str	r3, [sp, #72]	; 0x48
  403682:	e721      	b.n	4034c8 <_svfprintf_r+0x10f0>
  403684:	424f      	negs	r7, r1
  403686:	3110      	adds	r1, #16
  403688:	4d48      	ldr	r5, [pc, #288]	; (4037ac <_svfprintf_r+0x13d4>)
  40368a:	da2f      	bge.n	4036ec <_svfprintf_r+0x1314>
  40368c:	2410      	movs	r4, #16
  40368e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403692:	e004      	b.n	40369e <_svfprintf_r+0x12c6>
  403694:	f108 0808 	add.w	r8, r8, #8
  403698:	3f10      	subs	r7, #16
  40369a:	2f10      	cmp	r7, #16
  40369c:	dd26      	ble.n	4036ec <_svfprintf_r+0x1314>
  40369e:	3301      	adds	r3, #1
  4036a0:	3210      	adds	r2, #16
  4036a2:	2b07      	cmp	r3, #7
  4036a4:	9227      	str	r2, [sp, #156]	; 0x9c
  4036a6:	9326      	str	r3, [sp, #152]	; 0x98
  4036a8:	f8c8 5000 	str.w	r5, [r8]
  4036ac:	f8c8 4004 	str.w	r4, [r8, #4]
  4036b0:	ddf0      	ble.n	403694 <_svfprintf_r+0x12bc>
  4036b2:	aa25      	add	r2, sp, #148	; 0x94
  4036b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4036b6:	4658      	mov	r0, fp
  4036b8:	f001 fe50 	bl	40535c <__ssprint_r>
  4036bc:	2800      	cmp	r0, #0
  4036be:	f47e af5d 	bne.w	40257c <_svfprintf_r+0x1a4>
  4036c2:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4036c4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4036c6:	46c8      	mov	r8, r9
  4036c8:	e7e6      	b.n	403698 <_svfprintf_r+0x12c0>
  4036ca:	aa25      	add	r2, sp, #148	; 0x94
  4036cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4036ce:	980c      	ldr	r0, [sp, #48]	; 0x30
  4036d0:	f001 fe44 	bl	40535c <__ssprint_r>
  4036d4:	2800      	cmp	r0, #0
  4036d6:	f47e af51 	bne.w	40257c <_svfprintf_r+0x1a4>
  4036da:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4036dc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4036de:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4036e0:	46c8      	mov	r8, r9
  4036e2:	e667      	b.n	4033b4 <_svfprintf_r+0xfdc>
  4036e4:	2000      	movs	r0, #0
  4036e6:	900a      	str	r0, [sp, #40]	; 0x28
  4036e8:	f7fe bed0 	b.w	40248c <_svfprintf_r+0xb4>
  4036ec:	3301      	adds	r3, #1
  4036ee:	443a      	add	r2, r7
  4036f0:	2b07      	cmp	r3, #7
  4036f2:	e888 00a0 	stmia.w	r8, {r5, r7}
  4036f6:	9227      	str	r2, [sp, #156]	; 0x9c
  4036f8:	9326      	str	r3, [sp, #152]	; 0x98
  4036fa:	f108 0808 	add.w	r8, r8, #8
  4036fe:	f77f ae5c 	ble.w	4033ba <_svfprintf_r+0xfe2>
  403702:	aa25      	add	r2, sp, #148	; 0x94
  403704:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403706:	980c      	ldr	r0, [sp, #48]	; 0x30
  403708:	f001 fe28 	bl	40535c <__ssprint_r>
  40370c:	2800      	cmp	r0, #0
  40370e:	f47e af35 	bne.w	40257c <_svfprintf_r+0x1a4>
  403712:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403714:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403716:	46c8      	mov	r8, r9
  403718:	e64f      	b.n	4033ba <_svfprintf_r+0xfe2>
  40371a:	3330      	adds	r3, #48	; 0x30
  40371c:	2230      	movs	r2, #48	; 0x30
  40371e:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  403722:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  403726:	ab22      	add	r3, sp, #136	; 0x88
  403728:	e70f      	b.n	40354a <_svfprintf_r+0x1172>
  40372a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40372c:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40372e:	4413      	add	r3, r2
  403730:	930e      	str	r3, [sp, #56]	; 0x38
  403732:	e775      	b.n	403620 <_svfprintf_r+0x1248>
  403734:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403736:	e5cb      	b.n	4032d0 <_svfprintf_r+0xef8>
  403738:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40373a:	4e1d      	ldr	r6, [pc, #116]	; (4037b0 <_svfprintf_r+0x13d8>)
  40373c:	2b00      	cmp	r3, #0
  40373e:	bfb6      	itet	lt
  403740:	272d      	movlt	r7, #45	; 0x2d
  403742:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  403746:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  40374a:	4b1a      	ldr	r3, [pc, #104]	; (4037b4 <_svfprintf_r+0x13dc>)
  40374c:	f7ff ba2f 	b.w	402bae <_svfprintf_r+0x7d6>
  403750:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403752:	9808      	ldr	r0, [sp, #32]
  403754:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403756:	4639      	mov	r1, r7
  403758:	f002 fd5e 	bl	406218 <__aeabi_dcmpeq>
  40375c:	2800      	cmp	r0, #0
  40375e:	f47f ae7f 	bne.w	403460 <_svfprintf_r+0x1088>
  403762:	f1c5 0501 	rsb	r5, r5, #1
  403766:	951f      	str	r5, [sp, #124]	; 0x7c
  403768:	442c      	add	r4, r5
  40376a:	e59e      	b.n	4032aa <_svfprintf_r+0xed2>
  40376c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40376e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403770:	4413      	add	r3, r2
  403772:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403774:	441a      	add	r2, r3
  403776:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40377a:	920e      	str	r2, [sp, #56]	; 0x38
  40377c:	9308      	str	r3, [sp, #32]
  40377e:	e5c7      	b.n	403310 <_svfprintf_r+0xf38>
  403780:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403782:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403784:	f1c3 0301 	rsb	r3, r3, #1
  403788:	441a      	add	r2, r3
  40378a:	4613      	mov	r3, r2
  40378c:	e7d0      	b.n	403730 <_svfprintf_r+0x1358>
  40378e:	f01b 0301 	ands.w	r3, fp, #1
  403792:	9312      	str	r3, [sp, #72]	; 0x48
  403794:	f47f aee2 	bne.w	40355c <_svfprintf_r+0x1184>
  403798:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40379a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40379e:	9308      	str	r3, [sp, #32]
  4037a0:	e5b6      	b.n	403310 <_svfprintf_r+0xf38>
  4037a2:	bf00      	nop
  4037a4:	66666667 	.word	0x66666667
  4037a8:	00406da4 	.word	0x00406da4
  4037ac:	00406dc0 	.word	0x00406dc0
  4037b0:	00406d78 	.word	0x00406d78
  4037b4:	00406d74 	.word	0x00406d74
  4037b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4037ba:	b913      	cbnz	r3, 4037c2 <_svfprintf_r+0x13ea>
  4037bc:	f01b 0f01 	tst.w	fp, #1
  4037c0:	d002      	beq.n	4037c8 <_svfprintf_r+0x13f0>
  4037c2:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4037c4:	3301      	adds	r3, #1
  4037c6:	e7d4      	b.n	403772 <_svfprintf_r+0x139a>
  4037c8:	2301      	movs	r3, #1
  4037ca:	e73a      	b.n	403642 <_svfprintf_r+0x126a>
  4037cc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4037ce:	f89a 3001 	ldrb.w	r3, [sl, #1]
  4037d2:	6828      	ldr	r0, [r5, #0]
  4037d4:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  4037d8:	900a      	str	r0, [sp, #40]	; 0x28
  4037da:	4628      	mov	r0, r5
  4037dc:	3004      	adds	r0, #4
  4037de:	46a2      	mov	sl, r4
  4037e0:	900f      	str	r0, [sp, #60]	; 0x3c
  4037e2:	f7fe be51 	b.w	402488 <_svfprintf_r+0xb0>
  4037e6:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4037ea:	f7ff b867 	b.w	4028bc <_svfprintf_r+0x4e4>
  4037ee:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4037f2:	f7ff ba15 	b.w	402c20 <_svfprintf_r+0x848>
  4037f6:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  4037fa:	e6a6      	b.n	40354a <_svfprintf_r+0x1172>
  4037fc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403800:	f7ff b8eb 	b.w	4029da <_svfprintf_r+0x602>
  403804:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403806:	230c      	movs	r3, #12
  403808:	6013      	str	r3, [r2, #0]
  40380a:	f04f 33ff 	mov.w	r3, #4294967295
  40380e:	9309      	str	r3, [sp, #36]	; 0x24
  403810:	f7fe bebd 	b.w	40258e <_svfprintf_r+0x1b6>
  403814:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403818:	f7ff b99a 	b.w	402b50 <_svfprintf_r+0x778>
  40381c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403820:	f7ff b976 	b.w	402b10 <_svfprintf_r+0x738>
  403824:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403828:	f7ff b959 	b.w	402ade <_svfprintf_r+0x706>
  40382c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403830:	f7ff b912 	b.w	402a58 <_svfprintf_r+0x680>

00403834 <register_fini>:
  403834:	4b02      	ldr	r3, [pc, #8]	; (403840 <register_fini+0xc>)
  403836:	b113      	cbz	r3, 40383e <register_fini+0xa>
  403838:	4802      	ldr	r0, [pc, #8]	; (403844 <register_fini+0x10>)
  40383a:	f000 b805 	b.w	403848 <atexit>
  40383e:	4770      	bx	lr
  403840:	00000000 	.word	0x00000000
  403844:	004047d5 	.word	0x004047d5

00403848 <atexit>:
  403848:	2300      	movs	r3, #0
  40384a:	4601      	mov	r1, r0
  40384c:	461a      	mov	r2, r3
  40384e:	4618      	mov	r0, r3
  403850:	f001 be02 	b.w	405458 <__register_exitproc>

00403854 <quorem>:
  403854:	6902      	ldr	r2, [r0, #16]
  403856:	690b      	ldr	r3, [r1, #16]
  403858:	4293      	cmp	r3, r2
  40385a:	f300 808d 	bgt.w	403978 <quorem+0x124>
  40385e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403862:	f103 38ff 	add.w	r8, r3, #4294967295
  403866:	f101 0714 	add.w	r7, r1, #20
  40386a:	f100 0b14 	add.w	fp, r0, #20
  40386e:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  403872:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  403876:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40387a:	b083      	sub	sp, #12
  40387c:	3201      	adds	r2, #1
  40387e:	fbb3 f9f2 	udiv	r9, r3, r2
  403882:	eb0b 0304 	add.w	r3, fp, r4
  403886:	9400      	str	r4, [sp, #0]
  403888:	eb07 0a04 	add.w	sl, r7, r4
  40388c:	9301      	str	r3, [sp, #4]
  40388e:	f1b9 0f00 	cmp.w	r9, #0
  403892:	d039      	beq.n	403908 <quorem+0xb4>
  403894:	2500      	movs	r5, #0
  403896:	462e      	mov	r6, r5
  403898:	46bc      	mov	ip, r7
  40389a:	46de      	mov	lr, fp
  40389c:	f85c 4b04 	ldr.w	r4, [ip], #4
  4038a0:	f8de 3000 	ldr.w	r3, [lr]
  4038a4:	b2a2      	uxth	r2, r4
  4038a6:	fb09 5502 	mla	r5, r9, r2, r5
  4038aa:	0c22      	lsrs	r2, r4, #16
  4038ac:	0c2c      	lsrs	r4, r5, #16
  4038ae:	fb09 4202 	mla	r2, r9, r2, r4
  4038b2:	b2ad      	uxth	r5, r5
  4038b4:	1b75      	subs	r5, r6, r5
  4038b6:	b296      	uxth	r6, r2
  4038b8:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  4038bc:	fa15 f383 	uxtah	r3, r5, r3
  4038c0:	eb06 4623 	add.w	r6, r6, r3, asr #16
  4038c4:	b29b      	uxth	r3, r3
  4038c6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  4038ca:	45e2      	cmp	sl, ip
  4038cc:	ea4f 4512 	mov.w	r5, r2, lsr #16
  4038d0:	f84e 3b04 	str.w	r3, [lr], #4
  4038d4:	ea4f 4626 	mov.w	r6, r6, asr #16
  4038d8:	d2e0      	bcs.n	40389c <quorem+0x48>
  4038da:	9b00      	ldr	r3, [sp, #0]
  4038dc:	f85b 3003 	ldr.w	r3, [fp, r3]
  4038e0:	b993      	cbnz	r3, 403908 <quorem+0xb4>
  4038e2:	9c01      	ldr	r4, [sp, #4]
  4038e4:	1f23      	subs	r3, r4, #4
  4038e6:	459b      	cmp	fp, r3
  4038e8:	d20c      	bcs.n	403904 <quorem+0xb0>
  4038ea:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4038ee:	b94b      	cbnz	r3, 403904 <quorem+0xb0>
  4038f0:	f1a4 0308 	sub.w	r3, r4, #8
  4038f4:	e002      	b.n	4038fc <quorem+0xa8>
  4038f6:	681a      	ldr	r2, [r3, #0]
  4038f8:	3b04      	subs	r3, #4
  4038fa:	b91a      	cbnz	r2, 403904 <quorem+0xb0>
  4038fc:	459b      	cmp	fp, r3
  4038fe:	f108 38ff 	add.w	r8, r8, #4294967295
  403902:	d3f8      	bcc.n	4038f6 <quorem+0xa2>
  403904:	f8c0 8010 	str.w	r8, [r0, #16]
  403908:	4604      	mov	r4, r0
  40390a:	f001 fbb1 	bl	405070 <__mcmp>
  40390e:	2800      	cmp	r0, #0
  403910:	db2e      	blt.n	403970 <quorem+0x11c>
  403912:	f109 0901 	add.w	r9, r9, #1
  403916:	465d      	mov	r5, fp
  403918:	2300      	movs	r3, #0
  40391a:	f857 1b04 	ldr.w	r1, [r7], #4
  40391e:	6828      	ldr	r0, [r5, #0]
  403920:	b28a      	uxth	r2, r1
  403922:	1a9a      	subs	r2, r3, r2
  403924:	0c0b      	lsrs	r3, r1, #16
  403926:	fa12 f280 	uxtah	r2, r2, r0
  40392a:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  40392e:	eb03 4322 	add.w	r3, r3, r2, asr #16
  403932:	b292      	uxth	r2, r2
  403934:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  403938:	45ba      	cmp	sl, r7
  40393a:	f845 2b04 	str.w	r2, [r5], #4
  40393e:	ea4f 4323 	mov.w	r3, r3, asr #16
  403942:	d2ea      	bcs.n	40391a <quorem+0xc6>
  403944:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  403948:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  40394c:	b982      	cbnz	r2, 403970 <quorem+0x11c>
  40394e:	1f1a      	subs	r2, r3, #4
  403950:	4593      	cmp	fp, r2
  403952:	d20b      	bcs.n	40396c <quorem+0x118>
  403954:	f853 2c04 	ldr.w	r2, [r3, #-4]
  403958:	b942      	cbnz	r2, 40396c <quorem+0x118>
  40395a:	3b08      	subs	r3, #8
  40395c:	e002      	b.n	403964 <quorem+0x110>
  40395e:	681a      	ldr	r2, [r3, #0]
  403960:	3b04      	subs	r3, #4
  403962:	b91a      	cbnz	r2, 40396c <quorem+0x118>
  403964:	459b      	cmp	fp, r3
  403966:	f108 38ff 	add.w	r8, r8, #4294967295
  40396a:	d3f8      	bcc.n	40395e <quorem+0x10a>
  40396c:	f8c4 8010 	str.w	r8, [r4, #16]
  403970:	4648      	mov	r0, r9
  403972:	b003      	add	sp, #12
  403974:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403978:	2000      	movs	r0, #0
  40397a:	4770      	bx	lr
  40397c:	0000      	movs	r0, r0
	...

00403980 <_dtoa_r>:
  403980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403984:	6c01      	ldr	r1, [r0, #64]	; 0x40
  403986:	b09b      	sub	sp, #108	; 0x6c
  403988:	4604      	mov	r4, r0
  40398a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  40398c:	4692      	mov	sl, r2
  40398e:	469b      	mov	fp, r3
  403990:	b141      	cbz	r1, 4039a4 <_dtoa_r+0x24>
  403992:	6c42      	ldr	r2, [r0, #68]	; 0x44
  403994:	604a      	str	r2, [r1, #4]
  403996:	2301      	movs	r3, #1
  403998:	4093      	lsls	r3, r2
  40399a:	608b      	str	r3, [r1, #8]
  40399c:	f001 f990 	bl	404cc0 <_Bfree>
  4039a0:	2300      	movs	r3, #0
  4039a2:	6423      	str	r3, [r4, #64]	; 0x40
  4039a4:	f1bb 0f00 	cmp.w	fp, #0
  4039a8:	465d      	mov	r5, fp
  4039aa:	db35      	blt.n	403a18 <_dtoa_r+0x98>
  4039ac:	2300      	movs	r3, #0
  4039ae:	6033      	str	r3, [r6, #0]
  4039b0:	4b9d      	ldr	r3, [pc, #628]	; (403c28 <_dtoa_r+0x2a8>)
  4039b2:	43ab      	bics	r3, r5
  4039b4:	d015      	beq.n	4039e2 <_dtoa_r+0x62>
  4039b6:	4650      	mov	r0, sl
  4039b8:	4659      	mov	r1, fp
  4039ba:	2200      	movs	r2, #0
  4039bc:	2300      	movs	r3, #0
  4039be:	f002 fc2b 	bl	406218 <__aeabi_dcmpeq>
  4039c2:	4680      	mov	r8, r0
  4039c4:	2800      	cmp	r0, #0
  4039c6:	d02d      	beq.n	403a24 <_dtoa_r+0xa4>
  4039c8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4039ca:	2301      	movs	r3, #1
  4039cc:	6013      	str	r3, [r2, #0]
  4039ce:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4039d0:	2b00      	cmp	r3, #0
  4039d2:	f000 80bd 	beq.w	403b50 <_dtoa_r+0x1d0>
  4039d6:	4895      	ldr	r0, [pc, #596]	; (403c2c <_dtoa_r+0x2ac>)
  4039d8:	6018      	str	r0, [r3, #0]
  4039da:	3801      	subs	r0, #1
  4039dc:	b01b      	add	sp, #108	; 0x6c
  4039de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4039e2:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4039e4:	f242 730f 	movw	r3, #9999	; 0x270f
  4039e8:	6013      	str	r3, [r2, #0]
  4039ea:	f1ba 0f00 	cmp.w	sl, #0
  4039ee:	d10d      	bne.n	403a0c <_dtoa_r+0x8c>
  4039f0:	f3c5 0513 	ubfx	r5, r5, #0, #20
  4039f4:	b955      	cbnz	r5, 403a0c <_dtoa_r+0x8c>
  4039f6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4039f8:	488d      	ldr	r0, [pc, #564]	; (403c30 <_dtoa_r+0x2b0>)
  4039fa:	2b00      	cmp	r3, #0
  4039fc:	d0ee      	beq.n	4039dc <_dtoa_r+0x5c>
  4039fe:	f100 0308 	add.w	r3, r0, #8
  403a02:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  403a04:	6013      	str	r3, [r2, #0]
  403a06:	b01b      	add	sp, #108	; 0x6c
  403a08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a0c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403a0e:	4889      	ldr	r0, [pc, #548]	; (403c34 <_dtoa_r+0x2b4>)
  403a10:	2b00      	cmp	r3, #0
  403a12:	d0e3      	beq.n	4039dc <_dtoa_r+0x5c>
  403a14:	1cc3      	adds	r3, r0, #3
  403a16:	e7f4      	b.n	403a02 <_dtoa_r+0x82>
  403a18:	2301      	movs	r3, #1
  403a1a:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  403a1e:	6033      	str	r3, [r6, #0]
  403a20:	46ab      	mov	fp, r5
  403a22:	e7c5      	b.n	4039b0 <_dtoa_r+0x30>
  403a24:	aa18      	add	r2, sp, #96	; 0x60
  403a26:	ab19      	add	r3, sp, #100	; 0x64
  403a28:	9201      	str	r2, [sp, #4]
  403a2a:	9300      	str	r3, [sp, #0]
  403a2c:	4652      	mov	r2, sl
  403a2e:	465b      	mov	r3, fp
  403a30:	4620      	mov	r0, r4
  403a32:	f001 fbbd 	bl	4051b0 <__d2b>
  403a36:	0d2b      	lsrs	r3, r5, #20
  403a38:	4681      	mov	r9, r0
  403a3a:	d071      	beq.n	403b20 <_dtoa_r+0x1a0>
  403a3c:	f3cb 0213 	ubfx	r2, fp, #0, #20
  403a40:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  403a44:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403a46:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  403a4a:	4650      	mov	r0, sl
  403a4c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403a50:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403a54:	2200      	movs	r2, #0
  403a56:	4b78      	ldr	r3, [pc, #480]	; (403c38 <_dtoa_r+0x2b8>)
  403a58:	f001 ffc2 	bl	4059e0 <__aeabi_dsub>
  403a5c:	a36c      	add	r3, pc, #432	; (adr r3, 403c10 <_dtoa_r+0x290>)
  403a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
  403a62:	f002 f971 	bl	405d48 <__aeabi_dmul>
  403a66:	a36c      	add	r3, pc, #432	; (adr r3, 403c18 <_dtoa_r+0x298>)
  403a68:	e9d3 2300 	ldrd	r2, r3, [r3]
  403a6c:	f001 ffba 	bl	4059e4 <__adddf3>
  403a70:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403a74:	4630      	mov	r0, r6
  403a76:	f002 f901 	bl	405c7c <__aeabi_i2d>
  403a7a:	a369      	add	r3, pc, #420	; (adr r3, 403c20 <_dtoa_r+0x2a0>)
  403a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403a80:	f002 f962 	bl	405d48 <__aeabi_dmul>
  403a84:	4602      	mov	r2, r0
  403a86:	460b      	mov	r3, r1
  403a88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403a8c:	f001 ffaa 	bl	4059e4 <__adddf3>
  403a90:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403a94:	f002 fc08 	bl	4062a8 <__aeabi_d2iz>
  403a98:	2200      	movs	r2, #0
  403a9a:	9002      	str	r0, [sp, #8]
  403a9c:	2300      	movs	r3, #0
  403a9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403aa2:	f002 fbc3 	bl	40622c <__aeabi_dcmplt>
  403aa6:	2800      	cmp	r0, #0
  403aa8:	f040 8173 	bne.w	403d92 <_dtoa_r+0x412>
  403aac:	9d02      	ldr	r5, [sp, #8]
  403aae:	2d16      	cmp	r5, #22
  403ab0:	f200 815d 	bhi.w	403d6e <_dtoa_r+0x3ee>
  403ab4:	4b61      	ldr	r3, [pc, #388]	; (403c3c <_dtoa_r+0x2bc>)
  403ab6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  403aba:	e9d3 0100 	ldrd	r0, r1, [r3]
  403abe:	4652      	mov	r2, sl
  403ac0:	465b      	mov	r3, fp
  403ac2:	f002 fbd1 	bl	406268 <__aeabi_dcmpgt>
  403ac6:	2800      	cmp	r0, #0
  403ac8:	f000 81c5 	beq.w	403e56 <_dtoa_r+0x4d6>
  403acc:	1e6b      	subs	r3, r5, #1
  403ace:	9302      	str	r3, [sp, #8]
  403ad0:	2300      	movs	r3, #0
  403ad2:	930e      	str	r3, [sp, #56]	; 0x38
  403ad4:	1bbf      	subs	r7, r7, r6
  403ad6:	1e7b      	subs	r3, r7, #1
  403ad8:	9306      	str	r3, [sp, #24]
  403ada:	f100 8154 	bmi.w	403d86 <_dtoa_r+0x406>
  403ade:	2300      	movs	r3, #0
  403ae0:	9308      	str	r3, [sp, #32]
  403ae2:	9b02      	ldr	r3, [sp, #8]
  403ae4:	2b00      	cmp	r3, #0
  403ae6:	f2c0 8145 	blt.w	403d74 <_dtoa_r+0x3f4>
  403aea:	9a06      	ldr	r2, [sp, #24]
  403aec:	930d      	str	r3, [sp, #52]	; 0x34
  403aee:	4611      	mov	r1, r2
  403af0:	4419      	add	r1, r3
  403af2:	2300      	movs	r3, #0
  403af4:	9106      	str	r1, [sp, #24]
  403af6:	930c      	str	r3, [sp, #48]	; 0x30
  403af8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403afa:	2b09      	cmp	r3, #9
  403afc:	d82a      	bhi.n	403b54 <_dtoa_r+0x1d4>
  403afe:	2b05      	cmp	r3, #5
  403b00:	f340 865b 	ble.w	4047ba <_dtoa_r+0xe3a>
  403b04:	3b04      	subs	r3, #4
  403b06:	9324      	str	r3, [sp, #144]	; 0x90
  403b08:	2500      	movs	r5, #0
  403b0a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403b0c:	3b02      	subs	r3, #2
  403b0e:	2b03      	cmp	r3, #3
  403b10:	f200 8642 	bhi.w	404798 <_dtoa_r+0xe18>
  403b14:	e8df f013 	tbh	[pc, r3, lsl #1]
  403b18:	02c903d4 	.word	0x02c903d4
  403b1c:	046103df 	.word	0x046103df
  403b20:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403b22:	9e19      	ldr	r6, [sp, #100]	; 0x64
  403b24:	443e      	add	r6, r7
  403b26:	f206 4332 	addw	r3, r6, #1074	; 0x432
  403b2a:	2b20      	cmp	r3, #32
  403b2c:	f340 818e 	ble.w	403e4c <_dtoa_r+0x4cc>
  403b30:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  403b34:	f206 4012 	addw	r0, r6, #1042	; 0x412
  403b38:	409d      	lsls	r5, r3
  403b3a:	fa2a f000 	lsr.w	r0, sl, r0
  403b3e:	4328      	orrs	r0, r5
  403b40:	f002 f88c 	bl	405c5c <__aeabi_ui2d>
  403b44:	2301      	movs	r3, #1
  403b46:	3e01      	subs	r6, #1
  403b48:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  403b4c:	9314      	str	r3, [sp, #80]	; 0x50
  403b4e:	e781      	b.n	403a54 <_dtoa_r+0xd4>
  403b50:	483b      	ldr	r0, [pc, #236]	; (403c40 <_dtoa_r+0x2c0>)
  403b52:	e743      	b.n	4039dc <_dtoa_r+0x5c>
  403b54:	2100      	movs	r1, #0
  403b56:	6461      	str	r1, [r4, #68]	; 0x44
  403b58:	4620      	mov	r0, r4
  403b5a:	9125      	str	r1, [sp, #148]	; 0x94
  403b5c:	f001 f88a 	bl	404c74 <_Balloc>
  403b60:	f04f 33ff 	mov.w	r3, #4294967295
  403b64:	930a      	str	r3, [sp, #40]	; 0x28
  403b66:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403b68:	930f      	str	r3, [sp, #60]	; 0x3c
  403b6a:	2301      	movs	r3, #1
  403b6c:	9004      	str	r0, [sp, #16]
  403b6e:	6420      	str	r0, [r4, #64]	; 0x40
  403b70:	9224      	str	r2, [sp, #144]	; 0x90
  403b72:	930b      	str	r3, [sp, #44]	; 0x2c
  403b74:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403b76:	2b00      	cmp	r3, #0
  403b78:	f2c0 80d9 	blt.w	403d2e <_dtoa_r+0x3ae>
  403b7c:	9a02      	ldr	r2, [sp, #8]
  403b7e:	2a0e      	cmp	r2, #14
  403b80:	f300 80d5 	bgt.w	403d2e <_dtoa_r+0x3ae>
  403b84:	4b2d      	ldr	r3, [pc, #180]	; (403c3c <_dtoa_r+0x2bc>)
  403b86:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
  403b8e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  403b92:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403b94:	2b00      	cmp	r3, #0
  403b96:	f2c0 83ba 	blt.w	40430e <_dtoa_r+0x98e>
  403b9a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  403b9e:	4650      	mov	r0, sl
  403ba0:	462a      	mov	r2, r5
  403ba2:	4633      	mov	r3, r6
  403ba4:	4659      	mov	r1, fp
  403ba6:	f002 f9f9 	bl	405f9c <__aeabi_ddiv>
  403baa:	f002 fb7d 	bl	4062a8 <__aeabi_d2iz>
  403bae:	4680      	mov	r8, r0
  403bb0:	f002 f864 	bl	405c7c <__aeabi_i2d>
  403bb4:	462a      	mov	r2, r5
  403bb6:	4633      	mov	r3, r6
  403bb8:	f002 f8c6 	bl	405d48 <__aeabi_dmul>
  403bbc:	460b      	mov	r3, r1
  403bbe:	4602      	mov	r2, r0
  403bc0:	4659      	mov	r1, fp
  403bc2:	4650      	mov	r0, sl
  403bc4:	f001 ff0c 	bl	4059e0 <__aeabi_dsub>
  403bc8:	9d04      	ldr	r5, [sp, #16]
  403bca:	f108 0330 	add.w	r3, r8, #48	; 0x30
  403bce:	702b      	strb	r3, [r5, #0]
  403bd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403bd2:	2b01      	cmp	r3, #1
  403bd4:	4606      	mov	r6, r0
  403bd6:	460f      	mov	r7, r1
  403bd8:	f105 0501 	add.w	r5, r5, #1
  403bdc:	d068      	beq.n	403cb0 <_dtoa_r+0x330>
  403bde:	2200      	movs	r2, #0
  403be0:	4b18      	ldr	r3, [pc, #96]	; (403c44 <_dtoa_r+0x2c4>)
  403be2:	f002 f8b1 	bl	405d48 <__aeabi_dmul>
  403be6:	2200      	movs	r2, #0
  403be8:	2300      	movs	r3, #0
  403bea:	4606      	mov	r6, r0
  403bec:	460f      	mov	r7, r1
  403bee:	f002 fb13 	bl	406218 <__aeabi_dcmpeq>
  403bf2:	2800      	cmp	r0, #0
  403bf4:	f040 8088 	bne.w	403d08 <_dtoa_r+0x388>
  403bf8:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  403bfc:	f04f 0a00 	mov.w	sl, #0
  403c00:	f8df b040 	ldr.w	fp, [pc, #64]	; 403c44 <_dtoa_r+0x2c4>
  403c04:	940c      	str	r4, [sp, #48]	; 0x30
  403c06:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  403c0a:	e028      	b.n	403c5e <_dtoa_r+0x2de>
  403c0c:	f3af 8000 	nop.w
  403c10:	636f4361 	.word	0x636f4361
  403c14:	3fd287a7 	.word	0x3fd287a7
  403c18:	8b60c8b3 	.word	0x8b60c8b3
  403c1c:	3fc68a28 	.word	0x3fc68a28
  403c20:	509f79fb 	.word	0x509f79fb
  403c24:	3fd34413 	.word	0x3fd34413
  403c28:	7ff00000 	.word	0x7ff00000
  403c2c:	00406dad 	.word	0x00406dad
  403c30:	00406dd0 	.word	0x00406dd0
  403c34:	00406ddc 	.word	0x00406ddc
  403c38:	3ff80000 	.word	0x3ff80000
  403c3c:	00406e08 	.word	0x00406e08
  403c40:	00406dac 	.word	0x00406dac
  403c44:	40240000 	.word	0x40240000
  403c48:	f002 f87e 	bl	405d48 <__aeabi_dmul>
  403c4c:	2200      	movs	r2, #0
  403c4e:	2300      	movs	r3, #0
  403c50:	4606      	mov	r6, r0
  403c52:	460f      	mov	r7, r1
  403c54:	f002 fae0 	bl	406218 <__aeabi_dcmpeq>
  403c58:	2800      	cmp	r0, #0
  403c5a:	f040 83c1 	bne.w	4043e0 <_dtoa_r+0xa60>
  403c5e:	4642      	mov	r2, r8
  403c60:	464b      	mov	r3, r9
  403c62:	4630      	mov	r0, r6
  403c64:	4639      	mov	r1, r7
  403c66:	f002 f999 	bl	405f9c <__aeabi_ddiv>
  403c6a:	f002 fb1d 	bl	4062a8 <__aeabi_d2iz>
  403c6e:	4604      	mov	r4, r0
  403c70:	f002 f804 	bl	405c7c <__aeabi_i2d>
  403c74:	4642      	mov	r2, r8
  403c76:	464b      	mov	r3, r9
  403c78:	f002 f866 	bl	405d48 <__aeabi_dmul>
  403c7c:	4602      	mov	r2, r0
  403c7e:	460b      	mov	r3, r1
  403c80:	4630      	mov	r0, r6
  403c82:	4639      	mov	r1, r7
  403c84:	f001 feac 	bl	4059e0 <__aeabi_dsub>
  403c88:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  403c8c:	9e04      	ldr	r6, [sp, #16]
  403c8e:	f805 eb01 	strb.w	lr, [r5], #1
  403c92:	eba5 0e06 	sub.w	lr, r5, r6
  403c96:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  403c98:	45b6      	cmp	lr, r6
  403c9a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403c9e:	4652      	mov	r2, sl
  403ca0:	465b      	mov	r3, fp
  403ca2:	d1d1      	bne.n	403c48 <_dtoa_r+0x2c8>
  403ca4:	46a0      	mov	r8, r4
  403ca6:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403caa:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403cac:	4606      	mov	r6, r0
  403cae:	460f      	mov	r7, r1
  403cb0:	4632      	mov	r2, r6
  403cb2:	463b      	mov	r3, r7
  403cb4:	4630      	mov	r0, r6
  403cb6:	4639      	mov	r1, r7
  403cb8:	f001 fe94 	bl	4059e4 <__adddf3>
  403cbc:	4606      	mov	r6, r0
  403cbe:	460f      	mov	r7, r1
  403cc0:	4602      	mov	r2, r0
  403cc2:	460b      	mov	r3, r1
  403cc4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403cc8:	f002 fab0 	bl	40622c <__aeabi_dcmplt>
  403ccc:	b948      	cbnz	r0, 403ce2 <_dtoa_r+0x362>
  403cce:	4632      	mov	r2, r6
  403cd0:	463b      	mov	r3, r7
  403cd2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403cd6:	f002 fa9f 	bl	406218 <__aeabi_dcmpeq>
  403cda:	b1a8      	cbz	r0, 403d08 <_dtoa_r+0x388>
  403cdc:	f018 0f01 	tst.w	r8, #1
  403ce0:	d012      	beq.n	403d08 <_dtoa_r+0x388>
  403ce2:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403ce6:	9a04      	ldr	r2, [sp, #16]
  403ce8:	1e6b      	subs	r3, r5, #1
  403cea:	e004      	b.n	403cf6 <_dtoa_r+0x376>
  403cec:	429a      	cmp	r2, r3
  403cee:	f000 8401 	beq.w	4044f4 <_dtoa_r+0xb74>
  403cf2:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  403cf6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  403cfa:	f103 0501 	add.w	r5, r3, #1
  403cfe:	d0f5      	beq.n	403cec <_dtoa_r+0x36c>
  403d00:	f108 0801 	add.w	r8, r8, #1
  403d04:	f883 8000 	strb.w	r8, [r3]
  403d08:	4649      	mov	r1, r9
  403d0a:	4620      	mov	r0, r4
  403d0c:	f000 ffd8 	bl	404cc0 <_Bfree>
  403d10:	2200      	movs	r2, #0
  403d12:	9b02      	ldr	r3, [sp, #8]
  403d14:	702a      	strb	r2, [r5, #0]
  403d16:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403d18:	3301      	adds	r3, #1
  403d1a:	6013      	str	r3, [r2, #0]
  403d1c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403d1e:	2b00      	cmp	r3, #0
  403d20:	f000 839e 	beq.w	404460 <_dtoa_r+0xae0>
  403d24:	9804      	ldr	r0, [sp, #16]
  403d26:	601d      	str	r5, [r3, #0]
  403d28:	b01b      	add	sp, #108	; 0x6c
  403d2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d2e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403d30:	2a00      	cmp	r2, #0
  403d32:	d03e      	beq.n	403db2 <_dtoa_r+0x432>
  403d34:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403d36:	2a01      	cmp	r2, #1
  403d38:	f340 8311 	ble.w	40435e <_dtoa_r+0x9de>
  403d3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d3e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403d40:	1e5f      	subs	r7, r3, #1
  403d42:	42ba      	cmp	r2, r7
  403d44:	f2c0 838f 	blt.w	404466 <_dtoa_r+0xae6>
  403d48:	1bd7      	subs	r7, r2, r7
  403d4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d4c:	2b00      	cmp	r3, #0
  403d4e:	f2c0 848b 	blt.w	404668 <_dtoa_r+0xce8>
  403d52:	9d08      	ldr	r5, [sp, #32]
  403d54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d56:	9a08      	ldr	r2, [sp, #32]
  403d58:	441a      	add	r2, r3
  403d5a:	9208      	str	r2, [sp, #32]
  403d5c:	9a06      	ldr	r2, [sp, #24]
  403d5e:	2101      	movs	r1, #1
  403d60:	441a      	add	r2, r3
  403d62:	4620      	mov	r0, r4
  403d64:	9206      	str	r2, [sp, #24]
  403d66:	f001 f845 	bl	404df4 <__i2b>
  403d6a:	4606      	mov	r6, r0
  403d6c:	e024      	b.n	403db8 <_dtoa_r+0x438>
  403d6e:	2301      	movs	r3, #1
  403d70:	930e      	str	r3, [sp, #56]	; 0x38
  403d72:	e6af      	b.n	403ad4 <_dtoa_r+0x154>
  403d74:	9a08      	ldr	r2, [sp, #32]
  403d76:	9b02      	ldr	r3, [sp, #8]
  403d78:	1ad2      	subs	r2, r2, r3
  403d7a:	425b      	negs	r3, r3
  403d7c:	930c      	str	r3, [sp, #48]	; 0x30
  403d7e:	2300      	movs	r3, #0
  403d80:	9208      	str	r2, [sp, #32]
  403d82:	930d      	str	r3, [sp, #52]	; 0x34
  403d84:	e6b8      	b.n	403af8 <_dtoa_r+0x178>
  403d86:	f1c7 0301 	rsb	r3, r7, #1
  403d8a:	9308      	str	r3, [sp, #32]
  403d8c:	2300      	movs	r3, #0
  403d8e:	9306      	str	r3, [sp, #24]
  403d90:	e6a7      	b.n	403ae2 <_dtoa_r+0x162>
  403d92:	9d02      	ldr	r5, [sp, #8]
  403d94:	4628      	mov	r0, r5
  403d96:	f001 ff71 	bl	405c7c <__aeabi_i2d>
  403d9a:	4602      	mov	r2, r0
  403d9c:	460b      	mov	r3, r1
  403d9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403da2:	f002 fa39 	bl	406218 <__aeabi_dcmpeq>
  403da6:	2800      	cmp	r0, #0
  403da8:	f47f ae80 	bne.w	403aac <_dtoa_r+0x12c>
  403dac:	1e6b      	subs	r3, r5, #1
  403dae:	9302      	str	r3, [sp, #8]
  403db0:	e67c      	b.n	403aac <_dtoa_r+0x12c>
  403db2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403db4:	9d08      	ldr	r5, [sp, #32]
  403db6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  403db8:	2d00      	cmp	r5, #0
  403dba:	dd0c      	ble.n	403dd6 <_dtoa_r+0x456>
  403dbc:	9906      	ldr	r1, [sp, #24]
  403dbe:	2900      	cmp	r1, #0
  403dc0:	460b      	mov	r3, r1
  403dc2:	dd08      	ble.n	403dd6 <_dtoa_r+0x456>
  403dc4:	42a9      	cmp	r1, r5
  403dc6:	9a08      	ldr	r2, [sp, #32]
  403dc8:	bfa8      	it	ge
  403dca:	462b      	movge	r3, r5
  403dcc:	1ad2      	subs	r2, r2, r3
  403dce:	1aed      	subs	r5, r5, r3
  403dd0:	1acb      	subs	r3, r1, r3
  403dd2:	9208      	str	r2, [sp, #32]
  403dd4:	9306      	str	r3, [sp, #24]
  403dd6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403dd8:	b1d3      	cbz	r3, 403e10 <_dtoa_r+0x490>
  403dda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403ddc:	2b00      	cmp	r3, #0
  403dde:	f000 82b7 	beq.w	404350 <_dtoa_r+0x9d0>
  403de2:	2f00      	cmp	r7, #0
  403de4:	dd10      	ble.n	403e08 <_dtoa_r+0x488>
  403de6:	4631      	mov	r1, r6
  403de8:	463a      	mov	r2, r7
  403dea:	4620      	mov	r0, r4
  403dec:	f001 f89e 	bl	404f2c <__pow5mult>
  403df0:	464a      	mov	r2, r9
  403df2:	4601      	mov	r1, r0
  403df4:	4606      	mov	r6, r0
  403df6:	4620      	mov	r0, r4
  403df8:	f001 f806 	bl	404e08 <__multiply>
  403dfc:	4649      	mov	r1, r9
  403dfe:	4680      	mov	r8, r0
  403e00:	4620      	mov	r0, r4
  403e02:	f000 ff5d 	bl	404cc0 <_Bfree>
  403e06:	46c1      	mov	r9, r8
  403e08:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403e0a:	1bda      	subs	r2, r3, r7
  403e0c:	f040 82a1 	bne.w	404352 <_dtoa_r+0x9d2>
  403e10:	2101      	movs	r1, #1
  403e12:	4620      	mov	r0, r4
  403e14:	f000 ffee 	bl	404df4 <__i2b>
  403e18:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403e1a:	2b00      	cmp	r3, #0
  403e1c:	4680      	mov	r8, r0
  403e1e:	dd1c      	ble.n	403e5a <_dtoa_r+0x4da>
  403e20:	4601      	mov	r1, r0
  403e22:	461a      	mov	r2, r3
  403e24:	4620      	mov	r0, r4
  403e26:	f001 f881 	bl	404f2c <__pow5mult>
  403e2a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403e2c:	2b01      	cmp	r3, #1
  403e2e:	4680      	mov	r8, r0
  403e30:	f340 8254 	ble.w	4042dc <_dtoa_r+0x95c>
  403e34:	2300      	movs	r3, #0
  403e36:	930c      	str	r3, [sp, #48]	; 0x30
  403e38:	f8d8 3010 	ldr.w	r3, [r8, #16]
  403e3c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403e40:	6918      	ldr	r0, [r3, #16]
  403e42:	f000 ff87 	bl	404d54 <__hi0bits>
  403e46:	f1c0 0020 	rsb	r0, r0, #32
  403e4a:	e010      	b.n	403e6e <_dtoa_r+0x4ee>
  403e4c:	f1c3 0520 	rsb	r5, r3, #32
  403e50:	fa0a f005 	lsl.w	r0, sl, r5
  403e54:	e674      	b.n	403b40 <_dtoa_r+0x1c0>
  403e56:	900e      	str	r0, [sp, #56]	; 0x38
  403e58:	e63c      	b.n	403ad4 <_dtoa_r+0x154>
  403e5a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403e5c:	2b01      	cmp	r3, #1
  403e5e:	f340 8287 	ble.w	404370 <_dtoa_r+0x9f0>
  403e62:	2300      	movs	r3, #0
  403e64:	930c      	str	r3, [sp, #48]	; 0x30
  403e66:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403e68:	2001      	movs	r0, #1
  403e6a:	2b00      	cmp	r3, #0
  403e6c:	d1e4      	bne.n	403e38 <_dtoa_r+0x4b8>
  403e6e:	9a06      	ldr	r2, [sp, #24]
  403e70:	4410      	add	r0, r2
  403e72:	f010 001f 	ands.w	r0, r0, #31
  403e76:	f000 80a1 	beq.w	403fbc <_dtoa_r+0x63c>
  403e7a:	f1c0 0320 	rsb	r3, r0, #32
  403e7e:	2b04      	cmp	r3, #4
  403e80:	f340 849e 	ble.w	4047c0 <_dtoa_r+0xe40>
  403e84:	9b08      	ldr	r3, [sp, #32]
  403e86:	f1c0 001c 	rsb	r0, r0, #28
  403e8a:	4403      	add	r3, r0
  403e8c:	9308      	str	r3, [sp, #32]
  403e8e:	4613      	mov	r3, r2
  403e90:	4403      	add	r3, r0
  403e92:	4405      	add	r5, r0
  403e94:	9306      	str	r3, [sp, #24]
  403e96:	9b08      	ldr	r3, [sp, #32]
  403e98:	2b00      	cmp	r3, #0
  403e9a:	dd05      	ble.n	403ea8 <_dtoa_r+0x528>
  403e9c:	4649      	mov	r1, r9
  403e9e:	461a      	mov	r2, r3
  403ea0:	4620      	mov	r0, r4
  403ea2:	f001 f893 	bl	404fcc <__lshift>
  403ea6:	4681      	mov	r9, r0
  403ea8:	9b06      	ldr	r3, [sp, #24]
  403eaa:	2b00      	cmp	r3, #0
  403eac:	dd05      	ble.n	403eba <_dtoa_r+0x53a>
  403eae:	4641      	mov	r1, r8
  403eb0:	461a      	mov	r2, r3
  403eb2:	4620      	mov	r0, r4
  403eb4:	f001 f88a 	bl	404fcc <__lshift>
  403eb8:	4680      	mov	r8, r0
  403eba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403ebc:	2b00      	cmp	r3, #0
  403ebe:	f040 8086 	bne.w	403fce <_dtoa_r+0x64e>
  403ec2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403ec4:	2b00      	cmp	r3, #0
  403ec6:	f340 8266 	ble.w	404396 <_dtoa_r+0xa16>
  403eca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403ecc:	2b00      	cmp	r3, #0
  403ece:	f000 8098 	beq.w	404002 <_dtoa_r+0x682>
  403ed2:	2d00      	cmp	r5, #0
  403ed4:	dd05      	ble.n	403ee2 <_dtoa_r+0x562>
  403ed6:	4631      	mov	r1, r6
  403ed8:	462a      	mov	r2, r5
  403eda:	4620      	mov	r0, r4
  403edc:	f001 f876 	bl	404fcc <__lshift>
  403ee0:	4606      	mov	r6, r0
  403ee2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403ee4:	2b00      	cmp	r3, #0
  403ee6:	f040 8337 	bne.w	404558 <_dtoa_r+0xbd8>
  403eea:	9606      	str	r6, [sp, #24]
  403eec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403eee:	9a04      	ldr	r2, [sp, #16]
  403ef0:	f8dd b018 	ldr.w	fp, [sp, #24]
  403ef4:	3b01      	subs	r3, #1
  403ef6:	18d3      	adds	r3, r2, r3
  403ef8:	930b      	str	r3, [sp, #44]	; 0x2c
  403efa:	f00a 0301 	and.w	r3, sl, #1
  403efe:	930c      	str	r3, [sp, #48]	; 0x30
  403f00:	4617      	mov	r7, r2
  403f02:	46c2      	mov	sl, r8
  403f04:	4651      	mov	r1, sl
  403f06:	4648      	mov	r0, r9
  403f08:	f7ff fca4 	bl	403854 <quorem>
  403f0c:	4631      	mov	r1, r6
  403f0e:	4605      	mov	r5, r0
  403f10:	4648      	mov	r0, r9
  403f12:	f001 f8ad 	bl	405070 <__mcmp>
  403f16:	465a      	mov	r2, fp
  403f18:	900a      	str	r0, [sp, #40]	; 0x28
  403f1a:	4651      	mov	r1, sl
  403f1c:	4620      	mov	r0, r4
  403f1e:	f001 f8c3 	bl	4050a8 <__mdiff>
  403f22:	68c2      	ldr	r2, [r0, #12]
  403f24:	4680      	mov	r8, r0
  403f26:	f105 0330 	add.w	r3, r5, #48	; 0x30
  403f2a:	2a00      	cmp	r2, #0
  403f2c:	f040 822b 	bne.w	404386 <_dtoa_r+0xa06>
  403f30:	4601      	mov	r1, r0
  403f32:	4648      	mov	r0, r9
  403f34:	9308      	str	r3, [sp, #32]
  403f36:	f001 f89b 	bl	405070 <__mcmp>
  403f3a:	4641      	mov	r1, r8
  403f3c:	9006      	str	r0, [sp, #24]
  403f3e:	4620      	mov	r0, r4
  403f40:	f000 febe 	bl	404cc0 <_Bfree>
  403f44:	9a06      	ldr	r2, [sp, #24]
  403f46:	9b08      	ldr	r3, [sp, #32]
  403f48:	b932      	cbnz	r2, 403f58 <_dtoa_r+0x5d8>
  403f4a:	9924      	ldr	r1, [sp, #144]	; 0x90
  403f4c:	b921      	cbnz	r1, 403f58 <_dtoa_r+0x5d8>
  403f4e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403f50:	2a00      	cmp	r2, #0
  403f52:	f000 83ef 	beq.w	404734 <_dtoa_r+0xdb4>
  403f56:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403f58:	990a      	ldr	r1, [sp, #40]	; 0x28
  403f5a:	2900      	cmp	r1, #0
  403f5c:	f2c0 829f 	blt.w	40449e <_dtoa_r+0xb1e>
  403f60:	d105      	bne.n	403f6e <_dtoa_r+0x5ee>
  403f62:	9924      	ldr	r1, [sp, #144]	; 0x90
  403f64:	b919      	cbnz	r1, 403f6e <_dtoa_r+0x5ee>
  403f66:	990c      	ldr	r1, [sp, #48]	; 0x30
  403f68:	2900      	cmp	r1, #0
  403f6a:	f000 8298 	beq.w	40449e <_dtoa_r+0xb1e>
  403f6e:	2a00      	cmp	r2, #0
  403f70:	f300 8306 	bgt.w	404580 <_dtoa_r+0xc00>
  403f74:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403f76:	703b      	strb	r3, [r7, #0]
  403f78:	f107 0801 	add.w	r8, r7, #1
  403f7c:	4297      	cmp	r7, r2
  403f7e:	4645      	mov	r5, r8
  403f80:	f000 830c 	beq.w	40459c <_dtoa_r+0xc1c>
  403f84:	4649      	mov	r1, r9
  403f86:	2300      	movs	r3, #0
  403f88:	220a      	movs	r2, #10
  403f8a:	4620      	mov	r0, r4
  403f8c:	f000 fea2 	bl	404cd4 <__multadd>
  403f90:	455e      	cmp	r6, fp
  403f92:	4681      	mov	r9, r0
  403f94:	4631      	mov	r1, r6
  403f96:	f04f 0300 	mov.w	r3, #0
  403f9a:	f04f 020a 	mov.w	r2, #10
  403f9e:	4620      	mov	r0, r4
  403fa0:	f000 81eb 	beq.w	40437a <_dtoa_r+0x9fa>
  403fa4:	f000 fe96 	bl	404cd4 <__multadd>
  403fa8:	4659      	mov	r1, fp
  403faa:	4606      	mov	r6, r0
  403fac:	2300      	movs	r3, #0
  403fae:	220a      	movs	r2, #10
  403fb0:	4620      	mov	r0, r4
  403fb2:	f000 fe8f 	bl	404cd4 <__multadd>
  403fb6:	4647      	mov	r7, r8
  403fb8:	4683      	mov	fp, r0
  403fba:	e7a3      	b.n	403f04 <_dtoa_r+0x584>
  403fbc:	201c      	movs	r0, #28
  403fbe:	9b08      	ldr	r3, [sp, #32]
  403fc0:	4403      	add	r3, r0
  403fc2:	9308      	str	r3, [sp, #32]
  403fc4:	9b06      	ldr	r3, [sp, #24]
  403fc6:	4403      	add	r3, r0
  403fc8:	4405      	add	r5, r0
  403fca:	9306      	str	r3, [sp, #24]
  403fcc:	e763      	b.n	403e96 <_dtoa_r+0x516>
  403fce:	4641      	mov	r1, r8
  403fd0:	4648      	mov	r0, r9
  403fd2:	f001 f84d 	bl	405070 <__mcmp>
  403fd6:	2800      	cmp	r0, #0
  403fd8:	f6bf af73 	bge.w	403ec2 <_dtoa_r+0x542>
  403fdc:	9f02      	ldr	r7, [sp, #8]
  403fde:	4649      	mov	r1, r9
  403fe0:	2300      	movs	r3, #0
  403fe2:	220a      	movs	r2, #10
  403fe4:	4620      	mov	r0, r4
  403fe6:	3f01      	subs	r7, #1
  403fe8:	9702      	str	r7, [sp, #8]
  403fea:	f000 fe73 	bl	404cd4 <__multadd>
  403fee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403ff0:	4681      	mov	r9, r0
  403ff2:	2b00      	cmp	r3, #0
  403ff4:	f040 83b6 	bne.w	404764 <_dtoa_r+0xde4>
  403ff8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403ffa:	2b00      	cmp	r3, #0
  403ffc:	f340 83bf 	ble.w	40477e <_dtoa_r+0xdfe>
  404000:	930a      	str	r3, [sp, #40]	; 0x28
  404002:	f8dd b010 	ldr.w	fp, [sp, #16]
  404006:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404008:	465d      	mov	r5, fp
  40400a:	e002      	b.n	404012 <_dtoa_r+0x692>
  40400c:	f000 fe62 	bl	404cd4 <__multadd>
  404010:	4681      	mov	r9, r0
  404012:	4641      	mov	r1, r8
  404014:	4648      	mov	r0, r9
  404016:	f7ff fc1d 	bl	403854 <quorem>
  40401a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  40401e:	f805 ab01 	strb.w	sl, [r5], #1
  404022:	eba5 030b 	sub.w	r3, r5, fp
  404026:	42bb      	cmp	r3, r7
  404028:	f04f 020a 	mov.w	r2, #10
  40402c:	f04f 0300 	mov.w	r3, #0
  404030:	4649      	mov	r1, r9
  404032:	4620      	mov	r0, r4
  404034:	dbea      	blt.n	40400c <_dtoa_r+0x68c>
  404036:	9b04      	ldr	r3, [sp, #16]
  404038:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40403a:	2a01      	cmp	r2, #1
  40403c:	bfac      	ite	ge
  40403e:	189b      	addge	r3, r3, r2
  404040:	3301      	addlt	r3, #1
  404042:	461d      	mov	r5, r3
  404044:	f04f 0b00 	mov.w	fp, #0
  404048:	4649      	mov	r1, r9
  40404a:	2201      	movs	r2, #1
  40404c:	4620      	mov	r0, r4
  40404e:	f000 ffbd 	bl	404fcc <__lshift>
  404052:	4641      	mov	r1, r8
  404054:	4681      	mov	r9, r0
  404056:	f001 f80b 	bl	405070 <__mcmp>
  40405a:	2800      	cmp	r0, #0
  40405c:	f340 823d 	ble.w	4044da <_dtoa_r+0xb5a>
  404060:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  404064:	9904      	ldr	r1, [sp, #16]
  404066:	1e6b      	subs	r3, r5, #1
  404068:	e004      	b.n	404074 <_dtoa_r+0x6f4>
  40406a:	428b      	cmp	r3, r1
  40406c:	f000 81ae 	beq.w	4043cc <_dtoa_r+0xa4c>
  404070:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  404074:	2a39      	cmp	r2, #57	; 0x39
  404076:	f103 0501 	add.w	r5, r3, #1
  40407a:	d0f6      	beq.n	40406a <_dtoa_r+0x6ea>
  40407c:	3201      	adds	r2, #1
  40407e:	701a      	strb	r2, [r3, #0]
  404080:	4641      	mov	r1, r8
  404082:	4620      	mov	r0, r4
  404084:	f000 fe1c 	bl	404cc0 <_Bfree>
  404088:	2e00      	cmp	r6, #0
  40408a:	f43f ae3d 	beq.w	403d08 <_dtoa_r+0x388>
  40408e:	f1bb 0f00 	cmp.w	fp, #0
  404092:	d005      	beq.n	4040a0 <_dtoa_r+0x720>
  404094:	45b3      	cmp	fp, r6
  404096:	d003      	beq.n	4040a0 <_dtoa_r+0x720>
  404098:	4659      	mov	r1, fp
  40409a:	4620      	mov	r0, r4
  40409c:	f000 fe10 	bl	404cc0 <_Bfree>
  4040a0:	4631      	mov	r1, r6
  4040a2:	4620      	mov	r0, r4
  4040a4:	f000 fe0c 	bl	404cc0 <_Bfree>
  4040a8:	e62e      	b.n	403d08 <_dtoa_r+0x388>
  4040aa:	2300      	movs	r3, #0
  4040ac:	930b      	str	r3, [sp, #44]	; 0x2c
  4040ae:	9b02      	ldr	r3, [sp, #8]
  4040b0:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4040b2:	4413      	add	r3, r2
  4040b4:	930f      	str	r3, [sp, #60]	; 0x3c
  4040b6:	3301      	adds	r3, #1
  4040b8:	2b01      	cmp	r3, #1
  4040ba:	461f      	mov	r7, r3
  4040bc:	461e      	mov	r6, r3
  4040be:	930a      	str	r3, [sp, #40]	; 0x28
  4040c0:	bfb8      	it	lt
  4040c2:	2701      	movlt	r7, #1
  4040c4:	2100      	movs	r1, #0
  4040c6:	2f17      	cmp	r7, #23
  4040c8:	6461      	str	r1, [r4, #68]	; 0x44
  4040ca:	d90a      	bls.n	4040e2 <_dtoa_r+0x762>
  4040cc:	2201      	movs	r2, #1
  4040ce:	2304      	movs	r3, #4
  4040d0:	005b      	lsls	r3, r3, #1
  4040d2:	f103 0014 	add.w	r0, r3, #20
  4040d6:	4287      	cmp	r7, r0
  4040d8:	4611      	mov	r1, r2
  4040da:	f102 0201 	add.w	r2, r2, #1
  4040de:	d2f7      	bcs.n	4040d0 <_dtoa_r+0x750>
  4040e0:	6461      	str	r1, [r4, #68]	; 0x44
  4040e2:	4620      	mov	r0, r4
  4040e4:	f000 fdc6 	bl	404c74 <_Balloc>
  4040e8:	2e0e      	cmp	r6, #14
  4040ea:	9004      	str	r0, [sp, #16]
  4040ec:	6420      	str	r0, [r4, #64]	; 0x40
  4040ee:	f63f ad41 	bhi.w	403b74 <_dtoa_r+0x1f4>
  4040f2:	2d00      	cmp	r5, #0
  4040f4:	f43f ad3e 	beq.w	403b74 <_dtoa_r+0x1f4>
  4040f8:	9902      	ldr	r1, [sp, #8]
  4040fa:	2900      	cmp	r1, #0
  4040fc:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  404100:	f340 8202 	ble.w	404508 <_dtoa_r+0xb88>
  404104:	4bb8      	ldr	r3, [pc, #736]	; (4043e8 <_dtoa_r+0xa68>)
  404106:	f001 020f 	and.w	r2, r1, #15
  40410a:	110d      	asrs	r5, r1, #4
  40410c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404110:	06e9      	lsls	r1, r5, #27
  404112:	e9d3 6700 	ldrd	r6, r7, [r3]
  404116:	f140 81ae 	bpl.w	404476 <_dtoa_r+0xaf6>
  40411a:	4bb4      	ldr	r3, [pc, #720]	; (4043ec <_dtoa_r+0xa6c>)
  40411c:	4650      	mov	r0, sl
  40411e:	4659      	mov	r1, fp
  404120:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  404124:	f001 ff3a 	bl	405f9c <__aeabi_ddiv>
  404128:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  40412c:	f005 050f 	and.w	r5, r5, #15
  404130:	f04f 0a03 	mov.w	sl, #3
  404134:	b18d      	cbz	r5, 40415a <_dtoa_r+0x7da>
  404136:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 4043ec <_dtoa_r+0xa6c>
  40413a:	07ea      	lsls	r2, r5, #31
  40413c:	d509      	bpl.n	404152 <_dtoa_r+0x7d2>
  40413e:	4630      	mov	r0, r6
  404140:	4639      	mov	r1, r7
  404142:	e9d8 2300 	ldrd	r2, r3, [r8]
  404146:	f001 fdff 	bl	405d48 <__aeabi_dmul>
  40414a:	f10a 0a01 	add.w	sl, sl, #1
  40414e:	4606      	mov	r6, r0
  404150:	460f      	mov	r7, r1
  404152:	106d      	asrs	r5, r5, #1
  404154:	f108 0808 	add.w	r8, r8, #8
  404158:	d1ef      	bne.n	40413a <_dtoa_r+0x7ba>
  40415a:	463b      	mov	r3, r7
  40415c:	4632      	mov	r2, r6
  40415e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  404162:	f001 ff1b 	bl	405f9c <__aeabi_ddiv>
  404166:	4607      	mov	r7, r0
  404168:	4688      	mov	r8, r1
  40416a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40416c:	b143      	cbz	r3, 404180 <_dtoa_r+0x800>
  40416e:	2200      	movs	r2, #0
  404170:	4b9f      	ldr	r3, [pc, #636]	; (4043f0 <_dtoa_r+0xa70>)
  404172:	4638      	mov	r0, r7
  404174:	4641      	mov	r1, r8
  404176:	f002 f859 	bl	40622c <__aeabi_dcmplt>
  40417a:	2800      	cmp	r0, #0
  40417c:	f040 8286 	bne.w	40468c <_dtoa_r+0xd0c>
  404180:	4650      	mov	r0, sl
  404182:	f001 fd7b 	bl	405c7c <__aeabi_i2d>
  404186:	463a      	mov	r2, r7
  404188:	4643      	mov	r3, r8
  40418a:	f001 fddd 	bl	405d48 <__aeabi_dmul>
  40418e:	4b99      	ldr	r3, [pc, #612]	; (4043f4 <_dtoa_r+0xa74>)
  404190:	2200      	movs	r2, #0
  404192:	f001 fc27 	bl	4059e4 <__adddf3>
  404196:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404198:	4605      	mov	r5, r0
  40419a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40419e:	2b00      	cmp	r3, #0
  4041a0:	f000 813e 	beq.w	404420 <_dtoa_r+0xaa0>
  4041a4:	9b02      	ldr	r3, [sp, #8]
  4041a6:	9315      	str	r3, [sp, #84]	; 0x54
  4041a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4041aa:	9312      	str	r3, [sp, #72]	; 0x48
  4041ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4041ae:	2b00      	cmp	r3, #0
  4041b0:	f000 81fa 	beq.w	4045a8 <_dtoa_r+0xc28>
  4041b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4041b6:	4b8c      	ldr	r3, [pc, #560]	; (4043e8 <_dtoa_r+0xa68>)
  4041b8:	498f      	ldr	r1, [pc, #572]	; (4043f8 <_dtoa_r+0xa78>)
  4041ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4041be:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4041c2:	2000      	movs	r0, #0
  4041c4:	f001 feea 	bl	405f9c <__aeabi_ddiv>
  4041c8:	462a      	mov	r2, r5
  4041ca:	4633      	mov	r3, r6
  4041cc:	f001 fc08 	bl	4059e0 <__aeabi_dsub>
  4041d0:	4682      	mov	sl, r0
  4041d2:	468b      	mov	fp, r1
  4041d4:	4638      	mov	r0, r7
  4041d6:	4641      	mov	r1, r8
  4041d8:	f002 f866 	bl	4062a8 <__aeabi_d2iz>
  4041dc:	4605      	mov	r5, r0
  4041de:	f001 fd4d 	bl	405c7c <__aeabi_i2d>
  4041e2:	4602      	mov	r2, r0
  4041e4:	460b      	mov	r3, r1
  4041e6:	4638      	mov	r0, r7
  4041e8:	4641      	mov	r1, r8
  4041ea:	f001 fbf9 	bl	4059e0 <__aeabi_dsub>
  4041ee:	3530      	adds	r5, #48	; 0x30
  4041f0:	fa5f f885 	uxtb.w	r8, r5
  4041f4:	9d04      	ldr	r5, [sp, #16]
  4041f6:	4606      	mov	r6, r0
  4041f8:	460f      	mov	r7, r1
  4041fa:	f885 8000 	strb.w	r8, [r5]
  4041fe:	4602      	mov	r2, r0
  404200:	460b      	mov	r3, r1
  404202:	4650      	mov	r0, sl
  404204:	4659      	mov	r1, fp
  404206:	3501      	adds	r5, #1
  404208:	f002 f82e 	bl	406268 <__aeabi_dcmpgt>
  40420c:	2800      	cmp	r0, #0
  40420e:	d154      	bne.n	4042ba <_dtoa_r+0x93a>
  404210:	4632      	mov	r2, r6
  404212:	463b      	mov	r3, r7
  404214:	2000      	movs	r0, #0
  404216:	4976      	ldr	r1, [pc, #472]	; (4043f0 <_dtoa_r+0xa70>)
  404218:	f001 fbe2 	bl	4059e0 <__aeabi_dsub>
  40421c:	4602      	mov	r2, r0
  40421e:	460b      	mov	r3, r1
  404220:	4650      	mov	r0, sl
  404222:	4659      	mov	r1, fp
  404224:	f002 f820 	bl	406268 <__aeabi_dcmpgt>
  404228:	2800      	cmp	r0, #0
  40422a:	f040 8270 	bne.w	40470e <_dtoa_r+0xd8e>
  40422e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404230:	2a01      	cmp	r2, #1
  404232:	f000 8111 	beq.w	404458 <_dtoa_r+0xad8>
  404236:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404238:	9a04      	ldr	r2, [sp, #16]
  40423a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40423e:	4413      	add	r3, r2
  404240:	4699      	mov	r9, r3
  404242:	e00d      	b.n	404260 <_dtoa_r+0x8e0>
  404244:	2000      	movs	r0, #0
  404246:	496a      	ldr	r1, [pc, #424]	; (4043f0 <_dtoa_r+0xa70>)
  404248:	f001 fbca 	bl	4059e0 <__aeabi_dsub>
  40424c:	4652      	mov	r2, sl
  40424e:	465b      	mov	r3, fp
  404250:	f001 ffec 	bl	40622c <__aeabi_dcmplt>
  404254:	2800      	cmp	r0, #0
  404256:	f040 8258 	bne.w	40470a <_dtoa_r+0xd8a>
  40425a:	454d      	cmp	r5, r9
  40425c:	f000 80fa 	beq.w	404454 <_dtoa_r+0xad4>
  404260:	4650      	mov	r0, sl
  404262:	4659      	mov	r1, fp
  404264:	2200      	movs	r2, #0
  404266:	4b65      	ldr	r3, [pc, #404]	; (4043fc <_dtoa_r+0xa7c>)
  404268:	f001 fd6e 	bl	405d48 <__aeabi_dmul>
  40426c:	2200      	movs	r2, #0
  40426e:	4b63      	ldr	r3, [pc, #396]	; (4043fc <_dtoa_r+0xa7c>)
  404270:	4682      	mov	sl, r0
  404272:	468b      	mov	fp, r1
  404274:	4630      	mov	r0, r6
  404276:	4639      	mov	r1, r7
  404278:	f001 fd66 	bl	405d48 <__aeabi_dmul>
  40427c:	460f      	mov	r7, r1
  40427e:	4606      	mov	r6, r0
  404280:	f002 f812 	bl	4062a8 <__aeabi_d2iz>
  404284:	4680      	mov	r8, r0
  404286:	f001 fcf9 	bl	405c7c <__aeabi_i2d>
  40428a:	4602      	mov	r2, r0
  40428c:	460b      	mov	r3, r1
  40428e:	4630      	mov	r0, r6
  404290:	4639      	mov	r1, r7
  404292:	f001 fba5 	bl	4059e0 <__aeabi_dsub>
  404296:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40429a:	fa5f f888 	uxtb.w	r8, r8
  40429e:	4652      	mov	r2, sl
  4042a0:	465b      	mov	r3, fp
  4042a2:	f805 8b01 	strb.w	r8, [r5], #1
  4042a6:	4606      	mov	r6, r0
  4042a8:	460f      	mov	r7, r1
  4042aa:	f001 ffbf 	bl	40622c <__aeabi_dcmplt>
  4042ae:	4632      	mov	r2, r6
  4042b0:	463b      	mov	r3, r7
  4042b2:	2800      	cmp	r0, #0
  4042b4:	d0c6      	beq.n	404244 <_dtoa_r+0x8c4>
  4042b6:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4042ba:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4042bc:	9302      	str	r3, [sp, #8]
  4042be:	e523      	b.n	403d08 <_dtoa_r+0x388>
  4042c0:	2300      	movs	r3, #0
  4042c2:	930b      	str	r3, [sp, #44]	; 0x2c
  4042c4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4042c6:	2b00      	cmp	r3, #0
  4042c8:	f340 80dc 	ble.w	404484 <_dtoa_r+0xb04>
  4042cc:	461f      	mov	r7, r3
  4042ce:	461e      	mov	r6, r3
  4042d0:	930f      	str	r3, [sp, #60]	; 0x3c
  4042d2:	930a      	str	r3, [sp, #40]	; 0x28
  4042d4:	e6f6      	b.n	4040c4 <_dtoa_r+0x744>
  4042d6:	2301      	movs	r3, #1
  4042d8:	930b      	str	r3, [sp, #44]	; 0x2c
  4042da:	e7f3      	b.n	4042c4 <_dtoa_r+0x944>
  4042dc:	f1ba 0f00 	cmp.w	sl, #0
  4042e0:	f47f ada8 	bne.w	403e34 <_dtoa_r+0x4b4>
  4042e4:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4042e8:	2b00      	cmp	r3, #0
  4042ea:	f47f adba 	bne.w	403e62 <_dtoa_r+0x4e2>
  4042ee:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  4042f2:	0d3f      	lsrs	r7, r7, #20
  4042f4:	053f      	lsls	r7, r7, #20
  4042f6:	2f00      	cmp	r7, #0
  4042f8:	f000 820d 	beq.w	404716 <_dtoa_r+0xd96>
  4042fc:	9b08      	ldr	r3, [sp, #32]
  4042fe:	3301      	adds	r3, #1
  404300:	9308      	str	r3, [sp, #32]
  404302:	9b06      	ldr	r3, [sp, #24]
  404304:	3301      	adds	r3, #1
  404306:	9306      	str	r3, [sp, #24]
  404308:	2301      	movs	r3, #1
  40430a:	930c      	str	r3, [sp, #48]	; 0x30
  40430c:	e5ab      	b.n	403e66 <_dtoa_r+0x4e6>
  40430e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404310:	2b00      	cmp	r3, #0
  404312:	f73f ac42 	bgt.w	403b9a <_dtoa_r+0x21a>
  404316:	f040 8221 	bne.w	40475c <_dtoa_r+0xddc>
  40431a:	2200      	movs	r2, #0
  40431c:	4b38      	ldr	r3, [pc, #224]	; (404400 <_dtoa_r+0xa80>)
  40431e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  404322:	f001 fd11 	bl	405d48 <__aeabi_dmul>
  404326:	4652      	mov	r2, sl
  404328:	465b      	mov	r3, fp
  40432a:	f001 ff93 	bl	406254 <__aeabi_dcmpge>
  40432e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  404332:	4646      	mov	r6, r8
  404334:	2800      	cmp	r0, #0
  404336:	d041      	beq.n	4043bc <_dtoa_r+0xa3c>
  404338:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40433a:	9d04      	ldr	r5, [sp, #16]
  40433c:	43db      	mvns	r3, r3
  40433e:	9302      	str	r3, [sp, #8]
  404340:	4641      	mov	r1, r8
  404342:	4620      	mov	r0, r4
  404344:	f000 fcbc 	bl	404cc0 <_Bfree>
  404348:	2e00      	cmp	r6, #0
  40434a:	f43f acdd 	beq.w	403d08 <_dtoa_r+0x388>
  40434e:	e6a7      	b.n	4040a0 <_dtoa_r+0x720>
  404350:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404352:	4649      	mov	r1, r9
  404354:	4620      	mov	r0, r4
  404356:	f000 fde9 	bl	404f2c <__pow5mult>
  40435a:	4681      	mov	r9, r0
  40435c:	e558      	b.n	403e10 <_dtoa_r+0x490>
  40435e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404360:	2a00      	cmp	r2, #0
  404362:	f000 8187 	beq.w	404674 <_dtoa_r+0xcf4>
  404366:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40436a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40436c:	9d08      	ldr	r5, [sp, #32]
  40436e:	e4f2      	b.n	403d56 <_dtoa_r+0x3d6>
  404370:	f1ba 0f00 	cmp.w	sl, #0
  404374:	f47f ad75 	bne.w	403e62 <_dtoa_r+0x4e2>
  404378:	e7b4      	b.n	4042e4 <_dtoa_r+0x964>
  40437a:	f000 fcab 	bl	404cd4 <__multadd>
  40437e:	4647      	mov	r7, r8
  404380:	4606      	mov	r6, r0
  404382:	4683      	mov	fp, r0
  404384:	e5be      	b.n	403f04 <_dtoa_r+0x584>
  404386:	4601      	mov	r1, r0
  404388:	4620      	mov	r0, r4
  40438a:	9306      	str	r3, [sp, #24]
  40438c:	f000 fc98 	bl	404cc0 <_Bfree>
  404390:	2201      	movs	r2, #1
  404392:	9b06      	ldr	r3, [sp, #24]
  404394:	e5e0      	b.n	403f58 <_dtoa_r+0x5d8>
  404396:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404398:	2b02      	cmp	r3, #2
  40439a:	f77f ad96 	ble.w	403eca <_dtoa_r+0x54a>
  40439e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4043a0:	2b00      	cmp	r3, #0
  4043a2:	d1c9      	bne.n	404338 <_dtoa_r+0x9b8>
  4043a4:	4641      	mov	r1, r8
  4043a6:	2205      	movs	r2, #5
  4043a8:	4620      	mov	r0, r4
  4043aa:	f000 fc93 	bl	404cd4 <__multadd>
  4043ae:	4601      	mov	r1, r0
  4043b0:	4680      	mov	r8, r0
  4043b2:	4648      	mov	r0, r9
  4043b4:	f000 fe5c 	bl	405070 <__mcmp>
  4043b8:	2800      	cmp	r0, #0
  4043ba:	ddbd      	ble.n	404338 <_dtoa_r+0x9b8>
  4043bc:	9a02      	ldr	r2, [sp, #8]
  4043be:	9904      	ldr	r1, [sp, #16]
  4043c0:	2331      	movs	r3, #49	; 0x31
  4043c2:	3201      	adds	r2, #1
  4043c4:	9202      	str	r2, [sp, #8]
  4043c6:	700b      	strb	r3, [r1, #0]
  4043c8:	1c4d      	adds	r5, r1, #1
  4043ca:	e7b9      	b.n	404340 <_dtoa_r+0x9c0>
  4043cc:	9a02      	ldr	r2, [sp, #8]
  4043ce:	3201      	adds	r2, #1
  4043d0:	9202      	str	r2, [sp, #8]
  4043d2:	9a04      	ldr	r2, [sp, #16]
  4043d4:	2331      	movs	r3, #49	; 0x31
  4043d6:	7013      	strb	r3, [r2, #0]
  4043d8:	e652      	b.n	404080 <_dtoa_r+0x700>
  4043da:	2301      	movs	r3, #1
  4043dc:	930b      	str	r3, [sp, #44]	; 0x2c
  4043de:	e666      	b.n	4040ae <_dtoa_r+0x72e>
  4043e0:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4043e4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4043e6:	e48f      	b.n	403d08 <_dtoa_r+0x388>
  4043e8:	00406e08 	.word	0x00406e08
  4043ec:	00406de0 	.word	0x00406de0
  4043f0:	3ff00000 	.word	0x3ff00000
  4043f4:	401c0000 	.word	0x401c0000
  4043f8:	3fe00000 	.word	0x3fe00000
  4043fc:	40240000 	.word	0x40240000
  404400:	40140000 	.word	0x40140000
  404404:	4650      	mov	r0, sl
  404406:	f001 fc39 	bl	405c7c <__aeabi_i2d>
  40440a:	463a      	mov	r2, r7
  40440c:	4643      	mov	r3, r8
  40440e:	f001 fc9b 	bl	405d48 <__aeabi_dmul>
  404412:	2200      	movs	r2, #0
  404414:	4bc1      	ldr	r3, [pc, #772]	; (40471c <_dtoa_r+0xd9c>)
  404416:	f001 fae5 	bl	4059e4 <__adddf3>
  40441a:	4605      	mov	r5, r0
  40441c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404420:	4641      	mov	r1, r8
  404422:	2200      	movs	r2, #0
  404424:	4bbe      	ldr	r3, [pc, #760]	; (404720 <_dtoa_r+0xda0>)
  404426:	4638      	mov	r0, r7
  404428:	f001 fada 	bl	4059e0 <__aeabi_dsub>
  40442c:	462a      	mov	r2, r5
  40442e:	4633      	mov	r3, r6
  404430:	4682      	mov	sl, r0
  404432:	468b      	mov	fp, r1
  404434:	f001 ff18 	bl	406268 <__aeabi_dcmpgt>
  404438:	4680      	mov	r8, r0
  40443a:	2800      	cmp	r0, #0
  40443c:	f040 8110 	bne.w	404660 <_dtoa_r+0xce0>
  404440:	462a      	mov	r2, r5
  404442:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  404446:	4650      	mov	r0, sl
  404448:	4659      	mov	r1, fp
  40444a:	f001 feef 	bl	40622c <__aeabi_dcmplt>
  40444e:	b118      	cbz	r0, 404458 <_dtoa_r+0xad8>
  404450:	4646      	mov	r6, r8
  404452:	e771      	b.n	404338 <_dtoa_r+0x9b8>
  404454:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404458:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  40445c:	f7ff bb8a 	b.w	403b74 <_dtoa_r+0x1f4>
  404460:	9804      	ldr	r0, [sp, #16]
  404462:	f7ff babb 	b.w	4039dc <_dtoa_r+0x5c>
  404466:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404468:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40446a:	970c      	str	r7, [sp, #48]	; 0x30
  40446c:	1afb      	subs	r3, r7, r3
  40446e:	441a      	add	r2, r3
  404470:	920d      	str	r2, [sp, #52]	; 0x34
  404472:	2700      	movs	r7, #0
  404474:	e469      	b.n	403d4a <_dtoa_r+0x3ca>
  404476:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40447a:	f04f 0a02 	mov.w	sl, #2
  40447e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  404482:	e657      	b.n	404134 <_dtoa_r+0x7b4>
  404484:	2100      	movs	r1, #0
  404486:	2301      	movs	r3, #1
  404488:	6461      	str	r1, [r4, #68]	; 0x44
  40448a:	4620      	mov	r0, r4
  40448c:	9325      	str	r3, [sp, #148]	; 0x94
  40448e:	f000 fbf1 	bl	404c74 <_Balloc>
  404492:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404494:	9004      	str	r0, [sp, #16]
  404496:	6420      	str	r0, [r4, #64]	; 0x40
  404498:	930a      	str	r3, [sp, #40]	; 0x28
  40449a:	930f      	str	r3, [sp, #60]	; 0x3c
  40449c:	e629      	b.n	4040f2 <_dtoa_r+0x772>
  40449e:	2a00      	cmp	r2, #0
  4044a0:	46d0      	mov	r8, sl
  4044a2:	f8cd b018 	str.w	fp, [sp, #24]
  4044a6:	469a      	mov	sl, r3
  4044a8:	dd11      	ble.n	4044ce <_dtoa_r+0xb4e>
  4044aa:	4649      	mov	r1, r9
  4044ac:	2201      	movs	r2, #1
  4044ae:	4620      	mov	r0, r4
  4044b0:	f000 fd8c 	bl	404fcc <__lshift>
  4044b4:	4641      	mov	r1, r8
  4044b6:	4681      	mov	r9, r0
  4044b8:	f000 fdda 	bl	405070 <__mcmp>
  4044bc:	2800      	cmp	r0, #0
  4044be:	f340 8146 	ble.w	40474e <_dtoa_r+0xdce>
  4044c2:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4044c6:	f000 8106 	beq.w	4046d6 <_dtoa_r+0xd56>
  4044ca:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  4044ce:	46b3      	mov	fp, r6
  4044d0:	f887 a000 	strb.w	sl, [r7]
  4044d4:	1c7d      	adds	r5, r7, #1
  4044d6:	9e06      	ldr	r6, [sp, #24]
  4044d8:	e5d2      	b.n	404080 <_dtoa_r+0x700>
  4044da:	d104      	bne.n	4044e6 <_dtoa_r+0xb66>
  4044dc:	f01a 0f01 	tst.w	sl, #1
  4044e0:	d001      	beq.n	4044e6 <_dtoa_r+0xb66>
  4044e2:	e5bd      	b.n	404060 <_dtoa_r+0x6e0>
  4044e4:	4615      	mov	r5, r2
  4044e6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4044ea:	2b30      	cmp	r3, #48	; 0x30
  4044ec:	f105 32ff 	add.w	r2, r5, #4294967295
  4044f0:	d0f8      	beq.n	4044e4 <_dtoa_r+0xb64>
  4044f2:	e5c5      	b.n	404080 <_dtoa_r+0x700>
  4044f4:	9904      	ldr	r1, [sp, #16]
  4044f6:	2230      	movs	r2, #48	; 0x30
  4044f8:	700a      	strb	r2, [r1, #0]
  4044fa:	9a02      	ldr	r2, [sp, #8]
  4044fc:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404500:	3201      	adds	r2, #1
  404502:	9202      	str	r2, [sp, #8]
  404504:	f7ff bbfc 	b.w	403d00 <_dtoa_r+0x380>
  404508:	f000 80bb 	beq.w	404682 <_dtoa_r+0xd02>
  40450c:	9b02      	ldr	r3, [sp, #8]
  40450e:	425d      	negs	r5, r3
  404510:	4b84      	ldr	r3, [pc, #528]	; (404724 <_dtoa_r+0xda4>)
  404512:	f005 020f 	and.w	r2, r5, #15
  404516:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40451a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40451e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  404522:	f001 fc11 	bl	405d48 <__aeabi_dmul>
  404526:	112d      	asrs	r5, r5, #4
  404528:	4607      	mov	r7, r0
  40452a:	4688      	mov	r8, r1
  40452c:	f000 812c 	beq.w	404788 <_dtoa_r+0xe08>
  404530:	4e7d      	ldr	r6, [pc, #500]	; (404728 <_dtoa_r+0xda8>)
  404532:	f04f 0a02 	mov.w	sl, #2
  404536:	07eb      	lsls	r3, r5, #31
  404538:	d509      	bpl.n	40454e <_dtoa_r+0xbce>
  40453a:	4638      	mov	r0, r7
  40453c:	4641      	mov	r1, r8
  40453e:	e9d6 2300 	ldrd	r2, r3, [r6]
  404542:	f001 fc01 	bl	405d48 <__aeabi_dmul>
  404546:	f10a 0a01 	add.w	sl, sl, #1
  40454a:	4607      	mov	r7, r0
  40454c:	4688      	mov	r8, r1
  40454e:	106d      	asrs	r5, r5, #1
  404550:	f106 0608 	add.w	r6, r6, #8
  404554:	d1ef      	bne.n	404536 <_dtoa_r+0xbb6>
  404556:	e608      	b.n	40416a <_dtoa_r+0x7ea>
  404558:	6871      	ldr	r1, [r6, #4]
  40455a:	4620      	mov	r0, r4
  40455c:	f000 fb8a 	bl	404c74 <_Balloc>
  404560:	6933      	ldr	r3, [r6, #16]
  404562:	3302      	adds	r3, #2
  404564:	009a      	lsls	r2, r3, #2
  404566:	4605      	mov	r5, r0
  404568:	f106 010c 	add.w	r1, r6, #12
  40456c:	300c      	adds	r0, #12
  40456e:	f000 fae7 	bl	404b40 <memcpy>
  404572:	4629      	mov	r1, r5
  404574:	2201      	movs	r2, #1
  404576:	4620      	mov	r0, r4
  404578:	f000 fd28 	bl	404fcc <__lshift>
  40457c:	9006      	str	r0, [sp, #24]
  40457e:	e4b5      	b.n	403eec <_dtoa_r+0x56c>
  404580:	2b39      	cmp	r3, #57	; 0x39
  404582:	f8cd b018 	str.w	fp, [sp, #24]
  404586:	46d0      	mov	r8, sl
  404588:	f000 80a5 	beq.w	4046d6 <_dtoa_r+0xd56>
  40458c:	f103 0a01 	add.w	sl, r3, #1
  404590:	46b3      	mov	fp, r6
  404592:	f887 a000 	strb.w	sl, [r7]
  404596:	1c7d      	adds	r5, r7, #1
  404598:	9e06      	ldr	r6, [sp, #24]
  40459a:	e571      	b.n	404080 <_dtoa_r+0x700>
  40459c:	465a      	mov	r2, fp
  40459e:	46d0      	mov	r8, sl
  4045a0:	46b3      	mov	fp, r6
  4045a2:	469a      	mov	sl, r3
  4045a4:	4616      	mov	r6, r2
  4045a6:	e54f      	b.n	404048 <_dtoa_r+0x6c8>
  4045a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4045aa:	495e      	ldr	r1, [pc, #376]	; (404724 <_dtoa_r+0xda4>)
  4045ac:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  4045b0:	462a      	mov	r2, r5
  4045b2:	4633      	mov	r3, r6
  4045b4:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  4045b8:	f001 fbc6 	bl	405d48 <__aeabi_dmul>
  4045bc:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  4045c0:	4638      	mov	r0, r7
  4045c2:	4641      	mov	r1, r8
  4045c4:	f001 fe70 	bl	4062a8 <__aeabi_d2iz>
  4045c8:	4605      	mov	r5, r0
  4045ca:	f001 fb57 	bl	405c7c <__aeabi_i2d>
  4045ce:	460b      	mov	r3, r1
  4045d0:	4602      	mov	r2, r0
  4045d2:	4641      	mov	r1, r8
  4045d4:	4638      	mov	r0, r7
  4045d6:	f001 fa03 	bl	4059e0 <__aeabi_dsub>
  4045da:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4045dc:	460f      	mov	r7, r1
  4045de:	9904      	ldr	r1, [sp, #16]
  4045e0:	3530      	adds	r5, #48	; 0x30
  4045e2:	2b01      	cmp	r3, #1
  4045e4:	700d      	strb	r5, [r1, #0]
  4045e6:	4606      	mov	r6, r0
  4045e8:	f101 0501 	add.w	r5, r1, #1
  4045ec:	d026      	beq.n	40463c <_dtoa_r+0xcbc>
  4045ee:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4045f0:	9a04      	ldr	r2, [sp, #16]
  4045f2:	f8df b13c 	ldr.w	fp, [pc, #316]	; 404730 <_dtoa_r+0xdb0>
  4045f6:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4045fa:	4413      	add	r3, r2
  4045fc:	f04f 0a00 	mov.w	sl, #0
  404600:	4699      	mov	r9, r3
  404602:	4652      	mov	r2, sl
  404604:	465b      	mov	r3, fp
  404606:	4630      	mov	r0, r6
  404608:	4639      	mov	r1, r7
  40460a:	f001 fb9d 	bl	405d48 <__aeabi_dmul>
  40460e:	460f      	mov	r7, r1
  404610:	4606      	mov	r6, r0
  404612:	f001 fe49 	bl	4062a8 <__aeabi_d2iz>
  404616:	4680      	mov	r8, r0
  404618:	f001 fb30 	bl	405c7c <__aeabi_i2d>
  40461c:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404620:	4602      	mov	r2, r0
  404622:	460b      	mov	r3, r1
  404624:	4630      	mov	r0, r6
  404626:	4639      	mov	r1, r7
  404628:	f001 f9da 	bl	4059e0 <__aeabi_dsub>
  40462c:	f805 8b01 	strb.w	r8, [r5], #1
  404630:	454d      	cmp	r5, r9
  404632:	4606      	mov	r6, r0
  404634:	460f      	mov	r7, r1
  404636:	d1e4      	bne.n	404602 <_dtoa_r+0xc82>
  404638:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40463c:	4b3b      	ldr	r3, [pc, #236]	; (40472c <_dtoa_r+0xdac>)
  40463e:	2200      	movs	r2, #0
  404640:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  404644:	f001 f9ce 	bl	4059e4 <__adddf3>
  404648:	4632      	mov	r2, r6
  40464a:	463b      	mov	r3, r7
  40464c:	f001 fdee 	bl	40622c <__aeabi_dcmplt>
  404650:	2800      	cmp	r0, #0
  404652:	d046      	beq.n	4046e2 <_dtoa_r+0xd62>
  404654:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404656:	9302      	str	r3, [sp, #8]
  404658:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40465c:	f7ff bb43 	b.w	403ce6 <_dtoa_r+0x366>
  404660:	f04f 0800 	mov.w	r8, #0
  404664:	4646      	mov	r6, r8
  404666:	e6a9      	b.n	4043bc <_dtoa_r+0xa3c>
  404668:	9b08      	ldr	r3, [sp, #32]
  40466a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40466c:	1a9d      	subs	r5, r3, r2
  40466e:	2300      	movs	r3, #0
  404670:	f7ff bb71 	b.w	403d56 <_dtoa_r+0x3d6>
  404674:	9b18      	ldr	r3, [sp, #96]	; 0x60
  404676:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404678:	9d08      	ldr	r5, [sp, #32]
  40467a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40467e:	f7ff bb6a 	b.w	403d56 <_dtoa_r+0x3d6>
  404682:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  404686:	f04f 0a02 	mov.w	sl, #2
  40468a:	e56e      	b.n	40416a <_dtoa_r+0x7ea>
  40468c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40468e:	2b00      	cmp	r3, #0
  404690:	f43f aeb8 	beq.w	404404 <_dtoa_r+0xa84>
  404694:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404696:	2b00      	cmp	r3, #0
  404698:	f77f aede 	ble.w	404458 <_dtoa_r+0xad8>
  40469c:	2200      	movs	r2, #0
  40469e:	4b24      	ldr	r3, [pc, #144]	; (404730 <_dtoa_r+0xdb0>)
  4046a0:	4638      	mov	r0, r7
  4046a2:	4641      	mov	r1, r8
  4046a4:	f001 fb50 	bl	405d48 <__aeabi_dmul>
  4046a8:	4607      	mov	r7, r0
  4046aa:	4688      	mov	r8, r1
  4046ac:	f10a 0001 	add.w	r0, sl, #1
  4046b0:	f001 fae4 	bl	405c7c <__aeabi_i2d>
  4046b4:	463a      	mov	r2, r7
  4046b6:	4643      	mov	r3, r8
  4046b8:	f001 fb46 	bl	405d48 <__aeabi_dmul>
  4046bc:	2200      	movs	r2, #0
  4046be:	4b17      	ldr	r3, [pc, #92]	; (40471c <_dtoa_r+0xd9c>)
  4046c0:	f001 f990 	bl	4059e4 <__adddf3>
  4046c4:	9a02      	ldr	r2, [sp, #8]
  4046c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4046c8:	9312      	str	r3, [sp, #72]	; 0x48
  4046ca:	3a01      	subs	r2, #1
  4046cc:	4605      	mov	r5, r0
  4046ce:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4046d2:	9215      	str	r2, [sp, #84]	; 0x54
  4046d4:	e56a      	b.n	4041ac <_dtoa_r+0x82c>
  4046d6:	2239      	movs	r2, #57	; 0x39
  4046d8:	46b3      	mov	fp, r6
  4046da:	703a      	strb	r2, [r7, #0]
  4046dc:	9e06      	ldr	r6, [sp, #24]
  4046de:	1c7d      	adds	r5, r7, #1
  4046e0:	e4c0      	b.n	404064 <_dtoa_r+0x6e4>
  4046e2:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  4046e6:	2000      	movs	r0, #0
  4046e8:	4910      	ldr	r1, [pc, #64]	; (40472c <_dtoa_r+0xdac>)
  4046ea:	f001 f979 	bl	4059e0 <__aeabi_dsub>
  4046ee:	4632      	mov	r2, r6
  4046f0:	463b      	mov	r3, r7
  4046f2:	f001 fdb9 	bl	406268 <__aeabi_dcmpgt>
  4046f6:	b908      	cbnz	r0, 4046fc <_dtoa_r+0xd7c>
  4046f8:	e6ae      	b.n	404458 <_dtoa_r+0xad8>
  4046fa:	4615      	mov	r5, r2
  4046fc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404700:	2b30      	cmp	r3, #48	; 0x30
  404702:	f105 32ff 	add.w	r2, r5, #4294967295
  404706:	d0f8      	beq.n	4046fa <_dtoa_r+0xd7a>
  404708:	e5d7      	b.n	4042ba <_dtoa_r+0x93a>
  40470a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40470e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404710:	9302      	str	r3, [sp, #8]
  404712:	f7ff bae8 	b.w	403ce6 <_dtoa_r+0x366>
  404716:	970c      	str	r7, [sp, #48]	; 0x30
  404718:	f7ff bba5 	b.w	403e66 <_dtoa_r+0x4e6>
  40471c:	401c0000 	.word	0x401c0000
  404720:	40140000 	.word	0x40140000
  404724:	00406e08 	.word	0x00406e08
  404728:	00406de0 	.word	0x00406de0
  40472c:	3fe00000 	.word	0x3fe00000
  404730:	40240000 	.word	0x40240000
  404734:	2b39      	cmp	r3, #57	; 0x39
  404736:	f8cd b018 	str.w	fp, [sp, #24]
  40473a:	46d0      	mov	r8, sl
  40473c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404740:	469a      	mov	sl, r3
  404742:	d0c8      	beq.n	4046d6 <_dtoa_r+0xd56>
  404744:	f1bb 0f00 	cmp.w	fp, #0
  404748:	f73f aebf 	bgt.w	4044ca <_dtoa_r+0xb4a>
  40474c:	e6bf      	b.n	4044ce <_dtoa_r+0xb4e>
  40474e:	f47f aebe 	bne.w	4044ce <_dtoa_r+0xb4e>
  404752:	f01a 0f01 	tst.w	sl, #1
  404756:	f43f aeba 	beq.w	4044ce <_dtoa_r+0xb4e>
  40475a:	e6b2      	b.n	4044c2 <_dtoa_r+0xb42>
  40475c:	f04f 0800 	mov.w	r8, #0
  404760:	4646      	mov	r6, r8
  404762:	e5e9      	b.n	404338 <_dtoa_r+0x9b8>
  404764:	4631      	mov	r1, r6
  404766:	2300      	movs	r3, #0
  404768:	220a      	movs	r2, #10
  40476a:	4620      	mov	r0, r4
  40476c:	f000 fab2 	bl	404cd4 <__multadd>
  404770:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404772:	2b00      	cmp	r3, #0
  404774:	4606      	mov	r6, r0
  404776:	dd0a      	ble.n	40478e <_dtoa_r+0xe0e>
  404778:	930a      	str	r3, [sp, #40]	; 0x28
  40477a:	f7ff bbaa 	b.w	403ed2 <_dtoa_r+0x552>
  40477e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404780:	2b02      	cmp	r3, #2
  404782:	dc23      	bgt.n	4047cc <_dtoa_r+0xe4c>
  404784:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404786:	e43b      	b.n	404000 <_dtoa_r+0x680>
  404788:	f04f 0a02 	mov.w	sl, #2
  40478c:	e4ed      	b.n	40416a <_dtoa_r+0x7ea>
  40478e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404790:	2b02      	cmp	r3, #2
  404792:	dc1b      	bgt.n	4047cc <_dtoa_r+0xe4c>
  404794:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404796:	e7ef      	b.n	404778 <_dtoa_r+0xdf8>
  404798:	2500      	movs	r5, #0
  40479a:	6465      	str	r5, [r4, #68]	; 0x44
  40479c:	4629      	mov	r1, r5
  40479e:	4620      	mov	r0, r4
  4047a0:	f000 fa68 	bl	404c74 <_Balloc>
  4047a4:	f04f 33ff 	mov.w	r3, #4294967295
  4047a8:	930a      	str	r3, [sp, #40]	; 0x28
  4047aa:	930f      	str	r3, [sp, #60]	; 0x3c
  4047ac:	2301      	movs	r3, #1
  4047ae:	9004      	str	r0, [sp, #16]
  4047b0:	9525      	str	r5, [sp, #148]	; 0x94
  4047b2:	6420      	str	r0, [r4, #64]	; 0x40
  4047b4:	930b      	str	r3, [sp, #44]	; 0x2c
  4047b6:	f7ff b9dd 	b.w	403b74 <_dtoa_r+0x1f4>
  4047ba:	2501      	movs	r5, #1
  4047bc:	f7ff b9a5 	b.w	403b0a <_dtoa_r+0x18a>
  4047c0:	f43f ab69 	beq.w	403e96 <_dtoa_r+0x516>
  4047c4:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4047c8:	f7ff bbf9 	b.w	403fbe <_dtoa_r+0x63e>
  4047cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4047ce:	930a      	str	r3, [sp, #40]	; 0x28
  4047d0:	e5e5      	b.n	40439e <_dtoa_r+0xa1e>
  4047d2:	bf00      	nop

004047d4 <__libc_fini_array>:
  4047d4:	b538      	push	{r3, r4, r5, lr}
  4047d6:	4c0a      	ldr	r4, [pc, #40]	; (404800 <__libc_fini_array+0x2c>)
  4047d8:	4d0a      	ldr	r5, [pc, #40]	; (404804 <__libc_fini_array+0x30>)
  4047da:	1b64      	subs	r4, r4, r5
  4047dc:	10a4      	asrs	r4, r4, #2
  4047de:	d00a      	beq.n	4047f6 <__libc_fini_array+0x22>
  4047e0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4047e4:	3b01      	subs	r3, #1
  4047e6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4047ea:	3c01      	subs	r4, #1
  4047ec:	f855 3904 	ldr.w	r3, [r5], #-4
  4047f0:	4798      	blx	r3
  4047f2:	2c00      	cmp	r4, #0
  4047f4:	d1f9      	bne.n	4047ea <__libc_fini_array+0x16>
  4047f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4047fa:	f002 bc03 	b.w	407004 <_fini>
  4047fe:	bf00      	nop
  404800:	00407014 	.word	0x00407014
  404804:	00407010 	.word	0x00407010

00404808 <_malloc_trim_r>:
  404808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40480a:	4f24      	ldr	r7, [pc, #144]	; (40489c <_malloc_trim_r+0x94>)
  40480c:	460c      	mov	r4, r1
  40480e:	4606      	mov	r6, r0
  404810:	f7fd fd9e 	bl	402350 <__malloc_lock>
  404814:	68bb      	ldr	r3, [r7, #8]
  404816:	685d      	ldr	r5, [r3, #4]
  404818:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  40481c:	310f      	adds	r1, #15
  40481e:	f025 0503 	bic.w	r5, r5, #3
  404822:	4429      	add	r1, r5
  404824:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  404828:	f021 010f 	bic.w	r1, r1, #15
  40482c:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  404830:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  404834:	db07      	blt.n	404846 <_malloc_trim_r+0x3e>
  404836:	2100      	movs	r1, #0
  404838:	4630      	mov	r0, r6
  40483a:	f7fd fd95 	bl	402368 <_sbrk_r>
  40483e:	68bb      	ldr	r3, [r7, #8]
  404840:	442b      	add	r3, r5
  404842:	4298      	cmp	r0, r3
  404844:	d004      	beq.n	404850 <_malloc_trim_r+0x48>
  404846:	4630      	mov	r0, r6
  404848:	f7fd fd88 	bl	40235c <__malloc_unlock>
  40484c:	2000      	movs	r0, #0
  40484e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404850:	4261      	negs	r1, r4
  404852:	4630      	mov	r0, r6
  404854:	f7fd fd88 	bl	402368 <_sbrk_r>
  404858:	3001      	adds	r0, #1
  40485a:	d00d      	beq.n	404878 <_malloc_trim_r+0x70>
  40485c:	4b10      	ldr	r3, [pc, #64]	; (4048a0 <_malloc_trim_r+0x98>)
  40485e:	68ba      	ldr	r2, [r7, #8]
  404860:	6819      	ldr	r1, [r3, #0]
  404862:	1b2d      	subs	r5, r5, r4
  404864:	f045 0501 	orr.w	r5, r5, #1
  404868:	4630      	mov	r0, r6
  40486a:	1b09      	subs	r1, r1, r4
  40486c:	6055      	str	r5, [r2, #4]
  40486e:	6019      	str	r1, [r3, #0]
  404870:	f7fd fd74 	bl	40235c <__malloc_unlock>
  404874:	2001      	movs	r0, #1
  404876:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404878:	2100      	movs	r1, #0
  40487a:	4630      	mov	r0, r6
  40487c:	f7fd fd74 	bl	402368 <_sbrk_r>
  404880:	68ba      	ldr	r2, [r7, #8]
  404882:	1a83      	subs	r3, r0, r2
  404884:	2b0f      	cmp	r3, #15
  404886:	ddde      	ble.n	404846 <_malloc_trim_r+0x3e>
  404888:	4c06      	ldr	r4, [pc, #24]	; (4048a4 <_malloc_trim_r+0x9c>)
  40488a:	4905      	ldr	r1, [pc, #20]	; (4048a0 <_malloc_trim_r+0x98>)
  40488c:	6824      	ldr	r4, [r4, #0]
  40488e:	f043 0301 	orr.w	r3, r3, #1
  404892:	1b00      	subs	r0, r0, r4
  404894:	6053      	str	r3, [r2, #4]
  404896:	6008      	str	r0, [r1, #0]
  404898:	e7d5      	b.n	404846 <_malloc_trim_r+0x3e>
  40489a:	bf00      	nop
  40489c:	20400450 	.word	0x20400450
  4048a0:	20400c6c 	.word	0x20400c6c
  4048a4:	20400858 	.word	0x20400858

004048a8 <_free_r>:
  4048a8:	2900      	cmp	r1, #0
  4048aa:	d044      	beq.n	404936 <_free_r+0x8e>
  4048ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4048b0:	460d      	mov	r5, r1
  4048b2:	4680      	mov	r8, r0
  4048b4:	f7fd fd4c 	bl	402350 <__malloc_lock>
  4048b8:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4048bc:	4969      	ldr	r1, [pc, #420]	; (404a64 <_free_r+0x1bc>)
  4048be:	f027 0301 	bic.w	r3, r7, #1
  4048c2:	f1a5 0408 	sub.w	r4, r5, #8
  4048c6:	18e2      	adds	r2, r4, r3
  4048c8:	688e      	ldr	r6, [r1, #8]
  4048ca:	6850      	ldr	r0, [r2, #4]
  4048cc:	42b2      	cmp	r2, r6
  4048ce:	f020 0003 	bic.w	r0, r0, #3
  4048d2:	d05e      	beq.n	404992 <_free_r+0xea>
  4048d4:	07fe      	lsls	r6, r7, #31
  4048d6:	6050      	str	r0, [r2, #4]
  4048d8:	d40b      	bmi.n	4048f2 <_free_r+0x4a>
  4048da:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4048de:	1be4      	subs	r4, r4, r7
  4048e0:	f101 0e08 	add.w	lr, r1, #8
  4048e4:	68a5      	ldr	r5, [r4, #8]
  4048e6:	4575      	cmp	r5, lr
  4048e8:	443b      	add	r3, r7
  4048ea:	d06d      	beq.n	4049c8 <_free_r+0x120>
  4048ec:	68e7      	ldr	r7, [r4, #12]
  4048ee:	60ef      	str	r7, [r5, #12]
  4048f0:	60bd      	str	r5, [r7, #8]
  4048f2:	1815      	adds	r5, r2, r0
  4048f4:	686d      	ldr	r5, [r5, #4]
  4048f6:	07ed      	lsls	r5, r5, #31
  4048f8:	d53e      	bpl.n	404978 <_free_r+0xd0>
  4048fa:	f043 0201 	orr.w	r2, r3, #1
  4048fe:	6062      	str	r2, [r4, #4]
  404900:	50e3      	str	r3, [r4, r3]
  404902:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404906:	d217      	bcs.n	404938 <_free_r+0x90>
  404908:	08db      	lsrs	r3, r3, #3
  40490a:	1c58      	adds	r0, r3, #1
  40490c:	109a      	asrs	r2, r3, #2
  40490e:	684d      	ldr	r5, [r1, #4]
  404910:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  404914:	60a7      	str	r7, [r4, #8]
  404916:	2301      	movs	r3, #1
  404918:	4093      	lsls	r3, r2
  40491a:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40491e:	432b      	orrs	r3, r5
  404920:	3a08      	subs	r2, #8
  404922:	60e2      	str	r2, [r4, #12]
  404924:	604b      	str	r3, [r1, #4]
  404926:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40492a:	60fc      	str	r4, [r7, #12]
  40492c:	4640      	mov	r0, r8
  40492e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404932:	f7fd bd13 	b.w	40235c <__malloc_unlock>
  404936:	4770      	bx	lr
  404938:	0a5a      	lsrs	r2, r3, #9
  40493a:	2a04      	cmp	r2, #4
  40493c:	d852      	bhi.n	4049e4 <_free_r+0x13c>
  40493e:	099a      	lsrs	r2, r3, #6
  404940:	f102 0739 	add.w	r7, r2, #57	; 0x39
  404944:	00ff      	lsls	r7, r7, #3
  404946:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40494a:	19c8      	adds	r0, r1, r7
  40494c:	59ca      	ldr	r2, [r1, r7]
  40494e:	3808      	subs	r0, #8
  404950:	4290      	cmp	r0, r2
  404952:	d04f      	beq.n	4049f4 <_free_r+0x14c>
  404954:	6851      	ldr	r1, [r2, #4]
  404956:	f021 0103 	bic.w	r1, r1, #3
  40495a:	428b      	cmp	r3, r1
  40495c:	d232      	bcs.n	4049c4 <_free_r+0x11c>
  40495e:	6892      	ldr	r2, [r2, #8]
  404960:	4290      	cmp	r0, r2
  404962:	d1f7      	bne.n	404954 <_free_r+0xac>
  404964:	68c3      	ldr	r3, [r0, #12]
  404966:	60a0      	str	r0, [r4, #8]
  404968:	60e3      	str	r3, [r4, #12]
  40496a:	609c      	str	r4, [r3, #8]
  40496c:	60c4      	str	r4, [r0, #12]
  40496e:	4640      	mov	r0, r8
  404970:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404974:	f7fd bcf2 	b.w	40235c <__malloc_unlock>
  404978:	6895      	ldr	r5, [r2, #8]
  40497a:	4f3b      	ldr	r7, [pc, #236]	; (404a68 <_free_r+0x1c0>)
  40497c:	42bd      	cmp	r5, r7
  40497e:	4403      	add	r3, r0
  404980:	d040      	beq.n	404a04 <_free_r+0x15c>
  404982:	68d0      	ldr	r0, [r2, #12]
  404984:	60e8      	str	r0, [r5, #12]
  404986:	f043 0201 	orr.w	r2, r3, #1
  40498a:	6085      	str	r5, [r0, #8]
  40498c:	6062      	str	r2, [r4, #4]
  40498e:	50e3      	str	r3, [r4, r3]
  404990:	e7b7      	b.n	404902 <_free_r+0x5a>
  404992:	07ff      	lsls	r7, r7, #31
  404994:	4403      	add	r3, r0
  404996:	d407      	bmi.n	4049a8 <_free_r+0x100>
  404998:	f855 2c08 	ldr.w	r2, [r5, #-8]
  40499c:	1aa4      	subs	r4, r4, r2
  40499e:	4413      	add	r3, r2
  4049a0:	68a0      	ldr	r0, [r4, #8]
  4049a2:	68e2      	ldr	r2, [r4, #12]
  4049a4:	60c2      	str	r2, [r0, #12]
  4049a6:	6090      	str	r0, [r2, #8]
  4049a8:	4a30      	ldr	r2, [pc, #192]	; (404a6c <_free_r+0x1c4>)
  4049aa:	6812      	ldr	r2, [r2, #0]
  4049ac:	f043 0001 	orr.w	r0, r3, #1
  4049b0:	4293      	cmp	r3, r2
  4049b2:	6060      	str	r0, [r4, #4]
  4049b4:	608c      	str	r4, [r1, #8]
  4049b6:	d3b9      	bcc.n	40492c <_free_r+0x84>
  4049b8:	4b2d      	ldr	r3, [pc, #180]	; (404a70 <_free_r+0x1c8>)
  4049ba:	4640      	mov	r0, r8
  4049bc:	6819      	ldr	r1, [r3, #0]
  4049be:	f7ff ff23 	bl	404808 <_malloc_trim_r>
  4049c2:	e7b3      	b.n	40492c <_free_r+0x84>
  4049c4:	4610      	mov	r0, r2
  4049c6:	e7cd      	b.n	404964 <_free_r+0xbc>
  4049c8:	1811      	adds	r1, r2, r0
  4049ca:	6849      	ldr	r1, [r1, #4]
  4049cc:	07c9      	lsls	r1, r1, #31
  4049ce:	d444      	bmi.n	404a5a <_free_r+0x1b2>
  4049d0:	6891      	ldr	r1, [r2, #8]
  4049d2:	68d2      	ldr	r2, [r2, #12]
  4049d4:	60ca      	str	r2, [r1, #12]
  4049d6:	4403      	add	r3, r0
  4049d8:	f043 0001 	orr.w	r0, r3, #1
  4049dc:	6091      	str	r1, [r2, #8]
  4049de:	6060      	str	r0, [r4, #4]
  4049e0:	50e3      	str	r3, [r4, r3]
  4049e2:	e7a3      	b.n	40492c <_free_r+0x84>
  4049e4:	2a14      	cmp	r2, #20
  4049e6:	d816      	bhi.n	404a16 <_free_r+0x16e>
  4049e8:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4049ec:	00ff      	lsls	r7, r7, #3
  4049ee:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4049f2:	e7aa      	b.n	40494a <_free_r+0xa2>
  4049f4:	10aa      	asrs	r2, r5, #2
  4049f6:	2301      	movs	r3, #1
  4049f8:	684d      	ldr	r5, [r1, #4]
  4049fa:	4093      	lsls	r3, r2
  4049fc:	432b      	orrs	r3, r5
  4049fe:	604b      	str	r3, [r1, #4]
  404a00:	4603      	mov	r3, r0
  404a02:	e7b0      	b.n	404966 <_free_r+0xbe>
  404a04:	f043 0201 	orr.w	r2, r3, #1
  404a08:	614c      	str	r4, [r1, #20]
  404a0a:	610c      	str	r4, [r1, #16]
  404a0c:	60e5      	str	r5, [r4, #12]
  404a0e:	60a5      	str	r5, [r4, #8]
  404a10:	6062      	str	r2, [r4, #4]
  404a12:	50e3      	str	r3, [r4, r3]
  404a14:	e78a      	b.n	40492c <_free_r+0x84>
  404a16:	2a54      	cmp	r2, #84	; 0x54
  404a18:	d806      	bhi.n	404a28 <_free_r+0x180>
  404a1a:	0b1a      	lsrs	r2, r3, #12
  404a1c:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  404a20:	00ff      	lsls	r7, r7, #3
  404a22:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  404a26:	e790      	b.n	40494a <_free_r+0xa2>
  404a28:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404a2c:	d806      	bhi.n	404a3c <_free_r+0x194>
  404a2e:	0bda      	lsrs	r2, r3, #15
  404a30:	f102 0778 	add.w	r7, r2, #120	; 0x78
  404a34:	00ff      	lsls	r7, r7, #3
  404a36:	f102 0577 	add.w	r5, r2, #119	; 0x77
  404a3a:	e786      	b.n	40494a <_free_r+0xa2>
  404a3c:	f240 5054 	movw	r0, #1364	; 0x554
  404a40:	4282      	cmp	r2, r0
  404a42:	d806      	bhi.n	404a52 <_free_r+0x1aa>
  404a44:	0c9a      	lsrs	r2, r3, #18
  404a46:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  404a4a:	00ff      	lsls	r7, r7, #3
  404a4c:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  404a50:	e77b      	b.n	40494a <_free_r+0xa2>
  404a52:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  404a56:	257e      	movs	r5, #126	; 0x7e
  404a58:	e777      	b.n	40494a <_free_r+0xa2>
  404a5a:	f043 0101 	orr.w	r1, r3, #1
  404a5e:	6061      	str	r1, [r4, #4]
  404a60:	6013      	str	r3, [r2, #0]
  404a62:	e763      	b.n	40492c <_free_r+0x84>
  404a64:	20400450 	.word	0x20400450
  404a68:	20400458 	.word	0x20400458
  404a6c:	2040085c 	.word	0x2040085c
  404a70:	20400c9c 	.word	0x20400c9c

00404a74 <_localeconv_r>:
  404a74:	4a04      	ldr	r2, [pc, #16]	; (404a88 <_localeconv_r+0x14>)
  404a76:	4b05      	ldr	r3, [pc, #20]	; (404a8c <_localeconv_r+0x18>)
  404a78:	6812      	ldr	r2, [r2, #0]
  404a7a:	6b50      	ldr	r0, [r2, #52]	; 0x34
  404a7c:	2800      	cmp	r0, #0
  404a7e:	bf08      	it	eq
  404a80:	4618      	moveq	r0, r3
  404a82:	30f0      	adds	r0, #240	; 0xf0
  404a84:	4770      	bx	lr
  404a86:	bf00      	nop
  404a88:	20400020 	.word	0x20400020
  404a8c:	20400864 	.word	0x20400864

00404a90 <__retarget_lock_acquire_recursive>:
  404a90:	4770      	bx	lr
  404a92:	bf00      	nop

00404a94 <__retarget_lock_release_recursive>:
  404a94:	4770      	bx	lr
  404a96:	bf00      	nop
	...

00404aa0 <memchr>:
  404aa0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404aa4:	2a10      	cmp	r2, #16
  404aa6:	db2b      	blt.n	404b00 <memchr+0x60>
  404aa8:	f010 0f07 	tst.w	r0, #7
  404aac:	d008      	beq.n	404ac0 <memchr+0x20>
  404aae:	f810 3b01 	ldrb.w	r3, [r0], #1
  404ab2:	3a01      	subs	r2, #1
  404ab4:	428b      	cmp	r3, r1
  404ab6:	d02d      	beq.n	404b14 <memchr+0x74>
  404ab8:	f010 0f07 	tst.w	r0, #7
  404abc:	b342      	cbz	r2, 404b10 <memchr+0x70>
  404abe:	d1f6      	bne.n	404aae <memchr+0xe>
  404ac0:	b4f0      	push	{r4, r5, r6, r7}
  404ac2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404ac6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  404aca:	f022 0407 	bic.w	r4, r2, #7
  404ace:	f07f 0700 	mvns.w	r7, #0
  404ad2:	2300      	movs	r3, #0
  404ad4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404ad8:	3c08      	subs	r4, #8
  404ada:	ea85 0501 	eor.w	r5, r5, r1
  404ade:	ea86 0601 	eor.w	r6, r6, r1
  404ae2:	fa85 f547 	uadd8	r5, r5, r7
  404ae6:	faa3 f587 	sel	r5, r3, r7
  404aea:	fa86 f647 	uadd8	r6, r6, r7
  404aee:	faa5 f687 	sel	r6, r5, r7
  404af2:	b98e      	cbnz	r6, 404b18 <memchr+0x78>
  404af4:	d1ee      	bne.n	404ad4 <memchr+0x34>
  404af6:	bcf0      	pop	{r4, r5, r6, r7}
  404af8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404afc:	f002 0207 	and.w	r2, r2, #7
  404b00:	b132      	cbz	r2, 404b10 <memchr+0x70>
  404b02:	f810 3b01 	ldrb.w	r3, [r0], #1
  404b06:	3a01      	subs	r2, #1
  404b08:	ea83 0301 	eor.w	r3, r3, r1
  404b0c:	b113      	cbz	r3, 404b14 <memchr+0x74>
  404b0e:	d1f8      	bne.n	404b02 <memchr+0x62>
  404b10:	2000      	movs	r0, #0
  404b12:	4770      	bx	lr
  404b14:	3801      	subs	r0, #1
  404b16:	4770      	bx	lr
  404b18:	2d00      	cmp	r5, #0
  404b1a:	bf06      	itte	eq
  404b1c:	4635      	moveq	r5, r6
  404b1e:	3803      	subeq	r0, #3
  404b20:	3807      	subne	r0, #7
  404b22:	f015 0f01 	tst.w	r5, #1
  404b26:	d107      	bne.n	404b38 <memchr+0x98>
  404b28:	3001      	adds	r0, #1
  404b2a:	f415 7f80 	tst.w	r5, #256	; 0x100
  404b2e:	bf02      	ittt	eq
  404b30:	3001      	addeq	r0, #1
  404b32:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404b36:	3001      	addeq	r0, #1
  404b38:	bcf0      	pop	{r4, r5, r6, r7}
  404b3a:	3801      	subs	r0, #1
  404b3c:	4770      	bx	lr
  404b3e:	bf00      	nop

00404b40 <memcpy>:
  404b40:	4684      	mov	ip, r0
  404b42:	ea41 0300 	orr.w	r3, r1, r0
  404b46:	f013 0303 	ands.w	r3, r3, #3
  404b4a:	d16d      	bne.n	404c28 <memcpy+0xe8>
  404b4c:	3a40      	subs	r2, #64	; 0x40
  404b4e:	d341      	bcc.n	404bd4 <memcpy+0x94>
  404b50:	f851 3b04 	ldr.w	r3, [r1], #4
  404b54:	f840 3b04 	str.w	r3, [r0], #4
  404b58:	f851 3b04 	ldr.w	r3, [r1], #4
  404b5c:	f840 3b04 	str.w	r3, [r0], #4
  404b60:	f851 3b04 	ldr.w	r3, [r1], #4
  404b64:	f840 3b04 	str.w	r3, [r0], #4
  404b68:	f851 3b04 	ldr.w	r3, [r1], #4
  404b6c:	f840 3b04 	str.w	r3, [r0], #4
  404b70:	f851 3b04 	ldr.w	r3, [r1], #4
  404b74:	f840 3b04 	str.w	r3, [r0], #4
  404b78:	f851 3b04 	ldr.w	r3, [r1], #4
  404b7c:	f840 3b04 	str.w	r3, [r0], #4
  404b80:	f851 3b04 	ldr.w	r3, [r1], #4
  404b84:	f840 3b04 	str.w	r3, [r0], #4
  404b88:	f851 3b04 	ldr.w	r3, [r1], #4
  404b8c:	f840 3b04 	str.w	r3, [r0], #4
  404b90:	f851 3b04 	ldr.w	r3, [r1], #4
  404b94:	f840 3b04 	str.w	r3, [r0], #4
  404b98:	f851 3b04 	ldr.w	r3, [r1], #4
  404b9c:	f840 3b04 	str.w	r3, [r0], #4
  404ba0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ba4:	f840 3b04 	str.w	r3, [r0], #4
  404ba8:	f851 3b04 	ldr.w	r3, [r1], #4
  404bac:	f840 3b04 	str.w	r3, [r0], #4
  404bb0:	f851 3b04 	ldr.w	r3, [r1], #4
  404bb4:	f840 3b04 	str.w	r3, [r0], #4
  404bb8:	f851 3b04 	ldr.w	r3, [r1], #4
  404bbc:	f840 3b04 	str.w	r3, [r0], #4
  404bc0:	f851 3b04 	ldr.w	r3, [r1], #4
  404bc4:	f840 3b04 	str.w	r3, [r0], #4
  404bc8:	f851 3b04 	ldr.w	r3, [r1], #4
  404bcc:	f840 3b04 	str.w	r3, [r0], #4
  404bd0:	3a40      	subs	r2, #64	; 0x40
  404bd2:	d2bd      	bcs.n	404b50 <memcpy+0x10>
  404bd4:	3230      	adds	r2, #48	; 0x30
  404bd6:	d311      	bcc.n	404bfc <memcpy+0xbc>
  404bd8:	f851 3b04 	ldr.w	r3, [r1], #4
  404bdc:	f840 3b04 	str.w	r3, [r0], #4
  404be0:	f851 3b04 	ldr.w	r3, [r1], #4
  404be4:	f840 3b04 	str.w	r3, [r0], #4
  404be8:	f851 3b04 	ldr.w	r3, [r1], #4
  404bec:	f840 3b04 	str.w	r3, [r0], #4
  404bf0:	f851 3b04 	ldr.w	r3, [r1], #4
  404bf4:	f840 3b04 	str.w	r3, [r0], #4
  404bf8:	3a10      	subs	r2, #16
  404bfa:	d2ed      	bcs.n	404bd8 <memcpy+0x98>
  404bfc:	320c      	adds	r2, #12
  404bfe:	d305      	bcc.n	404c0c <memcpy+0xcc>
  404c00:	f851 3b04 	ldr.w	r3, [r1], #4
  404c04:	f840 3b04 	str.w	r3, [r0], #4
  404c08:	3a04      	subs	r2, #4
  404c0a:	d2f9      	bcs.n	404c00 <memcpy+0xc0>
  404c0c:	3204      	adds	r2, #4
  404c0e:	d008      	beq.n	404c22 <memcpy+0xe2>
  404c10:	07d2      	lsls	r2, r2, #31
  404c12:	bf1c      	itt	ne
  404c14:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404c18:	f800 3b01 	strbne.w	r3, [r0], #1
  404c1c:	d301      	bcc.n	404c22 <memcpy+0xe2>
  404c1e:	880b      	ldrh	r3, [r1, #0]
  404c20:	8003      	strh	r3, [r0, #0]
  404c22:	4660      	mov	r0, ip
  404c24:	4770      	bx	lr
  404c26:	bf00      	nop
  404c28:	2a08      	cmp	r2, #8
  404c2a:	d313      	bcc.n	404c54 <memcpy+0x114>
  404c2c:	078b      	lsls	r3, r1, #30
  404c2e:	d08d      	beq.n	404b4c <memcpy+0xc>
  404c30:	f010 0303 	ands.w	r3, r0, #3
  404c34:	d08a      	beq.n	404b4c <memcpy+0xc>
  404c36:	f1c3 0304 	rsb	r3, r3, #4
  404c3a:	1ad2      	subs	r2, r2, r3
  404c3c:	07db      	lsls	r3, r3, #31
  404c3e:	bf1c      	itt	ne
  404c40:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404c44:	f800 3b01 	strbne.w	r3, [r0], #1
  404c48:	d380      	bcc.n	404b4c <memcpy+0xc>
  404c4a:	f831 3b02 	ldrh.w	r3, [r1], #2
  404c4e:	f820 3b02 	strh.w	r3, [r0], #2
  404c52:	e77b      	b.n	404b4c <memcpy+0xc>
  404c54:	3a04      	subs	r2, #4
  404c56:	d3d9      	bcc.n	404c0c <memcpy+0xcc>
  404c58:	3a01      	subs	r2, #1
  404c5a:	f811 3b01 	ldrb.w	r3, [r1], #1
  404c5e:	f800 3b01 	strb.w	r3, [r0], #1
  404c62:	d2f9      	bcs.n	404c58 <memcpy+0x118>
  404c64:	780b      	ldrb	r3, [r1, #0]
  404c66:	7003      	strb	r3, [r0, #0]
  404c68:	784b      	ldrb	r3, [r1, #1]
  404c6a:	7043      	strb	r3, [r0, #1]
  404c6c:	788b      	ldrb	r3, [r1, #2]
  404c6e:	7083      	strb	r3, [r0, #2]
  404c70:	4660      	mov	r0, ip
  404c72:	4770      	bx	lr

00404c74 <_Balloc>:
  404c74:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404c76:	b570      	push	{r4, r5, r6, lr}
  404c78:	4605      	mov	r5, r0
  404c7a:	460c      	mov	r4, r1
  404c7c:	b14b      	cbz	r3, 404c92 <_Balloc+0x1e>
  404c7e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  404c82:	b180      	cbz	r0, 404ca6 <_Balloc+0x32>
  404c84:	6802      	ldr	r2, [r0, #0]
  404c86:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  404c8a:	2300      	movs	r3, #0
  404c8c:	6103      	str	r3, [r0, #16]
  404c8e:	60c3      	str	r3, [r0, #12]
  404c90:	bd70      	pop	{r4, r5, r6, pc}
  404c92:	2221      	movs	r2, #33	; 0x21
  404c94:	2104      	movs	r1, #4
  404c96:	f000 fc41 	bl	40551c <_calloc_r>
  404c9a:	64e8      	str	r0, [r5, #76]	; 0x4c
  404c9c:	4603      	mov	r3, r0
  404c9e:	2800      	cmp	r0, #0
  404ca0:	d1ed      	bne.n	404c7e <_Balloc+0xa>
  404ca2:	2000      	movs	r0, #0
  404ca4:	bd70      	pop	{r4, r5, r6, pc}
  404ca6:	2101      	movs	r1, #1
  404ca8:	fa01 f604 	lsl.w	r6, r1, r4
  404cac:	1d72      	adds	r2, r6, #5
  404cae:	4628      	mov	r0, r5
  404cb0:	0092      	lsls	r2, r2, #2
  404cb2:	f000 fc33 	bl	40551c <_calloc_r>
  404cb6:	2800      	cmp	r0, #0
  404cb8:	d0f3      	beq.n	404ca2 <_Balloc+0x2e>
  404cba:	6044      	str	r4, [r0, #4]
  404cbc:	6086      	str	r6, [r0, #8]
  404cbe:	e7e4      	b.n	404c8a <_Balloc+0x16>

00404cc0 <_Bfree>:
  404cc0:	b131      	cbz	r1, 404cd0 <_Bfree+0x10>
  404cc2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404cc4:	684a      	ldr	r2, [r1, #4]
  404cc6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  404cca:	6008      	str	r0, [r1, #0]
  404ccc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  404cd0:	4770      	bx	lr
  404cd2:	bf00      	nop

00404cd4 <__multadd>:
  404cd4:	b5f0      	push	{r4, r5, r6, r7, lr}
  404cd6:	690c      	ldr	r4, [r1, #16]
  404cd8:	b083      	sub	sp, #12
  404cda:	460d      	mov	r5, r1
  404cdc:	4606      	mov	r6, r0
  404cde:	f101 0e14 	add.w	lr, r1, #20
  404ce2:	2700      	movs	r7, #0
  404ce4:	f8de 0000 	ldr.w	r0, [lr]
  404ce8:	b281      	uxth	r1, r0
  404cea:	fb02 3301 	mla	r3, r2, r1, r3
  404cee:	0c01      	lsrs	r1, r0, #16
  404cf0:	0c18      	lsrs	r0, r3, #16
  404cf2:	fb02 0101 	mla	r1, r2, r1, r0
  404cf6:	b29b      	uxth	r3, r3
  404cf8:	3701      	adds	r7, #1
  404cfa:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  404cfe:	42bc      	cmp	r4, r7
  404d00:	f84e 3b04 	str.w	r3, [lr], #4
  404d04:	ea4f 4311 	mov.w	r3, r1, lsr #16
  404d08:	dcec      	bgt.n	404ce4 <__multadd+0x10>
  404d0a:	b13b      	cbz	r3, 404d1c <__multadd+0x48>
  404d0c:	68aa      	ldr	r2, [r5, #8]
  404d0e:	4294      	cmp	r4, r2
  404d10:	da07      	bge.n	404d22 <__multadd+0x4e>
  404d12:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  404d16:	3401      	adds	r4, #1
  404d18:	6153      	str	r3, [r2, #20]
  404d1a:	612c      	str	r4, [r5, #16]
  404d1c:	4628      	mov	r0, r5
  404d1e:	b003      	add	sp, #12
  404d20:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404d22:	6869      	ldr	r1, [r5, #4]
  404d24:	9301      	str	r3, [sp, #4]
  404d26:	3101      	adds	r1, #1
  404d28:	4630      	mov	r0, r6
  404d2a:	f7ff ffa3 	bl	404c74 <_Balloc>
  404d2e:	692a      	ldr	r2, [r5, #16]
  404d30:	3202      	adds	r2, #2
  404d32:	f105 010c 	add.w	r1, r5, #12
  404d36:	4607      	mov	r7, r0
  404d38:	0092      	lsls	r2, r2, #2
  404d3a:	300c      	adds	r0, #12
  404d3c:	f7ff ff00 	bl	404b40 <memcpy>
  404d40:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  404d42:	6869      	ldr	r1, [r5, #4]
  404d44:	9b01      	ldr	r3, [sp, #4]
  404d46:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  404d4a:	6028      	str	r0, [r5, #0]
  404d4c:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  404d50:	463d      	mov	r5, r7
  404d52:	e7de      	b.n	404d12 <__multadd+0x3e>

00404d54 <__hi0bits>:
  404d54:	0c02      	lsrs	r2, r0, #16
  404d56:	0412      	lsls	r2, r2, #16
  404d58:	4603      	mov	r3, r0
  404d5a:	b9b2      	cbnz	r2, 404d8a <__hi0bits+0x36>
  404d5c:	0403      	lsls	r3, r0, #16
  404d5e:	2010      	movs	r0, #16
  404d60:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  404d64:	bf04      	itt	eq
  404d66:	021b      	lsleq	r3, r3, #8
  404d68:	3008      	addeq	r0, #8
  404d6a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  404d6e:	bf04      	itt	eq
  404d70:	011b      	lsleq	r3, r3, #4
  404d72:	3004      	addeq	r0, #4
  404d74:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  404d78:	bf04      	itt	eq
  404d7a:	009b      	lsleq	r3, r3, #2
  404d7c:	3002      	addeq	r0, #2
  404d7e:	2b00      	cmp	r3, #0
  404d80:	db02      	blt.n	404d88 <__hi0bits+0x34>
  404d82:	005b      	lsls	r3, r3, #1
  404d84:	d403      	bmi.n	404d8e <__hi0bits+0x3a>
  404d86:	2020      	movs	r0, #32
  404d88:	4770      	bx	lr
  404d8a:	2000      	movs	r0, #0
  404d8c:	e7e8      	b.n	404d60 <__hi0bits+0xc>
  404d8e:	3001      	adds	r0, #1
  404d90:	4770      	bx	lr
  404d92:	bf00      	nop

00404d94 <__lo0bits>:
  404d94:	6803      	ldr	r3, [r0, #0]
  404d96:	f013 0207 	ands.w	r2, r3, #7
  404d9a:	4601      	mov	r1, r0
  404d9c:	d007      	beq.n	404dae <__lo0bits+0x1a>
  404d9e:	07da      	lsls	r2, r3, #31
  404da0:	d421      	bmi.n	404de6 <__lo0bits+0x52>
  404da2:	0798      	lsls	r0, r3, #30
  404da4:	d421      	bmi.n	404dea <__lo0bits+0x56>
  404da6:	089b      	lsrs	r3, r3, #2
  404da8:	600b      	str	r3, [r1, #0]
  404daa:	2002      	movs	r0, #2
  404dac:	4770      	bx	lr
  404dae:	b298      	uxth	r0, r3
  404db0:	b198      	cbz	r0, 404dda <__lo0bits+0x46>
  404db2:	4610      	mov	r0, r2
  404db4:	f013 0fff 	tst.w	r3, #255	; 0xff
  404db8:	bf04      	itt	eq
  404dba:	0a1b      	lsreq	r3, r3, #8
  404dbc:	3008      	addeq	r0, #8
  404dbe:	071a      	lsls	r2, r3, #28
  404dc0:	bf04      	itt	eq
  404dc2:	091b      	lsreq	r3, r3, #4
  404dc4:	3004      	addeq	r0, #4
  404dc6:	079a      	lsls	r2, r3, #30
  404dc8:	bf04      	itt	eq
  404dca:	089b      	lsreq	r3, r3, #2
  404dcc:	3002      	addeq	r0, #2
  404dce:	07da      	lsls	r2, r3, #31
  404dd0:	d407      	bmi.n	404de2 <__lo0bits+0x4e>
  404dd2:	085b      	lsrs	r3, r3, #1
  404dd4:	d104      	bne.n	404de0 <__lo0bits+0x4c>
  404dd6:	2020      	movs	r0, #32
  404dd8:	4770      	bx	lr
  404dda:	0c1b      	lsrs	r3, r3, #16
  404ddc:	2010      	movs	r0, #16
  404dde:	e7e9      	b.n	404db4 <__lo0bits+0x20>
  404de0:	3001      	adds	r0, #1
  404de2:	600b      	str	r3, [r1, #0]
  404de4:	4770      	bx	lr
  404de6:	2000      	movs	r0, #0
  404de8:	4770      	bx	lr
  404dea:	085b      	lsrs	r3, r3, #1
  404dec:	600b      	str	r3, [r1, #0]
  404dee:	2001      	movs	r0, #1
  404df0:	4770      	bx	lr
  404df2:	bf00      	nop

00404df4 <__i2b>:
  404df4:	b510      	push	{r4, lr}
  404df6:	460c      	mov	r4, r1
  404df8:	2101      	movs	r1, #1
  404dfa:	f7ff ff3b 	bl	404c74 <_Balloc>
  404dfe:	2201      	movs	r2, #1
  404e00:	6144      	str	r4, [r0, #20]
  404e02:	6102      	str	r2, [r0, #16]
  404e04:	bd10      	pop	{r4, pc}
  404e06:	bf00      	nop

00404e08 <__multiply>:
  404e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404e0c:	690c      	ldr	r4, [r1, #16]
  404e0e:	6915      	ldr	r5, [r2, #16]
  404e10:	42ac      	cmp	r4, r5
  404e12:	b083      	sub	sp, #12
  404e14:	468b      	mov	fp, r1
  404e16:	4616      	mov	r6, r2
  404e18:	da04      	bge.n	404e24 <__multiply+0x1c>
  404e1a:	4622      	mov	r2, r4
  404e1c:	46b3      	mov	fp, r6
  404e1e:	462c      	mov	r4, r5
  404e20:	460e      	mov	r6, r1
  404e22:	4615      	mov	r5, r2
  404e24:	f8db 3008 	ldr.w	r3, [fp, #8]
  404e28:	f8db 1004 	ldr.w	r1, [fp, #4]
  404e2c:	eb04 0805 	add.w	r8, r4, r5
  404e30:	4598      	cmp	r8, r3
  404e32:	bfc8      	it	gt
  404e34:	3101      	addgt	r1, #1
  404e36:	f7ff ff1d 	bl	404c74 <_Balloc>
  404e3a:	f100 0914 	add.w	r9, r0, #20
  404e3e:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  404e42:	45d1      	cmp	r9, sl
  404e44:	9000      	str	r0, [sp, #0]
  404e46:	d205      	bcs.n	404e54 <__multiply+0x4c>
  404e48:	464b      	mov	r3, r9
  404e4a:	2100      	movs	r1, #0
  404e4c:	f843 1b04 	str.w	r1, [r3], #4
  404e50:	459a      	cmp	sl, r3
  404e52:	d8fb      	bhi.n	404e4c <__multiply+0x44>
  404e54:	f106 0c14 	add.w	ip, r6, #20
  404e58:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  404e5c:	f10b 0b14 	add.w	fp, fp, #20
  404e60:	459c      	cmp	ip, r3
  404e62:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  404e66:	d24c      	bcs.n	404f02 <__multiply+0xfa>
  404e68:	f8cd a004 	str.w	sl, [sp, #4]
  404e6c:	469a      	mov	sl, r3
  404e6e:	f8dc 5000 	ldr.w	r5, [ip]
  404e72:	b2af      	uxth	r7, r5
  404e74:	b1ef      	cbz	r7, 404eb2 <__multiply+0xaa>
  404e76:	2100      	movs	r1, #0
  404e78:	464d      	mov	r5, r9
  404e7a:	465e      	mov	r6, fp
  404e7c:	460c      	mov	r4, r1
  404e7e:	f856 2b04 	ldr.w	r2, [r6], #4
  404e82:	6828      	ldr	r0, [r5, #0]
  404e84:	b293      	uxth	r3, r2
  404e86:	b281      	uxth	r1, r0
  404e88:	fb07 1303 	mla	r3, r7, r3, r1
  404e8c:	0c12      	lsrs	r2, r2, #16
  404e8e:	0c01      	lsrs	r1, r0, #16
  404e90:	4423      	add	r3, r4
  404e92:	fb07 1102 	mla	r1, r7, r2, r1
  404e96:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  404e9a:	b29b      	uxth	r3, r3
  404e9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  404ea0:	45b6      	cmp	lr, r6
  404ea2:	f845 3b04 	str.w	r3, [r5], #4
  404ea6:	ea4f 4411 	mov.w	r4, r1, lsr #16
  404eaa:	d8e8      	bhi.n	404e7e <__multiply+0x76>
  404eac:	602c      	str	r4, [r5, #0]
  404eae:	f8dc 5000 	ldr.w	r5, [ip]
  404eb2:	0c2d      	lsrs	r5, r5, #16
  404eb4:	d01d      	beq.n	404ef2 <__multiply+0xea>
  404eb6:	f8d9 3000 	ldr.w	r3, [r9]
  404eba:	4648      	mov	r0, r9
  404ebc:	461c      	mov	r4, r3
  404ebe:	4659      	mov	r1, fp
  404ec0:	2200      	movs	r2, #0
  404ec2:	880e      	ldrh	r6, [r1, #0]
  404ec4:	0c24      	lsrs	r4, r4, #16
  404ec6:	fb05 4406 	mla	r4, r5, r6, r4
  404eca:	4422      	add	r2, r4
  404ecc:	b29b      	uxth	r3, r3
  404ece:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  404ed2:	f840 3b04 	str.w	r3, [r0], #4
  404ed6:	f851 3b04 	ldr.w	r3, [r1], #4
  404eda:	6804      	ldr	r4, [r0, #0]
  404edc:	0c1b      	lsrs	r3, r3, #16
  404ede:	b2a6      	uxth	r6, r4
  404ee0:	fb05 6303 	mla	r3, r5, r3, r6
  404ee4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  404ee8:	458e      	cmp	lr, r1
  404eea:	ea4f 4213 	mov.w	r2, r3, lsr #16
  404eee:	d8e8      	bhi.n	404ec2 <__multiply+0xba>
  404ef0:	6003      	str	r3, [r0, #0]
  404ef2:	f10c 0c04 	add.w	ip, ip, #4
  404ef6:	45e2      	cmp	sl, ip
  404ef8:	f109 0904 	add.w	r9, r9, #4
  404efc:	d8b7      	bhi.n	404e6e <__multiply+0x66>
  404efe:	f8dd a004 	ldr.w	sl, [sp, #4]
  404f02:	f1b8 0f00 	cmp.w	r8, #0
  404f06:	dd0b      	ble.n	404f20 <__multiply+0x118>
  404f08:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  404f0c:	f1aa 0a04 	sub.w	sl, sl, #4
  404f10:	b11b      	cbz	r3, 404f1a <__multiply+0x112>
  404f12:	e005      	b.n	404f20 <__multiply+0x118>
  404f14:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  404f18:	b913      	cbnz	r3, 404f20 <__multiply+0x118>
  404f1a:	f1b8 0801 	subs.w	r8, r8, #1
  404f1e:	d1f9      	bne.n	404f14 <__multiply+0x10c>
  404f20:	9800      	ldr	r0, [sp, #0]
  404f22:	f8c0 8010 	str.w	r8, [r0, #16]
  404f26:	b003      	add	sp, #12
  404f28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404f2c <__pow5mult>:
  404f2c:	f012 0303 	ands.w	r3, r2, #3
  404f30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404f34:	4614      	mov	r4, r2
  404f36:	4607      	mov	r7, r0
  404f38:	d12e      	bne.n	404f98 <__pow5mult+0x6c>
  404f3a:	460d      	mov	r5, r1
  404f3c:	10a4      	asrs	r4, r4, #2
  404f3e:	d01c      	beq.n	404f7a <__pow5mult+0x4e>
  404f40:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  404f42:	b396      	cbz	r6, 404faa <__pow5mult+0x7e>
  404f44:	07e3      	lsls	r3, r4, #31
  404f46:	f04f 0800 	mov.w	r8, #0
  404f4a:	d406      	bmi.n	404f5a <__pow5mult+0x2e>
  404f4c:	1064      	asrs	r4, r4, #1
  404f4e:	d014      	beq.n	404f7a <__pow5mult+0x4e>
  404f50:	6830      	ldr	r0, [r6, #0]
  404f52:	b1a8      	cbz	r0, 404f80 <__pow5mult+0x54>
  404f54:	4606      	mov	r6, r0
  404f56:	07e3      	lsls	r3, r4, #31
  404f58:	d5f8      	bpl.n	404f4c <__pow5mult+0x20>
  404f5a:	4632      	mov	r2, r6
  404f5c:	4629      	mov	r1, r5
  404f5e:	4638      	mov	r0, r7
  404f60:	f7ff ff52 	bl	404e08 <__multiply>
  404f64:	b1b5      	cbz	r5, 404f94 <__pow5mult+0x68>
  404f66:	686a      	ldr	r2, [r5, #4]
  404f68:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404f6a:	1064      	asrs	r4, r4, #1
  404f6c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404f70:	6029      	str	r1, [r5, #0]
  404f72:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  404f76:	4605      	mov	r5, r0
  404f78:	d1ea      	bne.n	404f50 <__pow5mult+0x24>
  404f7a:	4628      	mov	r0, r5
  404f7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404f80:	4632      	mov	r2, r6
  404f82:	4631      	mov	r1, r6
  404f84:	4638      	mov	r0, r7
  404f86:	f7ff ff3f 	bl	404e08 <__multiply>
  404f8a:	6030      	str	r0, [r6, #0]
  404f8c:	f8c0 8000 	str.w	r8, [r0]
  404f90:	4606      	mov	r6, r0
  404f92:	e7e0      	b.n	404f56 <__pow5mult+0x2a>
  404f94:	4605      	mov	r5, r0
  404f96:	e7d9      	b.n	404f4c <__pow5mult+0x20>
  404f98:	1e5a      	subs	r2, r3, #1
  404f9a:	4d0b      	ldr	r5, [pc, #44]	; (404fc8 <__pow5mult+0x9c>)
  404f9c:	2300      	movs	r3, #0
  404f9e:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  404fa2:	f7ff fe97 	bl	404cd4 <__multadd>
  404fa6:	4605      	mov	r5, r0
  404fa8:	e7c8      	b.n	404f3c <__pow5mult+0x10>
  404faa:	2101      	movs	r1, #1
  404fac:	4638      	mov	r0, r7
  404fae:	f7ff fe61 	bl	404c74 <_Balloc>
  404fb2:	f240 2171 	movw	r1, #625	; 0x271
  404fb6:	2201      	movs	r2, #1
  404fb8:	2300      	movs	r3, #0
  404fba:	6141      	str	r1, [r0, #20]
  404fbc:	6102      	str	r2, [r0, #16]
  404fbe:	4606      	mov	r6, r0
  404fc0:	64b8      	str	r0, [r7, #72]	; 0x48
  404fc2:	6003      	str	r3, [r0, #0]
  404fc4:	e7be      	b.n	404f44 <__pow5mult+0x18>
  404fc6:	bf00      	nop
  404fc8:	00406ed0 	.word	0x00406ed0

00404fcc <__lshift>:
  404fcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404fd0:	4691      	mov	r9, r2
  404fd2:	690a      	ldr	r2, [r1, #16]
  404fd4:	688b      	ldr	r3, [r1, #8]
  404fd6:	ea4f 1469 	mov.w	r4, r9, asr #5
  404fda:	eb04 0802 	add.w	r8, r4, r2
  404fde:	f108 0501 	add.w	r5, r8, #1
  404fe2:	429d      	cmp	r5, r3
  404fe4:	460e      	mov	r6, r1
  404fe6:	4607      	mov	r7, r0
  404fe8:	6849      	ldr	r1, [r1, #4]
  404fea:	dd04      	ble.n	404ff6 <__lshift+0x2a>
  404fec:	005b      	lsls	r3, r3, #1
  404fee:	429d      	cmp	r5, r3
  404ff0:	f101 0101 	add.w	r1, r1, #1
  404ff4:	dcfa      	bgt.n	404fec <__lshift+0x20>
  404ff6:	4638      	mov	r0, r7
  404ff8:	f7ff fe3c 	bl	404c74 <_Balloc>
  404ffc:	2c00      	cmp	r4, #0
  404ffe:	f100 0314 	add.w	r3, r0, #20
  405002:	dd06      	ble.n	405012 <__lshift+0x46>
  405004:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  405008:	2100      	movs	r1, #0
  40500a:	f843 1b04 	str.w	r1, [r3], #4
  40500e:	429a      	cmp	r2, r3
  405010:	d1fb      	bne.n	40500a <__lshift+0x3e>
  405012:	6934      	ldr	r4, [r6, #16]
  405014:	f106 0114 	add.w	r1, r6, #20
  405018:	f019 091f 	ands.w	r9, r9, #31
  40501c:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  405020:	d01d      	beq.n	40505e <__lshift+0x92>
  405022:	f1c9 0c20 	rsb	ip, r9, #32
  405026:	2200      	movs	r2, #0
  405028:	680c      	ldr	r4, [r1, #0]
  40502a:	fa04 f409 	lsl.w	r4, r4, r9
  40502e:	4314      	orrs	r4, r2
  405030:	f843 4b04 	str.w	r4, [r3], #4
  405034:	f851 2b04 	ldr.w	r2, [r1], #4
  405038:	458e      	cmp	lr, r1
  40503a:	fa22 f20c 	lsr.w	r2, r2, ip
  40503e:	d8f3      	bhi.n	405028 <__lshift+0x5c>
  405040:	601a      	str	r2, [r3, #0]
  405042:	b10a      	cbz	r2, 405048 <__lshift+0x7c>
  405044:	f108 0502 	add.w	r5, r8, #2
  405048:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40504a:	6872      	ldr	r2, [r6, #4]
  40504c:	3d01      	subs	r5, #1
  40504e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405052:	6105      	str	r5, [r0, #16]
  405054:	6031      	str	r1, [r6, #0]
  405056:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40505a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40505e:	3b04      	subs	r3, #4
  405060:	f851 2b04 	ldr.w	r2, [r1], #4
  405064:	f843 2f04 	str.w	r2, [r3, #4]!
  405068:	458e      	cmp	lr, r1
  40506a:	d8f9      	bhi.n	405060 <__lshift+0x94>
  40506c:	e7ec      	b.n	405048 <__lshift+0x7c>
  40506e:	bf00      	nop

00405070 <__mcmp>:
  405070:	b430      	push	{r4, r5}
  405072:	690b      	ldr	r3, [r1, #16]
  405074:	4605      	mov	r5, r0
  405076:	6900      	ldr	r0, [r0, #16]
  405078:	1ac0      	subs	r0, r0, r3
  40507a:	d10f      	bne.n	40509c <__mcmp+0x2c>
  40507c:	009b      	lsls	r3, r3, #2
  40507e:	3514      	adds	r5, #20
  405080:	3114      	adds	r1, #20
  405082:	4419      	add	r1, r3
  405084:	442b      	add	r3, r5
  405086:	e001      	b.n	40508c <__mcmp+0x1c>
  405088:	429d      	cmp	r5, r3
  40508a:	d207      	bcs.n	40509c <__mcmp+0x2c>
  40508c:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  405090:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  405094:	4294      	cmp	r4, r2
  405096:	d0f7      	beq.n	405088 <__mcmp+0x18>
  405098:	d302      	bcc.n	4050a0 <__mcmp+0x30>
  40509a:	2001      	movs	r0, #1
  40509c:	bc30      	pop	{r4, r5}
  40509e:	4770      	bx	lr
  4050a0:	f04f 30ff 	mov.w	r0, #4294967295
  4050a4:	e7fa      	b.n	40509c <__mcmp+0x2c>
  4050a6:	bf00      	nop

004050a8 <__mdiff>:
  4050a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4050ac:	690f      	ldr	r7, [r1, #16]
  4050ae:	460e      	mov	r6, r1
  4050b0:	6911      	ldr	r1, [r2, #16]
  4050b2:	1a7f      	subs	r7, r7, r1
  4050b4:	2f00      	cmp	r7, #0
  4050b6:	4690      	mov	r8, r2
  4050b8:	d117      	bne.n	4050ea <__mdiff+0x42>
  4050ba:	0089      	lsls	r1, r1, #2
  4050bc:	f106 0514 	add.w	r5, r6, #20
  4050c0:	f102 0e14 	add.w	lr, r2, #20
  4050c4:	186b      	adds	r3, r5, r1
  4050c6:	4471      	add	r1, lr
  4050c8:	e001      	b.n	4050ce <__mdiff+0x26>
  4050ca:	429d      	cmp	r5, r3
  4050cc:	d25c      	bcs.n	405188 <__mdiff+0xe0>
  4050ce:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4050d2:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  4050d6:	42a2      	cmp	r2, r4
  4050d8:	d0f7      	beq.n	4050ca <__mdiff+0x22>
  4050da:	d25e      	bcs.n	40519a <__mdiff+0xf2>
  4050dc:	4633      	mov	r3, r6
  4050de:	462c      	mov	r4, r5
  4050e0:	4646      	mov	r6, r8
  4050e2:	4675      	mov	r5, lr
  4050e4:	4698      	mov	r8, r3
  4050e6:	2701      	movs	r7, #1
  4050e8:	e005      	b.n	4050f6 <__mdiff+0x4e>
  4050ea:	db58      	blt.n	40519e <__mdiff+0xf6>
  4050ec:	f106 0514 	add.w	r5, r6, #20
  4050f0:	f108 0414 	add.w	r4, r8, #20
  4050f4:	2700      	movs	r7, #0
  4050f6:	6871      	ldr	r1, [r6, #4]
  4050f8:	f7ff fdbc 	bl	404c74 <_Balloc>
  4050fc:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405100:	6936      	ldr	r6, [r6, #16]
  405102:	60c7      	str	r7, [r0, #12]
  405104:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  405108:	46a6      	mov	lr, r4
  40510a:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  40510e:	f100 0414 	add.w	r4, r0, #20
  405112:	2300      	movs	r3, #0
  405114:	f85e 1b04 	ldr.w	r1, [lr], #4
  405118:	f855 8b04 	ldr.w	r8, [r5], #4
  40511c:	b28a      	uxth	r2, r1
  40511e:	fa13 f388 	uxtah	r3, r3, r8
  405122:	0c09      	lsrs	r1, r1, #16
  405124:	1a9a      	subs	r2, r3, r2
  405126:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  40512a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40512e:	b292      	uxth	r2, r2
  405130:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  405134:	45f4      	cmp	ip, lr
  405136:	f844 2b04 	str.w	r2, [r4], #4
  40513a:	ea4f 4323 	mov.w	r3, r3, asr #16
  40513e:	d8e9      	bhi.n	405114 <__mdiff+0x6c>
  405140:	42af      	cmp	r7, r5
  405142:	d917      	bls.n	405174 <__mdiff+0xcc>
  405144:	46a4      	mov	ip, r4
  405146:	46ae      	mov	lr, r5
  405148:	f85e 2b04 	ldr.w	r2, [lr], #4
  40514c:	fa13 f382 	uxtah	r3, r3, r2
  405150:	1419      	asrs	r1, r3, #16
  405152:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  405156:	b29b      	uxth	r3, r3
  405158:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  40515c:	4577      	cmp	r7, lr
  40515e:	f84c 2b04 	str.w	r2, [ip], #4
  405162:	ea4f 4321 	mov.w	r3, r1, asr #16
  405166:	d8ef      	bhi.n	405148 <__mdiff+0xa0>
  405168:	43ed      	mvns	r5, r5
  40516a:	442f      	add	r7, r5
  40516c:	f027 0703 	bic.w	r7, r7, #3
  405170:	3704      	adds	r7, #4
  405172:	443c      	add	r4, r7
  405174:	3c04      	subs	r4, #4
  405176:	b922      	cbnz	r2, 405182 <__mdiff+0xda>
  405178:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  40517c:	3e01      	subs	r6, #1
  40517e:	2b00      	cmp	r3, #0
  405180:	d0fa      	beq.n	405178 <__mdiff+0xd0>
  405182:	6106      	str	r6, [r0, #16]
  405184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405188:	2100      	movs	r1, #0
  40518a:	f7ff fd73 	bl	404c74 <_Balloc>
  40518e:	2201      	movs	r2, #1
  405190:	2300      	movs	r3, #0
  405192:	6102      	str	r2, [r0, #16]
  405194:	6143      	str	r3, [r0, #20]
  405196:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40519a:	4674      	mov	r4, lr
  40519c:	e7ab      	b.n	4050f6 <__mdiff+0x4e>
  40519e:	4633      	mov	r3, r6
  4051a0:	f106 0414 	add.w	r4, r6, #20
  4051a4:	f102 0514 	add.w	r5, r2, #20
  4051a8:	4616      	mov	r6, r2
  4051aa:	2701      	movs	r7, #1
  4051ac:	4698      	mov	r8, r3
  4051ae:	e7a2      	b.n	4050f6 <__mdiff+0x4e>

004051b0 <__d2b>:
  4051b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4051b4:	b082      	sub	sp, #8
  4051b6:	2101      	movs	r1, #1
  4051b8:	461c      	mov	r4, r3
  4051ba:	f3c3 570a 	ubfx	r7, r3, #20, #11
  4051be:	4615      	mov	r5, r2
  4051c0:	9e08      	ldr	r6, [sp, #32]
  4051c2:	f7ff fd57 	bl	404c74 <_Balloc>
  4051c6:	f3c4 0413 	ubfx	r4, r4, #0, #20
  4051ca:	4680      	mov	r8, r0
  4051cc:	b10f      	cbz	r7, 4051d2 <__d2b+0x22>
  4051ce:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  4051d2:	9401      	str	r4, [sp, #4]
  4051d4:	b31d      	cbz	r5, 40521e <__d2b+0x6e>
  4051d6:	a802      	add	r0, sp, #8
  4051d8:	f840 5d08 	str.w	r5, [r0, #-8]!
  4051dc:	f7ff fdda 	bl	404d94 <__lo0bits>
  4051e0:	2800      	cmp	r0, #0
  4051e2:	d134      	bne.n	40524e <__d2b+0x9e>
  4051e4:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4051e8:	f8c8 2014 	str.w	r2, [r8, #20]
  4051ec:	2b00      	cmp	r3, #0
  4051ee:	bf0c      	ite	eq
  4051f0:	2101      	moveq	r1, #1
  4051f2:	2102      	movne	r1, #2
  4051f4:	f8c8 3018 	str.w	r3, [r8, #24]
  4051f8:	f8c8 1010 	str.w	r1, [r8, #16]
  4051fc:	b9df      	cbnz	r7, 405236 <__d2b+0x86>
  4051fe:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  405202:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  405206:	6030      	str	r0, [r6, #0]
  405208:	6918      	ldr	r0, [r3, #16]
  40520a:	f7ff fda3 	bl	404d54 <__hi0bits>
  40520e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405210:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  405214:	6018      	str	r0, [r3, #0]
  405216:	4640      	mov	r0, r8
  405218:	b002      	add	sp, #8
  40521a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40521e:	a801      	add	r0, sp, #4
  405220:	f7ff fdb8 	bl	404d94 <__lo0bits>
  405224:	9b01      	ldr	r3, [sp, #4]
  405226:	f8c8 3014 	str.w	r3, [r8, #20]
  40522a:	2101      	movs	r1, #1
  40522c:	3020      	adds	r0, #32
  40522e:	f8c8 1010 	str.w	r1, [r8, #16]
  405232:	2f00      	cmp	r7, #0
  405234:	d0e3      	beq.n	4051fe <__d2b+0x4e>
  405236:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405238:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  40523c:	4407      	add	r7, r0
  40523e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  405242:	6037      	str	r7, [r6, #0]
  405244:	6018      	str	r0, [r3, #0]
  405246:	4640      	mov	r0, r8
  405248:	b002      	add	sp, #8
  40524a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40524e:	e89d 000a 	ldmia.w	sp, {r1, r3}
  405252:	f1c0 0220 	rsb	r2, r0, #32
  405256:	fa03 f202 	lsl.w	r2, r3, r2
  40525a:	430a      	orrs	r2, r1
  40525c:	40c3      	lsrs	r3, r0
  40525e:	9301      	str	r3, [sp, #4]
  405260:	f8c8 2014 	str.w	r2, [r8, #20]
  405264:	e7c2      	b.n	4051ec <__d2b+0x3c>
  405266:	bf00      	nop
	...

00405280 <strlen>:
  405280:	f890 f000 	pld	[r0]
  405284:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  405288:	f020 0107 	bic.w	r1, r0, #7
  40528c:	f06f 0c00 	mvn.w	ip, #0
  405290:	f010 0407 	ands.w	r4, r0, #7
  405294:	f891 f020 	pld	[r1, #32]
  405298:	f040 8049 	bne.w	40532e <strlen+0xae>
  40529c:	f04f 0400 	mov.w	r4, #0
  4052a0:	f06f 0007 	mvn.w	r0, #7
  4052a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4052a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4052ac:	f100 0008 	add.w	r0, r0, #8
  4052b0:	fa82 f24c 	uadd8	r2, r2, ip
  4052b4:	faa4 f28c 	sel	r2, r4, ip
  4052b8:	fa83 f34c 	uadd8	r3, r3, ip
  4052bc:	faa2 f38c 	sel	r3, r2, ip
  4052c0:	bb4b      	cbnz	r3, 405316 <strlen+0x96>
  4052c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4052c6:	fa82 f24c 	uadd8	r2, r2, ip
  4052ca:	f100 0008 	add.w	r0, r0, #8
  4052ce:	faa4 f28c 	sel	r2, r4, ip
  4052d2:	fa83 f34c 	uadd8	r3, r3, ip
  4052d6:	faa2 f38c 	sel	r3, r2, ip
  4052da:	b9e3      	cbnz	r3, 405316 <strlen+0x96>
  4052dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4052e0:	fa82 f24c 	uadd8	r2, r2, ip
  4052e4:	f100 0008 	add.w	r0, r0, #8
  4052e8:	faa4 f28c 	sel	r2, r4, ip
  4052ec:	fa83 f34c 	uadd8	r3, r3, ip
  4052f0:	faa2 f38c 	sel	r3, r2, ip
  4052f4:	b97b      	cbnz	r3, 405316 <strlen+0x96>
  4052f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4052fa:	f101 0120 	add.w	r1, r1, #32
  4052fe:	fa82 f24c 	uadd8	r2, r2, ip
  405302:	f100 0008 	add.w	r0, r0, #8
  405306:	faa4 f28c 	sel	r2, r4, ip
  40530a:	fa83 f34c 	uadd8	r3, r3, ip
  40530e:	faa2 f38c 	sel	r3, r2, ip
  405312:	2b00      	cmp	r3, #0
  405314:	d0c6      	beq.n	4052a4 <strlen+0x24>
  405316:	2a00      	cmp	r2, #0
  405318:	bf04      	itt	eq
  40531a:	3004      	addeq	r0, #4
  40531c:	461a      	moveq	r2, r3
  40531e:	ba12      	rev	r2, r2
  405320:	fab2 f282 	clz	r2, r2
  405324:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  405328:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40532c:	4770      	bx	lr
  40532e:	e9d1 2300 	ldrd	r2, r3, [r1]
  405332:	f004 0503 	and.w	r5, r4, #3
  405336:	f1c4 0000 	rsb	r0, r4, #0
  40533a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40533e:	f014 0f04 	tst.w	r4, #4
  405342:	f891 f040 	pld	[r1, #64]	; 0x40
  405346:	fa0c f505 	lsl.w	r5, ip, r5
  40534a:	ea62 0205 	orn	r2, r2, r5
  40534e:	bf1c      	itt	ne
  405350:	ea63 0305 	ornne	r3, r3, r5
  405354:	4662      	movne	r2, ip
  405356:	f04f 0400 	mov.w	r4, #0
  40535a:	e7a9      	b.n	4052b0 <strlen+0x30>

0040535c <__ssprint_r>:
  40535c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405360:	6893      	ldr	r3, [r2, #8]
  405362:	b083      	sub	sp, #12
  405364:	4690      	mov	r8, r2
  405366:	2b00      	cmp	r3, #0
  405368:	d070      	beq.n	40544c <__ssprint_r+0xf0>
  40536a:	4682      	mov	sl, r0
  40536c:	460c      	mov	r4, r1
  40536e:	6817      	ldr	r7, [r2, #0]
  405370:	688d      	ldr	r5, [r1, #8]
  405372:	6808      	ldr	r0, [r1, #0]
  405374:	e042      	b.n	4053fc <__ssprint_r+0xa0>
  405376:	89a3      	ldrh	r3, [r4, #12]
  405378:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40537c:	d02e      	beq.n	4053dc <__ssprint_r+0x80>
  40537e:	6965      	ldr	r5, [r4, #20]
  405380:	6921      	ldr	r1, [r4, #16]
  405382:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  405386:	eba0 0b01 	sub.w	fp, r0, r1
  40538a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40538e:	f10b 0001 	add.w	r0, fp, #1
  405392:	106d      	asrs	r5, r5, #1
  405394:	4430      	add	r0, r6
  405396:	42a8      	cmp	r0, r5
  405398:	462a      	mov	r2, r5
  40539a:	bf84      	itt	hi
  40539c:	4605      	movhi	r5, r0
  40539e:	462a      	movhi	r2, r5
  4053a0:	055b      	lsls	r3, r3, #21
  4053a2:	d538      	bpl.n	405416 <__ssprint_r+0xba>
  4053a4:	4611      	mov	r1, r2
  4053a6:	4650      	mov	r0, sl
  4053a8:	f7fc fcd4 	bl	401d54 <_malloc_r>
  4053ac:	2800      	cmp	r0, #0
  4053ae:	d03c      	beq.n	40542a <__ssprint_r+0xce>
  4053b0:	465a      	mov	r2, fp
  4053b2:	6921      	ldr	r1, [r4, #16]
  4053b4:	9001      	str	r0, [sp, #4]
  4053b6:	f7ff fbc3 	bl	404b40 <memcpy>
  4053ba:	89a2      	ldrh	r2, [r4, #12]
  4053bc:	9b01      	ldr	r3, [sp, #4]
  4053be:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4053c2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4053c6:	81a2      	strh	r2, [r4, #12]
  4053c8:	eba5 020b 	sub.w	r2, r5, fp
  4053cc:	eb03 000b 	add.w	r0, r3, fp
  4053d0:	6165      	str	r5, [r4, #20]
  4053d2:	6123      	str	r3, [r4, #16]
  4053d4:	6020      	str	r0, [r4, #0]
  4053d6:	60a2      	str	r2, [r4, #8]
  4053d8:	4635      	mov	r5, r6
  4053da:	46b3      	mov	fp, r6
  4053dc:	465a      	mov	r2, fp
  4053de:	4649      	mov	r1, r9
  4053e0:	f000 f8e2 	bl	4055a8 <memmove>
  4053e4:	f8d8 3008 	ldr.w	r3, [r8, #8]
  4053e8:	68a2      	ldr	r2, [r4, #8]
  4053ea:	6820      	ldr	r0, [r4, #0]
  4053ec:	1b55      	subs	r5, r2, r5
  4053ee:	4458      	add	r0, fp
  4053f0:	1b9e      	subs	r6, r3, r6
  4053f2:	60a5      	str	r5, [r4, #8]
  4053f4:	6020      	str	r0, [r4, #0]
  4053f6:	f8c8 6008 	str.w	r6, [r8, #8]
  4053fa:	b33e      	cbz	r6, 40544c <__ssprint_r+0xf0>
  4053fc:	687e      	ldr	r6, [r7, #4]
  4053fe:	463b      	mov	r3, r7
  405400:	3708      	adds	r7, #8
  405402:	2e00      	cmp	r6, #0
  405404:	d0fa      	beq.n	4053fc <__ssprint_r+0xa0>
  405406:	42ae      	cmp	r6, r5
  405408:	f8d3 9000 	ldr.w	r9, [r3]
  40540c:	46ab      	mov	fp, r5
  40540e:	d2b2      	bcs.n	405376 <__ssprint_r+0x1a>
  405410:	4635      	mov	r5, r6
  405412:	46b3      	mov	fp, r6
  405414:	e7e2      	b.n	4053dc <__ssprint_r+0x80>
  405416:	4650      	mov	r0, sl
  405418:	f000 f92a 	bl	405670 <_realloc_r>
  40541c:	4603      	mov	r3, r0
  40541e:	2800      	cmp	r0, #0
  405420:	d1d2      	bne.n	4053c8 <__ssprint_r+0x6c>
  405422:	6921      	ldr	r1, [r4, #16]
  405424:	4650      	mov	r0, sl
  405426:	f7ff fa3f 	bl	4048a8 <_free_r>
  40542a:	230c      	movs	r3, #12
  40542c:	f8ca 3000 	str.w	r3, [sl]
  405430:	89a3      	ldrh	r3, [r4, #12]
  405432:	2200      	movs	r2, #0
  405434:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405438:	f04f 30ff 	mov.w	r0, #4294967295
  40543c:	81a3      	strh	r3, [r4, #12]
  40543e:	f8c8 2008 	str.w	r2, [r8, #8]
  405442:	f8c8 2004 	str.w	r2, [r8, #4]
  405446:	b003      	add	sp, #12
  405448:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40544c:	2000      	movs	r0, #0
  40544e:	f8c8 0004 	str.w	r0, [r8, #4]
  405452:	b003      	add	sp, #12
  405454:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405458 <__register_exitproc>:
  405458:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40545c:	4d2c      	ldr	r5, [pc, #176]	; (405510 <__register_exitproc+0xb8>)
  40545e:	4606      	mov	r6, r0
  405460:	6828      	ldr	r0, [r5, #0]
  405462:	4698      	mov	r8, r3
  405464:	460f      	mov	r7, r1
  405466:	4691      	mov	r9, r2
  405468:	f7ff fb12 	bl	404a90 <__retarget_lock_acquire_recursive>
  40546c:	4b29      	ldr	r3, [pc, #164]	; (405514 <__register_exitproc+0xbc>)
  40546e:	681c      	ldr	r4, [r3, #0]
  405470:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  405474:	2b00      	cmp	r3, #0
  405476:	d03e      	beq.n	4054f6 <__register_exitproc+0x9e>
  405478:	685a      	ldr	r2, [r3, #4]
  40547a:	2a1f      	cmp	r2, #31
  40547c:	dc1c      	bgt.n	4054b8 <__register_exitproc+0x60>
  40547e:	f102 0e01 	add.w	lr, r2, #1
  405482:	b176      	cbz	r6, 4054a2 <__register_exitproc+0x4a>
  405484:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405488:	2401      	movs	r4, #1
  40548a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40548e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  405492:	4094      	lsls	r4, r2
  405494:	4320      	orrs	r0, r4
  405496:	2e02      	cmp	r6, #2
  405498:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40549c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4054a0:	d023      	beq.n	4054ea <__register_exitproc+0x92>
  4054a2:	3202      	adds	r2, #2
  4054a4:	f8c3 e004 	str.w	lr, [r3, #4]
  4054a8:	6828      	ldr	r0, [r5, #0]
  4054aa:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4054ae:	f7ff faf1 	bl	404a94 <__retarget_lock_release_recursive>
  4054b2:	2000      	movs	r0, #0
  4054b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4054b8:	4b17      	ldr	r3, [pc, #92]	; (405518 <__register_exitproc+0xc0>)
  4054ba:	b30b      	cbz	r3, 405500 <__register_exitproc+0xa8>
  4054bc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4054c0:	f7fc fc40 	bl	401d44 <malloc>
  4054c4:	4603      	mov	r3, r0
  4054c6:	b1d8      	cbz	r0, 405500 <__register_exitproc+0xa8>
  4054c8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4054cc:	6002      	str	r2, [r0, #0]
  4054ce:	2100      	movs	r1, #0
  4054d0:	6041      	str	r1, [r0, #4]
  4054d2:	460a      	mov	r2, r1
  4054d4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4054d8:	f04f 0e01 	mov.w	lr, #1
  4054dc:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4054e0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4054e4:	2e00      	cmp	r6, #0
  4054e6:	d0dc      	beq.n	4054a2 <__register_exitproc+0x4a>
  4054e8:	e7cc      	b.n	405484 <__register_exitproc+0x2c>
  4054ea:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4054ee:	430c      	orrs	r4, r1
  4054f0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4054f4:	e7d5      	b.n	4054a2 <__register_exitproc+0x4a>
  4054f6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4054fa:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4054fe:	e7bb      	b.n	405478 <__register_exitproc+0x20>
  405500:	6828      	ldr	r0, [r5, #0]
  405502:	f7ff fac7 	bl	404a94 <__retarget_lock_release_recursive>
  405506:	f04f 30ff 	mov.w	r0, #4294967295
  40550a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40550e:	bf00      	nop
  405510:	20400860 	.word	0x20400860
  405514:	00406d68 	.word	0x00406d68
  405518:	00401d45 	.word	0x00401d45

0040551c <_calloc_r>:
  40551c:	b510      	push	{r4, lr}
  40551e:	fb02 f101 	mul.w	r1, r2, r1
  405522:	f7fc fc17 	bl	401d54 <_malloc_r>
  405526:	4604      	mov	r4, r0
  405528:	b1d8      	cbz	r0, 405562 <_calloc_r+0x46>
  40552a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40552e:	f022 0203 	bic.w	r2, r2, #3
  405532:	3a04      	subs	r2, #4
  405534:	2a24      	cmp	r2, #36	; 0x24
  405536:	d818      	bhi.n	40556a <_calloc_r+0x4e>
  405538:	2a13      	cmp	r2, #19
  40553a:	d914      	bls.n	405566 <_calloc_r+0x4a>
  40553c:	2300      	movs	r3, #0
  40553e:	2a1b      	cmp	r2, #27
  405540:	6003      	str	r3, [r0, #0]
  405542:	6043      	str	r3, [r0, #4]
  405544:	d916      	bls.n	405574 <_calloc_r+0x58>
  405546:	2a24      	cmp	r2, #36	; 0x24
  405548:	6083      	str	r3, [r0, #8]
  40554a:	60c3      	str	r3, [r0, #12]
  40554c:	bf11      	iteee	ne
  40554e:	f100 0210 	addne.w	r2, r0, #16
  405552:	6103      	streq	r3, [r0, #16]
  405554:	6143      	streq	r3, [r0, #20]
  405556:	f100 0218 	addeq.w	r2, r0, #24
  40555a:	2300      	movs	r3, #0
  40555c:	6013      	str	r3, [r2, #0]
  40555e:	6053      	str	r3, [r2, #4]
  405560:	6093      	str	r3, [r2, #8]
  405562:	4620      	mov	r0, r4
  405564:	bd10      	pop	{r4, pc}
  405566:	4602      	mov	r2, r0
  405568:	e7f7      	b.n	40555a <_calloc_r+0x3e>
  40556a:	2100      	movs	r1, #0
  40556c:	f7fc fea2 	bl	4022b4 <memset>
  405570:	4620      	mov	r0, r4
  405572:	bd10      	pop	{r4, pc}
  405574:	f100 0208 	add.w	r2, r0, #8
  405578:	e7ef      	b.n	40555a <_calloc_r+0x3e>
  40557a:	bf00      	nop

0040557c <__ascii_mbtowc>:
  40557c:	b082      	sub	sp, #8
  40557e:	b149      	cbz	r1, 405594 <__ascii_mbtowc+0x18>
  405580:	b15a      	cbz	r2, 40559a <__ascii_mbtowc+0x1e>
  405582:	b16b      	cbz	r3, 4055a0 <__ascii_mbtowc+0x24>
  405584:	7813      	ldrb	r3, [r2, #0]
  405586:	600b      	str	r3, [r1, #0]
  405588:	7812      	ldrb	r2, [r2, #0]
  40558a:	1c10      	adds	r0, r2, #0
  40558c:	bf18      	it	ne
  40558e:	2001      	movne	r0, #1
  405590:	b002      	add	sp, #8
  405592:	4770      	bx	lr
  405594:	a901      	add	r1, sp, #4
  405596:	2a00      	cmp	r2, #0
  405598:	d1f3      	bne.n	405582 <__ascii_mbtowc+0x6>
  40559a:	4610      	mov	r0, r2
  40559c:	b002      	add	sp, #8
  40559e:	4770      	bx	lr
  4055a0:	f06f 0001 	mvn.w	r0, #1
  4055a4:	e7f4      	b.n	405590 <__ascii_mbtowc+0x14>
  4055a6:	bf00      	nop

004055a8 <memmove>:
  4055a8:	4288      	cmp	r0, r1
  4055aa:	b5f0      	push	{r4, r5, r6, r7, lr}
  4055ac:	d90d      	bls.n	4055ca <memmove+0x22>
  4055ae:	188b      	adds	r3, r1, r2
  4055b0:	4298      	cmp	r0, r3
  4055b2:	d20a      	bcs.n	4055ca <memmove+0x22>
  4055b4:	1884      	adds	r4, r0, r2
  4055b6:	2a00      	cmp	r2, #0
  4055b8:	d051      	beq.n	40565e <memmove+0xb6>
  4055ba:	4622      	mov	r2, r4
  4055bc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4055c0:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4055c4:	4299      	cmp	r1, r3
  4055c6:	d1f9      	bne.n	4055bc <memmove+0x14>
  4055c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4055ca:	2a0f      	cmp	r2, #15
  4055cc:	d948      	bls.n	405660 <memmove+0xb8>
  4055ce:	ea41 0300 	orr.w	r3, r1, r0
  4055d2:	079b      	lsls	r3, r3, #30
  4055d4:	d146      	bne.n	405664 <memmove+0xbc>
  4055d6:	f100 0410 	add.w	r4, r0, #16
  4055da:	f101 0310 	add.w	r3, r1, #16
  4055de:	4615      	mov	r5, r2
  4055e0:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4055e4:	f844 6c10 	str.w	r6, [r4, #-16]
  4055e8:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4055ec:	f844 6c0c 	str.w	r6, [r4, #-12]
  4055f0:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4055f4:	f844 6c08 	str.w	r6, [r4, #-8]
  4055f8:	3d10      	subs	r5, #16
  4055fa:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4055fe:	f844 6c04 	str.w	r6, [r4, #-4]
  405602:	2d0f      	cmp	r5, #15
  405604:	f103 0310 	add.w	r3, r3, #16
  405608:	f104 0410 	add.w	r4, r4, #16
  40560c:	d8e8      	bhi.n	4055e0 <memmove+0x38>
  40560e:	f1a2 0310 	sub.w	r3, r2, #16
  405612:	f023 030f 	bic.w	r3, r3, #15
  405616:	f002 0e0f 	and.w	lr, r2, #15
  40561a:	3310      	adds	r3, #16
  40561c:	f1be 0f03 	cmp.w	lr, #3
  405620:	4419      	add	r1, r3
  405622:	4403      	add	r3, r0
  405624:	d921      	bls.n	40566a <memmove+0xc2>
  405626:	1f1e      	subs	r6, r3, #4
  405628:	460d      	mov	r5, r1
  40562a:	4674      	mov	r4, lr
  40562c:	3c04      	subs	r4, #4
  40562e:	f855 7b04 	ldr.w	r7, [r5], #4
  405632:	f846 7f04 	str.w	r7, [r6, #4]!
  405636:	2c03      	cmp	r4, #3
  405638:	d8f8      	bhi.n	40562c <memmove+0x84>
  40563a:	f1ae 0404 	sub.w	r4, lr, #4
  40563e:	f024 0403 	bic.w	r4, r4, #3
  405642:	3404      	adds	r4, #4
  405644:	4421      	add	r1, r4
  405646:	4423      	add	r3, r4
  405648:	f002 0203 	and.w	r2, r2, #3
  40564c:	b162      	cbz	r2, 405668 <memmove+0xc0>
  40564e:	3b01      	subs	r3, #1
  405650:	440a      	add	r2, r1
  405652:	f811 4b01 	ldrb.w	r4, [r1], #1
  405656:	f803 4f01 	strb.w	r4, [r3, #1]!
  40565a:	428a      	cmp	r2, r1
  40565c:	d1f9      	bne.n	405652 <memmove+0xaa>
  40565e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405660:	4603      	mov	r3, r0
  405662:	e7f3      	b.n	40564c <memmove+0xa4>
  405664:	4603      	mov	r3, r0
  405666:	e7f2      	b.n	40564e <memmove+0xa6>
  405668:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40566a:	4672      	mov	r2, lr
  40566c:	e7ee      	b.n	40564c <memmove+0xa4>
  40566e:	bf00      	nop

00405670 <_realloc_r>:
  405670:	2900      	cmp	r1, #0
  405672:	f000 8095 	beq.w	4057a0 <_realloc_r+0x130>
  405676:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40567a:	460d      	mov	r5, r1
  40567c:	4616      	mov	r6, r2
  40567e:	b083      	sub	sp, #12
  405680:	4680      	mov	r8, r0
  405682:	f106 070b 	add.w	r7, r6, #11
  405686:	f7fc fe63 	bl	402350 <__malloc_lock>
  40568a:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40568e:	2f16      	cmp	r7, #22
  405690:	f02e 0403 	bic.w	r4, lr, #3
  405694:	f1a5 0908 	sub.w	r9, r5, #8
  405698:	d83c      	bhi.n	405714 <_realloc_r+0xa4>
  40569a:	2210      	movs	r2, #16
  40569c:	4617      	mov	r7, r2
  40569e:	42be      	cmp	r6, r7
  4056a0:	d83d      	bhi.n	40571e <_realloc_r+0xae>
  4056a2:	4294      	cmp	r4, r2
  4056a4:	da43      	bge.n	40572e <_realloc_r+0xbe>
  4056a6:	4bc4      	ldr	r3, [pc, #784]	; (4059b8 <_realloc_r+0x348>)
  4056a8:	6899      	ldr	r1, [r3, #8]
  4056aa:	eb09 0004 	add.w	r0, r9, r4
  4056ae:	4288      	cmp	r0, r1
  4056b0:	f000 80b4 	beq.w	40581c <_realloc_r+0x1ac>
  4056b4:	6843      	ldr	r3, [r0, #4]
  4056b6:	f023 0101 	bic.w	r1, r3, #1
  4056ba:	4401      	add	r1, r0
  4056bc:	6849      	ldr	r1, [r1, #4]
  4056be:	07c9      	lsls	r1, r1, #31
  4056c0:	d54c      	bpl.n	40575c <_realloc_r+0xec>
  4056c2:	f01e 0f01 	tst.w	lr, #1
  4056c6:	f000 809b 	beq.w	405800 <_realloc_r+0x190>
  4056ca:	4631      	mov	r1, r6
  4056cc:	4640      	mov	r0, r8
  4056ce:	f7fc fb41 	bl	401d54 <_malloc_r>
  4056d2:	4606      	mov	r6, r0
  4056d4:	2800      	cmp	r0, #0
  4056d6:	d03a      	beq.n	40574e <_realloc_r+0xde>
  4056d8:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4056dc:	f023 0301 	bic.w	r3, r3, #1
  4056e0:	444b      	add	r3, r9
  4056e2:	f1a0 0208 	sub.w	r2, r0, #8
  4056e6:	429a      	cmp	r2, r3
  4056e8:	f000 8121 	beq.w	40592e <_realloc_r+0x2be>
  4056ec:	1f22      	subs	r2, r4, #4
  4056ee:	2a24      	cmp	r2, #36	; 0x24
  4056f0:	f200 8107 	bhi.w	405902 <_realloc_r+0x292>
  4056f4:	2a13      	cmp	r2, #19
  4056f6:	f200 80db 	bhi.w	4058b0 <_realloc_r+0x240>
  4056fa:	4603      	mov	r3, r0
  4056fc:	462a      	mov	r2, r5
  4056fe:	6811      	ldr	r1, [r2, #0]
  405700:	6019      	str	r1, [r3, #0]
  405702:	6851      	ldr	r1, [r2, #4]
  405704:	6059      	str	r1, [r3, #4]
  405706:	6892      	ldr	r2, [r2, #8]
  405708:	609a      	str	r2, [r3, #8]
  40570a:	4629      	mov	r1, r5
  40570c:	4640      	mov	r0, r8
  40570e:	f7ff f8cb 	bl	4048a8 <_free_r>
  405712:	e01c      	b.n	40574e <_realloc_r+0xde>
  405714:	f027 0707 	bic.w	r7, r7, #7
  405718:	2f00      	cmp	r7, #0
  40571a:	463a      	mov	r2, r7
  40571c:	dabf      	bge.n	40569e <_realloc_r+0x2e>
  40571e:	2600      	movs	r6, #0
  405720:	230c      	movs	r3, #12
  405722:	4630      	mov	r0, r6
  405724:	f8c8 3000 	str.w	r3, [r8]
  405728:	b003      	add	sp, #12
  40572a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40572e:	462e      	mov	r6, r5
  405730:	1be3      	subs	r3, r4, r7
  405732:	2b0f      	cmp	r3, #15
  405734:	d81e      	bhi.n	405774 <_realloc_r+0x104>
  405736:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40573a:	f003 0301 	and.w	r3, r3, #1
  40573e:	4323      	orrs	r3, r4
  405740:	444c      	add	r4, r9
  405742:	f8c9 3004 	str.w	r3, [r9, #4]
  405746:	6863      	ldr	r3, [r4, #4]
  405748:	f043 0301 	orr.w	r3, r3, #1
  40574c:	6063      	str	r3, [r4, #4]
  40574e:	4640      	mov	r0, r8
  405750:	f7fc fe04 	bl	40235c <__malloc_unlock>
  405754:	4630      	mov	r0, r6
  405756:	b003      	add	sp, #12
  405758:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40575c:	f023 0303 	bic.w	r3, r3, #3
  405760:	18e1      	adds	r1, r4, r3
  405762:	4291      	cmp	r1, r2
  405764:	db1f      	blt.n	4057a6 <_realloc_r+0x136>
  405766:	68c3      	ldr	r3, [r0, #12]
  405768:	6882      	ldr	r2, [r0, #8]
  40576a:	462e      	mov	r6, r5
  40576c:	60d3      	str	r3, [r2, #12]
  40576e:	460c      	mov	r4, r1
  405770:	609a      	str	r2, [r3, #8]
  405772:	e7dd      	b.n	405730 <_realloc_r+0xc0>
  405774:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405778:	eb09 0107 	add.w	r1, r9, r7
  40577c:	f002 0201 	and.w	r2, r2, #1
  405780:	444c      	add	r4, r9
  405782:	f043 0301 	orr.w	r3, r3, #1
  405786:	4317      	orrs	r7, r2
  405788:	f8c9 7004 	str.w	r7, [r9, #4]
  40578c:	604b      	str	r3, [r1, #4]
  40578e:	6863      	ldr	r3, [r4, #4]
  405790:	f043 0301 	orr.w	r3, r3, #1
  405794:	3108      	adds	r1, #8
  405796:	6063      	str	r3, [r4, #4]
  405798:	4640      	mov	r0, r8
  40579a:	f7ff f885 	bl	4048a8 <_free_r>
  40579e:	e7d6      	b.n	40574e <_realloc_r+0xde>
  4057a0:	4611      	mov	r1, r2
  4057a2:	f7fc bad7 	b.w	401d54 <_malloc_r>
  4057a6:	f01e 0f01 	tst.w	lr, #1
  4057aa:	d18e      	bne.n	4056ca <_realloc_r+0x5a>
  4057ac:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4057b0:	eba9 0a01 	sub.w	sl, r9, r1
  4057b4:	f8da 1004 	ldr.w	r1, [sl, #4]
  4057b8:	f021 0103 	bic.w	r1, r1, #3
  4057bc:	440b      	add	r3, r1
  4057be:	4423      	add	r3, r4
  4057c0:	4293      	cmp	r3, r2
  4057c2:	db25      	blt.n	405810 <_realloc_r+0x1a0>
  4057c4:	68c2      	ldr	r2, [r0, #12]
  4057c6:	6881      	ldr	r1, [r0, #8]
  4057c8:	4656      	mov	r6, sl
  4057ca:	60ca      	str	r2, [r1, #12]
  4057cc:	6091      	str	r1, [r2, #8]
  4057ce:	f8da 100c 	ldr.w	r1, [sl, #12]
  4057d2:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4057d6:	1f22      	subs	r2, r4, #4
  4057d8:	2a24      	cmp	r2, #36	; 0x24
  4057da:	60c1      	str	r1, [r0, #12]
  4057dc:	6088      	str	r0, [r1, #8]
  4057de:	f200 8094 	bhi.w	40590a <_realloc_r+0x29a>
  4057e2:	2a13      	cmp	r2, #19
  4057e4:	d96f      	bls.n	4058c6 <_realloc_r+0x256>
  4057e6:	6829      	ldr	r1, [r5, #0]
  4057e8:	f8ca 1008 	str.w	r1, [sl, #8]
  4057ec:	6869      	ldr	r1, [r5, #4]
  4057ee:	f8ca 100c 	str.w	r1, [sl, #12]
  4057f2:	2a1b      	cmp	r2, #27
  4057f4:	f200 80a2 	bhi.w	40593c <_realloc_r+0x2cc>
  4057f8:	3508      	adds	r5, #8
  4057fa:	f10a 0210 	add.w	r2, sl, #16
  4057fe:	e063      	b.n	4058c8 <_realloc_r+0x258>
  405800:	f855 3c08 	ldr.w	r3, [r5, #-8]
  405804:	eba9 0a03 	sub.w	sl, r9, r3
  405808:	f8da 1004 	ldr.w	r1, [sl, #4]
  40580c:	f021 0103 	bic.w	r1, r1, #3
  405810:	1863      	adds	r3, r4, r1
  405812:	4293      	cmp	r3, r2
  405814:	f6ff af59 	blt.w	4056ca <_realloc_r+0x5a>
  405818:	4656      	mov	r6, sl
  40581a:	e7d8      	b.n	4057ce <_realloc_r+0x15e>
  40581c:	6841      	ldr	r1, [r0, #4]
  40581e:	f021 0b03 	bic.w	fp, r1, #3
  405822:	44a3      	add	fp, r4
  405824:	f107 0010 	add.w	r0, r7, #16
  405828:	4583      	cmp	fp, r0
  40582a:	da56      	bge.n	4058da <_realloc_r+0x26a>
  40582c:	f01e 0f01 	tst.w	lr, #1
  405830:	f47f af4b 	bne.w	4056ca <_realloc_r+0x5a>
  405834:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405838:	eba9 0a01 	sub.w	sl, r9, r1
  40583c:	f8da 1004 	ldr.w	r1, [sl, #4]
  405840:	f021 0103 	bic.w	r1, r1, #3
  405844:	448b      	add	fp, r1
  405846:	4558      	cmp	r0, fp
  405848:	dce2      	bgt.n	405810 <_realloc_r+0x1a0>
  40584a:	4656      	mov	r6, sl
  40584c:	f8da 100c 	ldr.w	r1, [sl, #12]
  405850:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405854:	1f22      	subs	r2, r4, #4
  405856:	2a24      	cmp	r2, #36	; 0x24
  405858:	60c1      	str	r1, [r0, #12]
  40585a:	6088      	str	r0, [r1, #8]
  40585c:	f200 808f 	bhi.w	40597e <_realloc_r+0x30e>
  405860:	2a13      	cmp	r2, #19
  405862:	f240 808a 	bls.w	40597a <_realloc_r+0x30a>
  405866:	6829      	ldr	r1, [r5, #0]
  405868:	f8ca 1008 	str.w	r1, [sl, #8]
  40586c:	6869      	ldr	r1, [r5, #4]
  40586e:	f8ca 100c 	str.w	r1, [sl, #12]
  405872:	2a1b      	cmp	r2, #27
  405874:	f200 808a 	bhi.w	40598c <_realloc_r+0x31c>
  405878:	3508      	adds	r5, #8
  40587a:	f10a 0210 	add.w	r2, sl, #16
  40587e:	6829      	ldr	r1, [r5, #0]
  405880:	6011      	str	r1, [r2, #0]
  405882:	6869      	ldr	r1, [r5, #4]
  405884:	6051      	str	r1, [r2, #4]
  405886:	68a9      	ldr	r1, [r5, #8]
  405888:	6091      	str	r1, [r2, #8]
  40588a:	eb0a 0107 	add.w	r1, sl, r7
  40588e:	ebab 0207 	sub.w	r2, fp, r7
  405892:	f042 0201 	orr.w	r2, r2, #1
  405896:	6099      	str	r1, [r3, #8]
  405898:	604a      	str	r2, [r1, #4]
  40589a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40589e:	f003 0301 	and.w	r3, r3, #1
  4058a2:	431f      	orrs	r7, r3
  4058a4:	4640      	mov	r0, r8
  4058a6:	f8ca 7004 	str.w	r7, [sl, #4]
  4058aa:	f7fc fd57 	bl	40235c <__malloc_unlock>
  4058ae:	e751      	b.n	405754 <_realloc_r+0xe4>
  4058b0:	682b      	ldr	r3, [r5, #0]
  4058b2:	6003      	str	r3, [r0, #0]
  4058b4:	686b      	ldr	r3, [r5, #4]
  4058b6:	6043      	str	r3, [r0, #4]
  4058b8:	2a1b      	cmp	r2, #27
  4058ba:	d82d      	bhi.n	405918 <_realloc_r+0x2a8>
  4058bc:	f100 0308 	add.w	r3, r0, #8
  4058c0:	f105 0208 	add.w	r2, r5, #8
  4058c4:	e71b      	b.n	4056fe <_realloc_r+0x8e>
  4058c6:	4632      	mov	r2, r6
  4058c8:	6829      	ldr	r1, [r5, #0]
  4058ca:	6011      	str	r1, [r2, #0]
  4058cc:	6869      	ldr	r1, [r5, #4]
  4058ce:	6051      	str	r1, [r2, #4]
  4058d0:	68a9      	ldr	r1, [r5, #8]
  4058d2:	6091      	str	r1, [r2, #8]
  4058d4:	461c      	mov	r4, r3
  4058d6:	46d1      	mov	r9, sl
  4058d8:	e72a      	b.n	405730 <_realloc_r+0xc0>
  4058da:	eb09 0107 	add.w	r1, r9, r7
  4058de:	ebab 0b07 	sub.w	fp, fp, r7
  4058e2:	f04b 0201 	orr.w	r2, fp, #1
  4058e6:	6099      	str	r1, [r3, #8]
  4058e8:	604a      	str	r2, [r1, #4]
  4058ea:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4058ee:	f003 0301 	and.w	r3, r3, #1
  4058f2:	431f      	orrs	r7, r3
  4058f4:	4640      	mov	r0, r8
  4058f6:	f845 7c04 	str.w	r7, [r5, #-4]
  4058fa:	f7fc fd2f 	bl	40235c <__malloc_unlock>
  4058fe:	462e      	mov	r6, r5
  405900:	e728      	b.n	405754 <_realloc_r+0xe4>
  405902:	4629      	mov	r1, r5
  405904:	f7ff fe50 	bl	4055a8 <memmove>
  405908:	e6ff      	b.n	40570a <_realloc_r+0x9a>
  40590a:	4629      	mov	r1, r5
  40590c:	4630      	mov	r0, r6
  40590e:	461c      	mov	r4, r3
  405910:	46d1      	mov	r9, sl
  405912:	f7ff fe49 	bl	4055a8 <memmove>
  405916:	e70b      	b.n	405730 <_realloc_r+0xc0>
  405918:	68ab      	ldr	r3, [r5, #8]
  40591a:	6083      	str	r3, [r0, #8]
  40591c:	68eb      	ldr	r3, [r5, #12]
  40591e:	60c3      	str	r3, [r0, #12]
  405920:	2a24      	cmp	r2, #36	; 0x24
  405922:	d017      	beq.n	405954 <_realloc_r+0x2e4>
  405924:	f100 0310 	add.w	r3, r0, #16
  405928:	f105 0210 	add.w	r2, r5, #16
  40592c:	e6e7      	b.n	4056fe <_realloc_r+0x8e>
  40592e:	f850 3c04 	ldr.w	r3, [r0, #-4]
  405932:	f023 0303 	bic.w	r3, r3, #3
  405936:	441c      	add	r4, r3
  405938:	462e      	mov	r6, r5
  40593a:	e6f9      	b.n	405730 <_realloc_r+0xc0>
  40593c:	68a9      	ldr	r1, [r5, #8]
  40593e:	f8ca 1010 	str.w	r1, [sl, #16]
  405942:	68e9      	ldr	r1, [r5, #12]
  405944:	f8ca 1014 	str.w	r1, [sl, #20]
  405948:	2a24      	cmp	r2, #36	; 0x24
  40594a:	d00c      	beq.n	405966 <_realloc_r+0x2f6>
  40594c:	3510      	adds	r5, #16
  40594e:	f10a 0218 	add.w	r2, sl, #24
  405952:	e7b9      	b.n	4058c8 <_realloc_r+0x258>
  405954:	692b      	ldr	r3, [r5, #16]
  405956:	6103      	str	r3, [r0, #16]
  405958:	696b      	ldr	r3, [r5, #20]
  40595a:	6143      	str	r3, [r0, #20]
  40595c:	f105 0218 	add.w	r2, r5, #24
  405960:	f100 0318 	add.w	r3, r0, #24
  405964:	e6cb      	b.n	4056fe <_realloc_r+0x8e>
  405966:	692a      	ldr	r2, [r5, #16]
  405968:	f8ca 2018 	str.w	r2, [sl, #24]
  40596c:	696a      	ldr	r2, [r5, #20]
  40596e:	f8ca 201c 	str.w	r2, [sl, #28]
  405972:	3518      	adds	r5, #24
  405974:	f10a 0220 	add.w	r2, sl, #32
  405978:	e7a6      	b.n	4058c8 <_realloc_r+0x258>
  40597a:	4632      	mov	r2, r6
  40597c:	e77f      	b.n	40587e <_realloc_r+0x20e>
  40597e:	4629      	mov	r1, r5
  405980:	4630      	mov	r0, r6
  405982:	9301      	str	r3, [sp, #4]
  405984:	f7ff fe10 	bl	4055a8 <memmove>
  405988:	9b01      	ldr	r3, [sp, #4]
  40598a:	e77e      	b.n	40588a <_realloc_r+0x21a>
  40598c:	68a9      	ldr	r1, [r5, #8]
  40598e:	f8ca 1010 	str.w	r1, [sl, #16]
  405992:	68e9      	ldr	r1, [r5, #12]
  405994:	f8ca 1014 	str.w	r1, [sl, #20]
  405998:	2a24      	cmp	r2, #36	; 0x24
  40599a:	d003      	beq.n	4059a4 <_realloc_r+0x334>
  40599c:	3510      	adds	r5, #16
  40599e:	f10a 0218 	add.w	r2, sl, #24
  4059a2:	e76c      	b.n	40587e <_realloc_r+0x20e>
  4059a4:	692a      	ldr	r2, [r5, #16]
  4059a6:	f8ca 2018 	str.w	r2, [sl, #24]
  4059aa:	696a      	ldr	r2, [r5, #20]
  4059ac:	f8ca 201c 	str.w	r2, [sl, #28]
  4059b0:	3518      	adds	r5, #24
  4059b2:	f10a 0220 	add.w	r2, sl, #32
  4059b6:	e762      	b.n	40587e <_realloc_r+0x20e>
  4059b8:	20400450 	.word	0x20400450

004059bc <__ascii_wctomb>:
  4059bc:	b121      	cbz	r1, 4059c8 <__ascii_wctomb+0xc>
  4059be:	2aff      	cmp	r2, #255	; 0xff
  4059c0:	d804      	bhi.n	4059cc <__ascii_wctomb+0x10>
  4059c2:	700a      	strb	r2, [r1, #0]
  4059c4:	2001      	movs	r0, #1
  4059c6:	4770      	bx	lr
  4059c8:	4608      	mov	r0, r1
  4059ca:	4770      	bx	lr
  4059cc:	238a      	movs	r3, #138	; 0x8a
  4059ce:	6003      	str	r3, [r0, #0]
  4059d0:	f04f 30ff 	mov.w	r0, #4294967295
  4059d4:	4770      	bx	lr
  4059d6:	bf00      	nop

004059d8 <__aeabi_drsub>:
  4059d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4059dc:	e002      	b.n	4059e4 <__adddf3>
  4059de:	bf00      	nop

004059e0 <__aeabi_dsub>:
  4059e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004059e4 <__adddf3>:
  4059e4:	b530      	push	{r4, r5, lr}
  4059e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4059ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4059ee:	ea94 0f05 	teq	r4, r5
  4059f2:	bf08      	it	eq
  4059f4:	ea90 0f02 	teqeq	r0, r2
  4059f8:	bf1f      	itttt	ne
  4059fa:	ea54 0c00 	orrsne.w	ip, r4, r0
  4059fe:	ea55 0c02 	orrsne.w	ip, r5, r2
  405a02:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  405a06:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405a0a:	f000 80e2 	beq.w	405bd2 <__adddf3+0x1ee>
  405a0e:	ea4f 5454 	mov.w	r4, r4, lsr #21
  405a12:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  405a16:	bfb8      	it	lt
  405a18:	426d      	neglt	r5, r5
  405a1a:	dd0c      	ble.n	405a36 <__adddf3+0x52>
  405a1c:	442c      	add	r4, r5
  405a1e:	ea80 0202 	eor.w	r2, r0, r2
  405a22:	ea81 0303 	eor.w	r3, r1, r3
  405a26:	ea82 0000 	eor.w	r0, r2, r0
  405a2a:	ea83 0101 	eor.w	r1, r3, r1
  405a2e:	ea80 0202 	eor.w	r2, r0, r2
  405a32:	ea81 0303 	eor.w	r3, r1, r3
  405a36:	2d36      	cmp	r5, #54	; 0x36
  405a38:	bf88      	it	hi
  405a3a:	bd30      	pophi	{r4, r5, pc}
  405a3c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405a40:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405a44:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  405a48:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  405a4c:	d002      	beq.n	405a54 <__adddf3+0x70>
  405a4e:	4240      	negs	r0, r0
  405a50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405a54:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  405a58:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405a5c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  405a60:	d002      	beq.n	405a68 <__adddf3+0x84>
  405a62:	4252      	negs	r2, r2
  405a64:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  405a68:	ea94 0f05 	teq	r4, r5
  405a6c:	f000 80a7 	beq.w	405bbe <__adddf3+0x1da>
  405a70:	f1a4 0401 	sub.w	r4, r4, #1
  405a74:	f1d5 0e20 	rsbs	lr, r5, #32
  405a78:	db0d      	blt.n	405a96 <__adddf3+0xb2>
  405a7a:	fa02 fc0e 	lsl.w	ip, r2, lr
  405a7e:	fa22 f205 	lsr.w	r2, r2, r5
  405a82:	1880      	adds	r0, r0, r2
  405a84:	f141 0100 	adc.w	r1, r1, #0
  405a88:	fa03 f20e 	lsl.w	r2, r3, lr
  405a8c:	1880      	adds	r0, r0, r2
  405a8e:	fa43 f305 	asr.w	r3, r3, r5
  405a92:	4159      	adcs	r1, r3
  405a94:	e00e      	b.n	405ab4 <__adddf3+0xd0>
  405a96:	f1a5 0520 	sub.w	r5, r5, #32
  405a9a:	f10e 0e20 	add.w	lr, lr, #32
  405a9e:	2a01      	cmp	r2, #1
  405aa0:	fa03 fc0e 	lsl.w	ip, r3, lr
  405aa4:	bf28      	it	cs
  405aa6:	f04c 0c02 	orrcs.w	ip, ip, #2
  405aaa:	fa43 f305 	asr.w	r3, r3, r5
  405aae:	18c0      	adds	r0, r0, r3
  405ab0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  405ab4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405ab8:	d507      	bpl.n	405aca <__adddf3+0xe6>
  405aba:	f04f 0e00 	mov.w	lr, #0
  405abe:	f1dc 0c00 	rsbs	ip, ip, #0
  405ac2:	eb7e 0000 	sbcs.w	r0, lr, r0
  405ac6:	eb6e 0101 	sbc.w	r1, lr, r1
  405aca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  405ace:	d31b      	bcc.n	405b08 <__adddf3+0x124>
  405ad0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  405ad4:	d30c      	bcc.n	405af0 <__adddf3+0x10c>
  405ad6:	0849      	lsrs	r1, r1, #1
  405ad8:	ea5f 0030 	movs.w	r0, r0, rrx
  405adc:	ea4f 0c3c 	mov.w	ip, ip, rrx
  405ae0:	f104 0401 	add.w	r4, r4, #1
  405ae4:	ea4f 5244 	mov.w	r2, r4, lsl #21
  405ae8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  405aec:	f080 809a 	bcs.w	405c24 <__adddf3+0x240>
  405af0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  405af4:	bf08      	it	eq
  405af6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405afa:	f150 0000 	adcs.w	r0, r0, #0
  405afe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405b02:	ea41 0105 	orr.w	r1, r1, r5
  405b06:	bd30      	pop	{r4, r5, pc}
  405b08:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  405b0c:	4140      	adcs	r0, r0
  405b0e:	eb41 0101 	adc.w	r1, r1, r1
  405b12:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405b16:	f1a4 0401 	sub.w	r4, r4, #1
  405b1a:	d1e9      	bne.n	405af0 <__adddf3+0x10c>
  405b1c:	f091 0f00 	teq	r1, #0
  405b20:	bf04      	itt	eq
  405b22:	4601      	moveq	r1, r0
  405b24:	2000      	moveq	r0, #0
  405b26:	fab1 f381 	clz	r3, r1
  405b2a:	bf08      	it	eq
  405b2c:	3320      	addeq	r3, #32
  405b2e:	f1a3 030b 	sub.w	r3, r3, #11
  405b32:	f1b3 0220 	subs.w	r2, r3, #32
  405b36:	da0c      	bge.n	405b52 <__adddf3+0x16e>
  405b38:	320c      	adds	r2, #12
  405b3a:	dd08      	ble.n	405b4e <__adddf3+0x16a>
  405b3c:	f102 0c14 	add.w	ip, r2, #20
  405b40:	f1c2 020c 	rsb	r2, r2, #12
  405b44:	fa01 f00c 	lsl.w	r0, r1, ip
  405b48:	fa21 f102 	lsr.w	r1, r1, r2
  405b4c:	e00c      	b.n	405b68 <__adddf3+0x184>
  405b4e:	f102 0214 	add.w	r2, r2, #20
  405b52:	bfd8      	it	le
  405b54:	f1c2 0c20 	rsble	ip, r2, #32
  405b58:	fa01 f102 	lsl.w	r1, r1, r2
  405b5c:	fa20 fc0c 	lsr.w	ip, r0, ip
  405b60:	bfdc      	itt	le
  405b62:	ea41 010c 	orrle.w	r1, r1, ip
  405b66:	4090      	lslle	r0, r2
  405b68:	1ae4      	subs	r4, r4, r3
  405b6a:	bfa2      	ittt	ge
  405b6c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  405b70:	4329      	orrge	r1, r5
  405b72:	bd30      	popge	{r4, r5, pc}
  405b74:	ea6f 0404 	mvn.w	r4, r4
  405b78:	3c1f      	subs	r4, #31
  405b7a:	da1c      	bge.n	405bb6 <__adddf3+0x1d2>
  405b7c:	340c      	adds	r4, #12
  405b7e:	dc0e      	bgt.n	405b9e <__adddf3+0x1ba>
  405b80:	f104 0414 	add.w	r4, r4, #20
  405b84:	f1c4 0220 	rsb	r2, r4, #32
  405b88:	fa20 f004 	lsr.w	r0, r0, r4
  405b8c:	fa01 f302 	lsl.w	r3, r1, r2
  405b90:	ea40 0003 	orr.w	r0, r0, r3
  405b94:	fa21 f304 	lsr.w	r3, r1, r4
  405b98:	ea45 0103 	orr.w	r1, r5, r3
  405b9c:	bd30      	pop	{r4, r5, pc}
  405b9e:	f1c4 040c 	rsb	r4, r4, #12
  405ba2:	f1c4 0220 	rsb	r2, r4, #32
  405ba6:	fa20 f002 	lsr.w	r0, r0, r2
  405baa:	fa01 f304 	lsl.w	r3, r1, r4
  405bae:	ea40 0003 	orr.w	r0, r0, r3
  405bb2:	4629      	mov	r1, r5
  405bb4:	bd30      	pop	{r4, r5, pc}
  405bb6:	fa21 f004 	lsr.w	r0, r1, r4
  405bba:	4629      	mov	r1, r5
  405bbc:	bd30      	pop	{r4, r5, pc}
  405bbe:	f094 0f00 	teq	r4, #0
  405bc2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  405bc6:	bf06      	itte	eq
  405bc8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  405bcc:	3401      	addeq	r4, #1
  405bce:	3d01      	subne	r5, #1
  405bd0:	e74e      	b.n	405a70 <__adddf3+0x8c>
  405bd2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405bd6:	bf18      	it	ne
  405bd8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405bdc:	d029      	beq.n	405c32 <__adddf3+0x24e>
  405bde:	ea94 0f05 	teq	r4, r5
  405be2:	bf08      	it	eq
  405be4:	ea90 0f02 	teqeq	r0, r2
  405be8:	d005      	beq.n	405bf6 <__adddf3+0x212>
  405bea:	ea54 0c00 	orrs.w	ip, r4, r0
  405bee:	bf04      	itt	eq
  405bf0:	4619      	moveq	r1, r3
  405bf2:	4610      	moveq	r0, r2
  405bf4:	bd30      	pop	{r4, r5, pc}
  405bf6:	ea91 0f03 	teq	r1, r3
  405bfa:	bf1e      	ittt	ne
  405bfc:	2100      	movne	r1, #0
  405bfe:	2000      	movne	r0, #0
  405c00:	bd30      	popne	{r4, r5, pc}
  405c02:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  405c06:	d105      	bne.n	405c14 <__adddf3+0x230>
  405c08:	0040      	lsls	r0, r0, #1
  405c0a:	4149      	adcs	r1, r1
  405c0c:	bf28      	it	cs
  405c0e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  405c12:	bd30      	pop	{r4, r5, pc}
  405c14:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  405c18:	bf3c      	itt	cc
  405c1a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  405c1e:	bd30      	popcc	{r4, r5, pc}
  405c20:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405c24:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  405c28:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405c2c:	f04f 0000 	mov.w	r0, #0
  405c30:	bd30      	pop	{r4, r5, pc}
  405c32:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405c36:	bf1a      	itte	ne
  405c38:	4619      	movne	r1, r3
  405c3a:	4610      	movne	r0, r2
  405c3c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  405c40:	bf1c      	itt	ne
  405c42:	460b      	movne	r3, r1
  405c44:	4602      	movne	r2, r0
  405c46:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  405c4a:	bf06      	itte	eq
  405c4c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  405c50:	ea91 0f03 	teqeq	r1, r3
  405c54:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  405c58:	bd30      	pop	{r4, r5, pc}
  405c5a:	bf00      	nop

00405c5c <__aeabi_ui2d>:
  405c5c:	f090 0f00 	teq	r0, #0
  405c60:	bf04      	itt	eq
  405c62:	2100      	moveq	r1, #0
  405c64:	4770      	bxeq	lr
  405c66:	b530      	push	{r4, r5, lr}
  405c68:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405c6c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405c70:	f04f 0500 	mov.w	r5, #0
  405c74:	f04f 0100 	mov.w	r1, #0
  405c78:	e750      	b.n	405b1c <__adddf3+0x138>
  405c7a:	bf00      	nop

00405c7c <__aeabi_i2d>:
  405c7c:	f090 0f00 	teq	r0, #0
  405c80:	bf04      	itt	eq
  405c82:	2100      	moveq	r1, #0
  405c84:	4770      	bxeq	lr
  405c86:	b530      	push	{r4, r5, lr}
  405c88:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405c8c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405c90:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  405c94:	bf48      	it	mi
  405c96:	4240      	negmi	r0, r0
  405c98:	f04f 0100 	mov.w	r1, #0
  405c9c:	e73e      	b.n	405b1c <__adddf3+0x138>
  405c9e:	bf00      	nop

00405ca0 <__aeabi_f2d>:
  405ca0:	0042      	lsls	r2, r0, #1
  405ca2:	ea4f 01e2 	mov.w	r1, r2, asr #3
  405ca6:	ea4f 0131 	mov.w	r1, r1, rrx
  405caa:	ea4f 7002 	mov.w	r0, r2, lsl #28
  405cae:	bf1f      	itttt	ne
  405cb0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  405cb4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405cb8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  405cbc:	4770      	bxne	lr
  405cbe:	f092 0f00 	teq	r2, #0
  405cc2:	bf14      	ite	ne
  405cc4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405cc8:	4770      	bxeq	lr
  405cca:	b530      	push	{r4, r5, lr}
  405ccc:	f44f 7460 	mov.w	r4, #896	; 0x380
  405cd0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405cd4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405cd8:	e720      	b.n	405b1c <__adddf3+0x138>
  405cda:	bf00      	nop

00405cdc <__aeabi_ul2d>:
  405cdc:	ea50 0201 	orrs.w	r2, r0, r1
  405ce0:	bf08      	it	eq
  405ce2:	4770      	bxeq	lr
  405ce4:	b530      	push	{r4, r5, lr}
  405ce6:	f04f 0500 	mov.w	r5, #0
  405cea:	e00a      	b.n	405d02 <__aeabi_l2d+0x16>

00405cec <__aeabi_l2d>:
  405cec:	ea50 0201 	orrs.w	r2, r0, r1
  405cf0:	bf08      	it	eq
  405cf2:	4770      	bxeq	lr
  405cf4:	b530      	push	{r4, r5, lr}
  405cf6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  405cfa:	d502      	bpl.n	405d02 <__aeabi_l2d+0x16>
  405cfc:	4240      	negs	r0, r0
  405cfe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405d02:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405d06:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405d0a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  405d0e:	f43f aedc 	beq.w	405aca <__adddf3+0xe6>
  405d12:	f04f 0203 	mov.w	r2, #3
  405d16:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  405d1a:	bf18      	it	ne
  405d1c:	3203      	addne	r2, #3
  405d1e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  405d22:	bf18      	it	ne
  405d24:	3203      	addne	r2, #3
  405d26:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  405d2a:	f1c2 0320 	rsb	r3, r2, #32
  405d2e:	fa00 fc03 	lsl.w	ip, r0, r3
  405d32:	fa20 f002 	lsr.w	r0, r0, r2
  405d36:	fa01 fe03 	lsl.w	lr, r1, r3
  405d3a:	ea40 000e 	orr.w	r0, r0, lr
  405d3e:	fa21 f102 	lsr.w	r1, r1, r2
  405d42:	4414      	add	r4, r2
  405d44:	e6c1      	b.n	405aca <__adddf3+0xe6>
  405d46:	bf00      	nop

00405d48 <__aeabi_dmul>:
  405d48:	b570      	push	{r4, r5, r6, lr}
  405d4a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405d4e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405d52:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405d56:	bf1d      	ittte	ne
  405d58:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405d5c:	ea94 0f0c 	teqne	r4, ip
  405d60:	ea95 0f0c 	teqne	r5, ip
  405d64:	f000 f8de 	bleq	405f24 <__aeabi_dmul+0x1dc>
  405d68:	442c      	add	r4, r5
  405d6a:	ea81 0603 	eor.w	r6, r1, r3
  405d6e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  405d72:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  405d76:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  405d7a:	bf18      	it	ne
  405d7c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  405d80:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405d84:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  405d88:	d038      	beq.n	405dfc <__aeabi_dmul+0xb4>
  405d8a:	fba0 ce02 	umull	ip, lr, r0, r2
  405d8e:	f04f 0500 	mov.w	r5, #0
  405d92:	fbe1 e502 	umlal	lr, r5, r1, r2
  405d96:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  405d9a:	fbe0 e503 	umlal	lr, r5, r0, r3
  405d9e:	f04f 0600 	mov.w	r6, #0
  405da2:	fbe1 5603 	umlal	r5, r6, r1, r3
  405da6:	f09c 0f00 	teq	ip, #0
  405daa:	bf18      	it	ne
  405dac:	f04e 0e01 	orrne.w	lr, lr, #1
  405db0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  405db4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  405db8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  405dbc:	d204      	bcs.n	405dc8 <__aeabi_dmul+0x80>
  405dbe:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  405dc2:	416d      	adcs	r5, r5
  405dc4:	eb46 0606 	adc.w	r6, r6, r6
  405dc8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  405dcc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  405dd0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  405dd4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  405dd8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  405ddc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405de0:	bf88      	it	hi
  405de2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405de6:	d81e      	bhi.n	405e26 <__aeabi_dmul+0xde>
  405de8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  405dec:	bf08      	it	eq
  405dee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  405df2:	f150 0000 	adcs.w	r0, r0, #0
  405df6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405dfa:	bd70      	pop	{r4, r5, r6, pc}
  405dfc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  405e00:	ea46 0101 	orr.w	r1, r6, r1
  405e04:	ea40 0002 	orr.w	r0, r0, r2
  405e08:	ea81 0103 	eor.w	r1, r1, r3
  405e0c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  405e10:	bfc2      	ittt	gt
  405e12:	ebd4 050c 	rsbsgt	r5, r4, ip
  405e16:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  405e1a:	bd70      	popgt	{r4, r5, r6, pc}
  405e1c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405e20:	f04f 0e00 	mov.w	lr, #0
  405e24:	3c01      	subs	r4, #1
  405e26:	f300 80ab 	bgt.w	405f80 <__aeabi_dmul+0x238>
  405e2a:	f114 0f36 	cmn.w	r4, #54	; 0x36
  405e2e:	bfde      	ittt	le
  405e30:	2000      	movle	r0, #0
  405e32:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  405e36:	bd70      	pople	{r4, r5, r6, pc}
  405e38:	f1c4 0400 	rsb	r4, r4, #0
  405e3c:	3c20      	subs	r4, #32
  405e3e:	da35      	bge.n	405eac <__aeabi_dmul+0x164>
  405e40:	340c      	adds	r4, #12
  405e42:	dc1b      	bgt.n	405e7c <__aeabi_dmul+0x134>
  405e44:	f104 0414 	add.w	r4, r4, #20
  405e48:	f1c4 0520 	rsb	r5, r4, #32
  405e4c:	fa00 f305 	lsl.w	r3, r0, r5
  405e50:	fa20 f004 	lsr.w	r0, r0, r4
  405e54:	fa01 f205 	lsl.w	r2, r1, r5
  405e58:	ea40 0002 	orr.w	r0, r0, r2
  405e5c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  405e60:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405e64:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405e68:	fa21 f604 	lsr.w	r6, r1, r4
  405e6c:	eb42 0106 	adc.w	r1, r2, r6
  405e70:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405e74:	bf08      	it	eq
  405e76:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405e7a:	bd70      	pop	{r4, r5, r6, pc}
  405e7c:	f1c4 040c 	rsb	r4, r4, #12
  405e80:	f1c4 0520 	rsb	r5, r4, #32
  405e84:	fa00 f304 	lsl.w	r3, r0, r4
  405e88:	fa20 f005 	lsr.w	r0, r0, r5
  405e8c:	fa01 f204 	lsl.w	r2, r1, r4
  405e90:	ea40 0002 	orr.w	r0, r0, r2
  405e94:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405e98:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405e9c:	f141 0100 	adc.w	r1, r1, #0
  405ea0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405ea4:	bf08      	it	eq
  405ea6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405eaa:	bd70      	pop	{r4, r5, r6, pc}
  405eac:	f1c4 0520 	rsb	r5, r4, #32
  405eb0:	fa00 f205 	lsl.w	r2, r0, r5
  405eb4:	ea4e 0e02 	orr.w	lr, lr, r2
  405eb8:	fa20 f304 	lsr.w	r3, r0, r4
  405ebc:	fa01 f205 	lsl.w	r2, r1, r5
  405ec0:	ea43 0302 	orr.w	r3, r3, r2
  405ec4:	fa21 f004 	lsr.w	r0, r1, r4
  405ec8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405ecc:	fa21 f204 	lsr.w	r2, r1, r4
  405ed0:	ea20 0002 	bic.w	r0, r0, r2
  405ed4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  405ed8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405edc:	bf08      	it	eq
  405ede:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405ee2:	bd70      	pop	{r4, r5, r6, pc}
  405ee4:	f094 0f00 	teq	r4, #0
  405ee8:	d10f      	bne.n	405f0a <__aeabi_dmul+0x1c2>
  405eea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  405eee:	0040      	lsls	r0, r0, #1
  405ef0:	eb41 0101 	adc.w	r1, r1, r1
  405ef4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405ef8:	bf08      	it	eq
  405efa:	3c01      	subeq	r4, #1
  405efc:	d0f7      	beq.n	405eee <__aeabi_dmul+0x1a6>
  405efe:	ea41 0106 	orr.w	r1, r1, r6
  405f02:	f095 0f00 	teq	r5, #0
  405f06:	bf18      	it	ne
  405f08:	4770      	bxne	lr
  405f0a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  405f0e:	0052      	lsls	r2, r2, #1
  405f10:	eb43 0303 	adc.w	r3, r3, r3
  405f14:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  405f18:	bf08      	it	eq
  405f1a:	3d01      	subeq	r5, #1
  405f1c:	d0f7      	beq.n	405f0e <__aeabi_dmul+0x1c6>
  405f1e:	ea43 0306 	orr.w	r3, r3, r6
  405f22:	4770      	bx	lr
  405f24:	ea94 0f0c 	teq	r4, ip
  405f28:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405f2c:	bf18      	it	ne
  405f2e:	ea95 0f0c 	teqne	r5, ip
  405f32:	d00c      	beq.n	405f4e <__aeabi_dmul+0x206>
  405f34:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405f38:	bf18      	it	ne
  405f3a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405f3e:	d1d1      	bne.n	405ee4 <__aeabi_dmul+0x19c>
  405f40:	ea81 0103 	eor.w	r1, r1, r3
  405f44:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405f48:	f04f 0000 	mov.w	r0, #0
  405f4c:	bd70      	pop	{r4, r5, r6, pc}
  405f4e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405f52:	bf06      	itte	eq
  405f54:	4610      	moveq	r0, r2
  405f56:	4619      	moveq	r1, r3
  405f58:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405f5c:	d019      	beq.n	405f92 <__aeabi_dmul+0x24a>
  405f5e:	ea94 0f0c 	teq	r4, ip
  405f62:	d102      	bne.n	405f6a <__aeabi_dmul+0x222>
  405f64:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  405f68:	d113      	bne.n	405f92 <__aeabi_dmul+0x24a>
  405f6a:	ea95 0f0c 	teq	r5, ip
  405f6e:	d105      	bne.n	405f7c <__aeabi_dmul+0x234>
  405f70:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  405f74:	bf1c      	itt	ne
  405f76:	4610      	movne	r0, r2
  405f78:	4619      	movne	r1, r3
  405f7a:	d10a      	bne.n	405f92 <__aeabi_dmul+0x24a>
  405f7c:	ea81 0103 	eor.w	r1, r1, r3
  405f80:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405f84:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405f88:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405f8c:	f04f 0000 	mov.w	r0, #0
  405f90:	bd70      	pop	{r4, r5, r6, pc}
  405f92:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405f96:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  405f9a:	bd70      	pop	{r4, r5, r6, pc}

00405f9c <__aeabi_ddiv>:
  405f9c:	b570      	push	{r4, r5, r6, lr}
  405f9e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405fa2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405fa6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405faa:	bf1d      	ittte	ne
  405fac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405fb0:	ea94 0f0c 	teqne	r4, ip
  405fb4:	ea95 0f0c 	teqne	r5, ip
  405fb8:	f000 f8a7 	bleq	40610a <__aeabi_ddiv+0x16e>
  405fbc:	eba4 0405 	sub.w	r4, r4, r5
  405fc0:	ea81 0e03 	eor.w	lr, r1, r3
  405fc4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405fc8:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405fcc:	f000 8088 	beq.w	4060e0 <__aeabi_ddiv+0x144>
  405fd0:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405fd4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  405fd8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  405fdc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  405fe0:	ea4f 2202 	mov.w	r2, r2, lsl #8
  405fe4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  405fe8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  405fec:	ea4f 2600 	mov.w	r6, r0, lsl #8
  405ff0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  405ff4:	429d      	cmp	r5, r3
  405ff6:	bf08      	it	eq
  405ff8:	4296      	cmpeq	r6, r2
  405ffa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  405ffe:	f504 7440 	add.w	r4, r4, #768	; 0x300
  406002:	d202      	bcs.n	40600a <__aeabi_ddiv+0x6e>
  406004:	085b      	lsrs	r3, r3, #1
  406006:	ea4f 0232 	mov.w	r2, r2, rrx
  40600a:	1ab6      	subs	r6, r6, r2
  40600c:	eb65 0503 	sbc.w	r5, r5, r3
  406010:	085b      	lsrs	r3, r3, #1
  406012:	ea4f 0232 	mov.w	r2, r2, rrx
  406016:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40601a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40601e:	ebb6 0e02 	subs.w	lr, r6, r2
  406022:	eb75 0e03 	sbcs.w	lr, r5, r3
  406026:	bf22      	ittt	cs
  406028:	1ab6      	subcs	r6, r6, r2
  40602a:	4675      	movcs	r5, lr
  40602c:	ea40 000c 	orrcs.w	r0, r0, ip
  406030:	085b      	lsrs	r3, r3, #1
  406032:	ea4f 0232 	mov.w	r2, r2, rrx
  406036:	ebb6 0e02 	subs.w	lr, r6, r2
  40603a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40603e:	bf22      	ittt	cs
  406040:	1ab6      	subcs	r6, r6, r2
  406042:	4675      	movcs	r5, lr
  406044:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  406048:	085b      	lsrs	r3, r3, #1
  40604a:	ea4f 0232 	mov.w	r2, r2, rrx
  40604e:	ebb6 0e02 	subs.w	lr, r6, r2
  406052:	eb75 0e03 	sbcs.w	lr, r5, r3
  406056:	bf22      	ittt	cs
  406058:	1ab6      	subcs	r6, r6, r2
  40605a:	4675      	movcs	r5, lr
  40605c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  406060:	085b      	lsrs	r3, r3, #1
  406062:	ea4f 0232 	mov.w	r2, r2, rrx
  406066:	ebb6 0e02 	subs.w	lr, r6, r2
  40606a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40606e:	bf22      	ittt	cs
  406070:	1ab6      	subcs	r6, r6, r2
  406072:	4675      	movcs	r5, lr
  406074:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  406078:	ea55 0e06 	orrs.w	lr, r5, r6
  40607c:	d018      	beq.n	4060b0 <__aeabi_ddiv+0x114>
  40607e:	ea4f 1505 	mov.w	r5, r5, lsl #4
  406082:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  406086:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40608a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40608e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  406092:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  406096:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40609a:	d1c0      	bne.n	40601e <__aeabi_ddiv+0x82>
  40609c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4060a0:	d10b      	bne.n	4060ba <__aeabi_ddiv+0x11e>
  4060a2:	ea41 0100 	orr.w	r1, r1, r0
  4060a6:	f04f 0000 	mov.w	r0, #0
  4060aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4060ae:	e7b6      	b.n	40601e <__aeabi_ddiv+0x82>
  4060b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4060b4:	bf04      	itt	eq
  4060b6:	4301      	orreq	r1, r0
  4060b8:	2000      	moveq	r0, #0
  4060ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4060be:	bf88      	it	hi
  4060c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4060c4:	f63f aeaf 	bhi.w	405e26 <__aeabi_dmul+0xde>
  4060c8:	ebb5 0c03 	subs.w	ip, r5, r3
  4060cc:	bf04      	itt	eq
  4060ce:	ebb6 0c02 	subseq.w	ip, r6, r2
  4060d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4060d6:	f150 0000 	adcs.w	r0, r0, #0
  4060da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4060de:	bd70      	pop	{r4, r5, r6, pc}
  4060e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4060e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4060e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4060ec:	bfc2      	ittt	gt
  4060ee:	ebd4 050c 	rsbsgt	r5, r4, ip
  4060f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4060f6:	bd70      	popgt	{r4, r5, r6, pc}
  4060f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4060fc:	f04f 0e00 	mov.w	lr, #0
  406100:	3c01      	subs	r4, #1
  406102:	e690      	b.n	405e26 <__aeabi_dmul+0xde>
  406104:	ea45 0e06 	orr.w	lr, r5, r6
  406108:	e68d      	b.n	405e26 <__aeabi_dmul+0xde>
  40610a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40610e:	ea94 0f0c 	teq	r4, ip
  406112:	bf08      	it	eq
  406114:	ea95 0f0c 	teqeq	r5, ip
  406118:	f43f af3b 	beq.w	405f92 <__aeabi_dmul+0x24a>
  40611c:	ea94 0f0c 	teq	r4, ip
  406120:	d10a      	bne.n	406138 <__aeabi_ddiv+0x19c>
  406122:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406126:	f47f af34 	bne.w	405f92 <__aeabi_dmul+0x24a>
  40612a:	ea95 0f0c 	teq	r5, ip
  40612e:	f47f af25 	bne.w	405f7c <__aeabi_dmul+0x234>
  406132:	4610      	mov	r0, r2
  406134:	4619      	mov	r1, r3
  406136:	e72c      	b.n	405f92 <__aeabi_dmul+0x24a>
  406138:	ea95 0f0c 	teq	r5, ip
  40613c:	d106      	bne.n	40614c <__aeabi_ddiv+0x1b0>
  40613e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  406142:	f43f aefd 	beq.w	405f40 <__aeabi_dmul+0x1f8>
  406146:	4610      	mov	r0, r2
  406148:	4619      	mov	r1, r3
  40614a:	e722      	b.n	405f92 <__aeabi_dmul+0x24a>
  40614c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406150:	bf18      	it	ne
  406152:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406156:	f47f aec5 	bne.w	405ee4 <__aeabi_dmul+0x19c>
  40615a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40615e:	f47f af0d 	bne.w	405f7c <__aeabi_dmul+0x234>
  406162:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  406166:	f47f aeeb 	bne.w	405f40 <__aeabi_dmul+0x1f8>
  40616a:	e712      	b.n	405f92 <__aeabi_dmul+0x24a>

0040616c <__gedf2>:
  40616c:	f04f 3cff 	mov.w	ip, #4294967295
  406170:	e006      	b.n	406180 <__cmpdf2+0x4>
  406172:	bf00      	nop

00406174 <__ledf2>:
  406174:	f04f 0c01 	mov.w	ip, #1
  406178:	e002      	b.n	406180 <__cmpdf2+0x4>
  40617a:	bf00      	nop

0040617c <__cmpdf2>:
  40617c:	f04f 0c01 	mov.w	ip, #1
  406180:	f84d cd04 	str.w	ip, [sp, #-4]!
  406184:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406188:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40618c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406190:	bf18      	it	ne
  406192:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  406196:	d01b      	beq.n	4061d0 <__cmpdf2+0x54>
  406198:	b001      	add	sp, #4
  40619a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40619e:	bf0c      	ite	eq
  4061a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  4061a4:	ea91 0f03 	teqne	r1, r3
  4061a8:	bf02      	ittt	eq
  4061aa:	ea90 0f02 	teqeq	r0, r2
  4061ae:	2000      	moveq	r0, #0
  4061b0:	4770      	bxeq	lr
  4061b2:	f110 0f00 	cmn.w	r0, #0
  4061b6:	ea91 0f03 	teq	r1, r3
  4061ba:	bf58      	it	pl
  4061bc:	4299      	cmppl	r1, r3
  4061be:	bf08      	it	eq
  4061c0:	4290      	cmpeq	r0, r2
  4061c2:	bf2c      	ite	cs
  4061c4:	17d8      	asrcs	r0, r3, #31
  4061c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4061ca:	f040 0001 	orr.w	r0, r0, #1
  4061ce:	4770      	bx	lr
  4061d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4061d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4061d8:	d102      	bne.n	4061e0 <__cmpdf2+0x64>
  4061da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4061de:	d107      	bne.n	4061f0 <__cmpdf2+0x74>
  4061e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4061e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4061e8:	d1d6      	bne.n	406198 <__cmpdf2+0x1c>
  4061ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4061ee:	d0d3      	beq.n	406198 <__cmpdf2+0x1c>
  4061f0:	f85d 0b04 	ldr.w	r0, [sp], #4
  4061f4:	4770      	bx	lr
  4061f6:	bf00      	nop

004061f8 <__aeabi_cdrcmple>:
  4061f8:	4684      	mov	ip, r0
  4061fa:	4610      	mov	r0, r2
  4061fc:	4662      	mov	r2, ip
  4061fe:	468c      	mov	ip, r1
  406200:	4619      	mov	r1, r3
  406202:	4663      	mov	r3, ip
  406204:	e000      	b.n	406208 <__aeabi_cdcmpeq>
  406206:	bf00      	nop

00406208 <__aeabi_cdcmpeq>:
  406208:	b501      	push	{r0, lr}
  40620a:	f7ff ffb7 	bl	40617c <__cmpdf2>
  40620e:	2800      	cmp	r0, #0
  406210:	bf48      	it	mi
  406212:	f110 0f00 	cmnmi.w	r0, #0
  406216:	bd01      	pop	{r0, pc}

00406218 <__aeabi_dcmpeq>:
  406218:	f84d ed08 	str.w	lr, [sp, #-8]!
  40621c:	f7ff fff4 	bl	406208 <__aeabi_cdcmpeq>
  406220:	bf0c      	ite	eq
  406222:	2001      	moveq	r0, #1
  406224:	2000      	movne	r0, #0
  406226:	f85d fb08 	ldr.w	pc, [sp], #8
  40622a:	bf00      	nop

0040622c <__aeabi_dcmplt>:
  40622c:	f84d ed08 	str.w	lr, [sp, #-8]!
  406230:	f7ff ffea 	bl	406208 <__aeabi_cdcmpeq>
  406234:	bf34      	ite	cc
  406236:	2001      	movcc	r0, #1
  406238:	2000      	movcs	r0, #0
  40623a:	f85d fb08 	ldr.w	pc, [sp], #8
  40623e:	bf00      	nop

00406240 <__aeabi_dcmple>:
  406240:	f84d ed08 	str.w	lr, [sp, #-8]!
  406244:	f7ff ffe0 	bl	406208 <__aeabi_cdcmpeq>
  406248:	bf94      	ite	ls
  40624a:	2001      	movls	r0, #1
  40624c:	2000      	movhi	r0, #0
  40624e:	f85d fb08 	ldr.w	pc, [sp], #8
  406252:	bf00      	nop

00406254 <__aeabi_dcmpge>:
  406254:	f84d ed08 	str.w	lr, [sp, #-8]!
  406258:	f7ff ffce 	bl	4061f8 <__aeabi_cdrcmple>
  40625c:	bf94      	ite	ls
  40625e:	2001      	movls	r0, #1
  406260:	2000      	movhi	r0, #0
  406262:	f85d fb08 	ldr.w	pc, [sp], #8
  406266:	bf00      	nop

00406268 <__aeabi_dcmpgt>:
  406268:	f84d ed08 	str.w	lr, [sp, #-8]!
  40626c:	f7ff ffc4 	bl	4061f8 <__aeabi_cdrcmple>
  406270:	bf34      	ite	cc
  406272:	2001      	movcc	r0, #1
  406274:	2000      	movcs	r0, #0
  406276:	f85d fb08 	ldr.w	pc, [sp], #8
  40627a:	bf00      	nop

0040627c <__aeabi_dcmpun>:
  40627c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406280:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406284:	d102      	bne.n	40628c <__aeabi_dcmpun+0x10>
  406286:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40628a:	d10a      	bne.n	4062a2 <__aeabi_dcmpun+0x26>
  40628c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406290:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406294:	d102      	bne.n	40629c <__aeabi_dcmpun+0x20>
  406296:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40629a:	d102      	bne.n	4062a2 <__aeabi_dcmpun+0x26>
  40629c:	f04f 0000 	mov.w	r0, #0
  4062a0:	4770      	bx	lr
  4062a2:	f04f 0001 	mov.w	r0, #1
  4062a6:	4770      	bx	lr

004062a8 <__aeabi_d2iz>:
  4062a8:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4062ac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4062b0:	d215      	bcs.n	4062de <__aeabi_d2iz+0x36>
  4062b2:	d511      	bpl.n	4062d8 <__aeabi_d2iz+0x30>
  4062b4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4062b8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4062bc:	d912      	bls.n	4062e4 <__aeabi_d2iz+0x3c>
  4062be:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4062c2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4062c6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4062ca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4062ce:	fa23 f002 	lsr.w	r0, r3, r2
  4062d2:	bf18      	it	ne
  4062d4:	4240      	negne	r0, r0
  4062d6:	4770      	bx	lr
  4062d8:	f04f 0000 	mov.w	r0, #0
  4062dc:	4770      	bx	lr
  4062de:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4062e2:	d105      	bne.n	4062f0 <__aeabi_d2iz+0x48>
  4062e4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  4062e8:	bf08      	it	eq
  4062ea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4062ee:	4770      	bx	lr
  4062f0:	f04f 0000 	mov.w	r0, #0
  4062f4:	4770      	bx	lr
  4062f6:	bf00      	nop

004062f8 <sysfont_glyphs>:
	...
  406318:	0030 0030 0030 0030 0030 0030 0000 0030     0.0.0.0.0.0...0.
  406328:	0030 0000 0000 0000 0000 0000 006c 006c     0...........l.l.
  406338:	006c 006c 0000 0000 0000 0000 0000 0000     l.l.............
	...
  406350:	0000 0028 0028 007c 0028 0028 007c 0028     ..(.(.|.(.(.|.(.
  406360:	0028 0000 0000 0000 0000 0000 0010 003c     (.............<.
  406370:	0040 0020 0010 0008 0004 0078 0010 0000     @. .......x.....
	...
  406388:	0000 007c 00a4 00a8 0050 0028 0054 0094     ..|.....P.(.T...
  406398:	0088 0000 0000 0000 0000 0000 0060 0090     ............`...
  4063a8:	0090 0090 0060 0094 0088 0088 0070 0000     ....`.......p...
	...
  4063c0:	0010 0010 0010 0000 0000 0000 0000 0000     ................
	...
  4063dc:	0008 0010 0020 0020 0020 0020 0020 0020     .... . . . . . .
  4063ec:	0010 0008 0000 0000 0000 0000 0020 0010     ............ ...
  4063fc:	0008 0008 0008 0008 0008 0008 0010 0020     .............. .
  40640c:	0000 0000 0000 0028 0010 007c 0010 0028     ......(...|...(.
	...
  406434:	0010 0010 0010 00fe 0010 0010 0010 0000     ................
	...
  40645c:	0010 0030 0020 0000 0000 0000 0000 0000     ..0. ...........
  40646c:	0000 0000 0000 007c 0000 0000 0000 0000     ......|.........
	...
  406490:	0000 0030 0030 0000 0000 0000 0000 0000     ..0.0...........
  4064a0:	0000 0008 0008 0010 0010 0020 0020 0040     .......... . .@.
  4064b0:	0040 0000 0000 0000 0000 0000 0000 0078     @.............x.
  4064c0:	0084 008c 0094 00a4 00c4 0084 0078 0000     ............x...
	...
  4064d8:	0000 0010 0030 0050 0010 0010 0010 0010     ....0.P.........
  4064e8:	007c 0000 0000 0000 0000 0000 0000 0070     |.............p.
  4064f8:	0088 0008 0010 0020 0040 0080 00f8 0000     ...... .@.......
	...
  406510:	0000 0070 0088 0008 0030 0008 0008 0088     ..p.....0.......
  406520:	0070 0000 0000 0000 0000 0000 0000 0008     p...............
  406530:	0018 0028 0048 0088 00fc 0008 0008 0000     ..(.H...........
	...
  406548:	0000 0078 0080 0080 00f0 0008 0008 0008     ..x.............
  406558:	00f0 0000 0000 0000 0000 0000 0000 0030     ..............0.
  406568:	0040 0080 00f0 0088 0088 0088 0070 0000     @...........p...
	...
  406580:	0000 00f8 0008 0010 0010 0020 0020 0040     .......... . .@.
  406590:	0040 0000 0000 0000 0000 0000 0000 0070     @.............p.
  4065a0:	0088 0088 0070 0088 0088 0088 0070 0000     ....p.......p...
	...
  4065b8:	0000 0070 0088 0088 0088 0078 0008 0010     ..p.......x.....
  4065c8:	0060 0000 0000 0000 0000 0000 0000 0000     `...............
  4065d8:	0000 0030 0030 0000 0000 0030 0030 0000     ..0.0.....0.0...
	...
  4065f4:	0000 0030 0030 0000 0000 0030 0030 0060     ..0.0.....0.0.`.
  406604:	0040 0000 0000 0000 0000 0000 0008 0010     @...............
  406614:	0020 0040 0020 0010 0008 0000 0000 0000      .@. ...........
	...
  406630:	007c 0000 007c 0000 0000 0000 0000 0000     |...|...........
	...
  406648:	0040 0020 0010 0008 0010 0020 0040 0000     @. ....... .@...
	...
  406660:	0000 0030 0048 0008 0010 0020 0000 0000     ..0.H..... .....
  406670:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
  406680:	003c 0042 009a 00aa 00aa 00be 0080 0078     <.B...........x.
	...
  406698:	0000 0010 0028 0028 0044 007c 0044 0044     ....(.(.D.|.D.D.
  4066a8:	0044 0000 0000 0000 0000 0000 0000 00f8     D...............
  4066b8:	0084 0084 00f8 0084 0084 0084 00f8 0000     ................
	...
  4066d0:	0000 003c 0040 0080 0080 0080 0080 0040     ..<.@.........@.
  4066e0:	003c 0000 0000 0000 0000 0000 0000 00f0     <...............
  4066f0:	0088 0084 0084 0084 0084 0088 00f0 0000     ................
	...
  406708:	0000 00f8 0080 0080 00f0 0080 0080 0080     ................
  406718:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406728:	0080 0080 00f8 0080 0080 0080 0080 0000     ................
	...
  406740:	0000 003c 0040 0080 0080 009c 0084 0044     ..<.@.........D.
  406750:	0038 0000 0000 0000 0000 0000 0000 0088     8...............
  406760:	0088 0088 00f8 0088 0088 0088 0088 0000     ................
	...
  406778:	0000 00f8 0020 0020 0020 0020 0020 0020     .... . . . . . .
  406788:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406798:	0008 0008 0008 0008 0008 0008 00f0 0000     ................
	...
  4067b0:	0000 0084 0088 0090 00a0 00d0 0088 0084     ................
  4067c0:	0084 0000 0000 0000 0000 0000 0000 0080     ................
  4067d0:	0080 0080 0080 0080 0080 0080 00fc 0000     ................
	...
  4067e8:	0000 0084 00cc 00cc 00b4 00b4 0084 0084     ................
  4067f8:	0084 0000 0000 0000 0000 0000 0000 0084     ................
  406808:	00c4 00c4 00a4 00a4 0094 0094 008c 0000     ................
	...
  406820:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  406830:	0078 0000 0000 0000 0000 0000 0000 00f8     x...............
  406840:	0084 0084 0084 00f8 0080 0080 0080 0000     ................
	...
  406858:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  406868:	0078 0020 0018 0000 0000 0000 0000 00f8     x. .............
  406878:	0084 0084 0084 00f8 0088 0084 0084 0000     ................
	...
  406890:	0000 007c 0080 0080 0060 0018 0004 0004     ..|.....`.......
  4068a0:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  4068b0:	0020 0020 0020 0020 0020 0020 0020 0000      . . . . . . ...
	...
  4068c8:	0000 0084 0084 0084 0084 0084 0084 0084     ................
  4068d8:	0078 0000 0000 0000 0000 0000 0000 0084     x...............
  4068e8:	0084 0084 0048 0048 0048 0030 0030 0000     ....H.H.H.0.0...
	...
  406900:	0000 0088 00a8 00a8 00a8 00a8 00a8 0050     ..............P.
  406910:	0050 0000 0000 0000 0000 0000 0000 0088     P...............
  406920:	0088 0050 0020 0020 0050 0088 0088 0000     ..P. . .P.......
	...
  406938:	0000 0088 0088 0088 0050 0050 0020 0020     ........P.P. . .
  406948:	0020 0000 0000 0000 0000 0000 0000 00fc      ...............
  406958:	0004 0008 0010 0020 0040 0080 00fc 0000     ...... .@.......
	...
  406970:	0070 0040 0040 0040 0040 0040 0040 0040     p.@.@.@.@.@.@.@.
  406980:	0040 0040 0070 0000 0000 0000 0040 0040     @.@.p.......@.@.
  406990:	0020 0020 0020 0010 0010 0010 0008 0008      . . ...........
	...
  4069a8:	0038 0008 0008 0008 0008 0008 0008 0008     8...............
  4069b8:	0008 0008 0038 0000 0000 0000 0010 0028     ....8.........(.
  4069c8:	0044 0000 0000 0000 0000 0000 0000 0000     D...............
	...
  4069f0:	0038 0000 0000 0000 0000 0000 0000 0020     8............. .
  406a00:	0010 0000 0000 0000 0000 0000 0000 0000     ................
	...
  406a1c:	0000 0070 0008 0008 0078 0088 007c 0000     ..p.....x...|...
	...
  406a34:	0080 0080 0080 00f8 0084 0084 0084 0084     ................
  406a44:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  406a54:	0000 0078 0080 0080 0080 0080 0078 0000     ..x.........x...
	...
  406a6c:	0004 0004 0004 007c 0084 0084 0084 008c     ......|.........
  406a7c:	0074 0000 0000 0000 0000 0000 0000 0000     t...............
  406a8c:	0000 0078 0084 00fc 0080 0080 007c 0000     ..x.........|...
	...
  406aa4:	001c 0020 0020 00fc 0020 0020 0020 0020     .. . ... . . . .
  406ab4:	00fc 0000 0000 0000 0000 0000 0000 0000     ................
  406ac4:	0000 007c 0084 0084 0084 0084 007c 0004     ..|.........|...
  406ad4:	0078 0000 0000 0000 0080 0080 0080 00b8     x...............
  406ae4:	00c4 0084 0084 0084 0084 0000 0000 0000     ................
  406af4:	0000 0000 0000 0010 0000 0070 0010 0010     ..........p.....
  406b04:	0010 0010 007c 0000 0000 0000 0000 0000     ....|...........
  406b14:	0000 0008 0000 0078 0008 0008 0008 0008     ......x.........
  406b24:	0008 0008 0008 0070 0000 0000 0080 0080     ......p.........
  406b34:	0080 0088 0090 00a0 00d0 0088 0088 0000     ................
	...
  406b4c:	00e0 0020 0020 0020 0020 0020 0020 0020     .. . . . . . . .
  406b5c:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  406b6c:	0000 00a4 00fc 00a4 00a4 00a4 00a4 0000     ................
	...
  406b88:	0000 00b8 00c4 0084 0084 0084 0084 0000     ................
	...
  406ba4:	0000 0078 0084 0084 0084 0084 0078 0000     ..x.........x...
	...
  406bc0:	0000 00b8 00c4 0084 0084 0084 00f8 0080     ................
  406bd0:	0080 0000 0000 0000 0000 0000 0000 007c     ..............|.
  406be0:	0084 0084 0084 0084 007c 0004 0004 0000     ........|.......
	...
  406bf8:	0000 00d8 0060 0040 0040 0040 00f0 0000     ....`.@.@.@.....
	...
  406c14:	0000 0078 0080 0040 0030 0008 00f0 0000     ..x...@.0.......
	...
  406c30:	0020 00fc 0020 0020 0020 0020 001c 0000      ... . . . .....
	...
  406c4c:	0000 0088 0088 0088 0088 0088 007c 0000     ............|...
	...
  406c68:	0000 0084 0084 0084 0048 0048 0030 0000     ........H.H.0...
	...
  406c84:	0000 0088 00a8 00a8 00a8 00a8 0050 0000     ............P...
	...
  406ca0:	0000 0088 0050 0020 0020 0050 0088 0000     ....P. . .P.....
	...
  406cbc:	0000 0084 0084 0048 0048 0030 0010 0020     ......H.H.0... .
  406ccc:	0040 0000 0000 0000 0000 0000 0000 00f8     @...............
  406cdc:	0008 0010 0020 0040 00f8 0000 0000 0000     .... .@.........
  406cec:	0000 0000 0010 0020 0020 0010 0020 0020     ...... . ... . .
  406cfc:	0010 0020 0020 0010 0000 0000 0000 0000     .. . ...........
  406d0c:	0010 0010 0010 0010 0000 0000 0010 0010     ................
  406d1c:	0010 0010 0000 0000 0000 0000 0020 0010     ............ ...
  406d2c:	0010 0020 0010 0010 0020 0010 0010 0020     .. ..... ..... .
  406d3c:	0000 0000 07e2 0000 0003 0000 0013 0000     ................
  406d4c:	000c 0000 000f 0000 002d 0000 0001 0000     ........-.......
  406d5c:	6425 253a 3a64 6425 0000 0000               %d:%d:%d....

00406d68 <_global_impure_ptr>:
  406d68:	0028 2040 4e49 0046 6e69 0066 414e 004e     (.@ INF.inf.NAN.
  406d78:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  406d88:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  406d98:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  406da8:	296c 0000 0030 0000                         l)..0...

00406db0 <blanks.7223>:
  406db0:	2020 2020 2020 2020 2020 2020 2020 2020                     

00406dc0 <zeroes.7224>:
  406dc0:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  406dd0:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.

00406de0 <__mprec_bigtens>:
  406de0:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  406df0:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  406e00:	bf3c 7f73 4fdd 7515                         <.s..O.u

00406e08 <__mprec_tens>:
  406e08:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  406e18:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  406e28:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  406e38:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  406e48:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  406e58:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  406e68:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  406e78:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  406e88:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  406e98:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  406ea8:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  406eb8:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  406ec8:	9db4 79d9 7843 44ea                         ...yCx.D

00406ed0 <p05.6055>:
  406ed0:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  406ee0:	4f50 4953 0058 0000 002e 0000               POSIX.......

00406eec <_ctype_>:
  406eec:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  406efc:	2020 2020 2020 2020 2020 2020 2020 2020                     
  406f0c:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  406f1c:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  406f2c:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  406f3c:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  406f4c:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  406f5c:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  406f6c:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00406ff0 <_init>:
  406ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406ff2:	bf00      	nop
  406ff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406ff6:	bc08      	pop	{r3}
  406ff8:	469e      	mov	lr, r3
  406ffa:	4770      	bx	lr

00406ffc <__init_array_start>:
  406ffc:	00403835 	.word	0x00403835

00407000 <__frame_dummy_init_array_entry>:
  407000:	00400165                                e.@.

00407004 <_fini>:
  407004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407006:	bf00      	nop
  407008:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40700a:	bc08      	pop	{r3}
  40700c:	469e      	mov	lr, r3
  40700e:	4770      	bx	lr

00407010 <__fini_array_start>:
  407010:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 62f8 0040 0e0a 7d20               .....b@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <_impure_ptr>:
20400020:	0028 2040 0000 0000                         (.@ ....

20400028 <impure_data>:
20400028:	0000 0000 0314 2040 037c 2040 03e4 2040     ......@ |.@ ..@ 
	...
204000d0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400450 <__malloc_av_>:
	...
20400458:	0450 2040 0450 2040 0458 2040 0458 2040     P.@ P.@ X.@ X.@ 
20400468:	0460 2040 0460 2040 0468 2040 0468 2040     `.@ `.@ h.@ h.@ 
20400478:	0470 2040 0470 2040 0478 2040 0478 2040     p.@ p.@ x.@ x.@ 
20400488:	0480 2040 0480 2040 0488 2040 0488 2040     ..@ ..@ ..@ ..@ 
20400498:	0490 2040 0490 2040 0498 2040 0498 2040     ..@ ..@ ..@ ..@ 
204004a8:	04a0 2040 04a0 2040 04a8 2040 04a8 2040     ..@ ..@ ..@ ..@ 
204004b8:	04b0 2040 04b0 2040 04b8 2040 04b8 2040     ..@ ..@ ..@ ..@ 
204004c8:	04c0 2040 04c0 2040 04c8 2040 04c8 2040     ..@ ..@ ..@ ..@ 
204004d8:	04d0 2040 04d0 2040 04d8 2040 04d8 2040     ..@ ..@ ..@ ..@ 
204004e8:	04e0 2040 04e0 2040 04e8 2040 04e8 2040     ..@ ..@ ..@ ..@ 
204004f8:	04f0 2040 04f0 2040 04f8 2040 04f8 2040     ..@ ..@ ..@ ..@ 
20400508:	0500 2040 0500 2040 0508 2040 0508 2040     ..@ ..@ ..@ ..@ 
20400518:	0510 2040 0510 2040 0518 2040 0518 2040     ..@ ..@ ..@ ..@ 
20400528:	0520 2040 0520 2040 0528 2040 0528 2040      .@  .@ (.@ (.@ 
20400538:	0530 2040 0530 2040 0538 2040 0538 2040     0.@ 0.@ 8.@ 8.@ 
20400548:	0540 2040 0540 2040 0548 2040 0548 2040     @.@ @.@ H.@ H.@ 
20400558:	0550 2040 0550 2040 0558 2040 0558 2040     P.@ P.@ X.@ X.@ 
20400568:	0560 2040 0560 2040 0568 2040 0568 2040     `.@ `.@ h.@ h.@ 
20400578:	0570 2040 0570 2040 0578 2040 0578 2040     p.@ p.@ x.@ x.@ 
20400588:	0580 2040 0580 2040 0588 2040 0588 2040     ..@ ..@ ..@ ..@ 
20400598:	0590 2040 0590 2040 0598 2040 0598 2040     ..@ ..@ ..@ ..@ 
204005a8:	05a0 2040 05a0 2040 05a8 2040 05a8 2040     ..@ ..@ ..@ ..@ 
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 
20400848:	0840 2040 0840 2040 0848 2040 0848 2040     @.@ @.@ H.@ H.@ 

20400858 <__malloc_sbrk_base>:
20400858:	ffff ffff                                   ....

2040085c <__malloc_trim_threshold>:
2040085c:	0000 0002                                   ....

20400860 <__atexit_recursive_mutex>:
20400860:	0ca0 2040                                   ..@ 

20400864 <__global_locale>:
20400864:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400884:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008a4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008c4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008e4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400904:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400924:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400944:	59bd 0040 557d 0040 0000 0000 6eec 0040     .Y@.}U@......n@.
20400954:	6ee8 0040 6d8c 0040 6d8c 0040 6d8c 0040     .n@..m@..m@..m@.
20400964:	6d8c 0040 6d8c 0040 6d8c 0040 6d8c 0040     .m@..m@..m@..m@.
20400974:	6d8c 0040 6d8c 0040 ffff ffff ffff ffff     .m@..m@.........
20400984:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009ac:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
