{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701310800591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701310800592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 23:20:00 2023 " "Processing started: Wed Nov 29 23:20:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701310800592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310800592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310800592 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "RAM.qip " "Tcl Script File RAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE RAM.qip " "set_global_assignment -name QIP_FILE RAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1701310800627 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1701310800627 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701310800694 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701310800694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Stack.v 1 1 " "Found 1 design units, including 1 entities, in source file Stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stack " "Found entity 1: Stack" {  } { { "Stack.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/Stack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701310804701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310804701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registers.v 1 1 " "Found 1 design units, including 1 entities, in source file Registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "Registers.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/Registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701310804701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310804701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Processador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701310804702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310804702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register.v 1 1 " "Found 1 design units, including 1 entities, in source file Register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701310804702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310804702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Definitions.v 0 0 " "Found 0 design units, including 0 entities, in source file Definitions.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310804702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701310804703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310804703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionsROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file InstructionsROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionsrom-SYN " "Found design unit 1: instructionsrom-SYN" {  } { { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701310804953 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionsROM " "Found entity 1: InstructionsROM" {  } { { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701310804953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310804953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ValuesROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ValuesROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 valuesrom-SYN " "Found design unit 1: valuesrom-SYN" {  } { { "ValuesROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ValuesROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701310804953 ""} { "Info" "ISGN_ENTITY_NAME" "1 ValuesROM " "Found entity 1: ValuesROM" {  } { { "ValuesROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ValuesROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701310804953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310804953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPURegisters.v 1 1 " "Found 1 design units, including 1 entities, in source file CPURegisters.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPURegisters " "Found entity 1: CPURegisters" {  } { { "CPURegisters.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPURegisters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701310804954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310804954 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 CPUControl.v(109) " "Verilog HDL Expression warning at CPUControl.v(109): truncated literal to match 4 bits" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 109 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701310804954 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 CPUControl.v(111) " "Verilog HDL Expression warning at CPUControl.v(111): truncated literal to match 4 bits" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 111 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701310804955 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 CPUControl.v(113) " "Verilog HDL Expression warning at CPUControl.v(113): truncated literal to match 4 bits" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 113 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701310804955 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 CPUControl.v(115) " "Verilog HDL Expression warning at CPUControl.v(115): truncated literal to match 4 bits" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 115 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701310804955 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 CPUControl.v(117) " "Verilog HDL Expression warning at CPUControl.v(117): truncated literal to match 4 bits" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 117 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701310804955 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 CPUControl.v(119) " "Verilog HDL Expression warning at CPUControl.v(119): truncated literal to match 4 bits" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 119 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701310804955 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 CPUControl.v(121) " "Verilog HDL Expression warning at CPUControl.v(121): truncated literal to match 4 bits" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 121 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701310804955 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 CPUControl.v(140) " "Verilog HDL Expression warning at CPUControl.v(140): truncated literal to match 4 bits" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 140 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701310804955 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 CPUControl.v(192) " "Verilog HDL Expression warning at CPUControl.v(192): truncated literal to match 4 bits" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 192 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701310804955 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 CPUControl.v(200) " "Verilog HDL Expression warning at CPUControl.v(200): truncated literal to match 4 bits" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 200 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701310804955 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 CPUControl.v(206) " "Verilog HDL Expression warning at CPUControl.v(206): truncated literal to match 4 bits" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 206 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701310804955 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 CPUControl.v(208) " "Verilog HDL Expression warning at CPUControl.v(208): truncated literal to match 4 bits" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 208 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701310804955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPUControl.v 1 1 " "Found 1 design units, including 1 entities, in source file CPUControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPUControl " "Found entity 1: CPUControl" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701310804955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310804955 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processador " "Elaborating entity \"Processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701310804989 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "in1\[7..0\] ALU inst2 \"temp1_enter_processor\" " "Width mismatch in port \"in1\[7..0\]\" of instance \"inst2\" and type ALU -- source is \"\"temp1_enter_processor\"\"" {  } { { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 360 144 224 360 "" "" } { 360 144 144 488 "" "" } { 488 144 440 488 "" "" } { 488 440 440 544 "" "" } { 104 480 610 120 "temp1_enter_processor" "" } { 120 480 480 544 "" "" } { 544 424 440 544 "" "" } { 544 440 480 544 "" "" } { 104 480 610 120 "temp1_enter_processor" "" } { 328 224 416 440 "inst2" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701310804990 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "selector\[4..0\] ALU inst2 \"alu_selector\" " "Width mismatch in port \"selector\[4..0\]\" of instance \"inst2\" and type ALU -- source is \"\"alu_selector\"\"" {  } { { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 72 872 952 88 "alu_selector" "" } { 392 200 224 392 "" "" } { 88 952 952 448 "" "" } { 448 200 952 448 "" "" } { 392 200 200 448 "" "" } { 72 872 952 88 "alu_selector" "" } { 328 224 416 440 "inst2" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701310804990 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "address\[7..0\] ValuesROM inst \"values_addr\" " "Width mismatch in port \"address\[7..0\]\" of instance \"inst\" and type ValuesROM -- source is \"\"values_addr\"\"" {  } { { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -216 856 872 40 "values_addr" "" } { -216 232 872 -216 "" "" } { -216 232 232 -168 "" "" } { -168 232 264 -168 "" "" } { -216 856 872 40 "values_addr" "" } { -200 264 480 -72 "inst" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701310804990 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "address\[7..0\] InstructionsROM inst13 \"inst_addr\" " "Width mismatch in port \"address\[7..0\]\" of instance \"inst13\" and type InstructionsROM -- source is \"\"inst_addr\"\"" {  } { { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -424 240 880 -424 "" "" } { -424 864 880 72 "inst_addr" "" } { 72 872 880 72 "" "" } { -352 240 264 -352 "" "" } { -424 240 240 -352 "" "" } { -424 864 880 72 "inst_addr" "" } { -384 264 480 -256 "inst13" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701310804990 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "bus_values_data\[7..0\] CPUControl inst14 \"data_bus\" " "Width mismatch in port \"bus_values_data\[7..0\]\" of instance \"inst14\" and type CPUControl -- source is \"\"data_bus\"\"" {  } { { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -168 480 536 -168 "" "" } { -168 536 536 -16 "" "" } { -16 168 536 -16 "" "" } { -16 168 168 72 "" "" } { 56 168 608 72 "data_bus" "" } { 56 168 608 72 "data_bus" "" } { 8 608 872 280 "inst14" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701310804990 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "bus_inst_data\[12..0\] CPUControl inst14 \"inst_bus\" " "Width mismatch in port \"bus_inst_data\[12..0\]\" of instance \"inst14\" and type CPUControl -- source is \"\"inst_bus\"\"" {  } { { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -352 480 496 -352 "" "" } { -352 496 496 -40 "" "" } { -40 192 496 -40 "" "" } { -40 192 192 88 "" "" } { 72 192 608 88 "inst_bus" "" } { 72 192 608 88 "inst_bus" "" } { 8 608 872 280 "inst14" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701310804990 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "temp1\[7..0\] CPUControl inst14 \"temp1_enter_processor\" " "Width mismatch in port \"temp1\[7..0\]\" of instance \"inst14\" and type CPUControl -- source is \"\"temp1_enter_processor\"\"" {  } { { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 360 144 224 360 "" "" } { 360 144 144 488 "" "" } { 488 144 440 488 "" "" } { 488 440 440 544 "" "" } { 104 480 610 120 "temp1_enter_processor" "" } { 120 480 480 544 "" "" } { 544 424 440 544 "" "" } { 544 440 480 544 "" "" } { 104 480 610 120 "temp1_enter_processor" "" } { 8 608 872 280 "inst14" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701310804990 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "data_from_stack\[7..0\] CPUControl inst14 \"data_from_stack\" " "Width mismatch in port \"data_from_stack\[7..0\]\" of instance \"inst14\" and type CPUControl -- source is \"\"data_from_stack\"\"" {  } { { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 136 568 608 136 "" "" } { 136 568 568 328 "" "" } { 536 1248 1328 536 "" "" } { 328 1328 1328 536 "" "" } { 312 568 1328 328 "data_from_stack" "" } { 312 568 1328 328 "data_from_stack" "" } { 8 608 872 280 "inst14" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701310804990 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "data_in\[7..0\] CPURegisters inst15 \"values_data\" " "Width mismatch in port \"data_in\[7..0\]\" of instance \"inst15\" and type CPURegisters -- source is \"\"values_data\"\"" {  } { { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 200 872 896 200 "" "" } { 200 880 896 464 "values_data" "" } { 464 704 896 464 "" "" } { 464 704 704 672 "" "" } { 560 112 112 672 "" "" } { 672 112 704 672 "" "" } { 560 112 232 560 "" "" } { 200 880 896 464 "values_data" "" } { 512 232 424 624 "inst15" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701310804990 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "data_from_stack \"dout\[7..0\]\" (ID Stack:inst3) " "Width mismatch in data_from_stack -- source is \"\"dout\[7..0\]\" (ID Stack:inst3)\"" {  } { { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 136 568 608 136 "" "" } { 136 568 568 328 "" "" } { 536 1248 1328 536 "" "" } { 328 1328 1328 536 "" "" } { 312 568 1328 328 "data_from_stack" "" } { 472 1008 1248 616 "inst3" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701310804990 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "temp1_enter_processor \"temp1\[7..0\]\" (ID CPURegisters:inst15) " "Width mismatch in temp1_enter_processor -- source is \"\"temp1\[7..0\]\" (ID CPURegisters:inst15)\"" {  } { { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 136 568 608 136 "" "" } { 136 568 568 328 "" "" } { 536 1248 1328 536 "" "" } { 328 1328 1328 536 "" "" } { 312 568 1328 328 "data_from_stack" "" } { 360 144 224 360 "" "" } { 360 144 144 488 "" "" } { 488 144 440 488 "" "" } { 488 440 440 544 "" "" } { 104 480 610 120 "temp1_enter_processor" "" } { 120 480 480 544 "" "" } { 544 424 440 544 "" "" } { 544 440 480 544 "" "" } { 512 232 424 624 "inst15" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701310804990 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "inst_bus \"q\[12..0\]\" (ID InstructionsROM:inst13) " "Width mismatch in inst_bus -- source is \"\"q\[12..0\]\" (ID InstructionsROM:inst13)\"" {  } { { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 136 568 608 136 "" "" } { 136 568 568 328 "" "" } { 536 1248 1328 536 "" "" } { 328 1328 1328 536 "" "" } { 312 568 1328 328 "data_from_stack" "" } { 360 144 224 360 "" "" } { 360 144 144 488 "" "" } { 488 144 440 488 "" "" } { 488 440 440 544 "" "" } { 104 480 610 120 "temp1_enter_processor" "" } { 120 480 480 544 "" "" } { 544 424 440 544 "" "" } { 544 440 480 544 "" "" } { -352 480 496 -352 "" "" } { -352 496 496 -40 "" "" } { -40 192 496 -40 "" "" } { -40 192 192 88 "" "" } { 72 192 608 88 "inst_bus" "" } { -384 264 480 -256 "inst13" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701310804990 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "data_bus \"q\[7..0\]\" (ID ValuesROM:inst) " "Width mismatch in data_bus -- source is \"\"q\[7..0\]\" (ID ValuesROM:inst)\"" {  } { { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 136 568 608 136 "" "" } { 136 568 568 328 "" "" } { 536 1248 1328 536 "" "" } { 328 1328 1328 536 "" "" } { 312 568 1328 328 "data_from_stack" "" } { 360 144 224 360 "" "" } { 360 144 144 488 "" "" } { 488 144 440 488 "" "" } { 488 440 440 544 "" "" } { 104 480 610 120 "temp1_enter_processor" "" } { 120 480 480 544 "" "" } { 544 424 440 544 "" "" } { 544 440 480 544 "" "" } { -352 480 496 -352 "" "" } { -352 496 496 -40 "" "" } { -40 192 496 -40 "" "" } { -40 192 192 88 "" "" } { 72 192 608 88 "inst_bus" "" } { -168 480 536 -168 "" "" } { -168 536 536 -16 "" "" } { -16 168 536 -16 "" "" } { -16 168 168 72 "" "" } { 56 168 608 72 "data_bus" "" } { -200 264 480 -72 "inst" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701310804990 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "values_addr \"values_addr\[7..0\]\" (ID CPUControl:inst14) " "Width mismatch in values_addr -- source is \"\"values_addr\[7..0\]\" (ID CPUControl:inst14)\"" {  } { { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 136 568 608 136 "" "" } { 136 568 568 328 "" "" } { 536 1248 1328 536 "" "" } { 328 1328 1328 536 "" "" } { 312 568 1328 328 "data_from_stack" "" } { 360 144 224 360 "" "" } { 360 144 144 488 "" "" } { 488 144 440 488 "" "" } { 488 440 440 544 "" "" } { 104 480 610 120 "temp1_enter_processor" "" } { 120 480 480 544 "" "" } { 544 424 440 544 "" "" } { 544 440 480 544 "" "" } { -352 480 496 -352 "" "" } { -352 496 496 -40 "" "" } { -40 192 496 -40 "" "" } { -40 192 192 88 "" "" } { 72 192 608 88 "inst_bus" "" } { -168 480 536 -168 "" "" } { -168 536 536 -16 "" "" } { -16 168 536 -16 "" "" } { -16 168 168 72 "" "" } { 56 168 608 72 "data_bus" "" } { -216 856 872 40 "values_addr" "" } { -216 232 872 -216 "" "" } { -216 232 232 -168 "" "" } { -168 232 264 -168 "" "" } { 8 608 872 280 "inst14" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701310804991 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "inst_addr \"ip\[7..0\]\" (ID CPUControl:inst14) " "Width mismatch in inst_addr -- source is \"\"ip\[7..0\]\" (ID CPUControl:inst14)\"" {  } { { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 136 568 608 136 "" "" } { 136 568 568 328 "" "" } { 536 1248 1328 536 "" "" } { 328 1328 1328 536 "" "" } { 312 568 1328 328 "data_from_stack" "" } { 360 144 224 360 "" "" } { 360 144 144 488 "" "" } { 488 144 440 488 "" "" } { 488 440 440 544 "" "" } { 104 480 610 120 "temp1_enter_processor" "" } { 120 480 480 544 "" "" } { 544 424 440 544 "" "" } { 544 440 480 544 "" "" } { -352 480 496 -352 "" "" } { -352 496 496 -40 "" "" } { -40 192 496 -40 "" "" } { -40 192 192 88 "" "" } { 72 192 608 88 "inst_bus" "" } { -168 480 536 -168 "" "" } { -168 536 536 -16 "" "" } { -16 168 536 -16 "" "" } { -16 168 168 72 "" "" } { 56 168 608 72 "data_bus" "" } { -216 856 872 40 "values_addr" "" } { -216 232 872 -216 "" "" } { -216 232 232 -168 "" "" } { -168 232 264 -168 "" "" } { -424 240 880 -424 "" "" } { -424 864 880 72 "inst_addr" "" } { 72 872 880 72 "" "" } { -352 240 264 -352 "" "" } { -424 240 240 -352 "" "" } { 8 608 872 280 "inst14" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701310804991 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "alu_selector \"alu_selector\[4..0\]\" (ID CPUControl:inst14) " "Width mismatch in alu_selector -- source is \"\"alu_selector\[4..0\]\" (ID CPUControl:inst14)\"" {  } { { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 136 568 608 136 "" "" } { 136 568 568 328 "" "" } { 536 1248 1328 536 "" "" } { 328 1328 1328 536 "" "" } { 312 568 1328 328 "data_from_stack" "" } { 360 144 224 360 "" "" } { 360 144 144 488 "" "" } { 488 144 440 488 "" "" } { 488 440 440 544 "" "" } { 104 480 610 120 "temp1_enter_processor" "" } { 120 480 480 544 "" "" } { 544 424 440 544 "" "" } { 544 440 480 544 "" "" } { -352 480 496 -352 "" "" } { -352 496 496 -40 "" "" } { -40 192 496 -40 "" "" } { -40 192 192 88 "" "" } { 72 192 608 88 "inst_bus" "" } { -168 480 536 -168 "" "" } { -168 536 536 -16 "" "" } { -16 168 536 -16 "" "" } { -16 168 168 72 "" "" } { 56 168 608 72 "data_bus" "" } { -216 856 872 40 "values_addr" "" } { -216 232 872 -216 "" "" } { -216 232 232 -168 "" "" } { -168 232 264 -168 "" "" } { -424 240 880 -424 "" "" } { -424 864 880 72 "inst_addr" "" } { 72 872 880 72 "" "" } { -352 240 264 -352 "" "" } { -424 240 240 -352 "" "" } { 72 872 952 88 "alu_selector" "" } { 392 200 224 392 "" "" } { 88 952 952 448 "" "" } { 448 200 952 448 "" "" } { 392 200 200 448 "" "" } { 8 608 872 280 "inst14" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701310804991 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "values_data \"values_data\[7..0\]\" (ID CPUControl:inst14) " "Width mismatch in values_data -- source is \"\"values_data\[7..0\]\" (ID CPUControl:inst14)\"" {  } { { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 136 568 608 136 "" "" } { 136 568 568 328 "" "" } { 536 1248 1328 536 "" "" } { 328 1328 1328 536 "" "" } { 312 568 1328 328 "data_from_stack" "" } { 360 144 224 360 "" "" } { 360 144 144 488 "" "" } { 488 144 440 488 "" "" } { 488 440 440 544 "" "" } { 104 480 610 120 "temp1_enter_processor" "" } { 120 480 480 544 "" "" } { 544 424 440 544 "" "" } { 544 440 480 544 "" "" } { -352 480 496 -352 "" "" } { -352 496 496 -40 "" "" } { -40 192 496 -40 "" "" } { -40 192 192 88 "" "" } { 72 192 608 88 "inst_bus" "" } { -168 480 536 -168 "" "" } { -168 536 536 -16 "" "" } { -16 168 536 -16 "" "" } { -16 168 168 72 "" "" } { 56 168 608 72 "data_bus" "" } { -216 856 872 40 "values_addr" "" } { -216 232 872 -216 "" "" } { -216 232 232 -168 "" "" } { -168 232 264 -168 "" "" } { -424 240 880 -424 "" "" } { -424 864 880 72 "inst_addr" "" } { 72 872 880 72 "" "" } { -352 240 264 -352 "" "" } { -424 240 240 -352 "" "" } { 72 872 952 88 "alu_selector" "" } { 392 200 224 392 "" "" } { 88 952 952 448 "" "" } { 448 200 952 448 "" "" } { 392 200 200 448 "" "" } { 200 872 896 200 "" "" } { 200 880 896 464 "values_data" "" } { 464 704 896 464 "" "" } { 464 704 704 672 "" "" } { 560 112 112 672 "" "" } { 672 112 704 672 "" "" } { 560 112 232 560 "" "" } { 8 608 872 280 "inst14" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701310804991 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701310804991 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 18 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 18 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701310805051 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 29 23:20:05 2023 " "Processing ended: Wed Nov 29 23:20:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701310805051 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701310805051 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701310805051 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310805051 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 20 s 14 s " "Quartus Prime Full Compilation was unsuccessful. 20 errors, 14 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701310805137 ""}
