// Seed: 2652393536
module module_0 (
    input wor id_0,
    output supply1 id_1,
    input wand id_2
);
  wire id_4;
endmodule
module module_1 (
    input  wire  id_0,
    output wire  id_1,
    output tri   id_2,
    input  wor   id_3,
    input  uwire id_4
);
  assign id_1 = {id_3{1}};
  logic [7:0][{  -1  }] id_6;
  assign id_2 = -1 - 1 + id_4;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_0
  );
  wire id_7;
endmodule
module module_2;
  tri1 id_2 = id_1 == id_2;
  assign module_3.id_0 = 0;
  wire id_3, id_4, id_5;
  tri1 id_6 = 1;
endmodule
module module_3 (
    output tri1 id_0,
    output supply1 id_1
);
  wire id_4, id_5;
  module_2 modCall_1 ();
endmodule
