

================================================================
== Vitis HLS Report for 'cnn_Pipeline_2'
================================================================
* Date:           Tue Jan 28 18:27:02 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.014 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35|  0.350 us|  0.350 us|   35|   35|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       33|       33|         1|          1|          1|    34|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.01>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 4 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 5 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%arrayinit_curidx8 = alloca i32 1"   --->   Operation 6 'alloca' 'arrayinit_curidx8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln"   --->   Operation 7 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add_ln69_3_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %add_ln69_3"   --->   Operation 8 'read' 'add_ln69_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %arrayinit_curidx8"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %phi_mul"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %phi_urem"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.body7"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%phi_urem_load = load i6 %phi_urem" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 13 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%phi_mul_load = load i12 %phi_mul" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 14 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arrayinit_curidx8_load = load i6 %arrayinit_curidx8" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 15 'load' 'arrayinit_curidx8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 16 'specpipeline' 'specpipeline_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln69 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 34, i64 34, i64 34" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.54ns)   --->   "%add_ln69 = add i12 %phi_mul_load, i12 74" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 18 'add' 'add_ln69' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i12.i32.i32, i12 %phi_mul_load, i32 9, i32 11" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 19 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i3 %tmp" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 20 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.82ns)   --->   "%add_ln69_2 = add i6 %add_ln69_3_read, i6 %zext_ln69" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 21 'add' 'add_ln69_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i6 %add_ln69_2" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 22 'zext' 'zext_ln69_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%pad_img0_addr = getelementptr i24 %pad_img0, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 23 'getelementptr' 'pad_img0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%pad_img0_1_addr = getelementptr i24 %pad_img0_1, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 24 'getelementptr' 'pad_img0_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%pad_img0_2_addr = getelementptr i24 %pad_img0_2, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 25 'getelementptr' 'pad_img0_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%pad_img0_3_addr = getelementptr i24 %pad_img0_3, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 26 'getelementptr' 'pad_img0_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%pad_img0_4_addr = getelementptr i24 %pad_img0_4, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 27 'getelementptr' 'pad_img0_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%pad_img0_5_addr = getelementptr i24 %pad_img0_5, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 28 'getelementptr' 'pad_img0_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%pad_img0_6_addr = getelementptr i24 %pad_img0_6, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 29 'getelementptr' 'pad_img0_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%pad_img0_7_addr = getelementptr i24 %pad_img0_7, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 30 'getelementptr' 'pad_img0_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%pad_img0_8_addr = getelementptr i24 %pad_img0_8, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 31 'getelementptr' 'pad_img0_8_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%pad_img0_9_addr = getelementptr i24 %pad_img0_9, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 32 'getelementptr' 'pad_img0_9_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%pad_img0_10_addr = getelementptr i24 %pad_img0_10, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 33 'getelementptr' 'pad_img0_10_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%pad_img0_11_addr = getelementptr i24 %pad_img0_11, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 34 'getelementptr' 'pad_img0_11_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%pad_img0_12_addr = getelementptr i24 %pad_img0_12, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 35 'getelementptr' 'pad_img0_12_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%pad_img0_13_addr = getelementptr i24 %pad_img0_13, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 36 'getelementptr' 'pad_img0_13_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%pad_img0_14_addr = getelementptr i24 %pad_img0_14, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 37 'getelementptr' 'pad_img0_14_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%pad_img0_15_addr = getelementptr i24 %pad_img0_15, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 38 'getelementptr' 'pad_img0_15_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%pad_img0_16_addr = getelementptr i24 %pad_img0_16, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 39 'getelementptr' 'pad_img0_16_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%pad_img0_17_addr = getelementptr i24 %pad_img0_17, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 40 'getelementptr' 'pad_img0_17_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%pad_img0_18_addr = getelementptr i24 %pad_img0_18, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 41 'getelementptr' 'pad_img0_18_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%pad_img0_19_addr = getelementptr i24 %pad_img0_19, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 42 'getelementptr' 'pad_img0_19_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%pad_img0_20_addr = getelementptr i24 %pad_img0_20, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 43 'getelementptr' 'pad_img0_20_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%pad_img0_21_addr = getelementptr i24 %pad_img0_21, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 44 'getelementptr' 'pad_img0_21_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%pad_img0_22_addr = getelementptr i24 %pad_img0_22, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 45 'getelementptr' 'pad_img0_22_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%pad_img0_23_addr = getelementptr i24 %pad_img0_23, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 46 'getelementptr' 'pad_img0_23_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%pad_img0_24_addr = getelementptr i24 %pad_img0_24, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 47 'getelementptr' 'pad_img0_24_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%pad_img0_25_addr = getelementptr i24 %pad_img0_25, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 48 'getelementptr' 'pad_img0_25_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%pad_img0_26_addr = getelementptr i24 %pad_img0_26, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 49 'getelementptr' 'pad_img0_26_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%pad_img0_27_addr = getelementptr i24 %pad_img0_27, i64 0, i64 %zext_ln69_1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 50 'getelementptr' 'pad_img0_27_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i6 %phi_urem_load" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 51 'trunc' 'trunc_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.82ns)   --->   "%add_ln69_1 = add i6 %arrayinit_curidx8_load, i6 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 52 'add' 'add_ln69_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (1.86ns)   --->   "%switch_ln0 = switch i2 %trunc_ln_read, void %arrayinit.cur93.case.3, i2 0, void %arrayinit.cur93.case.0, i2 1, void %arrayinit.cur93.case.1, i2 2, void %arrayinit.cur93.case.2"   --->   Operation 53 'switch' 'switch_ln0' <Predicate = true> <Delay = 1.86>
ST_1 : Operation 54 [1/1] (1.87ns)   --->   "%switch_ln69 = switch i3 %trunc_ln69, void %arrayinit.cur93_2.case.6, i3 0, void %arrayinit.cur93_2.case.0, i3 1, void %arrayinit.cur93_2.case.1, i3 2, void %arrayinit.cur93_2.case.2, i3 3, void %arrayinit.cur93_2.case.3, i3 4, void %arrayinit.cur93_2.case.4, i3 5, void %arrayinit.cur93_2.case.5" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 54 'switch' 'switch_ln69' <Predicate = (trunc_ln_read == 2)> <Delay = 1.87>
ST_1 : Operation 55 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_19_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 55 'store' 'store_ln69' <Predicate = (trunc_ln_read == 2 & trunc_ln69 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_2.exit"   --->   Operation 56 'br' 'br_ln0' <Predicate = (trunc_ln_read == 2 & trunc_ln69 == 5)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_18_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 57 'store' 'store_ln69' <Predicate = (trunc_ln_read == 2 & trunc_ln69 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_2.exit"   --->   Operation 58 'br' 'br_ln0' <Predicate = (trunc_ln_read == 2 & trunc_ln69 == 4)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_17_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 59 'store' 'store_ln69' <Predicate = (trunc_ln_read == 2 & trunc_ln69 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_2.exit"   --->   Operation 60 'br' 'br_ln0' <Predicate = (trunc_ln_read == 2 & trunc_ln69 == 3)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_16_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 61 'store' 'store_ln69' <Predicate = (trunc_ln_read == 2 & trunc_ln69 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_2.exit"   --->   Operation 62 'br' 'br_ln0' <Predicate = (trunc_ln_read == 2 & trunc_ln69 == 2)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_15_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 63 'store' 'store_ln69' <Predicate = (trunc_ln_read == 2 & trunc_ln69 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_2.exit"   --->   Operation 64 'br' 'br_ln0' <Predicate = (trunc_ln_read == 2 & trunc_ln69 == 1)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_14_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 65 'store' 'store_ln69' <Predicate = (trunc_ln_read == 2 & trunc_ln69 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_2.exit"   --->   Operation 66 'br' 'br_ln0' <Predicate = (trunc_ln_read == 2 & trunc_ln69 == 0)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_20_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 67 'store' 'store_ln69' <Predicate = (trunc_ln_read == 2 & trunc_ln69 == 7) | (trunc_ln_read == 2 & trunc_ln69 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_2.exit"   --->   Operation 68 'br' 'br_ln0' <Predicate = (trunc_ln_read == 2 & trunc_ln69 == 7) | (trunc_ln_read == 2 & trunc_ln69 == 6)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93.exit"   --->   Operation 69 'br' 'br_ln0' <Predicate = (trunc_ln_read == 2)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.87ns)   --->   "%switch_ln69 = switch i3 %trunc_ln69, void %arrayinit.cur93_1.case.6, i3 0, void %arrayinit.cur93_1.case.0, i3 1, void %arrayinit.cur93_1.case.1, i3 2, void %arrayinit.cur93_1.case.2, i3 3, void %arrayinit.cur93_1.case.3, i3 4, void %arrayinit.cur93_1.case.4, i3 5, void %arrayinit.cur93_1.case.5" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 70 'switch' 'switch_ln69' <Predicate = (trunc_ln_read == 1)> <Delay = 1.87>
ST_1 : Operation 71 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_12_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 71 'store' 'store_ln69' <Predicate = (trunc_ln_read == 1 & trunc_ln69 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_1.exit"   --->   Operation 72 'br' 'br_ln0' <Predicate = (trunc_ln_read == 1 & trunc_ln69 == 5)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_11_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 73 'store' 'store_ln69' <Predicate = (trunc_ln_read == 1 & trunc_ln69 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_1.exit"   --->   Operation 74 'br' 'br_ln0' <Predicate = (trunc_ln_read == 1 & trunc_ln69 == 4)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_10_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 75 'store' 'store_ln69' <Predicate = (trunc_ln_read == 1 & trunc_ln69 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_1.exit"   --->   Operation 76 'br' 'br_ln0' <Predicate = (trunc_ln_read == 1 & trunc_ln69 == 3)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_9_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 77 'store' 'store_ln69' <Predicate = (trunc_ln_read == 1 & trunc_ln69 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_1.exit"   --->   Operation 78 'br' 'br_ln0' <Predicate = (trunc_ln_read == 1 & trunc_ln69 == 2)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_8_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 79 'store' 'store_ln69' <Predicate = (trunc_ln_read == 1 & trunc_ln69 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_1.exit"   --->   Operation 80 'br' 'br_ln0' <Predicate = (trunc_ln_read == 1 & trunc_ln69 == 1)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_7_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 81 'store' 'store_ln69' <Predicate = (trunc_ln_read == 1 & trunc_ln69 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_1.exit"   --->   Operation 82 'br' 'br_ln0' <Predicate = (trunc_ln_read == 1 & trunc_ln69 == 0)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_13_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 83 'store' 'store_ln69' <Predicate = (trunc_ln_read == 1 & trunc_ln69 == 7) | (trunc_ln_read == 1 & trunc_ln69 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_1.exit"   --->   Operation 84 'br' 'br_ln0' <Predicate = (trunc_ln_read == 1 & trunc_ln69 == 7) | (trunc_ln_read == 1 & trunc_ln69 == 6)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93.exit"   --->   Operation 85 'br' 'br_ln0' <Predicate = (trunc_ln_read == 1)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (1.87ns)   --->   "%switch_ln69 = switch i3 %trunc_ln69, void %arrayinit.cur93_0.case.6, i3 0, void %arrayinit.cur93_0.case.0, i3 1, void %arrayinit.cur93_0.case.1, i3 2, void %arrayinit.cur93_0.case.2, i3 3, void %arrayinit.cur93_0.case.3, i3 4, void %arrayinit.cur93_0.case.4, i3 5, void %arrayinit.cur93_0.case.5" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 86 'switch' 'switch_ln69' <Predicate = (trunc_ln_read == 0)> <Delay = 1.87>
ST_1 : Operation 87 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_5_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 87 'store' 'store_ln69' <Predicate = (trunc_ln_read == 0 & trunc_ln69 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_0.exit"   --->   Operation 88 'br' 'br_ln0' <Predicate = (trunc_ln_read == 0 & trunc_ln69 == 5)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_4_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 89 'store' 'store_ln69' <Predicate = (trunc_ln_read == 0 & trunc_ln69 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_0.exit"   --->   Operation 90 'br' 'br_ln0' <Predicate = (trunc_ln_read == 0 & trunc_ln69 == 4)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_3_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 91 'store' 'store_ln69' <Predicate = (trunc_ln_read == 0 & trunc_ln69 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_0.exit"   --->   Operation 92 'br' 'br_ln0' <Predicate = (trunc_ln_read == 0 & trunc_ln69 == 3)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_2_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 93 'store' 'store_ln69' <Predicate = (trunc_ln_read == 0 & trunc_ln69 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_0.exit"   --->   Operation 94 'br' 'br_ln0' <Predicate = (trunc_ln_read == 0 & trunc_ln69 == 2)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_1_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 95 'store' 'store_ln69' <Predicate = (trunc_ln_read == 0 & trunc_ln69 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_0.exit"   --->   Operation 96 'br' 'br_ln0' <Predicate = (trunc_ln_read == 0 & trunc_ln69 == 1)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 97 'store' 'store_ln69' <Predicate = (trunc_ln_read == 0 & trunc_ln69 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_0.exit"   --->   Operation 98 'br' 'br_ln0' <Predicate = (trunc_ln_read == 0 & trunc_ln69 == 0)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_6_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 99 'store' 'store_ln69' <Predicate = (trunc_ln_read == 0 & trunc_ln69 == 7) | (trunc_ln_read == 0 & trunc_ln69 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_0.exit"   --->   Operation 100 'br' 'br_ln0' <Predicate = (trunc_ln_read == 0 & trunc_ln69 == 7) | (trunc_ln_read == 0 & trunc_ln69 == 6)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93.exit"   --->   Operation 101 'br' 'br_ln0' <Predicate = (trunc_ln_read == 0)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.87ns)   --->   "%switch_ln69 = switch i3 %trunc_ln69, void %arrayinit.cur93_3.case.6, i3 0, void %arrayinit.cur93_3.case.0, i3 1, void %arrayinit.cur93_3.case.1, i3 2, void %arrayinit.cur93_3.case.2, i3 3, void %arrayinit.cur93_3.case.3, i3 4, void %arrayinit.cur93_3.case.4, i3 5, void %arrayinit.cur93_3.case.5" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 102 'switch' 'switch_ln69' <Predicate = (trunc_ln_read == 3)> <Delay = 1.87>
ST_1 : Operation 103 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_26_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 103 'store' 'store_ln69' <Predicate = (trunc_ln_read == 3 & trunc_ln69 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_3.exit"   --->   Operation 104 'br' 'br_ln0' <Predicate = (trunc_ln_read == 3 & trunc_ln69 == 5)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_25_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 105 'store' 'store_ln69' <Predicate = (trunc_ln_read == 3 & trunc_ln69 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_3.exit"   --->   Operation 106 'br' 'br_ln0' <Predicate = (trunc_ln_read == 3 & trunc_ln69 == 4)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_24_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 107 'store' 'store_ln69' <Predicate = (trunc_ln_read == 3 & trunc_ln69 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_3.exit"   --->   Operation 108 'br' 'br_ln0' <Predicate = (trunc_ln_read == 3 & trunc_ln69 == 3)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_23_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 109 'store' 'store_ln69' <Predicate = (trunc_ln_read == 3 & trunc_ln69 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_3.exit"   --->   Operation 110 'br' 'br_ln0' <Predicate = (trunc_ln_read == 3 & trunc_ln69 == 2)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_22_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 111 'store' 'store_ln69' <Predicate = (trunc_ln_read == 3 & trunc_ln69 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_3.exit"   --->   Operation 112 'br' 'br_ln0' <Predicate = (trunc_ln_read == 3 & trunc_ln69 == 1)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_21_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 113 'store' 'store_ln69' <Predicate = (trunc_ln_read == 3 & trunc_ln69 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_3.exit"   --->   Operation 114 'br' 'br_ln0' <Predicate = (trunc_ln_read == 3 & trunc_ln69 == 0)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_27_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 115 'store' 'store_ln69' <Predicate = (trunc_ln_read == 3 & trunc_ln69 == 7) | (trunc_ln_read == 3 & trunc_ln69 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93_3.exit"   --->   Operation 116 'br' 'br_ln0' <Predicate = (trunc_ln_read == 3 & trunc_ln69 == 7) | (trunc_ln_read == 3 & trunc_ln69 == 6)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.cur93.exit"   --->   Operation 117 'br' 'br_ln0' <Predicate = (trunc_ln_read == 3)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (1.82ns)   --->   "%add_ln69_4 = add i6 %phi_urem_load, i6 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 118 'add' 'add_ln69_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (1.82ns)   --->   "%icmp_ln69 = icmp_ult  i6 %add_ln69_4, i6 7" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 119 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (1.18ns)   --->   "%select_ln69 = select i1 %icmp_ln69, i6 %add_ln69_4, i6 0" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 120 'select' 'select_ln69' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (1.82ns)   --->   "%icmp_ln69_1 = icmp_eq  i6 %arrayinit_curidx8_load, i6 33" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 121 'icmp' 'icmp_ln69_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (1.58ns)   --->   "%store_ln69 = store i6 %add_ln69_1, i6 %arrayinit_curidx8" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 122 'store' 'store_ln69' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 123 [1/1] (1.58ns)   --->   "%store_ln69 = store i12 %add_ln69, i12 %phi_mul" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 123 'store' 'store_ln69' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 124 [1/1] (1.58ns)   --->   "%store_ln69 = store i6 %select_ln69, i6 %phi_urem" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 124 'store' 'store_ln69' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69_1, void %arrayinit.body7, void %arrayinit.end12.exitStub" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 125 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 126 'ret' 'ret_ln0' <Predicate = (icmp_ln69_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 8.014ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'phi_urem' [38]  (1.588 ns)
	'load' operation 6 bit ('phi_urem_load', CNN_Optimal/src/cnn.cpp:69) on local variable 'phi_urem' [41]  (0.000 ns)
	'add' operation 6 bit ('add_ln69_4', CNN_Optimal/src/cnn.cpp:69) [183]  (1.825 ns)
	'icmp' operation 1 bit ('icmp_ln69', CNN_Optimal/src/cnn.cpp:69) [184]  (1.825 ns)
	'select' operation 6 bit ('select_ln69', CNN_Optimal/src/cnn.cpp:69) [185]  (1.188 ns)
	'store' operation 0 bit ('store_ln69', CNN_Optimal/src/cnn.cpp:69) of variable 'select_ln69', CNN_Optimal/src/cnn.cpp:69 on local variable 'phi_urem' [189]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
