|DE4_DCC_HSMB
GCLKIN => ~NO_FANOUT~
GCLKOUT_FPGA <= <GND>
OSC_50_BANK2 => ~NO_FANOUT~
OSC_50_BANK3 => ~NO_FANOUT~
OSC_50_BANK4 => ~NO_FANOUT~
OSC_50_BANK5 => ~NO_FANOUT~
OSC_50_BANK6 => OSC_50_BANK6.IN1
OSC_50_BANK7 => ~NO_FANOUT~
PLL_CLKIN_p => ~NO_FANOUT~
LED[0] <= pll:pll_inst.locked
LED[1] <= SLIDE_SW[0].DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= SLIDE_SW[1].DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= LED.DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= BUTTON[0].DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= BUTTON[1].DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= SLIDE_SW[3].DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= count[24].DB_MAX_OUTPUT_PORT_TYPE
BUTTON[0] => BUTTON[0].IN1
BUTTON[1] => BUTTON[1].IN1
BUTTON[2] => ~NO_FANOUT~
BUTTON[3] => ~NO_FANOUT~
CPU_RESET_n => reset_n.IN1
EXT_IO <> <UNC>
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SLIDE_SW[0] => AD_SCLK.DATAIN
SLIDE_SW[0] => LED[1].DATAIN
SLIDE_SW[1] => AD_SDIO.DATAIN
SLIDE_SW[1] => LED[2].DATAIN
SLIDE_SW[2] => ~NO_FANOUT~
SLIDE_SW[3] => LED.OUTPUTSELECT
SLIDE_SW[3] => LED[6].DATAIN
SLIDE_SW[3] => fir_in_data.OUTPUTSELECT
SLIDE_SW[3] => fir_in_data.OUTPUTSELECT
SLIDE_SW[3] => fir_in_data.OUTPUTSELECT
SLIDE_SW[3] => fir_in_data.OUTPUTSELECT
SLIDE_SW[3] => fir_in_data.OUTPUTSELECT
SLIDE_SW[3] => fir_in_data.OUTPUTSELECT
SLIDE_SW[3] => fir_in_data.OUTPUTSELECT
SLIDE_SW[3] => fir_in_data.OUTPUTSELECT
SLIDE_SW[3] => fir_in_data.OUTPUTSELECT
SLIDE_SW[3] => fir_in_data.OUTPUTSELECT
SLIDE_SW[3] => fir_in_data.OUTPUTSELECT
SLIDE_SW[3] => fir_in_data.OUTPUTSELECT
SLIDE_SW[3] => fir_in_data.OUTPUTSELECT
SLIDE_SW[3] => fir_in_data.OUTPUTSELECT
SEG0_D[0] <= SevenSegmentDisplayDecoder:comb_56.port0
SEG0_D[1] <= SevenSegmentDisplayDecoder:comb_56.port0
SEG0_D[2] <= SevenSegmentDisplayDecoder:comb_56.port0
SEG0_D[3] <= SevenSegmentDisplayDecoder:comb_56.port0
SEG0_D[4] <= SevenSegmentDisplayDecoder:comb_56.port0
SEG0_D[5] <= SevenSegmentDisplayDecoder:comb_56.port0
SEG0_D[6] <= SevenSegmentDisplayDecoder:comb_56.port0
SEG0_DP <= count[24].DB_MAX_OUTPUT_PORT_TYPE
SEG1_D[0] <= SevenSegmentDisplayDecoder:comb_57.port0
SEG1_D[1] <= SevenSegmentDisplayDecoder:comb_57.port0
SEG1_D[2] <= SevenSegmentDisplayDecoder:comb_57.port0
SEG1_D[3] <= SevenSegmentDisplayDecoder:comb_57.port0
SEG1_D[4] <= SevenSegmentDisplayDecoder:comb_57.port0
SEG1_D[5] <= SevenSegmentDisplayDecoder:comb_57.port0
SEG1_D[6] <= SevenSegmentDisplayDecoder:comb_57.port0
SEG1_DP <= <GND>
FAN_CTRL <= FAN_CTRL.DB_MAX_OUTPUT_PORT_TYPE
AD_SCLK <> AD_SCLK
AD_SDIO <> AD_SDIO
ADA_D[0] => per_a2da_d[0].DATAIN
ADA_D[0] => DB[0].DATAIN
ADA_D[1] => per_a2da_d[1].DATAIN
ADA_D[1] => DB[1].DATAIN
ADA_D[2] => per_a2da_d[2].DATAIN
ADA_D[2] => DB[2].DATAIN
ADA_D[3] => per_a2da_d[3].DATAIN
ADA_D[3] => DB[3].DATAIN
ADA_D[4] => per_a2da_d[4].DATAIN
ADA_D[4] => DB[4].DATAIN
ADA_D[5] => per_a2da_d[5].DATAIN
ADA_D[5] => DB[5].DATAIN
ADA_D[6] => per_a2da_d[6].DATAIN
ADA_D[6] => DB[6].DATAIN
ADA_D[7] => per_a2da_d[7].DATAIN
ADA_D[7] => DB[7].DATAIN
ADA_D[8] => per_a2da_d[8].DATAIN
ADA_D[8] => DB[8].DATAIN
ADA_D[9] => per_a2da_d[9].DATAIN
ADA_D[9] => DB[9].DATAIN
ADA_D[10] => per_a2da_d[10].DATAIN
ADA_D[10] => DB[10].DATAIN
ADA_D[11] => per_a2da_d[11].DATAIN
ADA_D[11] => DB[11].DATAIN
ADA_D[12] => per_a2da_d[12].DATAIN
ADA_D[12] => DB[12].DATAIN
ADA_D[13] => per_a2da_d[13].DATAIN
ADA_D[13] => DB[13].DATAIN
ADA_DCO => per_a2da_d[0].CLK
ADA_DCO => per_a2da_d[1].CLK
ADA_DCO => per_a2da_d[2].CLK
ADA_DCO => per_a2da_d[3].CLK
ADA_DCO => per_a2da_d[4].CLK
ADA_DCO => per_a2da_d[5].CLK
ADA_DCO => per_a2da_d[6].CLK
ADA_DCO => per_a2da_d[7].CLK
ADA_DCO => per_a2da_d[8].CLK
ADA_DCO => per_a2da_d[9].CLK
ADA_DCO => per_a2da_d[10].CLK
ADA_DCO => per_a2da_d[11].CLK
ADA_DCO => per_a2da_d[12].CLK
ADA_DCO => per_a2da_d[13].CLK
ADA_OE <= <GND>
ADA_OR => LED.DATAB
ADA_SPI_CS <= <VCC>
ADB_D[0] => per_a2db_d[0].DATAIN
ADB_D[1] => per_a2db_d[1].DATAIN
ADB_D[2] => per_a2db_d[2].DATAIN
ADB_D[3] => per_a2db_d[3].DATAIN
ADB_D[4] => per_a2db_d[4].DATAIN
ADB_D[5] => per_a2db_d[5].DATAIN
ADB_D[6] => per_a2db_d[6].DATAIN
ADB_D[7] => per_a2db_d[7].DATAIN
ADB_D[8] => per_a2db_d[8].DATAIN
ADB_D[9] => per_a2db_d[9].DATAIN
ADB_D[10] => per_a2db_d[10].DATAIN
ADB_D[11] => per_a2db_d[11].DATAIN
ADB_D[12] => per_a2db_d[12].DATAIN
ADB_D[13] => per_a2db_d[13].DATAIN
ADB_DCO => per_a2db_d[0].CLK
ADB_DCO => per_a2db_d[1].CLK
ADB_DCO => per_a2db_d[2].CLK
ADB_DCO => per_a2db_d[3].CLK
ADB_DCO => per_a2db_d[4].CLK
ADB_DCO => per_a2db_d[5].CLK
ADB_DCO => per_a2db_d[6].CLK
ADB_DCO => per_a2db_d[7].CLK
ADB_DCO => per_a2db_d[8].CLK
ADB_DCO => per_a2db_d[9].CLK
ADB_DCO => per_a2db_d[10].CLK
ADB_DCO => per_a2db_d[11].CLK
ADB_DCO => per_a2db_d[12].CLK
ADB_DCO => per_a2db_d[13].CLK
ADB_OE <= <GND>
ADB_OR => LED.DATAA
ADB_SPI_CS <= <VCC>
AIC_BCLK <> <UNC>
AIC_DIN <= <GND>
AIC_DOUT => ~NO_FANOUT~
AIC_LRCIN <> <UNC>
AIC_LRCOUT <> <UNC>
AIC_SPI_CS <= <GND>
AIC_XCLK <= <GND>
CLKIN1 => ~NO_FANOUT~
CLKOUT0 <= <GND>
DA[0] <= o_sine_p[0].DB_MAX_OUTPUT_PORT_TYPE
DA[1] <= o_sine_p[1].DB_MAX_OUTPUT_PORT_TYPE
DA[2] <= o_sine_p[2].DB_MAX_OUTPUT_PORT_TYPE
DA[3] <= o_sine_p[3].DB_MAX_OUTPUT_PORT_TYPE
DA[4] <= o_sine_p[4].DB_MAX_OUTPUT_PORT_TYPE
DA[5] <= o_sine_p[5].DB_MAX_OUTPUT_PORT_TYPE
DA[6] <= o_sine_p[6].DB_MAX_OUTPUT_PORT_TYPE
DA[7] <= o_sine_p[7].DB_MAX_OUTPUT_PORT_TYPE
DA[8] <= o_sine_p[8].DB_MAX_OUTPUT_PORT_TYPE
DA[9] <= o_sine_p[9].DB_MAX_OUTPUT_PORT_TYPE
DA[10] <= o_sine_p[10].DB_MAX_OUTPUT_PORT_TYPE
DA[11] <= o_sine_p[11].DB_MAX_OUTPUT_PORT_TYPE
DA[12] <= o_sine_p[12].DB_MAX_OUTPUT_PORT_TYPE
DA[13] <= o_sine_p[13].DB_MAX_OUTPUT_PORT_TYPE
DB[0] <= ADA_D[0].DB_MAX_OUTPUT_PORT_TYPE
DB[1] <= ADA_D[1].DB_MAX_OUTPUT_PORT_TYPE
DB[2] <= ADA_D[2].DB_MAX_OUTPUT_PORT_TYPE
DB[3] <= ADA_D[3].DB_MAX_OUTPUT_PORT_TYPE
DB[4] <= ADA_D[4].DB_MAX_OUTPUT_PORT_TYPE
DB[5] <= ADA_D[5].DB_MAX_OUTPUT_PORT_TYPE
DB[6] <= ADA_D[6].DB_MAX_OUTPUT_PORT_TYPE
DB[7] <= ADA_D[7].DB_MAX_OUTPUT_PORT_TYPE
DB[8] <= ADA_D[8].DB_MAX_OUTPUT_PORT_TYPE
DB[9] <= ADA_D[9].DB_MAX_OUTPUT_PORT_TYPE
DB[10] <= ADA_D[10].DB_MAX_OUTPUT_PORT_TYPE
DB[11] <= ADA_D[11].DB_MAX_OUTPUT_PORT_TYPE
DB[12] <= ADA_D[12].DB_MAX_OUTPUT_PORT_TYPE
DB[13] <= ADA_D[13].DB_MAX_OUTPUT_PORT_TYPE
FPGA_CLK_A_N <> FPGA_CLK_A_N
FPGA_CLK_A_P <> FPGA_CLK_A_P
FPGA_CLK_B_N <> FPGA_CLK_B_N
FPGA_CLK_B_P <> FPGA_CLK_B_P
J1_152 <> <UNC>
XT_IN_N => ~NO_FANOUT~
XT_IN_P => ~NO_FANOUT~
HSMC_SCL <= <GND>
HSMC_SDA <> <UNC>


|DE4_DCC_HSMB|SevenSegmentDisplayDecoder:comb_56
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|DE4_DCC_HSMB|SevenSegmentDisplayDecoder:comb_57
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|DE4_DCC_HSMB|pll:pll_inst
inclk0 => sub_wire7[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|DE4_DCC_HSMB|pll:pll_inst|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
clk[6] <= clk[6].DB_MAX_OUTPUT_PORT_TYPE
clk[7] <= clk[7].DB_MAX_OUTPUT_PORT_TYPE
clk[8] <= clk[8].DB_MAX_OUTPUT_PORT_TYPE
clk[9] <= clk[9].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE4_DCC_HSMB|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
clk[5] <= pll1.CLK5
clk[6] <= pll1.CLK6
clk[7] <= pll1.CLK7
clk[8] <= pll1.CLK8
clk[9] <= pll1.CLK9
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|DE4_DCC_HSMB|NCO_1MHz:NCO_1MHz_inst
phi_inc_i[0] => phi_inc_i[0].IN1
phi_inc_i[1] => phi_inc_i[1].IN1
phi_inc_i[2] => phi_inc_i[2].IN1
phi_inc_i[3] => phi_inc_i[3].IN1
phi_inc_i[4] => phi_inc_i[4].IN1
phi_inc_i[5] => phi_inc_i[5].IN1
phi_inc_i[6] => phi_inc_i[6].IN1
phi_inc_i[7] => phi_inc_i[7].IN1
phi_inc_i[8] => phi_inc_i[8].IN1
phi_inc_i[9] => phi_inc_i[9].IN1
phi_inc_i[10] => phi_inc_i[10].IN1
phi_inc_i[11] => phi_inc_i[11].IN1
phi_inc_i[12] => phi_inc_i[12].IN1
phi_inc_i[13] => phi_inc_i[13].IN1
phi_inc_i[14] => phi_inc_i[14].IN1
phi_inc_i[15] => phi_inc_i[15].IN1
phi_inc_i[16] => phi_inc_i[16].IN1
phi_inc_i[17] => phi_inc_i[17].IN1
phi_inc_i[18] => phi_inc_i[18].IN1
phi_inc_i[19] => phi_inc_i[19].IN1
phi_inc_i[20] => phi_inc_i[20].IN1
phi_inc_i[21] => phi_inc_i[21].IN1
phi_inc_i[22] => phi_inc_i[22].IN1
phi_inc_i[23] => phi_inc_i[23].IN1
phi_inc_i[24] => phi_inc_i[24].IN1
phi_inc_i[25] => phi_inc_i[25].IN1
phi_inc_i[26] => phi_inc_i[26].IN1
phi_inc_i[27] => phi_inc_i[27].IN1
phi_inc_i[28] => phi_inc_i[28].IN1
phi_inc_i[29] => phi_inc_i[29].IN1
phi_inc_i[30] => phi_inc_i[30].IN1
phi_inc_i[31] => phi_inc_i[31].IN1
clk => clk.IN1
reset_n => reset_n.IN1
clken => clken.IN1
fsin_o[0] <= NCO_1MHz_st:NCO_1MHz_st_inst.fsin_o
fsin_o[1] <= NCO_1MHz_st:NCO_1MHz_st_inst.fsin_o
fsin_o[2] <= NCO_1MHz_st:NCO_1MHz_st_inst.fsin_o
fsin_o[3] <= NCO_1MHz_st:NCO_1MHz_st_inst.fsin_o
fsin_o[4] <= NCO_1MHz_st:NCO_1MHz_st_inst.fsin_o
fsin_o[5] <= NCO_1MHz_st:NCO_1MHz_st_inst.fsin_o
fsin_o[6] <= NCO_1MHz_st:NCO_1MHz_st_inst.fsin_o
fsin_o[7] <= NCO_1MHz_st:NCO_1MHz_st_inst.fsin_o
fsin_o[8] <= NCO_1MHz_st:NCO_1MHz_st_inst.fsin_o
fsin_o[9] <= NCO_1MHz_st:NCO_1MHz_st_inst.fsin_o
fsin_o[10] <= NCO_1MHz_st:NCO_1MHz_st_inst.fsin_o
fsin_o[11] <= NCO_1MHz_st:NCO_1MHz_st_inst.fsin_o
fsin_o[12] <= NCO_1MHz_st:NCO_1MHz_st_inst.fsin_o
out_valid <= NCO_1MHz_st:NCO_1MHz_st_inst.out_valid


|DE4_DCC_HSMB|NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst
clk => clk.IN8
reset_n => reset.IN5
clken => clken.IN8
phi_inc_i[0] => phi_inc_i_w[0].IN1
phi_inc_i[1] => phi_inc_i_w[1].IN1
phi_inc_i[2] => phi_inc_i_w[2].IN1
phi_inc_i[3] => phi_inc_i_w[3].IN1
phi_inc_i[4] => phi_inc_i_w[4].IN1
phi_inc_i[5] => phi_inc_i_w[5].IN1
phi_inc_i[6] => phi_inc_i_w[6].IN1
phi_inc_i[7] => phi_inc_i_w[7].IN1
phi_inc_i[8] => phi_inc_i_w[8].IN1
phi_inc_i[9] => phi_inc_i_w[9].IN1
phi_inc_i[10] => phi_inc_i_w[10].IN1
phi_inc_i[11] => phi_inc_i_w[11].IN1
phi_inc_i[12] => phi_inc_i_w[12].IN1
phi_inc_i[13] => phi_inc_i_w[13].IN1
phi_inc_i[14] => phi_inc_i_w[14].IN1
phi_inc_i[15] => phi_inc_i_w[15].IN1
phi_inc_i[16] => phi_inc_i_w[16].IN1
phi_inc_i[17] => phi_inc_i_w[17].IN1
phi_inc_i[18] => phi_inc_i_w[18].IN1
phi_inc_i[19] => phi_inc_i_w[19].IN1
phi_inc_i[20] => phi_inc_i_w[20].IN1
phi_inc_i[21] => phi_inc_i_w[21].IN1
phi_inc_i[22] => phi_inc_i_w[22].IN1
phi_inc_i[23] => phi_inc_i_w[23].IN1
phi_inc_i[24] => phi_inc_i_w[24].IN1
phi_inc_i[25] => phi_inc_i_w[25].IN1
phi_inc_i[26] => phi_inc_i_w[26].IN1
phi_inc_i[27] => phi_inc_i_w[27].IN1
phi_inc_i[28] => phi_inc_i_w[28].IN1
phi_inc_i[29] => phi_inc_i_w[29].IN1
phi_inc_i[30] => phi_inc_i_w[30].IN1
phi_inc_i[31] => phi_inc_i_w[31].IN1
fsin_o[0] <= asj_nco_mob_w:blk0.data_out
fsin_o[1] <= asj_nco_mob_w:blk0.data_out
fsin_o[2] <= asj_nco_mob_w:blk0.data_out
fsin_o[3] <= asj_nco_mob_w:blk0.data_out
fsin_o[4] <= asj_nco_mob_w:blk0.data_out
fsin_o[5] <= asj_nco_mob_w:blk0.data_out
fsin_o[6] <= asj_nco_mob_w:blk0.data_out
fsin_o[7] <= asj_nco_mob_w:blk0.data_out
fsin_o[8] <= asj_nco_mob_w:blk0.data_out
fsin_o[9] <= asj_nco_mob_w:blk0.data_out
fsin_o[10] <= asj_nco_mob_w:blk0.data_out
fsin_o[11] <= asj_nco_mob_w:blk0.data_out
fsin_o[12] <= asj_nco_mob_w:blk0.data_out
out_valid <= asj_nco_isdr:ux710isdr.data_ready


|DE4_DCC_HSMB|NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_altqmcpipe:ux000
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
phi_inc_int[0] => phi_int_arr_reg.DATAB
phi_inc_int[1] => phi_int_arr_reg.DATAB
phi_inc_int[2] => phi_int_arr_reg.DATAB
phi_inc_int[3] => phi_int_arr_reg.DATAB
phi_inc_int[4] => phi_int_arr_reg.DATAB
phi_inc_int[5] => phi_int_arr_reg.DATAB
phi_inc_int[6] => phi_int_arr_reg.DATAB
phi_inc_int[7] => phi_int_arr_reg.DATAB
phi_inc_int[8] => phi_int_arr_reg.DATAB
phi_inc_int[9] => phi_int_arr_reg.DATAB
phi_inc_int[10] => phi_int_arr_reg.DATAB
phi_inc_int[11] => phi_int_arr_reg.DATAB
phi_inc_int[12] => phi_int_arr_reg.DATAB
phi_inc_int[13] => phi_int_arr_reg.DATAB
phi_inc_int[14] => phi_int_arr_reg.DATAB
phi_inc_int[15] => phi_int_arr_reg.DATAB
phi_inc_int[16] => phi_int_arr_reg.DATAB
phi_inc_int[17] => phi_int_arr_reg.DATAB
phi_inc_int[18] => phi_int_arr_reg.DATAB
phi_inc_int[19] => phi_int_arr_reg.DATAB
phi_inc_int[20] => phi_int_arr_reg.DATAB
phi_inc_int[21] => phi_int_arr_reg.DATAB
phi_inc_int[22] => phi_int_arr_reg.DATAB
phi_inc_int[23] => phi_int_arr_reg.DATAB
phi_inc_int[24] => phi_int_arr_reg.DATAB
phi_inc_int[25] => phi_int_arr_reg.DATAB
phi_inc_int[26] => phi_int_arr_reg.DATAB
phi_inc_int[27] => phi_int_arr_reg.DATAB
phi_inc_int[28] => phi_int_arr_reg.DATAB
phi_inc_int[29] => phi_int_arr_reg.DATAB
phi_inc_int[30] => phi_int_arr_reg.DATAB
phi_inc_int[31] => phi_int_arr_reg.DATAB
phi_acc_reg[0] <= phi_out_w[0].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[1] <= phi_out_w[1].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[2] <= phi_out_w[2].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[3] <= phi_out_w[3].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[4] <= phi_out_w[4].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[5] <= phi_out_w[5].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[6] <= phi_out_w[6].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[7] <= phi_out_w[7].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[8] <= phi_out_w[8].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[9] <= phi_out_w[9].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[10] <= phi_out_w[10].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[11] <= phi_out_w[11].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[12] <= phi_out_w[12].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[13] <= phi_out_w[13].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[14] <= phi_out_w[14].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[15] <= phi_out_w[15].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[16] <= phi_out_w[16].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[17] <= phi_out_w[17].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[18] <= phi_out_w[18].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[19] <= phi_out_w[19].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[20] <= phi_out_w[20].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[21] <= phi_out_w[21].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[22] <= phi_out_w[22].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[23] <= phi_out_w[23].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[24] <= phi_out_w[24].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[25] <= phi_out_w[25].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[26] <= phi_out_w[26].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[27] <= phi_out_w[27].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[28] <= phi_out_w[28].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[29] <= phi_out_w[29].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[30] <= phi_out_w[30].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[31] <= phi_out_w[31].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc
dataa[0] => add_sub_s1i:auto_generated.dataa[0]
dataa[1] => add_sub_s1i:auto_generated.dataa[1]
dataa[2] => add_sub_s1i:auto_generated.dataa[2]
dataa[3] => add_sub_s1i:auto_generated.dataa[3]
dataa[4] => add_sub_s1i:auto_generated.dataa[4]
dataa[5] => add_sub_s1i:auto_generated.dataa[5]
dataa[6] => add_sub_s1i:auto_generated.dataa[6]
dataa[7] => add_sub_s1i:auto_generated.dataa[7]
dataa[8] => add_sub_s1i:auto_generated.dataa[8]
dataa[9] => add_sub_s1i:auto_generated.dataa[9]
dataa[10] => add_sub_s1i:auto_generated.dataa[10]
dataa[11] => add_sub_s1i:auto_generated.dataa[11]
dataa[12] => add_sub_s1i:auto_generated.dataa[12]
dataa[13] => add_sub_s1i:auto_generated.dataa[13]
dataa[14] => add_sub_s1i:auto_generated.dataa[14]
dataa[15] => add_sub_s1i:auto_generated.dataa[15]
dataa[16] => add_sub_s1i:auto_generated.dataa[16]
dataa[17] => add_sub_s1i:auto_generated.dataa[17]
dataa[18] => add_sub_s1i:auto_generated.dataa[18]
dataa[19] => add_sub_s1i:auto_generated.dataa[19]
dataa[20] => add_sub_s1i:auto_generated.dataa[20]
dataa[21] => add_sub_s1i:auto_generated.dataa[21]
dataa[22] => add_sub_s1i:auto_generated.dataa[22]
dataa[23] => add_sub_s1i:auto_generated.dataa[23]
dataa[24] => add_sub_s1i:auto_generated.dataa[24]
dataa[25] => add_sub_s1i:auto_generated.dataa[25]
dataa[26] => add_sub_s1i:auto_generated.dataa[26]
dataa[27] => add_sub_s1i:auto_generated.dataa[27]
dataa[28] => add_sub_s1i:auto_generated.dataa[28]
dataa[29] => add_sub_s1i:auto_generated.dataa[29]
dataa[30] => add_sub_s1i:auto_generated.dataa[30]
dataa[31] => add_sub_s1i:auto_generated.dataa[31]
datab[0] => add_sub_s1i:auto_generated.datab[0]
datab[1] => add_sub_s1i:auto_generated.datab[1]
datab[2] => add_sub_s1i:auto_generated.datab[2]
datab[3] => add_sub_s1i:auto_generated.datab[3]
datab[4] => add_sub_s1i:auto_generated.datab[4]
datab[5] => add_sub_s1i:auto_generated.datab[5]
datab[6] => add_sub_s1i:auto_generated.datab[6]
datab[7] => add_sub_s1i:auto_generated.datab[7]
datab[8] => add_sub_s1i:auto_generated.datab[8]
datab[9] => add_sub_s1i:auto_generated.datab[9]
datab[10] => add_sub_s1i:auto_generated.datab[10]
datab[11] => add_sub_s1i:auto_generated.datab[11]
datab[12] => add_sub_s1i:auto_generated.datab[12]
datab[13] => add_sub_s1i:auto_generated.datab[13]
datab[14] => add_sub_s1i:auto_generated.datab[14]
datab[15] => add_sub_s1i:auto_generated.datab[15]
datab[16] => add_sub_s1i:auto_generated.datab[16]
datab[17] => add_sub_s1i:auto_generated.datab[17]
datab[18] => add_sub_s1i:auto_generated.datab[18]
datab[19] => add_sub_s1i:auto_generated.datab[19]
datab[20] => add_sub_s1i:auto_generated.datab[20]
datab[21] => add_sub_s1i:auto_generated.datab[21]
datab[22] => add_sub_s1i:auto_generated.datab[22]
datab[23] => add_sub_s1i:auto_generated.datab[23]
datab[24] => add_sub_s1i:auto_generated.datab[24]
datab[25] => add_sub_s1i:auto_generated.datab[25]
datab[26] => add_sub_s1i:auto_generated.datab[26]
datab[27] => add_sub_s1i:auto_generated.datab[27]
datab[28] => add_sub_s1i:auto_generated.datab[28]
datab[29] => add_sub_s1i:auto_generated.datab[29]
datab[30] => add_sub_s1i:auto_generated.datab[30]
datab[31] => add_sub_s1i:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_s1i:auto_generated.clock
aclr => add_sub_s1i:auto_generated.aclr
clken => add_sub_s1i:auto_generated.clken
result[0] <= add_sub_s1i:auto_generated.result[0]
result[1] <= add_sub_s1i:auto_generated.result[1]
result[2] <= add_sub_s1i:auto_generated.result[2]
result[3] <= add_sub_s1i:auto_generated.result[3]
result[4] <= add_sub_s1i:auto_generated.result[4]
result[5] <= add_sub_s1i:auto_generated.result[5]
result[6] <= add_sub_s1i:auto_generated.result[6]
result[7] <= add_sub_s1i:auto_generated.result[7]
result[8] <= add_sub_s1i:auto_generated.result[8]
result[9] <= add_sub_s1i:auto_generated.result[9]
result[10] <= add_sub_s1i:auto_generated.result[10]
result[11] <= add_sub_s1i:auto_generated.result[11]
result[12] <= add_sub_s1i:auto_generated.result[12]
result[13] <= add_sub_s1i:auto_generated.result[13]
result[14] <= add_sub_s1i:auto_generated.result[14]
result[15] <= add_sub_s1i:auto_generated.result[15]
result[16] <= add_sub_s1i:auto_generated.result[16]
result[17] <= add_sub_s1i:auto_generated.result[17]
result[18] <= add_sub_s1i:auto_generated.result[18]
result[19] <= add_sub_s1i:auto_generated.result[19]
result[20] <= add_sub_s1i:auto_generated.result[20]
result[21] <= add_sub_s1i:auto_generated.result[21]
result[22] <= add_sub_s1i:auto_generated.result[22]
result[23] <= add_sub_s1i:auto_generated.result[23]
result[24] <= add_sub_s1i:auto_generated.result[24]
result[25] <= add_sub_s1i:auto_generated.result[25]
result[26] <= add_sub_s1i:auto_generated.result[26]
result[27] <= add_sub_s1i:auto_generated.result[27]
result[28] <= add_sub_s1i:auto_generated.result[28]
result[29] <= add_sub_s1i:auto_generated.result[29]
result[30] <= add_sub_s1i:auto_generated.result[30]
result[31] <= add_sub_s1i:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|DE4_DCC_HSMB|NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_s1i:auto_generated
aclr => pipeline_dffe[31].IN0
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_gam_dp:ux008
clk => rom_add_f[0]~reg0.CLK
clk => rom_add_f[1]~reg0.CLK
clk => rom_add_f[2]~reg0.CLK
clk => rom_add_f[3]~reg0.CLK
clk => rom_add_f[4]~reg0.CLK
clk => rom_add_f[5]~reg0.CLK
clk => rom_add_f[6]~reg0.CLK
clk => rom_add_f[7]~reg0.CLK
clk => rom_add_cc_temp[0].CLK
clk => rom_add_cc_temp[1].CLK
clk => rom_add_cc_temp[2].CLK
clk => rom_add_cc_temp[3].CLK
clk => rom_add_cc_temp[4].CLK
clk => rom_add_cc_temp[5].CLK
clk => rom_add_cc_temp[6].CLK
clk => rom_add_cc_temp[7].CLK
clk => rom_add_cs[0]~reg0.CLK
clk => rom_add_cs[1]~reg0.CLK
clk => rom_add_cs[2]~reg0.CLK
clk => rom_add_cs[3]~reg0.CLK
clk => rom_add_cs[4]~reg0.CLK
clk => rom_add_cs[5]~reg0.CLK
clk => rom_add_cs[6]~reg0.CLK
clk => rom_add_cs[7]~reg0.CLK
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
phi_acc_w[0] => rom_add_f.DATAB
phi_acc_w[1] => rom_add_f.DATAB
phi_acc_w[2] => rom_add_f.DATAB
phi_acc_w[3] => rom_add_f.DATAB
phi_acc_w[4] => rom_add_f.DATAB
phi_acc_w[5] => rom_add_f.DATAB
phi_acc_w[6] => rom_add_f.DATAB
phi_acc_w[7] => rom_add_f.DATAB
phi_acc_w[8] => Add0.IN18
phi_acc_w[8] => rom_add_cs.DATAB
phi_acc_w[9] => Add0.IN17
phi_acc_w[9] => rom_add_cs.DATAB
phi_acc_w[10] => Add0.IN16
phi_acc_w[10] => rom_add_cs.DATAB
phi_acc_w[11] => Add0.IN15
phi_acc_w[11] => rom_add_cs.DATAB
phi_acc_w[12] => Add0.IN14
phi_acc_w[12] => rom_add_cs.DATAB
phi_acc_w[13] => Add0.IN13
phi_acc_w[13] => rom_add_cs.DATAB
phi_acc_w[14] => Add0.IN12
phi_acc_w[14] => rom_add_cs.DATAB
phi_acc_w[15] => Add0.IN11
phi_acc_w[15] => rom_add_cs.DATAB
rom_add_cs[0] <= rom_add_cs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[1] <= rom_add_cs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[2] <= rom_add_cs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[3] <= rom_add_cs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[4] <= rom_add_cs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[5] <= rom_add_cs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[6] <= rom_add_cs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[7] <= rom_add_cs[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[0] <= rom_add_cc_temp[0].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[1] <= rom_add_cc_temp[1].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[2] <= rom_add_cc_temp[2].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[3] <= rom_add_cc_temp[3].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[4] <= rom_add_cc_temp[4].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[5] <= rom_add_cc_temp[5].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[6] <= rom_add_cc_temp[6].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[7] <= rom_add_cc_temp[7].DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[0] <= rom_add_f[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[1] <= rom_add_f[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[2] <= rom_add_f[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[3] <= rom_add_f[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[4] <= rom_add_f[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[5] <= rom_add_f[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[6] <= rom_add_f[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[7] <= rom_add_f[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_nco_as_m_dp_cen:ux0220
raxx_a[0] => raxx_a[0].IN1
raxx_a[1] => raxx_a[1].IN1
raxx_a[2] => raxx_a[2].IN1
raxx_a[3] => raxx_a[3].IN1
raxx_a[4] => raxx_a[4].IN1
raxx_a[5] => raxx_a[5].IN1
raxx_a[6] => raxx_a[6].IN1
raxx_a[7] => raxx_a[7].IN1
raxx_b[0] => raxx_b[0].IN1
raxx_b[1] => raxx_b[1].IN1
raxx_b[2] => raxx_b[2].IN1
raxx_b[3] => raxx_b[3].IN1
raxx_b[4] => raxx_b[4].IN1
raxx_b[5] => raxx_b[5].IN1
raxx_b[6] => raxx_b[6].IN1
raxx_b[7] => raxx_b[7].IN1
clk => clk.IN1
clken => clken.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b


|DE4_DCC_HSMB|NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_n9b2:auto_generated.data_a[0]
data_a[1] => altsyncram_n9b2:auto_generated.data_a[1]
data_a[2] => altsyncram_n9b2:auto_generated.data_a[2]
data_a[3] => altsyncram_n9b2:auto_generated.data_a[3]
data_a[4] => altsyncram_n9b2:auto_generated.data_a[4]
data_a[5] => altsyncram_n9b2:auto_generated.data_a[5]
data_a[6] => altsyncram_n9b2:auto_generated.data_a[6]
data_a[7] => altsyncram_n9b2:auto_generated.data_a[7]
data_a[8] => altsyncram_n9b2:auto_generated.data_a[8]
data_a[9] => altsyncram_n9b2:auto_generated.data_a[9]
data_a[10] => altsyncram_n9b2:auto_generated.data_a[10]
data_a[11] => altsyncram_n9b2:auto_generated.data_a[11]
data_a[12] => altsyncram_n9b2:auto_generated.data_a[12]
data_b[0] => altsyncram_n9b2:auto_generated.data_b[0]
data_b[1] => altsyncram_n9b2:auto_generated.data_b[1]
data_b[2] => altsyncram_n9b2:auto_generated.data_b[2]
data_b[3] => altsyncram_n9b2:auto_generated.data_b[3]
data_b[4] => altsyncram_n9b2:auto_generated.data_b[4]
data_b[5] => altsyncram_n9b2:auto_generated.data_b[5]
data_b[6] => altsyncram_n9b2:auto_generated.data_b[6]
data_b[7] => altsyncram_n9b2:auto_generated.data_b[7]
data_b[8] => altsyncram_n9b2:auto_generated.data_b[8]
data_b[9] => altsyncram_n9b2:auto_generated.data_b[9]
data_b[10] => altsyncram_n9b2:auto_generated.data_b[10]
data_b[11] => altsyncram_n9b2:auto_generated.data_b[11]
data_b[12] => altsyncram_n9b2:auto_generated.data_b[12]
address_a[0] => altsyncram_n9b2:auto_generated.address_a[0]
address_a[1] => altsyncram_n9b2:auto_generated.address_a[1]
address_a[2] => altsyncram_n9b2:auto_generated.address_a[2]
address_a[3] => altsyncram_n9b2:auto_generated.address_a[3]
address_a[4] => altsyncram_n9b2:auto_generated.address_a[4]
address_a[5] => altsyncram_n9b2:auto_generated.address_a[5]
address_a[6] => altsyncram_n9b2:auto_generated.address_a[6]
address_a[7] => altsyncram_n9b2:auto_generated.address_a[7]
address_b[0] => altsyncram_n9b2:auto_generated.address_b[0]
address_b[1] => altsyncram_n9b2:auto_generated.address_b[1]
address_b[2] => altsyncram_n9b2:auto_generated.address_b[2]
address_b[3] => altsyncram_n9b2:auto_generated.address_b[3]
address_b[4] => altsyncram_n9b2:auto_generated.address_b[4]
address_b[5] => altsyncram_n9b2:auto_generated.address_b[5]
address_b[6] => altsyncram_n9b2:auto_generated.address_b[6]
address_b[7] => altsyncram_n9b2:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_n9b2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_n9b2:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_n9b2:auto_generated.q_a[0]
q_a[1] <= altsyncram_n9b2:auto_generated.q_a[1]
q_a[2] <= altsyncram_n9b2:auto_generated.q_a[2]
q_a[3] <= altsyncram_n9b2:auto_generated.q_a[3]
q_a[4] <= altsyncram_n9b2:auto_generated.q_a[4]
q_a[5] <= altsyncram_n9b2:auto_generated.q_a[5]
q_a[6] <= altsyncram_n9b2:auto_generated.q_a[6]
q_a[7] <= altsyncram_n9b2:auto_generated.q_a[7]
q_a[8] <= altsyncram_n9b2:auto_generated.q_a[8]
q_a[9] <= altsyncram_n9b2:auto_generated.q_a[9]
q_a[10] <= altsyncram_n9b2:auto_generated.q_a[10]
q_a[11] <= altsyncram_n9b2:auto_generated.q_a[11]
q_a[12] <= altsyncram_n9b2:auto_generated.q_a[12]
q_b[0] <= altsyncram_n9b2:auto_generated.q_b[0]
q_b[1] <= altsyncram_n9b2:auto_generated.q_b[1]
q_b[2] <= altsyncram_n9b2:auto_generated.q_b[2]
q_b[3] <= altsyncram_n9b2:auto_generated.q_b[3]
q_b[4] <= altsyncram_n9b2:auto_generated.q_b[4]
q_b[5] <= altsyncram_n9b2:auto_generated.q_b[5]
q_b[6] <= altsyncram_n9b2:auto_generated.q_b[6]
q_b[7] <= altsyncram_n9b2:auto_generated.q_b[7]
q_b[8] <= altsyncram_n9b2:auto_generated.q_b[8]
q_b[9] <= altsyncram_n9b2:auto_generated.q_b[9]
q_b[10] <= altsyncram_n9b2:auto_generated.q_b[10]
q_b[11] <= altsyncram_n9b2:auto_generated.q_b[11]
q_b[12] <= altsyncram_n9b2:auto_generated.q_b[12]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE4_DCC_HSMB|NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_n9b2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT


|DE4_DCC_HSMB|NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_nco_as_m_cen:ux0122
clk => clk.IN1
clken => clken.IN1
raxx[0] => raxx_w[0].IN1
raxx[1] => raxx_w[1].IN1
raxx[2] => raxx_w[2].IN1
raxx[3] => raxx_w[3].IN1
raxx[4] => raxx_w[4].IN1
raxx[5] => raxx_w[5].IN1
raxx[6] => raxx_w[6].IN1
raxx[7] => raxx_w[7].IN1
srw_int_res[0] <= altsyncram:altsyncram_component0.q_a
srw_int_res[1] <= altsyncram:altsyncram_component0.q_a
srw_int_res[2] <= altsyncram:altsyncram_component0.q_a
srw_int_res[3] <= altsyncram:altsyncram_component0.q_a
srw_int_res[4] <= altsyncram:altsyncram_component0.q_a
srw_int_res[5] <= altsyncram:altsyncram_component0.q_a
srw_int_res[6] <= altsyncram:altsyncram_component0.q_a
srw_int_res[7] <= altsyncram:altsyncram_component0.q_a
srw_int_res[8] <= altsyncram:altsyncram_component0.q_a
srw_int_res[9] <= altsyncram:altsyncram_component0.q_a
srw_int_res[10] <= altsyncram:altsyncram_component0.q_a
srw_int_res[11] <= altsyncram:altsyncram_component0.q_a
srw_int_res[12] <= altsyncram:altsyncram_component0.q_a


|DE4_DCC_HSMB|NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_f1d1:auto_generated.address_a[0]
address_a[1] => altsyncram_f1d1:auto_generated.address_a[1]
address_a[2] => altsyncram_f1d1:auto_generated.address_a[2]
address_a[3] => altsyncram_f1d1:auto_generated.address_a[3]
address_a[4] => altsyncram_f1d1:auto_generated.address_a[4]
address_a[5] => altsyncram_f1d1:auto_generated.address_a[5]
address_a[6] => altsyncram_f1d1:auto_generated.address_a[6]
address_a[7] => altsyncram_f1d1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_f1d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_f1d1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_f1d1:auto_generated.q_a[0]
q_a[1] <= altsyncram_f1d1:auto_generated.q_a[1]
q_a[2] <= altsyncram_f1d1:auto_generated.q_a[2]
q_a[3] <= altsyncram_f1d1:auto_generated.q_a[3]
q_a[4] <= altsyncram_f1d1:auto_generated.q_a[4]
q_a[5] <= altsyncram_f1d1:auto_generated.q_a[5]
q_a[6] <= altsyncram_f1d1:auto_generated.q_a[6]
q_a[7] <= altsyncram_f1d1:auto_generated.q_a[7]
q_a[8] <= altsyncram_f1d1:auto_generated.q_a[8]
q_a[9] <= altsyncram_f1d1:auto_generated.q_a[9]
q_a[10] <= altsyncram_f1d1:auto_generated.q_a[10]
q_a[11] <= altsyncram_f1d1:auto_generated.q_a[11]
q_a[12] <= altsyncram_f1d1:auto_generated.q_a[12]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE4_DCC_HSMB|NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_f1d1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT


|DE4_DCC_HSMB|NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_nco_as_m_cen:ux0123
clk => clk.IN1
clken => clken.IN1
raxx[0] => raxx_w[0].IN1
raxx[1] => raxx_w[1].IN1
raxx[2] => raxx_w[2].IN1
raxx[3] => raxx_w[3].IN1
raxx[4] => raxx_w[4].IN1
raxx[5] => raxx_w[5].IN1
raxx[6] => raxx_w[6].IN1
raxx[7] => raxx_w[7].IN1
srw_int_res[0] <= altsyncram:altsyncram_component0.q_a
srw_int_res[1] <= altsyncram:altsyncram_component0.q_a
srw_int_res[2] <= altsyncram:altsyncram_component0.q_a
srw_int_res[3] <= altsyncram:altsyncram_component0.q_a
srw_int_res[4] <= altsyncram:altsyncram_component0.q_a
srw_int_res[5] <= altsyncram:altsyncram_component0.q_a
srw_int_res[6] <= altsyncram:altsyncram_component0.q_a
srw_int_res[7] <= altsyncram:altsyncram_component0.q_a
srw_int_res[8] <= altsyncram:altsyncram_component0.q_a
srw_int_res[9] <= altsyncram:altsyncram_component0.q_a
srw_int_res[10] <= altsyncram:altsyncram_component0.q_a
srw_int_res[11] <= altsyncram:altsyncram_component0.q_a
srw_int_res[12] <= altsyncram:altsyncram_component0.q_a


|DE4_DCC_HSMB|NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_a1d1:auto_generated.address_a[0]
address_a[1] => altsyncram_a1d1:auto_generated.address_a[1]
address_a[2] => altsyncram_a1d1:auto_generated.address_a[2]
address_a[3] => altsyncram_a1d1:auto_generated.address_a[3]
address_a[4] => altsyncram_a1d1:auto_generated.address_a[4]
address_a[5] => altsyncram_a1d1:auto_generated.address_a[5]
address_a[6] => altsyncram_a1d1:auto_generated.address_a[6]
address_a[7] => altsyncram_a1d1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a1d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_a1d1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_a1d1:auto_generated.q_a[0]
q_a[1] <= altsyncram_a1d1:auto_generated.q_a[1]
q_a[2] <= altsyncram_a1d1:auto_generated.q_a[2]
q_a[3] <= altsyncram_a1d1:auto_generated.q_a[3]
q_a[4] <= altsyncram_a1d1:auto_generated.q_a[4]
q_a[5] <= altsyncram_a1d1:auto_generated.q_a[5]
q_a[6] <= altsyncram_a1d1:auto_generated.q_a[6]
q_a[7] <= altsyncram_a1d1:auto_generated.q_a[7]
q_a[8] <= altsyncram_a1d1:auto_generated.q_a[8]
q_a[9] <= altsyncram_a1d1:auto_generated.q_a[9]
q_a[10] <= altsyncram_a1d1:auto_generated.q_a[10]
q_a[11] <= altsyncram_a1d1:auto_generated.q_a[11]
q_a[12] <= altsyncram_a1d1:auto_generated.q_a[12]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE4_DCC_HSMB|NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_a1d1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT


|DE4_DCC_HSMB|NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|mac_i_lpmd:m0
clk => clk.IN3
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
clken => clken.IN3
a_or_s => a_or_s.IN1
dataa_0[0] => dataa_0[0].IN1
dataa_0[1] => dataa_0[1].IN1
dataa_0[2] => dataa_0[2].IN1
dataa_0[3] => dataa_0[3].IN1
dataa_0[4] => dataa_0[4].IN1
dataa_0[5] => dataa_0[5].IN1
dataa_0[6] => dataa_0[6].IN1
dataa_0[7] => dataa_0[7].IN1
dataa_0[8] => dataa_0[8].IN1
dataa_0[9] => dataa_0[9].IN1
dataa_0[10] => dataa_0[10].IN1
dataa_0[11] => dataa_0[11].IN1
dataa_0[12] => dataa_0[12].IN1
dataa_1[0] => dataa_1[0].IN1
dataa_1[1] => dataa_1[1].IN1
dataa_1[2] => dataa_1[2].IN1
dataa_1[3] => dataa_1[3].IN1
dataa_1[4] => dataa_1[4].IN1
dataa_1[5] => dataa_1[5].IN1
dataa_1[6] => dataa_1[6].IN1
dataa_1[7] => dataa_1[7].IN1
dataa_1[8] => dataa_1[8].IN1
dataa_1[9] => dataa_1[9].IN1
dataa_1[10] => dataa_1[10].IN1
dataa_1[11] => dataa_1[11].IN1
dataa_1[12] => dataa_1[12].IN1
datab_0[0] => datab_0[0].IN1
datab_0[1] => datab_0[1].IN1
datab_0[2] => datab_0[2].IN1
datab_0[3] => datab_0[3].IN1
datab_0[4] => datab_0[4].IN1
datab_0[5] => datab_0[5].IN1
datab_0[6] => datab_0[6].IN1
datab_0[7] => datab_0[7].IN1
datab_0[8] => datab_0[8].IN1
datab_0[9] => datab_0[9].IN1
datab_0[10] => datab_0[10].IN1
datab_0[11] => datab_0[11].IN1
datab_0[12] => datab_0[12].IN1
datab_1[0] => datab_1[0].IN1
datab_1[1] => datab_1[1].IN1
datab_1[2] => datab_1[2].IN1
datab_1[3] => datab_1[3].IN1
datab_1[4] => datab_1[4].IN1
datab_1[5] => datab_1[5].IN1
datab_1[6] => datab_1[6].IN1
datab_1[7] => datab_1[7].IN1
datab_1[8] => datab_1[8].IN1
datab_1[9] => datab_1[9].IN1
datab_1[10] => datab_1[10].IN1
datab_1[11] => datab_1[11].IN1
datab_1[12] => datab_1[12].IN1
result[0] <= las:a_0.result
result[1] <= las:a_0.result
result[2] <= las:a_0.result
result[3] <= las:a_0.result
result[4] <= las:a_0.result
result[5] <= las:a_0.result
result[6] <= las:a_0.result
result[7] <= las:a_0.result
result[8] <= las:a_0.result
result[9] <= las:a_0.result
result[10] <= las:a_0.result
result[11] <= las:a_0.result
result[12] <= las:a_0.result
result[13] <= las:a_0.result
result[14] <= las:a_0.result
result[15] <= las:a_0.result
result[16] <= las:a_0.result
result[17] <= las:a_0.result
result[18] <= las:a_0.result
result[19] <= las:a_0.result
result[20] <= las:a_0.result
result[21] <= las:a_0.result
result[22] <= las:a_0.result
result[23] <= las:a_0.result
result[24] <= las:a_0.result
result[25] <= las:a_0.result
result[26] <= las:a_0.result


|DE4_DCC_HSMB|NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|mac_i_lpmd:m0|lmsd:m_0
clk => clk.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
clken => clken.IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result


|DE4_DCC_HSMB|NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component
dataa[0] => mult_4gu:auto_generated.dataa[0]
dataa[1] => mult_4gu:auto_generated.dataa[1]
dataa[2] => mult_4gu:auto_generated.dataa[2]
dataa[3] => mult_4gu:auto_generated.dataa[3]
dataa[4] => mult_4gu:auto_generated.dataa[4]
dataa[5] => mult_4gu:auto_generated.dataa[5]
dataa[6] => mult_4gu:auto_generated.dataa[6]
dataa[7] => mult_4gu:auto_generated.dataa[7]
dataa[8] => mult_4gu:auto_generated.dataa[8]
dataa[9] => mult_4gu:auto_generated.dataa[9]
dataa[10] => mult_4gu:auto_generated.dataa[10]
dataa[11] => mult_4gu:auto_generated.dataa[11]
dataa[12] => mult_4gu:auto_generated.dataa[12]
datab[0] => mult_4gu:auto_generated.datab[0]
datab[1] => mult_4gu:auto_generated.datab[1]
datab[2] => mult_4gu:auto_generated.datab[2]
datab[3] => mult_4gu:auto_generated.datab[3]
datab[4] => mult_4gu:auto_generated.datab[4]
datab[5] => mult_4gu:auto_generated.datab[5]
datab[6] => mult_4gu:auto_generated.datab[6]
datab[7] => mult_4gu:auto_generated.datab[7]
datab[8] => mult_4gu:auto_generated.datab[8]
datab[9] => mult_4gu:auto_generated.datab[9]
datab[10] => mult_4gu:auto_generated.datab[10]
datab[11] => mult_4gu:auto_generated.datab[11]
datab[12] => mult_4gu:auto_generated.datab[12]
sum[0] => ~NO_FANOUT~
sum[1] => ~NO_FANOUT~
sum[2] => ~NO_FANOUT~
sum[3] => ~NO_FANOUT~
sum[4] => ~NO_FANOUT~
sum[5] => ~NO_FANOUT~
sum[6] => ~NO_FANOUT~
sum[7] => ~NO_FANOUT~
sum[8] => ~NO_FANOUT~
sum[9] => ~NO_FANOUT~
sum[10] => ~NO_FANOUT~
sum[11] => ~NO_FANOUT~
sum[12] => ~NO_FANOUT~
sum[13] => ~NO_FANOUT~
sum[14] => ~NO_FANOUT~
sum[15] => ~NO_FANOUT~
sum[16] => ~NO_FANOUT~
sum[17] => ~NO_FANOUT~
sum[18] => ~NO_FANOUT~
sum[19] => ~NO_FANOUT~
sum[20] => ~NO_FANOUT~
sum[21] => ~NO_FANOUT~
sum[22] => ~NO_FANOUT~
sum[23] => ~NO_FANOUT~
sum[24] => ~NO_FANOUT~
sum[25] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_4gu:auto_generated.clock
clken => mult_4gu:auto_generated.clken
result[0] <= mult_4gu:auto_generated.result[0]
result[1] <= mult_4gu:auto_generated.result[1]
result[2] <= mult_4gu:auto_generated.result[2]
result[3] <= mult_4gu:auto_generated.result[3]
result[4] <= mult_4gu:auto_generated.result[4]
result[5] <= mult_4gu:auto_generated.result[5]
result[6] <= mult_4gu:auto_generated.result[6]
result[7] <= mult_4gu:auto_generated.result[7]
result[8] <= mult_4gu:auto_generated.result[8]
result[9] <= mult_4gu:auto_generated.result[9]
result[10] <= mult_4gu:auto_generated.result[10]
result[11] <= mult_4gu:auto_generated.result[11]
result[12] <= mult_4gu:auto_generated.result[12]
result[13] <= mult_4gu:auto_generated.result[13]
result[14] <= mult_4gu:auto_generated.result[14]
result[15] <= mult_4gu:auto_generated.result[15]
result[16] <= mult_4gu:auto_generated.result[16]
result[17] <= mult_4gu:auto_generated.result[17]
result[18] <= mult_4gu:auto_generated.result[18]
result[19] <= mult_4gu:auto_generated.result[19]
result[20] <= mult_4gu:auto_generated.result[20]
result[21] <= mult_4gu:auto_generated.result[21]
result[22] <= mult_4gu:auto_generated.result[22]
result[23] <= mult_4gu:auto_generated.result[23]
result[24] <= mult_4gu:auto_generated.result[24]
result[25] <= mult_4gu:auto_generated.result[25]


|DE4_DCC_HSMB|NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_4gu:auto_generated
clken => mac_mult2.ENA
clken => mac_mult2.ENA1
clken => mac_mult2.ENA2
clken => mac_mult2.ENA3
clken => mac_out1.ENA
clken => mac_out1.ENA1
clken => mac_out1.ENA2
clken => mac_out1.ENA3
clock => mac_mult2.CLK
clock => mac_mult2.CLK1
clock => mac_mult2.CLK2
clock => mac_mult2.CLK3
clock => mac_out1.CLK
clock => mac_out1.CLK1
clock => mac_out1.CLK2
clock => mac_out1.CLK3
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
result[0] <= mac_out1.DATAOUT
result[1] <= mac_out1.DATAOUT1
result[2] <= mac_out1.DATAOUT2
result[3] <= mac_out1.DATAOUT3
result[4] <= mac_out1.DATAOUT4
result[5] <= mac_out1.DATAOUT5
result[6] <= mac_out1.DATAOUT6
result[7] <= mac_out1.DATAOUT7
result[8] <= mac_out1.DATAOUT8
result[9] <= mac_out1.DATAOUT9
result[10] <= mac_out1.DATAOUT10
result[11] <= mac_out1.DATAOUT11
result[12] <= mac_out1.DATAOUT12
result[13] <= mac_out1.DATAOUT13
result[14] <= mac_out1.DATAOUT14
result[15] <= mac_out1.DATAOUT15
result[16] <= mac_out1.DATAOUT16
result[17] <= mac_out1.DATAOUT17
result[18] <= mac_out1.DATAOUT18
result[19] <= mac_out1.DATAOUT19
result[20] <= mac_out1.DATAOUT20
result[21] <= mac_out1.DATAOUT21
result[22] <= mac_out1.DATAOUT22
result[23] <= mac_out1.DATAOUT23
result[24] <= mac_out1.DATAOUT24
result[25] <= mac_out1.DATAOUT25


|DE4_DCC_HSMB|NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|mac_i_lpmd:m0|lmsd:m_1
clk => clk.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
clken => clken.IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result


|DE4_DCC_HSMB|NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component
dataa[0] => mult_4gu:auto_generated.dataa[0]
dataa[1] => mult_4gu:auto_generated.dataa[1]
dataa[2] => mult_4gu:auto_generated.dataa[2]
dataa[3] => mult_4gu:auto_generated.dataa[3]
dataa[4] => mult_4gu:auto_generated.dataa[4]
dataa[5] => mult_4gu:auto_generated.dataa[5]
dataa[6] => mult_4gu:auto_generated.dataa[6]
dataa[7] => mult_4gu:auto_generated.dataa[7]
dataa[8] => mult_4gu:auto_generated.dataa[8]
dataa[9] => mult_4gu:auto_generated.dataa[9]
dataa[10] => mult_4gu:auto_generated.dataa[10]
dataa[11] => mult_4gu:auto_generated.dataa[11]
dataa[12] => mult_4gu:auto_generated.dataa[12]
datab[0] => mult_4gu:auto_generated.datab[0]
datab[1] => mult_4gu:auto_generated.datab[1]
datab[2] => mult_4gu:auto_generated.datab[2]
datab[3] => mult_4gu:auto_generated.datab[3]
datab[4] => mult_4gu:auto_generated.datab[4]
datab[5] => mult_4gu:auto_generated.datab[5]
datab[6] => mult_4gu:auto_generated.datab[6]
datab[7] => mult_4gu:auto_generated.datab[7]
datab[8] => mult_4gu:auto_generated.datab[8]
datab[9] => mult_4gu:auto_generated.datab[9]
datab[10] => mult_4gu:auto_generated.datab[10]
datab[11] => mult_4gu:auto_generated.datab[11]
datab[12] => mult_4gu:auto_generated.datab[12]
sum[0] => ~NO_FANOUT~
sum[1] => ~NO_FANOUT~
sum[2] => ~NO_FANOUT~
sum[3] => ~NO_FANOUT~
sum[4] => ~NO_FANOUT~
sum[5] => ~NO_FANOUT~
sum[6] => ~NO_FANOUT~
sum[7] => ~NO_FANOUT~
sum[8] => ~NO_FANOUT~
sum[9] => ~NO_FANOUT~
sum[10] => ~NO_FANOUT~
sum[11] => ~NO_FANOUT~
sum[12] => ~NO_FANOUT~
sum[13] => ~NO_FANOUT~
sum[14] => ~NO_FANOUT~
sum[15] => ~NO_FANOUT~
sum[16] => ~NO_FANOUT~
sum[17] => ~NO_FANOUT~
sum[18] => ~NO_FANOUT~
sum[19] => ~NO_FANOUT~
sum[20] => ~NO_FANOUT~
sum[21] => ~NO_FANOUT~
sum[22] => ~NO_FANOUT~
sum[23] => ~NO_FANOUT~
sum[24] => ~NO_FANOUT~
sum[25] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_4gu:auto_generated.clock
clken => mult_4gu:auto_generated.clken
result[0] <= mult_4gu:auto_generated.result[0]
result[1] <= mult_4gu:auto_generated.result[1]
result[2] <= mult_4gu:auto_generated.result[2]
result[3] <= mult_4gu:auto_generated.result[3]
result[4] <= mult_4gu:auto_generated.result[4]
result[5] <= mult_4gu:auto_generated.result[5]
result[6] <= mult_4gu:auto_generated.result[6]
result[7] <= mult_4gu:auto_generated.result[7]
result[8] <= mult_4gu:auto_generated.result[8]
result[9] <= mult_4gu:auto_generated.result[9]
result[10] <= mult_4gu:auto_generated.result[10]
result[11] <= mult_4gu:auto_generated.result[11]
result[12] <= mult_4gu:auto_generated.result[12]
result[13] <= mult_4gu:auto_generated.result[13]
result[14] <= mult_4gu:auto_generated.result[14]
result[15] <= mult_4gu:auto_generated.result[15]
result[16] <= mult_4gu:auto_generated.result[16]
result[17] <= mult_4gu:auto_generated.result[17]
result[18] <= mult_4gu:auto_generated.result[18]
result[19] <= mult_4gu:auto_generated.result[19]
result[20] <= mult_4gu:auto_generated.result[20]
result[21] <= mult_4gu:auto_generated.result[21]
result[22] <= mult_4gu:auto_generated.result[22]
result[23] <= mult_4gu:auto_generated.result[23]
result[24] <= mult_4gu:auto_generated.result[24]
result[25] <= mult_4gu:auto_generated.result[25]


|DE4_DCC_HSMB|NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_4gu:auto_generated
clken => mac_mult2.ENA
clken => mac_mult2.ENA1
clken => mac_mult2.ENA2
clken => mac_mult2.ENA3
clken => mac_out1.ENA
clken => mac_out1.ENA1
clken => mac_out1.ENA2
clken => mac_out1.ENA3
clock => mac_mult2.CLK
clock => mac_mult2.CLK1
clock => mac_mult2.CLK2
clock => mac_mult2.CLK3
clock => mac_out1.CLK
clock => mac_out1.CLK1
clock => mac_out1.CLK2
clock => mac_out1.CLK3
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
result[0] <= mac_out1.DATAOUT
result[1] <= mac_out1.DATAOUT1
result[2] <= mac_out1.DATAOUT2
result[3] <= mac_out1.DATAOUT3
result[4] <= mac_out1.DATAOUT4
result[5] <= mac_out1.DATAOUT5
result[6] <= mac_out1.DATAOUT6
result[7] <= mac_out1.DATAOUT7
result[8] <= mac_out1.DATAOUT8
result[9] <= mac_out1.DATAOUT9
result[10] <= mac_out1.DATAOUT10
result[11] <= mac_out1.DATAOUT11
result[12] <= mac_out1.DATAOUT12
result[13] <= mac_out1.DATAOUT13
result[14] <= mac_out1.DATAOUT14
result[15] <= mac_out1.DATAOUT15
result[16] <= mac_out1.DATAOUT16
result[17] <= mac_out1.DATAOUT17
result[18] <= mac_out1.DATAOUT18
result[19] <= mac_out1.DATAOUT19
result[20] <= mac_out1.DATAOUT20
result[21] <= mac_out1.DATAOUT21
result[22] <= mac_out1.DATAOUT22
result[23] <= mac_out1.DATAOUT23
result[24] <= mac_out1.DATAOUT24
result[25] <= mac_out1.DATAOUT25


|DE4_DCC_HSMB|NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|mac_i_lpmd:m0|las:a_0
add_sub => add_sub.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
clk => clk.IN1
clken => clken.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
result[22] <= lpm_add_sub:lpm_add_sub_component.result
result[23] <= lpm_add_sub:lpm_add_sub_component.result
result[24] <= lpm_add_sub:lpm_add_sub_component.result
result[25] <= lpm_add_sub:lpm_add_sub_component.result
result[26] <= lpm_add_sub:lpm_add_sub_component.result


|DE4_DCC_HSMB|NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|mac_i_lpmd:m0|las:a_0|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_dti:auto_generated.dataa[0]
dataa[1] => add_sub_dti:auto_generated.dataa[1]
dataa[2] => add_sub_dti:auto_generated.dataa[2]
dataa[3] => add_sub_dti:auto_generated.dataa[3]
dataa[4] => add_sub_dti:auto_generated.dataa[4]
dataa[5] => add_sub_dti:auto_generated.dataa[5]
dataa[6] => add_sub_dti:auto_generated.dataa[6]
dataa[7] => add_sub_dti:auto_generated.dataa[7]
dataa[8] => add_sub_dti:auto_generated.dataa[8]
dataa[9] => add_sub_dti:auto_generated.dataa[9]
dataa[10] => add_sub_dti:auto_generated.dataa[10]
dataa[11] => add_sub_dti:auto_generated.dataa[11]
dataa[12] => add_sub_dti:auto_generated.dataa[12]
dataa[13] => add_sub_dti:auto_generated.dataa[13]
dataa[14] => add_sub_dti:auto_generated.dataa[14]
dataa[15] => add_sub_dti:auto_generated.dataa[15]
dataa[16] => add_sub_dti:auto_generated.dataa[16]
dataa[17] => add_sub_dti:auto_generated.dataa[17]
dataa[18] => add_sub_dti:auto_generated.dataa[18]
dataa[19] => add_sub_dti:auto_generated.dataa[19]
dataa[20] => add_sub_dti:auto_generated.dataa[20]
dataa[21] => add_sub_dti:auto_generated.dataa[21]
dataa[22] => add_sub_dti:auto_generated.dataa[22]
dataa[23] => add_sub_dti:auto_generated.dataa[23]
dataa[24] => add_sub_dti:auto_generated.dataa[24]
dataa[25] => add_sub_dti:auto_generated.dataa[25]
dataa[26] => add_sub_dti:auto_generated.dataa[26]
datab[0] => add_sub_dti:auto_generated.datab[0]
datab[1] => add_sub_dti:auto_generated.datab[1]
datab[2] => add_sub_dti:auto_generated.datab[2]
datab[3] => add_sub_dti:auto_generated.datab[3]
datab[4] => add_sub_dti:auto_generated.datab[4]
datab[5] => add_sub_dti:auto_generated.datab[5]
datab[6] => add_sub_dti:auto_generated.datab[6]
datab[7] => add_sub_dti:auto_generated.datab[7]
datab[8] => add_sub_dti:auto_generated.datab[8]
datab[9] => add_sub_dti:auto_generated.datab[9]
datab[10] => add_sub_dti:auto_generated.datab[10]
datab[11] => add_sub_dti:auto_generated.datab[11]
datab[12] => add_sub_dti:auto_generated.datab[12]
datab[13] => add_sub_dti:auto_generated.datab[13]
datab[14] => add_sub_dti:auto_generated.datab[14]
datab[15] => add_sub_dti:auto_generated.datab[15]
datab[16] => add_sub_dti:auto_generated.datab[16]
datab[17] => add_sub_dti:auto_generated.datab[17]
datab[18] => add_sub_dti:auto_generated.datab[18]
datab[19] => add_sub_dti:auto_generated.datab[19]
datab[20] => add_sub_dti:auto_generated.datab[20]
datab[21] => add_sub_dti:auto_generated.datab[21]
datab[22] => add_sub_dti:auto_generated.datab[22]
datab[23] => add_sub_dti:auto_generated.datab[23]
datab[24] => add_sub_dti:auto_generated.datab[24]
datab[25] => add_sub_dti:auto_generated.datab[25]
datab[26] => add_sub_dti:auto_generated.datab[26]
cin => ~NO_FANOUT~
add_sub => add_sub_dti:auto_generated.add_sub
clock => add_sub_dti:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_dti:auto_generated.clken
result[0] <= add_sub_dti:auto_generated.result[0]
result[1] <= add_sub_dti:auto_generated.result[1]
result[2] <= add_sub_dti:auto_generated.result[2]
result[3] <= add_sub_dti:auto_generated.result[3]
result[4] <= add_sub_dti:auto_generated.result[4]
result[5] <= add_sub_dti:auto_generated.result[5]
result[6] <= add_sub_dti:auto_generated.result[6]
result[7] <= add_sub_dti:auto_generated.result[7]
result[8] <= add_sub_dti:auto_generated.result[8]
result[9] <= add_sub_dti:auto_generated.result[9]
result[10] <= add_sub_dti:auto_generated.result[10]
result[11] <= add_sub_dti:auto_generated.result[11]
result[12] <= add_sub_dti:auto_generated.result[12]
result[13] <= add_sub_dti:auto_generated.result[13]
result[14] <= add_sub_dti:auto_generated.result[14]
result[15] <= add_sub_dti:auto_generated.result[15]
result[16] <= add_sub_dti:auto_generated.result[16]
result[17] <= add_sub_dti:auto_generated.result[17]
result[18] <= add_sub_dti:auto_generated.result[18]
result[19] <= add_sub_dti:auto_generated.result[19]
result[20] <= add_sub_dti:auto_generated.result[20]
result[21] <= add_sub_dti:auto_generated.result[21]
result[22] <= add_sub_dti:auto_generated.result[22]
result[23] <= add_sub_dti:auto_generated.result[23]
result[24] <= add_sub_dti:auto_generated.result[24]
result[25] <= add_sub_dti:auto_generated.result[25]
result[26] <= add_sub_dti:auto_generated.result[26]
cout <= <GND>
overflow <= <GND>


|DE4_DCC_HSMB|NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|mac_i_lpmd:m0|las:a_0|lpm_add_sub:lpm_add_sub_component|add_sub_dti:auto_generated
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[26].DATAC
add_sub => add_sub_cella[25].DATAC
add_sub => add_sub_cella[24].DATAC
add_sub => add_sub_cella[23].DATAC
add_sub => add_sub_cella[22].DATAC
add_sub => add_sub_cella[21].DATAC
add_sub => add_sub_cella[20].DATAC
add_sub => add_sub_cella[19].DATAC
add_sub => add_sub_cella[18].DATAC
add_sub => add_sub_cella[17].DATAC
add_sub => add_sub_cella[16].DATAC
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe17.ENA
clken => dffe18.ENA
clken => dffe19.ENA
clken => dffe2.ENA
clken => dffe20.ENA
clken => dffe21.ENA
clken => dffe22.ENA
clken => dffe23.ENA
clken => dffe24.ENA
clken => dffe25.ENA
clken => dffe26.ENA
clken => dffe27.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe2.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
dataa[16] => add_sub_cella[16].DATAD
dataa[17] => add_sub_cella[17].DATAD
dataa[18] => add_sub_cella[18].DATAD
dataa[19] => add_sub_cella[19].DATAD
dataa[20] => add_sub_cella[20].DATAD
dataa[21] => add_sub_cella[21].DATAD
dataa[22] => add_sub_cella[22].DATAD
dataa[23] => add_sub_cella[23].DATAD
dataa[24] => add_sub_cella[24].DATAD
dataa[25] => add_sub_cella[25].DATAD
dataa[26] => add_sub_cella[26].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
datab[16] => add_sub_cella[16].DATAF
datab[17] => add_sub_cella[17].DATAF
datab[18] => add_sub_cella[18].DATAF
datab[19] => add_sub_cella[19].DATAF
datab[20] => add_sub_cella[20].DATAF
datab[21] => add_sub_cella[21].DATAF
datab[22] => add_sub_cella[22].DATAF
datab[23] => add_sub_cella[23].DATAF
datab[24] => add_sub_cella[24].DATAF
datab[25] => add_sub_cella[25].DATAF
datab[26] => add_sub_cella[26].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe17.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe18.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe19.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe20.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe21.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe22.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe23.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe24.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe25.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe26.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe27.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_nco_derot:ux0136
crwx_rc[0] => crwy_rc[0].DATAIN
crwx_rc[1] => crwy_rc[1].DATAIN
crwx_rc[2] => crwy_rc[2].DATAIN
crwx_rc[3] => crwy_rc[3].DATAIN
crwx_rc[4] => crwy_rc[4].DATAIN
crwx_rc[5] => crwy_rc[5].DATAIN
crwx_rc[6] => crwy_rc[6].DATAIN
crwx_rc[7] => crwy_rc[7].DATAIN
crwx_rc[8] => crwy_rc[8].DATAIN
crwx_rc[9] => crwy_rc[9].DATAIN
crwx_rc[10] => crwy_rc[10].DATAIN
crwx_rc[11] => crwy_rc[11].DATAIN
crwx_rc[12] => crwy_rc[12].DATAIN
crwx_rf[0] => crwy_rf[0].DATAIN
crwx_rf[1] => crwy_rf[1].DATAIN
crwx_rf[2] => crwy_rf[2].DATAIN
crwx_rf[3] => crwy_rf[3].DATAIN
crwx_rf[4] => crwy_rf[4].DATAIN
crwx_rf[5] => crwy_rf[5].DATAIN
crwx_rf[6] => crwy_rf[6].DATAIN
crwx_rf[7] => crwy_rf[7].DATAIN
crwx_rf[8] => crwy_rf[8].DATAIN
crwx_rf[9] => crwy_rf[9].DATAIN
crwx_rf[10] => crwy_rf[10].DATAIN
crwx_rf[11] => crwy_rf[11].DATAIN
crwx_rf[12] => crwy_rf[12].DATAIN
srwx_rc[0] => srwy_rc[0].DATAIN
srwx_rc[1] => srwy_rc[1].DATAIN
srwx_rc[2] => srwy_rc[2].DATAIN
srwx_rc[3] => srwy_rc[3].DATAIN
srwx_rc[4] => srwy_rc[4].DATAIN
srwx_rc[5] => srwy_rc[5].DATAIN
srwx_rc[6] => srwy_rc[6].DATAIN
srwx_rc[7] => srwy_rc[7].DATAIN
srwx_rc[8] => srwy_rc[8].DATAIN
srwx_rc[9] => srwy_rc[9].DATAIN
srwx_rc[10] => srwy_rc[10].DATAIN
srwx_rc[11] => srwy_rc[11].DATAIN
srwx_rc[12] => srwy_rc[12].DATAIN
srwx_rf[0] => srwy_rf[0].DATAIN
srwx_rf[1] => srwy_rf[1].DATAIN
srwx_rf[2] => srwy_rf[2].DATAIN
srwx_rf[3] => srwy_rf[3].DATAIN
srwx_rf[4] => srwy_rf[4].DATAIN
srwx_rf[5] => srwy_rf[5].DATAIN
srwx_rf[6] => srwy_rf[6].DATAIN
srwx_rf[7] => srwy_rf[7].DATAIN
srwx_rf[8] => srwy_rf[8].DATAIN
srwx_rf[9] => srwy_rf[9].DATAIN
srwx_rf[10] => srwy_rf[10].DATAIN
srwx_rf[11] => srwy_rf[11].DATAIN
srwx_rf[12] => srwy_rf[12].DATAIN
crwy_rc[0] <= crwx_rc[0].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[1] <= crwx_rc[1].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[2] <= crwx_rc[2].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[3] <= crwx_rc[3].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[4] <= crwx_rc[4].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[5] <= crwx_rc[5].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[6] <= crwx_rc[6].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[7] <= crwx_rc[7].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[8] <= crwx_rc[8].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[9] <= crwx_rc[9].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[10] <= crwx_rc[10].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[11] <= crwx_rc[11].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[12] <= crwx_rc[12].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[0] <= crwx_rf[0].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[1] <= crwx_rf[1].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[2] <= crwx_rf[2].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[3] <= crwx_rf[3].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[4] <= crwx_rf[4].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[5] <= crwx_rf[5].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[6] <= crwx_rf[6].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[7] <= crwx_rf[7].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[8] <= crwx_rf[8].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[9] <= crwx_rf[9].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[10] <= crwx_rf[10].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[11] <= crwx_rf[11].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[12] <= crwx_rf[12].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[0] <= srwx_rc[0].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[1] <= srwx_rc[1].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[2] <= srwx_rc[2].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[3] <= srwx_rc[3].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[4] <= srwx_rc[4].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[5] <= srwx_rc[5].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[6] <= srwx_rc[6].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[7] <= srwx_rc[7].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[8] <= srwx_rc[8].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[9] <= srwx_rc[9].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[10] <= srwx_rc[10].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[11] <= srwx_rc[11].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[12] <= srwx_rc[12].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[0] <= srwx_rf[0].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[1] <= srwx_rf[1].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[2] <= srwx_rf[2].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[3] <= srwx_rf[3].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[4] <= srwx_rf[4].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[5] <= srwx_rf[5].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[6] <= srwx_rf[6].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[7] <= srwx_rf[7].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[8] <= srwx_rf[8].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[9] <= srwx_rf[9].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[10] <= srwx_rf[10].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[11] <= srwx_rf[11].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[12] <= srwx_rf[12].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_nco_mob_w:blk0
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
data_in[0] => ~NO_FANOUT~
data_in[1] => ~NO_FANOUT~
data_in[2] => ~NO_FANOUT~
data_in[3] => ~NO_FANOUT~
data_in[4] => ~NO_FANOUT~
data_in[5] => ~NO_FANOUT~
data_in[6] => ~NO_FANOUT~
data_in[7] => ~NO_FANOUT~
data_in[8] => ~NO_FANOUT~
data_in[9] => ~NO_FANOUT~
data_in[10] => ~NO_FANOUT~
data_in[11] => ~NO_FANOUT~
data_in[12] => data_tmp.DATAB
data_in[12] => Equal0.IN31
data_in[13] => data_tmp.DATAB
data_in[13] => Equal0.IN30
data_in[14] => data_tmp.DATAB
data_in[14] => Equal0.IN29
data_in[15] => data_tmp.DATAB
data_in[15] => Equal0.IN28
data_in[16] => data_tmp.DATAB
data_in[16] => Equal0.IN27
data_in[17] => data_tmp.DATAB
data_in[17] => Equal0.IN26
data_in[18] => data_tmp.DATAB
data_in[18] => Equal0.IN25
data_in[19] => data_tmp.DATAB
data_in[19] => Equal0.IN24
data_in[20] => data_tmp.DATAB
data_in[20] => Equal0.IN23
data_in[21] => data_tmp.DATAB
data_in[21] => Equal0.IN22
data_in[22] => data_tmp.DATAB
data_in[22] => Equal0.IN21
data_in[23] => data_tmp.DATAB
data_in[23] => Equal0.IN20
data_in[24] => data_tmp.DATAB
data_in[24] => Equal0.IN19
data_in[25] => Equal0.IN18
data_out[0] <= lpm_add_sub:lpm_add_sub_component.result
data_out[1] <= lpm_add_sub:lpm_add_sub_component.result
data_out[2] <= lpm_add_sub:lpm_add_sub_component.result
data_out[3] <= lpm_add_sub:lpm_add_sub_component.result
data_out[4] <= lpm_add_sub:lpm_add_sub_component.result
data_out[5] <= lpm_add_sub:lpm_add_sub_component.result
data_out[6] <= lpm_add_sub:lpm_add_sub_component.result
data_out[7] <= lpm_add_sub:lpm_add_sub_component.result
data_out[8] <= lpm_add_sub:lpm_add_sub_component.result
data_out[9] <= lpm_add_sub:lpm_add_sub_component.result
data_out[10] <= lpm_add_sub:lpm_add_sub_component.result
data_out[11] <= lpm_add_sub:lpm_add_sub_component.result
data_out[12] <= lpm_add_sub:lpm_add_sub_component.result


|DE4_DCC_HSMB|NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_f4l:auto_generated.dataa[0]
dataa[1] => add_sub_f4l:auto_generated.dataa[1]
dataa[2] => add_sub_f4l:auto_generated.dataa[2]
dataa[3] => add_sub_f4l:auto_generated.dataa[3]
dataa[4] => add_sub_f4l:auto_generated.dataa[4]
dataa[5] => add_sub_f4l:auto_generated.dataa[5]
dataa[6] => add_sub_f4l:auto_generated.dataa[6]
dataa[7] => add_sub_f4l:auto_generated.dataa[7]
dataa[8] => add_sub_f4l:auto_generated.dataa[8]
dataa[9] => add_sub_f4l:auto_generated.dataa[9]
dataa[10] => add_sub_f4l:auto_generated.dataa[10]
dataa[11] => add_sub_f4l:auto_generated.dataa[11]
dataa[12] => add_sub_f4l:auto_generated.dataa[12]
datab[0] => add_sub_f4l:auto_generated.datab[0]
datab[1] => add_sub_f4l:auto_generated.datab[1]
datab[2] => add_sub_f4l:auto_generated.datab[2]
datab[3] => add_sub_f4l:auto_generated.datab[3]
datab[4] => add_sub_f4l:auto_generated.datab[4]
datab[5] => add_sub_f4l:auto_generated.datab[5]
datab[6] => add_sub_f4l:auto_generated.datab[6]
datab[7] => add_sub_f4l:auto_generated.datab[7]
datab[8] => add_sub_f4l:auto_generated.datab[8]
datab[9] => add_sub_f4l:auto_generated.datab[9]
datab[10] => add_sub_f4l:auto_generated.datab[10]
datab[11] => add_sub_f4l:auto_generated.datab[11]
datab[12] => add_sub_f4l:auto_generated.datab[12]
cin => add_sub_f4l:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_f4l:auto_generated.clock
aclr => add_sub_f4l:auto_generated.aclr
clken => add_sub_f4l:auto_generated.clken
result[0] <= add_sub_f4l:auto_generated.result[0]
result[1] <= add_sub_f4l:auto_generated.result[1]
result[2] <= add_sub_f4l:auto_generated.result[2]
result[3] <= add_sub_f4l:auto_generated.result[3]
result[4] <= add_sub_f4l:auto_generated.result[4]
result[5] <= add_sub_f4l:auto_generated.result[5]
result[6] <= add_sub_f4l:auto_generated.result[6]
result[7] <= add_sub_f4l:auto_generated.result[7]
result[8] <= add_sub_f4l:auto_generated.result[8]
result[9] <= add_sub_f4l:auto_generated.result[9]
result[10] <= add_sub_f4l:auto_generated.result[10]
result[11] <= add_sub_f4l:auto_generated.result[11]
result[12] <= add_sub_f4l:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|DE4_DCC_HSMB|NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_f4l:auto_generated
aclr => pipeline_dffe[12].IN0
cin => op_1.IN26
cin => op_1.IN27
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_nco_isdr:ux710isdr
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
data_ready <= data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component
clock => cntr_loi:auto_generated.clock
clk_en => cntr_loi:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_loi:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_loi:auto_generated.q[0]
q[1] <= cntr_loi:auto_generated.q[1]
q[2] <= cntr_loi:auto_generated.q[2]
q[3] <= cntr_loi:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|DE4_DCC_HSMB|NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_loi:auto_generated
aclr => counter_reg_bit[3].IN0
clk_en => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|NCO_10MHz:NCO_10MHz_inst
phi_inc_i[0] => phi_inc_i[0].IN1
phi_inc_i[1] => phi_inc_i[1].IN1
phi_inc_i[2] => phi_inc_i[2].IN1
phi_inc_i[3] => phi_inc_i[3].IN1
phi_inc_i[4] => phi_inc_i[4].IN1
phi_inc_i[5] => phi_inc_i[5].IN1
phi_inc_i[6] => phi_inc_i[6].IN1
phi_inc_i[7] => phi_inc_i[7].IN1
phi_inc_i[8] => phi_inc_i[8].IN1
phi_inc_i[9] => phi_inc_i[9].IN1
phi_inc_i[10] => phi_inc_i[10].IN1
phi_inc_i[11] => phi_inc_i[11].IN1
phi_inc_i[12] => phi_inc_i[12].IN1
phi_inc_i[13] => phi_inc_i[13].IN1
phi_inc_i[14] => phi_inc_i[14].IN1
phi_inc_i[15] => phi_inc_i[15].IN1
phi_inc_i[16] => phi_inc_i[16].IN1
phi_inc_i[17] => phi_inc_i[17].IN1
phi_inc_i[18] => phi_inc_i[18].IN1
phi_inc_i[19] => phi_inc_i[19].IN1
phi_inc_i[20] => phi_inc_i[20].IN1
phi_inc_i[21] => phi_inc_i[21].IN1
phi_inc_i[22] => phi_inc_i[22].IN1
phi_inc_i[23] => phi_inc_i[23].IN1
phi_inc_i[24] => phi_inc_i[24].IN1
phi_inc_i[25] => phi_inc_i[25].IN1
phi_inc_i[26] => phi_inc_i[26].IN1
phi_inc_i[27] => phi_inc_i[27].IN1
phi_inc_i[28] => phi_inc_i[28].IN1
phi_inc_i[29] => phi_inc_i[29].IN1
phi_inc_i[30] => phi_inc_i[30].IN1
phi_inc_i[31] => phi_inc_i[31].IN1
clk => clk.IN1
reset_n => reset_n.IN1
clken => clken.IN1
fsin_o[0] <= NCO_10MHz_st:NCO_10MHz_st_inst.fsin_o
fsin_o[1] <= NCO_10MHz_st:NCO_10MHz_st_inst.fsin_o
fsin_o[2] <= NCO_10MHz_st:NCO_10MHz_st_inst.fsin_o
fsin_o[3] <= NCO_10MHz_st:NCO_10MHz_st_inst.fsin_o
fsin_o[4] <= NCO_10MHz_st:NCO_10MHz_st_inst.fsin_o
fsin_o[5] <= NCO_10MHz_st:NCO_10MHz_st_inst.fsin_o
fsin_o[6] <= NCO_10MHz_st:NCO_10MHz_st_inst.fsin_o
fsin_o[7] <= NCO_10MHz_st:NCO_10MHz_st_inst.fsin_o
fsin_o[8] <= NCO_10MHz_st:NCO_10MHz_st_inst.fsin_o
fsin_o[9] <= NCO_10MHz_st:NCO_10MHz_st_inst.fsin_o
fsin_o[10] <= NCO_10MHz_st:NCO_10MHz_st_inst.fsin_o
fsin_o[11] <= NCO_10MHz_st:NCO_10MHz_st_inst.fsin_o
fsin_o[12] <= NCO_10MHz_st:NCO_10MHz_st_inst.fsin_o
out_valid <= NCO_10MHz_st:NCO_10MHz_st_inst.out_valid


|DE4_DCC_HSMB|NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst
clk => clk.IN8
reset_n => reset.IN5
clken => clken.IN8
phi_inc_i[0] => phi_inc_i_w[0].IN1
phi_inc_i[1] => phi_inc_i_w[1].IN1
phi_inc_i[2] => phi_inc_i_w[2].IN1
phi_inc_i[3] => phi_inc_i_w[3].IN1
phi_inc_i[4] => phi_inc_i_w[4].IN1
phi_inc_i[5] => phi_inc_i_w[5].IN1
phi_inc_i[6] => phi_inc_i_w[6].IN1
phi_inc_i[7] => phi_inc_i_w[7].IN1
phi_inc_i[8] => phi_inc_i_w[8].IN1
phi_inc_i[9] => phi_inc_i_w[9].IN1
phi_inc_i[10] => phi_inc_i_w[10].IN1
phi_inc_i[11] => phi_inc_i_w[11].IN1
phi_inc_i[12] => phi_inc_i_w[12].IN1
phi_inc_i[13] => phi_inc_i_w[13].IN1
phi_inc_i[14] => phi_inc_i_w[14].IN1
phi_inc_i[15] => phi_inc_i_w[15].IN1
phi_inc_i[16] => phi_inc_i_w[16].IN1
phi_inc_i[17] => phi_inc_i_w[17].IN1
phi_inc_i[18] => phi_inc_i_w[18].IN1
phi_inc_i[19] => phi_inc_i_w[19].IN1
phi_inc_i[20] => phi_inc_i_w[20].IN1
phi_inc_i[21] => phi_inc_i_w[21].IN1
phi_inc_i[22] => phi_inc_i_w[22].IN1
phi_inc_i[23] => phi_inc_i_w[23].IN1
phi_inc_i[24] => phi_inc_i_w[24].IN1
phi_inc_i[25] => phi_inc_i_w[25].IN1
phi_inc_i[26] => phi_inc_i_w[26].IN1
phi_inc_i[27] => phi_inc_i_w[27].IN1
phi_inc_i[28] => phi_inc_i_w[28].IN1
phi_inc_i[29] => phi_inc_i_w[29].IN1
phi_inc_i[30] => phi_inc_i_w[30].IN1
phi_inc_i[31] => phi_inc_i_w[31].IN1
fsin_o[0] <= asj_nco_mob_w:blk0.data_out
fsin_o[1] <= asj_nco_mob_w:blk0.data_out
fsin_o[2] <= asj_nco_mob_w:blk0.data_out
fsin_o[3] <= asj_nco_mob_w:blk0.data_out
fsin_o[4] <= asj_nco_mob_w:blk0.data_out
fsin_o[5] <= asj_nco_mob_w:blk0.data_out
fsin_o[6] <= asj_nco_mob_w:blk0.data_out
fsin_o[7] <= asj_nco_mob_w:blk0.data_out
fsin_o[8] <= asj_nco_mob_w:blk0.data_out
fsin_o[9] <= asj_nco_mob_w:blk0.data_out
fsin_o[10] <= asj_nco_mob_w:blk0.data_out
fsin_o[11] <= asj_nco_mob_w:blk0.data_out
fsin_o[12] <= asj_nco_mob_w:blk0.data_out
out_valid <= asj_nco_isdr:ux710isdr.data_ready


|DE4_DCC_HSMB|NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_altqmcpipe:ux000
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
phi_inc_int[0] => phi_int_arr_reg.DATAB
phi_inc_int[1] => phi_int_arr_reg.DATAB
phi_inc_int[2] => phi_int_arr_reg.DATAB
phi_inc_int[3] => phi_int_arr_reg.DATAB
phi_inc_int[4] => phi_int_arr_reg.DATAB
phi_inc_int[5] => phi_int_arr_reg.DATAB
phi_inc_int[6] => phi_int_arr_reg.DATAB
phi_inc_int[7] => phi_int_arr_reg.DATAB
phi_inc_int[8] => phi_int_arr_reg.DATAB
phi_inc_int[9] => phi_int_arr_reg.DATAB
phi_inc_int[10] => phi_int_arr_reg.DATAB
phi_inc_int[11] => phi_int_arr_reg.DATAB
phi_inc_int[12] => phi_int_arr_reg.DATAB
phi_inc_int[13] => phi_int_arr_reg.DATAB
phi_inc_int[14] => phi_int_arr_reg.DATAB
phi_inc_int[15] => phi_int_arr_reg.DATAB
phi_inc_int[16] => phi_int_arr_reg.DATAB
phi_inc_int[17] => phi_int_arr_reg.DATAB
phi_inc_int[18] => phi_int_arr_reg.DATAB
phi_inc_int[19] => phi_int_arr_reg.DATAB
phi_inc_int[20] => phi_int_arr_reg.DATAB
phi_inc_int[21] => phi_int_arr_reg.DATAB
phi_inc_int[22] => phi_int_arr_reg.DATAB
phi_inc_int[23] => phi_int_arr_reg.DATAB
phi_inc_int[24] => phi_int_arr_reg.DATAB
phi_inc_int[25] => phi_int_arr_reg.DATAB
phi_inc_int[26] => phi_int_arr_reg.DATAB
phi_inc_int[27] => phi_int_arr_reg.DATAB
phi_inc_int[28] => phi_int_arr_reg.DATAB
phi_inc_int[29] => phi_int_arr_reg.DATAB
phi_inc_int[30] => phi_int_arr_reg.DATAB
phi_inc_int[31] => phi_int_arr_reg.DATAB
phi_acc_reg[0] <= phi_out_w[0].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[1] <= phi_out_w[1].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[2] <= phi_out_w[2].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[3] <= phi_out_w[3].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[4] <= phi_out_w[4].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[5] <= phi_out_w[5].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[6] <= phi_out_w[6].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[7] <= phi_out_w[7].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[8] <= phi_out_w[8].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[9] <= phi_out_w[9].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[10] <= phi_out_w[10].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[11] <= phi_out_w[11].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[12] <= phi_out_w[12].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[13] <= phi_out_w[13].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[14] <= phi_out_w[14].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[15] <= phi_out_w[15].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[16] <= phi_out_w[16].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[17] <= phi_out_w[17].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[18] <= phi_out_w[18].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[19] <= phi_out_w[19].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[20] <= phi_out_w[20].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[21] <= phi_out_w[21].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[22] <= phi_out_w[22].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[23] <= phi_out_w[23].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[24] <= phi_out_w[24].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[25] <= phi_out_w[25].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[26] <= phi_out_w[26].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[27] <= phi_out_w[27].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[28] <= phi_out_w[28].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[29] <= phi_out_w[29].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[30] <= phi_out_w[30].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[31] <= phi_out_w[31].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc
dataa[0] => add_sub_s1i:auto_generated.dataa[0]
dataa[1] => add_sub_s1i:auto_generated.dataa[1]
dataa[2] => add_sub_s1i:auto_generated.dataa[2]
dataa[3] => add_sub_s1i:auto_generated.dataa[3]
dataa[4] => add_sub_s1i:auto_generated.dataa[4]
dataa[5] => add_sub_s1i:auto_generated.dataa[5]
dataa[6] => add_sub_s1i:auto_generated.dataa[6]
dataa[7] => add_sub_s1i:auto_generated.dataa[7]
dataa[8] => add_sub_s1i:auto_generated.dataa[8]
dataa[9] => add_sub_s1i:auto_generated.dataa[9]
dataa[10] => add_sub_s1i:auto_generated.dataa[10]
dataa[11] => add_sub_s1i:auto_generated.dataa[11]
dataa[12] => add_sub_s1i:auto_generated.dataa[12]
dataa[13] => add_sub_s1i:auto_generated.dataa[13]
dataa[14] => add_sub_s1i:auto_generated.dataa[14]
dataa[15] => add_sub_s1i:auto_generated.dataa[15]
dataa[16] => add_sub_s1i:auto_generated.dataa[16]
dataa[17] => add_sub_s1i:auto_generated.dataa[17]
dataa[18] => add_sub_s1i:auto_generated.dataa[18]
dataa[19] => add_sub_s1i:auto_generated.dataa[19]
dataa[20] => add_sub_s1i:auto_generated.dataa[20]
dataa[21] => add_sub_s1i:auto_generated.dataa[21]
dataa[22] => add_sub_s1i:auto_generated.dataa[22]
dataa[23] => add_sub_s1i:auto_generated.dataa[23]
dataa[24] => add_sub_s1i:auto_generated.dataa[24]
dataa[25] => add_sub_s1i:auto_generated.dataa[25]
dataa[26] => add_sub_s1i:auto_generated.dataa[26]
dataa[27] => add_sub_s1i:auto_generated.dataa[27]
dataa[28] => add_sub_s1i:auto_generated.dataa[28]
dataa[29] => add_sub_s1i:auto_generated.dataa[29]
dataa[30] => add_sub_s1i:auto_generated.dataa[30]
dataa[31] => add_sub_s1i:auto_generated.dataa[31]
datab[0] => add_sub_s1i:auto_generated.datab[0]
datab[1] => add_sub_s1i:auto_generated.datab[1]
datab[2] => add_sub_s1i:auto_generated.datab[2]
datab[3] => add_sub_s1i:auto_generated.datab[3]
datab[4] => add_sub_s1i:auto_generated.datab[4]
datab[5] => add_sub_s1i:auto_generated.datab[5]
datab[6] => add_sub_s1i:auto_generated.datab[6]
datab[7] => add_sub_s1i:auto_generated.datab[7]
datab[8] => add_sub_s1i:auto_generated.datab[8]
datab[9] => add_sub_s1i:auto_generated.datab[9]
datab[10] => add_sub_s1i:auto_generated.datab[10]
datab[11] => add_sub_s1i:auto_generated.datab[11]
datab[12] => add_sub_s1i:auto_generated.datab[12]
datab[13] => add_sub_s1i:auto_generated.datab[13]
datab[14] => add_sub_s1i:auto_generated.datab[14]
datab[15] => add_sub_s1i:auto_generated.datab[15]
datab[16] => add_sub_s1i:auto_generated.datab[16]
datab[17] => add_sub_s1i:auto_generated.datab[17]
datab[18] => add_sub_s1i:auto_generated.datab[18]
datab[19] => add_sub_s1i:auto_generated.datab[19]
datab[20] => add_sub_s1i:auto_generated.datab[20]
datab[21] => add_sub_s1i:auto_generated.datab[21]
datab[22] => add_sub_s1i:auto_generated.datab[22]
datab[23] => add_sub_s1i:auto_generated.datab[23]
datab[24] => add_sub_s1i:auto_generated.datab[24]
datab[25] => add_sub_s1i:auto_generated.datab[25]
datab[26] => add_sub_s1i:auto_generated.datab[26]
datab[27] => add_sub_s1i:auto_generated.datab[27]
datab[28] => add_sub_s1i:auto_generated.datab[28]
datab[29] => add_sub_s1i:auto_generated.datab[29]
datab[30] => add_sub_s1i:auto_generated.datab[30]
datab[31] => add_sub_s1i:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_s1i:auto_generated.clock
aclr => add_sub_s1i:auto_generated.aclr
clken => add_sub_s1i:auto_generated.clken
result[0] <= add_sub_s1i:auto_generated.result[0]
result[1] <= add_sub_s1i:auto_generated.result[1]
result[2] <= add_sub_s1i:auto_generated.result[2]
result[3] <= add_sub_s1i:auto_generated.result[3]
result[4] <= add_sub_s1i:auto_generated.result[4]
result[5] <= add_sub_s1i:auto_generated.result[5]
result[6] <= add_sub_s1i:auto_generated.result[6]
result[7] <= add_sub_s1i:auto_generated.result[7]
result[8] <= add_sub_s1i:auto_generated.result[8]
result[9] <= add_sub_s1i:auto_generated.result[9]
result[10] <= add_sub_s1i:auto_generated.result[10]
result[11] <= add_sub_s1i:auto_generated.result[11]
result[12] <= add_sub_s1i:auto_generated.result[12]
result[13] <= add_sub_s1i:auto_generated.result[13]
result[14] <= add_sub_s1i:auto_generated.result[14]
result[15] <= add_sub_s1i:auto_generated.result[15]
result[16] <= add_sub_s1i:auto_generated.result[16]
result[17] <= add_sub_s1i:auto_generated.result[17]
result[18] <= add_sub_s1i:auto_generated.result[18]
result[19] <= add_sub_s1i:auto_generated.result[19]
result[20] <= add_sub_s1i:auto_generated.result[20]
result[21] <= add_sub_s1i:auto_generated.result[21]
result[22] <= add_sub_s1i:auto_generated.result[22]
result[23] <= add_sub_s1i:auto_generated.result[23]
result[24] <= add_sub_s1i:auto_generated.result[24]
result[25] <= add_sub_s1i:auto_generated.result[25]
result[26] <= add_sub_s1i:auto_generated.result[26]
result[27] <= add_sub_s1i:auto_generated.result[27]
result[28] <= add_sub_s1i:auto_generated.result[28]
result[29] <= add_sub_s1i:auto_generated.result[29]
result[30] <= add_sub_s1i:auto_generated.result[30]
result[31] <= add_sub_s1i:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|DE4_DCC_HSMB|NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_s1i:auto_generated
aclr => pipeline_dffe[31].IN0
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_gam_dp:ux008
clk => rom_add_f[0]~reg0.CLK
clk => rom_add_f[1]~reg0.CLK
clk => rom_add_f[2]~reg0.CLK
clk => rom_add_f[3]~reg0.CLK
clk => rom_add_f[4]~reg0.CLK
clk => rom_add_f[5]~reg0.CLK
clk => rom_add_f[6]~reg0.CLK
clk => rom_add_f[7]~reg0.CLK
clk => rom_add_cc_temp[0].CLK
clk => rom_add_cc_temp[1].CLK
clk => rom_add_cc_temp[2].CLK
clk => rom_add_cc_temp[3].CLK
clk => rom_add_cc_temp[4].CLK
clk => rom_add_cc_temp[5].CLK
clk => rom_add_cc_temp[6].CLK
clk => rom_add_cc_temp[7].CLK
clk => rom_add_cs[0]~reg0.CLK
clk => rom_add_cs[1]~reg0.CLK
clk => rom_add_cs[2]~reg0.CLK
clk => rom_add_cs[3]~reg0.CLK
clk => rom_add_cs[4]~reg0.CLK
clk => rom_add_cs[5]~reg0.CLK
clk => rom_add_cs[6]~reg0.CLK
clk => rom_add_cs[7]~reg0.CLK
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cs.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_cc_temp.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
reset => rom_add_f.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cs.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_cc_temp.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
clken => rom_add_f.OUTPUTSELECT
phi_acc_w[0] => rom_add_f.DATAB
phi_acc_w[1] => rom_add_f.DATAB
phi_acc_w[2] => rom_add_f.DATAB
phi_acc_w[3] => rom_add_f.DATAB
phi_acc_w[4] => rom_add_f.DATAB
phi_acc_w[5] => rom_add_f.DATAB
phi_acc_w[6] => rom_add_f.DATAB
phi_acc_w[7] => rom_add_f.DATAB
phi_acc_w[8] => Add0.IN18
phi_acc_w[8] => rom_add_cs.DATAB
phi_acc_w[9] => Add0.IN17
phi_acc_w[9] => rom_add_cs.DATAB
phi_acc_w[10] => Add0.IN16
phi_acc_w[10] => rom_add_cs.DATAB
phi_acc_w[11] => Add0.IN15
phi_acc_w[11] => rom_add_cs.DATAB
phi_acc_w[12] => Add0.IN14
phi_acc_w[12] => rom_add_cs.DATAB
phi_acc_w[13] => Add0.IN13
phi_acc_w[13] => rom_add_cs.DATAB
phi_acc_w[14] => Add0.IN12
phi_acc_w[14] => rom_add_cs.DATAB
phi_acc_w[15] => Add0.IN11
phi_acc_w[15] => rom_add_cs.DATAB
rom_add_cs[0] <= rom_add_cs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[1] <= rom_add_cs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[2] <= rom_add_cs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[3] <= rom_add_cs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[4] <= rom_add_cs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[5] <= rom_add_cs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[6] <= rom_add_cs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[7] <= rom_add_cs[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[0] <= rom_add_cc_temp[0].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[1] <= rom_add_cc_temp[1].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[2] <= rom_add_cc_temp[2].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[3] <= rom_add_cc_temp[3].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[4] <= rom_add_cc_temp[4].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[5] <= rom_add_cc_temp[5].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[6] <= rom_add_cc_temp[6].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[7] <= rom_add_cc_temp[7].DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[0] <= rom_add_f[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[1] <= rom_add_f[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[2] <= rom_add_f[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[3] <= rom_add_f[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[4] <= rom_add_f[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[5] <= rom_add_f[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[6] <= rom_add_f[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[7] <= rom_add_f[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_nco_as_m_dp_cen:ux0220
raxx_a[0] => raxx_a[0].IN1
raxx_a[1] => raxx_a[1].IN1
raxx_a[2] => raxx_a[2].IN1
raxx_a[3] => raxx_a[3].IN1
raxx_a[4] => raxx_a[4].IN1
raxx_a[5] => raxx_a[5].IN1
raxx_a[6] => raxx_a[6].IN1
raxx_a[7] => raxx_a[7].IN1
raxx_b[0] => raxx_b[0].IN1
raxx_b[1] => raxx_b[1].IN1
raxx_b[2] => raxx_b[2].IN1
raxx_b[3] => raxx_b[3].IN1
raxx_b[4] => raxx_b[4].IN1
raxx_b[5] => raxx_b[5].IN1
raxx_b[6] => raxx_b[6].IN1
raxx_b[7] => raxx_b[7].IN1
clk => clk.IN1
clken => clken.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b


|DE4_DCC_HSMB|NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7bb2:auto_generated.data_a[0]
data_a[1] => altsyncram_7bb2:auto_generated.data_a[1]
data_a[2] => altsyncram_7bb2:auto_generated.data_a[2]
data_a[3] => altsyncram_7bb2:auto_generated.data_a[3]
data_a[4] => altsyncram_7bb2:auto_generated.data_a[4]
data_a[5] => altsyncram_7bb2:auto_generated.data_a[5]
data_a[6] => altsyncram_7bb2:auto_generated.data_a[6]
data_a[7] => altsyncram_7bb2:auto_generated.data_a[7]
data_a[8] => altsyncram_7bb2:auto_generated.data_a[8]
data_a[9] => altsyncram_7bb2:auto_generated.data_a[9]
data_a[10] => altsyncram_7bb2:auto_generated.data_a[10]
data_a[11] => altsyncram_7bb2:auto_generated.data_a[11]
data_a[12] => altsyncram_7bb2:auto_generated.data_a[12]
data_b[0] => altsyncram_7bb2:auto_generated.data_b[0]
data_b[1] => altsyncram_7bb2:auto_generated.data_b[1]
data_b[2] => altsyncram_7bb2:auto_generated.data_b[2]
data_b[3] => altsyncram_7bb2:auto_generated.data_b[3]
data_b[4] => altsyncram_7bb2:auto_generated.data_b[4]
data_b[5] => altsyncram_7bb2:auto_generated.data_b[5]
data_b[6] => altsyncram_7bb2:auto_generated.data_b[6]
data_b[7] => altsyncram_7bb2:auto_generated.data_b[7]
data_b[8] => altsyncram_7bb2:auto_generated.data_b[8]
data_b[9] => altsyncram_7bb2:auto_generated.data_b[9]
data_b[10] => altsyncram_7bb2:auto_generated.data_b[10]
data_b[11] => altsyncram_7bb2:auto_generated.data_b[11]
data_b[12] => altsyncram_7bb2:auto_generated.data_b[12]
address_a[0] => altsyncram_7bb2:auto_generated.address_a[0]
address_a[1] => altsyncram_7bb2:auto_generated.address_a[1]
address_a[2] => altsyncram_7bb2:auto_generated.address_a[2]
address_a[3] => altsyncram_7bb2:auto_generated.address_a[3]
address_a[4] => altsyncram_7bb2:auto_generated.address_a[4]
address_a[5] => altsyncram_7bb2:auto_generated.address_a[5]
address_a[6] => altsyncram_7bb2:auto_generated.address_a[6]
address_a[7] => altsyncram_7bb2:auto_generated.address_a[7]
address_b[0] => altsyncram_7bb2:auto_generated.address_b[0]
address_b[1] => altsyncram_7bb2:auto_generated.address_b[1]
address_b[2] => altsyncram_7bb2:auto_generated.address_b[2]
address_b[3] => altsyncram_7bb2:auto_generated.address_b[3]
address_b[4] => altsyncram_7bb2:auto_generated.address_b[4]
address_b[5] => altsyncram_7bb2:auto_generated.address_b[5]
address_b[6] => altsyncram_7bb2:auto_generated.address_b[6]
address_b[7] => altsyncram_7bb2:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7bb2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_7bb2:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7bb2:auto_generated.q_a[0]
q_a[1] <= altsyncram_7bb2:auto_generated.q_a[1]
q_a[2] <= altsyncram_7bb2:auto_generated.q_a[2]
q_a[3] <= altsyncram_7bb2:auto_generated.q_a[3]
q_a[4] <= altsyncram_7bb2:auto_generated.q_a[4]
q_a[5] <= altsyncram_7bb2:auto_generated.q_a[5]
q_a[6] <= altsyncram_7bb2:auto_generated.q_a[6]
q_a[7] <= altsyncram_7bb2:auto_generated.q_a[7]
q_a[8] <= altsyncram_7bb2:auto_generated.q_a[8]
q_a[9] <= altsyncram_7bb2:auto_generated.q_a[9]
q_a[10] <= altsyncram_7bb2:auto_generated.q_a[10]
q_a[11] <= altsyncram_7bb2:auto_generated.q_a[11]
q_a[12] <= altsyncram_7bb2:auto_generated.q_a[12]
q_b[0] <= altsyncram_7bb2:auto_generated.q_b[0]
q_b[1] <= altsyncram_7bb2:auto_generated.q_b[1]
q_b[2] <= altsyncram_7bb2:auto_generated.q_b[2]
q_b[3] <= altsyncram_7bb2:auto_generated.q_b[3]
q_b[4] <= altsyncram_7bb2:auto_generated.q_b[4]
q_b[5] <= altsyncram_7bb2:auto_generated.q_b[5]
q_b[6] <= altsyncram_7bb2:auto_generated.q_b[6]
q_b[7] <= altsyncram_7bb2:auto_generated.q_b[7]
q_b[8] <= altsyncram_7bb2:auto_generated.q_b[8]
q_b[9] <= altsyncram_7bb2:auto_generated.q_b[9]
q_b[10] <= altsyncram_7bb2:auto_generated.q_b[10]
q_b[11] <= altsyncram_7bb2:auto_generated.q_b[11]
q_b[12] <= altsyncram_7bb2:auto_generated.q_b[12]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE4_DCC_HSMB|NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_7bb2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT


|DE4_DCC_HSMB|NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_nco_as_m_cen:ux0122
clk => clk.IN1
clken => clken.IN1
raxx[0] => raxx_w[0].IN1
raxx[1] => raxx_w[1].IN1
raxx[2] => raxx_w[2].IN1
raxx[3] => raxx_w[3].IN1
raxx[4] => raxx_w[4].IN1
raxx[5] => raxx_w[5].IN1
raxx[6] => raxx_w[6].IN1
raxx[7] => raxx_w[7].IN1
srw_int_res[0] <= altsyncram:altsyncram_component0.q_a
srw_int_res[1] <= altsyncram:altsyncram_component0.q_a
srw_int_res[2] <= altsyncram:altsyncram_component0.q_a
srw_int_res[3] <= altsyncram:altsyncram_component0.q_a
srw_int_res[4] <= altsyncram:altsyncram_component0.q_a
srw_int_res[5] <= altsyncram:altsyncram_component0.q_a
srw_int_res[6] <= altsyncram:altsyncram_component0.q_a
srw_int_res[7] <= altsyncram:altsyncram_component0.q_a
srw_int_res[8] <= altsyncram:altsyncram_component0.q_a
srw_int_res[9] <= altsyncram:altsyncram_component0.q_a
srw_int_res[10] <= altsyncram:altsyncram_component0.q_a
srw_int_res[11] <= altsyncram:altsyncram_component0.q_a
srw_int_res[12] <= altsyncram:altsyncram_component0.q_a


|DE4_DCC_HSMB|NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_v2d1:auto_generated.address_a[0]
address_a[1] => altsyncram_v2d1:auto_generated.address_a[1]
address_a[2] => altsyncram_v2d1:auto_generated.address_a[2]
address_a[3] => altsyncram_v2d1:auto_generated.address_a[3]
address_a[4] => altsyncram_v2d1:auto_generated.address_a[4]
address_a[5] => altsyncram_v2d1:auto_generated.address_a[5]
address_a[6] => altsyncram_v2d1:auto_generated.address_a[6]
address_a[7] => altsyncram_v2d1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_v2d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_v2d1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_v2d1:auto_generated.q_a[0]
q_a[1] <= altsyncram_v2d1:auto_generated.q_a[1]
q_a[2] <= altsyncram_v2d1:auto_generated.q_a[2]
q_a[3] <= altsyncram_v2d1:auto_generated.q_a[3]
q_a[4] <= altsyncram_v2d1:auto_generated.q_a[4]
q_a[5] <= altsyncram_v2d1:auto_generated.q_a[5]
q_a[6] <= altsyncram_v2d1:auto_generated.q_a[6]
q_a[7] <= altsyncram_v2d1:auto_generated.q_a[7]
q_a[8] <= altsyncram_v2d1:auto_generated.q_a[8]
q_a[9] <= altsyncram_v2d1:auto_generated.q_a[9]
q_a[10] <= altsyncram_v2d1:auto_generated.q_a[10]
q_a[11] <= altsyncram_v2d1:auto_generated.q_a[11]
q_a[12] <= altsyncram_v2d1:auto_generated.q_a[12]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE4_DCC_HSMB|NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_v2d1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT


|DE4_DCC_HSMB|NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_nco_as_m_cen:ux0123
clk => clk.IN1
clken => clken.IN1
raxx[0] => raxx_w[0].IN1
raxx[1] => raxx_w[1].IN1
raxx[2] => raxx_w[2].IN1
raxx[3] => raxx_w[3].IN1
raxx[4] => raxx_w[4].IN1
raxx[5] => raxx_w[5].IN1
raxx[6] => raxx_w[6].IN1
raxx[7] => raxx_w[7].IN1
srw_int_res[0] <= altsyncram:altsyncram_component0.q_a
srw_int_res[1] <= altsyncram:altsyncram_component0.q_a
srw_int_res[2] <= altsyncram:altsyncram_component0.q_a
srw_int_res[3] <= altsyncram:altsyncram_component0.q_a
srw_int_res[4] <= altsyncram:altsyncram_component0.q_a
srw_int_res[5] <= altsyncram:altsyncram_component0.q_a
srw_int_res[6] <= altsyncram:altsyncram_component0.q_a
srw_int_res[7] <= altsyncram:altsyncram_component0.q_a
srw_int_res[8] <= altsyncram:altsyncram_component0.q_a
srw_int_res[9] <= altsyncram:altsyncram_component0.q_a
srw_int_res[10] <= altsyncram:altsyncram_component0.q_a
srw_int_res[11] <= altsyncram:altsyncram_component0.q_a
srw_int_res[12] <= altsyncram:altsyncram_component0.q_a


|DE4_DCC_HSMB|NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_q2d1:auto_generated.address_a[0]
address_a[1] => altsyncram_q2d1:auto_generated.address_a[1]
address_a[2] => altsyncram_q2d1:auto_generated.address_a[2]
address_a[3] => altsyncram_q2d1:auto_generated.address_a[3]
address_a[4] => altsyncram_q2d1:auto_generated.address_a[4]
address_a[5] => altsyncram_q2d1:auto_generated.address_a[5]
address_a[6] => altsyncram_q2d1:auto_generated.address_a[6]
address_a[7] => altsyncram_q2d1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q2d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_q2d1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_q2d1:auto_generated.q_a[0]
q_a[1] <= altsyncram_q2d1:auto_generated.q_a[1]
q_a[2] <= altsyncram_q2d1:auto_generated.q_a[2]
q_a[3] <= altsyncram_q2d1:auto_generated.q_a[3]
q_a[4] <= altsyncram_q2d1:auto_generated.q_a[4]
q_a[5] <= altsyncram_q2d1:auto_generated.q_a[5]
q_a[6] <= altsyncram_q2d1:auto_generated.q_a[6]
q_a[7] <= altsyncram_q2d1:auto_generated.q_a[7]
q_a[8] <= altsyncram_q2d1:auto_generated.q_a[8]
q_a[9] <= altsyncram_q2d1:auto_generated.q_a[9]
q_a[10] <= altsyncram_q2d1:auto_generated.q_a[10]
q_a[11] <= altsyncram_q2d1:auto_generated.q_a[11]
q_a[12] <= altsyncram_q2d1:auto_generated.q_a[12]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE4_DCC_HSMB|NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_q2d1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT


|DE4_DCC_HSMB|NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|mac_i_lpmd:m0
clk => clk.IN3
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_a.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
reset => result_b.OUTPUTSELECT
clken => clken.IN3
a_or_s => a_or_s.IN1
dataa_0[0] => dataa_0[0].IN1
dataa_0[1] => dataa_0[1].IN1
dataa_0[2] => dataa_0[2].IN1
dataa_0[3] => dataa_0[3].IN1
dataa_0[4] => dataa_0[4].IN1
dataa_0[5] => dataa_0[5].IN1
dataa_0[6] => dataa_0[6].IN1
dataa_0[7] => dataa_0[7].IN1
dataa_0[8] => dataa_0[8].IN1
dataa_0[9] => dataa_0[9].IN1
dataa_0[10] => dataa_0[10].IN1
dataa_0[11] => dataa_0[11].IN1
dataa_0[12] => dataa_0[12].IN1
dataa_1[0] => dataa_1[0].IN1
dataa_1[1] => dataa_1[1].IN1
dataa_1[2] => dataa_1[2].IN1
dataa_1[3] => dataa_1[3].IN1
dataa_1[4] => dataa_1[4].IN1
dataa_1[5] => dataa_1[5].IN1
dataa_1[6] => dataa_1[6].IN1
dataa_1[7] => dataa_1[7].IN1
dataa_1[8] => dataa_1[8].IN1
dataa_1[9] => dataa_1[9].IN1
dataa_1[10] => dataa_1[10].IN1
dataa_1[11] => dataa_1[11].IN1
dataa_1[12] => dataa_1[12].IN1
datab_0[0] => datab_0[0].IN1
datab_0[1] => datab_0[1].IN1
datab_0[2] => datab_0[2].IN1
datab_0[3] => datab_0[3].IN1
datab_0[4] => datab_0[4].IN1
datab_0[5] => datab_0[5].IN1
datab_0[6] => datab_0[6].IN1
datab_0[7] => datab_0[7].IN1
datab_0[8] => datab_0[8].IN1
datab_0[9] => datab_0[9].IN1
datab_0[10] => datab_0[10].IN1
datab_0[11] => datab_0[11].IN1
datab_0[12] => datab_0[12].IN1
datab_1[0] => datab_1[0].IN1
datab_1[1] => datab_1[1].IN1
datab_1[2] => datab_1[2].IN1
datab_1[3] => datab_1[3].IN1
datab_1[4] => datab_1[4].IN1
datab_1[5] => datab_1[5].IN1
datab_1[6] => datab_1[6].IN1
datab_1[7] => datab_1[7].IN1
datab_1[8] => datab_1[8].IN1
datab_1[9] => datab_1[9].IN1
datab_1[10] => datab_1[10].IN1
datab_1[11] => datab_1[11].IN1
datab_1[12] => datab_1[12].IN1
result[0] <= las:a_0.result
result[1] <= las:a_0.result
result[2] <= las:a_0.result
result[3] <= las:a_0.result
result[4] <= las:a_0.result
result[5] <= las:a_0.result
result[6] <= las:a_0.result
result[7] <= las:a_0.result
result[8] <= las:a_0.result
result[9] <= las:a_0.result
result[10] <= las:a_0.result
result[11] <= las:a_0.result
result[12] <= las:a_0.result
result[13] <= las:a_0.result
result[14] <= las:a_0.result
result[15] <= las:a_0.result
result[16] <= las:a_0.result
result[17] <= las:a_0.result
result[18] <= las:a_0.result
result[19] <= las:a_0.result
result[20] <= las:a_0.result
result[21] <= las:a_0.result
result[22] <= las:a_0.result
result[23] <= las:a_0.result
result[24] <= las:a_0.result
result[25] <= las:a_0.result
result[26] <= las:a_0.result


|DE4_DCC_HSMB|NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|mac_i_lpmd:m0|lmsd:m_0
clk => clk.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
clken => clken.IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result


|DE4_DCC_HSMB|NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component
dataa[0] => mult_4gu:auto_generated.dataa[0]
dataa[1] => mult_4gu:auto_generated.dataa[1]
dataa[2] => mult_4gu:auto_generated.dataa[2]
dataa[3] => mult_4gu:auto_generated.dataa[3]
dataa[4] => mult_4gu:auto_generated.dataa[4]
dataa[5] => mult_4gu:auto_generated.dataa[5]
dataa[6] => mult_4gu:auto_generated.dataa[6]
dataa[7] => mult_4gu:auto_generated.dataa[7]
dataa[8] => mult_4gu:auto_generated.dataa[8]
dataa[9] => mult_4gu:auto_generated.dataa[9]
dataa[10] => mult_4gu:auto_generated.dataa[10]
dataa[11] => mult_4gu:auto_generated.dataa[11]
dataa[12] => mult_4gu:auto_generated.dataa[12]
datab[0] => mult_4gu:auto_generated.datab[0]
datab[1] => mult_4gu:auto_generated.datab[1]
datab[2] => mult_4gu:auto_generated.datab[2]
datab[3] => mult_4gu:auto_generated.datab[3]
datab[4] => mult_4gu:auto_generated.datab[4]
datab[5] => mult_4gu:auto_generated.datab[5]
datab[6] => mult_4gu:auto_generated.datab[6]
datab[7] => mult_4gu:auto_generated.datab[7]
datab[8] => mult_4gu:auto_generated.datab[8]
datab[9] => mult_4gu:auto_generated.datab[9]
datab[10] => mult_4gu:auto_generated.datab[10]
datab[11] => mult_4gu:auto_generated.datab[11]
datab[12] => mult_4gu:auto_generated.datab[12]
sum[0] => ~NO_FANOUT~
sum[1] => ~NO_FANOUT~
sum[2] => ~NO_FANOUT~
sum[3] => ~NO_FANOUT~
sum[4] => ~NO_FANOUT~
sum[5] => ~NO_FANOUT~
sum[6] => ~NO_FANOUT~
sum[7] => ~NO_FANOUT~
sum[8] => ~NO_FANOUT~
sum[9] => ~NO_FANOUT~
sum[10] => ~NO_FANOUT~
sum[11] => ~NO_FANOUT~
sum[12] => ~NO_FANOUT~
sum[13] => ~NO_FANOUT~
sum[14] => ~NO_FANOUT~
sum[15] => ~NO_FANOUT~
sum[16] => ~NO_FANOUT~
sum[17] => ~NO_FANOUT~
sum[18] => ~NO_FANOUT~
sum[19] => ~NO_FANOUT~
sum[20] => ~NO_FANOUT~
sum[21] => ~NO_FANOUT~
sum[22] => ~NO_FANOUT~
sum[23] => ~NO_FANOUT~
sum[24] => ~NO_FANOUT~
sum[25] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_4gu:auto_generated.clock
clken => mult_4gu:auto_generated.clken
result[0] <= mult_4gu:auto_generated.result[0]
result[1] <= mult_4gu:auto_generated.result[1]
result[2] <= mult_4gu:auto_generated.result[2]
result[3] <= mult_4gu:auto_generated.result[3]
result[4] <= mult_4gu:auto_generated.result[4]
result[5] <= mult_4gu:auto_generated.result[5]
result[6] <= mult_4gu:auto_generated.result[6]
result[7] <= mult_4gu:auto_generated.result[7]
result[8] <= mult_4gu:auto_generated.result[8]
result[9] <= mult_4gu:auto_generated.result[9]
result[10] <= mult_4gu:auto_generated.result[10]
result[11] <= mult_4gu:auto_generated.result[11]
result[12] <= mult_4gu:auto_generated.result[12]
result[13] <= mult_4gu:auto_generated.result[13]
result[14] <= mult_4gu:auto_generated.result[14]
result[15] <= mult_4gu:auto_generated.result[15]
result[16] <= mult_4gu:auto_generated.result[16]
result[17] <= mult_4gu:auto_generated.result[17]
result[18] <= mult_4gu:auto_generated.result[18]
result[19] <= mult_4gu:auto_generated.result[19]
result[20] <= mult_4gu:auto_generated.result[20]
result[21] <= mult_4gu:auto_generated.result[21]
result[22] <= mult_4gu:auto_generated.result[22]
result[23] <= mult_4gu:auto_generated.result[23]
result[24] <= mult_4gu:auto_generated.result[24]
result[25] <= mult_4gu:auto_generated.result[25]


|DE4_DCC_HSMB|NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_4gu:auto_generated
clken => mac_mult2.ENA
clken => mac_mult2.ENA1
clken => mac_mult2.ENA2
clken => mac_mult2.ENA3
clken => mac_out1.ENA
clken => mac_out1.ENA1
clken => mac_out1.ENA2
clken => mac_out1.ENA3
clock => mac_mult2.CLK
clock => mac_mult2.CLK1
clock => mac_mult2.CLK2
clock => mac_mult2.CLK3
clock => mac_out1.CLK
clock => mac_out1.CLK1
clock => mac_out1.CLK2
clock => mac_out1.CLK3
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
result[0] <= mac_out1.DATAOUT
result[1] <= mac_out1.DATAOUT1
result[2] <= mac_out1.DATAOUT2
result[3] <= mac_out1.DATAOUT3
result[4] <= mac_out1.DATAOUT4
result[5] <= mac_out1.DATAOUT5
result[6] <= mac_out1.DATAOUT6
result[7] <= mac_out1.DATAOUT7
result[8] <= mac_out1.DATAOUT8
result[9] <= mac_out1.DATAOUT9
result[10] <= mac_out1.DATAOUT10
result[11] <= mac_out1.DATAOUT11
result[12] <= mac_out1.DATAOUT12
result[13] <= mac_out1.DATAOUT13
result[14] <= mac_out1.DATAOUT14
result[15] <= mac_out1.DATAOUT15
result[16] <= mac_out1.DATAOUT16
result[17] <= mac_out1.DATAOUT17
result[18] <= mac_out1.DATAOUT18
result[19] <= mac_out1.DATAOUT19
result[20] <= mac_out1.DATAOUT20
result[21] <= mac_out1.DATAOUT21
result[22] <= mac_out1.DATAOUT22
result[23] <= mac_out1.DATAOUT23
result[24] <= mac_out1.DATAOUT24
result[25] <= mac_out1.DATAOUT25


|DE4_DCC_HSMB|NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|mac_i_lpmd:m0|lmsd:m_1
clk => clk.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
clken => clken.IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result


|DE4_DCC_HSMB|NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component
dataa[0] => mult_4gu:auto_generated.dataa[0]
dataa[1] => mult_4gu:auto_generated.dataa[1]
dataa[2] => mult_4gu:auto_generated.dataa[2]
dataa[3] => mult_4gu:auto_generated.dataa[3]
dataa[4] => mult_4gu:auto_generated.dataa[4]
dataa[5] => mult_4gu:auto_generated.dataa[5]
dataa[6] => mult_4gu:auto_generated.dataa[6]
dataa[7] => mult_4gu:auto_generated.dataa[7]
dataa[8] => mult_4gu:auto_generated.dataa[8]
dataa[9] => mult_4gu:auto_generated.dataa[9]
dataa[10] => mult_4gu:auto_generated.dataa[10]
dataa[11] => mult_4gu:auto_generated.dataa[11]
dataa[12] => mult_4gu:auto_generated.dataa[12]
datab[0] => mult_4gu:auto_generated.datab[0]
datab[1] => mult_4gu:auto_generated.datab[1]
datab[2] => mult_4gu:auto_generated.datab[2]
datab[3] => mult_4gu:auto_generated.datab[3]
datab[4] => mult_4gu:auto_generated.datab[4]
datab[5] => mult_4gu:auto_generated.datab[5]
datab[6] => mult_4gu:auto_generated.datab[6]
datab[7] => mult_4gu:auto_generated.datab[7]
datab[8] => mult_4gu:auto_generated.datab[8]
datab[9] => mult_4gu:auto_generated.datab[9]
datab[10] => mult_4gu:auto_generated.datab[10]
datab[11] => mult_4gu:auto_generated.datab[11]
datab[12] => mult_4gu:auto_generated.datab[12]
sum[0] => ~NO_FANOUT~
sum[1] => ~NO_FANOUT~
sum[2] => ~NO_FANOUT~
sum[3] => ~NO_FANOUT~
sum[4] => ~NO_FANOUT~
sum[5] => ~NO_FANOUT~
sum[6] => ~NO_FANOUT~
sum[7] => ~NO_FANOUT~
sum[8] => ~NO_FANOUT~
sum[9] => ~NO_FANOUT~
sum[10] => ~NO_FANOUT~
sum[11] => ~NO_FANOUT~
sum[12] => ~NO_FANOUT~
sum[13] => ~NO_FANOUT~
sum[14] => ~NO_FANOUT~
sum[15] => ~NO_FANOUT~
sum[16] => ~NO_FANOUT~
sum[17] => ~NO_FANOUT~
sum[18] => ~NO_FANOUT~
sum[19] => ~NO_FANOUT~
sum[20] => ~NO_FANOUT~
sum[21] => ~NO_FANOUT~
sum[22] => ~NO_FANOUT~
sum[23] => ~NO_FANOUT~
sum[24] => ~NO_FANOUT~
sum[25] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_4gu:auto_generated.clock
clken => mult_4gu:auto_generated.clken
result[0] <= mult_4gu:auto_generated.result[0]
result[1] <= mult_4gu:auto_generated.result[1]
result[2] <= mult_4gu:auto_generated.result[2]
result[3] <= mult_4gu:auto_generated.result[3]
result[4] <= mult_4gu:auto_generated.result[4]
result[5] <= mult_4gu:auto_generated.result[5]
result[6] <= mult_4gu:auto_generated.result[6]
result[7] <= mult_4gu:auto_generated.result[7]
result[8] <= mult_4gu:auto_generated.result[8]
result[9] <= mult_4gu:auto_generated.result[9]
result[10] <= mult_4gu:auto_generated.result[10]
result[11] <= mult_4gu:auto_generated.result[11]
result[12] <= mult_4gu:auto_generated.result[12]
result[13] <= mult_4gu:auto_generated.result[13]
result[14] <= mult_4gu:auto_generated.result[14]
result[15] <= mult_4gu:auto_generated.result[15]
result[16] <= mult_4gu:auto_generated.result[16]
result[17] <= mult_4gu:auto_generated.result[17]
result[18] <= mult_4gu:auto_generated.result[18]
result[19] <= mult_4gu:auto_generated.result[19]
result[20] <= mult_4gu:auto_generated.result[20]
result[21] <= mult_4gu:auto_generated.result[21]
result[22] <= mult_4gu:auto_generated.result[22]
result[23] <= mult_4gu:auto_generated.result[23]
result[24] <= mult_4gu:auto_generated.result[24]
result[25] <= mult_4gu:auto_generated.result[25]


|DE4_DCC_HSMB|NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_4gu:auto_generated
clken => mac_mult2.ENA
clken => mac_mult2.ENA1
clken => mac_mult2.ENA2
clken => mac_mult2.ENA3
clken => mac_out1.ENA
clken => mac_out1.ENA1
clken => mac_out1.ENA2
clken => mac_out1.ENA3
clock => mac_mult2.CLK
clock => mac_mult2.CLK1
clock => mac_mult2.CLK2
clock => mac_mult2.CLK3
clock => mac_out1.CLK
clock => mac_out1.CLK1
clock => mac_out1.CLK2
clock => mac_out1.CLK3
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
result[0] <= mac_out1.DATAOUT
result[1] <= mac_out1.DATAOUT1
result[2] <= mac_out1.DATAOUT2
result[3] <= mac_out1.DATAOUT3
result[4] <= mac_out1.DATAOUT4
result[5] <= mac_out1.DATAOUT5
result[6] <= mac_out1.DATAOUT6
result[7] <= mac_out1.DATAOUT7
result[8] <= mac_out1.DATAOUT8
result[9] <= mac_out1.DATAOUT9
result[10] <= mac_out1.DATAOUT10
result[11] <= mac_out1.DATAOUT11
result[12] <= mac_out1.DATAOUT12
result[13] <= mac_out1.DATAOUT13
result[14] <= mac_out1.DATAOUT14
result[15] <= mac_out1.DATAOUT15
result[16] <= mac_out1.DATAOUT16
result[17] <= mac_out1.DATAOUT17
result[18] <= mac_out1.DATAOUT18
result[19] <= mac_out1.DATAOUT19
result[20] <= mac_out1.DATAOUT20
result[21] <= mac_out1.DATAOUT21
result[22] <= mac_out1.DATAOUT22
result[23] <= mac_out1.DATAOUT23
result[24] <= mac_out1.DATAOUT24
result[25] <= mac_out1.DATAOUT25


|DE4_DCC_HSMB|NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|mac_i_lpmd:m0|las:a_0
add_sub => add_sub.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
clk => clk.IN1
clken => clken.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
result[22] <= lpm_add_sub:lpm_add_sub_component.result
result[23] <= lpm_add_sub:lpm_add_sub_component.result
result[24] <= lpm_add_sub:lpm_add_sub_component.result
result[25] <= lpm_add_sub:lpm_add_sub_component.result
result[26] <= lpm_add_sub:lpm_add_sub_component.result


|DE4_DCC_HSMB|NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|mac_i_lpmd:m0|las:a_0|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_dti:auto_generated.dataa[0]
dataa[1] => add_sub_dti:auto_generated.dataa[1]
dataa[2] => add_sub_dti:auto_generated.dataa[2]
dataa[3] => add_sub_dti:auto_generated.dataa[3]
dataa[4] => add_sub_dti:auto_generated.dataa[4]
dataa[5] => add_sub_dti:auto_generated.dataa[5]
dataa[6] => add_sub_dti:auto_generated.dataa[6]
dataa[7] => add_sub_dti:auto_generated.dataa[7]
dataa[8] => add_sub_dti:auto_generated.dataa[8]
dataa[9] => add_sub_dti:auto_generated.dataa[9]
dataa[10] => add_sub_dti:auto_generated.dataa[10]
dataa[11] => add_sub_dti:auto_generated.dataa[11]
dataa[12] => add_sub_dti:auto_generated.dataa[12]
dataa[13] => add_sub_dti:auto_generated.dataa[13]
dataa[14] => add_sub_dti:auto_generated.dataa[14]
dataa[15] => add_sub_dti:auto_generated.dataa[15]
dataa[16] => add_sub_dti:auto_generated.dataa[16]
dataa[17] => add_sub_dti:auto_generated.dataa[17]
dataa[18] => add_sub_dti:auto_generated.dataa[18]
dataa[19] => add_sub_dti:auto_generated.dataa[19]
dataa[20] => add_sub_dti:auto_generated.dataa[20]
dataa[21] => add_sub_dti:auto_generated.dataa[21]
dataa[22] => add_sub_dti:auto_generated.dataa[22]
dataa[23] => add_sub_dti:auto_generated.dataa[23]
dataa[24] => add_sub_dti:auto_generated.dataa[24]
dataa[25] => add_sub_dti:auto_generated.dataa[25]
dataa[26] => add_sub_dti:auto_generated.dataa[26]
datab[0] => add_sub_dti:auto_generated.datab[0]
datab[1] => add_sub_dti:auto_generated.datab[1]
datab[2] => add_sub_dti:auto_generated.datab[2]
datab[3] => add_sub_dti:auto_generated.datab[3]
datab[4] => add_sub_dti:auto_generated.datab[4]
datab[5] => add_sub_dti:auto_generated.datab[5]
datab[6] => add_sub_dti:auto_generated.datab[6]
datab[7] => add_sub_dti:auto_generated.datab[7]
datab[8] => add_sub_dti:auto_generated.datab[8]
datab[9] => add_sub_dti:auto_generated.datab[9]
datab[10] => add_sub_dti:auto_generated.datab[10]
datab[11] => add_sub_dti:auto_generated.datab[11]
datab[12] => add_sub_dti:auto_generated.datab[12]
datab[13] => add_sub_dti:auto_generated.datab[13]
datab[14] => add_sub_dti:auto_generated.datab[14]
datab[15] => add_sub_dti:auto_generated.datab[15]
datab[16] => add_sub_dti:auto_generated.datab[16]
datab[17] => add_sub_dti:auto_generated.datab[17]
datab[18] => add_sub_dti:auto_generated.datab[18]
datab[19] => add_sub_dti:auto_generated.datab[19]
datab[20] => add_sub_dti:auto_generated.datab[20]
datab[21] => add_sub_dti:auto_generated.datab[21]
datab[22] => add_sub_dti:auto_generated.datab[22]
datab[23] => add_sub_dti:auto_generated.datab[23]
datab[24] => add_sub_dti:auto_generated.datab[24]
datab[25] => add_sub_dti:auto_generated.datab[25]
datab[26] => add_sub_dti:auto_generated.datab[26]
cin => ~NO_FANOUT~
add_sub => add_sub_dti:auto_generated.add_sub
clock => add_sub_dti:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_dti:auto_generated.clken
result[0] <= add_sub_dti:auto_generated.result[0]
result[1] <= add_sub_dti:auto_generated.result[1]
result[2] <= add_sub_dti:auto_generated.result[2]
result[3] <= add_sub_dti:auto_generated.result[3]
result[4] <= add_sub_dti:auto_generated.result[4]
result[5] <= add_sub_dti:auto_generated.result[5]
result[6] <= add_sub_dti:auto_generated.result[6]
result[7] <= add_sub_dti:auto_generated.result[7]
result[8] <= add_sub_dti:auto_generated.result[8]
result[9] <= add_sub_dti:auto_generated.result[9]
result[10] <= add_sub_dti:auto_generated.result[10]
result[11] <= add_sub_dti:auto_generated.result[11]
result[12] <= add_sub_dti:auto_generated.result[12]
result[13] <= add_sub_dti:auto_generated.result[13]
result[14] <= add_sub_dti:auto_generated.result[14]
result[15] <= add_sub_dti:auto_generated.result[15]
result[16] <= add_sub_dti:auto_generated.result[16]
result[17] <= add_sub_dti:auto_generated.result[17]
result[18] <= add_sub_dti:auto_generated.result[18]
result[19] <= add_sub_dti:auto_generated.result[19]
result[20] <= add_sub_dti:auto_generated.result[20]
result[21] <= add_sub_dti:auto_generated.result[21]
result[22] <= add_sub_dti:auto_generated.result[22]
result[23] <= add_sub_dti:auto_generated.result[23]
result[24] <= add_sub_dti:auto_generated.result[24]
result[25] <= add_sub_dti:auto_generated.result[25]
result[26] <= add_sub_dti:auto_generated.result[26]
cout <= <GND>
overflow <= <GND>


|DE4_DCC_HSMB|NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|mac_i_lpmd:m0|las:a_0|lpm_add_sub:lpm_add_sub_component|add_sub_dti:auto_generated
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[26].DATAC
add_sub => add_sub_cella[25].DATAC
add_sub => add_sub_cella[24].DATAC
add_sub => add_sub_cella[23].DATAC
add_sub => add_sub_cella[22].DATAC
add_sub => add_sub_cella[21].DATAC
add_sub => add_sub_cella[20].DATAC
add_sub => add_sub_cella[19].DATAC
add_sub => add_sub_cella[18].DATAC
add_sub => add_sub_cella[17].DATAC
add_sub => add_sub_cella[16].DATAC
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe17.ENA
clken => dffe18.ENA
clken => dffe19.ENA
clken => dffe2.ENA
clken => dffe20.ENA
clken => dffe21.ENA
clken => dffe22.ENA
clken => dffe23.ENA
clken => dffe24.ENA
clken => dffe25.ENA
clken => dffe26.ENA
clken => dffe27.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe2.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
dataa[16] => add_sub_cella[16].DATAD
dataa[17] => add_sub_cella[17].DATAD
dataa[18] => add_sub_cella[18].DATAD
dataa[19] => add_sub_cella[19].DATAD
dataa[20] => add_sub_cella[20].DATAD
dataa[21] => add_sub_cella[21].DATAD
dataa[22] => add_sub_cella[22].DATAD
dataa[23] => add_sub_cella[23].DATAD
dataa[24] => add_sub_cella[24].DATAD
dataa[25] => add_sub_cella[25].DATAD
dataa[26] => add_sub_cella[26].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
datab[16] => add_sub_cella[16].DATAF
datab[17] => add_sub_cella[17].DATAF
datab[18] => add_sub_cella[18].DATAF
datab[19] => add_sub_cella[19].DATAF
datab[20] => add_sub_cella[20].DATAF
datab[21] => add_sub_cella[21].DATAF
datab[22] => add_sub_cella[22].DATAF
datab[23] => add_sub_cella[23].DATAF
datab[24] => add_sub_cella[24].DATAF
datab[25] => add_sub_cella[25].DATAF
datab[26] => add_sub_cella[26].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe17.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe18.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe19.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe20.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe21.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe22.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe23.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe24.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe25.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe26.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe27.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_nco_derot:ux0136
crwx_rc[0] => crwy_rc[0].DATAIN
crwx_rc[1] => crwy_rc[1].DATAIN
crwx_rc[2] => crwy_rc[2].DATAIN
crwx_rc[3] => crwy_rc[3].DATAIN
crwx_rc[4] => crwy_rc[4].DATAIN
crwx_rc[5] => crwy_rc[5].DATAIN
crwx_rc[6] => crwy_rc[6].DATAIN
crwx_rc[7] => crwy_rc[7].DATAIN
crwx_rc[8] => crwy_rc[8].DATAIN
crwx_rc[9] => crwy_rc[9].DATAIN
crwx_rc[10] => crwy_rc[10].DATAIN
crwx_rc[11] => crwy_rc[11].DATAIN
crwx_rc[12] => crwy_rc[12].DATAIN
crwx_rf[0] => crwy_rf[0].DATAIN
crwx_rf[1] => crwy_rf[1].DATAIN
crwx_rf[2] => crwy_rf[2].DATAIN
crwx_rf[3] => crwy_rf[3].DATAIN
crwx_rf[4] => crwy_rf[4].DATAIN
crwx_rf[5] => crwy_rf[5].DATAIN
crwx_rf[6] => crwy_rf[6].DATAIN
crwx_rf[7] => crwy_rf[7].DATAIN
crwx_rf[8] => crwy_rf[8].DATAIN
crwx_rf[9] => crwy_rf[9].DATAIN
crwx_rf[10] => crwy_rf[10].DATAIN
crwx_rf[11] => crwy_rf[11].DATAIN
crwx_rf[12] => crwy_rf[12].DATAIN
srwx_rc[0] => srwy_rc[0].DATAIN
srwx_rc[1] => srwy_rc[1].DATAIN
srwx_rc[2] => srwy_rc[2].DATAIN
srwx_rc[3] => srwy_rc[3].DATAIN
srwx_rc[4] => srwy_rc[4].DATAIN
srwx_rc[5] => srwy_rc[5].DATAIN
srwx_rc[6] => srwy_rc[6].DATAIN
srwx_rc[7] => srwy_rc[7].DATAIN
srwx_rc[8] => srwy_rc[8].DATAIN
srwx_rc[9] => srwy_rc[9].DATAIN
srwx_rc[10] => srwy_rc[10].DATAIN
srwx_rc[11] => srwy_rc[11].DATAIN
srwx_rc[12] => srwy_rc[12].DATAIN
srwx_rf[0] => srwy_rf[0].DATAIN
srwx_rf[1] => srwy_rf[1].DATAIN
srwx_rf[2] => srwy_rf[2].DATAIN
srwx_rf[3] => srwy_rf[3].DATAIN
srwx_rf[4] => srwy_rf[4].DATAIN
srwx_rf[5] => srwy_rf[5].DATAIN
srwx_rf[6] => srwy_rf[6].DATAIN
srwx_rf[7] => srwy_rf[7].DATAIN
srwx_rf[8] => srwy_rf[8].DATAIN
srwx_rf[9] => srwy_rf[9].DATAIN
srwx_rf[10] => srwy_rf[10].DATAIN
srwx_rf[11] => srwy_rf[11].DATAIN
srwx_rf[12] => srwy_rf[12].DATAIN
crwy_rc[0] <= crwx_rc[0].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[1] <= crwx_rc[1].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[2] <= crwx_rc[2].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[3] <= crwx_rc[3].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[4] <= crwx_rc[4].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[5] <= crwx_rc[5].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[6] <= crwx_rc[6].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[7] <= crwx_rc[7].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[8] <= crwx_rc[8].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[9] <= crwx_rc[9].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[10] <= crwx_rc[10].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[11] <= crwx_rc[11].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[12] <= crwx_rc[12].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[0] <= crwx_rf[0].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[1] <= crwx_rf[1].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[2] <= crwx_rf[2].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[3] <= crwx_rf[3].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[4] <= crwx_rf[4].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[5] <= crwx_rf[5].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[6] <= crwx_rf[6].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[7] <= crwx_rf[7].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[8] <= crwx_rf[8].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[9] <= crwx_rf[9].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[10] <= crwx_rf[10].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[11] <= crwx_rf[11].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[12] <= crwx_rf[12].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[0] <= srwx_rc[0].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[1] <= srwx_rc[1].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[2] <= srwx_rc[2].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[3] <= srwx_rc[3].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[4] <= srwx_rc[4].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[5] <= srwx_rc[5].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[6] <= srwx_rc[6].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[7] <= srwx_rc[7].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[8] <= srwx_rc[8].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[9] <= srwx_rc[9].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[10] <= srwx_rc[10].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[11] <= srwx_rc[11].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[12] <= srwx_rc[12].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[0] <= srwx_rf[0].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[1] <= srwx_rf[1].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[2] <= srwx_rf[2].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[3] <= srwx_rf[3].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[4] <= srwx_rf[4].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[5] <= srwx_rf[5].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[6] <= srwx_rf[6].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[7] <= srwx_rf[7].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[8] <= srwx_rf[8].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[9] <= srwx_rf[9].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[10] <= srwx_rf[10].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[11] <= srwx_rf[11].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[12] <= srwx_rf[12].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_nco_mob_w:blk0
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
data_in[0] => ~NO_FANOUT~
data_in[1] => ~NO_FANOUT~
data_in[2] => ~NO_FANOUT~
data_in[3] => ~NO_FANOUT~
data_in[4] => ~NO_FANOUT~
data_in[5] => ~NO_FANOUT~
data_in[6] => ~NO_FANOUT~
data_in[7] => ~NO_FANOUT~
data_in[8] => ~NO_FANOUT~
data_in[9] => ~NO_FANOUT~
data_in[10] => ~NO_FANOUT~
data_in[11] => ~NO_FANOUT~
data_in[12] => data_tmp.DATAB
data_in[12] => Equal0.IN31
data_in[13] => data_tmp.DATAB
data_in[13] => Equal0.IN30
data_in[14] => data_tmp.DATAB
data_in[14] => Equal0.IN29
data_in[15] => data_tmp.DATAB
data_in[15] => Equal0.IN28
data_in[16] => data_tmp.DATAB
data_in[16] => Equal0.IN27
data_in[17] => data_tmp.DATAB
data_in[17] => Equal0.IN26
data_in[18] => data_tmp.DATAB
data_in[18] => Equal0.IN25
data_in[19] => data_tmp.DATAB
data_in[19] => Equal0.IN24
data_in[20] => data_tmp.DATAB
data_in[20] => Equal0.IN23
data_in[21] => data_tmp.DATAB
data_in[21] => Equal0.IN22
data_in[22] => data_tmp.DATAB
data_in[22] => Equal0.IN21
data_in[23] => data_tmp.DATAB
data_in[23] => Equal0.IN20
data_in[24] => data_tmp.DATAB
data_in[24] => Equal0.IN19
data_in[25] => Equal0.IN18
data_out[0] <= lpm_add_sub:lpm_add_sub_component.result
data_out[1] <= lpm_add_sub:lpm_add_sub_component.result
data_out[2] <= lpm_add_sub:lpm_add_sub_component.result
data_out[3] <= lpm_add_sub:lpm_add_sub_component.result
data_out[4] <= lpm_add_sub:lpm_add_sub_component.result
data_out[5] <= lpm_add_sub:lpm_add_sub_component.result
data_out[6] <= lpm_add_sub:lpm_add_sub_component.result
data_out[7] <= lpm_add_sub:lpm_add_sub_component.result
data_out[8] <= lpm_add_sub:lpm_add_sub_component.result
data_out[9] <= lpm_add_sub:lpm_add_sub_component.result
data_out[10] <= lpm_add_sub:lpm_add_sub_component.result
data_out[11] <= lpm_add_sub:lpm_add_sub_component.result
data_out[12] <= lpm_add_sub:lpm_add_sub_component.result


|DE4_DCC_HSMB|NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_f4l:auto_generated.dataa[0]
dataa[1] => add_sub_f4l:auto_generated.dataa[1]
dataa[2] => add_sub_f4l:auto_generated.dataa[2]
dataa[3] => add_sub_f4l:auto_generated.dataa[3]
dataa[4] => add_sub_f4l:auto_generated.dataa[4]
dataa[5] => add_sub_f4l:auto_generated.dataa[5]
dataa[6] => add_sub_f4l:auto_generated.dataa[6]
dataa[7] => add_sub_f4l:auto_generated.dataa[7]
dataa[8] => add_sub_f4l:auto_generated.dataa[8]
dataa[9] => add_sub_f4l:auto_generated.dataa[9]
dataa[10] => add_sub_f4l:auto_generated.dataa[10]
dataa[11] => add_sub_f4l:auto_generated.dataa[11]
dataa[12] => add_sub_f4l:auto_generated.dataa[12]
datab[0] => add_sub_f4l:auto_generated.datab[0]
datab[1] => add_sub_f4l:auto_generated.datab[1]
datab[2] => add_sub_f4l:auto_generated.datab[2]
datab[3] => add_sub_f4l:auto_generated.datab[3]
datab[4] => add_sub_f4l:auto_generated.datab[4]
datab[5] => add_sub_f4l:auto_generated.datab[5]
datab[6] => add_sub_f4l:auto_generated.datab[6]
datab[7] => add_sub_f4l:auto_generated.datab[7]
datab[8] => add_sub_f4l:auto_generated.datab[8]
datab[9] => add_sub_f4l:auto_generated.datab[9]
datab[10] => add_sub_f4l:auto_generated.datab[10]
datab[11] => add_sub_f4l:auto_generated.datab[11]
datab[12] => add_sub_f4l:auto_generated.datab[12]
cin => add_sub_f4l:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_f4l:auto_generated.clock
aclr => add_sub_f4l:auto_generated.aclr
clken => add_sub_f4l:auto_generated.clken
result[0] <= add_sub_f4l:auto_generated.result[0]
result[1] <= add_sub_f4l:auto_generated.result[1]
result[2] <= add_sub_f4l:auto_generated.result[2]
result[3] <= add_sub_f4l:auto_generated.result[3]
result[4] <= add_sub_f4l:auto_generated.result[4]
result[5] <= add_sub_f4l:auto_generated.result[5]
result[6] <= add_sub_f4l:auto_generated.result[6]
result[7] <= add_sub_f4l:auto_generated.result[7]
result[8] <= add_sub_f4l:auto_generated.result[8]
result[9] <= add_sub_f4l:auto_generated.result[9]
result[10] <= add_sub_f4l:auto_generated.result[10]
result[11] <= add_sub_f4l:auto_generated.result[11]
result[12] <= add_sub_f4l:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|DE4_DCC_HSMB|NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_f4l:auto_generated
aclr => pipeline_dffe[12].IN0
cin => op_1.IN26
cin => op_1.IN27
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_nco_isdr:ux710isdr
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
data_ready <= data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component
clock => cntr_loi:auto_generated.clock
clk_en => cntr_loi:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_loi:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_loi:auto_generated.q[0]
q[1] <= cntr_loi:auto_generated.q[1]
q[2] <= cntr_loi:auto_generated.q[2]
q[3] <= cntr_loi:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|DE4_DCC_HSMB|NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_loi:auto_generated
aclr => counter_reg_bit[3].IN0
clk_en => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst
clk => clk.IN1
reset_n => reset_n.IN1
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_data[8] => ast_sink_data[8].IN1
ast_sink_data[9] => ast_sink_data[9].IN1
ast_sink_data[10] => ast_sink_data[10].IN1
ast_sink_data[11] => ast_sink_data[11].IN1
ast_sink_data[12] => ast_sink_data[12].IN1
ast_sink_data[13] => ast_sink_data[13].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_source_ready => ast_source_ready.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_source_data
ast_source_data[1] <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_source_data
ast_source_data[2] <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_source_data
ast_source_data[3] <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_source_data
ast_source_data[4] <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_source_data
ast_source_data[5] <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_source_data
ast_source_data[6] <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_source_data
ast_source_data[7] <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_source_data
ast_source_data[8] <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_source_data
ast_source_data[9] <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_source_data
ast_source_data[10] <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_source_data
ast_source_data[11] <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_source_data
ast_source_data[12] <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_source_data
ast_source_data[13] <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_source_data
ast_sink_ready <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_sink_ready
ast_source_valid <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_source_valid
ast_source_error[0] <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_source_error
ast_source_error[1] <= FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst.ast_source_error


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst
clk => auk_dspip_avalon_streaming_sink_fir_91:sink.clk
clk => auk_dspip_avalon_streaming_source_fir_91:source.clk
clk => auk_dspip_avalon_streaming_controller_fir_91:intf_ctrl.clk
clk => FIR_3MHz_low_st:fircore.clk
reset_n => auk_dspip_avalon_streaming_sink_fir_91:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_fir_91:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_fir_91:intf_ctrl.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_fir_91:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_fir_91:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_fir_91:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_fir_91:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_fir_91:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_fir_91:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_fir_91:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_fir_91:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_fir_91:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_fir_91:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_fir_91:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_fir_91:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_fir_91:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_fir_91:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_fir_91:source.at_source_data[13]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_fir_91:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_fir_91:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_fir_91:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_fir_91:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_fir_91:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_fir_91:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_fir_91:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_fir_91:sink.at_sink_data[7]
ast_sink_data[8] => auk_dspip_avalon_streaming_sink_fir_91:sink.at_sink_data[8]
ast_sink_data[9] => auk_dspip_avalon_streaming_sink_fir_91:sink.at_sink_data[9]
ast_sink_data[10] => auk_dspip_avalon_streaming_sink_fir_91:sink.at_sink_data[10]
ast_sink_data[11] => auk_dspip_avalon_streaming_sink_fir_91:sink.at_sink_data[11]
ast_sink_data[12] => auk_dspip_avalon_streaming_sink_fir_91:sink.at_sink_data[12]
ast_sink_data[13] => auk_dspip_avalon_streaming_sink_fir_91:sink.at_sink_data[13]
ast_sink_valid => auk_dspip_avalon_streaming_sink_fir_91:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_fir_91:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_fir_91:source.at_source_ready
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_fir_91:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_fir_91:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_fir_91:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_fir_91:source.at_source_error[1]


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink
clk => scfifo:normal_fifo:fifo_eab_on:in_fifo.clock
clk => sink_start.CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_data_int[1].CLK
clk => at_sink_data_int[2].CLK
clk => at_sink_data_int[3].CLK
clk => at_sink_data_int[4].CLK
clk => at_sink_data_int[5].CLK
clk => at_sink_data_int[6].CLK
clk => at_sink_data_int[7].CLK
clk => at_sink_data_int[8].CLK
clk => at_sink_data_int[9].CLK
clk => at_sink_data_int[10].CLK
clk => at_sink_data_int[11].CLK
clk => at_sink_data_int[12].CLK
clk => at_sink_data_int[13].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_on:in_fifo.aclr
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_data_int[1].ACLR
reset_n => at_sink_data_int[2].ACLR
reset_n => at_sink_data_int[3].ACLR
reset_n => at_sink_data_int[4].ACLR
reset_n => at_sink_data_int[5].ACLR
reset_n => at_sink_data_int[6].ACLR
reset_n => at_sink_data_int[7].ACLR
reset_n => at_sink_data_int[8].ACLR
reset_n => at_sink_data_int[9].ACLR
reset_n => at_sink_data_int[10].ACLR
reset_n => at_sink_data_int[11].ACLR
reset_n => at_sink_data_int[12].ACLR
reset_n => at_sink_data_int[13].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[0]
data[1] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[1]
data[2] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[2]
data[3] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[3]
data[4] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[4]
data[5] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[5]
data[6] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[6]
data[7] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[7]
data[8] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[8]
data[9] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[9]
data[10] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[10]
data[11] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[11]
data[12] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[12]
data[13] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[13]
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[14]
send_eop <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[15]
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_data[1] => at_sink_data_int[1].DATAIN
at_sink_data[2] => at_sink_data_int[2].DATAIN
at_sink_data[3] => at_sink_data_int[3].DATAIN
at_sink_data[4] => at_sink_data_int[4].DATAIN
at_sink_data[5] => at_sink_data_int[5].DATAIN
at_sink_data[6] => at_sink_data_int[6].DATAIN
at_sink_data[7] => at_sink_data_int[7].DATAIN
at_sink_data[8] => at_sink_data_int[8].DATAIN
at_sink_data[9] => at_sink_data_int[9].DATAIN
at_sink_data[10] => at_sink_data_int[10].DATAIN
at_sink_data[11] => at_sink_data_int[11].DATAIN
at_sink_data[12] => at_sink_data_int[12].DATAIN
at_sink_data[13] => at_sink_data_int[13].DATAIN
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => packet_error0.IN1
at_sink_error[1] => ~NO_FANOUT~


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo
data[0] => scfifo_8bh1:auto_generated.data[0]
data[1] => scfifo_8bh1:auto_generated.data[1]
data[2] => scfifo_8bh1:auto_generated.data[2]
data[3] => scfifo_8bh1:auto_generated.data[3]
data[4] => scfifo_8bh1:auto_generated.data[4]
data[5] => scfifo_8bh1:auto_generated.data[5]
data[6] => scfifo_8bh1:auto_generated.data[6]
data[7] => scfifo_8bh1:auto_generated.data[7]
data[8] => scfifo_8bh1:auto_generated.data[8]
data[9] => scfifo_8bh1:auto_generated.data[9]
data[10] => scfifo_8bh1:auto_generated.data[10]
data[11] => scfifo_8bh1:auto_generated.data[11]
data[12] => scfifo_8bh1:auto_generated.data[12]
data[13] => scfifo_8bh1:auto_generated.data[13]
data[14] => scfifo_8bh1:auto_generated.data[14]
data[15] => scfifo_8bh1:auto_generated.data[15]
q[0] <= scfifo_8bh1:auto_generated.q[0]
q[1] <= scfifo_8bh1:auto_generated.q[1]
q[2] <= scfifo_8bh1:auto_generated.q[2]
q[3] <= scfifo_8bh1:auto_generated.q[3]
q[4] <= scfifo_8bh1:auto_generated.q[4]
q[5] <= scfifo_8bh1:auto_generated.q[5]
q[6] <= scfifo_8bh1:auto_generated.q[6]
q[7] <= scfifo_8bh1:auto_generated.q[7]
q[8] <= scfifo_8bh1:auto_generated.q[8]
q[9] <= scfifo_8bh1:auto_generated.q[9]
q[10] <= scfifo_8bh1:auto_generated.q[10]
q[11] <= scfifo_8bh1:auto_generated.q[11]
q[12] <= scfifo_8bh1:auto_generated.q[12]
q[13] <= scfifo_8bh1:auto_generated.q[13]
q[14] <= scfifo_8bh1:auto_generated.q[14]
q[15] <= scfifo_8bh1:auto_generated.q[15]
wrreq => scfifo_8bh1:auto_generated.wrreq
rdreq => scfifo_8bh1:auto_generated.rdreq
clock => scfifo_8bh1:auto_generated.clock
aclr => scfifo_8bh1:auto_generated.aclr
sclr => scfifo_8bh1:auto_generated.sclr
empty <= scfifo_8bh1:auto_generated.empty
full <= <GND>
almost_full <= scfifo_8bh1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= scfifo_8bh1:auto_generated.usedw[0]
usedw[1] <= scfifo_8bh1:auto_generated.usedw[1]
usedw[2] <= scfifo_8bh1:auto_generated.usedw[2]


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated
aclr => a_dpfifo_1m81:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_1m81:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_1m81:dpfifo.data[0]
data[1] => a_dpfifo_1m81:dpfifo.data[1]
data[2] => a_dpfifo_1m81:dpfifo.data[2]
data[3] => a_dpfifo_1m81:dpfifo.data[3]
data[4] => a_dpfifo_1m81:dpfifo.data[4]
data[5] => a_dpfifo_1m81:dpfifo.data[5]
data[6] => a_dpfifo_1m81:dpfifo.data[6]
data[7] => a_dpfifo_1m81:dpfifo.data[7]
data[8] => a_dpfifo_1m81:dpfifo.data[8]
data[9] => a_dpfifo_1m81:dpfifo.data[9]
data[10] => a_dpfifo_1m81:dpfifo.data[10]
data[11] => a_dpfifo_1m81:dpfifo.data[11]
data[12] => a_dpfifo_1m81:dpfifo.data[12]
data[13] => a_dpfifo_1m81:dpfifo.data[13]
data[14] => a_dpfifo_1m81:dpfifo.data[14]
data[15] => a_dpfifo_1m81:dpfifo.data[15]
empty <= a_dpfifo_1m81:dpfifo.empty
q[0] <= a_dpfifo_1m81:dpfifo.q[0]
q[1] <= a_dpfifo_1m81:dpfifo.q[1]
q[2] <= a_dpfifo_1m81:dpfifo.q[2]
q[3] <= a_dpfifo_1m81:dpfifo.q[3]
q[4] <= a_dpfifo_1m81:dpfifo.q[4]
q[5] <= a_dpfifo_1m81:dpfifo.q[5]
q[6] <= a_dpfifo_1m81:dpfifo.q[6]
q[7] <= a_dpfifo_1m81:dpfifo.q[7]
q[8] <= a_dpfifo_1m81:dpfifo.q[8]
q[9] <= a_dpfifo_1m81:dpfifo.q[9]
q[10] <= a_dpfifo_1m81:dpfifo.q[10]
q[11] <= a_dpfifo_1m81:dpfifo.q[11]
q[12] <= a_dpfifo_1m81:dpfifo.q[12]
q[13] <= a_dpfifo_1m81:dpfifo.q[13]
q[14] <= a_dpfifo_1m81:dpfifo.q[14]
q[15] <= a_dpfifo_1m81:dpfifo.q[15]
rdreq => a_dpfifo_1m81:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_1m81:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
usedw[0] <= a_dpfifo_1m81:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_1m81:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_1m81:dpfifo.usedw[2]
wrreq => a_dpfifo_1m81:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[2].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_qkb:rd_ptr_msb.aclr
aclr => cntr_7l7:usedw_counter.aclr
aclr => cntr_rkb:wr_ptr.aclr
clock => altsyncram_ppf1:FIFOram.clock0
clock => altsyncram_ppf1:FIFOram.clock1
clock => cntr_qkb:rd_ptr_msb.clock
clock => cntr_7l7:usedw_counter.clock
clock => cntr_rkb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_ppf1:FIFOram.data_a[0]
data[1] => altsyncram_ppf1:FIFOram.data_a[1]
data[2] => altsyncram_ppf1:FIFOram.data_a[2]
data[3] => altsyncram_ppf1:FIFOram.data_a[3]
data[4] => altsyncram_ppf1:FIFOram.data_a[4]
data[5] => altsyncram_ppf1:FIFOram.data_a[5]
data[6] => altsyncram_ppf1:FIFOram.data_a[6]
data[7] => altsyncram_ppf1:FIFOram.data_a[7]
data[8] => altsyncram_ppf1:FIFOram.data_a[8]
data[9] => altsyncram_ppf1:FIFOram.data_a[9]
data[10] => altsyncram_ppf1:FIFOram.data_a[10]
data[11] => altsyncram_ppf1:FIFOram.data_a[11]
data[12] => altsyncram_ppf1:FIFOram.data_a[12]
data[13] => altsyncram_ppf1:FIFOram.data_a[13]
data[14] => altsyncram_ppf1:FIFOram.data_a[14]
data[15] => altsyncram_ppf1:FIFOram.data_a[15]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_ppf1:FIFOram.q_b[0]
q[1] <= altsyncram_ppf1:FIFOram.q_b[1]
q[2] <= altsyncram_ppf1:FIFOram.q_b[2]
q[3] <= altsyncram_ppf1:FIFOram.q_b[3]
q[4] <= altsyncram_ppf1:FIFOram.q_b[4]
q[5] <= altsyncram_ppf1:FIFOram.q_b[5]
q[6] <= altsyncram_ppf1:FIFOram.q_b[6]
q[7] <= altsyncram_ppf1:FIFOram.q_b[7]
q[8] <= altsyncram_ppf1:FIFOram.q_b[8]
q[9] <= altsyncram_ppf1:FIFOram.q_b[9]
q[10] <= altsyncram_ppf1:FIFOram.q_b[10]
q[11] <= altsyncram_ppf1:FIFOram.q_b[11]
q[12] <= altsyncram_ppf1:FIFOram.q_b[12]
q[13] <= altsyncram_ppf1:FIFOram.q_b[13]
q[14] <= altsyncram_ppf1:FIFOram.q_b[14]
q[15] <= altsyncram_ppf1:FIFOram.q_b[15]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => altsyncram_ppf1:FIFOram.clocken1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_qkb:rd_ptr_msb.sclr
sclr => cntr_7l7:usedw_counter.sclr
sclr => cntr_rkb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_7l7:usedw_counter.q[0]
usedw[1] <= cntr_7l7:usedw_counter.q[1]
usedw[2] <= cntr_7l7:usedw_counter.q[2]
wreq => altsyncram_ppf1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delay.IN1
wreq => _.IN0
wreq => cntr_7l7:usedw_counter.updown
wreq => cntr_rkb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => wait_state.IN1


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|altsyncram_ppf1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|cmpr_dp8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|cmpr_dp8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|cntr_qkb:rd_ptr_msb
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|cntr_7l7:usedw_counter
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|cntr_rkb:wr_ptr
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_source_fir_91:source
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => at_source_error[0]~reg0.DATAIN
packet_error[0] => source_next_state.st_err.IN0
packet_error[0] => source_state.start.DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_controller_fir_91:intf_ctrl
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore
clk => clk.IN121
rst => rst.IN38
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
clk_en => clk_en.IN83
rdy_to_ld <= par_ctrl:Uctrl.rdy_to_ld
done <= par_ctrl:Uctrl.done
fir_result[0] <= rnd_dat:Urnd.data_out
fir_result[1] <= rnd_dat:Urnd.data_out
fir_result[2] <= rnd_dat:Urnd.data_out
fir_result[3] <= rnd_dat:Urnd.data_out
fir_result[4] <= rnd_dat:Urnd.data_out
fir_result[5] <= rnd_dat:Urnd.data_out
fir_result[6] <= rnd_dat:Urnd.data_out
fir_result[7] <= rnd_dat:Urnd.data_out
fir_result[8] <= rnd_dat:Urnd.data_out
fir_result[9] <= rnd_dat:Urnd.data_out
fir_result[10] <= rnd_dat:Urnd.data_out
fir_result[11] <= rnd_dat:Urnd.data_out
fir_result[12] <= rnd_dat:Urnd.data_out
fir_result[13] <= rnd_dat:Urnd.data_out


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc0n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc1n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc2n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc3n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc4n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc5n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc6n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc7n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc8n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc9n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc10n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc11n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc12n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc13n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc14n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc15n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc16n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc17n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc18n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc19n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc20n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc21n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc22n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc23n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc24n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc25n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc26n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc27n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc28n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc29n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc30n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc31n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc32n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc33n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc34n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc35n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc36n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_0_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_1_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_2_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_3_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_4_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_5_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_6_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_7_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_8_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_9_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_10_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_11_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_12_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_13_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_14_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_15_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_16_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_17_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_18_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN1
ain[13] => Add0.IN2
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN16
bin[13] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur0_n_0_pp
addr_in[0] => data_out[1].DATAIN
addr_in[0] => data_out[0].DATAIN
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.DATAB
addr_in[2] => data_out.DATAA
addr_in[2] => data_out.DATAA
addr_in[2] => data_out.DATAB
addr_in[2] => data_out.DATAB
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur0_n_1_pp
addr_in[0] => data_out[1].DATAIN
addr_in[0] => data_out[0].DATAIN
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.DATAB
addr_in[2] => data_out.DATAA
addr_in[2] => data_out.DATAA
addr_in[2] => data_out.DATAB
addr_in[2] => data_out.DATAB
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur0_n_2_pp
addr_in[0] => data_out[1].DATAIN
addr_in[0] => data_out[0].DATAIN
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.DATAB
addr_in[2] => data_out.DATAA
addr_in[2] => data_out.DATAA
addr_in[2] => data_out.DATAB
addr_in[2] => data_out.DATAB
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur0_n_3_pp
addr_in[0] => data_out[1].DATAIN
addr_in[0] => data_out[0].DATAIN
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.DATAB
addr_in[2] => data_out.DATAA
addr_in[2] => data_out.DATAA
addr_in[2] => data_out.DATAB
addr_in[2] => data_out.DATAB
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur0_n_4_pp
addr_in[0] => data_out[1].DATAIN
addr_in[0] => data_out[0].DATAIN
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.DATAB
addr_in[2] => data_out.DATAA
addr_in[2] => data_out.DATAA
addr_in[2] => data_out.DATAB
addr_in[2] => data_out.DATAB
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur0_n_5_pp
addr_in[0] => data_out[1].DATAIN
addr_in[0] => data_out[0].DATAIN
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.DATAB
addr_in[2] => data_out.DATAA
addr_in[2] => data_out.DATAA
addr_in[2] => data_out.DATAB
addr_in[2] => data_out.DATAB
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur0_n_6_pp
addr_in[0] => data_out[1].DATAIN
addr_in[0] => data_out[0].DATAIN
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.DATAB
addr_in[2] => data_out.DATAA
addr_in[2] => data_out.DATAA
addr_in[2] => data_out.DATAB
addr_in[2] => data_out.DATAB
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur0_n_7_pp
addr_in[0] => data_out[1].DATAIN
addr_in[0] => data_out[0].DATAIN
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.DATAB
addr_in[2] => data_out.DATAA
addr_in[2] => data_out.DATAA
addr_in[2] => data_out.DATAB
addr_in[2] => data_out.DATAB
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur0_n_8_pp
addr_in[0] => data_out[1].DATAIN
addr_in[0] => data_out[0].DATAIN
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.DATAB
addr_in[2] => data_out.DATAA
addr_in[2] => data_out.DATAA
addr_in[2] => data_out.DATAB
addr_in[2] => data_out.DATAB
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur0_n_9_pp
addr_in[0] => data_out[1].DATAIN
addr_in[0] => data_out[0].DATAIN
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.DATAB
addr_in[2] => data_out.DATAA
addr_in[2] => data_out.DATAA
addr_in[2] => data_out.DATAB
addr_in[2] => data_out.DATAB
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur0_n_10_pp
addr_in[0] => data_out[1].DATAIN
addr_in[0] => data_out[0].DATAIN
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.DATAB
addr_in[2] => data_out.DATAA
addr_in[2] => data_out.DATAA
addr_in[2] => data_out.DATAB
addr_in[2] => data_out.DATAB
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur0_n_11_pp
addr_in[0] => data_out[1].DATAIN
addr_in[0] => data_out[0].DATAIN
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.DATAB
addr_in[2] => data_out.DATAA
addr_in[2] => data_out.DATAA
addr_in[2] => data_out.DATAB
addr_in[2] => data_out.DATAB
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur0_n_12_pp
addr_in[0] => data_out[1].DATAIN
addr_in[0] => data_out[0].DATAIN
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.DATAB
addr_in[2] => data_out.DATAA
addr_in[2] => data_out.DATAA
addr_in[2] => data_out.DATAB
addr_in[2] => data_out.DATAB
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur0_n_13_pp
addr_in[0] => data_out[1].DATAIN
addr_in[0] => data_out[0].DATAIN
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.DATAB
addr_in[2] => data_out.DATAA
addr_in[2] => data_out.DATAA
addr_in[2] => data_out.DATAB
addr_in[2] => data_out.DATAB
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur0_n_14_pp
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out[0].DATAIN
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= <GND>
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur1_n_0_pp
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur1_n_1_pp
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur1_n_2_pp
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur1_n_3_pp
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur1_n_4_pp
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur1_n_5_pp
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur1_n_6_pp
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur1_n_7_pp
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur1_n_8_pp
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur1_n_9_pp
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur1_n_10_pp
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur1_n_11_pp
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur1_n_12_pp
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur1_n_13_pp
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur1_n_14_pp
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur2_n_0_pp
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur2_n_1_pp
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur2_n_2_pp
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur2_n_3_pp
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur2_n_4_pp
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur2_n_5_pp
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur2_n_6_pp
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur2_n_7_pp
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur2_n_8_pp
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur2_n_9_pp
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur2_n_10_pp
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur2_n_11_pp
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur2_n_12_pp
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur2_n_13_pp
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur2_n_14_pp
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAB
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur3_n_0_pp
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur3_n_1_pp
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur3_n_2_pp
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur3_n_3_pp
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur3_n_4_pp
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur3_n_5_pp
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur3_n_6_pp
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur3_n_7_pp
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur3_n_8_pp
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur3_n_9_pp
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur3_n_10_pp
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur3_n_11_pp
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur3_n_12_pp
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur3_n_13_pp
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur3_n_14_pp
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAA
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[0] => data_out.DATAB
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.OUTPUTSELECT
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAA
addr_in[1] => data_out.DATAB
addr_in[1] => data_out.DATAA
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.OUTPUTSELECT
addr_in[2] => data_out.DATAA
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
addr_in[3] => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur4_n_0_pp
addr_in[0] => data_out[12].DATAIN
addr_in[0] => data_out[11].DATAIN
addr_in[0] => data_out[10].DATAIN
addr_in[0] => data_out[9].DATAIN
addr_in[0] => data_out[8].DATAIN
addr_in[0] => data_out[7].DATAIN
addr_in[0] => data_out[6].DATAIN
addr_in[0] => data_out[5].DATAIN
addr_in[0] => data_out[4].DATAIN
addr_in[0] => data_out[3].DATAIN
addr_in[0] => data_out[2].DATAIN
addr_in[0] => data_out[1].DATAIN
addr_in[0] => data_out[0].DATAIN
addr_in[1] => ~NO_FANOUT~
addr_in[2] => ~NO_FANOUT~
addr_in[3] => ~NO_FANOUT~
data_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur4_n_1_pp
addr_in[0] => data_out[12].DATAIN
addr_in[0] => data_out[11].DATAIN
addr_in[0] => data_out[10].DATAIN
addr_in[0] => data_out[9].DATAIN
addr_in[0] => data_out[8].DATAIN
addr_in[0] => data_out[7].DATAIN
addr_in[0] => data_out[6].DATAIN
addr_in[0] => data_out[5].DATAIN
addr_in[0] => data_out[4].DATAIN
addr_in[0] => data_out[3].DATAIN
addr_in[0] => data_out[2].DATAIN
addr_in[0] => data_out[1].DATAIN
addr_in[0] => data_out[0].DATAIN
addr_in[1] => ~NO_FANOUT~
addr_in[2] => ~NO_FANOUT~
addr_in[3] => ~NO_FANOUT~
data_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur4_n_2_pp
addr_in[0] => data_out[12].DATAIN
addr_in[0] => data_out[11].DATAIN
addr_in[0] => data_out[10].DATAIN
addr_in[0] => data_out[9].DATAIN
addr_in[0] => data_out[8].DATAIN
addr_in[0] => data_out[7].DATAIN
addr_in[0] => data_out[6].DATAIN
addr_in[0] => data_out[5].DATAIN
addr_in[0] => data_out[4].DATAIN
addr_in[0] => data_out[3].DATAIN
addr_in[0] => data_out[2].DATAIN
addr_in[0] => data_out[1].DATAIN
addr_in[0] => data_out[0].DATAIN
addr_in[1] => ~NO_FANOUT~
addr_in[2] => ~NO_FANOUT~
addr_in[3] => ~NO_FANOUT~
data_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur4_n_3_pp
addr_in[0] => data_out[12].DATAIN
addr_in[0] => data_out[11].DATAIN
addr_in[0] => data_out[10].DATAIN
addr_in[0] => data_out[9].DATAIN
addr_in[0] => data_out[8].DATAIN
addr_in[0] => data_out[7].DATAIN
addr_in[0] => data_out[6].DATAIN
addr_in[0] => data_out[5].DATAIN
addr_in[0] => data_out[4].DATAIN
addr_in[0] => data_out[3].DATAIN
addr_in[0] => data_out[2].DATAIN
addr_in[0] => data_out[1].DATAIN
addr_in[0] => data_out[0].DATAIN
addr_in[1] => ~NO_FANOUT~
addr_in[2] => ~NO_FANOUT~
addr_in[3] => ~NO_FANOUT~
data_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur4_n_4_pp
addr_in[0] => data_out[12].DATAIN
addr_in[0] => data_out[11].DATAIN
addr_in[0] => data_out[10].DATAIN
addr_in[0] => data_out[9].DATAIN
addr_in[0] => data_out[8].DATAIN
addr_in[0] => data_out[7].DATAIN
addr_in[0] => data_out[6].DATAIN
addr_in[0] => data_out[5].DATAIN
addr_in[0] => data_out[4].DATAIN
addr_in[0] => data_out[3].DATAIN
addr_in[0] => data_out[2].DATAIN
addr_in[0] => data_out[1].DATAIN
addr_in[0] => data_out[0].DATAIN
addr_in[1] => ~NO_FANOUT~
addr_in[2] => ~NO_FANOUT~
addr_in[3] => ~NO_FANOUT~
data_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur4_n_5_pp
addr_in[0] => data_out[12].DATAIN
addr_in[0] => data_out[11].DATAIN
addr_in[0] => data_out[10].DATAIN
addr_in[0] => data_out[9].DATAIN
addr_in[0] => data_out[8].DATAIN
addr_in[0] => data_out[7].DATAIN
addr_in[0] => data_out[6].DATAIN
addr_in[0] => data_out[5].DATAIN
addr_in[0] => data_out[4].DATAIN
addr_in[0] => data_out[3].DATAIN
addr_in[0] => data_out[2].DATAIN
addr_in[0] => data_out[1].DATAIN
addr_in[0] => data_out[0].DATAIN
addr_in[1] => ~NO_FANOUT~
addr_in[2] => ~NO_FANOUT~
addr_in[3] => ~NO_FANOUT~
data_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur4_n_6_pp
addr_in[0] => data_out[12].DATAIN
addr_in[0] => data_out[11].DATAIN
addr_in[0] => data_out[10].DATAIN
addr_in[0] => data_out[9].DATAIN
addr_in[0] => data_out[8].DATAIN
addr_in[0] => data_out[7].DATAIN
addr_in[0] => data_out[6].DATAIN
addr_in[0] => data_out[5].DATAIN
addr_in[0] => data_out[4].DATAIN
addr_in[0] => data_out[3].DATAIN
addr_in[0] => data_out[2].DATAIN
addr_in[0] => data_out[1].DATAIN
addr_in[0] => data_out[0].DATAIN
addr_in[1] => ~NO_FANOUT~
addr_in[2] => ~NO_FANOUT~
addr_in[3] => ~NO_FANOUT~
data_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur4_n_7_pp
addr_in[0] => data_out[12].DATAIN
addr_in[0] => data_out[11].DATAIN
addr_in[0] => data_out[10].DATAIN
addr_in[0] => data_out[9].DATAIN
addr_in[0] => data_out[8].DATAIN
addr_in[0] => data_out[7].DATAIN
addr_in[0] => data_out[6].DATAIN
addr_in[0] => data_out[5].DATAIN
addr_in[0] => data_out[4].DATAIN
addr_in[0] => data_out[3].DATAIN
addr_in[0] => data_out[2].DATAIN
addr_in[0] => data_out[1].DATAIN
addr_in[0] => data_out[0].DATAIN
addr_in[1] => ~NO_FANOUT~
addr_in[2] => ~NO_FANOUT~
addr_in[3] => ~NO_FANOUT~
data_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur4_n_8_pp
addr_in[0] => data_out[12].DATAIN
addr_in[0] => data_out[11].DATAIN
addr_in[0] => data_out[10].DATAIN
addr_in[0] => data_out[9].DATAIN
addr_in[0] => data_out[8].DATAIN
addr_in[0] => data_out[7].DATAIN
addr_in[0] => data_out[6].DATAIN
addr_in[0] => data_out[5].DATAIN
addr_in[0] => data_out[4].DATAIN
addr_in[0] => data_out[3].DATAIN
addr_in[0] => data_out[2].DATAIN
addr_in[0] => data_out[1].DATAIN
addr_in[0] => data_out[0].DATAIN
addr_in[1] => ~NO_FANOUT~
addr_in[2] => ~NO_FANOUT~
addr_in[3] => ~NO_FANOUT~
data_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur4_n_9_pp
addr_in[0] => data_out[12].DATAIN
addr_in[0] => data_out[11].DATAIN
addr_in[0] => data_out[10].DATAIN
addr_in[0] => data_out[9].DATAIN
addr_in[0] => data_out[8].DATAIN
addr_in[0] => data_out[7].DATAIN
addr_in[0] => data_out[6].DATAIN
addr_in[0] => data_out[5].DATAIN
addr_in[0] => data_out[4].DATAIN
addr_in[0] => data_out[3].DATAIN
addr_in[0] => data_out[2].DATAIN
addr_in[0] => data_out[1].DATAIN
addr_in[0] => data_out[0].DATAIN
addr_in[1] => ~NO_FANOUT~
addr_in[2] => ~NO_FANOUT~
addr_in[3] => ~NO_FANOUT~
data_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur4_n_10_pp
addr_in[0] => data_out[12].DATAIN
addr_in[0] => data_out[11].DATAIN
addr_in[0] => data_out[10].DATAIN
addr_in[0] => data_out[9].DATAIN
addr_in[0] => data_out[8].DATAIN
addr_in[0] => data_out[7].DATAIN
addr_in[0] => data_out[6].DATAIN
addr_in[0] => data_out[5].DATAIN
addr_in[0] => data_out[4].DATAIN
addr_in[0] => data_out[3].DATAIN
addr_in[0] => data_out[2].DATAIN
addr_in[0] => data_out[1].DATAIN
addr_in[0] => data_out[0].DATAIN
addr_in[1] => ~NO_FANOUT~
addr_in[2] => ~NO_FANOUT~
addr_in[3] => ~NO_FANOUT~
data_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur4_n_11_pp
addr_in[0] => data_out[12].DATAIN
addr_in[0] => data_out[11].DATAIN
addr_in[0] => data_out[10].DATAIN
addr_in[0] => data_out[9].DATAIN
addr_in[0] => data_out[8].DATAIN
addr_in[0] => data_out[7].DATAIN
addr_in[0] => data_out[6].DATAIN
addr_in[0] => data_out[5].DATAIN
addr_in[0] => data_out[4].DATAIN
addr_in[0] => data_out[3].DATAIN
addr_in[0] => data_out[2].DATAIN
addr_in[0] => data_out[1].DATAIN
addr_in[0] => data_out[0].DATAIN
addr_in[1] => ~NO_FANOUT~
addr_in[2] => ~NO_FANOUT~
addr_in[3] => ~NO_FANOUT~
data_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur4_n_12_pp
addr_in[0] => data_out[12].DATAIN
addr_in[0] => data_out[11].DATAIN
addr_in[0] => data_out[10].DATAIN
addr_in[0] => data_out[9].DATAIN
addr_in[0] => data_out[8].DATAIN
addr_in[0] => data_out[7].DATAIN
addr_in[0] => data_out[6].DATAIN
addr_in[0] => data_out[5].DATAIN
addr_in[0] => data_out[4].DATAIN
addr_in[0] => data_out[3].DATAIN
addr_in[0] => data_out[2].DATAIN
addr_in[0] => data_out[1].DATAIN
addr_in[0] => data_out[0].DATAIN
addr_in[1] => ~NO_FANOUT~
addr_in[2] => ~NO_FANOUT~
addr_in[3] => ~NO_FANOUT~
data_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur4_n_13_pp
addr_in[0] => data_out[12].DATAIN
addr_in[0] => data_out[11].DATAIN
addr_in[0] => data_out[10].DATAIN
addr_in[0] => data_out[9].DATAIN
addr_in[0] => data_out[8].DATAIN
addr_in[0] => data_out[7].DATAIN
addr_in[0] => data_out[6].DATAIN
addr_in[0] => data_out[5].DATAIN
addr_in[0] => data_out[4].DATAIN
addr_in[0] => data_out[3].DATAIN
addr_in[0] => data_out[2].DATAIN
addr_in[0] => data_out[1].DATAIN
addr_in[0] => data_out[0].DATAIN
addr_in[1] => ~NO_FANOUT~
addr_in[2] => ~NO_FANOUT~
addr_in[3] => ~NO_FANOUT~
data_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= <GND>


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur4_n_14_pp
addr_in[0] => data_out[13].DATAIN
addr_in[0] => data_out[0].DATAIN
addr_in[1] => ~NO_FANOUT~
addr_in[2] => ~NO_FANOUT~
addr_in[3] => ~NO_FANOUT~
data_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= <GND>
data_out[2] <= <GND>
data_out[3] <= <GND>
data_out[4] <= <GND>
data_out[5] <= <GND>
data_out[6] <= <GND>
data_out[7] <= <GND>
data_out[8] <= <GND>
data_out[9] <= <GND>
data_out[10] <= <GND>
data_out[11] <= <GND>
data_out[12] <= <GND>
data_out[13] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_0_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => _.DATAD
ain[1] => _.DATAD
ain[2] => _.DATAD
ain[3] => _.DATAD
ain[4] => _.DATAD
ain[5] => _.DATAD
ain[6] => _.DATAD
ain[7] => _.DATAD
ain[8] => _.DATAD
ain[9] => _.DATAD
ain[10] => _.DATAD
ain[11] => _.DATAD
ain[12] => _.DATAD
ain[13] => _.DATAD
ain[14] => _.DATAD
ain[15] => _.DATAD
ain[16] => _.DATAD
ain[17] => _.DATAD
ain[18] => _.DATAD
ain[19] => _.DATAD
ain[20] => _.DATAD
ain[21] => _.DATAD
ain[22] => _.DATAD
ain[23] => _.DATAD
ain[24] => _.DATAD
ain[25] => _.DATAD
ain[26] => _.DATAD
ain[27] => _.DATAD
ain[28] => _.DATAD
ain[29] => _.DATAD
ain[30] => _.DATAD
ain[30] => _.DATAD
ain[30] => _.DATAD
bin[0] => _.DATAC
bin[1] => _.DATAC
bin[2] => _.DATAC
bin[3] => _.DATAC
bin[4] => _.DATAC
bin[5] => _.DATAC
bin[6] => _.DATAC
bin[7] => _.DATAC
bin[8] => _.DATAC
bin[9] => _.DATAC
bin[10] => _.DATAC
bin[11] => _.DATAC
bin[12] => _.DATAC
bin[13] => _.DATAC
bin[14] => _.DATAC
bin[15] => _.DATAC
bin[16] => _.DATAC
bin[17] => _.DATAC
bin[18] => _.DATAC
bin[19] => _.DATAC
bin[20] => _.DATAC
bin[21] => _.DATAC
bin[22] => _.DATAC
bin[23] => _.DATAC
bin[24] => _.DATAC
bin[25] => _.DATAC
bin[26] => _.DATAC
bin[27] => _.DATAC
bin[28] => _.DATAC
bin[29] => _.DATAC
bin[30] => _.DATAC
bin[30] => _.DATAC
bin[30] => _.DATAC
cin[0] => _.DATAB
cin[1] => _.DATAB
cin[2] => _.DATAB
cin[3] => _.DATAB
cin[4] => _.DATAB
cin[5] => _.DATAB
cin[6] => _.DATAB
cin[7] => _.DATAB
cin[8] => _.DATAB
cin[9] => _.DATAB
cin[10] => _.DATAB
cin[11] => _.DATAB
cin[12] => _.DATAB
cin[13] => _.DATAB
cin[14] => _.DATAB
cin[15] => _.DATAB
cin[16] => _.DATAB
cin[17] => _.DATAB
cin[18] => _.DATAB
cin[19] => _.DATAB
cin[20] => _.DATAB
cin[21] => _.DATAB
cin[22] => _.DATAB
cin[23] => _.DATAB
cin[24] => _.DATAB
cin[25] => _.DATAB
cin[26] => _.DATAB
cin[27] => _.DATAB
cin[28] => _.DATAB
cin[29] => _.DATAB
cin[30] => _.DATAB
cin[30] => _.DATAB
cin[30] => _.DATAB
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_0_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => _.DATAD
ain[1] => _.DATAD
ain[2] => _.DATAD
ain[3] => _.DATAD
ain[4] => _.DATAD
ain[5] => _.DATAD
ain[6] => _.DATAD
ain[7] => _.DATAD
ain[8] => _.DATAD
ain[9] => _.DATAD
ain[10] => _.DATAD
ain[11] => _.DATAD
ain[12] => _.DATAD
ain[13] => _.DATAD
ain[14] => _.DATAD
ain[15] => _.DATAD
ain[16] => _.DATAD
ain[17] => _.DATAD
ain[18] => _.DATAD
ain[19] => _.DATAD
ain[20] => _.DATAD
ain[21] => _.DATAD
ain[22] => _.DATAD
ain[23] => _.DATAD
ain[24] => _.DATAD
ain[25] => _.DATAD
ain[26] => _.DATAD
ain[27] => _.DATAD
ain[28] => _.DATAD
ain[29] => _.DATAD
ain[30] => _.DATAD
ain[30] => _.DATAD
ain[30] => _.DATAD
bin[0] => _.DATAC
bin[1] => _.DATAC
bin[2] => _.DATAC
bin[3] => _.DATAC
bin[4] => _.DATAC
bin[5] => _.DATAC
bin[6] => _.DATAC
bin[7] => _.DATAC
bin[8] => _.DATAC
bin[9] => _.DATAC
bin[10] => _.DATAC
bin[11] => _.DATAC
bin[12] => _.DATAC
bin[13] => _.DATAC
bin[14] => _.DATAC
bin[15] => _.DATAC
bin[16] => _.DATAC
bin[17] => _.DATAC
bin[18] => _.DATAC
bin[19] => _.DATAC
bin[20] => _.DATAC
bin[21] => _.DATAC
bin[22] => _.DATAC
bin[23] => _.DATAC
bin[24] => _.DATAC
bin[25] => _.DATAC
bin[26] => _.DATAC
bin[27] => _.DATAC
bin[28] => _.DATAC
bin[29] => _.DATAC
bin[30] => _.DATAC
bin[30] => _.DATAC
bin[30] => _.DATAC
cin[0] => _.DATAB
cin[1] => _.DATAB
cin[2] => _.DATAB
cin[3] => _.DATAB
cin[4] => _.DATAB
cin[5] => _.DATAB
cin[6] => _.DATAB
cin[7] => _.DATAB
cin[8] => _.DATAB
cin[9] => _.DATAB
cin[10] => _.DATAB
cin[11] => _.DATAB
cin[12] => _.DATAB
cin[13] => _.DATAB
cin[14] => _.DATAB
cin[15] => _.DATAB
cin[16] => _.DATAB
cin[17] => _.DATAB
cin[18] => _.DATAB
cin[19] => _.DATAB
cin[20] => _.DATAB
cin[21] => _.DATAB
cin[22] => _.DATAB
cin[23] => _.DATAB
cin[24] => _.DATAB
cin[25] => _.DATAB
cin[26] => _.DATAB
cin[27] => _.DATAB
cin[28] => _.DATAB
cin[29] => _.DATAB
cin[30] => _.DATAB
cin[30] => _.DATAB
cin[30] => _.DATAB
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_0_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => _.DATAD
ain[1] => _.DATAD
ain[2] => _.DATAD
ain[3] => _.DATAD
ain[4] => _.DATAD
ain[5] => _.DATAD
ain[6] => _.DATAD
ain[7] => _.DATAD
ain[8] => _.DATAD
ain[9] => _.DATAD
ain[10] => _.DATAD
ain[11] => _.DATAD
ain[12] => _.DATAD
ain[13] => _.DATAD
ain[14] => _.DATAD
ain[15] => _.DATAD
ain[16] => _.DATAD
ain[17] => _.DATAD
ain[18] => _.DATAD
ain[19] => _.DATAD
ain[20] => _.DATAD
ain[21] => _.DATAD
ain[22] => _.DATAD
ain[23] => _.DATAD
ain[24] => _.DATAD
ain[25] => _.DATAD
ain[26] => _.DATAD
ain[27] => _.DATAD
ain[28] => _.DATAD
ain[29] => _.DATAD
ain[30] => _.DATAD
ain[30] => _.DATAD
ain[30] => _.DATAD
bin[0] => _.DATAC
bin[1] => _.DATAC
bin[2] => _.DATAC
bin[3] => _.DATAC
bin[4] => _.DATAC
bin[5] => _.DATAC
bin[6] => _.DATAC
bin[7] => _.DATAC
bin[8] => _.DATAC
bin[9] => _.DATAC
bin[10] => _.DATAC
bin[11] => _.DATAC
bin[12] => _.DATAC
bin[13] => _.DATAC
bin[14] => _.DATAC
bin[15] => _.DATAC
bin[16] => _.DATAC
bin[17] => _.DATAC
bin[18] => _.DATAC
bin[19] => _.DATAC
bin[20] => _.DATAC
bin[21] => _.DATAC
bin[22] => _.DATAC
bin[23] => _.DATAC
bin[24] => _.DATAC
bin[25] => _.DATAC
bin[26] => _.DATAC
bin[27] => _.DATAC
bin[28] => _.DATAC
bin[29] => _.DATAC
bin[30] => _.DATAC
bin[30] => _.DATAC
bin[30] => _.DATAC
cin[0] => _.DATAB
cin[1] => _.DATAB
cin[2] => _.DATAB
cin[3] => _.DATAB
cin[4] => _.DATAB
cin[5] => _.DATAB
cin[6] => _.DATAB
cin[7] => _.DATAB
cin[8] => _.DATAB
cin[9] => _.DATAB
cin[10] => _.DATAB
cin[11] => _.DATAB
cin[12] => _.DATAB
cin[13] => _.DATAB
cin[14] => _.DATAB
cin[15] => _.DATAB
cin[16] => _.DATAB
cin[17] => _.DATAB
cin[18] => _.DATAB
cin[19] => _.DATAB
cin[20] => _.DATAB
cin[21] => _.DATAB
cin[22] => _.DATAB
cin[23] => _.DATAB
cin[24] => _.DATAB
cin[25] => _.DATAB
cin[26] => _.DATAB
cin[27] => _.DATAB
cin[28] => _.DATAB
cin[29] => _.DATAB
cin[30] => _.DATAB
cin[30] => _.DATAB
cin[30] => _.DATAB
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_0_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
clk => pipe[0][34].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
gclk_en => pipe[0][34].ENA
ain[0] => _.DATAD
ain[1] => _.DATAD
ain[2] => _.DATAD
ain[3] => _.DATAD
ain[4] => _.DATAD
ain[5] => _.DATAD
ain[6] => _.DATAD
ain[7] => _.DATAD
ain[8] => _.DATAD
ain[9] => _.DATAD
ain[10] => _.DATAD
ain[11] => _.DATAD
ain[12] => _.DATAD
ain[13] => _.DATAD
ain[14] => _.DATAD
ain[15] => _.DATAD
ain[16] => _.DATAD
ain[17] => _.DATAD
ain[18] => _.DATAD
ain[19] => _.DATAD
ain[20] => _.DATAD
ain[21] => _.DATAD
ain[22] => _.DATAD
ain[23] => _.DATAD
ain[24] => _.DATAD
ain[25] => _.DATAD
ain[26] => _.DATAD
ain[27] => _.DATAD
ain[28] => _.DATAD
ain[29] => _.DATAD
ain[30] => _.DATAD
ain[31] => _.DATAD
ain[32] => _.DATAD
ain[32] => _.DATAD
ain[32] => _.DATAD
bin[0] => _.DATAC
bin[1] => _.DATAC
bin[2] => _.DATAC
bin[3] => _.DATAC
bin[4] => _.DATAC
bin[5] => _.DATAC
bin[6] => _.DATAC
bin[7] => _.DATAC
bin[8] => _.DATAC
bin[9] => _.DATAC
bin[10] => _.DATAC
bin[11] => _.DATAC
bin[12] => _.DATAC
bin[13] => _.DATAC
bin[14] => _.DATAC
bin[15] => _.DATAC
bin[16] => _.DATAC
bin[17] => _.DATAC
bin[18] => _.DATAC
bin[19] => _.DATAC
bin[20] => _.DATAC
bin[21] => _.DATAC
bin[22] => _.DATAC
bin[23] => _.DATAC
bin[24] => _.DATAC
bin[25] => _.DATAC
bin[26] => _.DATAC
bin[27] => _.DATAC
bin[28] => _.DATAC
bin[29] => _.DATAC
bin[30] => _.DATAC
bin[31] => _.DATAC
bin[32] => _.DATAC
bin[32] => _.DATAC
bin[32] => _.DATAC
cin[0] => _.DATAB
cin[1] => _.DATAB
cin[2] => _.DATAB
cin[3] => _.DATAB
cin[4] => _.DATAB
cin[5] => _.DATAB
cin[6] => _.DATAB
cin[7] => _.DATAB
cin[8] => _.DATAB
cin[9] => _.DATAB
cin[10] => _.DATAB
cin[11] => _.DATAB
cin[12] => _.DATAB
cin[13] => _.DATAB
cin[14] => _.DATAB
cin[15] => _.DATAB
cin[16] => _.DATAB
cin[17] => _.DATAB
cin[18] => _.DATAB
cin[19] => _.DATAB
cin[20] => _.DATAB
cin[21] => _.DATAB
cin[22] => _.DATAB
cin[23] => _.DATAB
cin[24] => _.DATAB
cin[25] => _.DATAB
cin[26] => _.DATAB
cin[27] => _.DATAB
cin[28] => _.DATAB
cin[29] => _.DATAB
cin[30] => _.DATAB
cin[31] => _.DATAB
cin[32] => _.DATAB
cin[32] => _.DATAB
cin[32] => _.DATAB
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE
res[34] <= pipe[0][34].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_1_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => _.DATAD
ain[1] => _.DATAD
ain[2] => _.DATAD
ain[3] => _.DATAD
ain[4] => _.DATAD
ain[5] => _.DATAD
ain[6] => _.DATAD
ain[7] => _.DATAD
ain[8] => _.DATAD
ain[9] => _.DATAD
ain[10] => _.DATAD
ain[11] => _.DATAD
ain[12] => _.DATAD
ain[13] => _.DATAD
ain[14] => _.DATAD
ain[15] => _.DATAD
ain[16] => _.DATAD
ain[17] => _.DATAD
ain[18] => _.DATAD
ain[19] => _.DATAD
ain[20] => _.DATAD
ain[21] => _.DATAD
ain[22] => _.DATAD
ain[23] => _.DATAD
ain[24] => _.DATAD
ain[25] => _.DATAD
ain[26] => _.DATAD
ain[27] => _.DATAD
ain[28] => _.DATAD
ain[29] => _.DATAD
ain[30] => _.DATAD
ain[30] => _.DATAD
ain[30] => _.DATAD
bin[0] => _.DATAC
bin[1] => _.DATAC
bin[2] => _.DATAC
bin[3] => _.DATAC
bin[4] => _.DATAC
bin[5] => _.DATAC
bin[6] => _.DATAC
bin[7] => _.DATAC
bin[8] => _.DATAC
bin[9] => _.DATAC
bin[10] => _.DATAC
bin[11] => _.DATAC
bin[12] => _.DATAC
bin[13] => _.DATAC
bin[14] => _.DATAC
bin[15] => _.DATAC
bin[16] => _.DATAC
bin[17] => _.DATAC
bin[18] => _.DATAC
bin[19] => _.DATAC
bin[20] => _.DATAC
bin[21] => _.DATAC
bin[22] => _.DATAC
bin[23] => _.DATAC
bin[24] => _.DATAC
bin[25] => _.DATAC
bin[26] => _.DATAC
bin[27] => _.DATAC
bin[28] => _.DATAC
bin[29] => _.DATAC
bin[30] => _.DATAC
bin[30] => _.DATAC
bin[30] => _.DATAC
cin[0] => _.DATAB
cin[1] => _.DATAB
cin[2] => _.DATAB
cin[3] => _.DATAB
cin[4] => _.DATAB
cin[5] => _.DATAB
cin[6] => _.DATAB
cin[7] => _.DATAB
cin[8] => _.DATAB
cin[9] => _.DATAB
cin[10] => _.DATAB
cin[11] => _.DATAB
cin[12] => _.DATAB
cin[13] => _.DATAB
cin[14] => _.DATAB
cin[15] => _.DATAB
cin[16] => _.DATAB
cin[17] => _.DATAB
cin[18] => _.DATAB
cin[19] => _.DATAB
cin[20] => _.DATAB
cin[21] => _.DATAB
cin[22] => _.DATAB
cin[23] => _.DATAB
cin[24] => _.DATAB
cin[25] => _.DATAB
cin[26] => _.DATAB
cin[27] => _.DATAB
cin[28] => _.DATAB
cin[29] => _.DATAB
cin[30] => _.DATAB
cin[30] => _.DATAB
cin[30] => _.DATAB
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_1_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => _.DATAD
ain[1] => _.DATAD
ain[2] => _.DATAD
ain[3] => _.DATAD
ain[4] => _.DATAD
ain[5] => _.DATAD
ain[6] => _.DATAD
ain[7] => _.DATAD
ain[8] => _.DATAD
ain[9] => _.DATAD
ain[10] => _.DATAD
ain[11] => _.DATAD
ain[12] => _.DATAD
ain[13] => _.DATAD
ain[14] => _.DATAD
ain[15] => _.DATAD
ain[16] => _.DATAD
ain[17] => _.DATAD
ain[18] => _.DATAD
ain[19] => _.DATAD
ain[20] => _.DATAD
ain[21] => _.DATAD
ain[22] => _.DATAD
ain[23] => _.DATAD
ain[24] => _.DATAD
ain[25] => _.DATAD
ain[26] => _.DATAD
ain[27] => _.DATAD
ain[28] => _.DATAD
ain[29] => _.DATAD
ain[30] => _.DATAD
ain[30] => _.DATAD
ain[30] => _.DATAD
bin[0] => _.DATAC
bin[1] => _.DATAC
bin[2] => _.DATAC
bin[3] => _.DATAC
bin[4] => _.DATAC
bin[5] => _.DATAC
bin[6] => _.DATAC
bin[7] => _.DATAC
bin[8] => _.DATAC
bin[9] => _.DATAC
bin[10] => _.DATAC
bin[11] => _.DATAC
bin[12] => _.DATAC
bin[13] => _.DATAC
bin[14] => _.DATAC
bin[15] => _.DATAC
bin[16] => _.DATAC
bin[17] => _.DATAC
bin[18] => _.DATAC
bin[19] => _.DATAC
bin[20] => _.DATAC
bin[21] => _.DATAC
bin[22] => _.DATAC
bin[23] => _.DATAC
bin[24] => _.DATAC
bin[25] => _.DATAC
bin[26] => _.DATAC
bin[27] => _.DATAC
bin[28] => _.DATAC
bin[29] => _.DATAC
bin[30] => _.DATAC
bin[30] => _.DATAC
bin[30] => _.DATAC
cin[0] => _.DATAB
cin[1] => _.DATAB
cin[2] => _.DATAB
cin[3] => _.DATAB
cin[4] => _.DATAB
cin[5] => _.DATAB
cin[6] => _.DATAB
cin[7] => _.DATAB
cin[8] => _.DATAB
cin[9] => _.DATAB
cin[10] => _.DATAB
cin[11] => _.DATAB
cin[12] => _.DATAB
cin[13] => _.DATAB
cin[14] => _.DATAB
cin[15] => _.DATAB
cin[16] => _.DATAB
cin[17] => _.DATAB
cin[18] => _.DATAB
cin[19] => _.DATAB
cin[20] => _.DATAB
cin[21] => _.DATAB
cin[22] => _.DATAB
cin[23] => _.DATAB
cin[24] => _.DATAB
cin[25] => _.DATAB
cin[26] => _.DATAB
cin[27] => _.DATAB
cin[28] => _.DATAB
cin[29] => _.DATAB
cin[30] => _.DATAB
cin[30] => _.DATAB
cin[30] => _.DATAB
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_1_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => _.DATAD
ain[1] => _.DATAD
ain[2] => _.DATAD
ain[3] => _.DATAD
ain[4] => _.DATAD
ain[5] => _.DATAD
ain[6] => _.DATAD
ain[7] => _.DATAD
ain[8] => _.DATAD
ain[9] => _.DATAD
ain[10] => _.DATAD
ain[11] => _.DATAD
ain[12] => _.DATAD
ain[13] => _.DATAD
ain[14] => _.DATAD
ain[15] => _.DATAD
ain[16] => _.DATAD
ain[17] => _.DATAD
ain[18] => _.DATAD
ain[19] => _.DATAD
ain[20] => _.DATAD
ain[21] => _.DATAD
ain[22] => _.DATAD
ain[23] => _.DATAD
ain[24] => _.DATAD
ain[25] => _.DATAD
ain[26] => _.DATAD
ain[27] => _.DATAD
ain[28] => _.DATAD
ain[29] => _.DATAD
ain[30] => _.DATAD
ain[30] => _.DATAD
ain[30] => _.DATAD
bin[0] => _.DATAC
bin[1] => _.DATAC
bin[2] => _.DATAC
bin[3] => _.DATAC
bin[4] => _.DATAC
bin[5] => _.DATAC
bin[6] => _.DATAC
bin[7] => _.DATAC
bin[8] => _.DATAC
bin[9] => _.DATAC
bin[10] => _.DATAC
bin[11] => _.DATAC
bin[12] => _.DATAC
bin[13] => _.DATAC
bin[14] => _.DATAC
bin[15] => _.DATAC
bin[16] => _.DATAC
bin[17] => _.DATAC
bin[18] => _.DATAC
bin[19] => _.DATAC
bin[20] => _.DATAC
bin[21] => _.DATAC
bin[22] => _.DATAC
bin[23] => _.DATAC
bin[24] => _.DATAC
bin[25] => _.DATAC
bin[26] => _.DATAC
bin[27] => _.DATAC
bin[28] => _.DATAC
bin[29] => _.DATAC
bin[30] => _.DATAC
bin[30] => _.DATAC
bin[30] => _.DATAC
cin[0] => _.DATAB
cin[1] => _.DATAB
cin[2] => _.DATAB
cin[3] => _.DATAB
cin[4] => _.DATAB
cin[5] => _.DATAB
cin[6] => _.DATAB
cin[7] => _.DATAB
cin[8] => _.DATAB
cin[9] => _.DATAB
cin[10] => _.DATAB
cin[11] => _.DATAB
cin[12] => _.DATAB
cin[13] => _.DATAB
cin[14] => _.DATAB
cin[15] => _.DATAB
cin[16] => _.DATAB
cin[17] => _.DATAB
cin[18] => _.DATAB
cin[19] => _.DATAB
cin[20] => _.DATAB
cin[21] => _.DATAB
cin[22] => _.DATAB
cin[23] => _.DATAB
cin[24] => _.DATAB
cin[25] => _.DATAB
cin[26] => _.DATAB
cin[27] => _.DATAB
cin[28] => _.DATAB
cin[29] => _.DATAB
cin[30] => _.DATAB
cin[30] => _.DATAB
cin[30] => _.DATAB
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_1_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
clk => pipe[0][34].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
gclk_en => pipe[0][34].ENA
ain[0] => _.DATAD
ain[1] => _.DATAD
ain[2] => _.DATAD
ain[3] => _.DATAD
ain[4] => _.DATAD
ain[5] => _.DATAD
ain[6] => _.DATAD
ain[7] => _.DATAD
ain[8] => _.DATAD
ain[9] => _.DATAD
ain[10] => _.DATAD
ain[11] => _.DATAD
ain[12] => _.DATAD
ain[13] => _.DATAD
ain[14] => _.DATAD
ain[15] => _.DATAD
ain[16] => _.DATAD
ain[17] => _.DATAD
ain[18] => _.DATAD
ain[19] => _.DATAD
ain[20] => _.DATAD
ain[21] => _.DATAD
ain[22] => _.DATAD
ain[23] => _.DATAD
ain[24] => _.DATAD
ain[25] => _.DATAD
ain[26] => _.DATAD
ain[27] => _.DATAD
ain[28] => _.DATAD
ain[29] => _.DATAD
ain[30] => _.DATAD
ain[31] => _.DATAD
ain[32] => _.DATAD
ain[32] => _.DATAD
ain[32] => _.DATAD
bin[0] => _.DATAC
bin[1] => _.DATAC
bin[2] => _.DATAC
bin[3] => _.DATAC
bin[4] => _.DATAC
bin[5] => _.DATAC
bin[6] => _.DATAC
bin[7] => _.DATAC
bin[8] => _.DATAC
bin[9] => _.DATAC
bin[10] => _.DATAC
bin[11] => _.DATAC
bin[12] => _.DATAC
bin[13] => _.DATAC
bin[14] => _.DATAC
bin[15] => _.DATAC
bin[16] => _.DATAC
bin[17] => _.DATAC
bin[18] => _.DATAC
bin[19] => _.DATAC
bin[20] => _.DATAC
bin[21] => _.DATAC
bin[22] => _.DATAC
bin[23] => _.DATAC
bin[24] => _.DATAC
bin[25] => _.DATAC
bin[26] => _.DATAC
bin[27] => _.DATAC
bin[28] => _.DATAC
bin[29] => _.DATAC
bin[30] => _.DATAC
bin[31] => _.DATAC
bin[32] => _.DATAC
bin[32] => _.DATAC
bin[32] => _.DATAC
cin[0] => _.DATAB
cin[1] => _.DATAB
cin[2] => _.DATAB
cin[3] => _.DATAB
cin[4] => _.DATAB
cin[5] => _.DATAB
cin[6] => _.DATAB
cin[7] => _.DATAB
cin[8] => _.DATAB
cin[9] => _.DATAB
cin[10] => _.DATAB
cin[11] => _.DATAB
cin[12] => _.DATAB
cin[13] => _.DATAB
cin[14] => _.DATAB
cin[15] => _.DATAB
cin[16] => _.DATAB
cin[17] => _.DATAB
cin[18] => _.DATAB
cin[19] => _.DATAB
cin[20] => _.DATAB
cin[21] => _.DATAB
cin[22] => _.DATAB
cin[23] => _.DATAB
cin[24] => _.DATAB
cin[25] => _.DATAB
cin[26] => _.DATAB
cin[27] => _.DATAB
cin[28] => _.DATAB
cin[29] => _.DATAB
cin[30] => _.DATAB
cin[31] => _.DATAB
cin[32] => _.DATAB
cin[32] => _.DATAB
cin[32] => _.DATAB
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE
res[34] <= pipe[0][34].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_2_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => _.DATAD
ain[1] => _.DATAD
ain[2] => _.DATAD
ain[3] => _.DATAD
ain[4] => _.DATAD
ain[5] => _.DATAD
ain[6] => _.DATAD
ain[7] => _.DATAD
ain[8] => _.DATAD
ain[9] => _.DATAD
ain[10] => _.DATAD
ain[11] => _.DATAD
ain[12] => _.DATAD
ain[13] => _.DATAD
ain[14] => _.DATAD
ain[15] => _.DATAD
ain[16] => _.DATAD
ain[17] => _.DATAD
ain[18] => _.DATAD
ain[19] => _.DATAD
ain[20] => _.DATAD
ain[21] => _.DATAD
ain[22] => _.DATAD
ain[23] => _.DATAD
ain[24] => _.DATAD
ain[25] => _.DATAD
ain[26] => _.DATAD
ain[27] => _.DATAD
ain[28] => _.DATAD
ain[29] => _.DATAD
ain[30] => _.DATAD
ain[30] => _.DATAD
ain[30] => _.DATAD
bin[0] => _.DATAC
bin[1] => _.DATAC
bin[2] => _.DATAC
bin[3] => _.DATAC
bin[4] => _.DATAC
bin[5] => _.DATAC
bin[6] => _.DATAC
bin[7] => _.DATAC
bin[8] => _.DATAC
bin[9] => _.DATAC
bin[10] => _.DATAC
bin[11] => _.DATAC
bin[12] => _.DATAC
bin[13] => _.DATAC
bin[14] => _.DATAC
bin[15] => _.DATAC
bin[16] => _.DATAC
bin[17] => _.DATAC
bin[18] => _.DATAC
bin[19] => _.DATAC
bin[20] => _.DATAC
bin[21] => _.DATAC
bin[22] => _.DATAC
bin[23] => _.DATAC
bin[24] => _.DATAC
bin[25] => _.DATAC
bin[26] => _.DATAC
bin[27] => _.DATAC
bin[28] => _.DATAC
bin[29] => _.DATAC
bin[30] => _.DATAC
bin[30] => _.DATAC
bin[30] => _.DATAC
cin[0] => _.DATAB
cin[1] => _.DATAB
cin[2] => _.DATAB
cin[3] => _.DATAB
cin[4] => _.DATAB
cin[5] => _.DATAB
cin[6] => _.DATAB
cin[7] => _.DATAB
cin[8] => _.DATAB
cin[9] => _.DATAB
cin[10] => _.DATAB
cin[11] => _.DATAB
cin[12] => _.DATAB
cin[13] => _.DATAB
cin[14] => _.DATAB
cin[15] => _.DATAB
cin[16] => _.DATAB
cin[17] => _.DATAB
cin[18] => _.DATAB
cin[19] => _.DATAB
cin[20] => _.DATAB
cin[21] => _.DATAB
cin[22] => _.DATAB
cin[23] => _.DATAB
cin[24] => _.DATAB
cin[25] => _.DATAB
cin[26] => _.DATAB
cin[27] => _.DATAB
cin[28] => _.DATAB
cin[29] => _.DATAB
cin[30] => _.DATAB
cin[30] => _.DATAB
cin[30] => _.DATAB
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_2_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => _.DATAD
ain[1] => _.DATAD
ain[2] => _.DATAD
ain[3] => _.DATAD
ain[4] => _.DATAD
ain[5] => _.DATAD
ain[6] => _.DATAD
ain[7] => _.DATAD
ain[8] => _.DATAD
ain[9] => _.DATAD
ain[10] => _.DATAD
ain[11] => _.DATAD
ain[12] => _.DATAD
ain[13] => _.DATAD
ain[14] => _.DATAD
ain[15] => _.DATAD
ain[16] => _.DATAD
ain[17] => _.DATAD
ain[18] => _.DATAD
ain[19] => _.DATAD
ain[20] => _.DATAD
ain[21] => _.DATAD
ain[22] => _.DATAD
ain[23] => _.DATAD
ain[24] => _.DATAD
ain[25] => _.DATAD
ain[26] => _.DATAD
ain[27] => _.DATAD
ain[28] => _.DATAD
ain[29] => _.DATAD
ain[30] => _.DATAD
ain[30] => _.DATAD
ain[30] => _.DATAD
bin[0] => _.DATAC
bin[1] => _.DATAC
bin[2] => _.DATAC
bin[3] => _.DATAC
bin[4] => _.DATAC
bin[5] => _.DATAC
bin[6] => _.DATAC
bin[7] => _.DATAC
bin[8] => _.DATAC
bin[9] => _.DATAC
bin[10] => _.DATAC
bin[11] => _.DATAC
bin[12] => _.DATAC
bin[13] => _.DATAC
bin[14] => _.DATAC
bin[15] => _.DATAC
bin[16] => _.DATAC
bin[17] => _.DATAC
bin[18] => _.DATAC
bin[19] => _.DATAC
bin[20] => _.DATAC
bin[21] => _.DATAC
bin[22] => _.DATAC
bin[23] => _.DATAC
bin[24] => _.DATAC
bin[25] => _.DATAC
bin[26] => _.DATAC
bin[27] => _.DATAC
bin[28] => _.DATAC
bin[29] => _.DATAC
bin[30] => _.DATAC
bin[30] => _.DATAC
bin[30] => _.DATAC
cin[0] => _.DATAB
cin[1] => _.DATAB
cin[2] => _.DATAB
cin[3] => _.DATAB
cin[4] => _.DATAB
cin[5] => _.DATAB
cin[6] => _.DATAB
cin[7] => _.DATAB
cin[8] => _.DATAB
cin[9] => _.DATAB
cin[10] => _.DATAB
cin[11] => _.DATAB
cin[12] => _.DATAB
cin[13] => _.DATAB
cin[14] => _.DATAB
cin[15] => _.DATAB
cin[16] => _.DATAB
cin[17] => _.DATAB
cin[18] => _.DATAB
cin[19] => _.DATAB
cin[20] => _.DATAB
cin[21] => _.DATAB
cin[22] => _.DATAB
cin[23] => _.DATAB
cin[24] => _.DATAB
cin[25] => _.DATAB
cin[26] => _.DATAB
cin[27] => _.DATAB
cin[28] => _.DATAB
cin[29] => _.DATAB
cin[30] => _.DATAB
cin[30] => _.DATAB
cin[30] => _.DATAB
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_2_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => _.DATAD
ain[1] => _.DATAD
ain[2] => _.DATAD
ain[3] => _.DATAD
ain[4] => _.DATAD
ain[5] => _.DATAD
ain[6] => _.DATAD
ain[7] => _.DATAD
ain[8] => _.DATAD
ain[9] => _.DATAD
ain[10] => _.DATAD
ain[11] => _.DATAD
ain[12] => _.DATAD
ain[13] => _.DATAD
ain[14] => _.DATAD
ain[15] => _.DATAD
ain[16] => _.DATAD
ain[17] => _.DATAD
ain[18] => _.DATAD
ain[19] => _.DATAD
ain[20] => _.DATAD
ain[21] => _.DATAD
ain[22] => _.DATAD
ain[23] => _.DATAD
ain[24] => _.DATAD
ain[25] => _.DATAD
ain[26] => _.DATAD
ain[27] => _.DATAD
ain[28] => _.DATAD
ain[29] => _.DATAD
ain[30] => _.DATAD
ain[30] => _.DATAD
ain[30] => _.DATAD
bin[0] => _.DATAC
bin[1] => _.DATAC
bin[2] => _.DATAC
bin[3] => _.DATAC
bin[4] => _.DATAC
bin[5] => _.DATAC
bin[6] => _.DATAC
bin[7] => _.DATAC
bin[8] => _.DATAC
bin[9] => _.DATAC
bin[10] => _.DATAC
bin[11] => _.DATAC
bin[12] => _.DATAC
bin[13] => _.DATAC
bin[14] => _.DATAC
bin[15] => _.DATAC
bin[16] => _.DATAC
bin[17] => _.DATAC
bin[18] => _.DATAC
bin[19] => _.DATAC
bin[20] => _.DATAC
bin[21] => _.DATAC
bin[22] => _.DATAC
bin[23] => _.DATAC
bin[24] => _.DATAC
bin[25] => _.DATAC
bin[26] => _.DATAC
bin[27] => _.DATAC
bin[28] => _.DATAC
bin[29] => _.DATAC
bin[30] => _.DATAC
bin[30] => _.DATAC
bin[30] => _.DATAC
cin[0] => _.DATAB
cin[1] => _.DATAB
cin[2] => _.DATAB
cin[3] => _.DATAB
cin[4] => _.DATAB
cin[5] => _.DATAB
cin[6] => _.DATAB
cin[7] => _.DATAB
cin[8] => _.DATAB
cin[9] => _.DATAB
cin[10] => _.DATAB
cin[11] => _.DATAB
cin[12] => _.DATAB
cin[13] => _.DATAB
cin[14] => _.DATAB
cin[15] => _.DATAB
cin[16] => _.DATAB
cin[17] => _.DATAB
cin[18] => _.DATAB
cin[19] => _.DATAB
cin[20] => _.DATAB
cin[21] => _.DATAB
cin[22] => _.DATAB
cin[23] => _.DATAB
cin[24] => _.DATAB
cin[25] => _.DATAB
cin[26] => _.DATAB
cin[27] => _.DATAB
cin[28] => _.DATAB
cin[29] => _.DATAB
cin[30] => _.DATAB
cin[30] => _.DATAB
cin[30] => _.DATAB
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_2_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
clk => pipe[0][34].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
gclk_en => pipe[0][34].ENA
ain[0] => _.DATAD
ain[1] => _.DATAD
ain[2] => _.DATAD
ain[3] => _.DATAD
ain[4] => _.DATAD
ain[5] => _.DATAD
ain[6] => _.DATAD
ain[7] => _.DATAD
ain[8] => _.DATAD
ain[9] => _.DATAD
ain[10] => _.DATAD
ain[11] => _.DATAD
ain[12] => _.DATAD
ain[13] => _.DATAD
ain[14] => _.DATAD
ain[15] => _.DATAD
ain[16] => _.DATAD
ain[17] => _.DATAD
ain[18] => _.DATAD
ain[19] => _.DATAD
ain[20] => _.DATAD
ain[21] => _.DATAD
ain[22] => _.DATAD
ain[23] => _.DATAD
ain[24] => _.DATAD
ain[25] => _.DATAD
ain[26] => _.DATAD
ain[27] => _.DATAD
ain[28] => _.DATAD
ain[29] => _.DATAD
ain[30] => _.DATAD
ain[31] => _.DATAD
ain[32] => _.DATAD
ain[32] => _.DATAD
ain[32] => _.DATAD
bin[0] => _.DATAC
bin[1] => _.DATAC
bin[2] => _.DATAC
bin[3] => _.DATAC
bin[4] => _.DATAC
bin[5] => _.DATAC
bin[6] => _.DATAC
bin[7] => _.DATAC
bin[8] => _.DATAC
bin[9] => _.DATAC
bin[10] => _.DATAC
bin[11] => _.DATAC
bin[12] => _.DATAC
bin[13] => _.DATAC
bin[14] => _.DATAC
bin[15] => _.DATAC
bin[16] => _.DATAC
bin[17] => _.DATAC
bin[18] => _.DATAC
bin[19] => _.DATAC
bin[20] => _.DATAC
bin[21] => _.DATAC
bin[22] => _.DATAC
bin[23] => _.DATAC
bin[24] => _.DATAC
bin[25] => _.DATAC
bin[26] => _.DATAC
bin[27] => _.DATAC
bin[28] => _.DATAC
bin[29] => _.DATAC
bin[30] => _.DATAC
bin[31] => _.DATAC
bin[32] => _.DATAC
bin[32] => _.DATAC
bin[32] => _.DATAC
cin[0] => _.DATAB
cin[1] => _.DATAB
cin[2] => _.DATAB
cin[3] => _.DATAB
cin[4] => _.DATAB
cin[5] => _.DATAB
cin[6] => _.DATAB
cin[7] => _.DATAB
cin[8] => _.DATAB
cin[9] => _.DATAB
cin[10] => _.DATAB
cin[11] => _.DATAB
cin[12] => _.DATAB
cin[13] => _.DATAB
cin[14] => _.DATAB
cin[15] => _.DATAB
cin[16] => _.DATAB
cin[17] => _.DATAB
cin[18] => _.DATAB
cin[19] => _.DATAB
cin[20] => _.DATAB
cin[21] => _.DATAB
cin[22] => _.DATAB
cin[23] => _.DATAB
cin[24] => _.DATAB
cin[25] => _.DATAB
cin[26] => _.DATAB
cin[27] => _.DATAB
cin[28] => _.DATAB
cin[29] => _.DATAB
cin[30] => _.DATAB
cin[31] => _.DATAB
cin[32] => _.DATAB
cin[32] => _.DATAB
cin[32] => _.DATAB
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE
res[34] <= pipe[0][34].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_3_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => _.DATAD
ain[1] => _.DATAD
ain[2] => _.DATAD
ain[3] => _.DATAD
ain[4] => _.DATAD
ain[5] => _.DATAD
ain[6] => _.DATAD
ain[7] => _.DATAD
ain[8] => _.DATAD
ain[9] => _.DATAD
ain[10] => _.DATAD
ain[11] => _.DATAD
ain[12] => _.DATAD
ain[13] => _.DATAD
ain[14] => _.DATAD
ain[15] => _.DATAD
ain[16] => _.DATAD
ain[17] => _.DATAD
ain[18] => _.DATAD
ain[19] => _.DATAD
ain[20] => _.DATAD
ain[21] => _.DATAD
ain[22] => _.DATAD
ain[23] => _.DATAD
ain[24] => _.DATAD
ain[25] => _.DATAD
ain[26] => _.DATAD
ain[27] => _.DATAD
ain[28] => _.DATAD
ain[29] => _.DATAD
ain[30] => _.DATAD
ain[30] => _.DATAD
ain[30] => _.DATAD
bin[0] => _.DATAC
bin[1] => _.DATAC
bin[2] => _.DATAC
bin[3] => _.DATAC
bin[4] => _.DATAC
bin[5] => _.DATAC
bin[6] => _.DATAC
bin[7] => _.DATAC
bin[8] => _.DATAC
bin[9] => _.DATAC
bin[10] => _.DATAC
bin[11] => _.DATAC
bin[12] => _.DATAC
bin[13] => _.DATAC
bin[14] => _.DATAC
bin[15] => _.DATAC
bin[16] => _.DATAC
bin[17] => _.DATAC
bin[18] => _.DATAC
bin[19] => _.DATAC
bin[20] => _.DATAC
bin[21] => _.DATAC
bin[22] => _.DATAC
bin[23] => _.DATAC
bin[24] => _.DATAC
bin[25] => _.DATAC
bin[26] => _.DATAC
bin[27] => _.DATAC
bin[28] => _.DATAC
bin[29] => _.DATAC
bin[30] => _.DATAC
bin[30] => _.DATAC
bin[30] => _.DATAC
cin[0] => _.DATAB
cin[1] => _.DATAB
cin[2] => _.DATAB
cin[3] => _.DATAB
cin[4] => _.DATAB
cin[5] => _.DATAB
cin[6] => _.DATAB
cin[7] => _.DATAB
cin[8] => _.DATAB
cin[9] => _.DATAB
cin[10] => _.DATAB
cin[11] => _.DATAB
cin[12] => _.DATAB
cin[13] => _.DATAB
cin[14] => _.DATAB
cin[15] => _.DATAB
cin[16] => _.DATAB
cin[17] => _.DATAB
cin[18] => _.DATAB
cin[19] => _.DATAB
cin[20] => _.DATAB
cin[21] => _.DATAB
cin[22] => _.DATAB
cin[23] => _.DATAB
cin[24] => _.DATAB
cin[25] => _.DATAB
cin[26] => _.DATAB
cin[27] => _.DATAB
cin[28] => _.DATAB
cin[29] => _.DATAB
cin[30] => _.DATAB
cin[30] => _.DATAB
cin[30] => _.DATAB
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_3_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => _.DATAD
ain[1] => _.DATAD
ain[2] => _.DATAD
ain[3] => _.DATAD
ain[4] => _.DATAD
ain[5] => _.DATAD
ain[6] => _.DATAD
ain[7] => _.DATAD
ain[8] => _.DATAD
ain[9] => _.DATAD
ain[10] => _.DATAD
ain[11] => _.DATAD
ain[12] => _.DATAD
ain[13] => _.DATAD
ain[14] => _.DATAD
ain[15] => _.DATAD
ain[16] => _.DATAD
ain[17] => _.DATAD
ain[18] => _.DATAD
ain[19] => _.DATAD
ain[20] => _.DATAD
ain[21] => _.DATAD
ain[22] => _.DATAD
ain[23] => _.DATAD
ain[24] => _.DATAD
ain[25] => _.DATAD
ain[26] => _.DATAD
ain[27] => _.DATAD
ain[28] => _.DATAD
ain[29] => _.DATAD
ain[30] => _.DATAD
ain[30] => _.DATAD
ain[30] => _.DATAD
bin[0] => _.DATAC
bin[1] => _.DATAC
bin[2] => _.DATAC
bin[3] => _.DATAC
bin[4] => _.DATAC
bin[5] => _.DATAC
bin[6] => _.DATAC
bin[7] => _.DATAC
bin[8] => _.DATAC
bin[9] => _.DATAC
bin[10] => _.DATAC
bin[11] => _.DATAC
bin[12] => _.DATAC
bin[13] => _.DATAC
bin[14] => _.DATAC
bin[15] => _.DATAC
bin[16] => _.DATAC
bin[17] => _.DATAC
bin[18] => _.DATAC
bin[19] => _.DATAC
bin[20] => _.DATAC
bin[21] => _.DATAC
bin[22] => _.DATAC
bin[23] => _.DATAC
bin[24] => _.DATAC
bin[25] => _.DATAC
bin[26] => _.DATAC
bin[27] => _.DATAC
bin[28] => _.DATAC
bin[29] => _.DATAC
bin[30] => _.DATAC
bin[30] => _.DATAC
bin[30] => _.DATAC
cin[0] => _.DATAB
cin[1] => _.DATAB
cin[2] => _.DATAB
cin[3] => _.DATAB
cin[4] => _.DATAB
cin[5] => _.DATAB
cin[6] => _.DATAB
cin[7] => _.DATAB
cin[8] => _.DATAB
cin[9] => _.DATAB
cin[10] => _.DATAB
cin[11] => _.DATAB
cin[12] => _.DATAB
cin[13] => _.DATAB
cin[14] => _.DATAB
cin[15] => _.DATAB
cin[16] => _.DATAB
cin[17] => _.DATAB
cin[18] => _.DATAB
cin[19] => _.DATAB
cin[20] => _.DATAB
cin[21] => _.DATAB
cin[22] => _.DATAB
cin[23] => _.DATAB
cin[24] => _.DATAB
cin[25] => _.DATAB
cin[26] => _.DATAB
cin[27] => _.DATAB
cin[28] => _.DATAB
cin[29] => _.DATAB
cin[30] => _.DATAB
cin[30] => _.DATAB
cin[30] => _.DATAB
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_3_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => _.DATAD
ain[1] => _.DATAD
ain[2] => _.DATAD
ain[3] => _.DATAD
ain[4] => _.DATAD
ain[5] => _.DATAD
ain[6] => _.DATAD
ain[7] => _.DATAD
ain[8] => _.DATAD
ain[9] => _.DATAD
ain[10] => _.DATAD
ain[11] => _.DATAD
ain[12] => _.DATAD
ain[13] => _.DATAD
ain[14] => _.DATAD
ain[15] => _.DATAD
ain[16] => _.DATAD
ain[17] => _.DATAD
ain[18] => _.DATAD
ain[19] => _.DATAD
ain[20] => _.DATAD
ain[21] => _.DATAD
ain[22] => _.DATAD
ain[23] => _.DATAD
ain[24] => _.DATAD
ain[25] => _.DATAD
ain[26] => _.DATAD
ain[27] => _.DATAD
ain[28] => _.DATAD
ain[29] => _.DATAD
ain[30] => _.DATAD
ain[30] => _.DATAD
ain[30] => _.DATAD
bin[0] => _.DATAC
bin[1] => _.DATAC
bin[2] => _.DATAC
bin[3] => _.DATAC
bin[4] => _.DATAC
bin[5] => _.DATAC
bin[6] => _.DATAC
bin[7] => _.DATAC
bin[8] => _.DATAC
bin[9] => _.DATAC
bin[10] => _.DATAC
bin[11] => _.DATAC
bin[12] => _.DATAC
bin[13] => _.DATAC
bin[14] => _.DATAC
bin[15] => _.DATAC
bin[16] => _.DATAC
bin[17] => _.DATAC
bin[18] => _.DATAC
bin[19] => _.DATAC
bin[20] => _.DATAC
bin[21] => _.DATAC
bin[22] => _.DATAC
bin[23] => _.DATAC
bin[24] => _.DATAC
bin[25] => _.DATAC
bin[26] => _.DATAC
bin[27] => _.DATAC
bin[28] => _.DATAC
bin[29] => _.DATAC
bin[30] => _.DATAC
bin[30] => _.DATAC
bin[30] => _.DATAC
cin[0] => _.DATAB
cin[1] => _.DATAB
cin[2] => _.DATAB
cin[3] => _.DATAB
cin[4] => _.DATAB
cin[5] => _.DATAB
cin[6] => _.DATAB
cin[7] => _.DATAB
cin[8] => _.DATAB
cin[9] => _.DATAB
cin[10] => _.DATAB
cin[11] => _.DATAB
cin[12] => _.DATAB
cin[13] => _.DATAB
cin[14] => _.DATAB
cin[15] => _.DATAB
cin[16] => _.DATAB
cin[17] => _.DATAB
cin[18] => _.DATAB
cin[19] => _.DATAB
cin[20] => _.DATAB
cin[21] => _.DATAB
cin[22] => _.DATAB
cin[23] => _.DATAB
cin[24] => _.DATAB
cin[25] => _.DATAB
cin[26] => _.DATAB
cin[27] => _.DATAB
cin[28] => _.DATAB
cin[29] => _.DATAB
cin[30] => _.DATAB
cin[30] => _.DATAB
cin[30] => _.DATAB
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_3_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
clk => pipe[0][34].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
gclk_en => pipe[0][34].ENA
ain[0] => _.DATAD
ain[1] => _.DATAD
ain[2] => _.DATAD
ain[3] => _.DATAD
ain[4] => _.DATAD
ain[5] => _.DATAD
ain[6] => _.DATAD
ain[7] => _.DATAD
ain[8] => _.DATAD
ain[9] => _.DATAD
ain[10] => _.DATAD
ain[11] => _.DATAD
ain[12] => _.DATAD
ain[13] => _.DATAD
ain[14] => _.DATAD
ain[15] => _.DATAD
ain[16] => _.DATAD
ain[17] => _.DATAD
ain[18] => _.DATAD
ain[19] => _.DATAD
ain[20] => _.DATAD
ain[21] => _.DATAD
ain[22] => _.DATAD
ain[23] => _.DATAD
ain[24] => _.DATAD
ain[25] => _.DATAD
ain[26] => _.DATAD
ain[27] => _.DATAD
ain[28] => _.DATAD
ain[29] => _.DATAD
ain[30] => _.DATAD
ain[31] => _.DATAD
ain[32] => _.DATAD
ain[32] => _.DATAD
ain[32] => _.DATAD
bin[0] => _.DATAC
bin[1] => _.DATAC
bin[2] => _.DATAC
bin[3] => _.DATAC
bin[4] => _.DATAC
bin[5] => _.DATAC
bin[6] => _.DATAC
bin[7] => _.DATAC
bin[8] => _.DATAC
bin[9] => _.DATAC
bin[10] => _.DATAC
bin[11] => _.DATAC
bin[12] => _.DATAC
bin[13] => _.DATAC
bin[14] => _.DATAC
bin[15] => _.DATAC
bin[16] => _.DATAC
bin[17] => _.DATAC
bin[18] => _.DATAC
bin[19] => _.DATAC
bin[20] => _.DATAC
bin[21] => _.DATAC
bin[22] => _.DATAC
bin[23] => _.DATAC
bin[24] => _.DATAC
bin[25] => _.DATAC
bin[26] => _.DATAC
bin[27] => _.DATAC
bin[28] => _.DATAC
bin[29] => _.DATAC
bin[30] => _.DATAC
bin[31] => _.DATAC
bin[32] => _.DATAC
bin[32] => _.DATAC
bin[32] => _.DATAC
cin[0] => _.DATAB
cin[1] => _.DATAB
cin[2] => _.DATAB
cin[3] => _.DATAB
cin[4] => _.DATAB
cin[5] => _.DATAB
cin[6] => _.DATAB
cin[7] => _.DATAB
cin[8] => _.DATAB
cin[9] => _.DATAB
cin[10] => _.DATAB
cin[11] => _.DATAB
cin[12] => _.DATAB
cin[13] => _.DATAB
cin[14] => _.DATAB
cin[15] => _.DATAB
cin[16] => _.DATAB
cin[17] => _.DATAB
cin[18] => _.DATAB
cin[19] => _.DATAB
cin[20] => _.DATAB
cin[21] => _.DATAB
cin[22] => _.DATAB
cin[23] => _.DATAB
cin[24] => _.DATAB
cin[25] => _.DATAB
cin[26] => _.DATAB
cin[27] => _.DATAB
cin[28] => _.DATAB
cin[29] => _.DATAB
cin[30] => _.DATAB
cin[31] => _.DATAB
cin[32] => _.DATAB
cin[32] => _.DATAB
cin[32] => _.DATAB
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE
res[34] <= pipe[0][34].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_4_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => _.DATAD
ain[1] => _.DATAD
ain[2] => _.DATAD
ain[3] => _.DATAD
ain[4] => _.DATAD
ain[5] => _.DATAD
ain[6] => _.DATAD
ain[7] => _.DATAD
ain[8] => _.DATAD
ain[9] => _.DATAD
ain[10] => _.DATAD
ain[11] => _.DATAD
ain[12] => _.DATAD
ain[13] => _.DATAD
ain[14] => _.DATAD
ain[15] => _.DATAD
ain[16] => _.DATAD
ain[17] => _.DATAD
ain[18] => _.DATAD
ain[19] => _.DATAD
ain[20] => _.DATAD
ain[21] => _.DATAD
ain[22] => _.DATAD
ain[23] => _.DATAD
ain[24] => _.DATAD
ain[25] => _.DATAD
ain[26] => _.DATAD
ain[27] => _.DATAD
ain[28] => _.DATAD
ain[29] => _.DATAD
ain[30] => _.DATAD
ain[30] => _.DATAD
ain[30] => _.DATAD
bin[0] => _.DATAC
bin[1] => _.DATAC
bin[2] => _.DATAC
bin[3] => _.DATAC
bin[4] => _.DATAC
bin[5] => _.DATAC
bin[6] => _.DATAC
bin[7] => _.DATAC
bin[8] => _.DATAC
bin[9] => _.DATAC
bin[10] => _.DATAC
bin[11] => _.DATAC
bin[12] => _.DATAC
bin[13] => _.DATAC
bin[14] => _.DATAC
bin[15] => _.DATAC
bin[16] => _.DATAC
bin[17] => _.DATAC
bin[18] => _.DATAC
bin[19] => _.DATAC
bin[20] => _.DATAC
bin[21] => _.DATAC
bin[22] => _.DATAC
bin[23] => _.DATAC
bin[24] => _.DATAC
bin[25] => _.DATAC
bin[26] => _.DATAC
bin[27] => _.DATAC
bin[28] => _.DATAC
bin[29] => _.DATAC
bin[30] => _.DATAC
bin[30] => _.DATAC
bin[30] => _.DATAC
cin[0] => _.DATAB
cin[1] => _.DATAB
cin[2] => _.DATAB
cin[3] => _.DATAB
cin[4] => _.DATAB
cin[5] => _.DATAB
cin[6] => _.DATAB
cin[7] => _.DATAB
cin[8] => _.DATAB
cin[9] => _.DATAB
cin[10] => _.DATAB
cin[11] => _.DATAB
cin[12] => _.DATAB
cin[13] => _.DATAB
cin[14] => _.DATAB
cin[15] => _.DATAB
cin[16] => _.DATAB
cin[17] => _.DATAB
cin[18] => _.DATAB
cin[19] => _.DATAB
cin[20] => _.DATAB
cin[21] => _.DATAB
cin[22] => _.DATAB
cin[23] => _.DATAB
cin[24] => _.DATAB
cin[25] => _.DATAB
cin[26] => _.DATAB
cin[27] => _.DATAB
cin[28] => _.DATAB
cin[29] => _.DATAB
cin[30] => _.DATAB
cin[30] => _.DATAB
cin[30] => _.DATAB
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_4_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => _.DATAD
ain[1] => _.DATAD
ain[2] => _.DATAD
ain[3] => _.DATAD
ain[4] => _.DATAD
ain[5] => _.DATAD
ain[6] => _.DATAD
ain[7] => _.DATAD
ain[8] => _.DATAD
ain[9] => _.DATAD
ain[10] => _.DATAD
ain[11] => _.DATAD
ain[12] => _.DATAD
ain[13] => _.DATAD
ain[14] => _.DATAD
ain[15] => _.DATAD
ain[16] => _.DATAD
ain[17] => _.DATAD
ain[18] => _.DATAD
ain[19] => _.DATAD
ain[20] => _.DATAD
ain[21] => _.DATAD
ain[22] => _.DATAD
ain[23] => _.DATAD
ain[24] => _.DATAD
ain[25] => _.DATAD
ain[26] => _.DATAD
ain[27] => _.DATAD
ain[28] => _.DATAD
ain[29] => _.DATAD
ain[30] => _.DATAD
ain[30] => _.DATAD
ain[30] => _.DATAD
bin[0] => _.DATAC
bin[1] => _.DATAC
bin[2] => _.DATAC
bin[3] => _.DATAC
bin[4] => _.DATAC
bin[5] => _.DATAC
bin[6] => _.DATAC
bin[7] => _.DATAC
bin[8] => _.DATAC
bin[9] => _.DATAC
bin[10] => _.DATAC
bin[11] => _.DATAC
bin[12] => _.DATAC
bin[13] => _.DATAC
bin[14] => _.DATAC
bin[15] => _.DATAC
bin[16] => _.DATAC
bin[17] => _.DATAC
bin[18] => _.DATAC
bin[19] => _.DATAC
bin[20] => _.DATAC
bin[21] => _.DATAC
bin[22] => _.DATAC
bin[23] => _.DATAC
bin[24] => _.DATAC
bin[25] => _.DATAC
bin[26] => _.DATAC
bin[27] => _.DATAC
bin[28] => _.DATAC
bin[29] => _.DATAC
bin[30] => _.DATAC
bin[30] => _.DATAC
bin[30] => _.DATAC
cin[0] => _.DATAB
cin[1] => _.DATAB
cin[2] => _.DATAB
cin[3] => _.DATAB
cin[4] => _.DATAB
cin[5] => _.DATAB
cin[6] => _.DATAB
cin[7] => _.DATAB
cin[8] => _.DATAB
cin[9] => _.DATAB
cin[10] => _.DATAB
cin[11] => _.DATAB
cin[12] => _.DATAB
cin[13] => _.DATAB
cin[14] => _.DATAB
cin[15] => _.DATAB
cin[16] => _.DATAB
cin[17] => _.DATAB
cin[18] => _.DATAB
cin[19] => _.DATAB
cin[20] => _.DATAB
cin[21] => _.DATAB
cin[22] => _.DATAB
cin[23] => _.DATAB
cin[24] => _.DATAB
cin[25] => _.DATAB
cin[26] => _.DATAB
cin[27] => _.DATAB
cin[28] => _.DATAB
cin[29] => _.DATAB
cin[30] => _.DATAB
cin[30] => _.DATAB
cin[30] => _.DATAB
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_4_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => _.DATAD
ain[1] => _.DATAD
ain[2] => _.DATAD
ain[3] => _.DATAD
ain[4] => _.DATAD
ain[5] => _.DATAD
ain[6] => _.DATAD
ain[7] => _.DATAD
ain[8] => _.DATAD
ain[9] => _.DATAD
ain[10] => _.DATAD
ain[11] => _.DATAD
ain[12] => _.DATAD
ain[13] => _.DATAD
ain[14] => _.DATAD
ain[15] => _.DATAD
ain[16] => _.DATAD
ain[17] => _.DATAD
ain[18] => _.DATAD
ain[19] => _.DATAD
ain[20] => _.DATAD
ain[21] => _.DATAD
ain[22] => _.DATAD
ain[23] => _.DATAD
ain[24] => _.DATAD
ain[25] => _.DATAD
ain[26] => _.DATAD
ain[27] => _.DATAD
ain[28] => _.DATAD
ain[29] => _.DATAD
ain[30] => _.DATAD
ain[30] => _.DATAD
ain[30] => _.DATAD
bin[0] => _.DATAC
bin[1] => _.DATAC
bin[2] => _.DATAC
bin[3] => _.DATAC
bin[4] => _.DATAC
bin[5] => _.DATAC
bin[6] => _.DATAC
bin[7] => _.DATAC
bin[8] => _.DATAC
bin[9] => _.DATAC
bin[10] => _.DATAC
bin[11] => _.DATAC
bin[12] => _.DATAC
bin[13] => _.DATAC
bin[14] => _.DATAC
bin[15] => _.DATAC
bin[16] => _.DATAC
bin[17] => _.DATAC
bin[18] => _.DATAC
bin[19] => _.DATAC
bin[20] => _.DATAC
bin[21] => _.DATAC
bin[22] => _.DATAC
bin[23] => _.DATAC
bin[24] => _.DATAC
bin[25] => _.DATAC
bin[26] => _.DATAC
bin[27] => _.DATAC
bin[28] => _.DATAC
bin[29] => _.DATAC
bin[30] => _.DATAC
bin[30] => _.DATAC
bin[30] => _.DATAC
cin[0] => _.DATAB
cin[1] => _.DATAB
cin[2] => _.DATAB
cin[3] => _.DATAB
cin[4] => _.DATAB
cin[5] => _.DATAB
cin[6] => _.DATAB
cin[7] => _.DATAB
cin[8] => _.DATAB
cin[9] => _.DATAB
cin[10] => _.DATAB
cin[11] => _.DATAB
cin[12] => _.DATAB
cin[13] => _.DATAB
cin[14] => _.DATAB
cin[15] => _.DATAB
cin[16] => _.DATAB
cin[17] => _.DATAB
cin[18] => _.DATAB
cin[19] => _.DATAB
cin[20] => _.DATAB
cin[21] => _.DATAB
cin[22] => _.DATAB
cin[23] => _.DATAB
cin[24] => _.DATAB
cin[25] => _.DATAB
cin[26] => _.DATAB
cin[27] => _.DATAB
cin[28] => _.DATAB
cin[29] => _.DATAB
cin[30] => _.DATAB
cin[30] => _.DATAB
cin[30] => _.DATAB
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_4_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
clk => pipe[0][34].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
gclk_en => pipe[0][34].ENA
ain[0] => _.DATAD
ain[1] => _.DATAD
ain[2] => _.DATAD
ain[3] => _.DATAD
ain[4] => _.DATAD
ain[5] => _.DATAD
ain[6] => _.DATAD
ain[7] => _.DATAD
ain[8] => _.DATAD
ain[9] => _.DATAD
ain[10] => _.DATAD
ain[11] => _.DATAD
ain[12] => _.DATAD
ain[13] => _.DATAD
ain[14] => _.DATAD
ain[15] => _.DATAD
ain[16] => _.DATAD
ain[17] => _.DATAD
ain[18] => _.DATAD
ain[19] => _.DATAD
ain[20] => _.DATAD
ain[21] => _.DATAD
ain[22] => _.DATAD
ain[23] => _.DATAD
ain[24] => _.DATAD
ain[25] => _.DATAD
ain[26] => _.DATAD
ain[27] => _.DATAD
ain[28] => _.DATAD
ain[29] => _.DATAD
ain[30] => _.DATAD
ain[31] => _.DATAD
ain[32] => _.DATAD
ain[32] => _.DATAD
ain[32] => _.DATAD
bin[0] => _.DATAC
bin[1] => _.DATAC
bin[2] => _.DATAC
bin[3] => _.DATAC
bin[4] => _.DATAC
bin[5] => _.DATAC
bin[6] => _.DATAC
bin[7] => _.DATAC
bin[8] => _.DATAC
bin[9] => _.DATAC
bin[10] => _.DATAC
bin[11] => _.DATAC
bin[12] => _.DATAC
bin[13] => _.DATAC
bin[14] => _.DATAC
bin[15] => _.DATAC
bin[16] => _.DATAC
bin[17] => _.DATAC
bin[18] => _.DATAC
bin[19] => _.DATAC
bin[20] => _.DATAC
bin[21] => _.DATAC
bin[22] => _.DATAC
bin[23] => _.DATAC
bin[24] => _.DATAC
bin[25] => _.DATAC
bin[26] => _.DATAC
bin[27] => _.DATAC
bin[28] => _.DATAC
bin[29] => _.DATAC
bin[30] => _.DATAC
bin[31] => _.DATAC
bin[32] => _.DATAC
bin[32] => _.DATAC
bin[32] => _.DATAC
cin[0] => _.DATAB
cin[1] => _.DATAB
cin[2] => _.DATAB
cin[3] => _.DATAB
cin[4] => _.DATAB
cin[5] => _.DATAB
cin[6] => _.DATAB
cin[7] => _.DATAB
cin[8] => _.DATAB
cin[9] => _.DATAB
cin[10] => _.DATAB
cin[11] => _.DATAB
cin[12] => _.DATAB
cin[13] => _.DATAB
cin[14] => _.DATAB
cin[15] => _.DATAB
cin[16] => _.DATAB
cin[17] => _.DATAB
cin[18] => _.DATAB
cin[19] => _.DATAB
cin[20] => _.DATAB
cin[21] => _.DATAB
cin[22] => _.DATAB
cin[23] => _.DATAB
cin[24] => _.DATAB
cin[25] => _.DATAB
cin[26] => _.DATAB
cin[27] => _.DATAB
cin[28] => _.DATAB
cin[29] => _.DATAB
cin[30] => _.DATAB
cin[31] => _.DATAB
cin[32] => _.DATAB
cin[32] => _.DATAB
cin[32] => _.DATAB
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE
res[34] <= pipe[0][34].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_cen_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
clk => pipe[0][34].CLK
clk => pipe[0][35].CLK
clk => pipe[0][36].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
gclk_en => pipe[0][34].ENA
gclk_en => pipe[0][35].ENA
gclk_en => pipe[0][36].ENA
ain[0] => _.DATAD
ain[1] => _.DATAD
ain[2] => _.DATAD
ain[3] => _.DATAD
ain[4] => _.DATAD
ain[5] => _.DATAD
ain[6] => _.DATAD
ain[7] => _.DATAD
ain[8] => _.DATAD
ain[9] => _.DATAD
ain[10] => _.DATAD
ain[11] => _.DATAD
ain[12] => _.DATAD
ain[13] => _.DATAD
ain[14] => _.DATAD
ain[15] => _.DATAD
ain[16] => _.DATAD
ain[17] => _.DATAD
ain[18] => _.DATAD
ain[19] => _.DATAD
ain[20] => _.DATAD
ain[21] => _.DATAD
ain[22] => _.DATAD
ain[23] => _.DATAD
ain[24] => _.DATAD
ain[25] => _.DATAD
ain[26] => _.DATAD
ain[27] => _.DATAD
ain[28] => _.DATAD
ain[29] => _.DATAD
ain[30] => _.DATAD
ain[31] => _.DATAD
ain[32] => _.DATAD
ain[33] => _.DATAD
ain[34] => _.DATAD
ain[34] => _.DATAD
ain[34] => _.DATAD
bin[0] => _.DATAC
bin[1] => _.DATAC
bin[2] => _.DATAC
bin[3] => _.DATAC
bin[4] => _.DATAC
bin[5] => _.DATAC
bin[6] => _.DATAC
bin[7] => _.DATAC
bin[8] => _.DATAC
bin[9] => _.DATAC
bin[10] => _.DATAC
bin[11] => _.DATAC
bin[12] => _.DATAC
bin[13] => _.DATAC
bin[14] => _.DATAC
bin[15] => _.DATAC
bin[16] => _.DATAC
bin[17] => _.DATAC
bin[18] => _.DATAC
bin[19] => _.DATAC
bin[20] => _.DATAC
bin[21] => _.DATAC
bin[22] => _.DATAC
bin[23] => _.DATAC
bin[24] => _.DATAC
bin[25] => _.DATAC
bin[26] => _.DATAC
bin[27] => _.DATAC
bin[28] => _.DATAC
bin[29] => _.DATAC
bin[30] => _.DATAC
bin[31] => _.DATAC
bin[32] => _.DATAC
bin[33] => _.DATAC
bin[34] => _.DATAC
bin[34] => _.DATAC
bin[34] => _.DATAC
cin[0] => _.DATAB
cin[1] => _.DATAB
cin[2] => _.DATAB
cin[3] => _.DATAB
cin[4] => _.DATAB
cin[5] => _.DATAB
cin[6] => _.DATAB
cin[7] => _.DATAB
cin[8] => _.DATAB
cin[9] => _.DATAB
cin[10] => _.DATAB
cin[11] => _.DATAB
cin[12] => _.DATAB
cin[13] => _.DATAB
cin[14] => _.DATAB
cin[15] => _.DATAB
cin[16] => _.DATAB
cin[17] => _.DATAB
cin[18] => _.DATAB
cin[19] => _.DATAB
cin[20] => _.DATAB
cin[21] => _.DATAB
cin[22] => _.DATAB
cin[23] => _.DATAB
cin[24] => _.DATAB
cin[25] => _.DATAB
cin[26] => _.DATAB
cin[27] => _.DATAB
cin[28] => _.DATAB
cin[29] => _.DATAB
cin[30] => _.DATAB
cin[31] => _.DATAB
cin[32] => _.DATAB
cin[33] => _.DATAB
cin[34] => _.DATAB
cin[34] => _.DATAB
cin[34] => _.DATAB
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE
res[34] <= pipe[0][34].DB_MAX_OUTPUT_PORT_TYPE
res[35] <= pipe[0][35].DB_MAX_OUTPUT_PORT_TYPE
res[36] <= pipe[0][36].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_cen_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
clk => pipe[0][34].CLK
clk => pipe[0][35].CLK
clk => pipe[0][36].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
gclk_en => pipe[0][34].ENA
gclk_en => pipe[0][35].ENA
gclk_en => pipe[0][36].ENA
ain[0] => _.DATAD
ain[1] => _.DATAD
ain[2] => _.DATAD
ain[3] => _.DATAD
ain[4] => _.DATAD
ain[5] => _.DATAD
ain[6] => _.DATAD
ain[7] => _.DATAD
ain[8] => _.DATAD
ain[9] => _.DATAD
ain[10] => _.DATAD
ain[11] => _.DATAD
ain[12] => _.DATAD
ain[13] => _.DATAD
ain[14] => _.DATAD
ain[15] => _.DATAD
ain[16] => _.DATAD
ain[17] => _.DATAD
ain[18] => _.DATAD
ain[19] => _.DATAD
ain[20] => _.DATAD
ain[21] => _.DATAD
ain[22] => _.DATAD
ain[23] => _.DATAD
ain[24] => _.DATAD
ain[25] => _.DATAD
ain[26] => _.DATAD
ain[27] => _.DATAD
ain[28] => _.DATAD
ain[29] => _.DATAD
ain[30] => _.DATAD
ain[31] => _.DATAD
ain[32] => _.DATAD
ain[33] => _.DATAD
ain[34] => _.DATAD
ain[34] => _.DATAD
ain[34] => _.DATAD
bin[0] => _.DATAC
bin[1] => _.DATAC
bin[2] => _.DATAC
bin[3] => _.DATAC
bin[4] => _.DATAC
bin[5] => _.DATAC
bin[6] => _.DATAC
bin[7] => _.DATAC
bin[8] => _.DATAC
bin[9] => _.DATAC
bin[10] => _.DATAC
bin[11] => _.DATAC
bin[12] => _.DATAC
bin[13] => _.DATAC
bin[14] => _.DATAC
bin[15] => _.DATAC
bin[16] => _.DATAC
bin[17] => _.DATAC
bin[18] => _.DATAC
bin[19] => _.DATAC
bin[20] => _.DATAC
bin[21] => _.DATAC
bin[22] => _.DATAC
bin[23] => _.DATAC
bin[24] => _.DATAC
bin[25] => _.DATAC
bin[26] => _.DATAC
bin[27] => _.DATAC
bin[28] => _.DATAC
bin[29] => _.DATAC
bin[30] => _.DATAC
bin[31] => _.DATAC
bin[32] => _.DATAC
bin[33] => _.DATAC
bin[34] => _.DATAC
bin[34] => _.DATAC
bin[34] => _.DATAC
cin[0] => _.DATAB
cin[1] => _.DATAB
cin[2] => _.DATAB
cin[3] => _.DATAB
cin[4] => _.DATAB
cin[5] => _.DATAB
cin[6] => _.DATAB
cin[7] => _.DATAB
cin[8] => _.DATAB
cin[9] => _.DATAB
cin[10] => _.DATAB
cin[11] => _.DATAB
cin[12] => _.DATAB
cin[13] => _.DATAB
cin[14] => _.DATAB
cin[15] => _.DATAB
cin[16] => _.DATAB
cin[17] => _.DATAB
cin[18] => _.DATAB
cin[19] => _.DATAB
cin[20] => _.DATAB
cin[21] => _.DATAB
cin[22] => _.DATAB
cin[23] => _.DATAB
cin[24] => _.DATAB
cin[25] => _.DATAB
cin[26] => _.DATAB
cin[27] => _.DATAB
cin[28] => _.DATAB
cin[29] => _.DATAB
cin[30] => _.DATAB
cin[31] => _.DATAB
cin[32] => _.DATAB
cin[33] => _.DATAB
cin[34] => _.DATAB
cin[34] => _.DATAB
cin[34] => _.DATAB
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE
res[34] <= pipe[0][34].DB_MAX_OUTPUT_PORT_TYPE
res[35] <= pipe[0][35].DB_MAX_OUTPUT_PORT_TYPE
res[36] <= pipe[0][36].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_cen_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
clk => pipe[0][34].CLK
clk => pipe[0][35].CLK
clk => pipe[0][36].CLK
clk => pipe[0][37].CLK
clk => pipe[0][38].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
gclk_en => pipe[0][34].ENA
gclk_en => pipe[0][35].ENA
gclk_en => pipe[0][36].ENA
gclk_en => pipe[0][37].ENA
gclk_en => pipe[0][38].ENA
ain[0] => _.DATAD
ain[1] => _.DATAD
ain[2] => _.DATAD
ain[3] => _.DATAD
ain[4] => _.DATAD
ain[5] => _.DATAD
ain[6] => _.DATAD
ain[7] => _.DATAD
ain[8] => _.DATAD
ain[9] => _.DATAD
ain[10] => _.DATAD
ain[11] => _.DATAD
ain[12] => _.DATAD
ain[13] => _.DATAD
ain[14] => _.DATAD
ain[15] => _.DATAD
ain[16] => _.DATAD
ain[17] => _.DATAD
ain[18] => _.DATAD
ain[19] => _.DATAD
ain[20] => _.DATAD
ain[21] => _.DATAD
ain[22] => _.DATAD
ain[23] => _.DATAD
ain[24] => _.DATAD
ain[25] => _.DATAD
ain[26] => _.DATAD
ain[27] => _.DATAD
ain[28] => _.DATAD
ain[29] => _.DATAD
ain[30] => _.DATAD
ain[31] => _.DATAD
ain[32] => _.DATAD
ain[33] => _.DATAD
ain[34] => _.DATAD
ain[35] => _.DATAD
ain[36] => _.DATAD
ain[36] => _.DATAD
ain[36] => _.DATAD
bin[0] => _.DATAC
bin[1] => _.DATAC
bin[2] => _.DATAC
bin[3] => _.DATAC
bin[4] => _.DATAC
bin[5] => _.DATAC
bin[6] => _.DATAC
bin[7] => _.DATAC
bin[8] => _.DATAC
bin[9] => _.DATAC
bin[10] => _.DATAC
bin[11] => _.DATAC
bin[12] => _.DATAC
bin[13] => _.DATAC
bin[14] => _.DATAC
bin[15] => _.DATAC
bin[16] => _.DATAC
bin[17] => _.DATAC
bin[18] => _.DATAC
bin[19] => _.DATAC
bin[20] => _.DATAC
bin[21] => _.DATAC
bin[22] => _.DATAC
bin[23] => _.DATAC
bin[24] => _.DATAC
bin[25] => _.DATAC
bin[26] => _.DATAC
bin[27] => _.DATAC
bin[28] => _.DATAC
bin[29] => _.DATAC
bin[30] => _.DATAC
bin[31] => _.DATAC
bin[32] => _.DATAC
bin[33] => _.DATAC
bin[34] => _.DATAC
bin[35] => _.DATAC
bin[36] => _.DATAC
bin[36] => _.DATAC
bin[36] => _.DATAC
cin[0] => _.DATAB
cin[1] => _.DATAB
cin[2] => _.DATAB
cin[3] => _.DATAB
cin[4] => _.DATAB
cin[5] => _.DATAB
cin[6] => _.DATAB
cin[7] => _.DATAB
cin[8] => _.DATAB
cin[9] => _.DATAB
cin[10] => _.DATAB
cin[11] => _.DATAB
cin[12] => _.DATAB
cin[13] => _.DATAB
cin[14] => _.DATAB
cin[15] => _.DATAB
cin[16] => _.DATAB
cin[17] => _.DATAB
cin[18] => _.DATAB
cin[19] => _.DATAB
cin[20] => _.DATAB
cin[21] => _.DATAB
cin[22] => _.DATAB
cin[23] => _.DATAB
cin[24] => _.DATAB
cin[25] => _.DATAB
cin[26] => _.DATAB
cin[27] => _.DATAB
cin[28] => _.DATAB
cin[29] => _.DATAB
cin[30] => _.DATAB
cin[31] => _.DATAB
cin[32] => _.DATAB
cin[33] => _.DATAB
cin[34] => _.DATAB
cin[35] => _.DATAB
cin[36] => _.DATAB
cin[36] => _.DATAB
cin[36] => _.DATAB
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE
res[34] <= pipe[0][34].DB_MAX_OUTPUT_PORT_TYPE
res[35] <= pipe[0][35].DB_MAX_OUTPUT_PORT_TYPE
res[36] <= pipe[0][36].DB_MAX_OUTPUT_PORT_TYPE
res[37] <= pipe[0][37].DB_MAX_OUTPUT_PORT_TYPE
res[38] <= pipe[0][38].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|mac_tl:Umtl
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_in[34] => data_out[34].DATAIN
data_in[35] => data_out[35].DATAIN
data_in[36] => data_out[36].DATAIN
data_in[37] => data_out[37].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_in[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_in[35].DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= data_in[36].DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rnd_dat:Urnd
data_in[0] => Add0.IN47
data_in[1] => Add0.IN46
data_in[2] => Add0.IN45
data_in[3] => Add0.IN44
data_in[4] => Add0.IN43
data_in[5] => Add0.IN42
data_in[6] => Add0.IN41
data_in[7] => Add0.IN40
data_in[8] => Add0.IN39
data_in[9] => Add0.IN38
data_in[10] => Add0.IN37
data_in[11] => Add0.IN36
data_in[12] => Add0.IN35
data_in[13] => Add0.IN34
data_in[14] => Add0.IN33
data_in[15] => Add0.IN32
data_in[16] => Add0.IN31
data_in[17] => Add0.IN30
data_in[18] => Add0.IN29
data_in[19] => Add0.IN28
data_in[20] => Add0.IN27
data_in[21] => Add0.IN26
data_in[22] => Add0.IN25
data_in[23] => Add0.IN24
data_in[24] => Add0.IN23
data_in[25] => Add0.IN22
data_in[26] => Add0.IN21
data_in[27] => Add0.IN20
data_in[28] => Add0.IN19
data_in[29] => Add0.IN18
data_in[30] => Add0.IN16
data_in[30] => Add0.IN17
data_in[30] => Add0.IN48
data_in[30] => rnd_val[16].DATAIN
data_in[30] => Add0.IN49
data_in[30] => rnd_val[15].DATAIN
data_in[30] => Add0.IN50
data_in[30] => rnd_val[14].DATAIN
data_in[30] => Add0.IN51
data_in[30] => rnd_val[13].DATAIN
data_in[30] => Add0.IN52
data_in[30] => rnd_val[12].DATAIN
data_in[30] => Add0.IN53
data_in[30] => rnd_val[11].DATAIN
data_in[30] => Add0.IN54
data_in[30] => rnd_val[10].DATAIN
data_in[30] => Add0.IN55
data_in[30] => rnd_val[9].DATAIN
data_in[30] => Add0.IN56
data_in[30] => rnd_val[8].DATAIN
data_in[30] => Add0.IN57
data_in[30] => rnd_val[7].DATAIN
data_in[30] => Add0.IN58
data_in[30] => rnd_val[6].DATAIN
data_in[30] => Add0.IN59
data_in[30] => rnd_val[5].DATAIN
data_in[30] => Add0.IN60
data_in[30] => rnd_val[4].DATAIN
data_in[30] => Add0.IN61
data_in[30] => rnd_val[3].DATAIN
data_in[30] => Add0.IN62
data_in[30] => rnd_val[2].DATAIN
data_in[30] => Add0.IN63
data_in[30] => rnd_val[1].DATAIN
data_in[30] => Add0.IN64
data_in[30] => rnd_val[0].DATAIN
data_out[0] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rnd_val[0] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[1] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[2] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[3] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[4] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[5] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[6] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[7] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[8] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[9] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[10] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[11] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[12] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[13] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[14] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[15] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[16] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|par_ctrl:Uctrl
rst => cnt.OUTPUTSELECT
rst => cnt.OUTPUTSELECT
rst => cnt.OUTPUTSELECT
rst => rdy_to_ld.OUTPUTSELECT
rst => done_early.OUTPUTSELECT
rst => rdy_int.OUTPUTSELECT
rst => done.OUTPUTSELECT
clk => done~reg0.CLK
clk => rdy_int~reg0.CLK
clk => done_early.CLK
clk => rdy_to_ld~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk_en => always0.IN1
clk_en => always1.IN1
clk_en => done_early.OUTPUTSELECT
clk_en => rdy_int.OUTPUTSELECT
clk_en => done.OUTPUTSELECT
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdy_to_ld <= rdy_to_ld~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdy_int <= rdy_int~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_ch_id[0] <= <GND>
input_ch_id[-1] <= <GND>
output_ch_id[0] <= <GND>
output_ch_id[-1] <= <GND>


|DE4_DCC_HSMB|sine_1:sin1_inst
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
source[0] <= altsource_probe:altsource_probe_component.source


|DE4_DCC_HSMB|sine_1:sin1_inst|altsource_probe:altsource_probe_component
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
source[0] <= altsource_probe_body:altsource_probe_body_inst.source
source_clk => source_clk.IN1
source_ena => source_ena.IN1
raw_tck => raw_tck.IN1
tdi => tdi.IN1
usr1 => usr1.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_uir => jtag_state_uir.IN1
jtag_state_tlr => jtag_state_tlr.IN1
clrn => clrn.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
ir_in[3] => ir_in[3].IN1
ir_out[0] <= altsource_probe_body:altsource_probe_body_inst.ir_out
ir_out[1] <= altsource_probe_body:altsource_probe_body_inst.ir_out
ir_out[2] <= altsource_probe_body:altsource_probe_body_inst.ir_out
ir_out[3] <= altsource_probe_body:altsource_probe_body_inst.ir_out
tdo <= altsource_probe_body:altsource_probe_body_inst.tdo


|DE4_DCC_HSMB|sine_1:sin1_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst
probe[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[0]
probe[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[1]
probe[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[2]
probe[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[3]
probe[4] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[4]
probe[5] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[5]
probe[6] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[6]
probe[7] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[7]
probe[8] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[8]
probe[9] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[9]
probe[10] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[10]
probe[11] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[11]
probe[12] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[12]
source[0] <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.source[0]
source_clk => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_clk
source_ena => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_ena
raw_tck => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tck
tdi => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdi
usr1 => ir_scan.IN0
usr1 => dr_scan.IN0
jtag_state_cdr => vjtag_cdr_i.IN1
jtag_state_cdr => vjtag_cir_i.IN1
jtag_state_sdr => vjtag_sdr_i.IN1
jtag_state_e1dr => vjtag_e1dr_i.IN1
jtag_state_udr => vjtag_udr_i.IN1
jtag_state_udr => vjtag_uir_i.IN1
jtag_state_cir => ~NO_FANOUT~
jtag_state_uir => ~NO_FANOUT~
jtag_state_tlr => altsource_probe_impl:wider_probe_gen:wider_probe_inst.reset
clrn => ~NO_FANOUT~
ena => dr_scan.IN1
ena => ir_scan.IN1
ir_in[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[0]
ir_in[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[1]
ir_in[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[2]
ir_in[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[3]
ir_out[0] <= <GND>
ir_out[1] <= <GND>
ir_out[2] <= <GND>
ir_out[3] <= <GND>
tdo <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdo


|DE4_DCC_HSMB|sine_1:sin1_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
probe[0] => shift_reg.DATAB
probe[1] => shift_reg.DATAB
probe[2] => shift_reg.DATAB
probe[3] => shift_reg.DATAB
probe[4] => shift_reg.DATAB
probe[5] => shift_reg.DATAB
probe[6] => shift_reg.DATAB
probe[7] => shift_reg.DATAB
probe[8] => shift_reg.DATAB
probe[9] => shift_reg.DATAB
probe[10] => shift_reg.DATAB
probe[11] => shift_reg.DATAB
probe[12] => shift_reg.DATAB
source[0] <= hold_m_out[0].DB_MAX_OUTPUT_PORT_TYPE
source_clk => ~NO_FANOUT~
source_ena => ~NO_FANOUT~
reset => bypass_reg.ACLR
reset => shift_reg[0].ACLR
reset => shift_reg[1].ACLR
reset => shift_reg[2].ACLR
reset => shift_reg[3].ACLR
reset => shift_reg[4].ACLR
reset => shift_reg[5].ACLR
reset => shift_reg[6].ACLR
reset => shift_reg[7].ACLR
reset => shift_reg[8].ACLR
reset => shift_reg[9].ACLR
reset => shift_reg[10].ACLR
reset => shift_reg[11].ACLR
reset => shift_reg[12].ACLR
reset => hold_reg[0].ENA
tck => sld_rom_sr:instance_id_gen:rom_info_inst.TCK
tck => hold_reg[0].CLK
tck => bypass_reg.CLK
tck => shift_reg[0].CLK
tck => shift_reg[1].CLK
tck => shift_reg[2].CLK
tck => shift_reg[3].CLK
tck => shift_reg[4].CLK
tck => shift_reg[5].CLK
tck => shift_reg[6].CLK
tck => shift_reg[7].CLK
tck => shift_reg[8].CLK
tck => shift_reg[9].CLK
tck => shift_reg[10].CLK
tck => shift_reg[11].CLK
tck => shift_reg[12].CLK
tdi => shift_reg.DATAB
tdi => sld_rom_sr:instance_id_gen:rom_info_inst.TDI
tdi => bypass_reg.DATAIN
vjtag_cdr => instance_id_gen.IN0
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_sdr => instance_id_gen.IN1
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => sld_rom_sr:instance_id_gen:rom_info_inst.SHIFT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_udr => ~NO_FANOUT~
vjtag_cir => ~NO_FANOUT~
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.UPDATE
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.USR1
vjtag_ir_in[0] => tdo.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => process_1.IN0
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => process_1.IN1
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => process_1.IN1
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|sine_1:sin1_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|sine_10:sin10_inst
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
source[0] <= altsource_probe:altsource_probe_component.source


|DE4_DCC_HSMB|sine_10:sin10_inst|altsource_probe:altsource_probe_component
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
source[0] <= altsource_probe_body:altsource_probe_body_inst.source
source_clk => source_clk.IN1
source_ena => source_ena.IN1
raw_tck => raw_tck.IN1
tdi => tdi.IN1
usr1 => usr1.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_uir => jtag_state_uir.IN1
jtag_state_tlr => jtag_state_tlr.IN1
clrn => clrn.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
ir_in[3] => ir_in[3].IN1
ir_out[0] <= altsource_probe_body:altsource_probe_body_inst.ir_out
ir_out[1] <= altsource_probe_body:altsource_probe_body_inst.ir_out
ir_out[2] <= altsource_probe_body:altsource_probe_body_inst.ir_out
ir_out[3] <= altsource_probe_body:altsource_probe_body_inst.ir_out
tdo <= altsource_probe_body:altsource_probe_body_inst.tdo


|DE4_DCC_HSMB|sine_10:sin10_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst
probe[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[0]
probe[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[1]
probe[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[2]
probe[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[3]
probe[4] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[4]
probe[5] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[5]
probe[6] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[6]
probe[7] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[7]
probe[8] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[8]
probe[9] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[9]
probe[10] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[10]
probe[11] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[11]
probe[12] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[12]
source[0] <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.source[0]
source_clk => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_clk
source_ena => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_ena
raw_tck => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tck
tdi => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdi
usr1 => ir_scan.IN0
usr1 => dr_scan.IN0
jtag_state_cdr => vjtag_cdr_i.IN1
jtag_state_cdr => vjtag_cir_i.IN1
jtag_state_sdr => vjtag_sdr_i.IN1
jtag_state_e1dr => vjtag_e1dr_i.IN1
jtag_state_udr => vjtag_udr_i.IN1
jtag_state_udr => vjtag_uir_i.IN1
jtag_state_cir => ~NO_FANOUT~
jtag_state_uir => ~NO_FANOUT~
jtag_state_tlr => altsource_probe_impl:wider_probe_gen:wider_probe_inst.reset
clrn => ~NO_FANOUT~
ena => dr_scan.IN1
ena => ir_scan.IN1
ir_in[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[0]
ir_in[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[1]
ir_in[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[2]
ir_in[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[3]
ir_out[0] <= <GND>
ir_out[1] <= <GND>
ir_out[2] <= <GND>
ir_out[3] <= <GND>
tdo <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdo


|DE4_DCC_HSMB|sine_10:sin10_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
probe[0] => shift_reg.DATAB
probe[1] => shift_reg.DATAB
probe[2] => shift_reg.DATAB
probe[3] => shift_reg.DATAB
probe[4] => shift_reg.DATAB
probe[5] => shift_reg.DATAB
probe[6] => shift_reg.DATAB
probe[7] => shift_reg.DATAB
probe[8] => shift_reg.DATAB
probe[9] => shift_reg.DATAB
probe[10] => shift_reg.DATAB
probe[11] => shift_reg.DATAB
probe[12] => shift_reg.DATAB
source[0] <= hold_m_out[0].DB_MAX_OUTPUT_PORT_TYPE
source_clk => ~NO_FANOUT~
source_ena => ~NO_FANOUT~
reset => bypass_reg.ACLR
reset => shift_reg[0].ACLR
reset => shift_reg[1].ACLR
reset => shift_reg[2].ACLR
reset => shift_reg[3].ACLR
reset => shift_reg[4].ACLR
reset => shift_reg[5].ACLR
reset => shift_reg[6].ACLR
reset => shift_reg[7].ACLR
reset => shift_reg[8].ACLR
reset => shift_reg[9].ACLR
reset => shift_reg[10].ACLR
reset => shift_reg[11].ACLR
reset => shift_reg[12].ACLR
reset => hold_reg[0].ENA
tck => sld_rom_sr:instance_id_gen:rom_info_inst.TCK
tck => hold_reg[0].CLK
tck => bypass_reg.CLK
tck => shift_reg[0].CLK
tck => shift_reg[1].CLK
tck => shift_reg[2].CLK
tck => shift_reg[3].CLK
tck => shift_reg[4].CLK
tck => shift_reg[5].CLK
tck => shift_reg[6].CLK
tck => shift_reg[7].CLK
tck => shift_reg[8].CLK
tck => shift_reg[9].CLK
tck => shift_reg[10].CLK
tck => shift_reg[11].CLK
tck => shift_reg[12].CLK
tdi => shift_reg.DATAB
tdi => sld_rom_sr:instance_id_gen:rom_info_inst.TDI
tdi => bypass_reg.DATAIN
vjtag_cdr => instance_id_gen.IN0
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_sdr => instance_id_gen.IN1
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => sld_rom_sr:instance_id_gen:rom_info_inst.SHIFT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_udr => ~NO_FANOUT~
vjtag_cir => ~NO_FANOUT~
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.UPDATE
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.USR1
vjtag_ir_in[0] => tdo.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => process_1.IN0
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => process_1.IN1
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => process_1.IN1
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|sine_10:sin10_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|p_sine:p_sine_inst
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
probe[13] => probe[13].IN1
source[0] <= altsource_probe:altsource_probe_component.source


|DE4_DCC_HSMB|p_sine:p_sine_inst|altsource_probe:altsource_probe_component
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
probe[13] => probe[13].IN1
source[0] <= altsource_probe_body:altsource_probe_body_inst.source
source_clk => source_clk.IN1
source_ena => source_ena.IN1
raw_tck => raw_tck.IN1
tdi => tdi.IN1
usr1 => usr1.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_uir => jtag_state_uir.IN1
jtag_state_tlr => jtag_state_tlr.IN1
clrn => clrn.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
ir_in[3] => ir_in[3].IN1
ir_out[0] <= altsource_probe_body:altsource_probe_body_inst.ir_out
ir_out[1] <= altsource_probe_body:altsource_probe_body_inst.ir_out
ir_out[2] <= altsource_probe_body:altsource_probe_body_inst.ir_out
ir_out[3] <= altsource_probe_body:altsource_probe_body_inst.ir_out
tdo <= altsource_probe_body:altsource_probe_body_inst.tdo


|DE4_DCC_HSMB|p_sine:p_sine_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst
probe[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[0]
probe[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[1]
probe[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[2]
probe[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[3]
probe[4] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[4]
probe[5] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[5]
probe[6] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[6]
probe[7] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[7]
probe[8] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[8]
probe[9] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[9]
probe[10] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[10]
probe[11] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[11]
probe[12] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[12]
probe[13] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[13]
source[0] <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.source[0]
source_clk => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_clk
source_ena => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_ena
raw_tck => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tck
tdi => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdi
usr1 => ir_scan.IN0
usr1 => dr_scan.IN0
jtag_state_cdr => vjtag_cdr_i.IN1
jtag_state_cdr => vjtag_cir_i.IN1
jtag_state_sdr => vjtag_sdr_i.IN1
jtag_state_e1dr => vjtag_e1dr_i.IN1
jtag_state_udr => vjtag_udr_i.IN1
jtag_state_udr => vjtag_uir_i.IN1
jtag_state_cir => ~NO_FANOUT~
jtag_state_uir => ~NO_FANOUT~
jtag_state_tlr => altsource_probe_impl:wider_probe_gen:wider_probe_inst.reset
clrn => ~NO_FANOUT~
ena => dr_scan.IN1
ena => ir_scan.IN1
ir_in[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[0]
ir_in[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[1]
ir_in[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[2]
ir_in[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[3]
ir_out[0] <= <GND>
ir_out[1] <= <GND>
ir_out[2] <= <GND>
ir_out[3] <= <GND>
tdo <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdo


|DE4_DCC_HSMB|p_sine:p_sine_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
probe[0] => shift_reg.DATAB
probe[1] => shift_reg.DATAB
probe[2] => shift_reg.DATAB
probe[3] => shift_reg.DATAB
probe[4] => shift_reg.DATAB
probe[5] => shift_reg.DATAB
probe[6] => shift_reg.DATAB
probe[7] => shift_reg.DATAB
probe[8] => shift_reg.DATAB
probe[9] => shift_reg.DATAB
probe[10] => shift_reg.DATAB
probe[11] => shift_reg.DATAB
probe[12] => shift_reg.DATAB
probe[13] => shift_reg.DATAB
source[0] <= hold_m_out[0].DB_MAX_OUTPUT_PORT_TYPE
source_clk => ~NO_FANOUT~
source_ena => ~NO_FANOUT~
reset => bypass_reg.ACLR
reset => shift_reg[0].ACLR
reset => shift_reg[1].ACLR
reset => shift_reg[2].ACLR
reset => shift_reg[3].ACLR
reset => shift_reg[4].ACLR
reset => shift_reg[5].ACLR
reset => shift_reg[6].ACLR
reset => shift_reg[7].ACLR
reset => shift_reg[8].ACLR
reset => shift_reg[9].ACLR
reset => shift_reg[10].ACLR
reset => shift_reg[11].ACLR
reset => shift_reg[12].ACLR
reset => shift_reg[13].ACLR
reset => hold_reg[0].ENA
tck => sld_rom_sr:instance_id_gen:rom_info_inst.TCK
tck => hold_reg[0].CLK
tck => bypass_reg.CLK
tck => shift_reg[0].CLK
tck => shift_reg[1].CLK
tck => shift_reg[2].CLK
tck => shift_reg[3].CLK
tck => shift_reg[4].CLK
tck => shift_reg[5].CLK
tck => shift_reg[6].CLK
tck => shift_reg[7].CLK
tck => shift_reg[8].CLK
tck => shift_reg[9].CLK
tck => shift_reg[10].CLK
tck => shift_reg[11].CLK
tck => shift_reg[12].CLK
tck => shift_reg[13].CLK
tdi => shift_reg.DATAB
tdi => sld_rom_sr:instance_id_gen:rom_info_inst.TDI
tdi => bypass_reg.DATAIN
vjtag_cdr => instance_id_gen.IN0
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_sdr => instance_id_gen.IN1
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => sld_rom_sr:instance_id_gen:rom_info_inst.SHIFT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_udr => ~NO_FANOUT~
vjtag_cir => ~NO_FANOUT~
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.UPDATE
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.USR1
vjtag_ir_in[0] => tdo.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => process_1.IN0
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => process_1.IN1
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => process_1.IN1
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|p_sine:p_sine_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|a2d_data_a:a2d_data_a_inst
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
probe[13] => probe[13].IN1
source[0] <= altsource_probe:altsource_probe_component.source


|DE4_DCC_HSMB|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
probe[13] => probe[13].IN1
source[0] <= altsource_probe_body:altsource_probe_body_inst.source
source_clk => source_clk.IN1
source_ena => source_ena.IN1
raw_tck => raw_tck.IN1
tdi => tdi.IN1
usr1 => usr1.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_uir => jtag_state_uir.IN1
jtag_state_tlr => jtag_state_tlr.IN1
clrn => clrn.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
ir_in[3] => ir_in[3].IN1
ir_out[0] <= altsource_probe_body:altsource_probe_body_inst.ir_out
ir_out[1] <= altsource_probe_body:altsource_probe_body_inst.ir_out
ir_out[2] <= altsource_probe_body:altsource_probe_body_inst.ir_out
ir_out[3] <= altsource_probe_body:altsource_probe_body_inst.ir_out
tdo <= altsource_probe_body:altsource_probe_body_inst.tdo


|DE4_DCC_HSMB|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst
probe[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[0]
probe[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[1]
probe[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[2]
probe[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[3]
probe[4] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[4]
probe[5] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[5]
probe[6] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[6]
probe[7] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[7]
probe[8] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[8]
probe[9] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[9]
probe[10] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[10]
probe[11] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[11]
probe[12] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[12]
probe[13] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[13]
source[0] <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.source[0]
source_clk => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_clk
source_ena => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_ena
raw_tck => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tck
tdi => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdi
usr1 => ir_scan.IN0
usr1 => dr_scan.IN0
jtag_state_cdr => vjtag_cdr_i.IN1
jtag_state_cdr => vjtag_cir_i.IN1
jtag_state_sdr => vjtag_sdr_i.IN1
jtag_state_e1dr => vjtag_e1dr_i.IN1
jtag_state_udr => vjtag_udr_i.IN1
jtag_state_udr => vjtag_uir_i.IN1
jtag_state_cir => ~NO_FANOUT~
jtag_state_uir => ~NO_FANOUT~
jtag_state_tlr => altsource_probe_impl:wider_probe_gen:wider_probe_inst.reset
clrn => ~NO_FANOUT~
ena => dr_scan.IN1
ena => ir_scan.IN1
ir_in[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[0]
ir_in[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[1]
ir_in[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[2]
ir_in[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[3]
ir_out[0] <= <GND>
ir_out[1] <= <GND>
ir_out[2] <= <GND>
ir_out[3] <= <GND>
tdo <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdo


|DE4_DCC_HSMB|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
probe[0] => shift_reg.DATAB
probe[1] => shift_reg.DATAB
probe[2] => shift_reg.DATAB
probe[3] => shift_reg.DATAB
probe[4] => shift_reg.DATAB
probe[5] => shift_reg.DATAB
probe[6] => shift_reg.DATAB
probe[7] => shift_reg.DATAB
probe[8] => shift_reg.DATAB
probe[9] => shift_reg.DATAB
probe[10] => shift_reg.DATAB
probe[11] => shift_reg.DATAB
probe[12] => shift_reg.DATAB
probe[13] => shift_reg.DATAB
source[0] <= hold_m_out[0].DB_MAX_OUTPUT_PORT_TYPE
source_clk => ~NO_FANOUT~
source_ena => ~NO_FANOUT~
reset => bypass_reg.ACLR
reset => shift_reg[0].ACLR
reset => shift_reg[1].ACLR
reset => shift_reg[2].ACLR
reset => shift_reg[3].ACLR
reset => shift_reg[4].ACLR
reset => shift_reg[5].ACLR
reset => shift_reg[6].ACLR
reset => shift_reg[7].ACLR
reset => shift_reg[8].ACLR
reset => shift_reg[9].ACLR
reset => shift_reg[10].ACLR
reset => shift_reg[11].ACLR
reset => shift_reg[12].ACLR
reset => shift_reg[13].ACLR
reset => hold_reg[0].ENA
tck => sld_rom_sr:instance_id_gen:rom_info_inst.TCK
tck => hold_reg[0].CLK
tck => bypass_reg.CLK
tck => shift_reg[0].CLK
tck => shift_reg[1].CLK
tck => shift_reg[2].CLK
tck => shift_reg[3].CLK
tck => shift_reg[4].CLK
tck => shift_reg[5].CLK
tck => shift_reg[6].CLK
tck => shift_reg[7].CLK
tck => shift_reg[8].CLK
tck => shift_reg[9].CLK
tck => shift_reg[10].CLK
tck => shift_reg[11].CLK
tck => shift_reg[12].CLK
tck => shift_reg[13].CLK
tdi => shift_reg.DATAB
tdi => sld_rom_sr:instance_id_gen:rom_info_inst.TDI
tdi => bypass_reg.DATAIN
vjtag_cdr => instance_id_gen.IN0
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_sdr => instance_id_gen.IN1
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => sld_rom_sr:instance_id_gen:rom_info_inst.SHIFT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_udr => ~NO_FANOUT~
vjtag_cir => ~NO_FANOUT~
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.UPDATE
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.USR1
vjtag_ir_in[0] => tdo.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => process_1.IN0
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => process_1.IN1
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => process_1.IN1
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|a2d_data_b:a2d_data_b_inst
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
probe[13] => probe[13].IN1
source[0] <= altsource_probe:altsource_probe_component.source


|DE4_DCC_HSMB|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
probe[13] => probe[13].IN1
source[0] <= altsource_probe_body:altsource_probe_body_inst.source
source_clk => source_clk.IN1
source_ena => source_ena.IN1
raw_tck => raw_tck.IN1
tdi => tdi.IN1
usr1 => usr1.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_uir => jtag_state_uir.IN1
jtag_state_tlr => jtag_state_tlr.IN1
clrn => clrn.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
ir_in[3] => ir_in[3].IN1
ir_out[0] <= altsource_probe_body:altsource_probe_body_inst.ir_out
ir_out[1] <= altsource_probe_body:altsource_probe_body_inst.ir_out
ir_out[2] <= altsource_probe_body:altsource_probe_body_inst.ir_out
ir_out[3] <= altsource_probe_body:altsource_probe_body_inst.ir_out
tdo <= altsource_probe_body:altsource_probe_body_inst.tdo


|DE4_DCC_HSMB|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst
probe[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[0]
probe[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[1]
probe[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[2]
probe[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[3]
probe[4] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[4]
probe[5] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[5]
probe[6] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[6]
probe[7] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[7]
probe[8] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[8]
probe[9] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[9]
probe[10] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[10]
probe[11] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[11]
probe[12] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[12]
probe[13] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[13]
source[0] <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.source[0]
source_clk => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_clk
source_ena => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_ena
raw_tck => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tck
tdi => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdi
usr1 => ir_scan.IN0
usr1 => dr_scan.IN0
jtag_state_cdr => vjtag_cdr_i.IN1
jtag_state_cdr => vjtag_cir_i.IN1
jtag_state_sdr => vjtag_sdr_i.IN1
jtag_state_e1dr => vjtag_e1dr_i.IN1
jtag_state_udr => vjtag_udr_i.IN1
jtag_state_udr => vjtag_uir_i.IN1
jtag_state_cir => ~NO_FANOUT~
jtag_state_uir => ~NO_FANOUT~
jtag_state_tlr => altsource_probe_impl:wider_probe_gen:wider_probe_inst.reset
clrn => ~NO_FANOUT~
ena => dr_scan.IN1
ena => ir_scan.IN1
ir_in[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[0]
ir_in[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[1]
ir_in[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[2]
ir_in[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[3]
ir_out[0] <= <GND>
ir_out[1] <= <GND>
ir_out[2] <= <GND>
ir_out[3] <= <GND>
tdo <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdo


|DE4_DCC_HSMB|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
probe[0] => shift_reg.DATAB
probe[1] => shift_reg.DATAB
probe[2] => shift_reg.DATAB
probe[3] => shift_reg.DATAB
probe[4] => shift_reg.DATAB
probe[5] => shift_reg.DATAB
probe[6] => shift_reg.DATAB
probe[7] => shift_reg.DATAB
probe[8] => shift_reg.DATAB
probe[9] => shift_reg.DATAB
probe[10] => shift_reg.DATAB
probe[11] => shift_reg.DATAB
probe[12] => shift_reg.DATAB
probe[13] => shift_reg.DATAB
source[0] <= hold_m_out[0].DB_MAX_OUTPUT_PORT_TYPE
source_clk => ~NO_FANOUT~
source_ena => ~NO_FANOUT~
reset => bypass_reg.ACLR
reset => shift_reg[0].ACLR
reset => shift_reg[1].ACLR
reset => shift_reg[2].ACLR
reset => shift_reg[3].ACLR
reset => shift_reg[4].ACLR
reset => shift_reg[5].ACLR
reset => shift_reg[6].ACLR
reset => shift_reg[7].ACLR
reset => shift_reg[8].ACLR
reset => shift_reg[9].ACLR
reset => shift_reg[10].ACLR
reset => shift_reg[11].ACLR
reset => shift_reg[12].ACLR
reset => shift_reg[13].ACLR
reset => hold_reg[0].ENA
tck => sld_rom_sr:instance_id_gen:rom_info_inst.TCK
tck => hold_reg[0].CLK
tck => bypass_reg.CLK
tck => shift_reg[0].CLK
tck => shift_reg[1].CLK
tck => shift_reg[2].CLK
tck => shift_reg[3].CLK
tck => shift_reg[4].CLK
tck => shift_reg[5].CLK
tck => shift_reg[6].CLK
tck => shift_reg[7].CLK
tck => shift_reg[8].CLK
tck => shift_reg[9].CLK
tck => shift_reg[10].CLK
tck => shift_reg[11].CLK
tck => shift_reg[12].CLK
tck => shift_reg[13].CLK
tdi => shift_reg.DATAB
tdi => sld_rom_sr:instance_id_gen:rom_info_inst.TDI
tdi => bypass_reg.DATAIN
vjtag_cdr => instance_id_gen.IN0
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_sdr => instance_id_gen.IN1
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => sld_rom_sr:instance_id_gen:rom_info_inst.SHIFT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_udr => ~NO_FANOUT~
vjtag_cir => ~NO_FANOUT~
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.UPDATE
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.USR1
vjtag_ir_in[0] => tdo.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => process_1.IN0
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => process_1.IN1
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => process_1.IN1
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|fir_out:fir_out_inst
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
probe[13] => probe[13].IN1
source[0] <= altsource_probe:altsource_probe_component.source


|DE4_DCC_HSMB|fir_out:fir_out_inst|altsource_probe:altsource_probe_component
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
probe[13] => probe[13].IN1
source[0] <= altsource_probe_body:altsource_probe_body_inst.source
source_clk => source_clk.IN1
source_ena => source_ena.IN1
raw_tck => raw_tck.IN1
tdi => tdi.IN1
usr1 => usr1.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_uir => jtag_state_uir.IN1
jtag_state_tlr => jtag_state_tlr.IN1
clrn => clrn.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
ir_in[3] => ir_in[3].IN1
ir_out[0] <= altsource_probe_body:altsource_probe_body_inst.ir_out
ir_out[1] <= altsource_probe_body:altsource_probe_body_inst.ir_out
ir_out[2] <= altsource_probe_body:altsource_probe_body_inst.ir_out
ir_out[3] <= altsource_probe_body:altsource_probe_body_inst.ir_out
tdo <= altsource_probe_body:altsource_probe_body_inst.tdo


|DE4_DCC_HSMB|fir_out:fir_out_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst
probe[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[0]
probe[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[1]
probe[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[2]
probe[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[3]
probe[4] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[4]
probe[5] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[5]
probe[6] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[6]
probe[7] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[7]
probe[8] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[8]
probe[9] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[9]
probe[10] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[10]
probe[11] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[11]
probe[12] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[12]
probe[13] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[13]
source[0] <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.source[0]
source_clk => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_clk
source_ena => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_ena
raw_tck => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tck
tdi => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdi
usr1 => ir_scan.IN0
usr1 => dr_scan.IN0
jtag_state_cdr => vjtag_cdr_i.IN1
jtag_state_cdr => vjtag_cir_i.IN1
jtag_state_sdr => vjtag_sdr_i.IN1
jtag_state_e1dr => vjtag_e1dr_i.IN1
jtag_state_udr => vjtag_udr_i.IN1
jtag_state_udr => vjtag_uir_i.IN1
jtag_state_cir => ~NO_FANOUT~
jtag_state_uir => ~NO_FANOUT~
jtag_state_tlr => altsource_probe_impl:wider_probe_gen:wider_probe_inst.reset
clrn => ~NO_FANOUT~
ena => dr_scan.IN1
ena => ir_scan.IN1
ir_in[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[0]
ir_in[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[1]
ir_in[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[2]
ir_in[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[3]
ir_out[0] <= <GND>
ir_out[1] <= <GND>
ir_out[2] <= <GND>
ir_out[3] <= <GND>
tdo <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdo


|DE4_DCC_HSMB|fir_out:fir_out_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
probe[0] => shift_reg.DATAB
probe[1] => shift_reg.DATAB
probe[2] => shift_reg.DATAB
probe[3] => shift_reg.DATAB
probe[4] => shift_reg.DATAB
probe[5] => shift_reg.DATAB
probe[6] => shift_reg.DATAB
probe[7] => shift_reg.DATAB
probe[8] => shift_reg.DATAB
probe[9] => shift_reg.DATAB
probe[10] => shift_reg.DATAB
probe[11] => shift_reg.DATAB
probe[12] => shift_reg.DATAB
probe[13] => shift_reg.DATAB
source[0] <= hold_m_out[0].DB_MAX_OUTPUT_PORT_TYPE
source_clk => ~NO_FANOUT~
source_ena => ~NO_FANOUT~
reset => bypass_reg.ACLR
reset => shift_reg[0].ACLR
reset => shift_reg[1].ACLR
reset => shift_reg[2].ACLR
reset => shift_reg[3].ACLR
reset => shift_reg[4].ACLR
reset => shift_reg[5].ACLR
reset => shift_reg[6].ACLR
reset => shift_reg[7].ACLR
reset => shift_reg[8].ACLR
reset => shift_reg[9].ACLR
reset => shift_reg[10].ACLR
reset => shift_reg[11].ACLR
reset => shift_reg[12].ACLR
reset => shift_reg[13].ACLR
reset => hold_reg[0].ENA
tck => sld_rom_sr:instance_id_gen:rom_info_inst.TCK
tck => hold_reg[0].CLK
tck => bypass_reg.CLK
tck => shift_reg[0].CLK
tck => shift_reg[1].CLK
tck => shift_reg[2].CLK
tck => shift_reg[3].CLK
tck => shift_reg[4].CLK
tck => shift_reg[5].CLK
tck => shift_reg[6].CLK
tck => shift_reg[7].CLK
tck => shift_reg[8].CLK
tck => shift_reg[9].CLK
tck => shift_reg[10].CLK
tck => shift_reg[11].CLK
tck => shift_reg[12].CLK
tck => shift_reg[13].CLK
tdi => shift_reg.DATAB
tdi => sld_rom_sr:instance_id_gen:rom_info_inst.TDI
tdi => bypass_reg.DATAIN
vjtag_cdr => instance_id_gen.IN0
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_sdr => instance_id_gen.IN1
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => sld_rom_sr:instance_id_gen:rom_info_inst.SHIFT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_udr => ~NO_FANOUT~
vjtag_cir => ~NO_FANOUT~
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.UPDATE
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.USR1
vjtag_ir_in[0] => tdo.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => process_1.IN0
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => process_1.IN1
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => process_1.IN1
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|DE4_DCC_HSMB|fir_out:fir_out_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


