// This program was cloned from: https://github.com/viktor-prutyanov/drec-fpga-intro
// License: GNU General Public License v2.0

/*
*   Replace with your clock divider
*/

module clk_div #(parameter X = 1)(
    input clk,

    output clk_out
);

endmodule
