{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.738003",
   "Default View_TopLeft":"304,509",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port usb_uart -pg 1 -lvl 9 -x 3350 -y 1180 -defaultsOSRD
preplace port ddr3_sdram -pg 1 -lvl 9 -x 3350 -y 380 -defaultsOSRD
preplace port sd_device_if_clk -pg 1 -lvl 0 -x 0 -y 1480 -defaultsOSRD
preplace port sd_device_if_cmd -pg 1 -lvl 9 -x 3350 -y 780 -defaultsOSRD
preplace port sd_device_if_dat3_pullup -pg 1 -lvl 9 -x 3350 -y 820 -defaultsOSRD
preplace port sd_device_interrupt_led -pg 1 -lvl 9 -x 3350 -y 840 -defaultsOSRD
preplace port sd_device_interrupt_out -pg 1 -lvl 9 -x 3350 -y 860 -defaultsOSRD
preplace port sd_host_if_clk -pg 1 -lvl 9 -x 3350 -y 1370 -defaultsOSRD
preplace port sd_host_if_cmd -pg 1 -lvl 9 -x 3350 -y 1390 -defaultsOSRD
preplace port sd_host_interrupt_led -pg 1 -lvl 9 -x 3350 -y 1430 -defaultsOSRD
preplace port sd_host_interrupt_out -pg 1 -lvl 9 -x 3350 -y 1450 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x 0 -y 1460 -defaultsOSRD
preplace port ddr_clock -pg 1 -lvl 0 -x 0 -y 1440 -defaultsOSRD
preplace portBus sd_device_if_dat -pg 1 -lvl 9 -x 3350 -y 800 -defaultsOSRD
preplace portBus sd_device_if_gnd -pg 1 -lvl 9 -x 3350 -y 1560 -defaultsOSRD
preplace portBus sd_host_if_dat -pg 1 -lvl 9 -x 3350 -y 1350 -defaultsOSRD
preplace portBus sd_host_if_gnd -pg 1 -lvl 9 -x 3350 -y 1660 -defaultsOSRD
preplace inst sd_host_data_switch -pg 1 -lvl 3 -x 940 -y 640 -defaultsOSRD
preplace inst cpu_in_data_width_converter_0 -pg 1 -lvl 5 -x 1640 -y 920 -defaultsOSRD
preplace inst cpu_out_data_width_converter_0 -pg 1 -lvl 3 -x 940 -y 1190 -defaultsOSRD
preplace inst encrypt_wrapper -pg 1 -lvl 2 -x 600 -y 220 -defaultsOSRD
preplace inst mdm_0 -pg 1 -lvl 5 -x 1640 -y 580 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 6 -x 2100 -y 780 -defaultsOSRD
preplace inst microblaze_0_axi_intc -pg 1 -lvl 5 -x 1640 -y 1330 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 7 -x 2590 -y 480 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 7 -x 2590 -y 900 -defaultsOSRD
preplace inst microblaze_0_xlconcat -pg 1 -lvl 4 -x 1270 -y 1360 -defaultsOSRD
preplace inst sd_card_wrapper -pg 1 -lvl 8 -x 3110 -y 800 -defaultsOSRD
preplace inst timer -pg 1 -lvl 8 -x 3110 -y 1000 -defaultsOSRD
preplace inst uart -pg 1 -lvl 8 -x 3110 -y 1190 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 8 -x 3110 -y 1560 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 8 -x 3110 -y 1660 -defaultsOSRD
preplace inst dram_controller -pg 1 -lvl 8 -x 3110 -y 430 -defaultsOSRD
preplace inst rst_dram_controller_81M -pg 1 -lvl 1 -x 220 -y 120 -defaultsOSRD
preplace inst sd_card_data_switch -pg 1 -lvl 4 -x 1270 -y 960 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 5 -x 1640 -y 1110 -defaultsOSRD
preplace inst cpu_in_data_width_converter_1 -pg 1 -lvl 5 -x 1640 -y 710 -defaultsOSRD
preplace inst cpu_out_data_width_converter_1 -pg 1 -lvl 2 -x 600 -y 710 -defaultsOSRD
preplace inst const_gen -pg 1 -lvl 2 -x 600 -y 880 -defaultsOSRD
preplace inst reset_generator_wrap_0 -pg 1 -lvl 8 -x 3110 -y 600 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 2 -x 600 -y 1100 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 1 -x 220 -y 960 -defaultsOSRD
preplace inst sd_host -pg 1 -lvl 8 -x 3110 -y 1380 -defaultsOSRD
preplace netloc Net 1 8 1 NJ 780
preplace netloc Net1 1 8 1 NJ 800
preplace netloc Net2 1 8 1 NJ 1390
preplace netloc Net3 1 8 1 NJ 1350
preplace netloc axi_sd_0_interrupt 1 3 6 1130 1200 NJ 1200 NJ 1200 NJ 1200 2870J 890 3330
preplace netloc axi_sd_card_0_sd_dat3_pullup 1 8 1 NJ 820
preplace netloc axi_sd_host_0_interrupt 1 3 6 1130 1500 NJ 1500 NJ 1500 NJ 1500 NJ 1500 3310
preplace netloc axi_sd_host_0_sd_clk 1 8 1 NJ 1370
preplace netloc axi_uartlite_0_interrupt 1 3 6 1120 1490 NJ 1490 NJ 1490 NJ 1490 NJ 1490 3280
preplace netloc microblaze_0_intr 1 4 1 1450 1340n
preplace netloc sd_device_if_clk_1 1 0 8 30J 240 430J 100 NJ 100 NJ 100 NJ 100 NJ 100 2380J 80 2870J
preplace netloc timer_interrupt 1 3 6 1110 1190 NJ 1190 1850J 1110 NJ 1110 NJ 1110 3280
preplace netloc xlconstant_0_dout 1 8 1 NJ 1560
preplace netloc xlconstant_1_dout 1 8 1 NJ 1660
preplace netloc mig_7series_0_ui_clk 1 0 9 30 230 440 800 740 970 1130 1090 1470 800 1780 590 2430 980 2880 690 3290
preplace netloc dram_controller_ui_addn_clk_0 1 7 2 2900 680 3280
preplace netloc dram_controller_ui_clk_sync_rst 1 0 9 40 20 NJ 20 NJ 20 NJ 20 1410J 30 NJ 30 NJ 30 NJ 30 3280
preplace netloc dram_controller_mmcm_locked 1 0 9 20 10 NJ 10 NJ 10 NJ 10 1420J 20 NJ 20 NJ 20 NJ 20 3300
preplace netloc rst_dram_controller_81M_peripheral_aresetn 1 1 7 400 630 750 800 1090 1110 1480 1000 NJ 1000 2440 990 2860
preplace netloc Net4 1 1 5 400 60 NJ 60 NJ 60 1440 790 1790J
preplace netloc SYS_Rst_1 1 1 6 420J 110 NJ 110 NJ 110 NJ 110 NJ 110 2400
preplace netloc mdm_0_Debug_SYS_Rst 1 0 6 40 490 NJ 490 NJ 490 NJ 490 NJ 490 1770
preplace netloc reset_1 1 0 8 20J 220 410J 80 NJ 80 NJ 80 NJ 80 NJ 80 2370J 40 2900J
preplace netloc ddr_clock_1 1 0 8 NJ 1440 NJ 1440 NJ 1440 1090J 1450 NJ 1450 NJ 1450 NJ 1450 2820J
preplace netloc xlconcat_0_dout 1 5 1 1840 850n
preplace netloc Net5 1 4 2 1500 1220 1830
preplace netloc microblaze_0_Dbg_Wakeup 1 4 3 1510 1180 NJ 1180 2350
preplace netloc reset_generator_wrap_0_out_aresetn 1 0 9 40 1100 440 1160 730J 1110 1080J 1120 1460J 1210 NJ 1210 NJ 1210 2740J 1270 3300
preplace netloc xlslice_1_Dout 1 1 4 450 790 NJ 790 1080J 730 NJ
preplace netloc xlslice_0_Dout 1 2 3 720 1100 NJ 1100 1460J
preplace netloc axis_switch_0_M02_AXIS 1 4 1 1450 900n
preplace netloc axis_switch_0_M01_AXIS1 1 4 4 1430 10 NJ 10 NJ 10 2890J
preplace netloc axi_uartlite_0_UART 1 8 1 NJ 1180
preplace netloc cpu_out_data_width_converter_M_AXIS 1 3 1 1100 930n
preplace netloc microblaze_0_dlmb_1 1 6 1 2410 660n
preplace netloc sd_host_data_out 1 2 7 790 150 NJ 150 NJ 150 NJ 150 2430J 110 NJ 110 3320
preplace netloc dram_controller_DDR3 1 8 1 NJ 380
preplace netloc sd_host_data_switch_M00_AXIS 1 3 2 NJ 610 1470
preplace netloc axis_switch_0_M03_AXIS 1 3 5 1090 120 NJ 120 NJ 120 2390J 100 2800J
preplace netloc microblaze_0_axi_periph_M07_AXI 1 1 7 460 70 NJ 70 NJ 70 NJ 70 NJ 70 NJ 70 2770
preplace netloc microblaze_0_axi_periph_M10_AXI 1 3 5 1130 140 NJ 140 NJ 140 2440J 120 2760
preplace netloc sd_card_wrapper_M_AXIS 1 3 6 1110 90 NJ 90 NJ 90 NJ 90 NJ 90 3310
preplace netloc encrypt_out_width_converter_M_AXIS 1 2 1 750 220n
preplace netloc microblaze_0_M1_AXIS 1 1 6 450 40 NJ 40 NJ 40 NJ 40 NJ 40 2360
preplace netloc microblaze_0_axi_periph_M00_AXI 1 7 1 2840 380n
preplace netloc microblaze_0_axi_periph_M04_AXI 1 4 4 1490 60 NJ 60 NJ 60 2780
preplace netloc cpu_in_data_width_converter_M_AXIS 1 5 1 1800 690n
preplace netloc cpu_in_data_width_converter_1_M_AXIS 1 5 1 N 710
preplace netloc cpu_out_data_width_converter_1_M_AXIS 1 2 1 720 550n
preplace netloc microblaze_0_ilmb_1 1 6 1 2380 680n
preplace netloc microblaze_0_axi_periph_M09_AXI 1 7 1 2830 560n
preplace netloc microblaze_0_interrupt 1 5 1 1820 650n
preplace netloc microblaze_0_axi_periph_M06_AXI 1 7 1 2780 500n
preplace netloc sd_host_axis_switch_M02_AXIS 1 3 1 1100 650n
preplace netloc microblaze_0_axi_periph_M08_AXI 1 7 1 2790 390n
preplace netloc microblaze_0_axi_periph_M01_AXI 1 7 1 2810 400n
preplace netloc axis_switch_0_M01_AXIS 1 1 3 470 120 NJ 120 1080
preplace netloc microblaze_0_M0_AXIS 1 2 5 780 470 NJ 470 NJ 470 NJ 470 2350
preplace netloc axis_switch_0_M00_AXIS 1 2 3 800 480 NJ 480 1420
preplace netloc microblaze_0_axi_periph_M02_AXI 1 2 6 770 50 NJ 50 NJ 50 NJ 50 NJ 50 2750
preplace netloc microblaze_0_axi_dp 1 6 1 2420 190n
preplace netloc microblaze_0_axi_periph_M05_AXI 1 7 1 2850 480n
preplace netloc microblaze_0_axi_periph_M03_AXI 1 1 7 480 130 NJ 130 NJ 130 NJ 130 NJ 130 NJ 130 2740
preplace netloc microblaze_0_debug 1 5 1 1810 570n
preplace netloc axi_stream_constant_0_data_out 1 2 1 760 630n
levelinfo -pg 1 0 220 600 940 1270 1640 2100 2590 3110 3350
pagesize -pg 1 -db -bbox -sgen -170 0 3580 1720
"
}
{
   "da_axi4_cnt":"7",
   "da_board_cnt":"1"
}
