Analysis & Synthesis report for pipeproc
Thu Jun 14 17:38:31 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |pipeproc|EX_MA:inst10|STATE
 10. State Machine - |pipeproc|MemAcc:inst16|STATE
 11. State Machine - |pipeproc|MA_WB:inst11|STATE
 12. State Machine - |pipeproc|WriteBack:inst7|STATE
 13. State Machine - |pipeproc|InstDecode:inst4|STATE
 14. State Machine - |pipeproc|IF_ID:inst8|STATE
 15. State Machine - |pipeproc|ID_EX:inst17|STATE
 16. State Machine - |pipeproc|Exec:inst5|STATE
 17. State Machine - |pipeproc|InstFetch:inst3|STATE
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Source assignments for seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated
 22. Source assignments for seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated
 23. Parameter Settings for User Entity Instance: pll_buffers:inst|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: seg_dados:inst1|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: InstFetch:inst3
 26. Parameter Settings for User Entity Instance: Exec:inst5
 27. Parameter Settings for User Entity Instance: ID_EX:inst17
 28. Parameter Settings for User Entity Instance: IF_ID:inst8
 29. Parameter Settings for User Entity Instance: InstDecode:inst4
 30. Parameter Settings for User Entity Instance: WriteBack:inst7
 31. Parameter Settings for User Entity Instance: MA_WB:inst11
 32. Parameter Settings for User Entity Instance: MemAcc:inst16
 33. Parameter Settings for User Entity Instance: EX_MA:inst10
 34. Parameter Settings for User Entity Instance: seg_programa:inst2|altsyncram:altsyncram_component
 35. altpll Parameter Settings by Entity Instance
 36. altsyncram Parameter Settings by Entity Instance
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages
 40. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jun 14 17:38:31 2018       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; pipeproc                                    ;
; Top-level Entity Name              ; pipeproc                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; pipeproc           ; pipeproc           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                          ; Library ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+---------+
; buffers/MA_WB.v                  ; yes             ; User Verilog HDL File              ; C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v               ;         ;
; buffers/IF_ID.v                  ; yes             ; User Verilog HDL File              ; C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v               ;         ;
; buffers/ID_EX.v                  ; yes             ; User Verilog HDL File              ; C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v               ;         ;
; buffers/EX_MA.v                  ; yes             ; User Verilog HDL File              ; C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v               ;         ;
; Exec.v                           ; yes             ; User Verilog HDL File              ; C:/Users/loic/Documents/GitHub/lab4/src/Exec.v                        ;         ;
; InstFetch.v                      ; yes             ; User Verilog HDL File              ; C:/Users/loic/Documents/GitHub/lab4/src/InstFetch.v                   ;         ;
; pipeproc.bdf                     ; yes             ; User Block Diagram/Schematic File  ; C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf                  ;         ;
; InstDecode.v                     ; yes             ; User Verilog HDL File              ; C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v                  ;         ;
; MemAcc.v                         ; yes             ; User Verilog HDL File              ; C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v                      ;         ;
; WriteBack.v                      ; yes             ; User Verilog HDL File              ; C:/Users/loic/Documents/GitHub/lab4/src/WriteBack.v                   ;         ;
; pll_buffers.v                    ; yes             ; User Wizard-Generated File         ; C:/Users/loic/Documents/GitHub/lab4/src/pll_buffers.v                 ;         ;
; seg_dados.v                      ; yes             ; User Wizard-Generated File         ; C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v                   ;         ;
; seg_programa.v                   ; yes             ; User Wizard-Generated File         ; C:/Users/loic/Documents/GitHub/lab4/src/seg_programa.v                ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; d:/quartus/17.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                       ; d:/quartus/17.1/quartus/libraries/megafunctions/aglobal171.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; d:/quartus/17.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; d:/quartus/17.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; d:/quartus/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/pll_buffers_altpll.v          ; yes             ; Auto-Generated Megafunction        ; C:/Users/loic/Documents/GitHub/lab4/src/db/pll_buffers_altpll.v       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; d:/quartus/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; d:/quartus/17.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; d:/quartus/17.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; d:/quartus/17.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; d:/quartus/17.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; d:/quartus/17.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; d:/quartus/17.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_cif1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf        ;         ;
; db/altsyncram_eif1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_eif1.tdf        ;         ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; RST   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |pipeproc                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 2    ; 0            ; |pipeproc           ; pipeproc    ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------+-----------------+
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |pipeproc|pll_buffers:inst   ; pll_buffers.v   ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |pipeproc|seg_dados:inst1    ; seg_dados.v     ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |pipeproc|seg_programa:inst2 ; seg_programa.v  ;
+--------+--------------+---------+--------------+--------------+------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pipeproc|EX_MA:inst10|STATE                                                                                                                                                                                 ;
+--------------------+---------------+--------------------+----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+------------+
; Name               ; STATE.WAIT_12 ; STATE.PREPARE_DATA ; STATE.GET_DATA ; STATE.WAIT_9 ; STATE.WAIT_8 ; STATE.WAIT_7 ; STATE.WAIT_6 ; STATE.WAIT_5 ; STATE.WAIT_4 ; STATE.WAIT_3 ; STATE.WAIT_2 ; STATE.WAIT_1 ; STATE.IDLE ;
+--------------------+---------------+--------------------+----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+------------+
; STATE.IDLE         ; 0             ; 0                  ; 0              ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ;
; STATE.WAIT_1       ; 0             ; 0                  ; 0              ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1          ;
; STATE.WAIT_2       ; 0             ; 0                  ; 0              ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1          ;
; STATE.WAIT_3       ; 0             ; 0                  ; 0              ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1          ;
; STATE.WAIT_4       ; 0             ; 0                  ; 0              ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1          ;
; STATE.WAIT_5       ; 0             ; 0                  ; 0              ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1          ;
; STATE.WAIT_6       ; 0             ; 0                  ; 0              ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ;
; STATE.WAIT_7       ; 0             ; 0                  ; 0              ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ;
; STATE.WAIT_8       ; 0             ; 0                  ; 0              ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ;
; STATE.WAIT_9       ; 0             ; 0                  ; 0              ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ;
; STATE.GET_DATA     ; 0             ; 0                  ; 1              ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ;
; STATE.PREPARE_DATA ; 0             ; 1                  ; 0              ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ;
; STATE.WAIT_12      ; 1             ; 0                  ; 0              ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ;
+--------------------+---------------+--------------------+----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pipeproc|MemAcc:inst16|STATE                                                                                             ;
+---------------------+---------------+-------------+---------------------+------------+------------------+--------------------+------------+
; Name                ; STATE.VAZIO_0 ; STATE.WRITE ; STATE.PREPARE_WRITE ; STATE.READ ; STATE.READ_CLOCK ; STATE.PREPARE_READ ; STATE.IDLE ;
+---------------------+---------------+-------------+---------------------+------------+------------------+--------------------+------------+
; STATE.IDLE          ; 0             ; 0           ; 0                   ; 0          ; 0                ; 0                  ; 0          ;
; STATE.PREPARE_READ  ; 0             ; 0           ; 0                   ; 0          ; 0                ; 1                  ; 1          ;
; STATE.READ_CLOCK    ; 0             ; 0           ; 0                   ; 0          ; 1                ; 0                  ; 1          ;
; STATE.READ          ; 0             ; 0           ; 0                   ; 1          ; 0                ; 0                  ; 1          ;
; STATE.PREPARE_WRITE ; 0             ; 0           ; 1                   ; 0          ; 0                ; 0                  ; 1          ;
; STATE.WRITE         ; 0             ; 1           ; 0                   ; 0          ; 0                ; 0                  ; 1          ;
; STATE.VAZIO_0       ; 1             ; 0           ; 0                   ; 0          ; 0                ; 0                  ; 1          ;
+---------------------+---------------+-------------+---------------------+------------+------------------+--------------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pipeproc|MA_WB:inst11|STATE                                                                                                                                                                                 ;
+--------------------+---------------+--------------------+----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+------------+
; Name               ; STATE.WAIT_12 ; STATE.PREPARE_DATA ; STATE.GET_DATA ; STATE.WAIT_9 ; STATE.WAIT_8 ; STATE.WAIT_7 ; STATE.WAIT_6 ; STATE.WAIT_5 ; STATE.WAIT_4 ; STATE.WAIT_3 ; STATE.WAIT_2 ; STATE.WAIT_1 ; STATE.IDLE ;
+--------------------+---------------+--------------------+----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+------------+
; STATE.IDLE         ; 0             ; 0                  ; 0              ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ;
; STATE.WAIT_1       ; 0             ; 0                  ; 0              ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1          ;
; STATE.WAIT_2       ; 0             ; 0                  ; 0              ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1          ;
; STATE.WAIT_3       ; 0             ; 0                  ; 0              ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1          ;
; STATE.WAIT_4       ; 0             ; 0                  ; 0              ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1          ;
; STATE.WAIT_5       ; 0             ; 0                  ; 0              ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1          ;
; STATE.WAIT_6       ; 0             ; 0                  ; 0              ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ;
; STATE.WAIT_7       ; 0             ; 0                  ; 0              ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ;
; STATE.WAIT_8       ; 0             ; 0                  ; 0              ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ;
; STATE.WAIT_9       ; 0             ; 0                  ; 0              ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ;
; STATE.GET_DATA     ; 0             ; 0                  ; 1              ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ;
; STATE.PREPARE_DATA ; 0             ; 1                  ; 0              ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ;
; STATE.WAIT_12      ; 1             ; 0                  ; 0              ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ;
+--------------------+---------------+--------------------+----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pipeproc|WriteBack:inst7|STATE                                                                                  ;
+------------------+---------------+---------------+---------------+---------------+---------------+------------------+------------+
; Name             ; STATE.VAZIO_4 ; STATE.VAZIO_3 ; STATE.VAZIO_2 ; STATE.VAZIO_1 ; STATE.VAZIO_0 ; STATE.WRITE_BACK ; STATE.IDLE ;
+------------------+---------------+---------------+---------------+---------------+---------------+------------------+------------+
; STATE.IDLE       ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0          ;
; STATE.WRITE_BACK ; 0             ; 0             ; 0             ; 0             ; 0             ; 1                ; 1          ;
; STATE.VAZIO_0    ; 0             ; 0             ; 0             ; 0             ; 1             ; 0                ; 1          ;
; STATE.VAZIO_1    ; 0             ; 0             ; 0             ; 1             ; 0             ; 0                ; 1          ;
; STATE.VAZIO_2    ; 0             ; 0             ; 1             ; 0             ; 0             ; 0                ; 1          ;
; STATE.VAZIO_3    ; 0             ; 1             ; 0             ; 0             ; 0             ; 0                ; 1          ;
; STATE.VAZIO_4    ; 1             ; 0             ; 0             ; 0             ; 0             ; 0                ; 1          ;
+------------------+---------------+---------------+---------------+---------------+---------------+------------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pipeproc|InstDecode:inst4|STATE                                                                                 ;
+-----------------+---------------+-----------------+---------------+---------------+-----------------+---------------+------------+
; Name            ; STATE.D_TABLE ; STATE.READ_SEND ; STATE.VAZIO_1 ; STATE.VAZIO_0 ; STATE.WB_WRTING ; STATE.WAIT_WB ; STATE.IDLE ;
+-----------------+---------------+-----------------+---------------+---------------+-----------------+---------------+------------+
; STATE.IDLE      ; 0             ; 0               ; 0             ; 0             ; 0               ; 0             ; 0          ;
; STATE.WAIT_WB   ; 0             ; 0               ; 0             ; 0             ; 0               ; 1             ; 1          ;
; STATE.WB_WRTING ; 0             ; 0               ; 0             ; 0             ; 1               ; 0             ; 1          ;
; STATE.VAZIO_0   ; 0             ; 0               ; 0             ; 1             ; 0               ; 0             ; 1          ;
; STATE.VAZIO_1   ; 0             ; 0               ; 1             ; 0             ; 0               ; 0             ; 1          ;
; STATE.READ_SEND ; 0             ; 1               ; 0             ; 0             ; 0               ; 0             ; 1          ;
; STATE.D_TABLE   ; 1             ; 0               ; 0             ; 0             ; 0               ; 0             ; 1          ;
+-----------------+---------------+-----------------+---------------+---------------+-----------------+---------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pipeproc|IF_ID:inst8|STATE                                                                                                                                                                                   ;
+--------------------+---------------+--------------------+---------------+--------------+--------------+--------------+--------------+----------------+--------------+--------------+--------------+--------------+------------+
; Name               ; STATE.WAIT_12 ; STATE.PREPARE_DATA ; STATE.WAIT_10 ; STATE.WAIT_9 ; STATE.WAIT_8 ; STATE.WAIT_7 ; STATE.WAIT_6 ; STATE.GET_DATA ; STATE.WAIT_4 ; STATE.WAIT_3 ; STATE.WAIT_2 ; STATE.WAIT_1 ; STATE.IDLE ;
+--------------------+---------------+--------------------+---------------+--------------+--------------+--------------+--------------+----------------+--------------+--------------+--------------+--------------+------------+
; STATE.IDLE         ; 0             ; 0                  ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0            ; 0            ; 0            ; 0            ; 0          ;
; STATE.WAIT_1       ; 0             ; 0                  ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0            ; 0            ; 0            ; 1            ; 1          ;
; STATE.WAIT_2       ; 0             ; 0                  ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0            ; 0            ; 1            ; 0            ; 1          ;
; STATE.WAIT_3       ; 0             ; 0                  ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0            ; 1            ; 0            ; 0            ; 1          ;
; STATE.WAIT_4       ; 0             ; 0                  ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 1            ; 0            ; 0            ; 0            ; 1          ;
; STATE.GET_DATA     ; 0             ; 0                  ; 0             ; 0            ; 0            ; 0            ; 0            ; 1              ; 0            ; 0            ; 0            ; 0            ; 1          ;
; STATE.WAIT_6       ; 0             ; 0                  ; 0             ; 0            ; 0            ; 0            ; 1            ; 0              ; 0            ; 0            ; 0            ; 0            ; 1          ;
; STATE.WAIT_7       ; 0             ; 0                  ; 0             ; 0            ; 0            ; 1            ; 0            ; 0              ; 0            ; 0            ; 0            ; 0            ; 1          ;
; STATE.WAIT_8       ; 0             ; 0                  ; 0             ; 0            ; 1            ; 0            ; 0            ; 0              ; 0            ; 0            ; 0            ; 0            ; 1          ;
; STATE.WAIT_9       ; 0             ; 0                  ; 0             ; 1            ; 0            ; 0            ; 0            ; 0              ; 0            ; 0            ; 0            ; 0            ; 1          ;
; STATE.WAIT_10      ; 0             ; 0                  ; 1             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0            ; 0            ; 0            ; 0            ; 1          ;
; STATE.PREPARE_DATA ; 0             ; 1                  ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0            ; 0            ; 0            ; 0            ; 1          ;
; STATE.WAIT_12      ; 1             ; 0                  ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0            ; 0            ; 0            ; 0            ; 1          ;
+--------------------+---------------+--------------------+---------------+--------------+--------------+--------------+--------------+----------------+--------------+--------------+--------------+--------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pipeproc|ID_EX:inst17|STATE                                                                                                                                                                                        ;
+------------------------+---------------+------------------------+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+------------+
; Name                   ; STATE.WAIT_12 ; STATE.GET_PREPARE_DATA ; STATE.WAIT_10 ; STATE.WAIT_9 ; STATE.WAIT_8 ; STATE.WAIT_7 ; STATE.WAIT_6 ; STATE.WAIT_5 ; STATE.WAIT_4 ; STATE.WAIT_3 ; STATE.WAIT_2 ; STATE.WAIT_1 ; STATE.IDLE ;
+------------------------+---------------+------------------------+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+------------+
; STATE.IDLE             ; 0             ; 0                      ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ;
; STATE.WAIT_1           ; 0             ; 0                      ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1          ;
; STATE.WAIT_2           ; 0             ; 0                      ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1          ;
; STATE.WAIT_3           ; 0             ; 0                      ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1          ;
; STATE.WAIT_4           ; 0             ; 0                      ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1          ;
; STATE.WAIT_5           ; 0             ; 0                      ; 0             ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1          ;
; STATE.WAIT_6           ; 0             ; 0                      ; 0             ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ;
; STATE.WAIT_7           ; 0             ; 0                      ; 0             ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ;
; STATE.WAIT_8           ; 0             ; 0                      ; 0             ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ;
; STATE.WAIT_9           ; 0             ; 0                      ; 0             ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ;
; STATE.WAIT_10          ; 0             ; 0                      ; 1             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ;
; STATE.GET_PREPARE_DATA ; 0             ; 1                      ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ;
; STATE.WAIT_12          ; 1             ; 0                      ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ;
+------------------------+---------------+------------------------+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pipeproc|Exec:inst5|STATE                                                                                                          ;
+---------------------+---------------+-------------------+------------+---------------------+---------------------+---------------------+------------+
; Name                ; STATE.VAZIO_0 ; STATE.BRANCH_JUMP ; STATE.SEND ; STATE.CALCULA_ULA_3 ; STATE.CALCULA_ULA_2 ; STATE.CALCULA_ULA_1 ; STATE.IDLE ;
+---------------------+---------------+-------------------+------------+---------------------+---------------------+---------------------+------------+
; STATE.IDLE          ; 0             ; 0                 ; 0          ; 0                   ; 0                   ; 0                   ; 0          ;
; STATE.CALCULA_ULA_1 ; 0             ; 0                 ; 0          ; 0                   ; 0                   ; 1                   ; 1          ;
; STATE.CALCULA_ULA_2 ; 0             ; 0                 ; 0          ; 0                   ; 1                   ; 0                   ; 1          ;
; STATE.CALCULA_ULA_3 ; 0             ; 0                 ; 0          ; 1                   ; 0                   ; 0                   ; 1          ;
; STATE.SEND          ; 0             ; 0                 ; 1          ; 0                   ; 0                   ; 0                   ; 1          ;
; STATE.BRANCH_JUMP   ; 0             ; 1                 ; 0          ; 0                   ; 0                   ; 0                   ; 1          ;
; STATE.VAZIO_0       ; 1             ; 0                 ; 0          ; 0                   ; 0                   ; 0                   ; 1          ;
+---------------------+---------------+-------------------+------------+---------------------+---------------------+---------------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pipeproc|InstFetch:inst3|STATE                                                                                   ;
+-----------------+-----------------+--------------+---------------+---------------+-----------------+-----------------+------------+
; Name            ; STATE.UPDATE_PC ; STATE.INC_PC ; STATE.VAZIO_1 ; STATE.VAZIO_0 ; STATE.READ_SEND ; STATE.PREP_READ ; STATE.IDLE ;
+-----------------+-----------------+--------------+---------------+---------------+-----------------+-----------------+------------+
; STATE.IDLE      ; 0               ; 0            ; 0             ; 0             ; 0               ; 0               ; 0          ;
; STATE.PREP_READ ; 0               ; 0            ; 0             ; 0             ; 0               ; 1               ; 1          ;
; STATE.READ_SEND ; 0               ; 0            ; 0             ; 0             ; 1               ; 0               ; 1          ;
; STATE.VAZIO_0   ; 0               ; 0            ; 0             ; 1             ; 0               ; 0               ; 1          ;
; STATE.VAZIO_1   ; 0               ; 0            ; 1             ; 0             ; 0               ; 0               ; 1          ;
; STATE.INC_PC    ; 0               ; 1            ; 0             ; 0             ; 0               ; 0               ; 1          ;
; STATE.UPDATE_PC ; 1               ; 0            ; 0             ; 0             ; 0               ; 0               ; 1          ;
+-----------------+-----------------+--------------+---------------+---------------+-----------------+-----------------+------------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; Exec:inst5|RFLAGS[4]                    ; Stuck at GND due to stuck port data_in ;
; EX_MA:inst10|ADDR_REG_OUT[0]            ; Lost fanout                            ;
; EX_MA:inst10|OPT_BIT_OUT                ; Lost fanout                            ;
; EX_MA:inst10|ADDR_REG_OUT[1..4]         ; Lost fanout                            ;
; EX_MA:inst10|OPCD_OUT[0..4]             ; Lost fanout                            ;
; EX_MA:inst10|ALU_OUT[0..15]             ; Lost fanout                            ;
; MemAcc:inst16|DATA[0..15]               ; Lost fanout                            ;
; MA_WB:inst11|ADDR_REG_OUT[0..4]         ; Lost fanout                            ;
; MA_WB:inst11|OPCD_OUT[0..4]             ; Lost fanout                            ;
; MA_WB:inst11|DATA_OUT[0..15]            ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[29][0]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[28][2]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[28][1]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[28][0]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[27][2]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[27][1]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[27][0]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[26][2]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[26][1]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[26][0]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[25][2]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[25][1]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[25][0]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[24][2]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[24][1]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[24][0]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[23][2]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[23][1]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[23][0]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[22][2]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[22][1]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[22][0]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[21][2]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[21][1]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[21][0]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[20][2]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[20][1]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[20][0]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[19][2]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[19][1]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[19][0]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[18][2]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[18][1]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[18][0]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[17][2]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[17][1]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[17][0]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[16][2]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[16][1]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[16][0]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[15][2]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[15][1]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[15][0]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[14][2]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[14][1]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[14][0]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[13][2]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[13][1]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[13][0]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[12][2]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[12][1]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[12][0]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[11][2]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[11][1]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[9][0]     ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[8][2]     ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[8][1]     ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[8][0]     ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[7][2]     ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[7][1]     ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[7][0]     ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[6][2]     ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[6][1]     ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[6][0]     ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[5][2]     ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[5][1]     ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[5][0]     ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[4][2]     ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[4][1]     ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[4][0]     ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[3][2]     ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[3][1]     ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[3][0]     ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[2][2]     ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[2][1]     ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[2][0]     ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[1][2]     ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[1][1]     ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[1][0]     ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[0][2]     ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[0][1]     ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[0][0]     ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[11][0]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[10][2]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[10][1]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[10][0]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[9][2]     ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[9][1]     ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[29][1]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[29][2]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[30][0]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[30][1]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[30][2]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[31][0]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[31][1]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_FLAG_REG[31][2]    ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[0][0]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[0][1]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[0][2]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[0][3]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[0][4]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[0][5]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[0][6]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[0][7]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[0][8]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[0][9]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[0][10]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[0][11]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[0][12]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[0][13]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[0][14]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[0][15]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[1][0]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[1][1]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[1][2]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[1][3]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[1][4]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[1][5]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[1][6]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[1][7]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[1][8]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[1][9]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[1][10]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[1][11]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[1][12]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[1][13]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[1][14]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[1][15]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[2][0]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[2][1]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[2][2]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[2][3]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[2][4]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[2][5]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[2][6]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[2][7]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[2][8]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[2][9]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[2][10]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[2][11]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[2][12]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[2][13]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[2][14]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[2][15]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[3][0]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[3][1]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[3][2]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[3][3]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[3][4]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[3][5]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[3][6]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[3][7]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[3][8]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[3][9]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[3][10]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[3][11]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[3][12]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[3][13]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[3][14]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[3][15]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[4][0]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[4][1]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[4][2]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[4][3]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[4][4]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[4][5]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[4][6]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[4][7]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[4][8]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[4][9]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[4][10]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[4][11]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[4][12]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[4][13]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[4][14]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[4][15]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[5][0]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[5][1]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[5][2]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[5][3]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[5][4]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[5][5]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[5][6]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[5][7]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[5][8]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[5][9]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[5][10]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[5][11]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[5][12]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[5][13]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[5][14]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[5][15]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[6][0]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[6][1]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[6][2]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[6][3]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[6][4]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[6][5]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[6][6]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[6][7]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[6][8]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[6][9]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[6][10]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[6][11]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[6][12]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[6][13]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[6][14]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[6][15]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[7][0]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[7][1]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[7][2]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[7][3]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[7][4]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[7][5]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[7][6]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[7][7]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[7][8]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[7][9]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[7][10]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[7][11]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[7][12]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[7][13]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[7][14]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[7][15]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[8][0]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[8][1]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[8][2]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[8][3]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[8][4]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[8][5]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[8][6]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[8][7]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[8][8]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[8][9]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[8][10]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[8][11]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[8][12]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[8][13]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[8][14]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[8][15]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[9][0]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[9][1]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[9][2]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[9][3]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[9][4]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[9][5]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[9][6]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[9][7]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[9][8]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[9][9]          ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[9][10]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[9][11]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[9][12]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[9][13]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[9][14]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[9][15]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[10][0]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[10][1]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[10][2]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[10][3]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[10][4]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[10][5]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[10][6]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[10][7]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[10][8]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[10][9]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[10][10]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[10][11]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[10][12]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[10][13]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[10][14]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[10][15]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[11][0]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[11][1]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[11][2]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[11][3]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[11][4]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[11][5]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[11][6]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[11][7]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[11][8]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[11][9]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[11][10]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[11][11]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[11][12]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[11][13]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[11][14]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[11][15]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[12][0]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[12][1]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[12][2]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[12][3]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[12][4]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[12][5]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[12][6]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[12][7]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[12][8]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[12][9]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[12][10]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[12][11]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[12][12]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[12][13]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[12][14]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[12][15]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[13][0]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[13][1]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[13][2]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[13][3]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[13][4]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[13][5]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[13][6]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[13][7]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[13][8]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[13][9]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[13][10]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[13][11]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[13][12]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[13][13]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[13][14]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[13][15]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[14][0]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[14][1]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[14][2]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[14][3]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[14][4]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[14][5]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[14][6]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[14][7]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[14][8]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[14][9]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[14][10]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[14][11]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[14][12]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[14][13]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[14][14]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[14][15]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[15][0]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[15][1]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[15][2]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[15][3]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[15][4]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[15][5]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[15][6]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[15][7]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[15][8]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[15][9]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[15][10]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[15][11]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[15][12]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[15][13]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[15][14]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[15][15]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[16][0]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[16][1]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[16][2]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[16][3]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[16][4]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[16][5]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[16][6]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[16][7]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[16][8]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[16][9]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[16][10]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[16][11]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[16][12]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[16][13]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[16][14]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[16][15]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[17][0]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[17][1]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[17][2]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[17][3]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[17][4]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[17][5]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[17][6]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[17][7]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[17][8]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[17][9]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[17][10]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[17][11]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[17][12]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[17][13]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[17][14]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[17][15]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[18][0]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[18][1]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[18][2]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[18][3]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[18][4]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[18][5]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[18][6]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[18][7]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[18][8]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[18][9]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[18][10]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[18][11]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[18][12]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[18][13]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[18][14]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[18][15]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[19][0]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[19][1]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[19][2]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[19][3]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[19][4]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[19][5]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[19][6]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[19][7]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[19][8]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[19][9]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[19][10]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[19][11]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[19][12]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[19][13]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[19][14]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[19][15]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[20][0]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[20][1]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[20][2]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[20][3]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[20][4]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[20][5]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[20][6]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[20][7]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[20][8]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[20][9]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[20][10]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[20][11]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[20][12]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[20][13]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[20][14]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[20][15]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[21][0]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[21][1]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[21][2]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[21][3]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[21][4]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[21][5]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[21][6]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[21][7]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[21][8]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[21][9]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[21][10]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[21][11]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[21][12]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[21][13]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[21][14]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[21][15]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[22][0]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[22][1]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[22][2]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[22][3]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[22][4]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[22][5]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[22][6]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[22][7]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[22][8]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[22][9]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[22][10]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[22][11]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[22][12]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[22][13]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[22][14]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[22][15]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[23][0]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[23][1]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[23][2]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[23][3]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[23][4]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[23][5]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[23][6]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[23][7]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[23][8]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[23][9]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[23][10]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[23][11]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[23][12]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[23][13]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[23][14]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[23][15]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[24][0]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[24][1]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[24][2]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[24][3]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[24][4]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[24][5]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[24][6]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[24][7]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[24][8]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[24][9]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[24][10]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[24][11]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[24][12]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[24][13]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[24][14]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[24][15]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[25][0]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[25][1]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[25][2]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[25][3]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[25][4]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[25][5]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[25][6]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[25][7]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[25][8]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[25][9]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[25][10]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[25][11]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[25][12]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[25][13]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[25][14]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[25][15]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[26][0]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[26][1]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[26][2]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[26][3]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[26][4]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[26][5]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[26][6]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[26][7]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[26][8]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[26][9]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[26][10]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[26][11]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[26][12]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[26][13]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[26][14]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[26][15]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[27][0]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[27][1]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[27][2]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[27][3]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[27][4]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[27][5]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[27][6]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[27][7]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[27][8]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[27][9]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[27][10]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[27][11]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[27][12]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[27][13]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[27][14]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[27][15]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[28][0]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[28][1]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[28][2]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[28][3]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[28][4]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[28][5]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[28][6]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[28][7]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[28][8]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[28][9]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[28][10]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[28][11]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[28][12]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[28][13]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[28][14]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[28][15]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[29][0]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[29][1]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[29][2]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[29][3]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[29][4]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[29][5]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[29][6]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[29][7]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[29][8]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[29][9]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[29][10]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[29][11]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[29][12]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[29][13]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[29][14]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[29][15]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[30][0]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[30][1]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[30][2]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[30][3]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[30][4]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[30][5]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[30][6]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[30][7]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[30][8]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[30][9]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[30][10]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[30][11]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[30][12]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[30][13]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[30][14]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[30][15]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[31][0]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[31][1]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[31][2]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[31][3]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[31][4]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[31][5]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[31][6]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[31][7]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[31][8]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[31][9]         ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[31][10]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[31][11]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[31][12]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[31][13]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[31][14]        ; Lost fanout                            ;
; InstDecode:inst4|ARR_REG[31][15]        ; Lost fanout                            ;
; IF_ID:inst8|IR[0..31]                   ; Lost fanout                            ;
; Exec:inst5|RFLAGS[0..3]                 ; Lost fanout                            ;
; InstFetch:inst3|PC[0..15]               ; Lost fanout                            ;
; EX_MA:inst10|STATE~2                    ; Lost fanout                            ;
; EX_MA:inst10|STATE~3                    ; Lost fanout                            ;
; EX_MA:inst10|STATE~4                    ; Lost fanout                            ;
; EX_MA:inst10|STATE~5                    ; Lost fanout                            ;
; MemAcc:inst16|STATE~2                   ; Lost fanout                            ;
; MemAcc:inst16|STATE~3                   ; Lost fanout                            ;
; MemAcc:inst16|STATE~4                   ; Lost fanout                            ;
; MA_WB:inst11|STATE~2                    ; Lost fanout                            ;
; MA_WB:inst11|STATE~3                    ; Lost fanout                            ;
; MA_WB:inst11|STATE~4                    ; Lost fanout                            ;
; MA_WB:inst11|STATE~5                    ; Lost fanout                            ;
; WriteBack:inst7|STATE~2                 ; Lost fanout                            ;
; WriteBack:inst7|STATE~3                 ; Lost fanout                            ;
; WriteBack:inst7|STATE~4                 ; Lost fanout                            ;
; InstDecode:inst4|STATE~2                ; Lost fanout                            ;
; InstDecode:inst4|STATE~3                ; Lost fanout                            ;
; InstDecode:inst4|STATE~4                ; Lost fanout                            ;
; IF_ID:inst8|STATE~2                     ; Lost fanout                            ;
; IF_ID:inst8|STATE~3                     ; Lost fanout                            ;
; IF_ID:inst8|STATE~4                     ; Lost fanout                            ;
; IF_ID:inst8|STATE~5                     ; Lost fanout                            ;
; ID_EX:inst17|STATE~2                    ; Lost fanout                            ;
; ID_EX:inst17|STATE~3                    ; Lost fanout                            ;
; ID_EX:inst17|STATE~4                    ; Lost fanout                            ;
; ID_EX:inst17|STATE~5                    ; Lost fanout                            ;
; Exec:inst5|STATE~2                      ; Lost fanout                            ;
; Exec:inst5|STATE~3                      ; Lost fanout                            ;
; Exec:inst5|STATE~4                      ; Lost fanout                            ;
; InstFetch:inst3|STATE~2                 ; Lost fanout                            ;
; InstFetch:inst3|STATE~3                 ; Lost fanout                            ;
; InstFetch:inst3|STATE~4                 ; Lost fanout                            ;
; ID_EX:inst17|RESET                      ; Lost fanout                            ;
; EX_MA:inst10|RESET                      ; Lost fanout                            ;
; MA_WB:inst11|RESET                      ; Lost fanout                            ;
; IF_ID:inst8|RESET                       ; Lost fanout                            ;
; EX_MA:inst10|STATE.IDLE                 ; Lost fanout                            ;
; EX_MA:inst10|STATE.WAIT_1               ; Lost fanout                            ;
; EX_MA:inst10|STATE.WAIT_2               ; Lost fanout                            ;
; EX_MA:inst10|STATE.WAIT_3               ; Lost fanout                            ;
; EX_MA:inst10|STATE.WAIT_4               ; Lost fanout                            ;
; EX_MA:inst10|STATE.WAIT_5               ; Lost fanout                            ;
; EX_MA:inst10|STATE.WAIT_6               ; Lost fanout                            ;
; EX_MA:inst10|STATE.WAIT_7               ; Lost fanout                            ;
; EX_MA:inst10|STATE.WAIT_8               ; Lost fanout                            ;
; EX_MA:inst10|STATE.WAIT_9               ; Lost fanout                            ;
; EX_MA:inst10|STATE.GET_DATA             ; Lost fanout                            ;
; EX_MA:inst10|STATE.PREPARE_DATA         ; Lost fanout                            ;
; EX_MA:inst10|STATE.WAIT_12              ; Lost fanout                            ;
; MemAcc:inst16|STATE.IDLE                ; Lost fanout                            ;
; MemAcc:inst16|STATE.PREPARE_READ        ; Lost fanout                            ;
; MemAcc:inst16|STATE.READ_CLOCK          ; Lost fanout                            ;
; MemAcc:inst16|STATE.READ                ; Lost fanout                            ;
; MemAcc:inst16|STATE.PREPARE_WRITE       ; Lost fanout                            ;
; MemAcc:inst16|STATE.WRITE               ; Lost fanout                            ;
; MemAcc:inst16|STATE.VAZIO_0             ; Lost fanout                            ;
; MA_WB:inst11|STATE.IDLE                 ; Lost fanout                            ;
; MA_WB:inst11|STATE.WAIT_1               ; Lost fanout                            ;
; MA_WB:inst11|STATE.WAIT_2               ; Lost fanout                            ;
; MA_WB:inst11|STATE.WAIT_3               ; Lost fanout                            ;
; MA_WB:inst11|STATE.WAIT_4               ; Lost fanout                            ;
; MA_WB:inst11|STATE.WAIT_5               ; Lost fanout                            ;
; MA_WB:inst11|STATE.WAIT_6               ; Lost fanout                            ;
; MA_WB:inst11|STATE.WAIT_7               ; Lost fanout                            ;
; MA_WB:inst11|STATE.WAIT_8               ; Lost fanout                            ;
; MA_WB:inst11|STATE.WAIT_9               ; Lost fanout                            ;
; MA_WB:inst11|STATE.GET_DATA             ; Lost fanout                            ;
; MA_WB:inst11|STATE.PREPARE_DATA         ; Lost fanout                            ;
; MA_WB:inst11|STATE.WAIT_12              ; Lost fanout                            ;
; WriteBack:inst7|STATE.IDLE              ; Lost fanout                            ;
; WriteBack:inst7|STATE.WRITE_BACK        ; Lost fanout                            ;
; WriteBack:inst7|STATE.VAZIO_0           ; Lost fanout                            ;
; WriteBack:inst7|STATE.VAZIO_1           ; Lost fanout                            ;
; WriteBack:inst7|STATE.VAZIO_2           ; Lost fanout                            ;
; WriteBack:inst7|STATE.VAZIO_3           ; Lost fanout                            ;
; WriteBack:inst7|STATE.VAZIO_4           ; Lost fanout                            ;
; InstDecode:inst4|STATE.IDLE             ; Lost fanout                            ;
; InstDecode:inst4|STATE.WAIT_WB          ; Lost fanout                            ;
; InstDecode:inst4|STATE.WB_WRTING        ; Lost fanout                            ;
; InstDecode:inst4|STATE.VAZIO_0          ; Lost fanout                            ;
; InstDecode:inst4|STATE.VAZIO_1          ; Lost fanout                            ;
; InstDecode:inst4|STATE.READ_SEND        ; Lost fanout                            ;
; InstDecode:inst4|STATE.D_TABLE          ; Lost fanout                            ;
; IF_ID:inst8|STATE.IDLE                  ; Lost fanout                            ;
; IF_ID:inst8|STATE.WAIT_1                ; Lost fanout                            ;
; IF_ID:inst8|STATE.WAIT_2                ; Lost fanout                            ;
; IF_ID:inst8|STATE.WAIT_3                ; Lost fanout                            ;
; IF_ID:inst8|STATE.WAIT_4                ; Lost fanout                            ;
; IF_ID:inst8|STATE.GET_DATA              ; Lost fanout                            ;
; IF_ID:inst8|STATE.WAIT_6                ; Lost fanout                            ;
; IF_ID:inst8|STATE.WAIT_7                ; Lost fanout                            ;
; IF_ID:inst8|STATE.WAIT_8                ; Lost fanout                            ;
; IF_ID:inst8|STATE.WAIT_9                ; Lost fanout                            ;
; IF_ID:inst8|STATE.WAIT_10               ; Lost fanout                            ;
; IF_ID:inst8|STATE.PREPARE_DATA          ; Lost fanout                            ;
; IF_ID:inst8|STATE.WAIT_12               ; Lost fanout                            ;
; ID_EX:inst17|STATE.IDLE                 ; Lost fanout                            ;
; ID_EX:inst17|STATE.WAIT_1               ; Lost fanout                            ;
; ID_EX:inst17|STATE.WAIT_2               ; Lost fanout                            ;
; ID_EX:inst17|STATE.WAIT_3               ; Lost fanout                            ;
; ID_EX:inst17|STATE.WAIT_4               ; Lost fanout                            ;
; ID_EX:inst17|STATE.WAIT_5               ; Lost fanout                            ;
; ID_EX:inst17|STATE.WAIT_6               ; Lost fanout                            ;
; ID_EX:inst17|STATE.WAIT_7               ; Lost fanout                            ;
; ID_EX:inst17|STATE.WAIT_8               ; Lost fanout                            ;
; ID_EX:inst17|STATE.WAIT_9               ; Lost fanout                            ;
; ID_EX:inst17|STATE.WAIT_10              ; Lost fanout                            ;
; ID_EX:inst17|STATE.GET_PREPARE_DATA     ; Lost fanout                            ;
; ID_EX:inst17|STATE.WAIT_12              ; Lost fanout                            ;
; Exec:inst5|STATE.IDLE                   ; Lost fanout                            ;
; Exec:inst5|STATE.CALCULA_ULA_1          ; Lost fanout                            ;
; Exec:inst5|STATE.CALCULA_ULA_2          ; Lost fanout                            ;
; Exec:inst5|STATE.CALCULA_ULA_3          ; Lost fanout                            ;
; Exec:inst5|STATE.SEND                   ; Lost fanout                            ;
; Exec:inst5|STATE.BRANCH_JUMP            ; Lost fanout                            ;
; Exec:inst5|STATE.VAZIO_0                ; Lost fanout                            ;
; InstFetch:inst3|STATE.IDLE              ; Lost fanout                            ;
; InstFetch:inst3|STATE.PREP_READ         ; Lost fanout                            ;
; InstFetch:inst3|STATE.READ_SEND         ; Lost fanout                            ;
; InstFetch:inst3|STATE.VAZIO_0           ; Lost fanout                            ;
; InstFetch:inst3|STATE.VAZIO_1           ; Lost fanout                            ;
; InstFetch:inst3|STATE.INC_PC            ; Lost fanout                            ;
; InstFetch:inst3|STATE.UPDATE_PC         ; Lost fanout                            ;
; Total Number of Removed Registers = 852 ;                                        ;
+-----------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                ;
+--------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; Register name                        ; Reason for Removal        ; Registers Removed due to This Register                                                  ;
+--------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; Exec:inst5|RFLAGS[4]                 ; Stuck at GND              ; IF_ID:inst8|IR[27], Exec:inst5|RFLAGS[3], Exec:inst5|RFLAGS[2], InstFetch:inst3|PC[10], ;
;                                      ; due to stuck port data_in ; InstFetch:inst3|PC[9], InstFetch:inst3|PC[8], InstFetch:inst3|PC[7],                    ;
;                                      ;                           ; InstFetch:inst3|PC[6], InstFetch:inst3|PC[5], InstFetch:inst3|PC[4],                    ;
;                                      ;                           ; InstFetch:inst3|PC[3], InstFetch:inst3|PC[2], InstFetch:inst3|PC[1],                    ;
;                                      ;                           ; InstFetch:inst3|PC[0], InstFetch:inst3|PC[11], InstFetch:inst3|PC[12],                  ;
;                                      ;                           ; InstFetch:inst3|PC[13], InstFetch:inst3|PC[14], InstFetch:inst3|PC[15],                 ;
;                                      ;                           ; ID_EX:inst17|RESET                                                                      ;
; MA_WB:inst11|STATE~2                 ; Lost Fanouts              ; MA_WB:inst11|STATE.WAIT_2, MA_WB:inst11|STATE.WAIT_4, MA_WB:inst11|STATE.WAIT_6,        ;
;                                      ;                           ; MA_WB:inst11|STATE.WAIT_8, MA_WB:inst11|STATE.GET_DATA                                  ;
; WriteBack:inst7|STATE~2              ; Lost Fanouts              ; MA_WB:inst11|RESET, WriteBack:inst7|STATE.IDLE, WriteBack:inst7|STATE.VAZIO_0,          ;
;                                      ;                           ; WriteBack:inst7|STATE.VAZIO_2, WriteBack:inst7|STATE.VAZIO_4                            ;
; EX_MA:inst10|STATE~2                 ; Lost Fanouts              ; EX_MA:inst10|STATE.WAIT_2, EX_MA:inst10|STATE.WAIT_4, EX_MA:inst10|STATE.WAIT_6,        ;
;                                      ;                           ; EX_MA:inst10|STATE.WAIT_8, EX_MA:inst10|STATE.GET_DATA                                  ;
; ID_EX:inst17|STATE~2                 ; Lost Fanouts              ; ID_EX:inst17|STATE.WAIT_2, ID_EX:inst17|STATE.WAIT_4, ID_EX:inst17|STATE.WAIT_6,        ;
;                                      ;                           ; ID_EX:inst17|STATE.WAIT_8, ID_EX:inst17|STATE.WAIT_10                                   ;
; IF_ID:inst8|STATE~2                  ; Lost Fanouts              ; IF_ID:inst8|STATE.WAIT_2, IF_ID:inst8|STATE.WAIT_4, IF_ID:inst8|STATE.WAIT_6,           ;
;                                      ;                           ; IF_ID:inst8|STATE.WAIT_8, IF_ID:inst8|STATE.WAIT_10                                     ;
; InstDecode:inst4|STATE~2             ; Lost Fanouts              ; InstDecode:inst4|STATE.IDLE, InstDecode:inst4|STATE.WB_WRTING,                          ;
;                                      ;                           ; InstDecode:inst4|STATE.VAZIO_1, InstDecode:inst4|STATE.D_TABLE                          ;
; MemAcc:inst16|STATE~2                ; Lost Fanouts              ; MemAcc:inst16|STATE.IDLE, MemAcc:inst16|STATE.READ_CLOCK,                               ;
;                                      ;                           ; MemAcc:inst16|STATE.PREPARE_WRITE, MemAcc:inst16|STATE.VAZIO_0                          ;
; Exec:inst5|STATE~2                   ; Lost Fanouts              ; Exec:inst5|STATE.IDLE, Exec:inst5|STATE.CALCULA_ULA_2, Exec:inst5|STATE.SEND,           ;
;                                      ;                           ; Exec:inst5|STATE.VAZIO_0                                                                ;
; InstFetch:inst3|STATE~2              ; Lost Fanouts              ; InstFetch:inst3|STATE.IDLE, InstFetch:inst3|STATE.READ_SEND,                            ;
;                                      ;                           ; InstFetch:inst3|STATE.VAZIO_1, InstFetch:inst3|STATE.UPDATE_PC                          ;
; EX_MA:inst10|STATE~3                 ; Lost Fanouts              ; EX_MA:inst10|STATE.WAIT_5, EX_MA:inst10|STATE.WAIT_9                                    ;
; EX_MA:inst10|STATE~4                 ; Lost Fanouts              ; EX_MA:inst10|STATE.WAIT_3, EX_MA:inst10|STATE.PREPARE_DATA                              ;
; MemAcc:inst16|STATE~3                ; Lost Fanouts              ; MemAcc:inst16|STATE.PREPARE_READ, MemAcc:inst16|STATE.WRITE                             ;
; MA_WB:inst11|STATE~3                 ; Lost Fanouts              ; MA_WB:inst11|STATE.WAIT_5, MA_WB:inst11|STATE.WAIT_9                                    ;
; MA_WB:inst11|STATE~4                 ; Lost Fanouts              ; MA_WB:inst11|STATE.WAIT_3, MA_WB:inst11|STATE.PREPARE_DATA                              ;
; IF_ID:inst8|STATE~3                  ; Lost Fanouts              ; IF_ID:inst8|STATE.GET_DATA, IF_ID:inst8|STATE.WAIT_9                                    ;
; IF_ID:inst8|STATE~4                  ; Lost Fanouts              ; IF_ID:inst8|STATE.WAIT_3, IF_ID:inst8|STATE.PREPARE_DATA                                ;
; WriteBack:inst7|STATE~3              ; Lost Fanouts              ; WriteBack:inst7|STATE.WRITE_BACK, WriteBack:inst7|STATE.VAZIO_3                         ;
; ID_EX:inst17|STATE~3                 ; Lost Fanouts              ; ID_EX:inst17|STATE.WAIT_5, ID_EX:inst17|STATE.WAIT_9                                    ;
; ID_EX:inst17|STATE~4                 ; Lost Fanouts              ; ID_EX:inst17|STATE.WAIT_3, ID_EX:inst17|STATE.GET_PREPARE_DATA                          ;
; InstDecode:inst4|STATE~3             ; Lost Fanouts              ; InstDecode:inst4|STATE.WAIT_WB, InstDecode:inst4|STATE.READ_SEND                        ;
; Exec:inst5|STATE~3                   ; Lost Fanouts              ; Exec:inst5|STATE.CALCULA_ULA_1, Exec:inst5|STATE.BRANCH_JUMP                            ;
; InstFetch:inst3|STATE~3              ; Lost Fanouts              ; InstFetch:inst3|STATE.PREP_READ, InstFetch:inst3|STATE.INC_PC                           ;
; MA_WB:inst11|ADDR_REG_OUT[0]         ; Lost Fanouts              ; EX_MA:inst10|RESET                                                                      ;
; InstDecode:inst4|ARR_FLAG_REG[29][0] ; Lost Fanouts              ; IF_ID:inst8|RESET                                                                       ;
; EX_MA:inst10|STATE~5                 ; Lost Fanouts              ; EX_MA:inst10|STATE.WAIT_7                                                               ;
; MemAcc:inst16|STATE~4                ; Lost Fanouts              ; MemAcc:inst16|STATE.READ                                                                ;
; MA_WB:inst11|STATE~5                 ; Lost Fanouts              ; MA_WB:inst11|STATE.WAIT_7                                                               ;
; WriteBack:inst7|STATE~4              ; Lost Fanouts              ; WriteBack:inst7|STATE.VAZIO_1                                                           ;
; IF_ID:inst8|STATE~5                  ; Lost Fanouts              ; IF_ID:inst8|STATE.WAIT_7                                                                ;
; ID_EX:inst17|STATE~5                 ; Lost Fanouts              ; ID_EX:inst17|STATE.WAIT_7                                                               ;
; Exec:inst5|STATE~4                   ; Lost Fanouts              ; Exec:inst5|STATE.CALCULA_ULA_3                                                          ;
; InstDecode:inst4|STATE~4             ; Lost Fanouts              ; InstDecode:inst4|STATE.VAZIO_0                                                          ;
; InstFetch:inst3|STATE~4              ; Lost Fanouts              ; InstFetch:inst3|STATE.VAZIO_0                                                           ;
+--------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_buffers:inst|altpll:altpll_component ;
+-------------------------------+-------------------------------+-----------------------+
; Parameter Name                ; Value                         ; Type                  ;
+-------------------------------+-------------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped               ;
; PLL_TYPE                      ; AUTO                          ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_buffers ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped               ;
; SCAN_CHAIN                    ; LONG                          ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 40000                         ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped               ;
; LOCK_HIGH                     ; 1                             ; Untyped               ;
; LOCK_LOW                      ; 1                             ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped               ;
; SKIP_VCO                      ; OFF                           ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped               ;
; BANDWIDTH                     ; 0                             ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped               ;
; DOWN_SPREAD                   ; 0                             ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped               ;
; CLK0_MULTIPLY_BY              ; 2                             ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped               ;
; CLK0_DIVIDE_BY                ; 1                             ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped               ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped               ;
; DPA_DIVIDER                   ; 0                             ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped               ;
; VCO_MIN                       ; 0                             ; Untyped               ;
; VCO_MAX                       ; 0                             ; Untyped               ;
; VCO_CENTER                    ; 0                             ; Untyped               ;
; PFD_MIN                       ; 0                             ; Untyped               ;
; PFD_MAX                       ; 0                             ; Untyped               ;
; M_INITIAL                     ; 0                             ; Untyped               ;
; M                             ; 0                             ; Untyped               ;
; N                             ; 1                             ; Untyped               ;
; M2                            ; 1                             ; Untyped               ;
; N2                            ; 1                             ; Untyped               ;
; SS                            ; 1                             ; Untyped               ;
; C0_HIGH                       ; 0                             ; Untyped               ;
; C1_HIGH                       ; 0                             ; Untyped               ;
; C2_HIGH                       ; 0                             ; Untyped               ;
; C3_HIGH                       ; 0                             ; Untyped               ;
; C4_HIGH                       ; 0                             ; Untyped               ;
; C5_HIGH                       ; 0                             ; Untyped               ;
; C6_HIGH                       ; 0                             ; Untyped               ;
; C7_HIGH                       ; 0                             ; Untyped               ;
; C8_HIGH                       ; 0                             ; Untyped               ;
; C9_HIGH                       ; 0                             ; Untyped               ;
; C0_LOW                        ; 0                             ; Untyped               ;
; C1_LOW                        ; 0                             ; Untyped               ;
; C2_LOW                        ; 0                             ; Untyped               ;
; C3_LOW                        ; 0                             ; Untyped               ;
; C4_LOW                        ; 0                             ; Untyped               ;
; C5_LOW                        ; 0                             ; Untyped               ;
; C6_LOW                        ; 0                             ; Untyped               ;
; C7_LOW                        ; 0                             ; Untyped               ;
; C8_LOW                        ; 0                             ; Untyped               ;
; C9_LOW                        ; 0                             ; Untyped               ;
; C0_INITIAL                    ; 0                             ; Untyped               ;
; C1_INITIAL                    ; 0                             ; Untyped               ;
; C2_INITIAL                    ; 0                             ; Untyped               ;
; C3_INITIAL                    ; 0                             ; Untyped               ;
; C4_INITIAL                    ; 0                             ; Untyped               ;
; C5_INITIAL                    ; 0                             ; Untyped               ;
; C6_INITIAL                    ; 0                             ; Untyped               ;
; C7_INITIAL                    ; 0                             ; Untyped               ;
; C8_INITIAL                    ; 0                             ; Untyped               ;
; C9_INITIAL                    ; 0                             ; Untyped               ;
; C0_MODE                       ; BYPASS                        ; Untyped               ;
; C1_MODE                       ; BYPASS                        ; Untyped               ;
; C2_MODE                       ; BYPASS                        ; Untyped               ;
; C3_MODE                       ; BYPASS                        ; Untyped               ;
; C4_MODE                       ; BYPASS                        ; Untyped               ;
; C5_MODE                       ; BYPASS                        ; Untyped               ;
; C6_MODE                       ; BYPASS                        ; Untyped               ;
; C7_MODE                       ; BYPASS                        ; Untyped               ;
; C8_MODE                       ; BYPASS                        ; Untyped               ;
; C9_MODE                       ; BYPASS                        ; Untyped               ;
; C0_PH                         ; 0                             ; Untyped               ;
; C1_PH                         ; 0                             ; Untyped               ;
; C2_PH                         ; 0                             ; Untyped               ;
; C3_PH                         ; 0                             ; Untyped               ;
; C4_PH                         ; 0                             ; Untyped               ;
; C5_PH                         ; 0                             ; Untyped               ;
; C6_PH                         ; 0                             ; Untyped               ;
; C7_PH                         ; 0                             ; Untyped               ;
; C8_PH                         ; 0                             ; Untyped               ;
; C9_PH                         ; 0                             ; Untyped               ;
; L0_HIGH                       ; 1                             ; Untyped               ;
; L1_HIGH                       ; 1                             ; Untyped               ;
; G0_HIGH                       ; 1                             ; Untyped               ;
; G1_HIGH                       ; 1                             ; Untyped               ;
; G2_HIGH                       ; 1                             ; Untyped               ;
; G3_HIGH                       ; 1                             ; Untyped               ;
; E0_HIGH                       ; 1                             ; Untyped               ;
; E1_HIGH                       ; 1                             ; Untyped               ;
; E2_HIGH                       ; 1                             ; Untyped               ;
; E3_HIGH                       ; 1                             ; Untyped               ;
; L0_LOW                        ; 1                             ; Untyped               ;
; L1_LOW                        ; 1                             ; Untyped               ;
; G0_LOW                        ; 1                             ; Untyped               ;
; G1_LOW                        ; 1                             ; Untyped               ;
; G2_LOW                        ; 1                             ; Untyped               ;
; G3_LOW                        ; 1                             ; Untyped               ;
; E0_LOW                        ; 1                             ; Untyped               ;
; E1_LOW                        ; 1                             ; Untyped               ;
; E2_LOW                        ; 1                             ; Untyped               ;
; E3_LOW                        ; 1                             ; Untyped               ;
; L0_INITIAL                    ; 1                             ; Untyped               ;
; L1_INITIAL                    ; 1                             ; Untyped               ;
; G0_INITIAL                    ; 1                             ; Untyped               ;
; G1_INITIAL                    ; 1                             ; Untyped               ;
; G2_INITIAL                    ; 1                             ; Untyped               ;
; G3_INITIAL                    ; 1                             ; Untyped               ;
; E0_INITIAL                    ; 1                             ; Untyped               ;
; E1_INITIAL                    ; 1                             ; Untyped               ;
; E2_INITIAL                    ; 1                             ; Untyped               ;
; E3_INITIAL                    ; 1                             ; Untyped               ;
; L0_MODE                       ; BYPASS                        ; Untyped               ;
; L1_MODE                       ; BYPASS                        ; Untyped               ;
; G0_MODE                       ; BYPASS                        ; Untyped               ;
; G1_MODE                       ; BYPASS                        ; Untyped               ;
; G2_MODE                       ; BYPASS                        ; Untyped               ;
; G3_MODE                       ; BYPASS                        ; Untyped               ;
; E0_MODE                       ; BYPASS                        ; Untyped               ;
; E1_MODE                       ; BYPASS                        ; Untyped               ;
; E2_MODE                       ; BYPASS                        ; Untyped               ;
; E3_MODE                       ; BYPASS                        ; Untyped               ;
; L0_PH                         ; 0                             ; Untyped               ;
; L1_PH                         ; 0                             ; Untyped               ;
; G0_PH                         ; 0                             ; Untyped               ;
; G1_PH                         ; 0                             ; Untyped               ;
; G2_PH                         ; 0                             ; Untyped               ;
; G3_PH                         ; 0                             ; Untyped               ;
; E0_PH                         ; 0                             ; Untyped               ;
; E1_PH                         ; 0                             ; Untyped               ;
; E2_PH                         ; 0                             ; Untyped               ;
; E3_PH                         ; 0                             ; Untyped               ;
; M_PH                          ; 0                             ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped               ;
; CLK0_COUNTER                  ; G0                            ; Untyped               ;
; CLK1_COUNTER                  ; G0                            ; Untyped               ;
; CLK2_COUNTER                  ; G0                            ; Untyped               ;
; CLK3_COUNTER                  ; G0                            ; Untyped               ;
; CLK4_COUNTER                  ; G0                            ; Untyped               ;
; CLK5_COUNTER                  ; G0                            ; Untyped               ;
; CLK6_COUNTER                  ; E0                            ; Untyped               ;
; CLK7_COUNTER                  ; E1                            ; Untyped               ;
; CLK8_COUNTER                  ; E2                            ; Untyped               ;
; CLK9_COUNTER                  ; E3                            ; Untyped               ;
; L0_TIME_DELAY                 ; 0                             ; Untyped               ;
; L1_TIME_DELAY                 ; 0                             ; Untyped               ;
; G0_TIME_DELAY                 ; 0                             ; Untyped               ;
; G1_TIME_DELAY                 ; 0                             ; Untyped               ;
; G2_TIME_DELAY                 ; 0                             ; Untyped               ;
; G3_TIME_DELAY                 ; 0                             ; Untyped               ;
; E0_TIME_DELAY                 ; 0                             ; Untyped               ;
; E1_TIME_DELAY                 ; 0                             ; Untyped               ;
; E2_TIME_DELAY                 ; 0                             ; Untyped               ;
; E3_TIME_DELAY                 ; 0                             ; Untyped               ;
; M_TIME_DELAY                  ; 0                             ; Untyped               ;
; N_TIME_DELAY                  ; 0                             ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped               ;
; ENABLE0_COUNTER               ; L0                            ; Untyped               ;
; ENABLE1_COUNTER               ; L0                            ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped               ;
; LOOP_FILTER_C                 ; 5                             ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped               ;
; VCO_POST_SCALE                ; 0                             ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                  ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped               ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED                   ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped               ;
; PORT_LOCKED                   ; PORT_UNUSED                   ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped               ;
; M_TEST_SOURCE                 ; 5                             ; Untyped               ;
; C0_TEST_SOURCE                ; 5                             ; Untyped               ;
; C1_TEST_SOURCE                ; 5                             ; Untyped               ;
; C2_TEST_SOURCE                ; 5                             ; Untyped               ;
; C3_TEST_SOURCE                ; 5                             ; Untyped               ;
; C4_TEST_SOURCE                ; 5                             ; Untyped               ;
; C5_TEST_SOURCE                ; 5                             ; Untyped               ;
; C6_TEST_SOURCE                ; 5                             ; Untyped               ;
; C7_TEST_SOURCE                ; 5                             ; Untyped               ;
; C8_TEST_SOURCE                ; 5                             ; Untyped               ;
; C9_TEST_SOURCE                ; 5                             ; Untyped               ;
; CBXI_PARAMETER                ; pll_buffers_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped               ;
; WIDTH_CLOCK                   ; 5                             ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E                  ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE        ;
+-------------------------------+-------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seg_dados:inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                   ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 1000                 ; Signed Integer                   ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_cif1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InstFetch:inst3 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; IDLE           ; 0     ; Signed Integer                      ;
; PREP_READ      ; 1     ; Signed Integer                      ;
; READ_SEND      ; 2     ; Signed Integer                      ;
; VAZIO_0        ; 3     ; Signed Integer                      ;
; VAZIO_1        ; 4     ; Signed Integer                      ;
; INC_PC         ; 5     ; Signed Integer                      ;
; UPDATE_PC      ; 6     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: Exec:inst5 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; IDLE           ; 0     ; Signed Integer                 ;
; CALCULA_ULA_1  ; 1     ; Signed Integer                 ;
; CALCULA_ULA_2  ; 2     ; Signed Integer                 ;
; CALCULA_ULA_3  ; 3     ; Signed Integer                 ;
; SEND           ; 4     ; Signed Integer                 ;
; BRANCH_JUMP    ; 5     ; Signed Integer                 ;
; VAZIO_0        ; 6     ; Signed Integer                 ;
; LW             ; 00000 ; Unsigned Binary                ;
; SW             ; 00001 ; Unsigned Binary                ;
; ADD            ; 00010 ; Unsigned Binary                ;
; SUB            ; 00011 ; Unsigned Binary                ;
; MUL            ; 00100 ; Unsigned Binary                ;
; DIV            ; 00101 ; Unsigned Binary                ;
; AND            ; 00110 ; Unsigned Binary                ;
; OR             ; 00111 ; Unsigned Binary                ;
; CMP            ; 01000 ; Unsigned Binary                ;
; NOT            ; 01001 ; Unsigned Binary                ;
; JR             ; 01010 ; Unsigned Binary                ;
; JPC            ; 01011 ; Unsigned Binary                ;
; BRLF           ; 01100 ; Unsigned Binary                ;
; CALL           ; 01101 ; Unsigned Binary                ;
; RET            ; 01110 ; Unsigned Binary                ;
; NOP            ; 01111 ; Unsigned Binary                ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX:inst17 ;
+------------------+-------+--------------------------------+
; Parameter Name   ; Value ; Type                           ;
+------------------+-------+--------------------------------+
; IDLE             ; 0     ; Signed Integer                 ;
; WAIT_1           ; 1     ; Signed Integer                 ;
; WAIT_2           ; 2     ; Signed Integer                 ;
; WAIT_3           ; 3     ; Signed Integer                 ;
; WAIT_4           ; 4     ; Signed Integer                 ;
; WAIT_5           ; 5     ; Signed Integer                 ;
; WAIT_6           ; 6     ; Signed Integer                 ;
; WAIT_7           ; 7     ; Signed Integer                 ;
; WAIT_8           ; 8     ; Signed Integer                 ;
; WAIT_9           ; 9     ; Signed Integer                 ;
; WAIT_10          ; 10    ; Signed Integer                 ;
; GET_PREPARE_DATA ; 11    ; Signed Integer                 ;
; WAIT_12          ; 12    ; Signed Integer                 ;
+------------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_ID:inst8 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; IDLE           ; 0     ; Signed Integer                  ;
; WAIT_1         ; 1     ; Signed Integer                  ;
; WAIT_2         ; 2     ; Signed Integer                  ;
; WAIT_3         ; 3     ; Signed Integer                  ;
; WAIT_4         ; 4     ; Signed Integer                  ;
; GET_DATA       ; 5     ; Signed Integer                  ;
; WAIT_6         ; 6     ; Signed Integer                  ;
; WAIT_7         ; 7     ; Signed Integer                  ;
; WAIT_8         ; 8     ; Signed Integer                  ;
; WAIT_9         ; 9     ; Signed Integer                  ;
; WAIT_10        ; 10    ; Signed Integer                  ;
; PREPARE_DATA   ; 11    ; Signed Integer                  ;
; WAIT_12        ; 12    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InstDecode:inst4 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; IDLE           ; 0     ; Signed Integer                       ;
; WAIT_WB        ; 1     ; Signed Integer                       ;
; WB_WRTING      ; 2     ; Signed Integer                       ;
; VAZIO_0        ; 3     ; Signed Integer                       ;
; VAZIO_1        ; 4     ; Signed Integer                       ;
; READ_SEND      ; 5     ; Signed Integer                       ;
; D_TABLE        ; 6     ; Signed Integer                       ;
; LW             ; 00000 ; Unsigned Binary                      ;
; SW             ; 00001 ; Unsigned Binary                      ;
; ADD            ; 00010 ; Unsigned Binary                      ;
; SUB            ; 00011 ; Unsigned Binary                      ;
; MUL            ; 00100 ; Unsigned Binary                      ;
; DIV            ; 00101 ; Unsigned Binary                      ;
; AND            ; 00110 ; Unsigned Binary                      ;
; OR             ; 00111 ; Unsigned Binary                      ;
; CMP            ; 01000 ; Unsigned Binary                      ;
; NOT            ; 01001 ; Unsigned Binary                      ;
; JR             ; 01010 ; Unsigned Binary                      ;
; JPC            ; 01011 ; Unsigned Binary                      ;
; BRLF           ; 01100 ; Unsigned Binary                      ;
; CALL           ; 01101 ; Unsigned Binary                      ;
; RET            ; 01110 ; Unsigned Binary                      ;
; NOP            ; 01111 ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WriteBack:inst7 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; IDLE           ; 0     ; Signed Integer                      ;
; WRITE_BACK     ; 1     ; Signed Integer                      ;
; VAZIO_0        ; 2     ; Signed Integer                      ;
; VAZIO_1        ; 3     ; Signed Integer                      ;
; VAZIO_2        ; 4     ; Signed Integer                      ;
; VAZIO_3        ; 5     ; Signed Integer                      ;
; VAZIO_4        ; 6     ; Signed Integer                      ;
; LW             ; 00000 ; Unsigned Binary                     ;
; SW             ; 00001 ; Unsigned Binary                     ;
; ADD            ; 00010 ; Unsigned Binary                     ;
; SUB            ; 00011 ; Unsigned Binary                     ;
; MUL            ; 00100 ; Unsigned Binary                     ;
; DIV            ; 00101 ; Unsigned Binary                     ;
; AND            ; 00110 ; Unsigned Binary                     ;
; OR             ; 00111 ; Unsigned Binary                     ;
; CMP            ; 01000 ; Unsigned Binary                     ;
; NOT            ; 01001 ; Unsigned Binary                     ;
; JR             ; 01010 ; Unsigned Binary                     ;
; JPC            ; 01011 ; Unsigned Binary                     ;
; BRLF           ; 01100 ; Unsigned Binary                     ;
; CALL           ; 01101 ; Unsigned Binary                     ;
; RET            ; 01110 ; Unsigned Binary                     ;
; NOP            ; 01111 ; Unsigned Binary                     ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: MA_WB:inst11 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; IDLE           ; 0     ; Signed Integer                   ;
; WAIT_1         ; 1     ; Signed Integer                   ;
; WAIT_2         ; 2     ; Signed Integer                   ;
; WAIT_3         ; 3     ; Signed Integer                   ;
; WAIT_4         ; 4     ; Signed Integer                   ;
; WAIT_5         ; 5     ; Signed Integer                   ;
; WAIT_6         ; 6     ; Signed Integer                   ;
; WAIT_7         ; 7     ; Signed Integer                   ;
; WAIT_8         ; 8     ; Signed Integer                   ;
; WAIT_9         ; 9     ; Signed Integer                   ;
; GET_DATA       ; 10    ; Signed Integer                   ;
; PREPARE_DATA   ; 11    ; Signed Integer                   ;
; WAIT_12        ; 12    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemAcc:inst16 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; IDLE           ; 0     ; Signed Integer                    ;
; PREPARE_READ   ; 1     ; Signed Integer                    ;
; READ_CLOCK     ; 2     ; Signed Integer                    ;
; READ           ; 3     ; Signed Integer                    ;
; PREPARE_WRITE  ; 4     ; Signed Integer                    ;
; WRITE          ; 5     ; Signed Integer                    ;
; VAZIO_0        ; 6     ; Signed Integer                    ;
; LW             ; 00000 ; Unsigned Binary                   ;
; SW             ; 00001 ; Unsigned Binary                   ;
; ADD            ; 00010 ; Unsigned Binary                   ;
; SUB            ; 00011 ; Unsigned Binary                   ;
; MUL            ; 00100 ; Unsigned Binary                   ;
; DIV            ; 00101 ; Unsigned Binary                   ;
; AND            ; 00110 ; Unsigned Binary                   ;
; OR             ; 00111 ; Unsigned Binary                   ;
; CMP            ; 01000 ; Unsigned Binary                   ;
; NOT            ; 01001 ; Unsigned Binary                   ;
; JR             ; 01010 ; Unsigned Binary                   ;
; JPC            ; 01011 ; Unsigned Binary                   ;
; BRLF           ; 01100 ; Unsigned Binary                   ;
; CALL           ; 01101 ; Unsigned Binary                   ;
; RET            ; 01110 ; Unsigned Binary                   ;
; NOP            ; 01111 ; Unsigned Binary                   ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MA:inst10 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; IDLE           ; 0     ; Signed Integer                   ;
; WAIT_1         ; 1     ; Signed Integer                   ;
; WAIT_2         ; 2     ; Signed Integer                   ;
; WAIT_3         ; 3     ; Signed Integer                   ;
; WAIT_4         ; 4     ; Signed Integer                   ;
; WAIT_5         ; 5     ; Signed Integer                   ;
; WAIT_6         ; 6     ; Signed Integer                   ;
; WAIT_7         ; 7     ; Signed Integer                   ;
; WAIT_8         ; 8     ; Signed Integer                   ;
; WAIT_9         ; 9     ; Signed Integer                   ;
; GET_DATA       ; 10    ; Signed Integer                   ;
; PREPARE_DATA   ; 11    ; Signed Integer                   ;
; WAIT_12        ; 12    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seg_programa:inst2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                      ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 1000                 ; Signed Integer                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_eif1      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 1                                        ;
; Entity Instance               ; pll_buffers:inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 40000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 2                                                  ;
; Entity Instance                           ; seg_dados:inst1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                        ;
;     -- WIDTH_A                            ; 32                                                 ;
;     -- NUMWORDS_A                         ; 1000                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                             ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; seg_programa:inst2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                        ;
;     -- WIDTH_A                            ; 16                                                 ;
;     -- NUMWORDS_A                         ; 1000                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                             ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Jun 14 17:38:21 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pipeproc -c pipeproc
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file buffers/ma_wb.v
    Info (12023): Found entity 1: MA_WB File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file buffers/if_id.v
    Info (12023): Found entity 1: IF_ID File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file buffers/id_ex.v
    Info (12023): Found entity 1: ID_EX File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file buffers/ex_ma.v
    Info (12023): Found entity 1: EX_MA File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tbs/writeback_tb.v
    Info (12023): Found entity 1: Writeback_tb File: C:/Users/loic/Documents/GitHub/lab4/src/tbs/Writeback_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tbs/memacc_tb.v
    Info (12023): Found entity 1: MemAcc_tb File: C:/Users/loic/Documents/GitHub/lab4/src/tbs/MemAcc_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tbs/instfetch_tb.v
    Info (12023): Found entity 1: InstFetch_tb File: C:/Users/loic/Documents/GitHub/lab4/src/tbs/InstFetch_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tbs/instdecode_tb.v
    Info (12023): Found entity 1: InstDecode_tb File: C:/Users/loic/Documents/GitHub/lab4/src/tbs/InstDecode_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tbs/exec_tb.v
    Info (12023): Found entity 1: Exec_tb File: C:/Users/loic/Documents/GitHub/lab4/src/tbs/Exec_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file exec.v
    Info (12023): Found entity 1: Exec File: C:/Users/loic/Documents/GitHub/lab4/src/Exec.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instfetch.v
    Info (12023): Found entity 1: InstFetch File: C:/Users/loic/Documents/GitHub/lab4/src/InstFetch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipeproc.bdf
    Info (12023): Found entity 1: pipeproc
Info (12021): Found 1 design units, including 1 entities, in source file instdecode.v
    Info (12023): Found entity 1: InstDecode File: C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memacc.v
    Info (12023): Found entity 1: MemAcc File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file writeback.v
    Info (12023): Found entity 1: WriteBack File: C:/Users/loic/Documents/GitHub/lab4/src/WriteBack.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll_buffers.v
    Info (12023): Found entity 1: pll_buffers File: C:/Users/loic/Documents/GitHub/lab4/src/pll_buffers.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file seg_dados.v
    Info (12023): Found entity 1: seg_dados File: C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file seg_programa.v
    Info (12023): Found entity 1: seg_programa File: C:/Users/loic/Documents/GitHub/lab4/src/seg_programa.v Line: 39
Info (12127): Elaborating entity "pipeproc" for the top level hierarchy
Info (12128): Elaborating entity "pll_buffers" for hierarchy "pll_buffers:inst"
Info (12128): Elaborating entity "altpll" for hierarchy "pll_buffers:inst|altpll:altpll_component" File: C:/Users/loic/Documents/GitHub/lab4/src/pll_buffers.v Line: 90
Info (12130): Elaborated megafunction instantiation "pll_buffers:inst|altpll:altpll_component" File: C:/Users/loic/Documents/GitHub/lab4/src/pll_buffers.v Line: 90
Info (12133): Instantiated megafunction "pll_buffers:inst|altpll:altpll_component" with the following parameter: File: C:/Users/loic/Documents/GitHub/lab4/src/pll_buffers.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "40000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_buffers"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_buffers_altpll.v
    Info (12023): Found entity 1: pll_buffers_altpll File: C:/Users/loic/Documents/GitHub/lab4/src/db/pll_buffers_altpll.v Line: 29
Info (12128): Elaborating entity "pll_buffers_altpll" for hierarchy "pll_buffers:inst|altpll:altpll_component|pll_buffers_altpll:auto_generated" File: d:/quartus/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "seg_dados" for hierarchy "seg_dados:inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "seg_dados:inst1|altsyncram:altsyncram_component" File: C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v Line: 85
Info (12130): Elaborated megafunction instantiation "seg_dados:inst1|altsyncram:altsyncram_component" File: C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v Line: 85
Info (12133): Instantiated megafunction "seg_dados:inst1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cif1.tdf
    Info (12023): Found entity 1: altsyncram_cif1 File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_cif1" for hierarchy "seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated" File: d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "InstFetch" for hierarchy "InstFetch:inst3"
Warning (10235): Verilog HDL Always Construct warning at InstFetch.v(29): variable "RST" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/InstFetch.v Line: 29
Warning (10230): Verilog HDL assignment warning at InstFetch.v(58): truncated value with size 32 to match size of target (16) File: C:/Users/loic/Documents/GitHub/lab4/src/InstFetch.v Line: 58
Warning (10235): Verilog HDL Always Construct warning at InstFetch.v(67): variable "RST" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/InstFetch.v Line: 67
Warning (10235): Verilog HDL Always Construct warning at InstFetch.v(72): variable "PC" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/InstFetch.v Line: 72
Warning (10235): Verilog HDL Always Construct warning at InstFetch.v(78): variable "PC" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/InstFetch.v Line: 78
Warning (10235): Verilog HDL Always Construct warning at InstFetch.v(83): variable "PC" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/InstFetch.v Line: 83
Warning (10235): Verilog HDL Always Construct warning at InstFetch.v(85): variable "MEM_OUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/InstFetch.v Line: 85
Info (12128): Elaborating entity "Exec" for hierarchy "Exec:inst5"
Warning (10235): Verilog HDL Always Construct warning at Exec.v(68): variable "RST" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/Exec.v Line: 68
Warning (10235): Verilog HDL Always Construct warning at Exec.v(116): variable "RST" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/Exec.v Line: 116
Warning (10235): Verilog HDL Always Construct warning at Exec.v(143): variable "OPCD_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/Exec.v Line: 143
Warning (10235): Verilog HDL Always Construct warning at Exec.v(144): variable "ADDR_REG_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/Exec.v Line: 144
Warning (10235): Verilog HDL Always Construct warning at Exec.v(145): variable "OPT_BIT_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/Exec.v Line: 145
Warning (10235): Verilog HDL Always Construct warning at Exec.v(149): variable "OPCD_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/Exec.v Line: 149
Warning (10235): Verilog HDL Always Construct warning at Exec.v(151): variable "OPT_BIT_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/Exec.v Line: 151
Warning (10235): Verilog HDL Always Construct warning at Exec.v(152): variable "OPCD_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/Exec.v Line: 152
Warning (10235): Verilog HDL Always Construct warning at Exec.v(153): variable "OPCD_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/Exec.v Line: 153
Warning (10235): Verilog HDL Always Construct warning at Exec.v(155): variable "OPCD_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/Exec.v Line: 155
Warning (10235): Verilog HDL Always Construct warning at Exec.v(155): variable "RFLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/Exec.v Line: 155
Warning (10235): Verilog HDL Always Construct warning at Exec.v(155): variable "REG_B" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/Exec.v Line: 155
Warning (10235): Verilog HDL Always Construct warning at Exec.v(155): variable "OPT_BIT_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/Exec.v Line: 155
Info (12128): Elaborating entity "ID_EX" for hierarchy "ID_EX:inst17"
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(36): variable "RST" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 36
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(78): variable "RST" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 78
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(79): variable "REG_A_OUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 79
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(80): variable "REG_B_OUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 80
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(81): variable "IMM_OUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 81
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(82): variable "NPC_OUT_OUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 82
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(83): variable "OPCD_OUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 83
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(84): variable "OPT_BIT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 84
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(85): variable "ADDR_REG_OUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 85
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(87): variable "REG_A_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 87
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(88): variable "REG_B_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 88
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(89): variable "IMM_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 89
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(90): variable "NPC_OUT_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 90
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(91): variable "OPCD_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 91
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(92): variable "OPCD_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 92
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(93): variable "ADDR_REG_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 93
Warning (10240): Verilog HDL Always Construct warning at ID_EX.v(76): inferring latch(es) for variable "REG_A_OUT", which holds its previous value in one or more paths through the always construct File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 76
Warning (10240): Verilog HDL Always Construct warning at ID_EX.v(76): inferring latch(es) for variable "REG_B_OUT", which holds its previous value in one or more paths through the always construct File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 76
Warning (10240): Verilog HDL Always Construct warning at ID_EX.v(76): inferring latch(es) for variable "IMM_OUT", which holds its previous value in one or more paths through the always construct File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 76
Warning (10240): Verilog HDL Always Construct warning at ID_EX.v(76): inferring latch(es) for variable "NPC_OUT_OUT", which holds its previous value in one or more paths through the always construct File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 76
Warning (10240): Verilog HDL Always Construct warning at ID_EX.v(76): inferring latch(es) for variable "OPCD_OUT", which holds its previous value in one or more paths through the always construct File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 76
Warning (10240): Verilog HDL Always Construct warning at ID_EX.v(76): inferring latch(es) for variable "OPT_BIT", which holds its previous value in one or more paths through the always construct File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 76
Warning (10240): Verilog HDL Always Construct warning at ID_EX.v(76): inferring latch(es) for variable "ADDR_REG_OUT", which holds its previous value in one or more paths through the always construct File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 76
Info (10041): Inferred latch for "ADDR_REG_OUT[0]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "ADDR_REG_OUT[1]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "ADDR_REG_OUT[2]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "ADDR_REG_OUT[3]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "ADDR_REG_OUT[4]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "OPT_BIT" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "OPCD_OUT[0]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "OPCD_OUT[1]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "OPCD_OUT[2]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "OPCD_OUT[3]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "OPCD_OUT[4]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "NPC_OUT_OUT[0]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "NPC_OUT_OUT[1]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "NPC_OUT_OUT[2]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "NPC_OUT_OUT[3]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "NPC_OUT_OUT[4]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "NPC_OUT_OUT[5]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "NPC_OUT_OUT[6]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "NPC_OUT_OUT[7]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "NPC_OUT_OUT[8]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "NPC_OUT_OUT[9]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "NPC_OUT_OUT[10]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "NPC_OUT_OUT[11]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "NPC_OUT_OUT[12]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "NPC_OUT_OUT[13]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "NPC_OUT_OUT[14]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "NPC_OUT_OUT[15]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "IMM_OUT[0]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "IMM_OUT[1]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "IMM_OUT[2]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "IMM_OUT[3]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "IMM_OUT[4]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "IMM_OUT[5]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "IMM_OUT[6]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "IMM_OUT[7]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "IMM_OUT[8]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "IMM_OUT[9]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "IMM_OUT[10]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "IMM_OUT[11]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "IMM_OUT[12]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "IMM_OUT[13]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "IMM_OUT[14]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "IMM_OUT[15]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "REG_B_OUT[0]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "REG_B_OUT[1]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "REG_B_OUT[2]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "REG_B_OUT[3]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "REG_B_OUT[4]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "REG_B_OUT[5]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "REG_B_OUT[6]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "REG_B_OUT[7]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "REG_B_OUT[8]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "REG_B_OUT[9]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "REG_B_OUT[10]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "REG_B_OUT[11]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "REG_B_OUT[12]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "REG_B_OUT[13]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "REG_B_OUT[14]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "REG_B_OUT[15]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "REG_A_OUT[0]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "REG_A_OUT[1]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "REG_A_OUT[2]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "REG_A_OUT[3]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "REG_A_OUT[4]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "REG_A_OUT[5]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "REG_A_OUT[6]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "REG_A_OUT[7]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "REG_A_OUT[8]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "REG_A_OUT[9]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "REG_A_OUT[10]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "REG_A_OUT[11]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "REG_A_OUT[12]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "REG_A_OUT[13]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "REG_A_OUT[14]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (10041): Inferred latch for "REG_A_OUT[15]" at ID_EX.v(97) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v Line: 97
Info (12128): Elaborating entity "IF_ID" for hierarchy "IF_ID:inst8"
Warning (10235): Verilog HDL Always Construct warning at IF_ID.v(34): variable "RST" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 34
Warning (10235): Verilog HDL Always Construct warning at IF_ID.v(84): variable "RST" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 84
Warning (10235): Verilog HDL Always Construct warning at IF_ID.v(85): variable "IR_OUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 85
Warning (10235): Verilog HDL Always Construct warning at IF_ID.v(86): variable "NPC_OUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 86
Warning (10235): Verilog HDL Always Construct warning at IF_ID.v(88): variable "IR" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 88
Warning (10235): Verilog HDL Always Construct warning at IF_ID.v(89): variable "NPC" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 89
Warning (10240): Verilog HDL Always Construct warning at IF_ID.v(82): inferring latch(es) for variable "IR_OUT", which holds its previous value in one or more paths through the always construct File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 82
Warning (10240): Verilog HDL Always Construct warning at IF_ID.v(82): inferring latch(es) for variable "NPC_OUT", which holds its previous value in one or more paths through the always construct File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 82
Info (10041): Inferred latch for "NPC_OUT[0]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "NPC_OUT[1]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "NPC_OUT[2]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "NPC_OUT[3]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "NPC_OUT[4]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "NPC_OUT[5]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "NPC_OUT[6]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "NPC_OUT[7]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "NPC_OUT[8]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "NPC_OUT[9]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "NPC_OUT[10]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "NPC_OUT[11]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "NPC_OUT[12]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "NPC_OUT[13]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "NPC_OUT[14]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "NPC_OUT[15]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "IR_OUT[0]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "IR_OUT[1]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "IR_OUT[2]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "IR_OUT[3]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "IR_OUT[4]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "IR_OUT[5]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "IR_OUT[6]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "IR_OUT[7]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "IR_OUT[8]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "IR_OUT[9]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "IR_OUT[10]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "IR_OUT[11]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "IR_OUT[12]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "IR_OUT[13]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "IR_OUT[14]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "IR_OUT[15]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "IR_OUT[16]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "IR_OUT[17]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "IR_OUT[18]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "IR_OUT[19]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "IR_OUT[20]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "IR_OUT[21]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "IR_OUT[22]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "IR_OUT[23]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "IR_OUT[24]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "IR_OUT[25]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "IR_OUT[26]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "IR_OUT[27]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "IR_OUT[28]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "IR_OUT[29]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "IR_OUT[30]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (10041): Inferred latch for "IR_OUT[31]" at IF_ID.v(93) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v Line: 93
Info (12128): Elaborating entity "InstDecode" for hierarchy "InstDecode:inst4"
Warning (10230): Verilog HDL assignment warning at InstDecode.v(245): truncated value with size 32 to match size of target (3) File: C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v Line: 245
Warning (10230): Verilog HDL assignment warning at InstDecode.v(246): truncated value with size 32 to match size of target (3) File: C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v Line: 246
Warning (10230): Verilog HDL assignment warning at InstDecode.v(247): truncated value with size 32 to match size of target (3) File: C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v Line: 247
Warning (10230): Verilog HDL assignment warning at InstDecode.v(248): truncated value with size 32 to match size of target (3) File: C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v Line: 248
Warning (10230): Verilog HDL assignment warning at InstDecode.v(249): truncated value with size 32 to match size of target (3) File: C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v Line: 249
Warning (10230): Verilog HDL assignment warning at InstDecode.v(250): truncated value with size 32 to match size of target (3) File: C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v Line: 250
Warning (10230): Verilog HDL assignment warning at InstDecode.v(251): truncated value with size 32 to match size of target (3) File: C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v Line: 251
Warning (10230): Verilog HDL assignment warning at InstDecode.v(252): truncated value with size 32 to match size of target (3) File: C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v Line: 252
Warning (10230): Verilog HDL assignment warning at InstDecode.v(253): truncated value with size 32 to match size of target (3) File: C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v Line: 253
Warning (10230): Verilog HDL assignment warning at InstDecode.v(254): truncated value with size 32 to match size of target (3) File: C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v Line: 254
Warning (10230): Verilog HDL assignment warning at InstDecode.v(255): truncated value with size 32 to match size of target (3) File: C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v Line: 255
Warning (10230): Verilog HDL assignment warning at InstDecode.v(256): truncated value with size 32 to match size of target (3) File: C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v Line: 256
Warning (10230): Verilog HDL assignment warning at InstDecode.v(257): truncated value with size 32 to match size of target (3) File: C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v Line: 257
Warning (10230): Verilog HDL assignment warning at InstDecode.v(258): truncated value with size 32 to match size of target (3) File: C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v Line: 258
Warning (10230): Verilog HDL assignment warning at InstDecode.v(259): truncated value with size 32 to match size of target (3) File: C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v Line: 259
Warning (10230): Verilog HDL assignment warning at InstDecode.v(260): truncated value with size 32 to match size of target (3) File: C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v Line: 260
Warning (10230): Verilog HDL assignment warning at InstDecode.v(261): truncated value with size 32 to match size of target (3) File: C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v Line: 261
Warning (10230): Verilog HDL assignment warning at InstDecode.v(262): truncated value with size 32 to match size of target (3) File: C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v Line: 262
Warning (10230): Verilog HDL assignment warning at InstDecode.v(263): truncated value with size 32 to match size of target (3) File: C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v Line: 263
Warning (10230): Verilog HDL assignment warning at InstDecode.v(264): truncated value with size 32 to match size of target (3) File: C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v Line: 264
Warning (10230): Verilog HDL assignment warning at InstDecode.v(265): truncated value with size 32 to match size of target (3) File: C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v Line: 265
Warning (10230): Verilog HDL assignment warning at InstDecode.v(266): truncated value with size 32 to match size of target (3) File: C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v Line: 266
Warning (10230): Verilog HDL assignment warning at InstDecode.v(267): truncated value with size 32 to match size of target (3) File: C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v Line: 267
Warning (10230): Verilog HDL assignment warning at InstDecode.v(268): truncated value with size 32 to match size of target (3) File: C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v Line: 268
Warning (10230): Verilog HDL assignment warning at InstDecode.v(269): truncated value with size 32 to match size of target (3) File: C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v Line: 269
Warning (10230): Verilog HDL assignment warning at InstDecode.v(270): truncated value with size 32 to match size of target (3) File: C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v Line: 270
Warning (10230): Verilog HDL assignment warning at InstDecode.v(271): truncated value with size 32 to match size of target (3) File: C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v Line: 271
Warning (10230): Verilog HDL assignment warning at InstDecode.v(272): truncated value with size 32 to match size of target (3) File: C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v Line: 272
Warning (10230): Verilog HDL assignment warning at InstDecode.v(273): truncated value with size 32 to match size of target (3) File: C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v Line: 273
Warning (10230): Verilog HDL assignment warning at InstDecode.v(274): truncated value with size 32 to match size of target (3) File: C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v Line: 274
Warning (10230): Verilog HDL assignment warning at InstDecode.v(275): truncated value with size 32 to match size of target (3) File: C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v Line: 275
Warning (10230): Verilog HDL assignment warning at InstDecode.v(276): truncated value with size 32 to match size of target (3) File: C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v Line: 276
Warning (10270): Verilog HDL Case Statement warning at InstDecode.v(343): incomplete case statement has no default case item File: C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v Line: 343
Warning (10270): Verilog HDL Case Statement warning at InstDecode.v(363): incomplete case statement has no default case item File: C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v Line: 363
Info (12128): Elaborating entity "WriteBack" for hierarchy "WriteBack:inst7"
Warning (10235): Verilog HDL Always Construct warning at WriteBack.v(47): variable "RST" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/WriteBack.v Line: 47
Warning (10235): Verilog HDL Always Construct warning at WriteBack.v(77): variable "RST" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/WriteBack.v Line: 77
Warning (10235): Verilog HDL Always Construct warning at WriteBack.v(78): variable "DATA_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/WriteBack.v Line: 78
Warning (10235): Verilog HDL Always Construct warning at WriteBack.v(79): variable "ADDR_REG_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/WriteBack.v Line: 79
Warning (10235): Verilog HDL Always Construct warning at WriteBack.v(80): variable "OPCD_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/WriteBack.v Line: 80
Warning (10235): Verilog HDL Always Construct warning at WriteBack.v(81): variable "OPCD_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/WriteBack.v Line: 81
Warning (10235): Verilog HDL Always Construct warning at WriteBack.v(82): variable "OPCD_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/WriteBack.v Line: 82
Warning (10235): Verilog HDL Always Construct warning at WriteBack.v(83): variable "OPCD_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/WriteBack.v Line: 83
Warning (10235): Verilog HDL Always Construct warning at WriteBack.v(84): variable "OPCD_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/WriteBack.v Line: 84
Warning (10235): Verilog HDL Always Construct warning at WriteBack.v(85): variable "OPCD_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/WriteBack.v Line: 85
Warning (10235): Verilog HDL Always Construct warning at WriteBack.v(86): variable "OPCD_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/WriteBack.v Line: 86
Warning (10235): Verilog HDL Always Construct warning at WriteBack.v(87): variable "OPCD_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/WriteBack.v Line: 87
Warning (10235): Verilog HDL Always Construct warning at WriteBack.v(88): variable "OPCD_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/WriteBack.v Line: 88
Info (12128): Elaborating entity "MA_WB" for hierarchy "MA_WB:inst11"
Warning (10235): Verilog HDL Always Construct warning at MA_WB.v(39): variable "RST" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 39
Warning (10235): Verilog HDL Always Construct warning at MA_WB.v(95): variable "RST" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 95
Warning (10235): Verilog HDL Always Construct warning at MA_WB.v(96): variable "DATA_OUT_OUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 96
Warning (10235): Verilog HDL Always Construct warning at MA_WB.v(97): variable "OPCD_OUT_OUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 97
Warning (10235): Verilog HDL Always Construct warning at MA_WB.v(98): variable "ADDR_REG_OUT_OUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 98
Warning (10235): Verilog HDL Always Construct warning at MA_WB.v(99): variable "OPT_BIT_OUT_OUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 99
Warning (10235): Verilog HDL Always Construct warning at MA_WB.v(101): variable "DATA_OUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 101
Warning (10235): Verilog HDL Always Construct warning at MA_WB.v(102): variable "OPCD_OUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 102
Warning (10235): Verilog HDL Always Construct warning at MA_WB.v(103): variable "ADDR_REG_OUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 103
Warning (10235): Verilog HDL Always Construct warning at MA_WB.v(104): variable "OPT_BIT_OUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 104
Warning (10240): Verilog HDL Always Construct warning at MA_WB.v(93): inferring latch(es) for variable "DATA_OUT_OUT", which holds its previous value in one or more paths through the always construct File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 93
Warning (10240): Verilog HDL Always Construct warning at MA_WB.v(93): inferring latch(es) for variable "OPCD_OUT_OUT", which holds its previous value in one or more paths through the always construct File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 93
Warning (10240): Verilog HDL Always Construct warning at MA_WB.v(93): inferring latch(es) for variable "ADDR_REG_OUT_OUT", which holds its previous value in one or more paths through the always construct File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 93
Warning (10240): Verilog HDL Always Construct warning at MA_WB.v(93): inferring latch(es) for variable "OPT_BIT_OUT_OUT", which holds its previous value in one or more paths through the always construct File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 93
Info (10041): Inferred latch for "OPT_BIT_OUT_OUT" at MA_WB.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 108
Info (10041): Inferred latch for "ADDR_REG_OUT_OUT[0]" at MA_WB.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 108
Info (10041): Inferred latch for "ADDR_REG_OUT_OUT[1]" at MA_WB.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 108
Info (10041): Inferred latch for "ADDR_REG_OUT_OUT[2]" at MA_WB.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 108
Info (10041): Inferred latch for "ADDR_REG_OUT_OUT[3]" at MA_WB.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 108
Info (10041): Inferred latch for "ADDR_REG_OUT_OUT[4]" at MA_WB.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 108
Info (10041): Inferred latch for "OPCD_OUT_OUT[0]" at MA_WB.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 108
Info (10041): Inferred latch for "OPCD_OUT_OUT[1]" at MA_WB.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 108
Info (10041): Inferred latch for "OPCD_OUT_OUT[2]" at MA_WB.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 108
Info (10041): Inferred latch for "OPCD_OUT_OUT[3]" at MA_WB.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 108
Info (10041): Inferred latch for "OPCD_OUT_OUT[4]" at MA_WB.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 108
Info (10041): Inferred latch for "DATA_OUT_OUT[0]" at MA_WB.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 108
Info (10041): Inferred latch for "DATA_OUT_OUT[1]" at MA_WB.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 108
Info (10041): Inferred latch for "DATA_OUT_OUT[2]" at MA_WB.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 108
Info (10041): Inferred latch for "DATA_OUT_OUT[3]" at MA_WB.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 108
Info (10041): Inferred latch for "DATA_OUT_OUT[4]" at MA_WB.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 108
Info (10041): Inferred latch for "DATA_OUT_OUT[5]" at MA_WB.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 108
Info (10041): Inferred latch for "DATA_OUT_OUT[6]" at MA_WB.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 108
Info (10041): Inferred latch for "DATA_OUT_OUT[7]" at MA_WB.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 108
Info (10041): Inferred latch for "DATA_OUT_OUT[8]" at MA_WB.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 108
Info (10041): Inferred latch for "DATA_OUT_OUT[9]" at MA_WB.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 108
Info (10041): Inferred latch for "DATA_OUT_OUT[10]" at MA_WB.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 108
Info (10041): Inferred latch for "DATA_OUT_OUT[11]" at MA_WB.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 108
Info (10041): Inferred latch for "DATA_OUT_OUT[12]" at MA_WB.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 108
Info (10041): Inferred latch for "DATA_OUT_OUT[13]" at MA_WB.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 108
Info (10041): Inferred latch for "DATA_OUT_OUT[14]" at MA_WB.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 108
Info (10041): Inferred latch for "DATA_OUT_OUT[15]" at MA_WB.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v Line: 108
Info (12128): Elaborating entity "MemAcc" for hierarchy "MemAcc:inst16"
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(51): variable "RST" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 51
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(89): variable "RST" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 89
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(101): variable "DATA" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 101
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(102): variable "ALU_OUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 102
Warning (10230): Verilog HDL assignment warning at MemAcc.v(102): truncated value with size 16 to match size of target (10) File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 102
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(103): variable "OPCD_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 103
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(104): variable "ADDR_REG_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 104
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(105): variable "OPT_BIT_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 105
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(110): variable "DATA" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 110
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(111): variable "ALU_OUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 111
Warning (10230): Verilog HDL assignment warning at MemAcc.v(111): truncated value with size 16 to match size of target (10) File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 111
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(112): variable "OPCD_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 112
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(113): variable "ADDR_REG_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 113
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(114): variable "OPT_BIT_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 114
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(117): variable "OPCD_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 117
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(117): variable "OPT_BIT_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 117
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(121): variable "DATA" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 121
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(122): variable "ALU_OUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 122
Warning (10230): Verilog HDL assignment warning at MemAcc.v(122): truncated value with size 16 to match size of target (10) File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 122
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(123): variable "OPCD_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 123
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(124): variable "ADDR_REG_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 124
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(125): variable "OPT_BIT_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 125
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(130): variable "DATA" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 130
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(131): variable "ALU_OUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 131
Warning (10230): Verilog HDL assignment warning at MemAcc.v(131): truncated value with size 16 to match size of target (10) File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 131
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(132): variable "OPCD_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 132
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(133): variable "ADDR_REG_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 133
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(134): variable "OPT_BIT_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 134
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(137): variable "OPCD_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 137
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(141): variable "DATA" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 141
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(142): variable "ALU_OUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 142
Warning (10230): Verilog HDL assignment warning at MemAcc.v(142): truncated value with size 16 to match size of target (10) File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 142
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(143): variable "OPCD_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 143
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(144): variable "ADDR_REG_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 144
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(145): variable "OPT_BIT_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 145
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(146): variable "WRITE_ENABLE" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 146
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(148): variable "OPCD_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 148
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(152): variable "DATA" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 152
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(153): variable "ALU_OUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 153
Warning (10230): Verilog HDL assignment warning at MemAcc.v(153): truncated value with size 16 to match size of target (10) File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 153
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(154): variable "OPCD_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 154
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(155): variable "ADDR_REG_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 155
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(156): variable "OPT_BIT_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 156
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(161): variable "DATA" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 161
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(162): variable "ALU_OUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 162
Warning (10230): Verilog HDL assignment warning at MemAcc.v(162): truncated value with size 16 to match size of target (10) File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 162
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(163): variable "OPCD_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 163
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(164): variable "ADDR_REG_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 164
Warning (10235): Verilog HDL Always Construct warning at MemAcc.v(165): variable "OPT_BIT_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 165
Warning (10240): Verilog HDL Always Construct warning at MemAcc.v(87): inferring latch(es) for variable "WRITE_ENABLE", which holds its previous value in one or more paths through the always construct File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 87
Info (10041): Inferred latch for "WRITE_ENABLE" at MemAcc.v(172) File: C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v Line: 172
Info (12128): Elaborating entity "EX_MA" for hierarchy "EX_MA:inst10"
Warning (10235): Verilog HDL Always Construct warning at EX_MA.v(39): variable "RST" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 39
Warning (10235): Verilog HDL Always Construct warning at EX_MA.v(95): variable "RST" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 95
Warning (10235): Verilog HDL Always Construct warning at EX_MA.v(96): variable "ALU_OUT_OUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 96
Warning (10235): Verilog HDL Always Construct warning at EX_MA.v(97): variable "OPCD_OUT_OUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 97
Warning (10235): Verilog HDL Always Construct warning at EX_MA.v(98): variable "ADDR_REG_OUT_OUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 98
Warning (10235): Verilog HDL Always Construct warning at EX_MA.v(99): variable "OPT_BIT_OUT_OUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 99
Warning (10235): Verilog HDL Always Construct warning at EX_MA.v(101): variable "ALU_OUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 101
Warning (10235): Verilog HDL Always Construct warning at EX_MA.v(102): variable "OPCD_OUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 102
Warning (10235): Verilog HDL Always Construct warning at EX_MA.v(103): variable "ADDR_REG_OUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 103
Warning (10235): Verilog HDL Always Construct warning at EX_MA.v(104): variable "OPT_BIT_OUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 104
Warning (10240): Verilog HDL Always Construct warning at EX_MA.v(93): inferring latch(es) for variable "ALU_OUT_OUT", which holds its previous value in one or more paths through the always construct File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 93
Warning (10240): Verilog HDL Always Construct warning at EX_MA.v(93): inferring latch(es) for variable "OPCD_OUT_OUT", which holds its previous value in one or more paths through the always construct File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 93
Warning (10240): Verilog HDL Always Construct warning at EX_MA.v(93): inferring latch(es) for variable "ADDR_REG_OUT_OUT", which holds its previous value in one or more paths through the always construct File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 93
Warning (10240): Verilog HDL Always Construct warning at EX_MA.v(93): inferring latch(es) for variable "OPT_BIT_OUT_OUT", which holds its previous value in one or more paths through the always construct File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 93
Info (10041): Inferred latch for "OPT_BIT_OUT_OUT" at EX_MA.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 108
Info (10041): Inferred latch for "ADDR_REG_OUT_OUT[0]" at EX_MA.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 108
Info (10041): Inferred latch for "ADDR_REG_OUT_OUT[1]" at EX_MA.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 108
Info (10041): Inferred latch for "ADDR_REG_OUT_OUT[2]" at EX_MA.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 108
Info (10041): Inferred latch for "ADDR_REG_OUT_OUT[3]" at EX_MA.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 108
Info (10041): Inferred latch for "ADDR_REG_OUT_OUT[4]" at EX_MA.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 108
Info (10041): Inferred latch for "OPCD_OUT_OUT[0]" at EX_MA.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 108
Info (10041): Inferred latch for "OPCD_OUT_OUT[1]" at EX_MA.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 108
Info (10041): Inferred latch for "OPCD_OUT_OUT[2]" at EX_MA.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 108
Info (10041): Inferred latch for "OPCD_OUT_OUT[3]" at EX_MA.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 108
Info (10041): Inferred latch for "OPCD_OUT_OUT[4]" at EX_MA.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 108
Info (10041): Inferred latch for "ALU_OUT_OUT[0]" at EX_MA.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 108
Info (10041): Inferred latch for "ALU_OUT_OUT[1]" at EX_MA.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 108
Info (10041): Inferred latch for "ALU_OUT_OUT[2]" at EX_MA.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 108
Info (10041): Inferred latch for "ALU_OUT_OUT[3]" at EX_MA.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 108
Info (10041): Inferred latch for "ALU_OUT_OUT[4]" at EX_MA.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 108
Info (10041): Inferred latch for "ALU_OUT_OUT[5]" at EX_MA.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 108
Info (10041): Inferred latch for "ALU_OUT_OUT[6]" at EX_MA.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 108
Info (10041): Inferred latch for "ALU_OUT_OUT[7]" at EX_MA.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 108
Info (10041): Inferred latch for "ALU_OUT_OUT[8]" at EX_MA.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 108
Info (10041): Inferred latch for "ALU_OUT_OUT[9]" at EX_MA.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 108
Info (10041): Inferred latch for "ALU_OUT_OUT[10]" at EX_MA.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 108
Info (10041): Inferred latch for "ALU_OUT_OUT[11]" at EX_MA.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 108
Info (10041): Inferred latch for "ALU_OUT_OUT[12]" at EX_MA.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 108
Info (10041): Inferred latch for "ALU_OUT_OUT[13]" at EX_MA.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 108
Info (10041): Inferred latch for "ALU_OUT_OUT[14]" at EX_MA.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 108
Info (10041): Inferred latch for "ALU_OUT_OUT[15]" at EX_MA.v(108) File: C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v Line: 108
Info (12128): Elaborating entity "seg_programa" for hierarchy "seg_programa:inst2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "seg_programa:inst2|altsyncram:altsyncram_component" File: C:/Users/loic/Documents/GitHub/lab4/src/seg_programa.v Line: 85
Info (12130): Elaborated megafunction instantiation "seg_programa:inst2|altsyncram:altsyncram_component" File: C:/Users/loic/Documents/GitHub/lab4/src/seg_programa.v Line: 85
Info (12133): Instantiated megafunction "seg_programa:inst2|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/loic/Documents/GitHub/lab4/src/seg_programa.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eif1.tdf
    Info (12023): Found entity 1: altsyncram_eif1 File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_eif1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_eif1" for hierarchy "seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated" File: d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated|q_a[0]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_eif1.tdf Line: 36
        Warning (14320): Synthesized away node "seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated|q_a[1]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_eif1.tdf Line: 59
        Warning (14320): Synthesized away node "seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated|q_a[2]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_eif1.tdf Line: 82
        Warning (14320): Synthesized away node "seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated|q_a[3]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_eif1.tdf Line: 105
        Warning (14320): Synthesized away node "seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated|q_a[4]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_eif1.tdf Line: 128
        Warning (14320): Synthesized away node "seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated|q_a[5]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_eif1.tdf Line: 151
        Warning (14320): Synthesized away node "seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated|q_a[6]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_eif1.tdf Line: 174
        Warning (14320): Synthesized away node "seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated|q_a[7]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_eif1.tdf Line: 197
        Warning (14320): Synthesized away node "seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated|q_a[8]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_eif1.tdf Line: 220
        Warning (14320): Synthesized away node "seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated|q_a[9]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_eif1.tdf Line: 243
        Warning (14320): Synthesized away node "seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated|q_a[10]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_eif1.tdf Line: 266
        Warning (14320): Synthesized away node "seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated|q_a[11]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_eif1.tdf Line: 289
        Warning (14320): Synthesized away node "seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated|q_a[12]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_eif1.tdf Line: 312
        Warning (14320): Synthesized away node "seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated|q_a[13]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_eif1.tdf Line: 335
        Warning (14320): Synthesized away node "seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated|q_a[14]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_eif1.tdf Line: 358
        Warning (14320): Synthesized away node "seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated|q_a[15]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_eif1.tdf Line: 381
        Warning (14320): Synthesized away node "seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|q_a[0]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf Line: 36
        Warning (14320): Synthesized away node "seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|q_a[1]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf Line: 59
        Warning (14320): Synthesized away node "seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|q_a[2]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf Line: 82
        Warning (14320): Synthesized away node "seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|q_a[3]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf Line: 105
        Warning (14320): Synthesized away node "seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|q_a[4]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf Line: 128
        Warning (14320): Synthesized away node "seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|q_a[5]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf Line: 151
        Warning (14320): Synthesized away node "seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|q_a[6]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf Line: 174
        Warning (14320): Synthesized away node "seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|q_a[7]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf Line: 197
        Warning (14320): Synthesized away node "seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|q_a[8]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf Line: 220
        Warning (14320): Synthesized away node "seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|q_a[9]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf Line: 243
        Warning (14320): Synthesized away node "seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|q_a[10]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf Line: 266
        Warning (14320): Synthesized away node "seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|q_a[11]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf Line: 289
        Warning (14320): Synthesized away node "seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|q_a[12]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf Line: 312
        Warning (14320): Synthesized away node "seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|q_a[13]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf Line: 335
        Warning (14320): Synthesized away node "seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|q_a[14]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf Line: 358
        Warning (14320): Synthesized away node "seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|q_a[15]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf Line: 381
        Warning (14320): Synthesized away node "seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|q_a[16]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf Line: 404
        Warning (14320): Synthesized away node "seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|q_a[17]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf Line: 427
        Warning (14320): Synthesized away node "seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|q_a[18]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf Line: 450
        Warning (14320): Synthesized away node "seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|q_a[19]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf Line: 473
        Warning (14320): Synthesized away node "seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|q_a[20]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf Line: 496
        Warning (14320): Synthesized away node "seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|q_a[21]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf Line: 519
        Warning (14320): Synthesized away node "seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|q_a[22]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf Line: 542
        Warning (14320): Synthesized away node "seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|q_a[23]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf Line: 565
        Warning (14320): Synthesized away node "seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|q_a[24]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf Line: 588
        Warning (14320): Synthesized away node "seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|q_a[25]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf Line: 611
        Warning (14320): Synthesized away node "seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|q_a[26]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf Line: 634
        Warning (14320): Synthesized away node "seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|q_a[27]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf Line: 657
        Warning (14320): Synthesized away node "seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|q_a[28]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf Line: 680
        Warning (14320): Synthesized away node "seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|q_a[29]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf Line: 703
        Warning (14320): Synthesized away node "seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|q_a[30]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf Line: 726
        Warning (14320): Synthesized away node "seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|q_a[31]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf Line: 749
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll_buffers:inst|altpll:altpll_component|pll_buffers_altpll:auto_generated|wire_pll1_clk[0]" File: C:/Users/loic/Documents/GitHub/lab4/src/db/pll_buffers_altpll.v Line: 77
Info (17049): 851 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/loic/Documents/GitHub/lab4/src/output_files/pipeproc.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "RST"
    Warning (15610): No output dependent on input pin "CLK"
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 233 warnings
    Info: Peak virtual memory: 4772 megabytes
    Info: Processing ended: Thu Jun 14 17:38:31 2018
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/loic/Documents/GitHub/lab4/src/output_files/pipeproc.map.smsg.


