Simulator report for TRISCPROCESSOR
Tue Dec 01 15:51:55 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |TRISCPROCESSOR|TRISCRAM:inst|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 565 nodes    ;
; Simulation Coverage         ;      69.38 % ;
; Total Number of Transitions ; 3283         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                                                                      ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                                                                   ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                                                         ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                                                          ;               ;
; Vector input source                                                                        ; //vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/Waveform.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                                                           ; On            ;
; Check outputs                                                                              ; Off                                                                                                          ; Off           ;
; Report simulation coverage                                                                 ; On                                                                                                           ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                                                           ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                                                           ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                                                           ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                                                          ; Off           ;
; Detect glitches                                                                            ; Off                                                                                                          ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                                                          ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                                                          ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                                                          ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                                                          ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                                                           ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                                                                   ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                                                          ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                                                          ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                                                         ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+-------------------------------------------------------------------------------------------------------------------------------+
; |TRISCPROCESSOR|TRISCRAM:inst|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ALTSYNCRAM ;
+-------------------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      69.38 % ;
; Total nodes checked                                 ; 565          ;
; Total output ports checked                          ; 565          ;
; Total output ports with complete 1/0-value coverage ; 392          ;
; Total output ports with no 1/0-value coverage       ; 148          ;
; Total output ports with no 1-value coverage         ; 154          ;
; Total output ports with no 0-value coverage         ; 167          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                       ; Output Port Name                                                                                                          ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+
; |TRISCPROCESSOR|ADDR[2]                                                                                                         ; |TRISCPROCESSOR|ADDR[2]                                                                                                   ; pin_out          ;
; |TRISCPROCESSOR|ADDR[1]                                                                                                         ; |TRISCPROCESSOR|ADDR[1]                                                                                                   ; pin_out          ;
; |TRISCPROCESSOR|ADDR[0]                                                                                                         ; |TRISCPROCESSOR|ADDR[0]                                                                                                   ; pin_out          ;
; |TRISCPROCESSOR|C[15]                                                                                                           ; |TRISCPROCESSOR|C[15]                                                                                                     ; pin_out          ;
; |TRISCPROCESSOR|C[14]                                                                                                           ; |TRISCPROCESSOR|C[14]                                                                                                     ; pin_out          ;
; |TRISCPROCESSOR|C[11]                                                                                                           ; |TRISCPROCESSOR|C[11]                                                                                                     ; pin_out          ;
; |TRISCPROCESSOR|C[10]                                                                                                           ; |TRISCPROCESSOR|C[10]                                                                                                     ; pin_out          ;
; |TRISCPROCESSOR|C[9]                                                                                                            ; |TRISCPROCESSOR|C[9]                                                                                                      ; pin_out          ;
; |TRISCPROCESSOR|C[8]                                                                                                            ; |TRISCPROCESSOR|C[8]                                                                                                      ; pin_out          ;
; |TRISCPROCESSOR|C[7]                                                                                                            ; |TRISCPROCESSOR|C[7]                                                                                                      ; pin_out          ;
; |TRISCPROCESSOR|C[5]                                                                                                            ; |TRISCPROCESSOR|C[5]                                                                                                      ; pin_out          ;
; |TRISCPROCESSOR|C[4]                                                                                                            ; |TRISCPROCESSOR|C[4]                                                                                                      ; pin_out          ;
; |TRISCPROCESSOR|C[3]                                                                                                            ; |TRISCPROCESSOR|C[3]                                                                                                      ; pin_out          ;
; |TRISCPROCESSOR|C[2]                                                                                                            ; |TRISCPROCESSOR|C[2]                                                                                                      ; pin_out          ;
; |TRISCPROCESSOR|C[1]                                                                                                            ; |TRISCPROCESSOR|C[1]                                                                                                      ; pin_out          ;
; |TRISCPROCESSOR|CLK                                                                                                             ; |TRISCPROCESSOR|CLK                                                                                                       ; out              ;
; |TRISCPROCESSOR|MDO[7]                                                                                                          ; |TRISCPROCESSOR|MDO[7]                                                                                                    ; pin_out          ;
; |TRISCPROCESSOR|MDO[6]                                                                                                          ; |TRISCPROCESSOR|MDO[6]                                                                                                    ; pin_out          ;
; |TRISCPROCESSOR|MDO[5]                                                                                                          ; |TRISCPROCESSOR|MDO[5]                                                                                                    ; pin_out          ;
; |TRISCPROCESSOR|MDO[4]                                                                                                          ; |TRISCPROCESSOR|MDO[4]                                                                                                    ; pin_out          ;
; |TRISCPROCESSOR|MDO[3]                                                                                                          ; |TRISCPROCESSOR|MDO[3]                                                                                                    ; pin_out          ;
; |TRISCPROCESSOR|MDO[2]                                                                                                          ; |TRISCPROCESSOR|MDO[2]                                                                                                    ; pin_out          ;
; |TRISCPROCESSOR|MDO[1]                                                                                                          ; |TRISCPROCESSOR|MDO[1]                                                                                                    ; pin_out          ;
; |TRISCPROCESSOR|MDO[0]                                                                                                          ; |TRISCPROCESSOR|MDO[0]                                                                                                    ; pin_out          ;
; |TRISCPROCESSOR|MDI[3]                                                                                                          ; |TRISCPROCESSOR|MDI[3]                                                                                                    ; pin_out          ;
; |TRISCPROCESSOR|MDI[2]                                                                                                          ; |TRISCPROCESSOR|MDI[2]                                                                                                    ; pin_out          ;
; |TRISCPROCESSOR|MDI[1]                                                                                                          ; |TRISCPROCESSOR|MDI[1]                                                                                                    ; pin_out          ;
; |TRISCPROCESSOR|MDI[0]                                                                                                          ; |TRISCPROCESSOR|MDI[0]                                                                                                    ; pin_out          ;
; |TRISCPROCESSOR|HEX0[6]                                                                                                         ; |TRISCPROCESSOR|HEX0[6]                                                                                                   ; pin_out          ;
; |TRISCPROCESSOR|HEX0[5]                                                                                                         ; |TRISCPROCESSOR|HEX0[5]                                                                                                   ; pin_out          ;
; |TRISCPROCESSOR|HEX0[4]                                                                                                         ; |TRISCPROCESSOR|HEX0[4]                                                                                                   ; pin_out          ;
; |TRISCPROCESSOR|HEX0[3]                                                                                                         ; |TRISCPROCESSOR|HEX0[3]                                                                                                   ; pin_out          ;
; |TRISCPROCESSOR|HEX0[2]                                                                                                         ; |TRISCPROCESSOR|HEX0[2]                                                                                                   ; pin_out          ;
; |TRISCPROCESSOR|HEX0[1]                                                                                                         ; |TRISCPROCESSOR|HEX0[1]                                                                                                   ; pin_out          ;
; |TRISCPROCESSOR|HEX0[0]                                                                                                         ; |TRISCPROCESSOR|HEX0[0]                                                                                                   ; pin_out          ;
; |TRISCPROCESSOR|HEX1[6]                                                                                                         ; |TRISCPROCESSOR|HEX1[6]                                                                                                   ; pin_out          ;
; |TRISCPROCESSOR|HEX1[5]                                                                                                         ; |TRISCPROCESSOR|HEX1[5]                                                                                                   ; pin_out          ;
; |TRISCPROCESSOR|HEX1[4]                                                                                                         ; |TRISCPROCESSOR|HEX1[4]                                                                                                   ; pin_out          ;
; |TRISCPROCESSOR|HEX1[3]                                                                                                         ; |TRISCPROCESSOR|HEX1[3]                                                                                                   ; pin_out          ;
; |TRISCPROCESSOR|HEX1[2]                                                                                                         ; |TRISCPROCESSOR|HEX1[2]                                                                                                   ; pin_out          ;
; |TRISCPROCESSOR|HEX1[1]                                                                                                         ; |TRISCPROCESSOR|HEX1[1]                                                                                                   ; pin_out          ;
; |TRISCPROCESSOR|HEX1[0]                                                                                                         ; |TRISCPROCESSOR|HEX1[0]                                                                                                   ; pin_out          ;
; |TRISCPROCESSOR|HEX2[6]                                                                                                         ; |TRISCPROCESSOR|HEX2[6]                                                                                                   ; pin_out          ;
; |TRISCPROCESSOR|HEX2[5]                                                                                                         ; |TRISCPROCESSOR|HEX2[5]                                                                                                   ; pin_out          ;
; |TRISCPROCESSOR|HEX2[4]                                                                                                         ; |TRISCPROCESSOR|HEX2[4]                                                                                                   ; pin_out          ;
; |TRISCPROCESSOR|HEX2[3]                                                                                                         ; |TRISCPROCESSOR|HEX2[3]                                                                                                   ; pin_out          ;
; |TRISCPROCESSOR|HEX2[2]                                                                                                         ; |TRISCPROCESSOR|HEX2[2]                                                                                                   ; pin_out          ;
; |TRISCPROCESSOR|HEX2[1]                                                                                                         ; |TRISCPROCESSOR|HEX2[1]                                                                                                   ; pin_out          ;
; |TRISCPROCESSOR|HEX2[0]                                                                                                         ; |TRISCPROCESSOR|HEX2[0]                                                                                                   ; pin_out          ;
; |TRISCPROCESSOR|HEX3[6]                                                                                                         ; |TRISCPROCESSOR|HEX3[6]                                                                                                   ; pin_out          ;
; |TRISCPROCESSOR|HEX3[5]                                                                                                         ; |TRISCPROCESSOR|HEX3[5]                                                                                                   ; pin_out          ;
; |TRISCPROCESSOR|HEX3[4]                                                                                                         ; |TRISCPROCESSOR|HEX3[4]                                                                                                   ; pin_out          ;
; |TRISCPROCESSOR|HEX3[3]                                                                                                         ; |TRISCPROCESSOR|HEX3[3]                                                                                                   ; pin_out          ;
; |TRISCPROCESSOR|HEX3[2]                                                                                                         ; |TRISCPROCESSOR|HEX3[2]                                                                                                   ; pin_out          ;
; |TRISCPROCESSOR|HEX3[1]                                                                                                         ; |TRISCPROCESSOR|HEX3[1]                                                                                                   ; pin_out          ;
; |TRISCPROCESSOR|HEX3[0]                                                                                                         ; |TRISCPROCESSOR|HEX3[0]                                                                                                   ; pin_out          ;
; |TRISCPROCESSOR|TRISCHEX:inst11|WideOr0                                                                                         ; |TRISCPROCESSOR|TRISCHEX:inst11|WideOr0                                                                                   ; out0             ;
; |TRISCPROCESSOR|TRISCHEX:inst11|WideOr1                                                                                         ; |TRISCPROCESSOR|TRISCHEX:inst11|WideOr1                                                                                   ; out0             ;
; |TRISCPROCESSOR|TRISCHEX:inst11|WideOr2                                                                                         ; |TRISCPROCESSOR|TRISCHEX:inst11|WideOr2                                                                                   ; out0             ;
; |TRISCPROCESSOR|TRISCHEX:inst11|WideOr3                                                                                         ; |TRISCPROCESSOR|TRISCHEX:inst11|WideOr3                                                                                   ; out0             ;
; |TRISCPROCESSOR|TRISCHEX:inst11|WideOr4                                                                                         ; |TRISCPROCESSOR|TRISCHEX:inst11|WideOr4                                                                                   ; out0             ;
; |TRISCPROCESSOR|TRISCHEX:inst11|WideOr5                                                                                         ; |TRISCPROCESSOR|TRISCHEX:inst11|WideOr5                                                                                   ; out0             ;
; |TRISCPROCESSOR|TRISCHEX:inst11|WideOr6                                                                                         ; |TRISCPROCESSOR|TRISCHEX:inst11|WideOr6                                                                                   ; out0             ;
; |TRISCPROCESSOR|TRISCHEX:inst10|WideOr0                                                                                         ; |TRISCPROCESSOR|TRISCHEX:inst10|WideOr0                                                                                   ; out0             ;
; |TRISCPROCESSOR|TRISCHEX:inst10|WideOr1                                                                                         ; |TRISCPROCESSOR|TRISCHEX:inst10|WideOr1                                                                                   ; out0             ;
; |TRISCPROCESSOR|TRISCHEX:inst10|WideOr2                                                                                         ; |TRISCPROCESSOR|TRISCHEX:inst10|WideOr2                                                                                   ; out0             ;
; |TRISCPROCESSOR|TRISCHEX:inst10|WideOr3                                                                                         ; |TRISCPROCESSOR|TRISCHEX:inst10|WideOr3                                                                                   ; out0             ;
; |TRISCPROCESSOR|TRISCHEX:inst10|WideOr4                                                                                         ; |TRISCPROCESSOR|TRISCHEX:inst10|WideOr4                                                                                   ; out0             ;
; |TRISCPROCESSOR|TRISCHEX:inst10|WideOr5                                                                                         ; |TRISCPROCESSOR|TRISCHEX:inst10|WideOr5                                                                                   ; out0             ;
; |TRISCPROCESSOR|TRISCHEX:inst10|WideOr6                                                                                         ; |TRISCPROCESSOR|TRISCHEX:inst10|WideOr6                                                                                   ; out0             ;
; |TRISCPROCESSOR|TRISCHEX:inst9|WideOr0                                                                                          ; |TRISCPROCESSOR|TRISCHEX:inst9|WideOr0                                                                                    ; out0             ;
; |TRISCPROCESSOR|TRISCHEX:inst9|WideOr1                                                                                          ; |TRISCPROCESSOR|TRISCHEX:inst9|WideOr1                                                                                    ; out0             ;
; |TRISCPROCESSOR|TRISCHEX:inst9|WideOr2                                                                                          ; |TRISCPROCESSOR|TRISCHEX:inst9|WideOr2                                                                                    ; out0             ;
; |TRISCPROCESSOR|TRISCHEX:inst9|WideOr3                                                                                          ; |TRISCPROCESSOR|TRISCHEX:inst9|WideOr3                                                                                    ; out0             ;
; |TRISCPROCESSOR|TRISCHEX:inst9|WideOr4                                                                                          ; |TRISCPROCESSOR|TRISCHEX:inst9|WideOr4                                                                                    ; out0             ;
; |TRISCPROCESSOR|TRISCHEX:inst9|WideOr5                                                                                          ; |TRISCPROCESSOR|TRISCHEX:inst9|WideOr5                                                                                    ; out0             ;
; |TRISCPROCESSOR|TRISCHEX:inst9|WideOr6                                                                                          ; |TRISCPROCESSOR|TRISCHEX:inst9|WideOr6                                                                                    ; out0             ;
; |TRISCPROCESSOR|TRISCHEX:inst8|WideOr0                                                                                          ; |TRISCPROCESSOR|TRISCHEX:inst8|WideOr0                                                                                    ; out0             ;
; |TRISCPROCESSOR|TRISCHEX:inst8|WideOr1                                                                                          ; |TRISCPROCESSOR|TRISCHEX:inst8|WideOr1                                                                                    ; out0             ;
; |TRISCPROCESSOR|TRISCHEX:inst8|WideOr2                                                                                          ; |TRISCPROCESSOR|TRISCHEX:inst8|WideOr2                                                                                    ; out0             ;
; |TRISCPROCESSOR|TRISCHEX:inst8|WideOr3                                                                                          ; |TRISCPROCESSOR|TRISCHEX:inst8|WideOr3                                                                                    ; out0             ;
; |TRISCPROCESSOR|TRISCHEX:inst8|WideOr4                                                                                          ; |TRISCPROCESSOR|TRISCHEX:inst8|WideOr4                                                                                    ; out0             ;
; |TRISCPROCESSOR|TRISCHEX:inst8|WideOr5                                                                                          ; |TRISCPROCESSOR|TRISCHEX:inst8|WideOr5                                                                                    ; out0             ;
; |TRISCPROCESSOR|TRISCHEX:inst8|WideOr6                                                                                          ; |TRISCPROCESSOR|TRISCHEX:inst8|WideOr6                                                                                    ; out0             ;
; |TRISCPROCESSOR|IR:inst6|74175:inst|16                                                                                          ; |TRISCPROCESSOR|IR:inst6|74175:inst|16                                                                                    ; regout           ;
; |TRISCPROCESSOR|IR:inst6|74175:inst|15                                                                                          ; |TRISCPROCESSOR|IR:inst6|74175:inst|15                                                                                    ; regout           ;
; |TRISCPROCESSOR|IR:inst6|74175:inst|14                                                                                          ; |TRISCPROCESSOR|IR:inst6|74175:inst|14                                                                                    ; regout           ;
; |TRISCPROCESSOR|IR:inst6|74175:inst|13                                                                                          ; |TRISCPROCESSOR|IR:inst6|74175:inst|13                                                                                    ; regout           ;
; |TRISCPROCESSOR|TRISCRAM:inst|inst3                                                                                             ; |TRISCPROCESSOR|TRISCRAM:inst|inst3                                                                                       ; out0             ;
; |TRISCPROCESSOR|TRISCRAM:inst|busmux:inst2|lpm_mux:$00000|mux_omc:auto_generated|result_node[3]~0                               ; |TRISCPROCESSOR|TRISCRAM:inst|busmux:inst2|lpm_mux:$00000|mux_omc:auto_generated|result_node[3]~0                         ; out0             ;
; |TRISCPROCESSOR|TRISCRAM:inst|busmux:inst2|lpm_mux:$00000|mux_omc:auto_generated|result_node[3]~1                               ; |TRISCPROCESSOR|TRISCRAM:inst|busmux:inst2|lpm_mux:$00000|mux_omc:auto_generated|result_node[3]~1                         ; out0             ;
; |TRISCPROCESSOR|TRISCRAM:inst|busmux:inst2|lpm_mux:$00000|mux_omc:auto_generated|result_node[3]                                 ; |TRISCPROCESSOR|TRISCRAM:inst|busmux:inst2|lpm_mux:$00000|mux_omc:auto_generated|result_node[3]                           ; out0             ;
; |TRISCPROCESSOR|TRISCRAM:inst|busmux:inst2|lpm_mux:$00000|mux_omc:auto_generated|result_node[2]~2                               ; |TRISCPROCESSOR|TRISCRAM:inst|busmux:inst2|lpm_mux:$00000|mux_omc:auto_generated|result_node[2]~2                         ; out0             ;
; |TRISCPROCESSOR|TRISCRAM:inst|busmux:inst2|lpm_mux:$00000|mux_omc:auto_generated|result_node[2]~3                               ; |TRISCPROCESSOR|TRISCRAM:inst|busmux:inst2|lpm_mux:$00000|mux_omc:auto_generated|result_node[2]~3                         ; out0             ;
; |TRISCPROCESSOR|TRISCRAM:inst|busmux:inst2|lpm_mux:$00000|mux_omc:auto_generated|result_node[2]                                 ; |TRISCPROCESSOR|TRISCRAM:inst|busmux:inst2|lpm_mux:$00000|mux_omc:auto_generated|result_node[2]                           ; out0             ;
; |TRISCPROCESSOR|TRISCRAM:inst|busmux:inst2|lpm_mux:$00000|mux_omc:auto_generated|result_node[1]~4                               ; |TRISCPROCESSOR|TRISCRAM:inst|busmux:inst2|lpm_mux:$00000|mux_omc:auto_generated|result_node[1]~4                         ; out0             ;
; |TRISCPROCESSOR|TRISCRAM:inst|busmux:inst2|lpm_mux:$00000|mux_omc:auto_generated|result_node[1]~5                               ; |TRISCPROCESSOR|TRISCRAM:inst|busmux:inst2|lpm_mux:$00000|mux_omc:auto_generated|result_node[1]~5                         ; out0             ;
; |TRISCPROCESSOR|TRISCRAM:inst|busmux:inst2|lpm_mux:$00000|mux_omc:auto_generated|result_node[1]                                 ; |TRISCPROCESSOR|TRISCRAM:inst|busmux:inst2|lpm_mux:$00000|mux_omc:auto_generated|result_node[1]                           ; out0             ;
; |TRISCPROCESSOR|TRISCRAM:inst|busmux:inst2|lpm_mux:$00000|mux_omc:auto_generated|result_node[0]~6                               ; |TRISCPROCESSOR|TRISCRAM:inst|busmux:inst2|lpm_mux:$00000|mux_omc:auto_generated|result_node[0]~6                         ; out0             ;
; |TRISCPROCESSOR|TRISCRAM:inst|busmux:inst2|lpm_mux:$00000|mux_omc:auto_generated|result_node[0]~7                               ; |TRISCPROCESSOR|TRISCRAM:inst|busmux:inst2|lpm_mux:$00000|mux_omc:auto_generated|result_node[0]~7                         ; out0             ;
; |TRISCPROCESSOR|TRISCRAM:inst|busmux:inst2|lpm_mux:$00000|mux_omc:auto_generated|result_node[0]                                 ; |TRISCPROCESSOR|TRISCRAM:inst|busmux:inst2|lpm_mux:$00000|mux_omc:auto_generated|result_node[0]                           ; out0             ;
; |TRISCPROCESSOR|TRISCRAM:inst|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a0 ; |TRISCPROCESSOR|TRISCRAM:inst|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] ; portadataout0    ;
; |TRISCPROCESSOR|TRISCRAM:inst|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a1 ; |TRISCPROCESSOR|TRISCRAM:inst|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] ; portadataout0    ;
; |TRISCPROCESSOR|TRISCRAM:inst|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a2 ; |TRISCPROCESSOR|TRISCRAM:inst|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2] ; portadataout0    ;
; |TRISCPROCESSOR|TRISCRAM:inst|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a3 ; |TRISCPROCESSOR|TRISCRAM:inst|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[3] ; portadataout0    ;
; |TRISCPROCESSOR|TRISCRAM:inst|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a4 ; |TRISCPROCESSOR|TRISCRAM:inst|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[4] ; portadataout0    ;
; |TRISCPROCESSOR|TRISCRAM:inst|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a5 ; |TRISCPROCESSOR|TRISCRAM:inst|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[5] ; portadataout0    ;
; |TRISCPROCESSOR|TRISCRAM:inst|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a6 ; |TRISCPROCESSOR|TRISCRAM:inst|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[6] ; portadataout0    ;
; |TRISCPROCESSOR|TRISCRAM:inst|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|ram_block1a7 ; |TRISCPROCESSOR|TRISCRAM:inst|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[7] ; portadataout0    ;
; |TRISCPROCESSOR|ACC:inst3|74157:inst1|25                                                                                        ; |TRISCPROCESSOR|ACC:inst3|74157:inst1|25                                                                                  ; out0             ;
; |TRISCPROCESSOR|ACC:inst3|74157:inst1|21                                                                                        ; |TRISCPROCESSOR|ACC:inst3|74157:inst1|21                                                                                  ; out0             ;
; |TRISCPROCESSOR|ACC:inst3|74157:inst1|24                                                                                        ; |TRISCPROCESSOR|ACC:inst3|74157:inst1|24                                                                                  ; out0             ;
; |TRISCPROCESSOR|ACC:inst3|74157:inst1|19                                                                                        ; |TRISCPROCESSOR|ACC:inst3|74157:inst1|19                                                                                  ; out0             ;
; |TRISCPROCESSOR|ACC:inst3|74157:inst1|23                                                                                        ; |TRISCPROCESSOR|ACC:inst3|74157:inst1|23                                                                                  ; out0             ;
; |TRISCPROCESSOR|ACC:inst3|74157:inst1|17                                                                                        ; |TRISCPROCESSOR|ACC:inst3|74157:inst1|17                                                                                  ; out0             ;
; |TRISCPROCESSOR|ACC:inst3|74157:inst1|22                                                                                        ; |TRISCPROCESSOR|ACC:inst3|74157:inst1|22                                                                                  ; out0             ;
; |TRISCPROCESSOR|ACC:inst3|74157:inst1|15                                                                                        ; |TRISCPROCESSOR|ACC:inst3|74157:inst1|15                                                                                  ; out0             ;
; |TRISCPROCESSOR|ACC:inst3|74193:inst|25                                                                                         ; |TRISCPROCESSOR|ACC:inst3|74193:inst|25                                                                                   ; regout           ;
; |TRISCPROCESSOR|ACC:inst3|74193:inst|53                                                                                         ; |TRISCPROCESSOR|ACC:inst3|74193:inst|53                                                                                   ; out0             ;
; |TRISCPROCESSOR|ACC:inst3|74193:inst|86                                                                                         ; |TRISCPROCESSOR|ACC:inst3|74193:inst|86                                                                                   ; out0             ;
; |TRISCPROCESSOR|ACC:inst3|74193:inst|14                                                                                         ; |TRISCPROCESSOR|ACC:inst3|74193:inst|14                                                                                   ; out0             ;
; |TRISCPROCESSOR|ACC:inst3|74193:inst|26                                                                                         ; |TRISCPROCESSOR|ACC:inst3|74193:inst|26                                                                                   ; regout           ;
; |TRISCPROCESSOR|ACC:inst3|74193:inst|52                                                                                         ; |TRISCPROCESSOR|ACC:inst3|74193:inst|52                                                                                   ; out0             ;
; |TRISCPROCESSOR|ACC:inst3|74193:inst|85                                                                                         ; |TRISCPROCESSOR|ACC:inst3|74193:inst|85                                                                                   ; out0             ;
; |TRISCPROCESSOR|ACC:inst3|74193:inst|13                                                                                         ; |TRISCPROCESSOR|ACC:inst3|74193:inst|13                                                                                   ; out0             ;
; |TRISCPROCESSOR|ACC:inst3|74193:inst|5                                                                                          ; |TRISCPROCESSOR|ACC:inst3|74193:inst|5                                                                                    ; out0             ;
; |TRISCPROCESSOR|ACC:inst3|74193:inst|24                                                                                         ; |TRISCPROCESSOR|ACC:inst3|74193:inst|24                                                                                   ; regout           ;
; |TRISCPROCESSOR|ACC:inst3|74193:inst|54                                                                                         ; |TRISCPROCESSOR|ACC:inst3|74193:inst|54                                                                                   ; out0             ;
; |TRISCPROCESSOR|ACC:inst3|74193:inst|87                                                                                         ; |TRISCPROCESSOR|ACC:inst3|74193:inst|87                                                                                   ; out0             ;
; |TRISCPROCESSOR|ACC:inst3|74193:inst|15                                                                                         ; |TRISCPROCESSOR|ACC:inst3|74193:inst|15                                                                                   ; out0             ;
; |TRISCPROCESSOR|ACC:inst3|74193:inst|51                                                                                         ; |TRISCPROCESSOR|ACC:inst3|74193:inst|51                                                                                   ; out0             ;
; |TRISCPROCESSOR|ACC:inst3|74193:inst|23                                                                                         ; |TRISCPROCESSOR|ACC:inst3|74193:inst|23                                                                                   ; regout           ;
; |TRISCPROCESSOR|ACC:inst3|74193:inst|55                                                                                         ; |TRISCPROCESSOR|ACC:inst3|74193:inst|55                                                                                   ; out0             ;
; |TRISCPROCESSOR|ACC:inst3|74193:inst|88                                                                                         ; |TRISCPROCESSOR|ACC:inst3|74193:inst|88                                                                                   ; out0             ;
; |TRISCPROCESSOR|ACC:inst3|74193:inst|16                                                                                         ; |TRISCPROCESSOR|ACC:inst3|74193:inst|16                                                                                   ; out0             ;
; |TRISCPROCESSOR|ACC:inst3|74193:inst|21                                                                                         ; |TRISCPROCESSOR|ACC:inst3|74193:inst|21                                                                                   ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|inst1                                                                                            ; |TRISCPROCESSOR|TRISCALU:inst4|inst1                                                                                      ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|AB0                                                                       ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|AB0                                                                 ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|AB1                                                                       ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|AB1                                                                 ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|AB2                                                                       ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|AB2                                                                 ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|AB3                                                                       ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|AB3                                                                 ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|_AB0                                                                      ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|_AB0                                                                ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|_AB1                                                                      ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|_AB1                                                                ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|_AB2                                                                      ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|_AB2                                                                ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|_AB3                                                                      ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|_AB3                                                                ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|R0~0                                                                      ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|R0~0                                                                ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|R0                                                                        ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|R0                                                                  ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|R1~0                                                                      ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|R1~0                                                                ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|R1                                                                        ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|R1                                                                  ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|R2~0                                                                      ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|R2~0                                                                ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|R2                                                                        ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|R2                                                                  ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|R3~0                                                                      ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|R3~0                                                                ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|R3                                                                        ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|R3                                                                  ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|busmux:inst3|lpm_mux:$00000|mux_omc:auto_generated|result_node[3]~1                     ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|busmux:inst3|lpm_mux:$00000|mux_omc:auto_generated|result_node[3]~1               ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|busmux:inst3|lpm_mux:$00000|mux_omc:auto_generated|result_node[3]                       ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|busmux:inst3|lpm_mux:$00000|mux_omc:auto_generated|result_node[3]                 ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|busmux:inst3|lpm_mux:$00000|mux_omc:auto_generated|result_node[2]~3                     ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|busmux:inst3|lpm_mux:$00000|mux_omc:auto_generated|result_node[2]~3               ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|busmux:inst3|lpm_mux:$00000|mux_omc:auto_generated|result_node[2]                       ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|busmux:inst3|lpm_mux:$00000|mux_omc:auto_generated|result_node[2]                 ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|busmux:inst3|lpm_mux:$00000|mux_omc:auto_generated|result_node[1]~5                     ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|busmux:inst3|lpm_mux:$00000|mux_omc:auto_generated|result_node[1]~5               ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|busmux:inst3|lpm_mux:$00000|mux_omc:auto_generated|result_node[1]                       ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|busmux:inst3|lpm_mux:$00000|mux_omc:auto_generated|result_node[1]                 ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|busmux:inst3|lpm_mux:$00000|mux_omc:auto_generated|result_node[0]~7                     ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|busmux:inst3|lpm_mux:$00000|mux_omc:auto_generated|result_node[0]~7               ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|busmux:inst3|lpm_mux:$00000|mux_omc:auto_generated|result_node[0]                       ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|busmux:inst3|lpm_mux:$00000|mux_omc:auto_generated|result_node[0]                 ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|S0                                                               ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|S0                                                         ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|S1                                                               ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|S1                                                         ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|S2                                                               ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|S2                                                         ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|S3                                                               ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|S3                                                         ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa3|w1                                                ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa3|w1                                          ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa3|S                                                 ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa3|S                                           ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa2|w1                                                ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa2|w1                                          ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa2|S                                                 ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa2|S                                           ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa2|w2                                                ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa2|w2                                          ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa2|w3                                                ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa2|w3                                          ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa2|w4                                                ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa2|w4                                          ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa2|WideOr0                                           ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa2|WideOr0                                     ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa1|w1                                                ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa1|w1                                          ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa1|S                                                 ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa1|S                                           ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa1|w2                                                ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa1|w2                                          ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa1|w3                                                ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa1|w3                                          ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa1|w4                                                ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa1|w4                                          ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa1|WideOr0                                           ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa1|WideOr0                                     ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa0|w1                                                ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa0|w1                                          ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa0|S                                                 ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa0|S                                           ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa0|w2                                                ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa0|w2                                          ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa0|WideOr0                                           ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa0|WideOr0                                     ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.FETCH1                                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.FETCH1                                                                           ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.FETCH2                                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.FETCH2                                                                           ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.DECODE                                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.DECODE                                                                           ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.LDA1                                                                                   ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.LDA1                                                                             ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.LDA2                                                                                   ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.LDA2                                                                             ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.LDA3                                                                                   ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.LDA3                                                                             ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.STA1                                                                                   ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.STA1                                                                             ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.STA2                                                                                   ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.STA2                                                                             ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.ADD1                                                                                   ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.ADD1                                                                             ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.ADD2                                                                                   ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.ADD2                                                                             ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.ADD3                                                                                   ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.ADD3                                                                             ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.ADD4                                                                                   ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.ADD4                                                                             ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.INC1                                                                                   ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.INC1                                                                             ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.CLR1                                                                                   ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.CLR1                                                                             ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.JMP1                                                                                   ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.JMP1                                                                             ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.START~0                                                                            ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.START~0                                                                      ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.START~1                                                                            ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.START~1                                                                      ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.LDA1~0                                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.LDA1~0                                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~1                                                                                       ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~1                                                                                 ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.STA1~0                                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.STA1~0                                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.LDA1_1228                                                                          ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.LDA1_1228                                                                    ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~2                                                                                       ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~2                                                                                 ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.STA1_1144                                                                          ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.STA1_1144                                                                    ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~3                                                                                       ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~3                                                                                 ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.ADD1_1089                                                                          ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.ADD1_1089                                                                    ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~4                                                                                       ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~4                                                                                 ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~5                                                                                       ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~5                                                                                 ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.START~2                                                                            ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.START~2                                                                      ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~6                                                                                       ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~6                                                                                 ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.INC1_750                                                                           ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.INC1_750                                                                     ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~7                                                                                       ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~7                                                                                 ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.CLR1_724                                                                           ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.CLR1_724                                                                     ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~8                                                                                       ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~8                                                                                 ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~9                                                                                       ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~9                                                                                 ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~10                                                                                      ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~10                                                                                ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.LDA1~1                                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.LDA1~1                                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.STA1~1                                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.STA1~1                                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.START~3                                                                            ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.START~3                                                                      ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JMP1_698                                                                           ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JMP1_698                                                                     ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.LDA1~2                                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.LDA1~2                                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.STA1~2                                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.STA1~2                                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.START~4                                                                            ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.START~4                                                                      ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.LDA1~3                                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.LDA1~3                                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.STA1~3                                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.STA1~3                                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.START~5                                                                            ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.START~5                                                                      ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr1                                                                                      ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr1                                                                                ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr7                                                                                      ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr7                                                                                ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL~1                                                                                    ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL~1                                                                              ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr14                                                                                     ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr14                                                                               ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr16                                                                                     ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr16                                                                               ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr19                                                                                     ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr19                                                                               ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.LDA1~4                                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.LDA1~4                                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.STA1~4                                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.STA1~4                                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.INC1~0                                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.INC1~0                                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.START~6                                                                            ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.START~6                                                                      ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JMP1~0                                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JMP1~0                                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JMP1~1                                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JMP1~1                                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JMP1~2                                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JMP1~2                                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~11                                                                                      ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~11                                                                                ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.CLR1~0                                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.CLR1~0                                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.CLR1~1                                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.CLR1~1                                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.CLR1~2                                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.CLR1~2                                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.CLR1~3                                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.CLR1~3                                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.CLR1~4                                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.CLR1~4                                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~12                                                                                      ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~12                                                                                ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.INC1~1                                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.INC1~1                                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.INC1~2                                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.INC1~2                                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.INC1~3                                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.INC1~3                                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.INC1~4                                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.INC1~4                                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.INC1~5                                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.INC1~5                                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.ADD4_1005                                                                          ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.ADD4_1005                                                                    ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.ADD3_1034                                                                          ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.ADD3_1034                                                                    ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.ADD2_1063                                                                          ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.ADD2_1063                                                                    ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~15                                                                                      ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~15                                                                                ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.ADD1~8                                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.ADD1~8                                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.STA2_1118                                                                          ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.STA2_1118                                                                    ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~16                                                                                      ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~16                                                                                ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.STA1~5                                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.STA1~5                                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.STA1~6                                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.STA1~6                                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.STA1~7                                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.STA1~7                                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.STA1~8                                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.STA1~8                                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.STA1~9                                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.STA1~9                                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.LDA3_1173                                                                          ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.LDA3_1173                                                                    ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.LDA2_1202                                                                          ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.LDA2_1202                                                                    ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~17                                                                                      ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~17                                                                                ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.LDA1~5                                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.LDA1~5                                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.LDA1~6                                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.LDA1~6                                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.LDA1~7                                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.LDA1~7                                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.LDA1~8                                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.LDA1~8                                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.LDA1~9                                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.LDA1~9                                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.DECODE_1257                                                                        ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.DECODE_1257                                                                  ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.FETCH2_1286                                                                        ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.FETCH2_1286                                                                  ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.FETCH1_1315                                                                        ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.FETCH1_1315                                                                  ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.START~7                                                                            ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.START~7                                                                      ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.START~8                                                                            ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.START~8                                                                      ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.START~9                                                                            ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.START~9                                                                      ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.START~10                                                                           ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.START~10                                                                     ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL[1]                                                                                   ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL[1]                                                                             ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL[2]                                                                                   ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL[2]                                                                             ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL[3]                                                                                   ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL[3]                                                                             ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL[4]                                                                                   ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL[4]                                                                             ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL[5]                                                                                   ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL[5]                                                                             ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL[7]                                                                                   ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL[7]                                                                             ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL[8]                                                                                   ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL[8]                                                                             ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL[9]                                                                                   ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL[9]                                                                             ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL[10]                                                                                  ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL[10]                                                                            ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL[11]                                                                                  ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL[11]                                                                            ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL[14]                                                                                  ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL[14]                                                                            ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL[15]                                                                                  ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL[15]                                                                            ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state~0                                                                                      ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state~0                                                                                ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.FETCH1~0                                                                               ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.FETCH1~0                                                                         ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr11~1                                                                                   ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr11~1                                                                             ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.FETCH2~0                                                                               ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.FETCH2~0                                                                         ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr11~2                                                                                   ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr11~2                                                                             ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.DECODE~0                                                                               ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.DECODE~0                                                                         ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr18~0                                                                                   ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr18~0                                                                             ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.LDA1~0                                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.LDA1~0                                                                           ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr11~3                                                                                   ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr11~3                                                                             ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.LDA2~0                                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.LDA2~0                                                                           ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr11~4                                                                                   ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr11~4                                                                             ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.LDA3~0                                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.LDA3~0                                                                           ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr7~0                                                                                    ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr7~0                                                                              ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.STA1~0                                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.STA1~0                                                                           ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr11~5                                                                                   ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr11~5                                                                             ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.STA2~0                                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.STA2~0                                                                           ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr11~6                                                                                   ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr11~6                                                                             ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.ADD1~0                                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.ADD1~0                                                                           ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr11~7                                                                                   ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr11~7                                                                             ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.ADD2~0                                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.ADD2~0                                                                           ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr11~8                                                                                   ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr11~8                                                                             ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.ADD3~0                                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.ADD3~0                                                                           ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr1~0                                                                                    ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr1~0                                                                              ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.ADD4~0                                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.ADD4~0                                                                           ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr7~1                                                                                    ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr7~1                                                                              ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.INC1~0                                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.INC1~0                                                                           ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr11~9                                                                                   ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr11~9                                                                             ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.CLR1~0                                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.CLR1~0                                                                           ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr11~10                                                                                  ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr11~10                                                                            ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.JMP1~0                                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.JMP1~0                                                                           ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr11~11                                                                                  ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr11~11                                                                            ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state~5                                                                                      ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state~5                                                                                ; out0             ;
; |TRISCPROCESSOR|PC:inst2|74193:inst|25                                                                                          ; |TRISCPROCESSOR|PC:inst2|74193:inst|25                                                                                    ; regout           ;
; |TRISCPROCESSOR|PC:inst2|74193:inst|86                                                                                          ; |TRISCPROCESSOR|PC:inst2|74193:inst|86                                                                                    ; out0             ;
; |TRISCPROCESSOR|PC:inst2|74193:inst|14                                                                                          ; |TRISCPROCESSOR|PC:inst2|74193:inst|14                                                                                    ; out0             ;
; |TRISCPROCESSOR|PC:inst2|74193:inst|26                                                                                          ; |TRISCPROCESSOR|PC:inst2|74193:inst|26                                                                                    ; regout           ;
; |TRISCPROCESSOR|PC:inst2|74193:inst|52                                                                                          ; |TRISCPROCESSOR|PC:inst2|74193:inst|52                                                                                    ; out0             ;
; |TRISCPROCESSOR|PC:inst2|74193:inst|5                                                                                           ; |TRISCPROCESSOR|PC:inst2|74193:inst|5                                                                                     ; out0             ;
; |TRISCPROCESSOR|PC:inst2|74193:inst|24                                                                                          ; |TRISCPROCESSOR|PC:inst2|74193:inst|24                                                                                    ; regout           ;
; |TRISCPROCESSOR|PC:inst2|74193:inst|87                                                                                          ; |TRISCPROCESSOR|PC:inst2|74193:inst|87                                                                                    ; out0             ;
; |TRISCPROCESSOR|PC:inst2|74193:inst|15                                                                                          ; |TRISCPROCESSOR|PC:inst2|74193:inst|15                                                                                    ; out0             ;
; |TRISCPROCESSOR|PC:inst2|74193:inst|51                                                                                          ; |TRISCPROCESSOR|PC:inst2|74193:inst|51                                                                                    ; out0             ;
; |TRISCPROCESSOR|PC:inst2|74193:inst|55                                                                                          ; |TRISCPROCESSOR|PC:inst2|74193:inst|55                                                                                    ; out0             ;
; |TRISCPROCESSOR|PC:inst2|74193:inst|21                                                                                          ; |TRISCPROCESSOR|PC:inst2|74193:inst|21                                                                                    ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector4~0                                                                                  ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector4~0                                                                            ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector4~3                                                                                  ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector4~3                                                                            ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector5~0                                                                                  ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector5~0                                                                            ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector7~0                                                                                  ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector7~0                                                                            ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector9~0                                                                                  ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector9~0                                                                            ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector11~0                                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector11~0                                                                           ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector13~0                                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector13~0                                                                           ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector15~0                                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector15~0                                                                           ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector17~0                                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector17~0                                                                           ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector19~0                                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector19~0                                                                           ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector21~0                                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector21~0                                                                           ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector23~0                                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector23~0                                                                           ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector25~0                                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector25~0                                                                           ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector27~0                                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector27~0                                                                           ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector29~0                                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector29~0                                                                           ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector31~0                                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector31~0                                                                           ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector33~0                                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector33~0                                                                           ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector34~0                                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector34~0                                                                           ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector35~0                                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector35~0                                                                           ; out0             ;
; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~1                                                                                      ; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~1                                                                                ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~2                                                                                      ; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~2                                                                                ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~3                                                                                      ; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~3                                                                                ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~4                                                                                      ; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~4                                                                                ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~5                                                                                      ; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~5                                                                                ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~6                                                                                      ; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~6                                                                                ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~7                                                                                      ; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~7                                                                                ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~8                                                                                      ; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~8                                                                                ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~9                                                                                      ; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~9                                                                                ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~0                                                                                      ; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~0                                                                                ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~1                                                                                      ; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~1                                                                                ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~2                                                                                      ; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~2                                                                                ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~6                                                                                      ; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~6                                                                                ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~7                                                                                      ; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~7                                                                                ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~14                                                                                     ; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~14                                                                               ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~1                                                                                       ; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~1                                                                                 ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~2                                                                                       ; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~2                                                                                 ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~4                                                                                       ; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~4                                                                                 ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~6                                                                                       ; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~6                                                                                 ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~8                                                                                       ; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~8                                                                                 ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~13                                                                                      ; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~13                                                                                ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~14                                                                                      ; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~14                                                                                ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~0                                                                                       ; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~0                                                                                 ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~1                                                                                       ; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~1                                                                                 ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~2                                                                                       ; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~2                                                                                 ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~3                                                                                       ; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~3                                                                                 ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~14                                                                                      ; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~14                                                                                ; out              ;
; |TRISCPROCESSOR|CU:inst7|ID:inst|Decoder0~0                                                                                     ; |TRISCPROCESSOR|CU:inst7|ID:inst|Decoder0~0                                                                               ; out              ;
; |TRISCPROCESSOR|CU:inst7|ID:inst|Decoder0~1                                                                                     ; |TRISCPROCESSOR|CU:inst7|ID:inst|Decoder0~1                                                                               ; out              ;
; |TRISCPROCESSOR|CU:inst7|ID:inst|Decoder0~5                                                                                     ; |TRISCPROCESSOR|CU:inst7|ID:inst|Decoder0~5                                                                               ; out              ;
; |TRISCPROCESSOR|CU:inst7|ID:inst|Decoder0~6                                                                                     ; |TRISCPROCESSOR|CU:inst7|ID:inst|Decoder0~6                                                                               ; out              ;
; |TRISCPROCESSOR|CU:inst7|ID:inst|Decoder0~7                                                                                     ; |TRISCPROCESSOR|CU:inst7|ID:inst|Decoder0~7                                                                               ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Equal0~0                                                                                     ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Equal0~0                                                                               ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Equal1~0                                                                                     ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Equal1~0                                                                               ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Equal5~0                                                                                     ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Equal5~0                                                                               ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Equal6~0                                                                                     ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Equal6~0                                                                               ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Equal7~0                                                                                     ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Equal7~0                                                                               ; out0             ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                   ; Output Port Name                                                                                            ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+
; |TRISCPROCESSOR|C[13]                                                                                       ; |TRISCPROCESSOR|C[13]                                                                                       ; pin_out          ;
; |TRISCPROCESSOR|C[12]                                                                                       ; |TRISCPROCESSOR|C[12]                                                                                       ; pin_out          ;
; |TRISCPROCESSOR|C[6]                                                                                        ; |TRISCPROCESSOR|C[6]                                                                                        ; pin_out          ;
; |TRISCPROCESSOR|C[0]                                                                                        ; |TRISCPROCESSOR|C[0]                                                                                        ; pin_out          ;
; |TRISCPROCESSOR|RESET                                                                                       ; |TRISCPROCESSOR|RESET                                                                                       ; out              ;
; |TRISCPROCESSOR|MDI[7]                                                                                      ; |TRISCPROCESSOR|MDI[7]                                                                                      ; pin_out          ;
; |TRISCPROCESSOR|MDI[6]                                                                                      ; |TRISCPROCESSOR|MDI[6]                                                                                      ; pin_out          ;
; |TRISCPROCESSOR|MDI[5]                                                                                      ; |TRISCPROCESSOR|MDI[5]                                                                                      ; pin_out          ;
; |TRISCPROCESSOR|MDI[4]                                                                                      ; |TRISCPROCESSOR|MDI[4]                                                                                      ; pin_out          ;
; |TRISCPROCESSOR|ACC:inst3|74157:inst1|20                                                                    ; |TRISCPROCESSOR|ACC:inst3|74157:inst1|20                                                                    ; out0             ;
; |TRISCPROCESSOR|ACC:inst3|74157:inst1|16                                                                    ; |TRISCPROCESSOR|ACC:inst3|74157:inst1|16                                                                    ; out0             ;
; |TRISCPROCESSOR|ACC:inst3|74157:inst1|14                                                                    ; |TRISCPROCESSOR|ACC:inst3|74157:inst1|14                                                                    ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|74175:inst2|16                                                               ; |TRISCPROCESSOR|TRISCALU:inst4|74175:inst2|16                                                               ; regout           ;
; |TRISCPROCESSOR|TRISCALU:inst4|74175:inst2|15                                                               ; |TRISCPROCESSOR|TRISCALU:inst4|74175:inst2|15                                                               ; regout           ;
; |TRISCPROCESSOR|TRISCALU:inst4|74175:inst2|13                                                               ; |TRISCPROCESSOR|TRISCALU:inst4|74175:inst2|13                                                               ; regout           ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|R0~1                                                  ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|R0~1                                                  ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|R1~1                                                  ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|R1~1                                                  ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|R2~1                                                  ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|R2~1                                                  ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|R3~1                                                  ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|R3~1                                                  ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|busmux:inst3|lpm_mux:$00000|mux_omc:auto_generated|result_node[3]~0 ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|busmux:inst3|lpm_mux:$00000|mux_omc:auto_generated|result_node[3]~0 ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|busmux:inst3|lpm_mux:$00000|mux_omc:auto_generated|result_node[2]~2 ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|busmux:inst3|lpm_mux:$00000|mux_omc:auto_generated|result_node[2]~2 ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|busmux:inst3|lpm_mux:$00000|mux_omc:auto_generated|result_node[1]~4 ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|busmux:inst3|lpm_mux:$00000|mux_omc:auto_generated|result_node[1]~4 ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|busmux:inst3|lpm_mux:$00000|mux_omc:auto_generated|result_node[0]~6 ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|busmux:inst3|lpm_mux:$00000|mux_omc:auto_generated|result_node[0]~6 ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa0|w3                            ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa0|w3                            ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa0|w4                            ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa0|w4                            ; out0             ;
; |TRISCPROCESSOR|TRISCFLAG:inst5|74175:inst|16                                                               ; |TRISCPROCESSOR|TRISCFLAG:inst5|74175:inst|16                                                               ; regout           ;
; |TRISCPROCESSOR|TRISCFLAG:inst5|74175:inst|15                                                               ; |TRISCPROCESSOR|TRISCFLAG:inst5|74175:inst|15                                                               ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.START                                                              ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.START                                                              ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.SUB1                                                               ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.SUB1                                                               ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.SUB2                                                               ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.SUB2                                                               ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.SUB3                                                               ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.SUB3                                                               ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.SUB4                                                               ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.SUB4                                                               ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.XOR1                                                               ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.XOR1                                                               ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.XOR2                                                               ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.XOR2                                                               ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.XOR3                                                               ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.XOR3                                                               ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.XOR4                                                               ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.XOR4                                                               ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.JPZ1                                                               ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.JPZ1                                                               ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~0                                                                   ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~0                                                                   ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JPZ1~0                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JPZ1~0                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JPZ1~1                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JPZ1~1                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JPZ1~2                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JPZ1~2                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL[0]                                                               ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL[0]                                                               ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JPN1~0                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JPN1~0                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JPN1~1                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JPN1~1                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.START_1341                                                     ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.START_1341                                                     ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1_976                                                       ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1_976                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR1_863                                                       ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR1_863                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JPN1_643                                                       ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JPN1_643                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JPZ1_669                                                       ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JPZ1_669                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1~0                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1~0                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1~1                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1~1                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR1~0                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR1~0                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL~0                                                                ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL~0                                                                ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr3                                                                  ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr3                                                                  ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr5                                                                  ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr5                                                                  ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1~2                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1~2                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR1~1                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR1~1                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR4_779                                                       ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR4_779                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR3_808                                                       ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR3_808                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR2_837                                                       ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR2_837                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~13                                                                  ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~13                                                                  ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR1~2                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR1~2                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR1~3                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR1~3                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR1~4                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR1~4                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR1~5                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR1~5                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR1~6                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR1~6                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB4_892                                                       ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB4_892                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB3_921                                                       ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB3_921                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB2_950                                                       ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB2_950                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~14                                                                  ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~14                                                                  ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1~3                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1~3                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1~4                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1~4                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1~5                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1~5                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1~6                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1~6                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1~7                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1~7                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~18                                                                  ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~18                                                                  ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.START~11                                                       ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.START~11                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL[12]                                                              ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL[12]                                                              ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL[13]                                                              ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL[13]                                                              ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.JPN1                                                               ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.JPN1                                                               ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~19                                                                  ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~19                                                                  ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state~1                                                                  ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state~1                                                                  ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.START~0                                                            ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.START~0                                                            ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr11~0                                                               ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr11~0                                                               ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.SUB1~0                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.SUB1~0                                                             ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr3~0                                                                ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr3~0                                                                ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.SUB2~0                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.SUB2~0                                                             ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr3~1                                                                ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr3~1                                                                ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.SUB3~0                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.SUB3~0                                                             ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr1~1                                                                ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr1~1                                                                ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.SUB4~0                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.SUB4~0                                                             ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr7~2                                                                ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr7~2                                                                ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.XOR1~0                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.XOR1~0                                                             ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr3~2                                                                ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr3~2                                                                ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.XOR2~0                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.XOR2~0                                                             ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr3~3                                                                ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr3~3                                                                ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.XOR3~0                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.XOR3~0                                                             ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr1~2                                                                ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr1~2                                                                ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.XOR4~0                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.XOR4~0                                                             ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr7~3                                                                ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr7~3                                                                ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.JPZ1~0                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.JPZ1~0                                                             ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL~3                                                                ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL~3                                                                ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.JPN1~0                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.JPN1~0                                                             ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL~5                                                                ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL~5                                                                ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state~9                                                                  ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state~9                                                                  ; out0             ;
; |TRISCPROCESSOR|PC:inst2|74193:inst|53                                                                      ; |TRISCPROCESSOR|PC:inst2|74193:inst|53                                                                      ; out0             ;
; |TRISCPROCESSOR|PC:inst2|74193:inst|13                                                                      ; |TRISCPROCESSOR|PC:inst2|74193:inst|13                                                                      ; out0             ;
; |TRISCPROCESSOR|PC:inst2|74193:inst|54                                                                      ; |TRISCPROCESSOR|PC:inst2|74193:inst|54                                                                      ; out0             ;
; |TRISCPROCESSOR|PC:inst2|74193:inst|16                                                                      ; |TRISCPROCESSOR|PC:inst2|74193:inst|16                                                                      ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector4~1                                                              ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector4~1                                                              ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector4~2                                                              ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector4~2                                                              ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector34~1                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector34~1                                                             ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector34~2                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector34~2                                                             ; out0             ;
; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~0                                                                  ; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~0                                                                  ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~11                                                                 ; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~11                                                                 ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~12                                                                 ; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~12                                                                 ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~13                                                                 ; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~13                                                                 ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~14                                                                 ; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~14                                                                 ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~3                                                                  ; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~3                                                                  ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~4                                                                  ; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~4                                                                  ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~5                                                                  ; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~5                                                                  ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~8                                                                  ; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~8                                                                  ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~9                                                                  ; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~9                                                                  ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~10                                                                 ; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~10                                                                 ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~11                                                                 ; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~11                                                                 ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~12                                                                 ; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~12                                                                 ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~13                                                                 ; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~13                                                                 ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~0                                                                   ; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~0                                                                   ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~3                                                                   ; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~3                                                                   ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~5                                                                   ; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~5                                                                   ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~7                                                                   ; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~7                                                                   ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~9                                                                   ; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~9                                                                   ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~10                                                                  ; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~10                                                                  ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~11                                                                  ; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~11                                                                  ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~12                                                                  ; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~12                                                                  ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~5                                                                   ; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~5                                                                   ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~6                                                                   ; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~6                                                                   ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~7                                                                   ; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~7                                                                   ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~8                                                                   ; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~8                                                                   ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~9                                                                   ; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~9                                                                   ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~10                                                                  ; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~10                                                                  ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~11                                                                  ; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~11                                                                  ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~12                                                                  ; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~12                                                                  ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~13                                                                  ; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~13                                                                  ; out              ;
; |TRISCPROCESSOR|CU:inst7|ID:inst|Decoder0~3                                                                 ; |TRISCPROCESSOR|CU:inst7|ID:inst|Decoder0~3                                                                 ; out              ;
; |TRISCPROCESSOR|CU:inst7|ID:inst|Decoder0~4                                                                 ; |TRISCPROCESSOR|CU:inst7|ID:inst|Decoder0~4                                                                 ; out              ;
; |TRISCPROCESSOR|CU:inst7|ID:inst|Decoder0~8                                                                 ; |TRISCPROCESSOR|CU:inst7|ID:inst|Decoder0~8                                                                 ; out              ;
; |TRISCPROCESSOR|CU:inst7|ID:inst|Decoder0~9                                                                 ; |TRISCPROCESSOR|CU:inst7|ID:inst|Decoder0~9                                                                 ; out              ;
; |TRISCPROCESSOR|CU:inst7|ID:inst|Decoder0~10                                                                ; |TRISCPROCESSOR|CU:inst7|ID:inst|Decoder0~10                                                                ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Equal3~0                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Equal3~0                                                                 ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Equal4~0                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Equal4~0                                                                 ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Equal8~0                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Equal8~0                                                                 ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Equal9~0                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Equal9~0                                                                 ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Equal10~0                                                                ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Equal10~0                                                                ; out0             ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                   ; Output Port Name                                                                                            ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+
; |TRISCPROCESSOR|ADDR[3]                                                                                     ; |TRISCPROCESSOR|ADDR[3]                                                                                     ; pin_out          ;
; |TRISCPROCESSOR|C[13]                                                                                       ; |TRISCPROCESSOR|C[13]                                                                                       ; pin_out          ;
; |TRISCPROCESSOR|C[12]                                                                                       ; |TRISCPROCESSOR|C[12]                                                                                       ; pin_out          ;
; |TRISCPROCESSOR|C[6]                                                                                        ; |TRISCPROCESSOR|C[6]                                                                                        ; pin_out          ;
; |TRISCPROCESSOR|RESET                                                                                       ; |TRISCPROCESSOR|RESET                                                                                       ; out              ;
; |TRISCPROCESSOR|MDI[7]                                                                                      ; |TRISCPROCESSOR|MDI[7]                                                                                      ; pin_out          ;
; |TRISCPROCESSOR|MDI[6]                                                                                      ; |TRISCPROCESSOR|MDI[6]                                                                                      ; pin_out          ;
; |TRISCPROCESSOR|MDI[5]                                                                                      ; |TRISCPROCESSOR|MDI[5]                                                                                      ; pin_out          ;
; |TRISCPROCESSOR|MDI[4]                                                                                      ; |TRISCPROCESSOR|MDI[4]                                                                                      ; pin_out          ;
; |TRISCPROCESSOR|ACC:inst3|74157:inst1|20                                                                    ; |TRISCPROCESSOR|ACC:inst3|74157:inst1|20                                                                    ; out0             ;
; |TRISCPROCESSOR|ACC:inst3|74157:inst1|18                                                                    ; |TRISCPROCESSOR|ACC:inst3|74157:inst1|18                                                                    ; out0             ;
; |TRISCPROCESSOR|ACC:inst3|74157:inst1|16                                                                    ; |TRISCPROCESSOR|ACC:inst3|74157:inst1|16                                                                    ; out0             ;
; |TRISCPROCESSOR|ACC:inst3|74157:inst1|14                                                                    ; |TRISCPROCESSOR|ACC:inst3|74157:inst1|14                                                                    ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|74175:inst2|16                                                               ; |TRISCPROCESSOR|TRISCALU:inst4|74175:inst2|16                                                               ; regout           ;
; |TRISCPROCESSOR|TRISCALU:inst4|74175:inst2|15                                                               ; |TRISCPROCESSOR|TRISCALU:inst4|74175:inst2|15                                                               ; regout           ;
; |TRISCPROCESSOR|TRISCALU:inst4|74175:inst2|14                                                               ; |TRISCPROCESSOR|TRISCALU:inst4|74175:inst2|14                                                               ; regout           ;
; |TRISCPROCESSOR|TRISCALU:inst4|74175:inst2|13                                                               ; |TRISCPROCESSOR|TRISCALU:inst4|74175:inst2|13                                                               ; regout           ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|R0~1                                                  ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|R0~1                                                  ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|R1~1                                                  ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|R1~1                                                  ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|R2~1                                                  ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|R2~1                                                  ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|R3~1                                                  ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|AND_XOR:inst2|R3~1                                                  ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|busmux:inst3|lpm_mux:$00000|mux_omc:auto_generated|result_node[3]~0 ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|busmux:inst3|lpm_mux:$00000|mux_omc:auto_generated|result_node[3]~0 ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|busmux:inst3|lpm_mux:$00000|mux_omc:auto_generated|result_node[2]~2 ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|busmux:inst3|lpm_mux:$00000|mux_omc:auto_generated|result_node[2]~2 ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|busmux:inst3|lpm_mux:$00000|mux_omc:auto_generated|result_node[1]~4 ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|busmux:inst3|lpm_mux:$00000|mux_omc:auto_generated|result_node[1]~4 ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|busmux:inst3|lpm_mux:$00000|mux_omc:auto_generated|result_node[0]~6 ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|busmux:inst3|lpm_mux:$00000|mux_omc:auto_generated|result_node[0]~6 ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa0|w3                            ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa0|w3                            ; out0             ;
; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa0|w4                            ; |TRISCPROCESSOR|TRISCALU:inst4|ALU:inst|Adder_Subtractor:inst1|full_adder:fa0|w4                            ; out0             ;
; |TRISCPROCESSOR|TRISCFLAG:inst5|74175:inst|16                                                               ; |TRISCPROCESSOR|TRISCFLAG:inst5|74175:inst|16                                                               ; regout           ;
; |TRISCPROCESSOR|TRISCFLAG:inst5|74175:inst|15                                                               ; |TRISCPROCESSOR|TRISCFLAG:inst5|74175:inst|15                                                               ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.SUB1                                                               ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.SUB1                                                               ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.SUB2                                                               ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.SUB2                                                               ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.SUB3                                                               ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.SUB3                                                               ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.SUB4                                                               ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.SUB4                                                               ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.XOR1                                                               ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.XOR1                                                               ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.XOR2                                                               ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.XOR2                                                               ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.XOR3                                                               ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.XOR3                                                               ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.XOR4                                                               ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.XOR4                                                               ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.JPZ1                                                               ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.JPZ1                                                               ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~0                                                                   ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~0                                                                   ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JPZ1~0                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JPZ1~0                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JPZ1~1                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JPZ1~1                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JPZ1~2                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JPZ1~2                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JPN1~0                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JPN1~0                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JPN1~1                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JPN1~1                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.START_1341                                                     ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.START_1341                                                     ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1_976                                                       ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1_976                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR1_863                                                       ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR1_863                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JPN1_643                                                       ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JPN1_643                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JPZ1_669                                                       ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.JPZ1_669                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.ADD1~0                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.ADD1~0                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.ADD1~1                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.ADD1~1                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1~0                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1~0                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.ADD1~2                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.ADD1~2                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1~1                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1~1                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR1~0                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR1~0                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL~0                                                                ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL~0                                                                ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr3                                                                  ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr3                                                                  ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr5                                                                  ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr5                                                                  ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr18                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr18                                                                 ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.ADD1~3                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.ADD1~3                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1~2                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1~2                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR1~1                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR1~1                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR4_779                                                       ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR4_779                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR3_808                                                       ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR3_808                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR2_837                                                       ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR2_837                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~13                                                                  ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~13                                                                  ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR1~2                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR1~2                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR1~3                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR1~3                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR1~4                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR1~4                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR1~5                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR1~5                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR1~6                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.XOR1~6                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB4_892                                                       ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB4_892                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB3_921                                                       ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB3_921                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB2_950                                                       ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB2_950                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~14                                                                  ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~14                                                                  ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1~3                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1~3                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1~4                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1~4                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1~5                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1~5                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1~6                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1~6                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1~7                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.SUB1~7                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.ADD1~4                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.ADD1~4                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.ADD1~5                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.ADD1~5                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.ADD1~6                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.ADD1~6                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.ADD1~7                                                         ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.ADD1~7                                                         ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~18                                                                  ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~18                                                                  ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.START~11                                                       ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|nextstate.START~11                                                       ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL[12]                                                              ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL[12]                                                              ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL[13]                                                              ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL[13]                                                              ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.JPN1                                                               ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.JPN1                                                               ; regout           ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~19                                                                  ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|comb~19                                                                  ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state~1                                                                  ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state~1                                                                  ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.START~0                                                            ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.START~0                                                            ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.SUB1~0                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.SUB1~0                                                             ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr3~0                                                                ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr3~0                                                                ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.SUB2~0                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.SUB2~0                                                             ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr3~1                                                                ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr3~1                                                                ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.SUB3~0                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.SUB3~0                                                             ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr1~1                                                                ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr1~1                                                                ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.SUB4~0                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.SUB4~0                                                             ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr7~2                                                                ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr7~2                                                                ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.XOR1~0                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.XOR1~0                                                             ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr3~2                                                                ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr3~2                                                                ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.XOR2~0                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.XOR2~0                                                             ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr3~3                                                                ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr3~3                                                                ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.XOR3~0                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.XOR3~0                                                             ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr1~2                                                                ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr1~2                                                                ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.XOR4~0                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.XOR4~0                                                             ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr7~3                                                                ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|WideOr7~3                                                                ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.JPZ1~0                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.JPZ1~0                                                             ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL~3                                                                ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL~3                                                                ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.JPN1~0                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state.JPN1~0                                                             ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL~5                                                                ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|CONTROL~5                                                                ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state~9                                                                  ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|state~9                                                                  ; out0             ;
; |TRISCPROCESSOR|PC:inst2|74193:inst|53                                                                      ; |TRISCPROCESSOR|PC:inst2|74193:inst|53                                                                      ; out0             ;
; |TRISCPROCESSOR|PC:inst2|74193:inst|85                                                                      ; |TRISCPROCESSOR|PC:inst2|74193:inst|85                                                                      ; out0             ;
; |TRISCPROCESSOR|PC:inst2|74193:inst|13                                                                      ; |TRISCPROCESSOR|PC:inst2|74193:inst|13                                                                      ; out0             ;
; |TRISCPROCESSOR|PC:inst2|74193:inst|54                                                                      ; |TRISCPROCESSOR|PC:inst2|74193:inst|54                                                                      ; out0             ;
; |TRISCPROCESSOR|PC:inst2|74193:inst|23                                                                      ; |TRISCPROCESSOR|PC:inst2|74193:inst|23                                                                      ; regout           ;
; |TRISCPROCESSOR|PC:inst2|74193:inst|88                                                                      ; |TRISCPROCESSOR|PC:inst2|74193:inst|88                                                                      ; out0             ;
; |TRISCPROCESSOR|PC:inst2|74193:inst|16                                                                      ; |TRISCPROCESSOR|PC:inst2|74193:inst|16                                                                      ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector4~1                                                              ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector4~1                                                              ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector4~2                                                              ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector4~2                                                              ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector34~1                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector34~1                                                             ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector34~2                                                             ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Selector34~2                                                             ; out0             ;
; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~10                                                                 ; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~10                                                                 ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~11                                                                 ; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~11                                                                 ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~12                                                                 ; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~12                                                                 ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~13                                                                 ; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~13                                                                 ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~14                                                                 ; |TRISCPROCESSOR|TRISCHEX:inst11|Decoder0~14                                                                 ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~3                                                                  ; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~3                                                                  ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~4                                                                  ; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~4                                                                  ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~5                                                                  ; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~5                                                                  ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~8                                                                  ; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~8                                                                  ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~9                                                                  ; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~9                                                                  ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~10                                                                 ; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~10                                                                 ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~11                                                                 ; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~11                                                                 ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~12                                                                 ; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~12                                                                 ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~13                                                                 ; |TRISCPROCESSOR|TRISCHEX:inst10|Decoder0~13                                                                 ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~3                                                                   ; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~3                                                                   ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~5                                                                   ; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~5                                                                   ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~7                                                                   ; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~7                                                                   ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~9                                                                   ; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~9                                                                   ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~10                                                                  ; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~10                                                                  ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~11                                                                  ; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~11                                                                  ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~12                                                                  ; |TRISCPROCESSOR|TRISCHEX:inst9|Decoder0~12                                                                  ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~4                                                                   ; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~4                                                                   ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~5                                                                   ; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~5                                                                   ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~6                                                                   ; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~6                                                                   ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~7                                                                   ; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~7                                                                   ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~8                                                                   ; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~8                                                                   ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~9                                                                   ; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~9                                                                   ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~10                                                                  ; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~10                                                                  ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~11                                                                  ; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~11                                                                  ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~12                                                                  ; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~12                                                                  ; out              ;
; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~13                                                                  ; |TRISCPROCESSOR|TRISCHEX:inst8|Decoder0~13                                                                  ; out              ;
; |TRISCPROCESSOR|CU:inst7|ID:inst|Decoder0~2                                                                 ; |TRISCPROCESSOR|CU:inst7|ID:inst|Decoder0~2                                                                 ; out              ;
; |TRISCPROCESSOR|CU:inst7|ID:inst|Decoder0~3                                                                 ; |TRISCPROCESSOR|CU:inst7|ID:inst|Decoder0~3                                                                 ; out              ;
; |TRISCPROCESSOR|CU:inst7|ID:inst|Decoder0~4                                                                 ; |TRISCPROCESSOR|CU:inst7|ID:inst|Decoder0~4                                                                 ; out              ;
; |TRISCPROCESSOR|CU:inst7|ID:inst|Decoder0~8                                                                 ; |TRISCPROCESSOR|CU:inst7|ID:inst|Decoder0~8                                                                 ; out              ;
; |TRISCPROCESSOR|CU:inst7|ID:inst|Decoder0~9                                                                 ; |TRISCPROCESSOR|CU:inst7|ID:inst|Decoder0~9                                                                 ; out              ;
; |TRISCPROCESSOR|CU:inst7|ID:inst|Decoder0~10                                                                ; |TRISCPROCESSOR|CU:inst7|ID:inst|Decoder0~10                                                                ; out              ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Equal2~0                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Equal2~0                                                                 ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Equal3~0                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Equal3~0                                                                 ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Equal4~0                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Equal4~0                                                                 ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Equal8~0                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Equal8~0                                                                 ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Equal9~0                                                                 ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Equal9~0                                                                 ; out0             ;
; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Equal10~0                                                                ; |TRISCPROCESSOR|CU:inst7|FSM:inst1|Equal10~0                                                                ; out0             ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Dec 01 15:51:53 2020
Info: Command: quartus_sim --simulation_results_format=VWF TRISCPROCESSOR -c TRISCPROCESSOR
Info (324025): Using vector source file "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/Waveform.vwf"
Warning (328017): Wrong node type for node "ADDR[3]" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried.
Warning (328017): Wrong node type for node "ADDR[2]" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried.
Warning (328017): Wrong node type for node "ADDR[1]" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried.
Warning (328017): Wrong node type for node "ADDR[0]" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried.
Warning (328017): Wrong node type for node "MDO[7]" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried.
Warning (328017): Wrong node type for node "MDO[6]" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried.
Warning (328017): Wrong node type for node "MDO[5]" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried.
Warning (328017): Wrong node type for node "MDO[4]" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried.
Warning (328017): Wrong node type for node "MDO[3]" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried.
Warning (328017): Wrong node type for node "MDO[2]" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried.
Warning (328017): Wrong node type for node "MDO[1]" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried.
Warning (328017): Wrong node type for node "MDO[0]" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried.
Warning (328017): Wrong node type for node "MDI[7]" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried.
Warning (328017): Wrong node type for node "MDI[6]" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried.
Warning (328017): Wrong node type for node "MDI[5]" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried.
Warning (328017): Wrong node type for node "MDI[4]" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried.
Warning (328017): Wrong node type for node "MDI[3]" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried.
Warning (328017): Wrong node type for node "MDI[2]" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried.
Warning (328017): Wrong node type for node "MDI[1]" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried.
Warning (328017): Wrong node type for node "MDI[0]" in vector source file. Design node is of type Output, but signal in vector source file is of type Buried.
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning (324036): Found clock-sensitive change during active clock edge at time 950.0 ns on register "|TRISCPROCESSOR|ACC:inst3|74193:inst|24"
Warning (324036): Found clock-sensitive change during active clock edge at time 950.0 ns on register "|TRISCPROCESSOR|ACC:inst3|74193:inst|25"
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      69.38 %
Info (328052): Number of transitions in simulation is 3283
Info (324045): Vector file TRISCPROCESSOR.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 4442 megabytes
    Info: Processing ended: Tue Dec 01 15:51:55 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


