//4Bit Full Adder Test Bench Code <Verilog HDL>

module full_adder_4bit_bh_tb;
reg [3:0]a,b;
reg cin;
wire [3:0]s;
wire cout;

full_adder_4bit_bh fa4_bit(s,cout,a,b,cin);

initial
$monitor("time=%d \t a=%b \t b=%b \t cin=%b \t s=%b \t cout=%b, $time,a,b,cin,s,cout);

initial begin			// for each value of a, we have 16 values of b and for one value of b, we have 2 value of cin;
	a=0;			// #10: After 10 time unit the variable changes;
	b=0;
	cin=0;
	repeat(16) begin
		#10 a=a+1;
		repeat(16) begin
			#10 b=b+1;
			repeat(2)
				#10 cin=~cin;
		end //repeat(16)
	end //repeat(16)
end
endmodule
