{
  "Top": "kernel_fdtd_2d_optimized",
  "RtlTop": "kernel_fdtd_2d_optimized",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "kintex7",
    "Device": "xc7k160t",
    "Package": "fbg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "5541053901",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "kernel_fdtd_2d_optimized",
    "Version": "1.0",
    "DisplayName": "Kernel_fdtd_2d_optimized",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/..\/fdtd-2d.cpp"],
    "Vhdl": [
      "impl\/vhdl\/kernel_fdtd_2d_opbkb.vhd",
      "impl\/vhdl\/kernel_fdtd_2d_opcud.vhd",
      "impl\/vhdl\/kernel_fdtd_2d_opdEe.vhd",
      "impl\/vhdl\/kernel_fdtd_2d_opeOg.vhd",
      "impl\/vhdl\/kernel_fdtd_2d_opfYi.vhd",
      "impl\/vhdl\/kernel_fdtd_2d_opg8j.vhd",
      "impl\/vhdl\/kernel_fdtd_2d_ophbi.vhd",
      "impl\/vhdl\/kernel_fdtd_2d_opibs.vhd",
      "impl\/vhdl\/kernel_fdtd_2d_opjbC.vhd",
      "impl\/vhdl\/lut_mul7_chunk.vhd",
      "impl\/vhdl\/lut_mul7_chunk_q01.vhd",
      "impl\/vhdl\/lut_mul7_chunk_q3.vhd",
      "impl\/vhdl\/lut_mul7_chunk_q4.vhd",
      "impl\/vhdl\/lut_mul7_chunk_q5.vhd",
      "impl\/vhdl\/lut_mul7_chunk_q6.vhd",
      "impl\/vhdl\/lut_mul7_chunk_q7.vhd",
      "impl\/vhdl\/lut_mul7_chunk_q8.vhd",
      "impl\/vhdl\/lut_mul7_chunk_q12.vhd",
      "impl\/vhdl\/lut_mul7_chunk_q23.vhd",
      "impl\/vhdl\/kernel_fdtd_2d_optimized.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/kernel_fdtd_2d_opbkb.v",
      "impl\/verilog\/kernel_fdtd_2d_opbkb_rom.dat",
      "impl\/verilog\/kernel_fdtd_2d_opcud.v",
      "impl\/verilog\/kernel_fdtd_2d_opcud_rom.dat",
      "impl\/verilog\/kernel_fdtd_2d_opdEe.v",
      "impl\/verilog\/kernel_fdtd_2d_opdEe_rom.dat",
      "impl\/verilog\/kernel_fdtd_2d_opeOg.v",
      "impl\/verilog\/kernel_fdtd_2d_opeOg_rom.dat",
      "impl\/verilog\/kernel_fdtd_2d_opfYi.v",
      "impl\/verilog\/kernel_fdtd_2d_opfYi_rom.dat",
      "impl\/verilog\/kernel_fdtd_2d_opg8j.v",
      "impl\/verilog\/kernel_fdtd_2d_opg8j_rom.dat",
      "impl\/verilog\/kernel_fdtd_2d_ophbi.v",
      "impl\/verilog\/kernel_fdtd_2d_opibs.v",
      "impl\/verilog\/kernel_fdtd_2d_opjbC.v",
      "impl\/verilog\/lut_mul7_chunk.v",
      "impl\/verilog\/lut_mul7_chunk_q01.v",
      "impl\/verilog\/lut_mul7_chunk_q01_rom.dat",
      "impl\/verilog\/lut_mul7_chunk_q3.v",
      "impl\/verilog\/lut_mul7_chunk_q3_rom.dat",
      "impl\/verilog\/lut_mul7_chunk_q4.v",
      "impl\/verilog\/lut_mul7_chunk_q4_rom.dat",
      "impl\/verilog\/lut_mul7_chunk_q5.v",
      "impl\/verilog\/lut_mul7_chunk_q5_rom.dat",
      "impl\/verilog\/lut_mul7_chunk_q6.v",
      "impl\/verilog\/lut_mul7_chunk_q6_rom.dat",
      "impl\/verilog\/lut_mul7_chunk_q7.v",
      "impl\/verilog\/lut_mul7_chunk_q7_rom.dat",
      "impl\/verilog\/lut_mul7_chunk_q8.v",
      "impl\/verilog\/lut_mul7_chunk_q8_rom.dat",
      "impl\/verilog\/lut_mul7_chunk_q12.v",
      "impl\/verilog\/lut_mul7_chunk_q12_rom.dat",
      "impl\/verilog\/lut_mul7_chunk_q23.v",
      "impl\/verilog\/lut_mul7_chunk_q23_rom.dat",
      "impl\/verilog\/kernel_fdtd_2d_optimized.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/kernel_fdtd_2d_optimized_ap_dadddsub_3_full_dsp_64_ip.tcl",
      "impl\/misc\/kernel_fdtd_2d_optimized_ap_uitodp_2_no_dsp_64_ip.tcl"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "kernel_fdtd_2d_optimized_ap_dadddsub_3_full_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name kernel_fdtd_2d_optimized_ap_dadddsub_3_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "kernel_fdtd_2d_optimized_ap_uitodp_2_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Uint64 CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 64 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name kernel_fdtd_2d_optimized_ap_uitodp_2_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "ex_address0": {
      "type": "data",
      "dir": "out",
      "width": "20",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "20"
        }}
    },
    "ex_address1": {
      "type": "data",
      "dir": "out",
      "width": "20",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "20"
        }}
    },
    "ex_d0": {
      "type": "data",
      "dir": "out",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "64"
        }}
    },
    "ex_q0": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "64"
        }}
    },
    "ex_q1": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "64"
        }}
    },
    "ey_address0": {
      "type": "data",
      "dir": "out",
      "width": "20",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "20"
        }}
    },
    "ey_d0": {
      "type": "data",
      "dir": "out",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "64"
        }}
    },
    "ey_q0": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "64"
        }}
    },
    "hz_address0": {
      "type": "data",
      "dir": "out",
      "width": "20",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "20"
        }}
    },
    "hz_address1": {
      "type": "data",
      "dir": "out",
      "width": "20",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "20"
        }}
    },
    "hz_d1": {
      "type": "data",
      "dir": "out",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "64"
        }}
    },
    "hz_q0": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "64"
        }}
    },
    "hz_q1": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "64"
        }}
    },
    "nx": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "ny": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "p_fict_s_address0": {
      "type": "data",
      "dir": "out",
      "width": "6",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "6"
        }}
    },
    "p_fict_s_q0": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "64"
        }}
    },
    "tmax": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "tmax": {
      "dir": "in",
      "width": "32"
    },
    "nx": {
      "dir": "in",
      "width": "32"
    },
    "ny": {
      "dir": "in",
      "width": "32"
    },
    "ex_address0": {
      "dir": "out",
      "width": "20"
    },
    "ex_ce0": {
      "dir": "out",
      "width": "1"
    },
    "ex_we0": {
      "dir": "out",
      "width": "1"
    },
    "ex_d0": {
      "dir": "out",
      "width": "64"
    },
    "ex_q0": {
      "dir": "in",
      "width": "64"
    },
    "ex_address1": {
      "dir": "out",
      "width": "20"
    },
    "ex_ce1": {
      "dir": "out",
      "width": "1"
    },
    "ex_q1": {
      "dir": "in",
      "width": "64"
    },
    "ey_address0": {
      "dir": "out",
      "width": "20"
    },
    "ey_ce0": {
      "dir": "out",
      "width": "1"
    },
    "ey_we0": {
      "dir": "out",
      "width": "1"
    },
    "ey_d0": {
      "dir": "out",
      "width": "64"
    },
    "ey_q0": {
      "dir": "in",
      "width": "64"
    },
    "hz_address0": {
      "dir": "out",
      "width": "20"
    },
    "hz_ce0": {
      "dir": "out",
      "width": "1"
    },
    "hz_q0": {
      "dir": "in",
      "width": "64"
    },
    "hz_address1": {
      "dir": "out",
      "width": "20"
    },
    "hz_ce1": {
      "dir": "out",
      "width": "1"
    },
    "hz_we1": {
      "dir": "out",
      "width": "1"
    },
    "hz_d1": {
      "dir": "out",
      "width": "64"
    },
    "hz_q1": {
      "dir": "in",
      "width": "64"
    },
    "p_fict_s_address0": {
      "dir": "out",
      "width": "6"
    },
    "p_fict_s_ce0": {
      "dir": "out",
      "width": "1"
    },
    "p_fict_s_q0": {
      "dir": "in",
      "width": "64"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "tmax": {
      "interfaceRef": "tmax",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "nx": {
      "interfaceRef": "nx",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "ny": {
      "interfaceRef": "ny",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "ex_d0": {
      "interfaceRef": "ex_d0",
      "dir": "out",
      "dataWidth": "64",
      "busTypeRef": "ap_memory",
      "arraySize": "1000000",
      "handshakeRef": "ap_none"
    },
    "ex_q0": {
      "interfaceRef": "ex_q0",
      "dir": "in",
      "dataWidth": "64",
      "busTypeRef": "ap_memory",
      "arraySize": "1000000",
      "handshakeRef": "ap_none"
    },
    "ex_q1": {
      "interfaceRef": "ex_q1",
      "dir": "in",
      "dataWidth": "64",
      "busTypeRef": "ap_memory",
      "arraySize": "1000000",
      "handshakeRef": "ap_none"
    },
    "ey_d0": {
      "interfaceRef": "ey_d0",
      "dir": "out",
      "dataWidth": "64",
      "busTypeRef": "ap_memory",
      "arraySize": "1000000",
      "handshakeRef": "ap_none"
    },
    "ey_q0": {
      "interfaceRef": "ey_q0",
      "dir": "in",
      "dataWidth": "64",
      "busTypeRef": "ap_memory",
      "arraySize": "1000000",
      "handshakeRef": "ap_none"
    },
    "hz_q0": {
      "interfaceRef": "hz_q0",
      "dir": "in",
      "dataWidth": "64",
      "busTypeRef": "ap_memory",
      "arraySize": "1000000",
      "handshakeRef": "ap_none"
    },
    "hz_d1": {
      "interfaceRef": "hz_d1",
      "dir": "out",
      "dataWidth": "64",
      "busTypeRef": "ap_memory",
      "arraySize": "1000000",
      "handshakeRef": "ap_none"
    },
    "hz_q1": {
      "interfaceRef": "hz_q1",
      "dir": "in",
      "dataWidth": "64",
      "busTypeRef": "ap_memory",
      "arraySize": "1000000",
      "handshakeRef": "ap_none"
    },
    "p_fict_s_q0": {
      "interfaceRef": "p_fict_s_q0",
      "dir": "in",
      "dataWidth": "64",
      "busTypeRef": "ap_memory",
      "arraySize": "50",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "kernel_fdtd_2d_optimized",
      "Instances": [
        {
          "ModuleName": "lut_mul7_chunk",
          "InstanceName": "grp_lut_mul7_chunk_fu_607"
        },
        {
          "ModuleName": "lut_mul7_chunk",
          "InstanceName": "grp_lut_mul7_chunk_fu_630"
        },
        {
          "ModuleName": "lut_mul7_chunk",
          "InstanceName": "grp_lut_mul7_chunk_fu_653"
        },
        {
          "ModuleName": "lut_mul7_chunk",
          "InstanceName": "grp_lut_mul7_chunk_fu_676"
        },
        {
          "ModuleName": "lut_mul7_chunk",
          "InstanceName": "grp_lut_mul7_chunk_fu_699"
        }
      ]
    },
    "Metrics": {
      "lut_mul7_chunk": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "2",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "2.664"
        },
        "Area": {
          "BRAM_18K": "0",
          "FF": "29",
          "LUT": "33",
          "DSP48E": "0"
        }
      },
      "kernel_fdtd_2d_optimized": {
        "Latency": {
          "LatencyBest": "5541053901",
          "LatencyAvg": "5541053901",
          "LatencyWorst": "5541053901",
          "PipelineII": "5541053902",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.731"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "50",
            "Latency": "5541053900",
            "PipelineII": "",
            "PipelineDepth": "110821078",
            "Loops": [
              {
                "Name": "Loop 1.1",
                "TripCount": "1000",
                "Latency": "3000",
                "PipelineII": "",
                "PipelineDepth": "3"
              },
              {
                "Name": "Loop 1.2",
                "TripCount": "999",
                "Latency": "16984998",
                "PipelineII": "",
                "PipelineDepth": "17002",
                "Loops": [{
                    "Name": "Loop 1.2.1",
                    "TripCount": "1000",
                    "Latency": "17000",
                    "PipelineII": "",
                    "PipelineDepth": "17"
                  }]
              },
              {
                "Name": "Loop 1.3",
                "TripCount": "1000",
                "Latency": "16985000",
                "PipelineII": "",
                "PipelineDepth": "16985",
                "Loops": [{
                    "Name": "Loop 1.3.1",
                    "TripCount": "999",
                    "Latency": "16983",
                    "PipelineII": "",
                    "PipelineDepth": "17"
                  }]
              },
              {
                "Name": "Loop 1.4",
                "TripCount": "999",
                "Latency": "76848075",
                "PipelineII": "",
                "PipelineDepth": "76925",
                "Loops": [{
                    "Name": "Loop 1.4.1",
                    "TripCount": "999",
                    "Latency": "76923",
                    "PipelineII": "",
                    "PipelineDepth": "77",
                    "Loops": [{
                        "Name": "Loop 1.4.1.1",
                        "TripCount": "19",
                        "Latency": "38",
                        "PipelineII": "",
                        "PipelineDepth": "2"
                      }]
                  }]
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "6",
          "FF": "2395",
          "LUT": "7158"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-08-28 14:12:24 CEST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
