#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Jun 12 16:04:27 2017
# Process ID: 16471
# Current directory: /home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.runs/impl_1
# Command line: vivado -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: /home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.runs/impl_1/system_wrapper.vdi
# Journal file: /home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.1/data/ip'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/sources_1/bd/system/ip/system_adc_processing_0_0/system_adc_processing_0_0.dcp' for cell 'system_i/adc_processing_0'
INFO: [Project 1-454] Reading design checkpoint '/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0.dcp' for cell 'system_i/util_ds_buf_1'
INFO: [Project 1-454] Reading design checkpoint '/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0.dcp' for cell 'system_i/util_ds_buf_2'
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved for implementation tool. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.runs/impl_1/.Xil/Vivado-16471-3rdyearlabdesign/dcp11/system_util_ds_buf_1_0.edf:364]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.runs/impl_1/.Xil/Vivado-16471-3rdyearlabdesign/dcp11/system_util_ds_buf_1_0.edf:365]
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved for implementation tool. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.runs/impl_1/.Xil/Vivado-16471-3rdyearlabdesign/dcp11/system_util_ds_buf_1_0.edf:372]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.runs/impl_1/.Xil/Vivado-16471-3rdyearlabdesign/dcp11/system_util_ds_buf_1_0.edf:373]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.runs/impl_1/.Xil/Vivado-16471-3rdyearlabdesign/dcp13/system_util_ds_buf_2_0.edf:358]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.runs/impl_1/.Xil/Vivado-16471-3rdyearlabdesign/dcp13/system_util_ds_buf_2_0.edf:365]
Parsing XDC File [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0_board.xdc] for cell 'system_i/util_ds_buf_1/U0'
Finished Parsing XDC File [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0_board.xdc] for cell 'system_i/util_ds_buf_1/U0'
Parsing XDC File [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0_board.xdc] for cell 'system_i/util_ds_buf_2/U0'
Finished Parsing XDC File [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0_board.xdc] for cell 'system_i/util_ds_buf_2/U0'
Parsing XDC File [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/clocks.xdc]
Finished Parsing XDC File [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/clocks.xdc]
Parsing XDC File [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[0]'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[1]'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[2]'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[3]'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.srcs/constrs_1/imports/cfg/ports.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 2 instances

link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1392.758 ; gain = 301.484 ; free physical = 152 ; free virtual = 10746
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 3 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1433.758 ; gain = 41.000 ; free physical = 145 ; free virtual = 10740
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 182c8932a

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.97 . Memory (MB): peak = 1819.250 ; gain = 0.000 ; free physical = 132 ; free virtual = 10373
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 50 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 182c8932a

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:01 . Memory (MB): peak = 1819.250 ; gain = 0.000 ; free physical = 131 ; free virtual = 10372
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12c863941

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:02 . Memory (MB): peak = 1819.250 ; gain = 0.000 ; free physical = 129 ; free virtual = 10370
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 126 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12c863941

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:02 . Memory (MB): peak = 1819.250 ; gain = 0.000 ; free physical = 129 ; free virtual = 10370
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 12c863941

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:02 . Memory (MB): peak = 1819.250 ; gain = 0.000 ; free physical = 129 ; free virtual = 10370
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1819.250 ; gain = 0.000 ; free physical = 129 ; free virtual = 10370
Ending Logic Optimization Task | Checksum: 12c863941

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:02 . Memory (MB): peak = 1819.250 ; gain = 0.000 ; free physical = 129 ; free virtual = 10370

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f2489e92

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1819.250 ; gain = 0.000 ; free physical = 128 ; free virtual = 10370
27 Infos, 38 Warnings, 31 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1819.250 ; gain = 426.492 ; free physical = 128 ; free virtual = 10370
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1843.262 ; gain = 0.000 ; free physical = 122 ; free virtual = 10368
INFO: [Common 17-1381] The checkpoint '/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.runs/impl_1/system_wrapper_opt.dcp' has been generated.
Command: report_drc -file system_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 3 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1843.262 ; gain = 0.000 ; free physical = 128 ; free virtual = 10370
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design -directive ExtraNetDelay_high
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 3 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 3 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_high' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 3 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1843.262 ; gain = 0.000 ; free physical = 122 ; free virtual = 10368
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 952b157a

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1843.262 ; gain = 0.000 ; free physical = 122 ; free virtual = 10368
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1850.262 ; gain = 0.000 ; free physical = 122 ; free virtual = 10368

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14651f8db

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1850.262 ; gain = 7.000 ; free physical = 180 ; free virtual = 10440

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 238cf7034

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1875.910 ; gain = 32.648 ; free physical = 178 ; free virtual = 10442

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 238cf7034

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1875.910 ; gain = 32.648 ; free physical = 178 ; free virtual = 10442
Phase 1 Placer Initialization | Checksum: 238cf7034

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1875.910 ; gain = 32.648 ; free physical = 178 ; free virtual = 10442

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1fb413aa6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1899.922 ; gain = 56.660 ; free physical = 173 ; free virtual = 10439

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1fb413aa6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1899.922 ; gain = 56.660 ; free physical = 173 ; free virtual = 10439

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a7804f1f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1899.922 ; gain = 56.660 ; free physical = 173 ; free virtual = 10439

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 196fa50f0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1899.922 ; gain = 56.660 ; free physical = 173 ; free virtual = 10439

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 196fa50f0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1899.922 ; gain = 56.660 ; free physical = 173 ; free virtual = 10439

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 17fd1c144

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1899.922 ; gain = 56.660 ; free physical = 173 ; free virtual = 10439

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: f0de4a66

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1899.922 ; gain = 56.660 ; free physical = 171 ; free virtual = 10438

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 124aee658

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1899.922 ; gain = 56.660 ; free physical = 171 ; free virtual = 10438

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 124aee658

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1899.922 ; gain = 56.660 ; free physical = 171 ; free virtual = 10438
Phase 3 Detail Placement | Checksum: 124aee658

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1899.922 ; gain = 56.660 ; free physical = 171 ; free virtual = 10438

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Place 46-20] Placer is running with the ExtraNetDelay_high directive. Post Placement Optimization may take longer to complete with ExtraNetDelay_high compared to other directives.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19efe8387

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 3 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 19efe8387

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1899.922 ; gain = 56.660 ; free physical = 169 ; free virtual = 10437
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.144. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17237f4ff

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1899.922 ; gain = 56.660 ; free physical = 169 ; free virtual = 10437
Phase 4.1 Post Commit Optimization | Checksum: 17237f4ff

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1899.922 ; gain = 56.660 ; free physical = 169 ; free virtual = 10437

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17237f4ff

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1899.922 ; gain = 56.660 ; free physical = 169 ; free virtual = 10437

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17237f4ff

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1899.922 ; gain = 56.660 ; free physical = 169 ; free virtual = 10437

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: e84d8c02

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1899.922 ; gain = 56.660 ; free physical = 169 ; free virtual = 10437
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e84d8c02

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1899.922 ; gain = 56.660 ; free physical = 169 ; free virtual = 10437
Ending Placer Task | Checksum: 90c411c3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1899.922 ; gain = 56.660 ; free physical = 171 ; free virtual = 10439
48 Infos, 38 Warnings, 31 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1899.922 ; gain = 56.660 ; free physical = 171 ; free virtual = 10439
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1899.922 ; gain = 0.000 ; free physical = 166 ; free virtual = 10437
INFO: [Common 17-1381] The checkpoint '/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.runs/impl_1/system_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.53 . Memory (MB): peak = 1899.922 ; gain = 0.000 ; free physical = 159 ; free virtual = 10429
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1899.922 ; gain = 0.000 ; free physical = 165 ; free virtual = 10436
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1899.922 ; gain = 0.000 ; free physical = 164 ; free virtual = 10435
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
53 Infos, 38 Warnings, 31 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1913.930 ; gain = 0.000 ; free physical = 161 ; free virtual = 10435
INFO: [Common 17-1381] The checkpoint '/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 3 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 3 CPUs
Checksum: PlaceDB: 453898ca ConstDB: 0 ShapeSum: 4b8b78f9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 116f177af

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1958.918 ; gain = 44.988 ; free physical = 128 ; free virtual = 10188

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 116f177af

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1958.918 ; gain = 44.988 ; free physical = 127 ; free virtual = 10188

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 116f177af

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1969.918 ; gain = 55.988 ; free physical = 112 ; free virtual = 10178

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 116f177af

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1969.918 ; gain = 55.988 ; free physical = 112 ; free virtual = 10178
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1baa09c05

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1977.918 ; gain = 63.988 ; free physical = 127 ; free virtual = 10175
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.008  | TNS=0.000  | WHS=-0.088 | THS=-0.228 |

Phase 2 Router Initialization | Checksum: 165d476f7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1977.918 ; gain = 63.988 ; free physical = 142 ; free virtual = 10190

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e0671a07

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1977.918 ; gain = 63.988 ; free physical = 129 ; free virtual = 10180

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.244  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 9c5fd97e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1977.918 ; gain = 63.988 ; free physical = 128 ; free virtual = 10181

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.244  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1839691b5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1977.918 ; gain = 63.988 ; free physical = 128 ; free virtual = 10181
Phase 4 Rip-up And Reroute | Checksum: 1839691b5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1977.918 ; gain = 63.988 ; free physical = 127 ; free virtual = 10181

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1839691b5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1977.918 ; gain = 63.988 ; free physical = 127 ; free virtual = 10181

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1839691b5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1977.918 ; gain = 63.988 ; free physical = 127 ; free virtual = 10181
Phase 5 Delay and Skew Optimization | Checksum: 1839691b5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1977.918 ; gain = 63.988 ; free physical = 127 ; free virtual = 10181

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 178de839f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1977.918 ; gain = 63.988 ; free physical = 127 ; free virtual = 10181
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.397  | TNS=0.000  | WHS=0.250  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 178de839f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1977.918 ; gain = 63.988 ; free physical = 127 ; free virtual = 10181
Phase 6 Post Hold Fix | Checksum: 178de839f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1977.918 ; gain = 63.988 ; free physical = 127 ; free virtual = 10181

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0755912 %
  Global Horizontal Routing Utilization  = 0.0078125 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 170ff56c9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1977.918 ; gain = 63.988 ; free physical = 127 ; free virtual = 10182

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 170ff56c9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1977.918 ; gain = 63.988 ; free physical = 127 ; free virtual = 10181

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d1978a35

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1977.918 ; gain = 63.988 ; free physical = 118 ; free virtual = 10175

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=3.401  | TNS=0.000  | WHS=0.264  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 25f24b7bc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1977.918 ; gain = 63.988 ; free physical = 118 ; free virtual = 10176
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1977.918 ; gain = 63.988 ; free physical = 164 ; free virtual = 10224

Routing Is Done.
67 Infos, 38 Warnings, 31 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1977.918 ; gain = 63.988 ; free physical = 162 ; free virtual = 10230
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1977.918 ; gain = 0.000 ; free physical = 158 ; free virtual = 10230
INFO: [Common 17-1381] The checkpoint '/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.runs/impl_1/system_wrapper_routed.dcp' has been generated.
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 3 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2026.941 ; gain = 49.023 ; free physical = 126 ; free virtual = 10209
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 3 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
74 Infos, 38 Warnings, 31 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 3 CPUs
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 3 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 3 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/will/redpitaya/fpga_examples/redpitaya_guide/adc_dac_control/adc_dac_control.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Jun 12 16:07:29 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.1/doc/webtalk_introduction.html.
85 Infos, 38 Warnings, 31 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 2282.402 ; gain = 255.461 ; free physical = 386 ; free virtual = 10225
INFO: [Common 17-206] Exiting Vivado at Mon Jun 12 16:07:31 2017...
