// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "04/19/2016 16:30:12"

// 
// Device: Altera EP2C20F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ledcubelab (
	clock,
	sw,
	key_n,
	GPIO0_pin_2_vert_pwr_1,
	GPIO0_pin_4_vert_pwr_2,
	GPIO0_pin_6_vert_pwr_3,
	GPIO0_pin_8_R1_Bot,
	GPIO0_pin_10_R2_Bot,
	GPIO0_pin_14_R3_Bot,
	GPIO0_pin_16_R1_Mid,
	GPIO0_pin_18_R2_Mid,
	GPIO0_pin_20_R3_Mid,
	GPIO0_pin_22_R1_Top,
	GPIO0_pin_24_R2_Top,
	GPIO0_pin_26_R3_Top,
	GPIO0_pin_28_unused1,
	ledr,
	ledg);
input 	clock;
input 	[9:0] sw;
input 	[3:0] key_n;
output 	GPIO0_pin_2_vert_pwr_1;
output 	GPIO0_pin_4_vert_pwr_2;
output 	GPIO0_pin_6_vert_pwr_3;
output 	GPIO0_pin_8_R1_Bot;
output 	GPIO0_pin_10_R2_Bot;
output 	GPIO0_pin_14_R3_Bot;
output 	GPIO0_pin_16_R1_Mid;
output 	GPIO0_pin_18_R2_Mid;
output 	GPIO0_pin_20_R3_Mid;
output 	GPIO0_pin_22_R1_Top;
output 	GPIO0_pin_24_R2_Top;
output 	GPIO0_pin_26_R3_Top;
output 	GPIO0_pin_28_unused1;
output 	[9:0] ledr;
output 	[7:0] ledg;

// Design Ports Information
// sw[0]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sw[1]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sw[2]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sw[3]	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sw[4]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sw[5]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sw[6]	=>  Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sw[7]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sw[8]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sw[9]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO0_pin_2_vert_pwr_1	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO0_pin_4_vert_pwr_2	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO0_pin_6_vert_pwr_3	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO0_pin_8_R1_Bot	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO0_pin_10_R2_Bot	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO0_pin_14_R3_Bot	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO0_pin_16_R1_Mid	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO0_pin_18_R2_Mid	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO0_pin_20_R3_Mid	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO0_pin_22_R1_Top	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO0_pin_24_R2_Top	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO0_pin_26_R3_Top	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO0_pin_28_unused1	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledr[0]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledr[1]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledr[2]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledr[3]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledr[4]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledr[5]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledr[6]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledr[7]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledr[8]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledr[9]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledg[0]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledg[1]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledg[2]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledg[3]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledg[4]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledg[5]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledg[6]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledg[7]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// key_n[2]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// key_n[0]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// key_n[1]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// key_n[3]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("ledcubelab_v_fast.sdo");
// synopsys translate_on

wire \counter[6]~44_combout ;
wire \counter[19]~70_combout ;
wire \counter[24]~80_combout ;
wire \counter[30]~93 ;
wire \counter[31]~94_combout ;
wire \clock_divider_instance|Add0~8_combout ;
wire \clock_divider_instance|Add0~38_combout ;
wire \clock_divider_instance|Add0~48_combout ;
wire \WideOr2~2_combout ;
wire \LessThan0~4_combout ;
wire \Selector2~0_combout ;
wire \Selector3~6_combout ;
wire \Selector3~7_combout ;
wire \clock_divider_instance|Equal0~3_combout ;
wire \Selector5~8_combout ;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \clock_divider_instance|counter~7_combout ;
wire \clock_divider_instance|Add0~0_combout ;
wire \clock_divider_instance|counter~8_combout ;
wire \clock_divider_instance|Add0~1 ;
wire \clock_divider_instance|Add0~3 ;
wire \clock_divider_instance|Add0~4_combout ;
wire \clock_divider_instance|Add0~5 ;
wire \clock_divider_instance|Add0~7 ;
wire \clock_divider_instance|Add0~9 ;
wire \clock_divider_instance|Add0~10_combout ;
wire \clock_divider_instance|counter~6_combout ;
wire \clock_divider_instance|Add0~11 ;
wire \clock_divider_instance|Add0~12_combout ;
wire \clock_divider_instance|counter~5_combout ;
wire \clock_divider_instance|Add0~13 ;
wire \clock_divider_instance|Add0~15 ;
wire \clock_divider_instance|Add0~16_combout ;
wire \clock_divider_instance|counter~3_combout ;
wire \clock_divider_instance|Add0~17 ;
wire \clock_divider_instance|Add0~18_combout ;
wire \clock_divider_instance|Add0~19 ;
wire \clock_divider_instance|Add0~21 ;
wire \clock_divider_instance|Add0~22_combout ;
wire \clock_divider_instance|counter~2_combout ;
wire \clock_divider_instance|Add0~23 ;
wire \clock_divider_instance|Add0~24_combout ;
wire \clock_divider_instance|Add0~25 ;
wire \clock_divider_instance|Add0~26_combout ;
wire \clock_divider_instance|Add0~27 ;
wire \clock_divider_instance|Add0~28_combout ;
wire \clock_divider_instance|counter~1_combout ;
wire \clock_divider_instance|Add0~29 ;
wire \clock_divider_instance|Add0~30_combout ;
wire \clock_divider_instance|Add0~31 ;
wire \clock_divider_instance|Add0~32_combout ;
wire \clock_divider_instance|Add0~33 ;
wire \clock_divider_instance|Add0~34_combout ;
wire \clock_divider_instance|counter~0_combout ;
wire \clock_divider_instance|Add0~35 ;
wire \clock_divider_instance|Add0~36_combout ;
wire \clock_divider_instance|Add0~37 ;
wire \clock_divider_instance|Add0~39 ;
wire \clock_divider_instance|Add0~41 ;
wire \clock_divider_instance|Add0~42_combout ;
wire \clock_divider_instance|Add0~43 ;
wire \clock_divider_instance|Add0~45 ;
wire \clock_divider_instance|Add0~46_combout ;
wire \clock_divider_instance|Add0~47 ;
wire \clock_divider_instance|Add0~49 ;
wire \clock_divider_instance|Add0~50_combout ;
wire \clock_divider_instance|Add0~51 ;
wire \clock_divider_instance|Add0~52_combout ;
wire \clock_divider_instance|Add0~53 ;
wire \clock_divider_instance|Add0~54_combout ;
wire \clock_divider_instance|Equal0~0_combout ;
wire \clock_divider_instance|Add0~44_combout ;
wire \clock_divider_instance|Add0~40_combout ;
wire \clock_divider_instance|Equal0~1_combout ;
wire \clock_divider_instance|Equal0~2_combout ;
wire \clock_divider_instance|Equal0~4_combout ;
wire \clock_divider_instance|Add0~14_combout ;
wire \clock_divider_instance|counter~4_combout ;
wire \clock_divider_instance|Equal0~6_combout ;
wire \clock_divider_instance|Add0~2_combout ;
wire \clock_divider_instance|Add0~6_combout ;
wire \clock_divider_instance|Equal0~7_combout ;
wire \clock_divider_instance|Add0~20_combout ;
wire \clock_divider_instance|Equal0~5_combout ;
wire \clock_divider_instance|Equal0~8_combout ;
wire \clock_divider_instance|clk_out~0_combout ;
wire \clock_divider_instance|clk_out~regout ;
wire \clock_divider_instance|clk_out~clkctrl_outclk ;
wire \Selector13~4_combout ;
wire \Selector13~2_combout ;
wire \Selector30~0_combout ;
wire \Selector30~1_combout ;
wire \state.s_light_mid5~regout ;
wire \Selector31~0_combout ;
wire \Selector31~1_combout ;
wire \state.s_light_mid6~regout ;
wire \Selector32~0_combout ;
wire \Selector32~1_combout ;
wire \state.s_light_mid7~regout ;
wire \Selector35~0_combout ;
wire \Selector35~1_combout ;
wire \state.s_light_top2~regout ;
wire \Selector34~0_combout ;
wire \Selector34~1_combout ;
wire \state.s_light_top1~regout ;
wire \Selector33~0_combout ;
wire \Selector33~1_combout ;
wire \state.s_light_mid81~regout ;
wire \Selector16~0_combout ;
wire \state.s_light_mid82~regout ;
wire \Selector17~0_combout ;
wire \state.s_light_top82~regout ;
wire \Selector40~0_combout ;
wire \Selector40~1_combout ;
wire \state.s_light_top7~regout ;
wire \Selector41~0_combout ;
wire \Selector41~1_combout ;
wire \state.s_light_top81~regout ;
wire \WideOr4~2_combout ;
wire \Selector13~1_combout ;
wire \Selector13~3_combout ;
wire \Selector13~5_combout ;
wire \state.s_idle~regout ;
wire \Selector14~0_combout ;
wire \Selector14~1_combout ;
wire \state.s_light_all~regout ;
wire \Selector20~0_combout ;
wire \Selector20~1_combout ;
wire \state.s_light_bot3~regout ;
wire \Selector21~0_combout ;
wire \Selector21~1_combout ;
wire \state.s_light_bot4~regout ;
wire \Selector23~0_combout ;
wire \Selector23~1_combout ;
wire \state.s_light_bot6~regout ;
wire \Selector22~0_combout ;
wire \Selector22~1_combout ;
wire \state.s_light_bot5~regout ;
wire \Selector39~0_combout ;
wire \Selector39~1_combout ;
wire \state.s_light_top6~regout ;
wire \Selector38~0_combout ;
wire \Selector38~1_combout ;
wire \state.s_light_top5~regout ;
wire \Selector10~0_combout ;
wire \Selector9~4_combout ;
wire \Selector3~5_combout ;
wire \Selector27~0_combout ;
wire \Selector27~1_combout ;
wire \state.s_light_mid2~regout ;
wire \Selector26~0_combout ;
wire \Selector26~1_combout ;
wire \state.s_light_mid1~regout ;
wire \Selector18~0_combout ;
wire \Selector18~1_combout ;
wire \Selector18~2_combout ;
wire \state.s_light_bot1~regout ;
wire \Selector3~8_combout ;
wire \Selector36~0_combout ;
wire \Selector36~1_combout ;
wire \state.s_light_top3~regout ;
wire \Selector5~4_combout ;
wire \Selector37~0_combout ;
wire \Selector37~1_combout ;
wire \state.s_light_top4~regout ;
wire \WideOr4~1_combout ;
wire \Selector6~0_combout ;
wire \Selector7~2_combout ;
wire \Selector12~0_combout ;
wire \counter_reset~regout ;
wire \counter[0]~32_combout ;
wire \counter[0]~33 ;
wire \counter[1]~34_combout ;
wire \counter[1]~35 ;
wire \counter[2]~36_combout ;
wire \counter[2]~37 ;
wire \counter[3]~39 ;
wire \counter[4]~40_combout ;
wire \counter[4]~41 ;
wire \counter[5]~43 ;
wire \counter[6]~45 ;
wire \counter[7]~46_combout ;
wire \counter[7]~47 ;
wire \counter[8]~49 ;
wire \counter[9]~50_combout ;
wire \counter[9]~51 ;
wire \counter[10]~53 ;
wire \counter[11]~54_combout ;
wire \counter[11]~55 ;
wire \counter[12]~57 ;
wire \counter[13]~58_combout ;
wire \counter[13]~59 ;
wire \counter[14]~60_combout ;
wire \counter[14]~61 ;
wire \counter[15]~62_combout ;
wire \counter[15]~63 ;
wire \counter[16]~64_combout ;
wire \counter[16]~65 ;
wire \counter[17]~66_combout ;
wire \counter[17]~67 ;
wire \counter[18]~68_combout ;
wire \counter[18]~69 ;
wire \counter[19]~71 ;
wire \counter[20]~72_combout ;
wire \counter[20]~73 ;
wire \counter[21]~75 ;
wire \counter[22]~77 ;
wire \counter[23]~78_combout ;
wire \counter[23]~79 ;
wire \counter[24]~81 ;
wire \counter[25]~82_combout ;
wire \counter[25]~83 ;
wire \counter[26]~84_combout ;
wire \LessThan0~6_combout ;
wire \counter[26]~85 ;
wire \counter[27]~86_combout ;
wire \counter[27]~87 ;
wire \counter[28]~88_combout ;
wire \counter[28]~89 ;
wire \counter[29]~90_combout ;
wire \counter[29]~91 ;
wire \counter[30]~92_combout ;
wire \LessThan0~7_combout ;
wire \counter[21]~74_combout ;
wire \counter[22]~76_combout ;
wire \LessThan0~5_combout ;
wire \LessThan0~8_combout ;
wire \counter[12]~56_combout ;
wire \LessThan0~1_combout ;
wire \counter[3]~38_combout ;
wire \counter[5]~42_combout ;
wire \LessThan0~2_combout ;
wire \counter[8]~48_combout ;
wire \counter[10]~52_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~3_combout ;
wire \always0~0_combout ;
wire \Selector24~0_combout ;
wire \Selector24~1_combout ;
wire \state.s_light_bot7~regout ;
wire \Selector25~0_combout ;
wire \Selector25~1_combout ;
wire \state.s_light_bot81~regout ;
wire \Selector15~0_combout ;
wire \state.s_light_bot82~regout ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \Selector0~2_combout ;
wire \WideOr1~1_combout ;
wire \Selector0~3_combout ;
wire \Selector0~4_combout ;
wire \Selector0~5_combout ;
wire \vert_1~regout ;
wire \Selector11~4_combout ;
wire \Selector29~0_combout ;
wire \Selector29~1_combout ;
wire \state.s_light_mid4~regout ;
wire \Selector28~0_combout ;
wire \Selector28~1_combout ;
wire \state.s_light_mid3~regout ;
wire \WideOr1~0_combout ;
wire \WideOr1~2_combout ;
wire \WideOr0~2_combout ;
wire \Selector1~0_combout ;
wire \Selector1~1_combout ;
wire \Selector1~2_combout ;
wire \vert_2~regout ;
wire \Selector19~0_combout ;
wire \Selector19~1_combout ;
wire \state.s_light_bot2~regout ;
wire \WideOr0~1_combout ;
wire \WideOr0~3_combout ;
wire \Selector2~1_combout ;
wire \Selector2~2_combout ;
wire \Selector2~3_combout ;
wire \vert_3~regout ;
wire \Selector3~4_combout ;
wire \Selector3~9_combout ;
wire \Selector3~10_combout ;
wire \Selector3~11_combout ;
wire \r1_bot~regout ;
wire \Selector4~0_combout ;
wire \Selector4~1_combout ;
wire \r2_bot~regout ;
wire \Selector5~5_combout ;
wire \Selector5~6_combout ;
wire \Selector5~7_combout ;
wire \r3_bot~regout ;
wire \WideOr3~4_combout ;
wire \WideOr4~4_combout ;
wire \Selector6~1_combout ;
wire \Selector6~2_combout ;
wire \Selector6~3_combout ;
wire \r1_mid~regout ;
wire \Selector7~0_combout ;
wire \Selector7~1_combout ;
wire \r2_mid~regout ;
wire \Selector8~7_combout ;
wire \Selector8~4_combout ;
wire \Selector8~5_combout ;
wire \Selector8~6_combout ;
wire \r3_mid~regout ;
wire \Selector9~5_combout ;
wire \Selector9~8_combout ;
wire \Selector9~6_combout ;
wire \Selector9~7_combout ;
wire \r1_top~regout ;
wire \Selector10~1_combout ;
wire \Selector10~2_combout ;
wire \Selector10~3_combout ;
wire \r2_top~regout ;
wire \Selector11~8_combout ;
wire \Selector11~5_combout ;
wire \Selector11~6_combout ;
wire \Selector11~7_combout ;
wire \r3_top~regout ;
wire \WideOr4~0_combout ;
wire \WideOr4~3_combout ;
wire \Selector3~12_combout ;
wire \WideOr3~combout ;
wire \WideOr2~combout ;
wire \WideOr0~0_combout ;
wire \Selector13~0_combout ;
wire \WideOr1~combout ;
wire \WideOr0~combout ;
wire [31:0] counter;
wire [27:0] \clock_divider_instance|counter ;
wire [3:0] \key_n~combout ;


// Location: LCFF_X44_Y14_N13
cycloneii_lcell_ff \counter[6] (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\counter[6]~44_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(!\counter_reset~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[6]));

// Location: LCFF_X44_Y13_N7
cycloneii_lcell_ff \counter[19] (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\counter[19]~70_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(!\counter_reset~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[19]));

// Location: LCFF_X44_Y13_N17
cycloneii_lcell_ff \counter[24] (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\counter[24]~80_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(!\counter_reset~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[24]));

// Location: LCFF_X44_Y13_N31
cycloneii_lcell_ff \counter[31] (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\counter[31]~94_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(!\counter_reset~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[31]));

// Location: LCCOMB_X44_Y14_N12
cycloneii_lcell_comb \counter[6]~44 (
// Equation(s):
// \counter[6]~44_combout  = (counter[6] & (\counter[5]~43  $ (GND))) # (!counter[6] & (!\counter[5]~43  & VCC))
// \counter[6]~45  = CARRY((counter[6] & !\counter[5]~43 ))

	.dataa(counter[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[5]~43 ),
	.combout(\counter[6]~44_combout ),
	.cout(\counter[6]~45 ));
// synopsys translate_off
defparam \counter[6]~44 .lut_mask = 16'hA50A;
defparam \counter[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y13_N6
cycloneii_lcell_comb \counter[19]~70 (
// Equation(s):
// \counter[19]~70_combout  = (counter[19] & (!\counter[18]~69 )) # (!counter[19] & ((\counter[18]~69 ) # (GND)))
// \counter[19]~71  = CARRY((!\counter[18]~69 ) # (!counter[19]))

	.dataa(counter[19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[18]~69 ),
	.combout(\counter[19]~70_combout ),
	.cout(\counter[19]~71 ));
// synopsys translate_off
defparam \counter[19]~70 .lut_mask = 16'h5A5F;
defparam \counter[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y13_N16
cycloneii_lcell_comb \counter[24]~80 (
// Equation(s):
// \counter[24]~80_combout  = (counter[24] & (\counter[23]~79  $ (GND))) # (!counter[24] & (!\counter[23]~79  & VCC))
// \counter[24]~81  = CARRY((counter[24] & !\counter[23]~79 ))

	.dataa(counter[24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[23]~79 ),
	.combout(\counter[24]~80_combout ),
	.cout(\counter[24]~81 ));
// synopsys translate_off
defparam \counter[24]~80 .lut_mask = 16'hA50A;
defparam \counter[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y13_N28
cycloneii_lcell_comb \counter[30]~92 (
// Equation(s):
// \counter[30]~92_combout  = (counter[30] & (\counter[29]~91  $ (GND))) # (!counter[30] & (!\counter[29]~91  & VCC))
// \counter[30]~93  = CARRY((counter[30] & !\counter[29]~91 ))

	.dataa(vcc),
	.datab(counter[30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[29]~91 ),
	.combout(\counter[30]~92_combout ),
	.cout(\counter[30]~93 ));
// synopsys translate_off
defparam \counter[30]~92 .lut_mask = 16'hC30C;
defparam \counter[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y13_N30
cycloneii_lcell_comb \counter[31]~94 (
// Equation(s):
// \counter[31]~94_combout  = \counter[30]~93  $ (counter[31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(counter[31]),
	.cin(\counter[30]~93 ),
	.combout(\counter[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \counter[31]~94 .lut_mask = 16'h0FF0;
defparam \counter[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N12
cycloneii_lcell_comb \clock_divider_instance|Add0~8 (
// Equation(s):
// \clock_divider_instance|Add0~8_combout  = (\clock_divider_instance|counter [4] & (\clock_divider_instance|Add0~7  $ (GND))) # (!\clock_divider_instance|counter [4] & (!\clock_divider_instance|Add0~7  & VCC))
// \clock_divider_instance|Add0~9  = CARRY((\clock_divider_instance|counter [4] & !\clock_divider_instance|Add0~7 ))

	.dataa(vcc),
	.datab(\clock_divider_instance|counter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_instance|Add0~7 ),
	.combout(\clock_divider_instance|Add0~8_combout ),
	.cout(\clock_divider_instance|Add0~9 ));
// synopsys translate_off
defparam \clock_divider_instance|Add0~8 .lut_mask = 16'hC30C;
defparam \clock_divider_instance|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N10
cycloneii_lcell_comb \clock_divider_instance|Add0~38 (
// Equation(s):
// \clock_divider_instance|Add0~38_combout  = (\clock_divider_instance|counter [19] & (!\clock_divider_instance|Add0~37 )) # (!\clock_divider_instance|counter [19] & ((\clock_divider_instance|Add0~37 ) # (GND)))
// \clock_divider_instance|Add0~39  = CARRY((!\clock_divider_instance|Add0~37 ) # (!\clock_divider_instance|counter [19]))

	.dataa(\clock_divider_instance|counter [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_instance|Add0~37 ),
	.combout(\clock_divider_instance|Add0~38_combout ),
	.cout(\clock_divider_instance|Add0~39 ));
// synopsys translate_off
defparam \clock_divider_instance|Add0~38 .lut_mask = 16'h5A5F;
defparam \clock_divider_instance|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N20
cycloneii_lcell_comb \clock_divider_instance|Add0~48 (
// Equation(s):
// \clock_divider_instance|Add0~48_combout  = (\clock_divider_instance|counter [24] & (\clock_divider_instance|Add0~47  $ (GND))) # (!\clock_divider_instance|counter [24] & (!\clock_divider_instance|Add0~47  & VCC))
// \clock_divider_instance|Add0~49  = CARRY((\clock_divider_instance|counter [24] & !\clock_divider_instance|Add0~47 ))

	.dataa(\clock_divider_instance|counter [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_instance|Add0~47 ),
	.combout(\clock_divider_instance|Add0~48_combout ),
	.cout(\clock_divider_instance|Add0~49 ));
// synopsys translate_off
defparam \clock_divider_instance|Add0~48 .lut_mask = 16'hA50A;
defparam \clock_divider_instance|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N22
cycloneii_lcell_comb \WideOr2~2 (
// Equation(s):
// \WideOr2~2_combout  = (!\state.s_light_top82~regout  & !\state.s_light_mid82~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\state.s_light_top82~regout ),
	.datad(\state.s_light_mid82~regout ),
	.cin(gnd),
	.combout(\WideOr2~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr2~2 .lut_mask = 16'h000F;
defparam \WideOr2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N6
cycloneii_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = (!counter[17] & (!counter[15] & (!counter[16] & !counter[18])))

	.dataa(counter[17]),
	.datab(counter[15]),
	.datac(counter[16]),
	.datad(counter[18]),
	.cin(gnd),
	.combout(\LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~4 .lut_mask = 16'h0001;
defparam \LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N16
cycloneii_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\state.s_light_bot82~regout ) # (\state.s_light_top82~regout )

	.dataa(vcc),
	.datab(\state.s_light_bot82~regout ),
	.datac(\state.s_light_top82~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'hFCFC;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y11_N24
cycloneii_lcell_comb \Selector3~6 (
// Equation(s):
// \Selector3~6_combout  = (\key_n~combout [2] & ((\state.s_idle~regout ))) # (!\key_n~combout [2] & (\key_n~combout [1] & !\state.s_idle~regout ))

	.dataa(\key_n~combout [2]),
	.datab(\key_n~combout [1]),
	.datac(vcc),
	.datad(\state.s_idle~regout ),
	.cin(gnd),
	.combout(\Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~6 .lut_mask = 16'hAA44;
defparam \Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y11_N10
cycloneii_lcell_comb \Selector3~7 (
// Equation(s):
// \Selector3~7_combout  = (\state.s_light_all~regout  & (\r1_bot~regout  & (\Selector3~6_combout  $ (\state.s_idle~regout )))) # (!\state.s_light_all~regout  & ((\Selector3~6_combout ) # ((\state.s_idle~regout ))))

	.dataa(\Selector3~6_combout ),
	.datab(\state.s_idle~regout ),
	.datac(\state.s_light_all~regout ),
	.datad(\r1_bot~regout ),
	.cin(gnd),
	.combout(\Selector3~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~7 .lut_mask = 16'h6E0E;
defparam \Selector3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y11_N21
cycloneii_lcell_ff \clock_divider_instance|counter[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_instance|Add0~48_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_instance|counter [24]));

// Location: LCFF_X39_Y11_N11
cycloneii_lcell_ff \clock_divider_instance|counter[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_instance|Add0~38_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_instance|counter [19]));

// Location: LCCOMB_X40_Y12_N12
cycloneii_lcell_comb \clock_divider_instance|Equal0~3 (
// Equation(s):
// \clock_divider_instance|Equal0~3_combout  = (!\clock_divider_instance|counter [13] & (!\clock_divider_instance|counter [12] & (!\clock_divider_instance|counter [15] & \clock_divider_instance|counter [14])))

	.dataa(\clock_divider_instance|counter [13]),
	.datab(\clock_divider_instance|counter [12]),
	.datac(\clock_divider_instance|counter [15]),
	.datad(\clock_divider_instance|counter [14]),
	.cin(gnd),
	.combout(\clock_divider_instance|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_instance|Equal0~3 .lut_mask = 16'h0100;
defparam \clock_divider_instance|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N2
cycloneii_lcell_comb \Selector5~8 (
// Equation(s):
// \Selector5~8_combout  = ((\state.s_light_mid2~regout ) # ((\state.s_light_top2~regout ) # (\state.s_light_bot2~regout ))) # (!\Selector5~4_combout )

	.dataa(\Selector5~4_combout ),
	.datab(\state.s_light_mid2~regout ),
	.datac(\state.s_light_top2~regout ),
	.datad(\state.s_light_bot2~regout ),
	.cin(gnd),
	.combout(\Selector5~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~8 .lut_mask = 16'hFFFD;
defparam \Selector5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N24
cycloneii_lcell_comb \clock_divider_instance|counter~7 (
// Equation(s):
// \clock_divider_instance|counter~7_combout  = (\clock_divider_instance|Add0~8_combout  & ((!\clock_divider_instance|Equal0~8_combout ) # (!\clock_divider_instance|Equal0~4_combout )))

	.dataa(\clock_divider_instance|Add0~8_combout ),
	.datab(vcc),
	.datac(\clock_divider_instance|Equal0~4_combout ),
	.datad(\clock_divider_instance|Equal0~8_combout ),
	.cin(gnd),
	.combout(\clock_divider_instance|counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_instance|counter~7 .lut_mask = 16'h0AAA;
defparam \clock_divider_instance|counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \key_n[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\key_n~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(key_n[0]));
// synopsys translate_off
defparam \key_n[0]~I .input_async_reset = "none";
defparam \key_n[0]~I .input_power_up = "low";
defparam \key_n[0]~I .input_register_mode = "none";
defparam \key_n[0]~I .input_sync_reset = "none";
defparam \key_n[0]~I .oe_async_reset = "none";
defparam \key_n[0]~I .oe_power_up = "low";
defparam \key_n[0]~I .oe_register_mode = "none";
defparam \key_n[0]~I .oe_sync_reset = "none";
defparam \key_n[0]~I .operation_mode = "input";
defparam \key_n[0]~I .output_async_reset = "none";
defparam \key_n[0]~I .output_power_up = "low";
defparam \key_n[0]~I .output_register_mode = "none";
defparam \key_n[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X40_Y12_N25
cycloneii_lcell_ff \clock_divider_instance|counter[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_instance|counter~7_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_instance|counter [4]));

// Location: LCCOMB_X39_Y12_N4
cycloneii_lcell_comb \clock_divider_instance|Add0~0 (
// Equation(s):
// \clock_divider_instance|Add0~0_combout  = \clock_divider_instance|counter [0] $ (VCC)
// \clock_divider_instance|Add0~1  = CARRY(\clock_divider_instance|counter [0])

	.dataa(vcc),
	.datab(\clock_divider_instance|counter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_divider_instance|Add0~0_combout ),
	.cout(\clock_divider_instance|Add0~1 ));
// synopsys translate_off
defparam \clock_divider_instance|Add0~0 .lut_mask = 16'h33CC;
defparam \clock_divider_instance|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N2
cycloneii_lcell_comb \clock_divider_instance|counter~8 (
// Equation(s):
// \clock_divider_instance|counter~8_combout  = (\clock_divider_instance|Add0~0_combout  & ((!\clock_divider_instance|Equal0~8_combout ) # (!\clock_divider_instance|Equal0~4_combout )))

	.dataa(vcc),
	.datab(\clock_divider_instance|Add0~0_combout ),
	.datac(\clock_divider_instance|Equal0~4_combout ),
	.datad(\clock_divider_instance|Equal0~8_combout ),
	.cin(gnd),
	.combout(\clock_divider_instance|counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_instance|counter~8 .lut_mask = 16'h0CCC;
defparam \clock_divider_instance|counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y12_N3
cycloneii_lcell_ff \clock_divider_instance|counter[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_instance|counter~8_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_instance|counter [0]));

// Location: LCCOMB_X39_Y12_N6
cycloneii_lcell_comb \clock_divider_instance|Add0~2 (
// Equation(s):
// \clock_divider_instance|Add0~2_combout  = (\clock_divider_instance|counter [1] & (!\clock_divider_instance|Add0~1 )) # (!\clock_divider_instance|counter [1] & ((\clock_divider_instance|Add0~1 ) # (GND)))
// \clock_divider_instance|Add0~3  = CARRY((!\clock_divider_instance|Add0~1 ) # (!\clock_divider_instance|counter [1]))

	.dataa(\clock_divider_instance|counter [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_instance|Add0~1 ),
	.combout(\clock_divider_instance|Add0~2_combout ),
	.cout(\clock_divider_instance|Add0~3 ));
// synopsys translate_off
defparam \clock_divider_instance|Add0~2 .lut_mask = 16'h5A5F;
defparam \clock_divider_instance|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N8
cycloneii_lcell_comb \clock_divider_instance|Add0~4 (
// Equation(s):
// \clock_divider_instance|Add0~4_combout  = (\clock_divider_instance|counter [2] & (\clock_divider_instance|Add0~3  $ (GND))) # (!\clock_divider_instance|counter [2] & (!\clock_divider_instance|Add0~3  & VCC))
// \clock_divider_instance|Add0~5  = CARRY((\clock_divider_instance|counter [2] & !\clock_divider_instance|Add0~3 ))

	.dataa(vcc),
	.datab(\clock_divider_instance|counter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_instance|Add0~3 ),
	.combout(\clock_divider_instance|Add0~4_combout ),
	.cout(\clock_divider_instance|Add0~5 ));
// synopsys translate_off
defparam \clock_divider_instance|Add0~4 .lut_mask = 16'hC30C;
defparam \clock_divider_instance|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y12_N9
cycloneii_lcell_ff \clock_divider_instance|counter[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_instance|Add0~4_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_instance|counter [2]));

// Location: LCCOMB_X39_Y12_N10
cycloneii_lcell_comb \clock_divider_instance|Add0~6 (
// Equation(s):
// \clock_divider_instance|Add0~6_combout  = (\clock_divider_instance|counter [3] & (!\clock_divider_instance|Add0~5 )) # (!\clock_divider_instance|counter [3] & ((\clock_divider_instance|Add0~5 ) # (GND)))
// \clock_divider_instance|Add0~7  = CARRY((!\clock_divider_instance|Add0~5 ) # (!\clock_divider_instance|counter [3]))

	.dataa(\clock_divider_instance|counter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_instance|Add0~5 ),
	.combout(\clock_divider_instance|Add0~6_combout ),
	.cout(\clock_divider_instance|Add0~7 ));
// synopsys translate_off
defparam \clock_divider_instance|Add0~6 .lut_mask = 16'h5A5F;
defparam \clock_divider_instance|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N14
cycloneii_lcell_comb \clock_divider_instance|Add0~10 (
// Equation(s):
// \clock_divider_instance|Add0~10_combout  = (\clock_divider_instance|counter [5] & (!\clock_divider_instance|Add0~9 )) # (!\clock_divider_instance|counter [5] & ((\clock_divider_instance|Add0~9 ) # (GND)))
// \clock_divider_instance|Add0~11  = CARRY((!\clock_divider_instance|Add0~9 ) # (!\clock_divider_instance|counter [5]))

	.dataa(vcc),
	.datab(\clock_divider_instance|counter [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_instance|Add0~9 ),
	.combout(\clock_divider_instance|Add0~10_combout ),
	.cout(\clock_divider_instance|Add0~11 ));
// synopsys translate_off
defparam \clock_divider_instance|Add0~10 .lut_mask = 16'h3C3F;
defparam \clock_divider_instance|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N0
cycloneii_lcell_comb \clock_divider_instance|counter~6 (
// Equation(s):
// \clock_divider_instance|counter~6_combout  = (\clock_divider_instance|Add0~10_combout  & ((!\clock_divider_instance|Equal0~8_combout ) # (!\clock_divider_instance|Equal0~4_combout )))

	.dataa(vcc),
	.datab(\clock_divider_instance|Add0~10_combout ),
	.datac(\clock_divider_instance|Equal0~4_combout ),
	.datad(\clock_divider_instance|Equal0~8_combout ),
	.cin(gnd),
	.combout(\clock_divider_instance|counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_instance|counter~6 .lut_mask = 16'h0CCC;
defparam \clock_divider_instance|counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y12_N1
cycloneii_lcell_ff \clock_divider_instance|counter[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_instance|counter~6_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_instance|counter [5]));

// Location: LCCOMB_X39_Y12_N16
cycloneii_lcell_comb \clock_divider_instance|Add0~12 (
// Equation(s):
// \clock_divider_instance|Add0~12_combout  = (\clock_divider_instance|counter [6] & (\clock_divider_instance|Add0~11  $ (GND))) # (!\clock_divider_instance|counter [6] & (!\clock_divider_instance|Add0~11  & VCC))
// \clock_divider_instance|Add0~13  = CARRY((\clock_divider_instance|counter [6] & !\clock_divider_instance|Add0~11 ))

	.dataa(vcc),
	.datab(\clock_divider_instance|counter [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_instance|Add0~11 ),
	.combout(\clock_divider_instance|Add0~12_combout ),
	.cout(\clock_divider_instance|Add0~13 ));
// synopsys translate_off
defparam \clock_divider_instance|Add0~12 .lut_mask = 16'hC30C;
defparam \clock_divider_instance|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N18
cycloneii_lcell_comb \clock_divider_instance|counter~5 (
// Equation(s):
// \clock_divider_instance|counter~5_combout  = (\clock_divider_instance|Add0~12_combout  & ((!\clock_divider_instance|Equal0~4_combout ) # (!\clock_divider_instance|Equal0~8_combout )))

	.dataa(vcc),
	.datab(\clock_divider_instance|Equal0~8_combout ),
	.datac(\clock_divider_instance|Equal0~4_combout ),
	.datad(\clock_divider_instance|Add0~12_combout ),
	.cin(gnd),
	.combout(\clock_divider_instance|counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_instance|counter~5 .lut_mask = 16'h3F00;
defparam \clock_divider_instance|counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y12_N19
cycloneii_lcell_ff \clock_divider_instance|counter[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_instance|counter~5_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_instance|counter [6]));

// Location: LCCOMB_X39_Y12_N18
cycloneii_lcell_comb \clock_divider_instance|Add0~14 (
// Equation(s):
// \clock_divider_instance|Add0~14_combout  = (\clock_divider_instance|counter [7] & (!\clock_divider_instance|Add0~13 )) # (!\clock_divider_instance|counter [7] & ((\clock_divider_instance|Add0~13 ) # (GND)))
// \clock_divider_instance|Add0~15  = CARRY((!\clock_divider_instance|Add0~13 ) # (!\clock_divider_instance|counter [7]))

	.dataa(vcc),
	.datab(\clock_divider_instance|counter [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_instance|Add0~13 ),
	.combout(\clock_divider_instance|Add0~14_combout ),
	.cout(\clock_divider_instance|Add0~15 ));
// synopsys translate_off
defparam \clock_divider_instance|Add0~14 .lut_mask = 16'h3C3F;
defparam \clock_divider_instance|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N20
cycloneii_lcell_comb \clock_divider_instance|Add0~16 (
// Equation(s):
// \clock_divider_instance|Add0~16_combout  = (\clock_divider_instance|counter [8] & (\clock_divider_instance|Add0~15  $ (GND))) # (!\clock_divider_instance|counter [8] & (!\clock_divider_instance|Add0~15  & VCC))
// \clock_divider_instance|Add0~17  = CARRY((\clock_divider_instance|counter [8] & !\clock_divider_instance|Add0~15 ))

	.dataa(vcc),
	.datab(\clock_divider_instance|counter [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_instance|Add0~15 ),
	.combout(\clock_divider_instance|Add0~16_combout ),
	.cout(\clock_divider_instance|Add0~17 ));
// synopsys translate_off
defparam \clock_divider_instance|Add0~16 .lut_mask = 16'hC30C;
defparam \clock_divider_instance|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N30
cycloneii_lcell_comb \clock_divider_instance|counter~3 (
// Equation(s):
// \clock_divider_instance|counter~3_combout  = (\clock_divider_instance|Add0~16_combout  & ((!\clock_divider_instance|Equal0~8_combout ) # (!\clock_divider_instance|Equal0~4_combout )))

	.dataa(\clock_divider_instance|Equal0~4_combout ),
	.datab(\clock_divider_instance|Equal0~8_combout ),
	.datac(\clock_divider_instance|Add0~16_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_divider_instance|counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_instance|counter~3 .lut_mask = 16'h7070;
defparam \clock_divider_instance|counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y12_N31
cycloneii_lcell_ff \clock_divider_instance|counter[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_instance|counter~3_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_instance|counter [8]));

// Location: LCCOMB_X39_Y12_N22
cycloneii_lcell_comb \clock_divider_instance|Add0~18 (
// Equation(s):
// \clock_divider_instance|Add0~18_combout  = (\clock_divider_instance|counter [9] & (!\clock_divider_instance|Add0~17 )) # (!\clock_divider_instance|counter [9] & ((\clock_divider_instance|Add0~17 ) # (GND)))
// \clock_divider_instance|Add0~19  = CARRY((!\clock_divider_instance|Add0~17 ) # (!\clock_divider_instance|counter [9]))

	.dataa(vcc),
	.datab(\clock_divider_instance|counter [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_instance|Add0~17 ),
	.combout(\clock_divider_instance|Add0~18_combout ),
	.cout(\clock_divider_instance|Add0~19 ));
// synopsys translate_off
defparam \clock_divider_instance|Add0~18 .lut_mask = 16'h3C3F;
defparam \clock_divider_instance|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y12_N23
cycloneii_lcell_ff \clock_divider_instance|counter[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_instance|Add0~18_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_instance|counter [9]));

// Location: LCCOMB_X39_Y12_N24
cycloneii_lcell_comb \clock_divider_instance|Add0~20 (
// Equation(s):
// \clock_divider_instance|Add0~20_combout  = (\clock_divider_instance|counter [10] & (\clock_divider_instance|Add0~19  $ (GND))) # (!\clock_divider_instance|counter [10] & (!\clock_divider_instance|Add0~19  & VCC))
// \clock_divider_instance|Add0~21  = CARRY((\clock_divider_instance|counter [10] & !\clock_divider_instance|Add0~19 ))

	.dataa(\clock_divider_instance|counter [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_instance|Add0~19 ),
	.combout(\clock_divider_instance|Add0~20_combout ),
	.cout(\clock_divider_instance|Add0~21 ));
// synopsys translate_off
defparam \clock_divider_instance|Add0~20 .lut_mask = 16'hA50A;
defparam \clock_divider_instance|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N26
cycloneii_lcell_comb \clock_divider_instance|Add0~22 (
// Equation(s):
// \clock_divider_instance|Add0~22_combout  = (\clock_divider_instance|counter [11] & (!\clock_divider_instance|Add0~21 )) # (!\clock_divider_instance|counter [11] & ((\clock_divider_instance|Add0~21 ) # (GND)))
// \clock_divider_instance|Add0~23  = CARRY((!\clock_divider_instance|Add0~21 ) # (!\clock_divider_instance|counter [11]))

	.dataa(vcc),
	.datab(\clock_divider_instance|counter [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_instance|Add0~21 ),
	.combout(\clock_divider_instance|Add0~22_combout ),
	.cout(\clock_divider_instance|Add0~23 ));
// synopsys translate_off
defparam \clock_divider_instance|Add0~22 .lut_mask = 16'h3C3F;
defparam \clock_divider_instance|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N8
cycloneii_lcell_comb \clock_divider_instance|counter~2 (
// Equation(s):
// \clock_divider_instance|counter~2_combout  = (\clock_divider_instance|Add0~22_combout  & ((!\clock_divider_instance|Equal0~4_combout ) # (!\clock_divider_instance|Equal0~8_combout )))

	.dataa(vcc),
	.datab(\clock_divider_instance|Equal0~8_combout ),
	.datac(\clock_divider_instance|Equal0~4_combout ),
	.datad(\clock_divider_instance|Add0~22_combout ),
	.cin(gnd),
	.combout(\clock_divider_instance|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_instance|counter~2 .lut_mask = 16'h3F00;
defparam \clock_divider_instance|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y12_N9
cycloneii_lcell_ff \clock_divider_instance|counter[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_instance|counter~2_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_instance|counter [11]));

// Location: LCCOMB_X39_Y12_N28
cycloneii_lcell_comb \clock_divider_instance|Add0~24 (
// Equation(s):
// \clock_divider_instance|Add0~24_combout  = (\clock_divider_instance|counter [12] & (\clock_divider_instance|Add0~23  $ (GND))) # (!\clock_divider_instance|counter [12] & (!\clock_divider_instance|Add0~23  & VCC))
// \clock_divider_instance|Add0~25  = CARRY((\clock_divider_instance|counter [12] & !\clock_divider_instance|Add0~23 ))

	.dataa(vcc),
	.datab(\clock_divider_instance|counter [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_instance|Add0~23 ),
	.combout(\clock_divider_instance|Add0~24_combout ),
	.cout(\clock_divider_instance|Add0~25 ));
// synopsys translate_off
defparam \clock_divider_instance|Add0~24 .lut_mask = 16'hC30C;
defparam \clock_divider_instance|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y12_N29
cycloneii_lcell_ff \clock_divider_instance|counter[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_instance|Add0~24_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_instance|counter [12]));

// Location: LCCOMB_X39_Y12_N30
cycloneii_lcell_comb \clock_divider_instance|Add0~26 (
// Equation(s):
// \clock_divider_instance|Add0~26_combout  = (\clock_divider_instance|counter [13] & (!\clock_divider_instance|Add0~25 )) # (!\clock_divider_instance|counter [13] & ((\clock_divider_instance|Add0~25 ) # (GND)))
// \clock_divider_instance|Add0~27  = CARRY((!\clock_divider_instance|Add0~25 ) # (!\clock_divider_instance|counter [13]))

	.dataa(vcc),
	.datab(\clock_divider_instance|counter [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_instance|Add0~25 ),
	.combout(\clock_divider_instance|Add0~26_combout ),
	.cout(\clock_divider_instance|Add0~27 ));
// synopsys translate_off
defparam \clock_divider_instance|Add0~26 .lut_mask = 16'h3C3F;
defparam \clock_divider_instance|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y12_N31
cycloneii_lcell_ff \clock_divider_instance|counter[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_instance|Add0~26_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_instance|counter [13]));

// Location: LCCOMB_X39_Y11_N0
cycloneii_lcell_comb \clock_divider_instance|Add0~28 (
// Equation(s):
// \clock_divider_instance|Add0~28_combout  = (\clock_divider_instance|counter [14] & (\clock_divider_instance|Add0~27  $ (GND))) # (!\clock_divider_instance|counter [14] & (!\clock_divider_instance|Add0~27  & VCC))
// \clock_divider_instance|Add0~29  = CARRY((\clock_divider_instance|counter [14] & !\clock_divider_instance|Add0~27 ))

	.dataa(vcc),
	.datab(\clock_divider_instance|counter [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_instance|Add0~27 ),
	.combout(\clock_divider_instance|Add0~28_combout ),
	.cout(\clock_divider_instance|Add0~29 ));
// synopsys translate_off
defparam \clock_divider_instance|Add0~28 .lut_mask = 16'hC30C;
defparam \clock_divider_instance|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N30
cycloneii_lcell_comb \clock_divider_instance|counter~1 (
// Equation(s):
// \clock_divider_instance|counter~1_combout  = (\clock_divider_instance|Add0~28_combout  & ((!\clock_divider_instance|Equal0~4_combout ) # (!\clock_divider_instance|Equal0~8_combout )))

	.dataa(\clock_divider_instance|Equal0~8_combout ),
	.datab(vcc),
	.datac(\clock_divider_instance|Equal0~4_combout ),
	.datad(\clock_divider_instance|Add0~28_combout ),
	.cin(gnd),
	.combout(\clock_divider_instance|counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_instance|counter~1 .lut_mask = 16'h5F00;
defparam \clock_divider_instance|counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y11_N31
cycloneii_lcell_ff \clock_divider_instance|counter[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_instance|counter~1_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_instance|counter [14]));

// Location: LCCOMB_X39_Y11_N2
cycloneii_lcell_comb \clock_divider_instance|Add0~30 (
// Equation(s):
// \clock_divider_instance|Add0~30_combout  = (\clock_divider_instance|counter [15] & (!\clock_divider_instance|Add0~29 )) # (!\clock_divider_instance|counter [15] & ((\clock_divider_instance|Add0~29 ) # (GND)))
// \clock_divider_instance|Add0~31  = CARRY((!\clock_divider_instance|Add0~29 ) # (!\clock_divider_instance|counter [15]))

	.dataa(vcc),
	.datab(\clock_divider_instance|counter [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_instance|Add0~29 ),
	.combout(\clock_divider_instance|Add0~30_combout ),
	.cout(\clock_divider_instance|Add0~31 ));
// synopsys translate_off
defparam \clock_divider_instance|Add0~30 .lut_mask = 16'h3C3F;
defparam \clock_divider_instance|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y11_N3
cycloneii_lcell_ff \clock_divider_instance|counter[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_instance|Add0~30_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_instance|counter [15]));

// Location: LCCOMB_X39_Y11_N4
cycloneii_lcell_comb \clock_divider_instance|Add0~32 (
// Equation(s):
// \clock_divider_instance|Add0~32_combout  = (\clock_divider_instance|counter [16] & (\clock_divider_instance|Add0~31  $ (GND))) # (!\clock_divider_instance|counter [16] & (!\clock_divider_instance|Add0~31  & VCC))
// \clock_divider_instance|Add0~33  = CARRY((\clock_divider_instance|counter [16] & !\clock_divider_instance|Add0~31 ))

	.dataa(vcc),
	.datab(\clock_divider_instance|counter [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_instance|Add0~31 ),
	.combout(\clock_divider_instance|Add0~32_combout ),
	.cout(\clock_divider_instance|Add0~33 ));
// synopsys translate_off
defparam \clock_divider_instance|Add0~32 .lut_mask = 16'hC30C;
defparam \clock_divider_instance|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y11_N5
cycloneii_lcell_ff \clock_divider_instance|counter[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_instance|Add0~32_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_instance|counter [16]));

// Location: LCCOMB_X39_Y11_N6
cycloneii_lcell_comb \clock_divider_instance|Add0~34 (
// Equation(s):
// \clock_divider_instance|Add0~34_combout  = (\clock_divider_instance|counter [17] & (!\clock_divider_instance|Add0~33 )) # (!\clock_divider_instance|counter [17] & ((\clock_divider_instance|Add0~33 ) # (GND)))
// \clock_divider_instance|Add0~35  = CARRY((!\clock_divider_instance|Add0~33 ) # (!\clock_divider_instance|counter [17]))

	.dataa(vcc),
	.datab(\clock_divider_instance|counter [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_instance|Add0~33 ),
	.combout(\clock_divider_instance|Add0~34_combout ),
	.cout(\clock_divider_instance|Add0~35 ));
// synopsys translate_off
defparam \clock_divider_instance|Add0~34 .lut_mask = 16'h3C3F;
defparam \clock_divider_instance|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N28
cycloneii_lcell_comb \clock_divider_instance|counter~0 (
// Equation(s):
// \clock_divider_instance|counter~0_combout  = (\clock_divider_instance|Add0~34_combout  & ((!\clock_divider_instance|Equal0~4_combout ) # (!\clock_divider_instance|Equal0~8_combout )))

	.dataa(\clock_divider_instance|Equal0~8_combout ),
	.datab(vcc),
	.datac(\clock_divider_instance|Equal0~4_combout ),
	.datad(\clock_divider_instance|Add0~34_combout ),
	.cin(gnd),
	.combout(\clock_divider_instance|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_instance|counter~0 .lut_mask = 16'h5F00;
defparam \clock_divider_instance|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y11_N29
cycloneii_lcell_ff \clock_divider_instance|counter[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_instance|counter~0_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_instance|counter [17]));

// Location: LCCOMB_X39_Y11_N8
cycloneii_lcell_comb \clock_divider_instance|Add0~36 (
// Equation(s):
// \clock_divider_instance|Add0~36_combout  = (\clock_divider_instance|counter [18] & (\clock_divider_instance|Add0~35  $ (GND))) # (!\clock_divider_instance|counter [18] & (!\clock_divider_instance|Add0~35  & VCC))
// \clock_divider_instance|Add0~37  = CARRY((\clock_divider_instance|counter [18] & !\clock_divider_instance|Add0~35 ))

	.dataa(vcc),
	.datab(\clock_divider_instance|counter [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_instance|Add0~35 ),
	.combout(\clock_divider_instance|Add0~36_combout ),
	.cout(\clock_divider_instance|Add0~37 ));
// synopsys translate_off
defparam \clock_divider_instance|Add0~36 .lut_mask = 16'hC30C;
defparam \clock_divider_instance|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y11_N9
cycloneii_lcell_ff \clock_divider_instance|counter[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_instance|Add0~36_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_instance|counter [18]));

// Location: LCCOMB_X39_Y11_N12
cycloneii_lcell_comb \clock_divider_instance|Add0~40 (
// Equation(s):
// \clock_divider_instance|Add0~40_combout  = (\clock_divider_instance|counter [20] & (\clock_divider_instance|Add0~39  $ (GND))) # (!\clock_divider_instance|counter [20] & (!\clock_divider_instance|Add0~39  & VCC))
// \clock_divider_instance|Add0~41  = CARRY((\clock_divider_instance|counter [20] & !\clock_divider_instance|Add0~39 ))

	.dataa(\clock_divider_instance|counter [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_instance|Add0~39 ),
	.combout(\clock_divider_instance|Add0~40_combout ),
	.cout(\clock_divider_instance|Add0~41 ));
// synopsys translate_off
defparam \clock_divider_instance|Add0~40 .lut_mask = 16'hA50A;
defparam \clock_divider_instance|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N14
cycloneii_lcell_comb \clock_divider_instance|Add0~42 (
// Equation(s):
// \clock_divider_instance|Add0~42_combout  = (\clock_divider_instance|counter [21] & (!\clock_divider_instance|Add0~41 )) # (!\clock_divider_instance|counter [21] & ((\clock_divider_instance|Add0~41 ) # (GND)))
// \clock_divider_instance|Add0~43  = CARRY((!\clock_divider_instance|Add0~41 ) # (!\clock_divider_instance|counter [21]))

	.dataa(vcc),
	.datab(\clock_divider_instance|counter [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_instance|Add0~41 ),
	.combout(\clock_divider_instance|Add0~42_combout ),
	.cout(\clock_divider_instance|Add0~43 ));
// synopsys translate_off
defparam \clock_divider_instance|Add0~42 .lut_mask = 16'h3C3F;
defparam \clock_divider_instance|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y11_N15
cycloneii_lcell_ff \clock_divider_instance|counter[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_instance|Add0~42_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_instance|counter [21]));

// Location: LCCOMB_X39_Y11_N16
cycloneii_lcell_comb \clock_divider_instance|Add0~44 (
// Equation(s):
// \clock_divider_instance|Add0~44_combout  = (\clock_divider_instance|counter [22] & (\clock_divider_instance|Add0~43  $ (GND))) # (!\clock_divider_instance|counter [22] & (!\clock_divider_instance|Add0~43  & VCC))
// \clock_divider_instance|Add0~45  = CARRY((\clock_divider_instance|counter [22] & !\clock_divider_instance|Add0~43 ))

	.dataa(\clock_divider_instance|counter [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_instance|Add0~43 ),
	.combout(\clock_divider_instance|Add0~44_combout ),
	.cout(\clock_divider_instance|Add0~45 ));
// synopsys translate_off
defparam \clock_divider_instance|Add0~44 .lut_mask = 16'hA50A;
defparam \clock_divider_instance|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N18
cycloneii_lcell_comb \clock_divider_instance|Add0~46 (
// Equation(s):
// \clock_divider_instance|Add0~46_combout  = (\clock_divider_instance|counter [23] & (!\clock_divider_instance|Add0~45 )) # (!\clock_divider_instance|counter [23] & ((\clock_divider_instance|Add0~45 ) # (GND)))
// \clock_divider_instance|Add0~47  = CARRY((!\clock_divider_instance|Add0~45 ) # (!\clock_divider_instance|counter [23]))

	.dataa(vcc),
	.datab(\clock_divider_instance|counter [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_instance|Add0~45 ),
	.combout(\clock_divider_instance|Add0~46_combout ),
	.cout(\clock_divider_instance|Add0~47 ));
// synopsys translate_off
defparam \clock_divider_instance|Add0~46 .lut_mask = 16'h3C3F;
defparam \clock_divider_instance|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y11_N19
cycloneii_lcell_ff \clock_divider_instance|counter[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_instance|Add0~46_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_instance|counter [23]));

// Location: LCCOMB_X39_Y11_N22
cycloneii_lcell_comb \clock_divider_instance|Add0~50 (
// Equation(s):
// \clock_divider_instance|Add0~50_combout  = (\clock_divider_instance|counter [25] & (!\clock_divider_instance|Add0~49 )) # (!\clock_divider_instance|counter [25] & ((\clock_divider_instance|Add0~49 ) # (GND)))
// \clock_divider_instance|Add0~51  = CARRY((!\clock_divider_instance|Add0~49 ) # (!\clock_divider_instance|counter [25]))

	.dataa(vcc),
	.datab(\clock_divider_instance|counter [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_instance|Add0~49 ),
	.combout(\clock_divider_instance|Add0~50_combout ),
	.cout(\clock_divider_instance|Add0~51 ));
// synopsys translate_off
defparam \clock_divider_instance|Add0~50 .lut_mask = 16'h3C3F;
defparam \clock_divider_instance|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y11_N23
cycloneii_lcell_ff \clock_divider_instance|counter[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_instance|Add0~50_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_instance|counter [25]));

// Location: LCCOMB_X39_Y11_N24
cycloneii_lcell_comb \clock_divider_instance|Add0~52 (
// Equation(s):
// \clock_divider_instance|Add0~52_combout  = (\clock_divider_instance|counter [26] & (\clock_divider_instance|Add0~51  $ (GND))) # (!\clock_divider_instance|counter [26] & (!\clock_divider_instance|Add0~51  & VCC))
// \clock_divider_instance|Add0~53  = CARRY((\clock_divider_instance|counter [26] & !\clock_divider_instance|Add0~51 ))

	.dataa(\clock_divider_instance|counter [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divider_instance|Add0~51 ),
	.combout(\clock_divider_instance|Add0~52_combout ),
	.cout(\clock_divider_instance|Add0~53 ));
// synopsys translate_off
defparam \clock_divider_instance|Add0~52 .lut_mask = 16'hA50A;
defparam \clock_divider_instance|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y11_N25
cycloneii_lcell_ff \clock_divider_instance|counter[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_instance|Add0~52_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_instance|counter [26]));

// Location: LCCOMB_X39_Y11_N26
cycloneii_lcell_comb \clock_divider_instance|Add0~54 (
// Equation(s):
// \clock_divider_instance|Add0~54_combout  = \clock_divider_instance|Add0~53  $ (\clock_divider_instance|counter [27])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\clock_divider_instance|counter [27]),
	.cin(\clock_divider_instance|Add0~53 ),
	.combout(\clock_divider_instance|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_instance|Add0~54 .lut_mask = 16'h0FF0;
defparam \clock_divider_instance|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y11_N27
cycloneii_lcell_ff \clock_divider_instance|counter[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_instance|Add0~54_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_instance|counter [27]));

// Location: LCCOMB_X40_Y11_N0
cycloneii_lcell_comb \clock_divider_instance|Equal0~0 (
// Equation(s):
// \clock_divider_instance|Equal0~0_combout  = (!\clock_divider_instance|counter [24] & (!\clock_divider_instance|counter [26] & (!\clock_divider_instance|counter [27] & !\clock_divider_instance|counter [25])))

	.dataa(\clock_divider_instance|counter [24]),
	.datab(\clock_divider_instance|counter [26]),
	.datac(\clock_divider_instance|counter [27]),
	.datad(\clock_divider_instance|counter [25]),
	.cin(gnd),
	.combout(\clock_divider_instance|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_instance|Equal0~0 .lut_mask = 16'h0001;
defparam \clock_divider_instance|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y11_N17
cycloneii_lcell_ff \clock_divider_instance|counter[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_instance|Add0~44_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_instance|counter [22]));

// Location: LCFF_X39_Y11_N13
cycloneii_lcell_ff \clock_divider_instance|counter[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_instance|Add0~40_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_instance|counter [20]));

// Location: LCCOMB_X40_Y11_N2
cycloneii_lcell_comb \clock_divider_instance|Equal0~1 (
// Equation(s):
// \clock_divider_instance|Equal0~1_combout  = (!\clock_divider_instance|counter [21] & (!\clock_divider_instance|counter [22] & (!\clock_divider_instance|counter [23] & !\clock_divider_instance|counter [20])))

	.dataa(\clock_divider_instance|counter [21]),
	.datab(\clock_divider_instance|counter [22]),
	.datac(\clock_divider_instance|counter [23]),
	.datad(\clock_divider_instance|counter [20]),
	.cin(gnd),
	.combout(\clock_divider_instance|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_instance|Equal0~1 .lut_mask = 16'h0001;
defparam \clock_divider_instance|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N12
cycloneii_lcell_comb \clock_divider_instance|Equal0~2 (
// Equation(s):
// \clock_divider_instance|Equal0~2_combout  = (!\clock_divider_instance|counter [19] & (\clock_divider_instance|counter [17] & (!\clock_divider_instance|counter [16] & !\clock_divider_instance|counter [18])))

	.dataa(\clock_divider_instance|counter [19]),
	.datab(\clock_divider_instance|counter [17]),
	.datac(\clock_divider_instance|counter [16]),
	.datad(\clock_divider_instance|counter [18]),
	.cin(gnd),
	.combout(\clock_divider_instance|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_instance|Equal0~2 .lut_mask = 16'h0004;
defparam \clock_divider_instance|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N16
cycloneii_lcell_comb \clock_divider_instance|Equal0~4 (
// Equation(s):
// \clock_divider_instance|Equal0~4_combout  = (\clock_divider_instance|Equal0~3_combout  & (\clock_divider_instance|Equal0~0_combout  & (\clock_divider_instance|Equal0~1_combout  & \clock_divider_instance|Equal0~2_combout )))

	.dataa(\clock_divider_instance|Equal0~3_combout ),
	.datab(\clock_divider_instance|Equal0~0_combout ),
	.datac(\clock_divider_instance|Equal0~1_combout ),
	.datad(\clock_divider_instance|Equal0~2_combout ),
	.cin(gnd),
	.combout(\clock_divider_instance|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_instance|Equal0~4 .lut_mask = 16'h8000;
defparam \clock_divider_instance|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N14
cycloneii_lcell_comb \clock_divider_instance|counter~4 (
// Equation(s):
// \clock_divider_instance|counter~4_combout  = (\clock_divider_instance|Add0~14_combout  & ((!\clock_divider_instance|Equal0~4_combout ) # (!\clock_divider_instance|Equal0~8_combout )))

	.dataa(vcc),
	.datab(\clock_divider_instance|Equal0~8_combout ),
	.datac(\clock_divider_instance|Equal0~4_combout ),
	.datad(\clock_divider_instance|Add0~14_combout ),
	.cin(gnd),
	.combout(\clock_divider_instance|counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_instance|counter~4 .lut_mask = 16'h3F00;
defparam \clock_divider_instance|counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y12_N15
cycloneii_lcell_ff \clock_divider_instance|counter[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_instance|counter~4_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_instance|counter [7]));

// Location: LCCOMB_X40_Y12_N22
cycloneii_lcell_comb \clock_divider_instance|Equal0~6 (
// Equation(s):
// \clock_divider_instance|Equal0~6_combout  = (\clock_divider_instance|counter [4] & (\clock_divider_instance|counter [7] & (\clock_divider_instance|counter [5] & \clock_divider_instance|counter [6])))

	.dataa(\clock_divider_instance|counter [4]),
	.datab(\clock_divider_instance|counter [7]),
	.datac(\clock_divider_instance|counter [5]),
	.datad(\clock_divider_instance|counter [6]),
	.cin(gnd),
	.combout(\clock_divider_instance|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_instance|Equal0~6 .lut_mask = 16'h8000;
defparam \clock_divider_instance|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y12_N7
cycloneii_lcell_ff \clock_divider_instance|counter[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_instance|Add0~2_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_instance|counter [1]));

// Location: LCFF_X39_Y12_N11
cycloneii_lcell_ff \clock_divider_instance|counter[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_instance|Add0~6_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_instance|counter [3]));

// Location: LCCOMB_X40_Y12_N20
cycloneii_lcell_comb \clock_divider_instance|Equal0~7 (
// Equation(s):
// \clock_divider_instance|Equal0~7_combout  = (!\clock_divider_instance|counter [0] & (!\clock_divider_instance|counter [1] & (!\clock_divider_instance|counter [2] & !\clock_divider_instance|counter [3])))

	.dataa(\clock_divider_instance|counter [0]),
	.datab(\clock_divider_instance|counter [1]),
	.datac(\clock_divider_instance|counter [2]),
	.datad(\clock_divider_instance|counter [3]),
	.cin(gnd),
	.combout(\clock_divider_instance|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_instance|Equal0~7 .lut_mask = 16'h0001;
defparam \clock_divider_instance|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y12_N25
cycloneii_lcell_ff \clock_divider_instance|counter[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_instance|Add0~20_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_instance|counter [10]));

// Location: LCCOMB_X40_Y12_N10
cycloneii_lcell_comb \clock_divider_instance|Equal0~5 (
// Equation(s):
// \clock_divider_instance|Equal0~5_combout  = (\clock_divider_instance|counter [8] & (!\clock_divider_instance|counter [9] & (\clock_divider_instance|counter [11] & !\clock_divider_instance|counter [10])))

	.dataa(\clock_divider_instance|counter [8]),
	.datab(\clock_divider_instance|counter [9]),
	.datac(\clock_divider_instance|counter [11]),
	.datad(\clock_divider_instance|counter [10]),
	.cin(gnd),
	.combout(\clock_divider_instance|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_instance|Equal0~5 .lut_mask = 16'h0020;
defparam \clock_divider_instance|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N28
cycloneii_lcell_comb \clock_divider_instance|Equal0~8 (
// Equation(s):
// \clock_divider_instance|Equal0~8_combout  = (\clock_divider_instance|Equal0~6_combout  & (\clock_divider_instance|Equal0~7_combout  & \clock_divider_instance|Equal0~5_combout ))

	.dataa(vcc),
	.datab(\clock_divider_instance|Equal0~6_combout ),
	.datac(\clock_divider_instance|Equal0~7_combout ),
	.datad(\clock_divider_instance|Equal0~5_combout ),
	.cin(gnd),
	.combout(\clock_divider_instance|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_instance|Equal0~8 .lut_mask = 16'hC000;
defparam \clock_divider_instance|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N26
cycloneii_lcell_comb \clock_divider_instance|clk_out~0 (
// Equation(s):
// \clock_divider_instance|clk_out~0_combout  = \clock_divider_instance|clk_out~regout  $ (((\clock_divider_instance|Equal0~4_combout  & \clock_divider_instance|Equal0~8_combout )))

	.dataa(\clock_divider_instance|Equal0~4_combout ),
	.datab(\clock_divider_instance|Equal0~8_combout ),
	.datac(\clock_divider_instance|clk_out~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_divider_instance|clk_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_instance|clk_out~0 .lut_mask = 16'h7878;
defparam \clock_divider_instance|clk_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y12_N27
cycloneii_lcell_ff \clock_divider_instance|clk_out (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clock_divider_instance|clk_out~0_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divider_instance|clk_out~regout ));

// Location: CLKCTRL_G6
cycloneii_clkctrl \clock_divider_instance|clk_out~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock_divider_instance|clk_out~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock_divider_instance|clk_out~clkctrl_outclk ));
// synopsys translate_off
defparam \clock_divider_instance|clk_out~clkctrl .clock_type = "global clock";
defparam \clock_divider_instance|clk_out~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \key_n[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\key_n~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(key_n[2]));
// synopsys translate_off
defparam \key_n[2]~I .input_async_reset = "none";
defparam \key_n[2]~I .input_power_up = "low";
defparam \key_n[2]~I .input_register_mode = "none";
defparam \key_n[2]~I .input_sync_reset = "none";
defparam \key_n[2]~I .oe_async_reset = "none";
defparam \key_n[2]~I .oe_power_up = "low";
defparam \key_n[2]~I .oe_register_mode = "none";
defparam \key_n[2]~I .oe_sync_reset = "none";
defparam \key_n[2]~I .operation_mode = "input";
defparam \key_n[2]~I .output_async_reset = "none";
defparam \key_n[2]~I .output_power_up = "low";
defparam \key_n[2]~I .output_register_mode = "none";
defparam \key_n[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y11_N18
cycloneii_lcell_comb \Selector13~4 (
// Equation(s):
// \Selector13~4_combout  = (\state.s_light_all~regout  & \key_n~combout [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\state.s_light_all~regout ),
	.datad(\key_n~combout [2]),
	.cin(gnd),
	.combout(\Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~4 .lut_mask = 16'hF000;
defparam \Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \key_n[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\key_n~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(key_n[1]));
// synopsys translate_off
defparam \key_n[1]~I .input_async_reset = "none";
defparam \key_n[1]~I .input_power_up = "low";
defparam \key_n[1]~I .input_register_mode = "none";
defparam \key_n[1]~I .input_sync_reset = "none";
defparam \key_n[1]~I .oe_async_reset = "none";
defparam \key_n[1]~I .oe_power_up = "low";
defparam \key_n[1]~I .oe_register_mode = "none";
defparam \key_n[1]~I .oe_sync_reset = "none";
defparam \key_n[1]~I .operation_mode = "input";
defparam \key_n[1]~I .output_async_reset = "none";
defparam \key_n[1]~I .output_power_up = "low";
defparam \key_n[1]~I .output_register_mode = "none";
defparam \key_n[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y11_N22
cycloneii_lcell_comb \Selector13~2 (
// Equation(s):
// \Selector13~2_combout  = (\key_n~combout [2] & ((\state.s_light_all~regout ) # ((!\state.s_idle~regout  & !\key_n~combout [1])))) # (!\key_n~combout [2] & (!\state.s_idle~regout ))

	.dataa(\key_n~combout [2]),
	.datab(\state.s_idle~regout ),
	.datac(\state.s_light_all~regout ),
	.datad(\key_n~combout [1]),
	.cin(gnd),
	.combout(\Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~2 .lut_mask = 16'hB1B3;
defparam \Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \key_n[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\key_n~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(key_n[3]));
// synopsys translate_off
defparam \key_n[3]~I .input_async_reset = "none";
defparam \key_n[3]~I .input_power_up = "low";
defparam \key_n[3]~I .input_register_mode = "none";
defparam \key_n[3]~I .input_sync_reset = "none";
defparam \key_n[3]~I .oe_async_reset = "none";
defparam \key_n[3]~I .oe_power_up = "low";
defparam \key_n[3]~I .oe_register_mode = "none";
defparam \key_n[3]~I .oe_sync_reset = "none";
defparam \key_n[3]~I .operation_mode = "input";
defparam \key_n[3]~I .output_async_reset = "none";
defparam \key_n[3]~I .output_power_up = "low";
defparam \key_n[3]~I .output_register_mode = "none";
defparam \key_n[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N22
cycloneii_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = (!\always0~0_combout  & ((\key_n~combout [3] & (\state.s_light_mid4~regout )) # (!\key_n~combout [3] & ((\state.s_light_mid6~regout )))))

	.dataa(\state.s_light_mid4~regout ),
	.datab(\state.s_light_mid6~regout ),
	.datac(\always0~0_combout ),
	.datad(\key_n~combout [3]),
	.cin(gnd),
	.combout(\Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector30~0 .lut_mask = 16'h0A0C;
defparam \Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N30
cycloneii_lcell_comb \Selector30~1 (
// Equation(s):
// \Selector30~1_combout  = (\Selector30~0_combout ) # ((\always0~0_combout  & \state.s_light_mid5~regout ))

	.dataa(\always0~0_combout ),
	.datab(vcc),
	.datac(\state.s_light_mid5~regout ),
	.datad(\Selector30~0_combout ),
	.cin(gnd),
	.combout(\Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector30~1 .lut_mask = 16'hFFA0;
defparam \Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y12_N31
cycloneii_lcell_ff \state.s_light_mid5 (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector30~1_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.s_light_mid5~regout ));

// Location: LCCOMB_X46_Y12_N6
cycloneii_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = (!\always0~0_combout  & ((\key_n~combout [3] & ((\state.s_light_mid5~regout ))) # (!\key_n~combout [3] & (\state.s_light_mid7~regout ))))

	.dataa(\key_n~combout [3]),
	.datab(\state.s_light_mid7~regout ),
	.datac(\state.s_light_mid5~regout ),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector31~0 .lut_mask = 16'h00E4;
defparam \Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y12_N20
cycloneii_lcell_comb \Selector31~1 (
// Equation(s):
// \Selector31~1_combout  = (\Selector31~0_combout ) # ((\always0~0_combout  & \state.s_light_mid6~regout ))

	.dataa(vcc),
	.datab(\always0~0_combout ),
	.datac(\state.s_light_mid6~regout ),
	.datad(\Selector31~0_combout ),
	.cin(gnd),
	.combout(\Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector31~1 .lut_mask = 16'hFFC0;
defparam \Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y12_N21
cycloneii_lcell_ff \state.s_light_mid6 (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector31~1_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.s_light_mid6~regout ));

// Location: LCCOMB_X46_Y12_N12
cycloneii_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = (!\always0~0_combout  & ((\key_n~combout [3] & ((\state.s_light_mid6~regout ))) # (!\key_n~combout [3] & (\state.s_light_mid81~regout ))))

	.dataa(\key_n~combout [3]),
	.datab(\state.s_light_mid81~regout ),
	.datac(\state.s_light_mid6~regout ),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector32~0 .lut_mask = 16'h00E4;
defparam \Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y12_N10
cycloneii_lcell_comb \Selector32~1 (
// Equation(s):
// \Selector32~1_combout  = (\Selector32~0_combout ) # ((\always0~0_combout  & \state.s_light_mid7~regout ))

	.dataa(vcc),
	.datab(\always0~0_combout ),
	.datac(\state.s_light_mid7~regout ),
	.datad(\Selector32~0_combout ),
	.cin(gnd),
	.combout(\Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector32~1 .lut_mask = 16'hFFC0;
defparam \Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y12_N11
cycloneii_lcell_ff \state.s_light_mid7 (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector32~1_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.s_light_mid7~regout ));

// Location: LCCOMB_X44_Y11_N26
cycloneii_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = (!\always0~0_combout  & ((\key_n~combout [3] & ((\state.s_light_top1~regout ))) # (!\key_n~combout [3] & (\state.s_light_top3~regout ))))

	.dataa(\state.s_light_top3~regout ),
	.datab(\key_n~combout [3]),
	.datac(\state.s_light_top1~regout ),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector35~0 .lut_mask = 16'h00E2;
defparam \Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N20
cycloneii_lcell_comb \Selector35~1 (
// Equation(s):
// \Selector35~1_combout  = (\Selector35~0_combout ) # ((\always0~0_combout  & \state.s_light_top2~regout ))

	.dataa(vcc),
	.datab(\always0~0_combout ),
	.datac(\state.s_light_top2~regout ),
	.datad(\Selector35~0_combout ),
	.cin(gnd),
	.combout(\Selector35~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector35~1 .lut_mask = 16'hFFC0;
defparam \Selector35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y11_N21
cycloneii_lcell_ff \state.s_light_top2 (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector35~1_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.s_light_top2~regout ));

// Location: LCCOMB_X46_Y12_N30
cycloneii_lcell_comb \Selector34~0 (
// Equation(s):
// \Selector34~0_combout  = (!\always0~0_combout  & ((\key_n~combout [3] & (\state.s_light_mid81~regout )) # (!\key_n~combout [3] & ((\state.s_light_top2~regout )))))

	.dataa(\key_n~combout [3]),
	.datab(\state.s_light_mid81~regout ),
	.datac(\state.s_light_top2~regout ),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector34~0 .lut_mask = 16'h00D8;
defparam \Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y12_N24
cycloneii_lcell_comb \Selector34~1 (
// Equation(s):
// \Selector34~1_combout  = (\Selector34~0_combout ) # ((\always0~0_combout  & \state.s_light_top1~regout ))

	.dataa(vcc),
	.datab(\always0~0_combout ),
	.datac(\state.s_light_top1~regout ),
	.datad(\Selector34~0_combout ),
	.cin(gnd),
	.combout(\Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector34~1 .lut_mask = 16'hFFC0;
defparam \Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y12_N25
cycloneii_lcell_ff \state.s_light_top1 (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector34~1_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.s_light_top1~regout ));

// Location: LCCOMB_X46_Y12_N26
cycloneii_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = (!\always0~0_combout  & ((\key_n~combout [3] & (\state.s_light_mid7~regout )) # (!\key_n~combout [3] & ((\state.s_light_top1~regout )))))

	.dataa(\key_n~combout [3]),
	.datab(\state.s_light_mid7~regout ),
	.datac(\state.s_light_top1~regout ),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~0 .lut_mask = 16'h00D8;
defparam \Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y12_N8
cycloneii_lcell_comb \Selector33~1 (
// Equation(s):
// \Selector33~1_combout  = (\state.s_light_mid82~regout ) # (\Selector33~0_combout )

	.dataa(\state.s_light_mid82~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Selector33~0_combout ),
	.cin(gnd),
	.combout(\Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~1 .lut_mask = 16'hFFAA;
defparam \Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y12_N9
cycloneii_lcell_ff \state.s_light_mid81 (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector33~1_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.s_light_mid81~regout ));

// Location: LCCOMB_X46_Y12_N4
cycloneii_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = (\state.s_light_mid81~regout  & \always0~0_combout )

	.dataa(vcc),
	.datab(\state.s_light_mid81~regout ),
	.datac(\always0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~0 .lut_mask = 16'hC0C0;
defparam \Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y12_N5
cycloneii_lcell_ff \state.s_light_mid82 (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector16~0_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.s_light_mid82~regout ));

// Location: LCCOMB_X45_Y13_N8
cycloneii_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = (\always0~0_combout  & \state.s_light_top81~regout )

	.dataa(\always0~0_combout ),
	.datab(vcc),
	.datac(\state.s_light_top81~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~0 .lut_mask = 16'hA0A0;
defparam \Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y13_N9
cycloneii_lcell_ff \state.s_light_top82 (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector17~0_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.s_light_top82~regout ));

// Location: LCCOMB_X45_Y12_N12
cycloneii_lcell_comb \Selector40~0 (
// Equation(s):
// \Selector40~0_combout  = (!\always0~0_combout  & ((\key_n~combout [3] & (\state.s_light_top6~regout )) # (!\key_n~combout [3] & ((\state.s_light_top81~regout )))))

	.dataa(\state.s_light_top6~regout ),
	.datab(\state.s_light_top81~regout ),
	.datac(\always0~0_combout ),
	.datad(\key_n~combout [3]),
	.cin(gnd),
	.combout(\Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector40~0 .lut_mask = 16'h0A0C;
defparam \Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N0
cycloneii_lcell_comb \Selector40~1 (
// Equation(s):
// \Selector40~1_combout  = (\Selector40~0_combout ) # ((\always0~0_combout  & \state.s_light_top7~regout ))

	.dataa(\always0~0_combout ),
	.datab(vcc),
	.datac(\state.s_light_top7~regout ),
	.datad(\Selector40~0_combout ),
	.cin(gnd),
	.combout(\Selector40~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector40~1 .lut_mask = 16'hFFA0;
defparam \Selector40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y12_N1
cycloneii_lcell_ff \state.s_light_top7 (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector40~1_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.s_light_top7~regout ));

// Location: LCCOMB_X45_Y13_N30
cycloneii_lcell_comb \Selector41~0 (
// Equation(s):
// \Selector41~0_combout  = (!\always0~0_combout  & ((\key_n~combout [3] & ((\state.s_light_top7~regout ))) # (!\key_n~combout [3] & (\state.s_light_bot1~regout ))))

	.dataa(\state.s_light_bot1~regout ),
	.datab(\state.s_light_top7~regout ),
	.datac(\always0~0_combout ),
	.datad(\key_n~combout [3]),
	.cin(gnd),
	.combout(\Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector41~0 .lut_mask = 16'h0C0A;
defparam \Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N18
cycloneii_lcell_comb \Selector41~1 (
// Equation(s):
// \Selector41~1_combout  = (\state.s_light_top82~regout ) # (\Selector41~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\state.s_light_top82~regout ),
	.datad(\Selector41~0_combout ),
	.cin(gnd),
	.combout(\Selector41~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector41~1 .lut_mask = 16'hFFF0;
defparam \Selector41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y13_N19
cycloneii_lcell_ff \state.s_light_top81 (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector41~1_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.s_light_top81~regout ));

// Location: LCCOMB_X45_Y12_N18
cycloneii_lcell_comb \WideOr4~2 (
// Equation(s):
// \WideOr4~2_combout  = (!\state.s_light_mid81~regout  & (!\state.s_light_bot81~regout  & !\state.s_light_top81~regout ))

	.dataa(vcc),
	.datab(\state.s_light_mid81~regout ),
	.datac(\state.s_light_bot81~regout ),
	.datad(\state.s_light_top81~regout ),
	.cin(gnd),
	.combout(\WideOr4~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr4~2 .lut_mask = 16'h0003;
defparam \WideOr4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N26
cycloneii_lcell_comb \Selector13~1 (
// Equation(s):
// \Selector13~1_combout  = (!\state.s_light_top82~regout  & (!\state.s_light_mid82~regout  & (!\state.s_light_bot82~regout  & \WideOr4~2_combout )))

	.dataa(\state.s_light_top82~regout ),
	.datab(\state.s_light_mid82~regout ),
	.datac(\state.s_light_bot82~regout ),
	.datad(\WideOr4~2_combout ),
	.cin(gnd),
	.combout(\Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~1 .lut_mask = 16'h0100;
defparam \Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y11_N12
cycloneii_lcell_comb \Selector13~3 (
// Equation(s):
// \Selector13~3_combout  = (\Selector13~2_combout ) # (((\Selector13~0_combout  & !\always0~0_combout )) # (!\Selector13~1_combout ))

	.dataa(\Selector13~0_combout ),
	.datab(\Selector13~2_combout ),
	.datac(\Selector13~1_combout ),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~3 .lut_mask = 16'hCFEF;
defparam \Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y11_N26
cycloneii_lcell_comb \Selector13~5 (
// Equation(s):
// \Selector13~5_combout  = (\Selector13~3_combout  & (((!\Selector13~4_combout )) # (!\Selector13~1_combout ))) # (!\Selector13~3_combout  & (((\state.s_idle~regout ))))

	.dataa(\Selector13~1_combout ),
	.datab(\Selector13~4_combout ),
	.datac(\state.s_idle~regout ),
	.datad(\Selector13~3_combout ),
	.cin(gnd),
	.combout(\Selector13~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~5 .lut_mask = 16'h77F0;
defparam \Selector13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y11_N27
cycloneii_lcell_ff \state.s_idle (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector13~5_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.s_idle~regout ));

// Location: LCCOMB_X42_Y11_N28
cycloneii_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = (!\key_n~combout [2] & (!\state.s_idle~regout  & \key_n~combout [1]))

	.dataa(\key_n~combout [2]),
	.datab(\state.s_idle~regout ),
	.datac(vcc),
	.datad(\key_n~combout [1]),
	.cin(gnd),
	.combout(\Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~0 .lut_mask = 16'h1100;
defparam \Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y11_N8
cycloneii_lcell_comb \Selector14~1 (
// Equation(s):
// \Selector14~1_combout  = (\Selector13~3_combout  & (\Selector13~1_combout  & (\Selector14~0_combout ))) # (!\Selector13~3_combout  & (((\state.s_light_all~regout ))))

	.dataa(\Selector13~1_combout ),
	.datab(\Selector14~0_combout ),
	.datac(\state.s_light_all~regout ),
	.datad(\Selector13~3_combout ),
	.cin(gnd),
	.combout(\Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~1 .lut_mask = 16'h88F0;
defparam \Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y11_N9
cycloneii_lcell_ff \state.s_light_all (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector14~1_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.s_light_all~regout ));

// Location: LCCOMB_X45_Y13_N28
cycloneii_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = (!\always0~0_combout  & ((\key_n~combout [3] & (\state.s_light_bot2~regout )) # (!\key_n~combout [3] & ((\state.s_light_bot4~regout )))))

	.dataa(\state.s_light_bot2~regout ),
	.datab(\state.s_light_bot4~regout ),
	.datac(\always0~0_combout ),
	.datad(\key_n~combout [3]),
	.cin(gnd),
	.combout(\Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~0 .lut_mask = 16'h0A0C;
defparam \Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N2
cycloneii_lcell_comb \Selector20~1 (
// Equation(s):
// \Selector20~1_combout  = (\Selector20~0_combout ) # ((\always0~0_combout  & \state.s_light_bot3~regout ))

	.dataa(\always0~0_combout ),
	.datab(vcc),
	.datac(\state.s_light_bot3~regout ),
	.datad(\Selector20~0_combout ),
	.cin(gnd),
	.combout(\Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~1 .lut_mask = 16'hFFA0;
defparam \Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y13_N3
cycloneii_lcell_ff \state.s_light_bot3 (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector20~1_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.s_light_bot3~regout ));

// Location: LCCOMB_X45_Y13_N12
cycloneii_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = (!\always0~0_combout  & ((\key_n~combout [3] & ((\state.s_light_bot3~regout ))) # (!\key_n~combout [3] & (\state.s_light_bot5~regout ))))

	.dataa(\state.s_light_bot5~regout ),
	.datab(\state.s_light_bot3~regout ),
	.datac(\always0~0_combout ),
	.datad(\key_n~combout [3]),
	.cin(gnd),
	.combout(\Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~0 .lut_mask = 16'h0C0A;
defparam \Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N0
cycloneii_lcell_comb \Selector21~1 (
// Equation(s):
// \Selector21~1_combout  = (\Selector21~0_combout ) # ((\always0~0_combout  & \state.s_light_bot4~regout ))

	.dataa(\always0~0_combout ),
	.datab(vcc),
	.datac(\state.s_light_bot4~regout ),
	.datad(\Selector21~0_combout ),
	.cin(gnd),
	.combout(\Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~1 .lut_mask = 16'hFFA0;
defparam \Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y13_N1
cycloneii_lcell_ff \state.s_light_bot4 (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector21~1_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.s_light_bot4~regout ));

// Location: LCCOMB_X46_Y13_N18
cycloneii_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = (!\always0~0_combout  & ((\key_n~combout [3] & (\state.s_light_bot5~regout )) # (!\key_n~combout [3] & ((\state.s_light_bot7~regout )))))

	.dataa(\key_n~combout [3]),
	.datab(\state.s_light_bot5~regout ),
	.datac(\state.s_light_bot7~regout ),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~0 .lut_mask = 16'h00D8;
defparam \Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N16
cycloneii_lcell_comb \Selector23~1 (
// Equation(s):
// \Selector23~1_combout  = (\Selector23~0_combout ) # ((\always0~0_combout  & \state.s_light_bot6~regout ))

	.dataa(vcc),
	.datab(\always0~0_combout ),
	.datac(\state.s_light_bot6~regout ),
	.datad(\Selector23~0_combout ),
	.cin(gnd),
	.combout(\Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~1 .lut_mask = 16'hFFC0;
defparam \Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y13_N17
cycloneii_lcell_ff \state.s_light_bot6 (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector23~1_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.s_light_bot6~regout ));

// Location: LCCOMB_X46_Y13_N0
cycloneii_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = (!\always0~0_combout  & ((\key_n~combout [3] & (\state.s_light_bot4~regout )) # (!\key_n~combout [3] & ((\state.s_light_bot6~regout )))))

	.dataa(\key_n~combout [3]),
	.datab(\state.s_light_bot4~regout ),
	.datac(\state.s_light_bot6~regout ),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~0 .lut_mask = 16'h00D8;
defparam \Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N28
cycloneii_lcell_comb \Selector22~1 (
// Equation(s):
// \Selector22~1_combout  = (\Selector22~0_combout ) # ((\always0~0_combout  & \state.s_light_bot5~regout ))

	.dataa(vcc),
	.datab(\always0~0_combout ),
	.datac(\state.s_light_bot5~regout ),
	.datad(\Selector22~0_combout ),
	.cin(gnd),
	.combout(\Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~1 .lut_mask = 16'hFFC0;
defparam \Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y13_N29
cycloneii_lcell_ff \state.s_light_bot5 (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector22~1_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.s_light_bot5~regout ));

// Location: LCCOMB_X44_Y11_N12
cycloneii_lcell_comb \Selector39~0 (
// Equation(s):
// \Selector39~0_combout  = (!\always0~0_combout  & ((\key_n~combout [3] & ((\state.s_light_top5~regout ))) # (!\key_n~combout [3] & (\state.s_light_top7~regout ))))

	.dataa(\state.s_light_top7~regout ),
	.datab(\state.s_light_top5~regout ),
	.datac(\key_n~combout [3]),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector39~0 .lut_mask = 16'h00CA;
defparam \Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N10
cycloneii_lcell_comb \Selector39~1 (
// Equation(s):
// \Selector39~1_combout  = (\Selector39~0_combout ) # ((\always0~0_combout  & \state.s_light_top6~regout ))

	.dataa(vcc),
	.datab(\always0~0_combout ),
	.datac(\state.s_light_top6~regout ),
	.datad(\Selector39~0_combout ),
	.cin(gnd),
	.combout(\Selector39~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector39~1 .lut_mask = 16'hFFC0;
defparam \Selector39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y11_N11
cycloneii_lcell_ff \state.s_light_top6 (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector39~1_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.s_light_top6~regout ));

// Location: LCCOMB_X44_Y11_N0
cycloneii_lcell_comb \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = (!\always0~0_combout  & ((\key_n~combout [3] & (\state.s_light_top4~regout )) # (!\key_n~combout [3] & ((\state.s_light_top6~regout )))))

	.dataa(\state.s_light_top4~regout ),
	.datab(\state.s_light_top6~regout ),
	.datac(\key_n~combout [3]),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector38~0 .lut_mask = 16'h00AC;
defparam \Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N18
cycloneii_lcell_comb \Selector38~1 (
// Equation(s):
// \Selector38~1_combout  = (\Selector38~0_combout ) # ((\always0~0_combout  & \state.s_light_top5~regout ))

	.dataa(vcc),
	.datab(\always0~0_combout ),
	.datac(\state.s_light_top5~regout ),
	.datad(\Selector38~0_combout ),
	.cin(gnd),
	.combout(\Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector38~1 .lut_mask = 16'hFFC0;
defparam \Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y11_N19
cycloneii_lcell_ff \state.s_light_top5 (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector38~1_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.s_light_top5~regout ));

// Location: LCCOMB_X45_Y12_N8
cycloneii_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (!\state.s_light_mid5~regout  & (!\state.s_light_bot5~regout  & !\state.s_light_top5~regout ))

	.dataa(vcc),
	.datab(\state.s_light_mid5~regout ),
	.datac(\state.s_light_bot5~regout ),
	.datad(\state.s_light_top5~regout ),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'h0003;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N26
cycloneii_lcell_comb \Selector9~4 (
// Equation(s):
// \Selector9~4_combout  = (!\state.s_light_top7~regout  & (!\state.s_light_mid7~regout  & !\state.s_light_bot7~regout ))

	.dataa(vcc),
	.datab(\state.s_light_top7~regout ),
	.datac(\state.s_light_mid7~regout ),
	.datad(\state.s_light_bot7~regout ),
	.cin(gnd),
	.combout(\Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~4 .lut_mask = 16'h0003;
defparam \Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N14
cycloneii_lcell_comb \Selector3~5 (
// Equation(s):
// \Selector3~5_combout  = (\WideOr4~4_combout  & (\WideOr4~2_combout  & (\Selector10~0_combout  & \Selector9~4_combout )))

	.dataa(\WideOr4~4_combout ),
	.datab(\WideOr4~2_combout ),
	.datac(\Selector10~0_combout ),
	.datad(\Selector9~4_combout ),
	.cin(gnd),
	.combout(\Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~5 .lut_mask = 16'h8000;
defparam \Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N0
cycloneii_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = (!\always0~0_combout  & ((\key_n~combout [3] & ((\state.s_light_mid1~regout ))) # (!\key_n~combout [3] & (\state.s_light_mid3~regout ))))

	.dataa(\state.s_light_mid3~regout ),
	.datab(\state.s_light_mid1~regout ),
	.datac(\key_n~combout [3]),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector27~0 .lut_mask = 16'h00CA;
defparam \Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N4
cycloneii_lcell_comb \Selector27~1 (
// Equation(s):
// \Selector27~1_combout  = (\Selector27~0_combout ) # ((\always0~0_combout  & \state.s_light_mid2~regout ))

	.dataa(vcc),
	.datab(\always0~0_combout ),
	.datac(\state.s_light_mid2~regout ),
	.datad(\Selector27~0_combout ),
	.cin(gnd),
	.combout(\Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector27~1 .lut_mask = 16'hFFC0;
defparam \Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y12_N5
cycloneii_lcell_ff \state.s_light_mid2 (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector27~1_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.s_light_mid2~regout ));

// Location: LCCOMB_X46_Y13_N30
cycloneii_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = (!\always0~0_combout  & ((\key_n~combout [3] & (\state.s_light_bot81~regout )) # (!\key_n~combout [3] & ((\state.s_light_mid2~regout )))))

	.dataa(\key_n~combout [3]),
	.datab(\state.s_light_bot81~regout ),
	.datac(\state.s_light_mid2~regout ),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector26~0 .lut_mask = 16'h00D8;
defparam \Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N2
cycloneii_lcell_comb \Selector26~1 (
// Equation(s):
// \Selector26~1_combout  = (\Selector26~0_combout ) # ((\always0~0_combout  & \state.s_light_mid1~regout ))

	.dataa(vcc),
	.datab(\always0~0_combout ),
	.datac(\state.s_light_mid1~regout ),
	.datad(\Selector26~0_combout ),
	.cin(gnd),
	.combout(\Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector26~1 .lut_mask = 16'hFFC0;
defparam \Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y13_N3
cycloneii_lcell_ff \state.s_light_mid1 (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector26~1_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.s_light_mid1~regout ));

// Location: LCCOMB_X42_Y11_N4
cycloneii_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = (!\key_n~combout [1] & !\state.s_idle~regout )

	.dataa(vcc),
	.datab(\key_n~combout [1]),
	.datac(vcc),
	.datad(\state.s_idle~regout ),
	.cin(gnd),
	.combout(\Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~0 .lut_mask = 16'h0033;
defparam \Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N6
cycloneii_lcell_comb \Selector18~1 (
// Equation(s):
// \Selector18~1_combout  = (!\always0~0_combout  & ((\key_n~combout [3] & ((\state.s_light_top81~regout ))) # (!\key_n~combout [3] & (\state.s_light_bot2~regout ))))

	.dataa(\state.s_light_bot2~regout ),
	.datab(\state.s_light_top81~regout ),
	.datac(\always0~0_combout ),
	.datad(\key_n~combout [3]),
	.cin(gnd),
	.combout(\Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~1 .lut_mask = 16'h0C0A;
defparam \Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N20
cycloneii_lcell_comb \Selector18~2 (
// Equation(s):
// \Selector18~2_combout  = (\Selector18~0_combout ) # ((\Selector18~1_combout ) # ((\always0~0_combout  & \state.s_light_bot1~regout )))

	.dataa(\always0~0_combout ),
	.datab(\Selector18~0_combout ),
	.datac(\state.s_light_bot1~regout ),
	.datad(\Selector18~1_combout ),
	.cin(gnd),
	.combout(\Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~2 .lut_mask = 16'hFFEC;
defparam \Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y13_N21
cycloneii_lcell_ff \state.s_light_bot1 (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector18~2_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.s_light_bot1~regout ));

// Location: LCCOMB_X45_Y12_N20
cycloneii_lcell_comb \Selector3~8 (
// Equation(s):
// \Selector3~8_combout  = (!\state.s_light_top1~regout  & (!\state.s_light_mid1~regout  & !\state.s_light_bot1~regout ))

	.dataa(vcc),
	.datab(\state.s_light_top1~regout ),
	.datac(\state.s_light_mid1~regout ),
	.datad(\state.s_light_bot1~regout ),
	.cin(gnd),
	.combout(\Selector3~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~8 .lut_mask = 16'h0003;
defparam \Selector3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N30
cycloneii_lcell_comb \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = (!\always0~0_combout  & ((\key_n~combout [3] & ((\state.s_light_top2~regout ))) # (!\key_n~combout [3] & (\state.s_light_top4~regout ))))

	.dataa(\state.s_light_top4~regout ),
	.datab(\state.s_light_top2~regout ),
	.datac(\key_n~combout [3]),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector36~0 .lut_mask = 16'h00CA;
defparam \Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N8
cycloneii_lcell_comb \Selector36~1 (
// Equation(s):
// \Selector36~1_combout  = (\Selector36~0_combout ) # ((\always0~0_combout  & \state.s_light_top3~regout ))

	.dataa(vcc),
	.datab(\always0~0_combout ),
	.datac(\state.s_light_top3~regout ),
	.datad(\Selector36~0_combout ),
	.cin(gnd),
	.combout(\Selector36~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector36~1 .lut_mask = 16'hFFC0;
defparam \Selector36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y11_N9
cycloneii_lcell_ff \state.s_light_top3 (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector36~1_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.s_light_top3~regout ));

// Location: LCCOMB_X44_Y12_N14
cycloneii_lcell_comb \Selector5~4 (
// Equation(s):
// \Selector5~4_combout  = (!\state.s_light_mid3~regout  & (!\state.s_light_bot3~regout  & !\state.s_light_top3~regout ))

	.dataa(\state.s_light_mid3~regout ),
	.datab(vcc),
	.datac(\state.s_light_bot3~regout ),
	.datad(\state.s_light_top3~regout ),
	.cin(gnd),
	.combout(\Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~4 .lut_mask = 16'h0005;
defparam \Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N28
cycloneii_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = (!\always0~0_combout  & ((\key_n~combout [3] & (\state.s_light_top3~regout )) # (!\key_n~combout [3] & ((\state.s_light_top5~regout )))))

	.dataa(\state.s_light_top3~regout ),
	.datab(\state.s_light_top5~regout ),
	.datac(\key_n~combout [3]),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector37~0 .lut_mask = 16'h00AC;
defparam \Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N6
cycloneii_lcell_comb \Selector37~1 (
// Equation(s):
// \Selector37~1_combout  = (\Selector37~0_combout ) # ((\always0~0_combout  & \state.s_light_top4~regout ))

	.dataa(vcc),
	.datab(\always0~0_combout ),
	.datac(\state.s_light_top4~regout ),
	.datad(\Selector37~0_combout ),
	.cin(gnd),
	.combout(\Selector37~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector37~1 .lut_mask = 16'hFFC0;
defparam \Selector37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y11_N7
cycloneii_lcell_ff \state.s_light_top4 (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector37~1_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.s_light_top4~regout ));

// Location: LCCOMB_X45_Y12_N28
cycloneii_lcell_comb \WideOr4~1 (
// Equation(s):
// \WideOr4~1_combout  = (!\state.s_light_mid4~regout  & (!\state.s_light_top4~regout  & !\state.s_light_bot4~regout ))

	.dataa(\state.s_light_mid4~regout ),
	.datab(vcc),
	.datac(\state.s_light_top4~regout ),
	.datad(\state.s_light_bot4~regout ),
	.cin(gnd),
	.combout(\WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr4~1 .lut_mask = 16'h0005;
defparam \WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N28
cycloneii_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\Selector3~4_combout  & (\Selector3~8_combout  & (\Selector5~4_combout  & \WideOr4~1_combout )))

	.dataa(\Selector3~4_combout ),
	.datab(\Selector3~8_combout ),
	.datac(\Selector5~4_combout ),
	.datad(\WideOr4~1_combout ),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'h8000;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N22
cycloneii_lcell_comb \Selector7~2 (
// Equation(s):
// \Selector7~2_combout  = (!\always0~0_combout  & ((!\Selector6~0_combout ) # (!\Selector3~5_combout )))

	.dataa(vcc),
	.datab(\Selector3~5_combout ),
	.datac(\always0~0_combout ),
	.datad(\Selector6~0_combout ),
	.cin(gnd),
	.combout(\Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~2 .lut_mask = 16'h030F;
defparam \Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N0
cycloneii_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = (\state.s_idle~regout  & (!\Selector7~2_combout  & ((\counter_reset~regout ) # (!\state.s_light_all~regout ))))

	.dataa(\state.s_idle~regout ),
	.datab(\state.s_light_all~regout ),
	.datac(\counter_reset~regout ),
	.datad(\Selector7~2_combout ),
	.cin(gnd),
	.combout(\Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = 16'h00A2;
defparam \Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y12_N1
cycloneii_lcell_ff counter_reset(
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector12~0_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter_reset~regout ));

// Location: LCCOMB_X44_Y14_N0
cycloneii_lcell_comb \counter[0]~32 (
// Equation(s):
// \counter[0]~32_combout  = counter[0] $ (VCC)
// \counter[0]~33  = CARRY(counter[0])

	.dataa(vcc),
	.datab(counter[0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\counter[0]~32_combout ),
	.cout(\counter[0]~33 ));
// synopsys translate_off
defparam \counter[0]~32 .lut_mask = 16'h33CC;
defparam \counter[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y14_N1
cycloneii_lcell_ff \counter[0] (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\counter[0]~32_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(!\counter_reset~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[0]));

// Location: LCCOMB_X44_Y14_N2
cycloneii_lcell_comb \counter[1]~34 (
// Equation(s):
// \counter[1]~34_combout  = (counter[1] & (!\counter[0]~33 )) # (!counter[1] & ((\counter[0]~33 ) # (GND)))
// \counter[1]~35  = CARRY((!\counter[0]~33 ) # (!counter[1]))

	.dataa(vcc),
	.datab(counter[1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[0]~33 ),
	.combout(\counter[1]~34_combout ),
	.cout(\counter[1]~35 ));
// synopsys translate_off
defparam \counter[1]~34 .lut_mask = 16'h3C3F;
defparam \counter[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y14_N3
cycloneii_lcell_ff \counter[1] (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\counter[1]~34_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(!\counter_reset~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[1]));

// Location: LCCOMB_X44_Y14_N4
cycloneii_lcell_comb \counter[2]~36 (
// Equation(s):
// \counter[2]~36_combout  = (counter[2] & (\counter[1]~35  $ (GND))) # (!counter[2] & (!\counter[1]~35  & VCC))
// \counter[2]~37  = CARRY((counter[2] & !\counter[1]~35 ))

	.dataa(vcc),
	.datab(counter[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[1]~35 ),
	.combout(\counter[2]~36_combout ),
	.cout(\counter[2]~37 ));
// synopsys translate_off
defparam \counter[2]~36 .lut_mask = 16'hC30C;
defparam \counter[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y14_N5
cycloneii_lcell_ff \counter[2] (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\counter[2]~36_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(!\counter_reset~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[2]));

// Location: LCCOMB_X44_Y14_N6
cycloneii_lcell_comb \counter[3]~38 (
// Equation(s):
// \counter[3]~38_combout  = (counter[3] & (!\counter[2]~37 )) # (!counter[3] & ((\counter[2]~37 ) # (GND)))
// \counter[3]~39  = CARRY((!\counter[2]~37 ) # (!counter[3]))

	.dataa(counter[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[2]~37 ),
	.combout(\counter[3]~38_combout ),
	.cout(\counter[3]~39 ));
// synopsys translate_off
defparam \counter[3]~38 .lut_mask = 16'h5A5F;
defparam \counter[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y14_N8
cycloneii_lcell_comb \counter[4]~40 (
// Equation(s):
// \counter[4]~40_combout  = (counter[4] & (\counter[3]~39  $ (GND))) # (!counter[4] & (!\counter[3]~39  & VCC))
// \counter[4]~41  = CARRY((counter[4] & !\counter[3]~39 ))

	.dataa(vcc),
	.datab(counter[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[3]~39 ),
	.combout(\counter[4]~40_combout ),
	.cout(\counter[4]~41 ));
// synopsys translate_off
defparam \counter[4]~40 .lut_mask = 16'hC30C;
defparam \counter[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y14_N9
cycloneii_lcell_ff \counter[4] (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\counter[4]~40_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(!\counter_reset~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[4]));

// Location: LCCOMB_X44_Y14_N10
cycloneii_lcell_comb \counter[5]~42 (
// Equation(s):
// \counter[5]~42_combout  = (counter[5] & (!\counter[4]~41 )) # (!counter[5] & ((\counter[4]~41 ) # (GND)))
// \counter[5]~43  = CARRY((!\counter[4]~41 ) # (!counter[5]))

	.dataa(counter[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[4]~41 ),
	.combout(\counter[5]~42_combout ),
	.cout(\counter[5]~43 ));
// synopsys translate_off
defparam \counter[5]~42 .lut_mask = 16'h5A5F;
defparam \counter[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y14_N14
cycloneii_lcell_comb \counter[7]~46 (
// Equation(s):
// \counter[7]~46_combout  = (counter[7] & (!\counter[6]~45 )) # (!counter[7] & ((\counter[6]~45 ) # (GND)))
// \counter[7]~47  = CARRY((!\counter[6]~45 ) # (!counter[7]))

	.dataa(vcc),
	.datab(counter[7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[6]~45 ),
	.combout(\counter[7]~46_combout ),
	.cout(\counter[7]~47 ));
// synopsys translate_off
defparam \counter[7]~46 .lut_mask = 16'h3C3F;
defparam \counter[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y14_N15
cycloneii_lcell_ff \counter[7] (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\counter[7]~46_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(!\counter_reset~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[7]));

// Location: LCCOMB_X44_Y14_N16
cycloneii_lcell_comb \counter[8]~48 (
// Equation(s):
// \counter[8]~48_combout  = (counter[8] & (\counter[7]~47  $ (GND))) # (!counter[8] & (!\counter[7]~47  & VCC))
// \counter[8]~49  = CARRY((counter[8] & !\counter[7]~47 ))

	.dataa(counter[8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[7]~47 ),
	.combout(\counter[8]~48_combout ),
	.cout(\counter[8]~49 ));
// synopsys translate_off
defparam \counter[8]~48 .lut_mask = 16'hA50A;
defparam \counter[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y14_N18
cycloneii_lcell_comb \counter[9]~50 (
// Equation(s):
// \counter[9]~50_combout  = (counter[9] & (!\counter[8]~49 )) # (!counter[9] & ((\counter[8]~49 ) # (GND)))
// \counter[9]~51  = CARRY((!\counter[8]~49 ) # (!counter[9]))

	.dataa(vcc),
	.datab(counter[9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[8]~49 ),
	.combout(\counter[9]~50_combout ),
	.cout(\counter[9]~51 ));
// synopsys translate_off
defparam \counter[9]~50 .lut_mask = 16'h3C3F;
defparam \counter[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y14_N19
cycloneii_lcell_ff \counter[9] (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\counter[9]~50_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(!\counter_reset~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[9]));

// Location: LCCOMB_X44_Y14_N20
cycloneii_lcell_comb \counter[10]~52 (
// Equation(s):
// \counter[10]~52_combout  = (counter[10] & (\counter[9]~51  $ (GND))) # (!counter[10] & (!\counter[9]~51  & VCC))
// \counter[10]~53  = CARRY((counter[10] & !\counter[9]~51 ))

	.dataa(counter[10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[9]~51 ),
	.combout(\counter[10]~52_combout ),
	.cout(\counter[10]~53 ));
// synopsys translate_off
defparam \counter[10]~52 .lut_mask = 16'hA50A;
defparam \counter[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y14_N22
cycloneii_lcell_comb \counter[11]~54 (
// Equation(s):
// \counter[11]~54_combout  = (counter[11] & (!\counter[10]~53 )) # (!counter[11] & ((\counter[10]~53 ) # (GND)))
// \counter[11]~55  = CARRY((!\counter[10]~53 ) # (!counter[11]))

	.dataa(vcc),
	.datab(counter[11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[10]~53 ),
	.combout(\counter[11]~54_combout ),
	.cout(\counter[11]~55 ));
// synopsys translate_off
defparam \counter[11]~54 .lut_mask = 16'h3C3F;
defparam \counter[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y14_N23
cycloneii_lcell_ff \counter[11] (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\counter[11]~54_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(!\counter_reset~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[11]));

// Location: LCCOMB_X44_Y14_N24
cycloneii_lcell_comb \counter[12]~56 (
// Equation(s):
// \counter[12]~56_combout  = (counter[12] & (\counter[11]~55  $ (GND))) # (!counter[12] & (!\counter[11]~55  & VCC))
// \counter[12]~57  = CARRY((counter[12] & !\counter[11]~55 ))

	.dataa(counter[12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[11]~55 ),
	.combout(\counter[12]~56_combout ),
	.cout(\counter[12]~57 ));
// synopsys translate_off
defparam \counter[12]~56 .lut_mask = 16'hA50A;
defparam \counter[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y14_N26
cycloneii_lcell_comb \counter[13]~58 (
// Equation(s):
// \counter[13]~58_combout  = (counter[13] & (!\counter[12]~57 )) # (!counter[13] & ((\counter[12]~57 ) # (GND)))
// \counter[13]~59  = CARRY((!\counter[12]~57 ) # (!counter[13]))

	.dataa(vcc),
	.datab(counter[13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[12]~57 ),
	.combout(\counter[13]~58_combout ),
	.cout(\counter[13]~59 ));
// synopsys translate_off
defparam \counter[13]~58 .lut_mask = 16'h3C3F;
defparam \counter[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y14_N27
cycloneii_lcell_ff \counter[13] (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\counter[13]~58_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(!\counter_reset~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[13]));

// Location: LCCOMB_X44_Y14_N28
cycloneii_lcell_comb \counter[14]~60 (
// Equation(s):
// \counter[14]~60_combout  = (counter[14] & (\counter[13]~59  $ (GND))) # (!counter[14] & (!\counter[13]~59  & VCC))
// \counter[14]~61  = CARRY((counter[14] & !\counter[13]~59 ))

	.dataa(vcc),
	.datab(counter[14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[13]~59 ),
	.combout(\counter[14]~60_combout ),
	.cout(\counter[14]~61 ));
// synopsys translate_off
defparam \counter[14]~60 .lut_mask = 16'hC30C;
defparam \counter[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y13_N25
cycloneii_lcell_ff \counter[14] (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\counter[14]~60_combout ),
	.aclr(!\key_n~combout [0]),
	.sclr(!\counter_reset~regout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[14]));

// Location: LCCOMB_X44_Y14_N30
cycloneii_lcell_comb \counter[15]~62 (
// Equation(s):
// \counter[15]~62_combout  = (counter[15] & (!\counter[14]~61 )) # (!counter[15] & ((\counter[14]~61 ) # (GND)))
// \counter[15]~63  = CARRY((!\counter[14]~61 ) # (!counter[15]))

	.dataa(vcc),
	.datab(counter[15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[14]~61 ),
	.combout(\counter[15]~62_combout ),
	.cout(\counter[15]~63 ));
// synopsys translate_off
defparam \counter[15]~62 .lut_mask = 16'h3C3F;
defparam \counter[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X43_Y13_N29
cycloneii_lcell_ff \counter[15] (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\counter[15]~62_combout ),
	.aclr(!\key_n~combout [0]),
	.sclr(!\counter_reset~regout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[15]));

// Location: LCCOMB_X44_Y13_N0
cycloneii_lcell_comb \counter[16]~64 (
// Equation(s):
// \counter[16]~64_combout  = (counter[16] & (\counter[15]~63  $ (GND))) # (!counter[16] & (!\counter[15]~63  & VCC))
// \counter[16]~65  = CARRY((counter[16] & !\counter[15]~63 ))

	.dataa(vcc),
	.datab(counter[16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[15]~63 ),
	.combout(\counter[16]~64_combout ),
	.cout(\counter[16]~65 ));
// synopsys translate_off
defparam \counter[16]~64 .lut_mask = 16'hC30C;
defparam \counter[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y13_N1
cycloneii_lcell_ff \counter[16] (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\counter[16]~64_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(!\counter_reset~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[16]));

// Location: LCCOMB_X44_Y13_N2
cycloneii_lcell_comb \counter[17]~66 (
// Equation(s):
// \counter[17]~66_combout  = (counter[17] & (!\counter[16]~65 )) # (!counter[17] & ((\counter[16]~65 ) # (GND)))
// \counter[17]~67  = CARRY((!\counter[16]~65 ) # (!counter[17]))

	.dataa(vcc),
	.datab(counter[17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[16]~65 ),
	.combout(\counter[17]~66_combout ),
	.cout(\counter[17]~67 ));
// synopsys translate_off
defparam \counter[17]~66 .lut_mask = 16'h3C3F;
defparam \counter[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y13_N3
cycloneii_lcell_ff \counter[17] (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\counter[17]~66_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(!\counter_reset~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[17]));

// Location: LCCOMB_X44_Y13_N4
cycloneii_lcell_comb \counter[18]~68 (
// Equation(s):
// \counter[18]~68_combout  = (counter[18] & (\counter[17]~67  $ (GND))) # (!counter[18] & (!\counter[17]~67  & VCC))
// \counter[18]~69  = CARRY((counter[18] & !\counter[17]~67 ))

	.dataa(vcc),
	.datab(counter[18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[17]~67 ),
	.combout(\counter[18]~68_combout ),
	.cout(\counter[18]~69 ));
// synopsys translate_off
defparam \counter[18]~68 .lut_mask = 16'hC30C;
defparam \counter[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y13_N5
cycloneii_lcell_ff \counter[18] (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\counter[18]~68_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(!\counter_reset~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[18]));

// Location: LCCOMB_X44_Y13_N8
cycloneii_lcell_comb \counter[20]~72 (
// Equation(s):
// \counter[20]~72_combout  = (counter[20] & (\counter[19]~71  $ (GND))) # (!counter[20] & (!\counter[19]~71  & VCC))
// \counter[20]~73  = CARRY((counter[20] & !\counter[19]~71 ))

	.dataa(vcc),
	.datab(counter[20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[19]~71 ),
	.combout(\counter[20]~72_combout ),
	.cout(\counter[20]~73 ));
// synopsys translate_off
defparam \counter[20]~72 .lut_mask = 16'hC30C;
defparam \counter[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y13_N9
cycloneii_lcell_ff \counter[20] (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\counter[20]~72_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(!\counter_reset~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[20]));

// Location: LCCOMB_X44_Y13_N10
cycloneii_lcell_comb \counter[21]~74 (
// Equation(s):
// \counter[21]~74_combout  = (counter[21] & (!\counter[20]~73 )) # (!counter[21] & ((\counter[20]~73 ) # (GND)))
// \counter[21]~75  = CARRY((!\counter[20]~73 ) # (!counter[21]))

	.dataa(counter[21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[20]~73 ),
	.combout(\counter[21]~74_combout ),
	.cout(\counter[21]~75 ));
// synopsys translate_off
defparam \counter[21]~74 .lut_mask = 16'h5A5F;
defparam \counter[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y13_N12
cycloneii_lcell_comb \counter[22]~76 (
// Equation(s):
// \counter[22]~76_combout  = (counter[22] & (\counter[21]~75  $ (GND))) # (!counter[22] & (!\counter[21]~75  & VCC))
// \counter[22]~77  = CARRY((counter[22] & !\counter[21]~75 ))

	.dataa(counter[22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[21]~75 ),
	.combout(\counter[22]~76_combout ),
	.cout(\counter[22]~77 ));
// synopsys translate_off
defparam \counter[22]~76 .lut_mask = 16'hA50A;
defparam \counter[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y13_N14
cycloneii_lcell_comb \counter[23]~78 (
// Equation(s):
// \counter[23]~78_combout  = (counter[23] & (!\counter[22]~77 )) # (!counter[23] & ((\counter[22]~77 ) # (GND)))
// \counter[23]~79  = CARRY((!\counter[22]~77 ) # (!counter[23]))

	.dataa(vcc),
	.datab(counter[23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[22]~77 ),
	.combout(\counter[23]~78_combout ),
	.cout(\counter[23]~79 ));
// synopsys translate_off
defparam \counter[23]~78 .lut_mask = 16'h3C3F;
defparam \counter[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y13_N15
cycloneii_lcell_ff \counter[23] (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\counter[23]~78_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(!\counter_reset~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[23]));

// Location: LCCOMB_X44_Y13_N18
cycloneii_lcell_comb \counter[25]~82 (
// Equation(s):
// \counter[25]~82_combout  = (counter[25] & (!\counter[24]~81 )) # (!counter[25] & ((\counter[24]~81 ) # (GND)))
// \counter[25]~83  = CARRY((!\counter[24]~81 ) # (!counter[25]))

	.dataa(vcc),
	.datab(counter[25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[24]~81 ),
	.combout(\counter[25]~82_combout ),
	.cout(\counter[25]~83 ));
// synopsys translate_off
defparam \counter[25]~82 .lut_mask = 16'h3C3F;
defparam \counter[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y13_N19
cycloneii_lcell_ff \counter[25] (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\counter[25]~82_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(!\counter_reset~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[25]));

// Location: LCCOMB_X44_Y13_N20
cycloneii_lcell_comb \counter[26]~84 (
// Equation(s):
// \counter[26]~84_combout  = (counter[26] & (\counter[25]~83  $ (GND))) # (!counter[26] & (!\counter[25]~83  & VCC))
// \counter[26]~85  = CARRY((counter[26] & !\counter[25]~83 ))

	.dataa(counter[26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[25]~83 ),
	.combout(\counter[26]~84_combout ),
	.cout(\counter[26]~85 ));
// synopsys translate_off
defparam \counter[26]~84 .lut_mask = 16'hA50A;
defparam \counter[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y13_N21
cycloneii_lcell_ff \counter[26] (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\counter[26]~84_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(!\counter_reset~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[26]));

// Location: LCCOMB_X43_Y13_N26
cycloneii_lcell_comb \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = (!counter[24] & (!counter[25] & (!counter[23] & !counter[26])))

	.dataa(counter[24]),
	.datab(counter[25]),
	.datac(counter[23]),
	.datad(counter[26]),
	.cin(gnd),
	.combout(\LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~6 .lut_mask = 16'h0001;
defparam \LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y13_N22
cycloneii_lcell_comb \counter[27]~86 (
// Equation(s):
// \counter[27]~86_combout  = (counter[27] & (!\counter[26]~85 )) # (!counter[27] & ((\counter[26]~85 ) # (GND)))
// \counter[27]~87  = CARRY((!\counter[26]~85 ) # (!counter[27]))

	.dataa(vcc),
	.datab(counter[27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[26]~85 ),
	.combout(\counter[27]~86_combout ),
	.cout(\counter[27]~87 ));
// synopsys translate_off
defparam \counter[27]~86 .lut_mask = 16'h3C3F;
defparam \counter[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y13_N23
cycloneii_lcell_ff \counter[27] (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\counter[27]~86_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(!\counter_reset~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[27]));

// Location: LCCOMB_X44_Y13_N24
cycloneii_lcell_comb \counter[28]~88 (
// Equation(s):
// \counter[28]~88_combout  = (counter[28] & (\counter[27]~87  $ (GND))) # (!counter[28] & (!\counter[27]~87  & VCC))
// \counter[28]~89  = CARRY((counter[28] & !\counter[27]~87 ))

	.dataa(counter[28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[27]~87 ),
	.combout(\counter[28]~88_combout ),
	.cout(\counter[28]~89 ));
// synopsys translate_off
defparam \counter[28]~88 .lut_mask = 16'hA50A;
defparam \counter[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y13_N25
cycloneii_lcell_ff \counter[28] (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\counter[28]~88_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(!\counter_reset~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[28]));

// Location: LCCOMB_X44_Y13_N26
cycloneii_lcell_comb \counter[29]~90 (
// Equation(s):
// \counter[29]~90_combout  = (counter[29] & (!\counter[28]~89 )) # (!counter[29] & ((\counter[28]~89 ) # (GND)))
// \counter[29]~91  = CARRY((!\counter[28]~89 ) # (!counter[29]))

	.dataa(vcc),
	.datab(counter[29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[28]~89 ),
	.combout(\counter[29]~90_combout ),
	.cout(\counter[29]~91 ));
// synopsys translate_off
defparam \counter[29]~90 .lut_mask = 16'h3C3F;
defparam \counter[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y13_N27
cycloneii_lcell_ff \counter[29] (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\counter[29]~90_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(!\counter_reset~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[29]));

// Location: LCFF_X44_Y13_N29
cycloneii_lcell_ff \counter[30] (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\counter[30]~92_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(!\counter_reset~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[30]));

// Location: LCCOMB_X43_Y13_N20
cycloneii_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_combout  = (!counter[29] & (!counter[27] & (!counter[28] & !counter[30])))

	.dataa(counter[29]),
	.datab(counter[27]),
	.datac(counter[28]),
	.datad(counter[30]),
	.cin(gnd),
	.combout(\LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~7 .lut_mask = 16'h0001;
defparam \LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y13_N11
cycloneii_lcell_ff \counter[21] (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\counter[21]~74_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(!\counter_reset~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[21]));

// Location: LCFF_X44_Y13_N13
cycloneii_lcell_ff \counter[22] (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\counter[22]~76_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(!\counter_reset~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[22]));

// Location: LCCOMB_X43_Y13_N12
cycloneii_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = (!counter[19] & (!counter[20] & (!counter[21] & !counter[22])))

	.dataa(counter[19]),
	.datab(counter[20]),
	.datac(counter[21]),
	.datad(counter[22]),
	.cin(gnd),
	.combout(\LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~5 .lut_mask = 16'h0001;
defparam \LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N22
cycloneii_lcell_comb \LessThan0~8 (
// Equation(s):
// \LessThan0~8_combout  = (\LessThan0~4_combout  & (\LessThan0~6_combout  & (\LessThan0~7_combout  & \LessThan0~5_combout )))

	.dataa(\LessThan0~4_combout ),
	.datab(\LessThan0~6_combout ),
	.datac(\LessThan0~7_combout ),
	.datad(\LessThan0~5_combout ),
	.cin(gnd),
	.combout(\LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~8 .lut_mask = 16'h8000;
defparam \LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y14_N25
cycloneii_lcell_ff \counter[12] (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\counter[12]~56_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(!\counter_reset~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[12]));

// Location: LCCOMB_X45_Y13_N4
cycloneii_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (!counter[14] & (!counter[12] & (!counter[11] & !counter[13])))

	.dataa(counter[14]),
	.datab(counter[12]),
	.datac(counter[11]),
	.datad(counter[13]),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'h0001;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y14_N7
cycloneii_lcell_ff \counter[3] (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\counter[3]~38_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(!\counter_reset~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[3]));

// Location: LCFF_X44_Y14_N11
cycloneii_lcell_ff \counter[5] (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\counter[5]~42_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(!\counter_reset~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[5]));

// Location: LCCOMB_X45_Y14_N18
cycloneii_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ((!counter[4] & (!counter[3] & !counter[2]))) # (!counter[5])

	.dataa(counter[4]),
	.datab(counter[3]),
	.datac(counter[2]),
	.datad(counter[5]),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'h01FF;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y14_N17
cycloneii_lcell_ff \counter[8] (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\counter[8]~48_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(!\counter_reset~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[8]));

// Location: LCFF_X44_Y14_N21
cycloneii_lcell_ff \counter[10] (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\counter[10]~52_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(!\counter_reset~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[10]));

// Location: LCCOMB_X45_Y14_N20
cycloneii_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (!counter[7] & (!counter[8] & (!counter[10] & !counter[9])))

	.dataa(counter[7]),
	.datab(counter[8]),
	.datac(counter[10]),
	.datad(counter[9]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h0001;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N26
cycloneii_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = (\LessThan0~1_combout  & (\LessThan0~0_combout  & ((\LessThan0~2_combout ) # (!counter[6]))))

	.dataa(counter[6]),
	.datab(\LessThan0~1_combout ),
	.datac(\LessThan0~2_combout ),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = 16'hC400;
defparam \LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N16
cycloneii_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = ((!counter[31] & (\LessThan0~8_combout  & \LessThan0~3_combout ))) # (!\counter_reset~regout )

	.dataa(counter[31]),
	.datab(\counter_reset~regout ),
	.datac(\LessThan0~8_combout ),
	.datad(\LessThan0~3_combout ),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'h7333;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N6
cycloneii_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = (!\always0~0_combout  & ((\key_n~combout [3] & ((\state.s_light_bot6~regout ))) # (!\key_n~combout [3] & (\state.s_light_bot81~regout ))))

	.dataa(\key_n~combout [3]),
	.datab(\state.s_light_bot81~regout ),
	.datac(\state.s_light_bot6~regout ),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector24~0 .lut_mask = 16'h00E4;
defparam \Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N22
cycloneii_lcell_comb \Selector24~1 (
// Equation(s):
// \Selector24~1_combout  = (\Selector24~0_combout ) # ((\always0~0_combout  & \state.s_light_bot7~regout ))

	.dataa(vcc),
	.datab(\always0~0_combout ),
	.datac(\state.s_light_bot7~regout ),
	.datad(\Selector24~0_combout ),
	.cin(gnd),
	.combout(\Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector24~1 .lut_mask = 16'hFFC0;
defparam \Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y13_N23
cycloneii_lcell_ff \state.s_light_bot7 (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector24~1_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.s_light_bot7~regout ));

// Location: LCCOMB_X46_Y13_N12
cycloneii_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = (!\always0~0_combout  & ((\key_n~combout [3] & (\state.s_light_bot7~regout )) # (!\key_n~combout [3] & ((\state.s_light_mid1~regout )))))

	.dataa(\key_n~combout [3]),
	.datab(\state.s_light_bot7~regout ),
	.datac(\state.s_light_mid1~regout ),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector25~0 .lut_mask = 16'h00D8;
defparam \Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N26
cycloneii_lcell_comb \Selector25~1 (
// Equation(s):
// \Selector25~1_combout  = (\state.s_light_bot82~regout ) # (\Selector25~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\state.s_light_bot82~regout ),
	.datad(\Selector25~0_combout ),
	.cin(gnd),
	.combout(\Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector25~1 .lut_mask = 16'hFFF0;
defparam \Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y13_N27
cycloneii_lcell_ff \state.s_light_bot81 (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector25~1_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.s_light_bot81~regout ));

// Location: LCCOMB_X46_Y13_N24
cycloneii_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (\state.s_light_bot81~regout  & \always0~0_combout )

	.dataa(vcc),
	.datab(\state.s_light_bot81~regout ),
	.datac(vcc),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'hCC00;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y13_N25
cycloneii_lcell_ff \state.s_light_bot82 (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector15~0_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.s_light_bot82~regout ));

// Location: LCCOMB_X46_Y11_N10
cycloneii_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\state.s_light_bot82~regout ) # ((\state.s_light_all~regout  & (\vert_1~regout  & !\key_n~combout [2])))

	.dataa(\state.s_light_all~regout ),
	.datab(\state.s_light_bot82~regout ),
	.datac(\vert_1~regout ),
	.datad(\key_n~combout [2]),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hCCEC;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N2
cycloneii_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (!\state.s_light_top1~regout  & (!\state.s_light_top4~regout  & (!\state.s_light_top2~regout  & !\state.s_light_top3~regout )))

	.dataa(\state.s_light_top1~regout ),
	.datab(\state.s_light_top4~regout ),
	.datac(\state.s_light_top2~regout ),
	.datad(\state.s_light_top3~regout ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'h0001;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N4
cycloneii_lcell_comb \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = (!\state.s_light_top6~regout  & (!\state.s_light_top5~regout  & (!\state.s_light_top7~regout  & !\state.s_light_top81~regout )))

	.dataa(\state.s_light_top6~regout ),
	.datab(\state.s_light_top5~regout ),
	.datac(\state.s_light_top7~regout ),
	.datad(\state.s_light_top81~regout ),
	.cin(gnd),
	.combout(\Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~2 .lut_mask = 16'h0001;
defparam \Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y12_N18
cycloneii_lcell_comb \WideOr1~1 (
// Equation(s):
// \WideOr1~1_combout  = (!\state.s_light_mid6~regout  & (!\state.s_light_mid81~regout  & (!\state.s_light_mid5~regout  & !\state.s_light_mid7~regout )))

	.dataa(\state.s_light_mid6~regout ),
	.datab(\state.s_light_mid81~regout ),
	.datac(\state.s_light_mid5~regout ),
	.datad(\state.s_light_mid7~regout ),
	.cin(gnd),
	.combout(\WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr1~1 .lut_mask = 16'h0001;
defparam \WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N0
cycloneii_lcell_comb \Selector0~3 (
// Equation(s):
// \Selector0~3_combout  = (((!\WideOr1~1_combout ) # (!\Selector0~2_combout )) # (!\Selector0~1_combout )) # (!\WideOr1~0_combout )

	.dataa(\WideOr1~0_combout ),
	.datab(\Selector0~1_combout ),
	.datac(\Selector0~2_combout ),
	.datad(\WideOr1~1_combout ),
	.cin(gnd),
	.combout(\Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~3 .lut_mask = 16'h7FFF;
defparam \Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y12_N22
cycloneii_lcell_comb \Selector0~4 (
// Equation(s):
// \Selector0~4_combout  = (\always0~0_combout  & (((\Selector0~3_combout )))) # (!\always0~0_combout  & (\vert_1~regout  & ((\Selector0~3_combout ) # (!\WideOr0~3_combout ))))

	.dataa(\WideOr0~3_combout ),
	.datab(\vert_1~regout ),
	.datac(\Selector0~3_combout ),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~4 .lut_mask = 16'hF0C4;
defparam \Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y12_N16
cycloneii_lcell_comb \Selector0~5 (
// Equation(s):
// \Selector0~5_combout  = (\state.s_light_mid82~regout ) # ((\Selector0~0_combout ) # (\Selector0~4_combout ))

	.dataa(\state.s_light_mid82~regout ),
	.datab(vcc),
	.datac(\Selector0~0_combout ),
	.datad(\Selector0~4_combout ),
	.cin(gnd),
	.combout(\Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~5 .lut_mask = 16'hFFFA;
defparam \Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y12_N17
cycloneii_lcell_ff vert_1(
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector0~5_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vert_1~regout ));

// Location: LCCOMB_X42_Y11_N2
cycloneii_lcell_comb \Selector11~4 (
// Equation(s):
// \Selector11~4_combout  = (\state.s_light_all~regout  & !\key_n~combout [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\state.s_light_all~regout ),
	.datad(\key_n~combout [2]),
	.cin(gnd),
	.combout(\Selector11~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~4 .lut_mask = 16'h00F0;
defparam \Selector11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y12_N28
cycloneii_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = (!\always0~0_combout  & ((\key_n~combout [3] & (\state.s_light_mid3~regout )) # (!\key_n~combout [3] & ((\state.s_light_mid5~regout )))))

	.dataa(\key_n~combout [3]),
	.datab(\state.s_light_mid3~regout ),
	.datac(\state.s_light_mid5~regout ),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector29~0 .lut_mask = 16'h00D8;
defparam \Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y12_N2
cycloneii_lcell_comb \Selector29~1 (
// Equation(s):
// \Selector29~1_combout  = (\Selector29~0_combout ) # ((\always0~0_combout  & \state.s_light_mid4~regout ))

	.dataa(vcc),
	.datab(\always0~0_combout ),
	.datac(\state.s_light_mid4~regout ),
	.datad(\Selector29~0_combout ),
	.cin(gnd),
	.combout(\Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector29~1 .lut_mask = 16'hFFC0;
defparam \Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y12_N3
cycloneii_lcell_ff \state.s_light_mid4 (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector29~1_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.s_light_mid4~regout ));

// Location: LCCOMB_X44_Y12_N2
cycloneii_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = (!\always0~0_combout  & ((\key_n~combout [3] & ((\state.s_light_mid2~regout ))) # (!\key_n~combout [3] & (\state.s_light_mid4~regout ))))

	.dataa(\key_n~combout [3]),
	.datab(\state.s_light_mid4~regout ),
	.datac(\state.s_light_mid2~regout ),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector28~0 .lut_mask = 16'h00E4;
defparam \Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N16
cycloneii_lcell_comb \Selector28~1 (
// Equation(s):
// \Selector28~1_combout  = (\Selector28~0_combout ) # ((\always0~0_combout  & \state.s_light_mid3~regout ))

	.dataa(vcc),
	.datab(\always0~0_combout ),
	.datac(\state.s_light_mid3~regout ),
	.datad(\Selector28~0_combout ),
	.cin(gnd),
	.combout(\Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector28~1 .lut_mask = 16'hFFC0;
defparam \Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y12_N17
cycloneii_lcell_ff \state.s_light_mid3 (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector28~1_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.s_light_mid3~regout ));

// Location: LCCOMB_X45_Y12_N16
cycloneii_lcell_comb \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = (!\state.s_light_mid4~regout  & (!\state.s_light_mid2~regout  & (!\state.s_light_mid1~regout  & !\state.s_light_mid3~regout )))

	.dataa(\state.s_light_mid4~regout ),
	.datab(\state.s_light_mid2~regout ),
	.datac(\state.s_light_mid1~regout ),
	.datad(\state.s_light_mid3~regout ),
	.cin(gnd),
	.combout(\WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr1~0 .lut_mask = 16'h0001;
defparam \WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N10
cycloneii_lcell_comb \WideOr1~2 (
// Equation(s):
// \WideOr1~2_combout  = (\WideOr1~0_combout  & \WideOr1~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\WideOr1~0_combout ),
	.datad(\WideOr1~1_combout ),
	.cin(gnd),
	.combout(\WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr1~2 .lut_mask = 16'hF000;
defparam \WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N8
cycloneii_lcell_comb \WideOr0~2 (
// Equation(s):
// \WideOr0~2_combout  = (!\state.s_light_bot6~regout  & (!\state.s_light_bot7~regout  & (!\state.s_light_bot81~regout  & !\state.s_light_bot5~regout )))

	.dataa(\state.s_light_bot6~regout ),
	.datab(\state.s_light_bot7~regout ),
	.datac(\state.s_light_bot81~regout ),
	.datad(\state.s_light_bot5~regout ),
	.cin(gnd),
	.combout(\WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~2 .lut_mask = 16'h0001;
defparam \WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N12
cycloneii_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (((!\WideOr0~2_combout ) # (!\Selector0~2_combout )) # (!\Selector0~1_combout )) # (!\WideOr0~1_combout )

	.dataa(\WideOr0~1_combout ),
	.datab(\Selector0~1_combout ),
	.datac(\Selector0~2_combout ),
	.datad(\WideOr0~2_combout ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'h7FFF;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N22
cycloneii_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = (\always0~0_combout  & (((\Selector1~0_combout )))) # (!\always0~0_combout  & (\vert_2~regout  & ((\Selector1~0_combout ) # (!\WideOr1~2_combout ))))

	.dataa(\vert_2~regout ),
	.datab(\WideOr1~2_combout ),
	.datac(\Selector1~0_combout ),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~1 .lut_mask = 16'hF0A2;
defparam \Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N24
cycloneii_lcell_comb \Selector1~2 (
// Equation(s):
// \Selector1~2_combout  = ((\Selector1~1_combout ) # ((\Selector11~4_combout  & \vert_2~regout ))) # (!\WideOr2~2_combout )

	.dataa(\WideOr2~2_combout ),
	.datab(\Selector11~4_combout ),
	.datac(\vert_2~regout ),
	.datad(\Selector1~1_combout ),
	.cin(gnd),
	.combout(\Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~2 .lut_mask = 16'hFFD5;
defparam \Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y11_N25
cycloneii_lcell_ff vert_2(
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector1~2_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vert_2~regout ));

// Location: LCCOMB_X45_Y13_N22
cycloneii_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = (!\always0~0_combout  & ((\key_n~combout [3] & (\state.s_light_bot1~regout )) # (!\key_n~combout [3] & ((\state.s_light_bot3~regout )))))

	.dataa(\state.s_light_bot1~regout ),
	.datab(\state.s_light_bot3~regout ),
	.datac(\always0~0_combout ),
	.datad(\key_n~combout [3]),
	.cin(gnd),
	.combout(\Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~0 .lut_mask = 16'h0A0C;
defparam \Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y13_N10
cycloneii_lcell_comb \Selector19~1 (
// Equation(s):
// \Selector19~1_combout  = (\Selector19~0_combout ) # ((\always0~0_combout  & \state.s_light_bot2~regout ))

	.dataa(\always0~0_combout ),
	.datab(vcc),
	.datac(\state.s_light_bot2~regout ),
	.datad(\Selector19~0_combout ),
	.cin(gnd),
	.combout(\Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~1 .lut_mask = 16'hFFA0;
defparam \Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y13_N11
cycloneii_lcell_ff \state.s_light_bot2 (
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector19~1_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.s_light_bot2~regout ));

// Location: LCCOMB_X45_Y13_N14
cycloneii_lcell_comb \WideOr0~1 (
// Equation(s):
// \WideOr0~1_combout  = (!\state.s_light_bot1~regout  & (!\state.s_light_bot4~regout  & (!\state.s_light_bot3~regout  & !\state.s_light_bot2~regout )))

	.dataa(\state.s_light_bot1~regout ),
	.datab(\state.s_light_bot4~regout ),
	.datac(\state.s_light_bot3~regout ),
	.datad(\state.s_light_bot2~regout ),
	.cin(gnd),
	.combout(\WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~1 .lut_mask = 16'h0001;
defparam \WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N26
cycloneii_lcell_comb \WideOr0~3 (
// Equation(s):
// \WideOr0~3_combout  = (\WideOr0~1_combout  & \WideOr0~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\WideOr0~1_combout ),
	.datad(\WideOr0~2_combout ),
	.cin(gnd),
	.combout(\WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~3 .lut_mask = 16'hF000;
defparam \WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N14
cycloneii_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = (\WideOr1~2_combout  & (\WideOr0~3_combout  & ((!\Selector11~4_combout ) # (!\vert_3~regout ))))

	.dataa(\vert_3~regout ),
	.datab(\Selector11~4_combout ),
	.datac(\WideOr1~2_combout ),
	.datad(\WideOr0~3_combout ),
	.cin(gnd),
	.combout(\Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~1 .lut_mask = 16'h7000;
defparam \Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N28
cycloneii_lcell_comb \Selector2~2 (
// Equation(s):
// \Selector2~2_combout  = (\Selector2~1_combout  & ((\always0~0_combout ) # ((\Selector0~1_combout  & \Selector0~2_combout ))))

	.dataa(\Selector0~1_combout ),
	.datab(\Selector0~2_combout ),
	.datac(\Selector2~1_combout ),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~2 .lut_mask = 16'hF080;
defparam \Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N24
cycloneii_lcell_comb \Selector2~3 (
// Equation(s):
// \Selector2~3_combout  = (\Selector2~0_combout ) # ((!\Selector2~2_combout  & ((\always0~0_combout ) # (\vert_3~regout ))))

	.dataa(\Selector2~0_combout ),
	.datab(\always0~0_combout ),
	.datac(\vert_3~regout ),
	.datad(\Selector2~2_combout ),
	.cin(gnd),
	.combout(\Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~3 .lut_mask = 16'hAAFE;
defparam \Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y11_N25
cycloneii_lcell_ff vert_3(
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector2~3_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\vert_3~regout ));

// Location: LCCOMB_X44_Y12_N10
cycloneii_lcell_comb \Selector3~4 (
// Equation(s):
// \Selector3~4_combout  = (!\state.s_light_mid2~regout  & (!\state.s_light_top2~regout  & !\state.s_light_bot2~regout ))

	.dataa(vcc),
	.datab(\state.s_light_mid2~regout ),
	.datac(\state.s_light_top2~regout ),
	.datad(\state.s_light_bot2~regout ),
	.cin(gnd),
	.combout(\Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~4 .lut_mask = 16'h0003;
defparam \Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N6
cycloneii_lcell_comb \Selector3~9 (
// Equation(s):
// \Selector3~9_combout  = (\WideOr4~1_combout  & (\Selector3~5_combout  & \Selector5~4_combout ))

	.dataa(vcc),
	.datab(\WideOr4~1_combout ),
	.datac(\Selector3~5_combout ),
	.datad(\Selector5~4_combout ),
	.cin(gnd),
	.combout(\Selector3~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~9 .lut_mask = 16'hC000;
defparam \Selector3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y12_N0
cycloneii_lcell_comb \Selector3~10 (
// Equation(s):
// \Selector3~10_combout  = (\Selector3~4_combout  & (\Selector3~9_combout  & ((\Selector3~8_combout ) # (\always0~0_combout ))))

	.dataa(\Selector3~8_combout ),
	.datab(\Selector3~4_combout ),
	.datac(\Selector3~9_combout ),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\Selector3~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~10 .lut_mask = 16'hC080;
defparam \Selector3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y12_N14
cycloneii_lcell_comb \Selector3~11 (
// Equation(s):
// \Selector3~11_combout  = (\Selector3~7_combout  & ((\Selector3~10_combout ) # ((!\always0~0_combout  & \r1_bot~regout ))))

	.dataa(\Selector3~7_combout ),
	.datab(\always0~0_combout ),
	.datac(\r1_bot~regout ),
	.datad(\Selector3~10_combout ),
	.cin(gnd),
	.combout(\Selector3~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~11 .lut_mask = 16'hAA20;
defparam \Selector3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y12_N15
cycloneii_lcell_ff r1_bot(
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector3~11_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1_bot~regout ));

// Location: LCCOMB_X45_Y11_N22
cycloneii_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\always0~0_combout  & (!\Selector8~7_combout )) # (!\always0~0_combout  & (\r2_bot~regout  & ((!\Selector3~9_combout ) # (!\Selector8~7_combout ))))

	.dataa(\Selector8~7_combout ),
	.datab(\r2_bot~regout ),
	.datac(\Selector3~9_combout ),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'h554C;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N18
cycloneii_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = (\Selector14~0_combout ) # ((\Selector4~0_combout ) # ((\Selector11~4_combout  & \r2_bot~regout )))

	.dataa(\Selector14~0_combout ),
	.datab(\Selector11~4_combout ),
	.datac(\r2_bot~regout ),
	.datad(\Selector4~0_combout ),
	.cin(gnd),
	.combout(\Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~1 .lut_mask = 16'hFFEA;
defparam \Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y11_N19
cycloneii_lcell_ff r2_bot(
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector4~1_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r2_bot~regout ));

// Location: LCCOMB_X44_Y12_N20
cycloneii_lcell_comb \Selector5~5 (
// Equation(s):
// \Selector5~5_combout  = (\r3_bot~regout  & (((!\WideOr4~1_combout ) # (!\Selector3~5_combout )) # (!\Selector3~8_combout )))

	.dataa(\r3_bot~regout ),
	.datab(\Selector3~8_combout ),
	.datac(\Selector3~5_combout ),
	.datad(\WideOr4~1_combout ),
	.cin(gnd),
	.combout(\Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~5 .lut_mask = 16'h2AAA;
defparam \Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N6
cycloneii_lcell_comb \Selector5~6 (
// Equation(s):
// \Selector5~6_combout  = (\always0~0_combout  & (\Selector5~8_combout )) # (!\always0~0_combout  & ((\Selector5~5_combout ) # ((\Selector5~8_combout  & \r3_bot~regout ))))

	.dataa(\Selector5~8_combout ),
	.datab(\r3_bot~regout ),
	.datac(\Selector5~5_combout ),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~6 .lut_mask = 16'hAAF8;
defparam \Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N8
cycloneii_lcell_comb \Selector5~7 (
// Equation(s):
// \Selector5~7_combout  = (\Selector14~0_combout ) # ((\Selector5~6_combout ) # ((\Selector11~4_combout  & \r3_bot~regout )))

	.dataa(\Selector11~4_combout ),
	.datab(\Selector14~0_combout ),
	.datac(\r3_bot~regout ),
	.datad(\Selector5~6_combout ),
	.cin(gnd),
	.combout(\Selector5~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~7 .lut_mask = 16'hFFEC;
defparam \Selector5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y12_N9
cycloneii_lcell_ff r3_bot(
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector5~7_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r3_bot~regout ));

// Location: LCCOMB_X45_Y12_N4
cycloneii_lcell_comb \WideOr3~4 (
// Equation(s):
// \WideOr3~4_combout  = (!\state.s_light_mid81~regout  & (!\state.s_light_bot81~regout  & (!\state.s_light_top81~regout  & \Selector9~4_combout )))

	.dataa(\state.s_light_mid81~regout ),
	.datab(\state.s_light_bot81~regout ),
	.datac(\state.s_light_top81~regout ),
	.datad(\Selector9~4_combout ),
	.cin(gnd),
	.combout(\WideOr3~4_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr3~4 .lut_mask = 16'h0100;
defparam \WideOr3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N24
cycloneii_lcell_comb \WideOr4~4 (
// Equation(s):
// \WideOr4~4_combout  = (!\state.s_light_mid6~regout  & (!\state.s_light_bot6~regout  & !\state.s_light_top6~regout ))

	.dataa(vcc),
	.datab(\state.s_light_mid6~regout ),
	.datac(\state.s_light_bot6~regout ),
	.datad(\state.s_light_top6~regout ),
	.cin(gnd),
	.combout(\WideOr4~4_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr4~4 .lut_mask = 16'h0003;
defparam \WideOr4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N6
cycloneii_lcell_comb \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = (\r1_mid~regout  & (((!\Selector6~0_combout ) # (!\WideOr4~4_combout )) # (!\Selector10~0_combout )))

	.dataa(\r1_mid~regout ),
	.datab(\Selector10~0_combout ),
	.datac(\WideOr4~4_combout ),
	.datad(\Selector6~0_combout ),
	.cin(gnd),
	.combout(\Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~1 .lut_mask = 16'h2AAA;
defparam \Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N12
cycloneii_lcell_comb \Selector6~2 (
// Equation(s):
// \Selector6~2_combout  = (\always0~0_combout  & (((!\WideOr3~4_combout )))) # (!\always0~0_combout  & ((\Selector6~1_combout ) # ((\r1_mid~regout  & !\WideOr3~4_combout ))))

	.dataa(\r1_mid~regout ),
	.datab(\WideOr3~4_combout ),
	.datac(\always0~0_combout ),
	.datad(\Selector6~1_combout ),
	.cin(gnd),
	.combout(\Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~2 .lut_mask = 16'h3F32;
defparam \Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N24
cycloneii_lcell_comb \Selector6~3 (
// Equation(s):
// \Selector6~3_combout  = (\Selector14~0_combout ) # ((\Selector6~2_combout ) # ((\Selector11~4_combout  & \r1_mid~regout )))

	.dataa(\Selector14~0_combout ),
	.datab(\Selector11~4_combout ),
	.datac(\r1_mid~regout ),
	.datad(\Selector6~2_combout ),
	.cin(gnd),
	.combout(\Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~3 .lut_mask = 16'hFFEA;
defparam \Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y12_N25
cycloneii_lcell_ff r1_mid(
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector6~3_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1_mid~regout ));

// Location: LCCOMB_X43_Y12_N2
cycloneii_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\r2_mid~regout  & ((\Selector11~4_combout ) # ((!\Selector6~0_combout ) # (!\Selector3~5_combout ))))

	.dataa(\r2_mid~regout ),
	.datab(\Selector11~4_combout ),
	.datac(\Selector3~5_combout ),
	.datad(\Selector6~0_combout ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'h8AAA;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N30
cycloneii_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = (\Selector14~0_combout ) # ((\Selector7~0_combout  & ((\Selector11~4_combout ) # (!\always0~0_combout ))))

	.dataa(\Selector14~0_combout ),
	.datab(\Selector11~4_combout ),
	.datac(\always0~0_combout ),
	.datad(\Selector7~0_combout ),
	.cin(gnd),
	.combout(\Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~1 .lut_mask = 16'hEFAA;
defparam \Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y12_N31
cycloneii_lcell_ff r2_mid(
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector7~1_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r2_mid~regout ));

// Location: LCCOMB_X44_Y12_N18
cycloneii_lcell_comb \Selector8~7 (
// Equation(s):
// \Selector8~7_combout  = (!\state.s_light_bot2~regout  & (!\state.s_light_mid2~regout  & (!\state.s_light_top2~regout  & \Selector3~8_combout )))

	.dataa(\state.s_light_bot2~regout ),
	.datab(\state.s_light_mid2~regout ),
	.datac(\state.s_light_top2~regout ),
	.datad(\Selector3~8_combout ),
	.cin(gnd),
	.combout(\Selector8~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~7 .lut_mask = 16'h0100;
defparam \Selector8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N20
cycloneii_lcell_comb \Selector8~4 (
// Equation(s):
// \Selector8~4_combout  = (\r3_mid~regout  & ((!\Selector3~5_combout ) # (!\Selector8~7_combout )))

	.dataa(vcc),
	.datab(\r3_mid~regout ),
	.datac(\Selector8~7_combout ),
	.datad(\Selector3~5_combout ),
	.cin(gnd),
	.combout(\Selector8~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~4 .lut_mask = 16'h0CCC;
defparam \Selector8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N6
cycloneii_lcell_comb \Selector8~5 (
// Equation(s):
// \Selector8~5_combout  = (\always0~0_combout  & (!\Selector3~12_combout )) # (!\always0~0_combout  & ((\Selector8~4_combout ) # ((!\Selector3~12_combout  & \r3_mid~regout ))))

	.dataa(\Selector3~12_combout ),
	.datab(\r3_mid~regout ),
	.datac(\Selector8~4_combout ),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\Selector8~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~5 .lut_mask = 16'h55F4;
defparam \Selector8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N4
cycloneii_lcell_comb \Selector8~6 (
// Equation(s):
// \Selector8~6_combout  = (\Selector14~0_combout ) # ((\Selector8~5_combout ) # ((\Selector11~4_combout  & \r3_mid~regout )))

	.dataa(\Selector14~0_combout ),
	.datab(\Selector11~4_combout ),
	.datac(\r3_mid~regout ),
	.datad(\Selector8~5_combout ),
	.cin(gnd),
	.combout(\Selector8~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~6 .lut_mask = 16'hFFEA;
defparam \Selector8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y11_N5
cycloneii_lcell_ff r3_mid(
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector8~6_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r3_mid~regout ));

// Location: LCCOMB_X44_Y12_N26
cycloneii_lcell_comb \Selector9~5 (
// Equation(s):
// \Selector9~5_combout  = (\r1_top~regout  & (((!\Selector6~0_combout ) # (!\WideOr4~2_combout )) # (!\Selector10~0_combout )))

	.dataa(\r1_top~regout ),
	.datab(\Selector10~0_combout ),
	.datac(\WideOr4~2_combout ),
	.datad(\Selector6~0_combout ),
	.cin(gnd),
	.combout(\Selector9~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~5 .lut_mask = 16'h2AAA;
defparam \Selector9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N4
cycloneii_lcell_comb \Selector9~8 (
// Equation(s):
// \Selector9~8_combout  = (\state.s_light_top6~regout ) # ((\state.s_light_mid6~regout ) # ((\state.s_light_bot6~regout ) # (!\Selector9~4_combout )))

	.dataa(\state.s_light_top6~regout ),
	.datab(\state.s_light_mid6~regout ),
	.datac(\state.s_light_bot6~regout ),
	.datad(\Selector9~4_combout ),
	.cin(gnd),
	.combout(\Selector9~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~8 .lut_mask = 16'hFEFF;
defparam \Selector9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N12
cycloneii_lcell_comb \Selector9~6 (
// Equation(s):
// \Selector9~6_combout  = (\always0~0_combout  & (((\Selector9~8_combout )))) # (!\always0~0_combout  & ((\Selector9~5_combout ) # ((\r1_top~regout  & \Selector9~8_combout ))))

	.dataa(\r1_top~regout ),
	.datab(\Selector9~5_combout ),
	.datac(\Selector9~8_combout ),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\Selector9~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~6 .lut_mask = 16'hF0EC;
defparam \Selector9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N30
cycloneii_lcell_comb \Selector9~7 (
// Equation(s):
// \Selector9~7_combout  = (\Selector14~0_combout ) # ((\Selector9~6_combout ) # ((\Selector11~4_combout  & \r1_top~regout )))

	.dataa(\Selector11~4_combout ),
	.datab(\Selector14~0_combout ),
	.datac(\r1_top~regout ),
	.datad(\Selector9~6_combout ),
	.cin(gnd),
	.combout(\Selector9~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~7 .lut_mask = 16'hFFEC;
defparam \Selector9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y12_N31
cycloneii_lcell_ff r1_top(
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector9~7_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r1_top~regout ));

// Location: LCCOMB_X43_Y12_N20
cycloneii_lcell_comb \Selector10~1 (
// Equation(s):
// \Selector10~1_combout  = (\WideOr4~4_combout  & (\Selector10~0_combout  & ((!\Selector11~4_combout ) # (!\r2_top~regout ))))

	.dataa(\r2_top~regout ),
	.datab(\Selector11~4_combout ),
	.datac(\WideOr4~4_combout ),
	.datad(\Selector10~0_combout ),
	.cin(gnd),
	.combout(\Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~1 .lut_mask = 16'h7000;
defparam \Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N26
cycloneii_lcell_comb \Selector10~2 (
// Equation(s):
// \Selector10~2_combout  = (\r2_top~regout  & (((!\WideOr3~4_combout ) # (!\Selector10~1_combout )) # (!\Selector6~0_combout )))

	.dataa(\r2_top~regout ),
	.datab(\Selector6~0_combout ),
	.datac(\Selector10~1_combout ),
	.datad(\WideOr3~4_combout ),
	.cin(gnd),
	.combout(\Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~2 .lut_mask = 16'h2AAA;
defparam \Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N16
cycloneii_lcell_comb \Selector10~3 (
// Equation(s):
// \Selector10~3_combout  = (\Selector14~0_combout ) # ((\always0~0_combout  & (!\Selector10~1_combout )) # (!\always0~0_combout  & ((\Selector10~2_combout ))))

	.dataa(\Selector14~0_combout ),
	.datab(\always0~0_combout ),
	.datac(\Selector10~1_combout ),
	.datad(\Selector10~2_combout ),
	.cin(gnd),
	.combout(\Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~3 .lut_mask = 16'hBFAE;
defparam \Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y12_N17
cycloneii_lcell_ff r2_top(
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector10~3_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r2_top~regout ));

// Location: LCCOMB_X43_Y12_N14
cycloneii_lcell_comb \Selector11~8 (
// Equation(s):
// \Selector11~8_combout  = (\state.s_light_bot4~regout ) # ((\state.s_light_mid4~regout ) # ((\state.s_light_top4~regout ) # (!\Selector10~0_combout )))

	.dataa(\state.s_light_bot4~regout ),
	.datab(\state.s_light_mid4~regout ),
	.datac(\state.s_light_top4~regout ),
	.datad(\Selector10~0_combout ),
	.cin(gnd),
	.combout(\Selector11~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~8 .lut_mask = 16'hFEFF;
defparam \Selector11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N22
cycloneii_lcell_comb \Selector11~5 (
// Equation(s):
// \Selector11~5_combout  = (((!\Selector8~7_combout ) # (!\WideOr4~4_combout )) # (!\Selector5~4_combout )) # (!\WideOr3~4_combout )

	.dataa(\WideOr3~4_combout ),
	.datab(\Selector5~4_combout ),
	.datac(\WideOr4~4_combout ),
	.datad(\Selector8~7_combout ),
	.cin(gnd),
	.combout(\Selector11~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~5 .lut_mask = 16'h7FFF;
defparam \Selector11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N28
cycloneii_lcell_comb \Selector11~6 (
// Equation(s):
// \Selector11~6_combout  = (\always0~0_combout  & (((\Selector11~8_combout )))) # (!\always0~0_combout  & (\r3_top~regout  & ((\Selector11~8_combout ) # (\Selector11~5_combout ))))

	.dataa(\r3_top~regout ),
	.datab(\Selector11~8_combout ),
	.datac(\always0~0_combout ),
	.datad(\Selector11~5_combout ),
	.cin(gnd),
	.combout(\Selector11~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~6 .lut_mask = 16'hCAC8;
defparam \Selector11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N10
cycloneii_lcell_comb \Selector11~7 (
// Equation(s):
// \Selector11~7_combout  = (\Selector14~0_combout ) # ((\Selector11~6_combout ) # ((\Selector11~4_combout  & \r3_top~regout )))

	.dataa(\Selector14~0_combout ),
	.datab(\Selector11~4_combout ),
	.datac(\r3_top~regout ),
	.datad(\Selector11~6_combout ),
	.cin(gnd),
	.combout(\Selector11~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~7 .lut_mask = 16'hFFEA;
defparam \Selector11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y12_N11
cycloneii_lcell_ff r3_top(
	.clk(\clock_divider_instance|clk_out~clkctrl_outclk ),
	.datain(\Selector11~7_combout ),
	.sdata(gnd),
	.aclr(!\key_n~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r3_top~regout ));

// Location: LCCOMB_X43_Y12_N8
cycloneii_lcell_comb \WideOr4~0 (
// Equation(s):
// \WideOr4~0_combout  = (\state.s_light_top6~regout ) # ((\state.s_light_all~regout ) # ((\state.s_light_bot6~regout ) # (\state.s_light_mid6~regout )))

	.dataa(\state.s_light_top6~regout ),
	.datab(\state.s_light_all~regout ),
	.datac(\state.s_light_bot6~regout ),
	.datad(\state.s_light_mid6~regout ),
	.cin(gnd),
	.combout(\WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr4~0 .lut_mask = 16'hFFFE;
defparam \WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N18
cycloneii_lcell_comb \WideOr4~3 (
// Equation(s):
// \WideOr4~3_combout  = ((\WideOr4~0_combout ) # ((!\Selector3~4_combout ) # (!\WideOr4~1_combout ))) # (!\WideOr4~2_combout )

	.dataa(\WideOr4~2_combout ),
	.datab(\WideOr4~0_combout ),
	.datac(\WideOr4~1_combout ),
	.datad(\Selector3~4_combout ),
	.cin(gnd),
	.combout(\WideOr4~3_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr4~3 .lut_mask = 16'hDFFF;
defparam \WideOr4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N24
cycloneii_lcell_comb \Selector3~12 (
// Equation(s):
// \Selector3~12_combout  = (!\state.s_light_top4~regout  & (!\state.s_light_mid4~regout  & (\Selector5~4_combout  & !\state.s_light_bot4~regout )))

	.dataa(\state.s_light_top4~regout ),
	.datab(\state.s_light_mid4~regout ),
	.datac(\Selector5~4_combout ),
	.datad(\state.s_light_bot4~regout ),
	.cin(gnd),
	.combout(\Selector3~12_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~12 .lut_mask = 16'h0010;
defparam \Selector3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N12
cycloneii_lcell_comb WideOr3(
// Equation(s):
// \WideOr3~combout  = ((\state.s_light_bot82~regout ) # ((\state.s_light_top82~regout ) # (!\WideOr3~4_combout ))) # (!\Selector3~12_combout )

	.dataa(\Selector3~12_combout ),
	.datab(\state.s_light_bot82~regout ),
	.datac(\state.s_light_top82~regout ),
	.datad(\WideOr3~4_combout ),
	.cin(gnd),
	.combout(\WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam WideOr3.lut_mask = 16'hFDFF;
defparam WideOr3.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N4
cycloneii_lcell_comb WideOr2(
// Equation(s):
// \WideOr2~combout  = (\state.s_light_top82~regout ) # ((\state.s_light_mid82~regout ) # (!\Selector3~5_combout ))

	.dataa(\state.s_light_top82~regout ),
	.datab(vcc),
	.datac(\Selector3~5_combout ),
	.datad(\state.s_light_mid82~regout ),
	.cin(gnd),
	.combout(\WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam WideOr2.lut_mask = 16'hFFAF;
defparam WideOr2.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N8
cycloneii_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = (!\state.s_light_top82~regout  & (!\state.s_light_bot82~regout  & !\state.s_light_mid82~regout ))

	.dataa(\state.s_light_top82~regout ),
	.datab(vcc),
	.datac(\state.s_light_bot82~regout ),
	.datad(\state.s_light_mid82~regout ),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~0 .lut_mask = 16'h0005;
defparam \WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y11_N20
cycloneii_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = (!\state.s_light_all~regout  & \state.s_idle~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\state.s_light_all~regout ),
	.datad(\state.s_idle~regout ),
	.cin(gnd),
	.combout(\Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~0 .lut_mask = 16'h0F00;
defparam \Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N10
cycloneii_lcell_comb WideOr1(
// Equation(s):
// \WideOr1~combout  = (((!\Selector13~0_combout ) # (!\WideOr1~0_combout )) # (!\WideOr0~0_combout )) # (!\WideOr1~1_combout )

	.dataa(\WideOr1~1_combout ),
	.datab(\WideOr0~0_combout ),
	.datac(\WideOr1~0_combout ),
	.datad(\Selector13~0_combout ),
	.cin(gnd),
	.combout(\WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam WideOr1.lut_mask = 16'h7FFF;
defparam WideOr1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N16
cycloneii_lcell_comb WideOr0(
// Equation(s):
// \WideOr0~combout  = (((!\WideOr0~2_combout ) # (!\WideOr0~0_combout )) # (!\Selector13~0_combout )) # (!\WideOr0~1_combout )

	.dataa(\WideOr0~1_combout ),
	.datab(\Selector13~0_combout ),
	.datac(\WideOr0~0_combout ),
	.datad(\WideOr0~2_combout ),
	.cin(gnd),
	.combout(\WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam WideOr0.lut_mask = 16'h7FFF;
defparam WideOr0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \sw[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sw[0]));
// synopsys translate_off
defparam \sw[0]~I .input_async_reset = "none";
defparam \sw[0]~I .input_power_up = "low";
defparam \sw[0]~I .input_register_mode = "none";
defparam \sw[0]~I .input_sync_reset = "none";
defparam \sw[0]~I .oe_async_reset = "none";
defparam \sw[0]~I .oe_power_up = "low";
defparam \sw[0]~I .oe_register_mode = "none";
defparam \sw[0]~I .oe_sync_reset = "none";
defparam \sw[0]~I .operation_mode = "input";
defparam \sw[0]~I .output_async_reset = "none";
defparam \sw[0]~I .output_power_up = "low";
defparam \sw[0]~I .output_register_mode = "none";
defparam \sw[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \sw[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sw[1]));
// synopsys translate_off
defparam \sw[1]~I .input_async_reset = "none";
defparam \sw[1]~I .input_power_up = "low";
defparam \sw[1]~I .input_register_mode = "none";
defparam \sw[1]~I .input_sync_reset = "none";
defparam \sw[1]~I .oe_async_reset = "none";
defparam \sw[1]~I .oe_power_up = "low";
defparam \sw[1]~I .oe_register_mode = "none";
defparam \sw[1]~I .oe_sync_reset = "none";
defparam \sw[1]~I .operation_mode = "input";
defparam \sw[1]~I .output_async_reset = "none";
defparam \sw[1]~I .output_power_up = "low";
defparam \sw[1]~I .output_register_mode = "none";
defparam \sw[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \sw[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sw[2]));
// synopsys translate_off
defparam \sw[2]~I .input_async_reset = "none";
defparam \sw[2]~I .input_power_up = "low";
defparam \sw[2]~I .input_register_mode = "none";
defparam \sw[2]~I .input_sync_reset = "none";
defparam \sw[2]~I .oe_async_reset = "none";
defparam \sw[2]~I .oe_power_up = "low";
defparam \sw[2]~I .oe_register_mode = "none";
defparam \sw[2]~I .oe_sync_reset = "none";
defparam \sw[2]~I .operation_mode = "input";
defparam \sw[2]~I .output_async_reset = "none";
defparam \sw[2]~I .output_power_up = "low";
defparam \sw[2]~I .output_register_mode = "none";
defparam \sw[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \sw[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sw[3]));
// synopsys translate_off
defparam \sw[3]~I .input_async_reset = "none";
defparam \sw[3]~I .input_power_up = "low";
defparam \sw[3]~I .input_register_mode = "none";
defparam \sw[3]~I .input_sync_reset = "none";
defparam \sw[3]~I .oe_async_reset = "none";
defparam \sw[3]~I .oe_power_up = "low";
defparam \sw[3]~I .oe_register_mode = "none";
defparam \sw[3]~I .oe_sync_reset = "none";
defparam \sw[3]~I .operation_mode = "input";
defparam \sw[3]~I .output_async_reset = "none";
defparam \sw[3]~I .output_power_up = "low";
defparam \sw[3]~I .output_register_mode = "none";
defparam \sw[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \sw[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sw[4]));
// synopsys translate_off
defparam \sw[4]~I .input_async_reset = "none";
defparam \sw[4]~I .input_power_up = "low";
defparam \sw[4]~I .input_register_mode = "none";
defparam \sw[4]~I .input_sync_reset = "none";
defparam \sw[4]~I .oe_async_reset = "none";
defparam \sw[4]~I .oe_power_up = "low";
defparam \sw[4]~I .oe_register_mode = "none";
defparam \sw[4]~I .oe_sync_reset = "none";
defparam \sw[4]~I .operation_mode = "input";
defparam \sw[4]~I .output_async_reset = "none";
defparam \sw[4]~I .output_power_up = "low";
defparam \sw[4]~I .output_register_mode = "none";
defparam \sw[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \sw[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sw[5]));
// synopsys translate_off
defparam \sw[5]~I .input_async_reset = "none";
defparam \sw[5]~I .input_power_up = "low";
defparam \sw[5]~I .input_register_mode = "none";
defparam \sw[5]~I .input_sync_reset = "none";
defparam \sw[5]~I .oe_async_reset = "none";
defparam \sw[5]~I .oe_power_up = "low";
defparam \sw[5]~I .oe_register_mode = "none";
defparam \sw[5]~I .oe_sync_reset = "none";
defparam \sw[5]~I .operation_mode = "input";
defparam \sw[5]~I .output_async_reset = "none";
defparam \sw[5]~I .output_power_up = "low";
defparam \sw[5]~I .output_register_mode = "none";
defparam \sw[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \sw[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sw[6]));
// synopsys translate_off
defparam \sw[6]~I .input_async_reset = "none";
defparam \sw[6]~I .input_power_up = "low";
defparam \sw[6]~I .input_register_mode = "none";
defparam \sw[6]~I .input_sync_reset = "none";
defparam \sw[6]~I .oe_async_reset = "none";
defparam \sw[6]~I .oe_power_up = "low";
defparam \sw[6]~I .oe_register_mode = "none";
defparam \sw[6]~I .oe_sync_reset = "none";
defparam \sw[6]~I .operation_mode = "input";
defparam \sw[6]~I .output_async_reset = "none";
defparam \sw[6]~I .output_power_up = "low";
defparam \sw[6]~I .output_register_mode = "none";
defparam \sw[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \sw[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sw[7]));
// synopsys translate_off
defparam \sw[7]~I .input_async_reset = "none";
defparam \sw[7]~I .input_power_up = "low";
defparam \sw[7]~I .input_register_mode = "none";
defparam \sw[7]~I .input_sync_reset = "none";
defparam \sw[7]~I .oe_async_reset = "none";
defparam \sw[7]~I .oe_power_up = "low";
defparam \sw[7]~I .oe_register_mode = "none";
defparam \sw[7]~I .oe_sync_reset = "none";
defparam \sw[7]~I .operation_mode = "input";
defparam \sw[7]~I .output_async_reset = "none";
defparam \sw[7]~I .output_power_up = "low";
defparam \sw[7]~I .output_register_mode = "none";
defparam \sw[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \sw[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sw[8]));
// synopsys translate_off
defparam \sw[8]~I .input_async_reset = "none";
defparam \sw[8]~I .input_power_up = "low";
defparam \sw[8]~I .input_register_mode = "none";
defparam \sw[8]~I .input_sync_reset = "none";
defparam \sw[8]~I .oe_async_reset = "none";
defparam \sw[8]~I .oe_power_up = "low";
defparam \sw[8]~I .oe_register_mode = "none";
defparam \sw[8]~I .oe_sync_reset = "none";
defparam \sw[8]~I .operation_mode = "input";
defparam \sw[8]~I .output_async_reset = "none";
defparam \sw[8]~I .output_power_up = "low";
defparam \sw[8]~I .output_register_mode = "none";
defparam \sw[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \sw[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sw[9]));
// synopsys translate_off
defparam \sw[9]~I .input_async_reset = "none";
defparam \sw[9]~I .input_power_up = "low";
defparam \sw[9]~I .input_register_mode = "none";
defparam \sw[9]~I .input_sync_reset = "none";
defparam \sw[9]~I .oe_async_reset = "none";
defparam \sw[9]~I .oe_power_up = "low";
defparam \sw[9]~I .oe_register_mode = "none";
defparam \sw[9]~I .oe_sync_reset = "none";
defparam \sw[9]~I .operation_mode = "input";
defparam \sw[9]~I .output_async_reset = "none";
defparam \sw[9]~I .output_power_up = "low";
defparam \sw[9]~I .output_register_mode = "none";
defparam \sw[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO0_pin_2_vert_pwr_1~I (
	.datain(\vert_1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO0_pin_2_vert_pwr_1));
// synopsys translate_off
defparam \GPIO0_pin_2_vert_pwr_1~I .input_async_reset = "none";
defparam \GPIO0_pin_2_vert_pwr_1~I .input_power_up = "low";
defparam \GPIO0_pin_2_vert_pwr_1~I .input_register_mode = "none";
defparam \GPIO0_pin_2_vert_pwr_1~I .input_sync_reset = "none";
defparam \GPIO0_pin_2_vert_pwr_1~I .oe_async_reset = "none";
defparam \GPIO0_pin_2_vert_pwr_1~I .oe_power_up = "low";
defparam \GPIO0_pin_2_vert_pwr_1~I .oe_register_mode = "none";
defparam \GPIO0_pin_2_vert_pwr_1~I .oe_sync_reset = "none";
defparam \GPIO0_pin_2_vert_pwr_1~I .operation_mode = "output";
defparam \GPIO0_pin_2_vert_pwr_1~I .output_async_reset = "none";
defparam \GPIO0_pin_2_vert_pwr_1~I .output_power_up = "low";
defparam \GPIO0_pin_2_vert_pwr_1~I .output_register_mode = "none";
defparam \GPIO0_pin_2_vert_pwr_1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO0_pin_4_vert_pwr_2~I (
	.datain(\vert_2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO0_pin_4_vert_pwr_2));
// synopsys translate_off
defparam \GPIO0_pin_4_vert_pwr_2~I .input_async_reset = "none";
defparam \GPIO0_pin_4_vert_pwr_2~I .input_power_up = "low";
defparam \GPIO0_pin_4_vert_pwr_2~I .input_register_mode = "none";
defparam \GPIO0_pin_4_vert_pwr_2~I .input_sync_reset = "none";
defparam \GPIO0_pin_4_vert_pwr_2~I .oe_async_reset = "none";
defparam \GPIO0_pin_4_vert_pwr_2~I .oe_power_up = "low";
defparam \GPIO0_pin_4_vert_pwr_2~I .oe_register_mode = "none";
defparam \GPIO0_pin_4_vert_pwr_2~I .oe_sync_reset = "none";
defparam \GPIO0_pin_4_vert_pwr_2~I .operation_mode = "output";
defparam \GPIO0_pin_4_vert_pwr_2~I .output_async_reset = "none";
defparam \GPIO0_pin_4_vert_pwr_2~I .output_power_up = "low";
defparam \GPIO0_pin_4_vert_pwr_2~I .output_register_mode = "none";
defparam \GPIO0_pin_4_vert_pwr_2~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO0_pin_6_vert_pwr_3~I (
	.datain(\vert_3~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO0_pin_6_vert_pwr_3));
// synopsys translate_off
defparam \GPIO0_pin_6_vert_pwr_3~I .input_async_reset = "none";
defparam \GPIO0_pin_6_vert_pwr_3~I .input_power_up = "low";
defparam \GPIO0_pin_6_vert_pwr_3~I .input_register_mode = "none";
defparam \GPIO0_pin_6_vert_pwr_3~I .input_sync_reset = "none";
defparam \GPIO0_pin_6_vert_pwr_3~I .oe_async_reset = "none";
defparam \GPIO0_pin_6_vert_pwr_3~I .oe_power_up = "low";
defparam \GPIO0_pin_6_vert_pwr_3~I .oe_register_mode = "none";
defparam \GPIO0_pin_6_vert_pwr_3~I .oe_sync_reset = "none";
defparam \GPIO0_pin_6_vert_pwr_3~I .operation_mode = "output";
defparam \GPIO0_pin_6_vert_pwr_3~I .output_async_reset = "none";
defparam \GPIO0_pin_6_vert_pwr_3~I .output_power_up = "low";
defparam \GPIO0_pin_6_vert_pwr_3~I .output_register_mode = "none";
defparam \GPIO0_pin_6_vert_pwr_3~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO0_pin_8_R1_Bot~I (
	.datain(\r1_bot~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO0_pin_8_R1_Bot));
// synopsys translate_off
defparam \GPIO0_pin_8_R1_Bot~I .input_async_reset = "none";
defparam \GPIO0_pin_8_R1_Bot~I .input_power_up = "low";
defparam \GPIO0_pin_8_R1_Bot~I .input_register_mode = "none";
defparam \GPIO0_pin_8_R1_Bot~I .input_sync_reset = "none";
defparam \GPIO0_pin_8_R1_Bot~I .oe_async_reset = "none";
defparam \GPIO0_pin_8_R1_Bot~I .oe_power_up = "low";
defparam \GPIO0_pin_8_R1_Bot~I .oe_register_mode = "none";
defparam \GPIO0_pin_8_R1_Bot~I .oe_sync_reset = "none";
defparam \GPIO0_pin_8_R1_Bot~I .operation_mode = "output";
defparam \GPIO0_pin_8_R1_Bot~I .output_async_reset = "none";
defparam \GPIO0_pin_8_R1_Bot~I .output_power_up = "low";
defparam \GPIO0_pin_8_R1_Bot~I .output_register_mode = "none";
defparam \GPIO0_pin_8_R1_Bot~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO0_pin_10_R2_Bot~I (
	.datain(\r2_bot~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO0_pin_10_R2_Bot));
// synopsys translate_off
defparam \GPIO0_pin_10_R2_Bot~I .input_async_reset = "none";
defparam \GPIO0_pin_10_R2_Bot~I .input_power_up = "low";
defparam \GPIO0_pin_10_R2_Bot~I .input_register_mode = "none";
defparam \GPIO0_pin_10_R2_Bot~I .input_sync_reset = "none";
defparam \GPIO0_pin_10_R2_Bot~I .oe_async_reset = "none";
defparam \GPIO0_pin_10_R2_Bot~I .oe_power_up = "low";
defparam \GPIO0_pin_10_R2_Bot~I .oe_register_mode = "none";
defparam \GPIO0_pin_10_R2_Bot~I .oe_sync_reset = "none";
defparam \GPIO0_pin_10_R2_Bot~I .operation_mode = "output";
defparam \GPIO0_pin_10_R2_Bot~I .output_async_reset = "none";
defparam \GPIO0_pin_10_R2_Bot~I .output_power_up = "low";
defparam \GPIO0_pin_10_R2_Bot~I .output_register_mode = "none";
defparam \GPIO0_pin_10_R2_Bot~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO0_pin_14_R3_Bot~I (
	.datain(\r3_bot~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO0_pin_14_R3_Bot));
// synopsys translate_off
defparam \GPIO0_pin_14_R3_Bot~I .input_async_reset = "none";
defparam \GPIO0_pin_14_R3_Bot~I .input_power_up = "low";
defparam \GPIO0_pin_14_R3_Bot~I .input_register_mode = "none";
defparam \GPIO0_pin_14_R3_Bot~I .input_sync_reset = "none";
defparam \GPIO0_pin_14_R3_Bot~I .oe_async_reset = "none";
defparam \GPIO0_pin_14_R3_Bot~I .oe_power_up = "low";
defparam \GPIO0_pin_14_R3_Bot~I .oe_register_mode = "none";
defparam \GPIO0_pin_14_R3_Bot~I .oe_sync_reset = "none";
defparam \GPIO0_pin_14_R3_Bot~I .operation_mode = "output";
defparam \GPIO0_pin_14_R3_Bot~I .output_async_reset = "none";
defparam \GPIO0_pin_14_R3_Bot~I .output_power_up = "low";
defparam \GPIO0_pin_14_R3_Bot~I .output_register_mode = "none";
defparam \GPIO0_pin_14_R3_Bot~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO0_pin_16_R1_Mid~I (
	.datain(\r1_mid~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO0_pin_16_R1_Mid));
// synopsys translate_off
defparam \GPIO0_pin_16_R1_Mid~I .input_async_reset = "none";
defparam \GPIO0_pin_16_R1_Mid~I .input_power_up = "low";
defparam \GPIO0_pin_16_R1_Mid~I .input_register_mode = "none";
defparam \GPIO0_pin_16_R1_Mid~I .input_sync_reset = "none";
defparam \GPIO0_pin_16_R1_Mid~I .oe_async_reset = "none";
defparam \GPIO0_pin_16_R1_Mid~I .oe_power_up = "low";
defparam \GPIO0_pin_16_R1_Mid~I .oe_register_mode = "none";
defparam \GPIO0_pin_16_R1_Mid~I .oe_sync_reset = "none";
defparam \GPIO0_pin_16_R1_Mid~I .operation_mode = "output";
defparam \GPIO0_pin_16_R1_Mid~I .output_async_reset = "none";
defparam \GPIO0_pin_16_R1_Mid~I .output_power_up = "low";
defparam \GPIO0_pin_16_R1_Mid~I .output_register_mode = "none";
defparam \GPIO0_pin_16_R1_Mid~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO0_pin_18_R2_Mid~I (
	.datain(\r2_mid~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO0_pin_18_R2_Mid));
// synopsys translate_off
defparam \GPIO0_pin_18_R2_Mid~I .input_async_reset = "none";
defparam \GPIO0_pin_18_R2_Mid~I .input_power_up = "low";
defparam \GPIO0_pin_18_R2_Mid~I .input_register_mode = "none";
defparam \GPIO0_pin_18_R2_Mid~I .input_sync_reset = "none";
defparam \GPIO0_pin_18_R2_Mid~I .oe_async_reset = "none";
defparam \GPIO0_pin_18_R2_Mid~I .oe_power_up = "low";
defparam \GPIO0_pin_18_R2_Mid~I .oe_register_mode = "none";
defparam \GPIO0_pin_18_R2_Mid~I .oe_sync_reset = "none";
defparam \GPIO0_pin_18_R2_Mid~I .operation_mode = "output";
defparam \GPIO0_pin_18_R2_Mid~I .output_async_reset = "none";
defparam \GPIO0_pin_18_R2_Mid~I .output_power_up = "low";
defparam \GPIO0_pin_18_R2_Mid~I .output_register_mode = "none";
defparam \GPIO0_pin_18_R2_Mid~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO0_pin_20_R3_Mid~I (
	.datain(\r3_mid~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO0_pin_20_R3_Mid));
// synopsys translate_off
defparam \GPIO0_pin_20_R3_Mid~I .input_async_reset = "none";
defparam \GPIO0_pin_20_R3_Mid~I .input_power_up = "low";
defparam \GPIO0_pin_20_R3_Mid~I .input_register_mode = "none";
defparam \GPIO0_pin_20_R3_Mid~I .input_sync_reset = "none";
defparam \GPIO0_pin_20_R3_Mid~I .oe_async_reset = "none";
defparam \GPIO0_pin_20_R3_Mid~I .oe_power_up = "low";
defparam \GPIO0_pin_20_R3_Mid~I .oe_register_mode = "none";
defparam \GPIO0_pin_20_R3_Mid~I .oe_sync_reset = "none";
defparam \GPIO0_pin_20_R3_Mid~I .operation_mode = "output";
defparam \GPIO0_pin_20_R3_Mid~I .output_async_reset = "none";
defparam \GPIO0_pin_20_R3_Mid~I .output_power_up = "low";
defparam \GPIO0_pin_20_R3_Mid~I .output_register_mode = "none";
defparam \GPIO0_pin_20_R3_Mid~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO0_pin_22_R1_Top~I (
	.datain(\r1_top~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO0_pin_22_R1_Top));
// synopsys translate_off
defparam \GPIO0_pin_22_R1_Top~I .input_async_reset = "none";
defparam \GPIO0_pin_22_R1_Top~I .input_power_up = "low";
defparam \GPIO0_pin_22_R1_Top~I .input_register_mode = "none";
defparam \GPIO0_pin_22_R1_Top~I .input_sync_reset = "none";
defparam \GPIO0_pin_22_R1_Top~I .oe_async_reset = "none";
defparam \GPIO0_pin_22_R1_Top~I .oe_power_up = "low";
defparam \GPIO0_pin_22_R1_Top~I .oe_register_mode = "none";
defparam \GPIO0_pin_22_R1_Top~I .oe_sync_reset = "none";
defparam \GPIO0_pin_22_R1_Top~I .operation_mode = "output";
defparam \GPIO0_pin_22_R1_Top~I .output_async_reset = "none";
defparam \GPIO0_pin_22_R1_Top~I .output_power_up = "low";
defparam \GPIO0_pin_22_R1_Top~I .output_register_mode = "none";
defparam \GPIO0_pin_22_R1_Top~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO0_pin_24_R2_Top~I (
	.datain(\r2_top~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO0_pin_24_R2_Top));
// synopsys translate_off
defparam \GPIO0_pin_24_R2_Top~I .input_async_reset = "none";
defparam \GPIO0_pin_24_R2_Top~I .input_power_up = "low";
defparam \GPIO0_pin_24_R2_Top~I .input_register_mode = "none";
defparam \GPIO0_pin_24_R2_Top~I .input_sync_reset = "none";
defparam \GPIO0_pin_24_R2_Top~I .oe_async_reset = "none";
defparam \GPIO0_pin_24_R2_Top~I .oe_power_up = "low";
defparam \GPIO0_pin_24_R2_Top~I .oe_register_mode = "none";
defparam \GPIO0_pin_24_R2_Top~I .oe_sync_reset = "none";
defparam \GPIO0_pin_24_R2_Top~I .operation_mode = "output";
defparam \GPIO0_pin_24_R2_Top~I .output_async_reset = "none";
defparam \GPIO0_pin_24_R2_Top~I .output_power_up = "low";
defparam \GPIO0_pin_24_R2_Top~I .output_register_mode = "none";
defparam \GPIO0_pin_24_R2_Top~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO0_pin_26_R3_Top~I (
	.datain(\r3_top~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO0_pin_26_R3_Top));
// synopsys translate_off
defparam \GPIO0_pin_26_R3_Top~I .input_async_reset = "none";
defparam \GPIO0_pin_26_R3_Top~I .input_power_up = "low";
defparam \GPIO0_pin_26_R3_Top~I .input_register_mode = "none";
defparam \GPIO0_pin_26_R3_Top~I .input_sync_reset = "none";
defparam \GPIO0_pin_26_R3_Top~I .oe_async_reset = "none";
defparam \GPIO0_pin_26_R3_Top~I .oe_power_up = "low";
defparam \GPIO0_pin_26_R3_Top~I .oe_register_mode = "none";
defparam \GPIO0_pin_26_R3_Top~I .oe_sync_reset = "none";
defparam \GPIO0_pin_26_R3_Top~I .operation_mode = "output";
defparam \GPIO0_pin_26_R3_Top~I .output_async_reset = "none";
defparam \GPIO0_pin_26_R3_Top~I .output_power_up = "low";
defparam \GPIO0_pin_26_R3_Top~I .output_register_mode = "none";
defparam \GPIO0_pin_26_R3_Top~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO0_pin_28_unused1~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO0_pin_28_unused1));
// synopsys translate_off
defparam \GPIO0_pin_28_unused1~I .input_async_reset = "none";
defparam \GPIO0_pin_28_unused1~I .input_power_up = "low";
defparam \GPIO0_pin_28_unused1~I .input_register_mode = "none";
defparam \GPIO0_pin_28_unused1~I .input_sync_reset = "none";
defparam \GPIO0_pin_28_unused1~I .oe_async_reset = "none";
defparam \GPIO0_pin_28_unused1~I .oe_power_up = "low";
defparam \GPIO0_pin_28_unused1~I .oe_register_mode = "none";
defparam \GPIO0_pin_28_unused1~I .oe_sync_reset = "none";
defparam \GPIO0_pin_28_unused1~I .operation_mode = "output";
defparam \GPIO0_pin_28_unused1~I .output_async_reset = "none";
defparam \GPIO0_pin_28_unused1~I .output_power_up = "low";
defparam \GPIO0_pin_28_unused1~I .output_register_mode = "none";
defparam \GPIO0_pin_28_unused1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledr[0]~I (
	.datain(\clock_divider_instance|clk_out~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledr[0]));
// synopsys translate_off
defparam \ledr[0]~I .input_async_reset = "none";
defparam \ledr[0]~I .input_power_up = "low";
defparam \ledr[0]~I .input_register_mode = "none";
defparam \ledr[0]~I .input_sync_reset = "none";
defparam \ledr[0]~I .oe_async_reset = "none";
defparam \ledr[0]~I .oe_power_up = "low";
defparam \ledr[0]~I .oe_register_mode = "none";
defparam \ledr[0]~I .oe_sync_reset = "none";
defparam \ledr[0]~I .operation_mode = "output";
defparam \ledr[0]~I .output_async_reset = "none";
defparam \ledr[0]~I .output_power_up = "low";
defparam \ledr[0]~I .output_register_mode = "none";
defparam \ledr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledr[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledr[1]));
// synopsys translate_off
defparam \ledr[1]~I .input_async_reset = "none";
defparam \ledr[1]~I .input_power_up = "low";
defparam \ledr[1]~I .input_register_mode = "none";
defparam \ledr[1]~I .input_sync_reset = "none";
defparam \ledr[1]~I .oe_async_reset = "none";
defparam \ledr[1]~I .oe_power_up = "low";
defparam \ledr[1]~I .oe_register_mode = "none";
defparam \ledr[1]~I .oe_sync_reset = "none";
defparam \ledr[1]~I .operation_mode = "output";
defparam \ledr[1]~I .output_async_reset = "none";
defparam \ledr[1]~I .output_power_up = "low";
defparam \ledr[1]~I .output_register_mode = "none";
defparam \ledr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledr[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledr[2]));
// synopsys translate_off
defparam \ledr[2]~I .input_async_reset = "none";
defparam \ledr[2]~I .input_power_up = "low";
defparam \ledr[2]~I .input_register_mode = "none";
defparam \ledr[2]~I .input_sync_reset = "none";
defparam \ledr[2]~I .oe_async_reset = "none";
defparam \ledr[2]~I .oe_power_up = "low";
defparam \ledr[2]~I .oe_register_mode = "none";
defparam \ledr[2]~I .oe_sync_reset = "none";
defparam \ledr[2]~I .operation_mode = "output";
defparam \ledr[2]~I .output_async_reset = "none";
defparam \ledr[2]~I .output_power_up = "low";
defparam \ledr[2]~I .output_register_mode = "none";
defparam \ledr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledr[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledr[3]));
// synopsys translate_off
defparam \ledr[3]~I .input_async_reset = "none";
defparam \ledr[3]~I .input_power_up = "low";
defparam \ledr[3]~I .input_register_mode = "none";
defparam \ledr[3]~I .input_sync_reset = "none";
defparam \ledr[3]~I .oe_async_reset = "none";
defparam \ledr[3]~I .oe_power_up = "low";
defparam \ledr[3]~I .oe_register_mode = "none";
defparam \ledr[3]~I .oe_sync_reset = "none";
defparam \ledr[3]~I .operation_mode = "output";
defparam \ledr[3]~I .output_async_reset = "none";
defparam \ledr[3]~I .output_power_up = "low";
defparam \ledr[3]~I .output_register_mode = "none";
defparam \ledr[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledr[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledr[4]));
// synopsys translate_off
defparam \ledr[4]~I .input_async_reset = "none";
defparam \ledr[4]~I .input_power_up = "low";
defparam \ledr[4]~I .input_register_mode = "none";
defparam \ledr[4]~I .input_sync_reset = "none";
defparam \ledr[4]~I .oe_async_reset = "none";
defparam \ledr[4]~I .oe_power_up = "low";
defparam \ledr[4]~I .oe_register_mode = "none";
defparam \ledr[4]~I .oe_sync_reset = "none";
defparam \ledr[4]~I .operation_mode = "output";
defparam \ledr[4]~I .output_async_reset = "none";
defparam \ledr[4]~I .output_power_up = "low";
defparam \ledr[4]~I .output_register_mode = "none";
defparam \ledr[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledr[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledr[5]));
// synopsys translate_off
defparam \ledr[5]~I .input_async_reset = "none";
defparam \ledr[5]~I .input_power_up = "low";
defparam \ledr[5]~I .input_register_mode = "none";
defparam \ledr[5]~I .input_sync_reset = "none";
defparam \ledr[5]~I .oe_async_reset = "none";
defparam \ledr[5]~I .oe_power_up = "low";
defparam \ledr[5]~I .oe_register_mode = "none";
defparam \ledr[5]~I .oe_sync_reset = "none";
defparam \ledr[5]~I .operation_mode = "output";
defparam \ledr[5]~I .output_async_reset = "none";
defparam \ledr[5]~I .output_power_up = "low";
defparam \ledr[5]~I .output_register_mode = "none";
defparam \ledr[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledr[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledr[6]));
// synopsys translate_off
defparam \ledr[6]~I .input_async_reset = "none";
defparam \ledr[6]~I .input_power_up = "low";
defparam \ledr[6]~I .input_register_mode = "none";
defparam \ledr[6]~I .input_sync_reset = "none";
defparam \ledr[6]~I .oe_async_reset = "none";
defparam \ledr[6]~I .oe_power_up = "low";
defparam \ledr[6]~I .oe_register_mode = "none";
defparam \ledr[6]~I .oe_sync_reset = "none";
defparam \ledr[6]~I .operation_mode = "output";
defparam \ledr[6]~I .output_async_reset = "none";
defparam \ledr[6]~I .output_power_up = "low";
defparam \ledr[6]~I .output_register_mode = "none";
defparam \ledr[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledr[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledr[7]));
// synopsys translate_off
defparam \ledr[7]~I .input_async_reset = "none";
defparam \ledr[7]~I .input_power_up = "low";
defparam \ledr[7]~I .input_register_mode = "none";
defparam \ledr[7]~I .input_sync_reset = "none";
defparam \ledr[7]~I .oe_async_reset = "none";
defparam \ledr[7]~I .oe_power_up = "low";
defparam \ledr[7]~I .oe_register_mode = "none";
defparam \ledr[7]~I .oe_sync_reset = "none";
defparam \ledr[7]~I .operation_mode = "output";
defparam \ledr[7]~I .output_async_reset = "none";
defparam \ledr[7]~I .output_power_up = "low";
defparam \ledr[7]~I .output_register_mode = "none";
defparam \ledr[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledr[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledr[8]));
// synopsys translate_off
defparam \ledr[8]~I .input_async_reset = "none";
defparam \ledr[8]~I .input_power_up = "low";
defparam \ledr[8]~I .input_register_mode = "none";
defparam \ledr[8]~I .input_sync_reset = "none";
defparam \ledr[8]~I .oe_async_reset = "none";
defparam \ledr[8]~I .oe_power_up = "low";
defparam \ledr[8]~I .oe_register_mode = "none";
defparam \ledr[8]~I .oe_sync_reset = "none";
defparam \ledr[8]~I .operation_mode = "output";
defparam \ledr[8]~I .output_async_reset = "none";
defparam \ledr[8]~I .output_power_up = "low";
defparam \ledr[8]~I .output_register_mode = "none";
defparam \ledr[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledr[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledr[9]));
// synopsys translate_off
defparam \ledr[9]~I .input_async_reset = "none";
defparam \ledr[9]~I .input_power_up = "low";
defparam \ledr[9]~I .input_register_mode = "none";
defparam \ledr[9]~I .input_sync_reset = "none";
defparam \ledr[9]~I .oe_async_reset = "none";
defparam \ledr[9]~I .oe_power_up = "low";
defparam \ledr[9]~I .oe_register_mode = "none";
defparam \ledr[9]~I .oe_sync_reset = "none";
defparam \ledr[9]~I .operation_mode = "output";
defparam \ledr[9]~I .output_async_reset = "none";
defparam \ledr[9]~I .output_power_up = "low";
defparam \ledr[9]~I .output_register_mode = "none";
defparam \ledr[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledg[0]~I (
	.datain(\WideOr4~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledg[0]));
// synopsys translate_off
defparam \ledg[0]~I .input_async_reset = "none";
defparam \ledg[0]~I .input_power_up = "low";
defparam \ledg[0]~I .input_register_mode = "none";
defparam \ledg[0]~I .input_sync_reset = "none";
defparam \ledg[0]~I .oe_async_reset = "none";
defparam \ledg[0]~I .oe_power_up = "low";
defparam \ledg[0]~I .oe_register_mode = "none";
defparam \ledg[0]~I .oe_sync_reset = "none";
defparam \ledg[0]~I .operation_mode = "output";
defparam \ledg[0]~I .output_async_reset = "none";
defparam \ledg[0]~I .output_power_up = "low";
defparam \ledg[0]~I .output_register_mode = "none";
defparam \ledg[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledg[1]~I (
	.datain(\WideOr3~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledg[1]));
// synopsys translate_off
defparam \ledg[1]~I .input_async_reset = "none";
defparam \ledg[1]~I .input_power_up = "low";
defparam \ledg[1]~I .input_register_mode = "none";
defparam \ledg[1]~I .input_sync_reset = "none";
defparam \ledg[1]~I .oe_async_reset = "none";
defparam \ledg[1]~I .oe_power_up = "low";
defparam \ledg[1]~I .oe_register_mode = "none";
defparam \ledg[1]~I .oe_sync_reset = "none";
defparam \ledg[1]~I .operation_mode = "output";
defparam \ledg[1]~I .output_async_reset = "none";
defparam \ledg[1]~I .output_power_up = "low";
defparam \ledg[1]~I .output_register_mode = "none";
defparam \ledg[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledg[2]~I (
	.datain(\WideOr2~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledg[2]));
// synopsys translate_off
defparam \ledg[2]~I .input_async_reset = "none";
defparam \ledg[2]~I .input_power_up = "low";
defparam \ledg[2]~I .input_register_mode = "none";
defparam \ledg[2]~I .input_sync_reset = "none";
defparam \ledg[2]~I .oe_async_reset = "none";
defparam \ledg[2]~I .oe_power_up = "low";
defparam \ledg[2]~I .oe_register_mode = "none";
defparam \ledg[2]~I .oe_sync_reset = "none";
defparam \ledg[2]~I .operation_mode = "output";
defparam \ledg[2]~I .output_async_reset = "none";
defparam \ledg[2]~I .output_power_up = "low";
defparam \ledg[2]~I .output_register_mode = "none";
defparam \ledg[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledg[3]~I (
	.datain(!\WideOr1~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledg[3]));
// synopsys translate_off
defparam \ledg[3]~I .input_async_reset = "none";
defparam \ledg[3]~I .input_power_up = "low";
defparam \ledg[3]~I .input_register_mode = "none";
defparam \ledg[3]~I .input_sync_reset = "none";
defparam \ledg[3]~I .oe_async_reset = "none";
defparam \ledg[3]~I .oe_power_up = "low";
defparam \ledg[3]~I .oe_register_mode = "none";
defparam \ledg[3]~I .oe_sync_reset = "none";
defparam \ledg[3]~I .operation_mode = "output";
defparam \ledg[3]~I .output_async_reset = "none";
defparam \ledg[3]~I .output_power_up = "low";
defparam \ledg[3]~I .output_register_mode = "none";
defparam \ledg[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledg[4]~I (
	.datain(!\WideOr0~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledg[4]));
// synopsys translate_off
defparam \ledg[4]~I .input_async_reset = "none";
defparam \ledg[4]~I .input_power_up = "low";
defparam \ledg[4]~I .input_register_mode = "none";
defparam \ledg[4]~I .input_sync_reset = "none";
defparam \ledg[4]~I .oe_async_reset = "none";
defparam \ledg[4]~I .oe_power_up = "low";
defparam \ledg[4]~I .oe_register_mode = "none";
defparam \ledg[4]~I .oe_sync_reset = "none";
defparam \ledg[4]~I .operation_mode = "output";
defparam \ledg[4]~I .output_async_reset = "none";
defparam \ledg[4]~I .output_power_up = "low";
defparam \ledg[4]~I .output_register_mode = "none";
defparam \ledg[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledg[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledg[5]));
// synopsys translate_off
defparam \ledg[5]~I .input_async_reset = "none";
defparam \ledg[5]~I .input_power_up = "low";
defparam \ledg[5]~I .input_register_mode = "none";
defparam \ledg[5]~I .input_sync_reset = "none";
defparam \ledg[5]~I .oe_async_reset = "none";
defparam \ledg[5]~I .oe_power_up = "low";
defparam \ledg[5]~I .oe_register_mode = "none";
defparam \ledg[5]~I .oe_sync_reset = "none";
defparam \ledg[5]~I .operation_mode = "output";
defparam \ledg[5]~I .output_async_reset = "none";
defparam \ledg[5]~I .output_power_up = "low";
defparam \ledg[5]~I .output_register_mode = "none";
defparam \ledg[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledg[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledg[6]));
// synopsys translate_off
defparam \ledg[6]~I .input_async_reset = "none";
defparam \ledg[6]~I .input_power_up = "low";
defparam \ledg[6]~I .input_register_mode = "none";
defparam \ledg[6]~I .input_sync_reset = "none";
defparam \ledg[6]~I .oe_async_reset = "none";
defparam \ledg[6]~I .oe_power_up = "low";
defparam \ledg[6]~I .oe_register_mode = "none";
defparam \ledg[6]~I .oe_sync_reset = "none";
defparam \ledg[6]~I .operation_mode = "output";
defparam \ledg[6]~I .output_async_reset = "none";
defparam \ledg[6]~I .output_power_up = "low";
defparam \ledg[6]~I .output_register_mode = "none";
defparam \ledg[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledg[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledg[7]));
// synopsys translate_off
defparam \ledg[7]~I .input_async_reset = "none";
defparam \ledg[7]~I .input_power_up = "low";
defparam \ledg[7]~I .input_register_mode = "none";
defparam \ledg[7]~I .input_sync_reset = "none";
defparam \ledg[7]~I .oe_async_reset = "none";
defparam \ledg[7]~I .oe_power_up = "low";
defparam \ledg[7]~I .oe_register_mode = "none";
defparam \ledg[7]~I .oe_sync_reset = "none";
defparam \ledg[7]~I .operation_mode = "output";
defparam \ledg[7]~I .output_async_reset = "none";
defparam \ledg[7]~I .output_power_up = "low";
defparam \ledg[7]~I .output_register_mode = "none";
defparam \ledg[7]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
