/*Device: MKM34Z5
 Version: 1.6
 Description: MKM34Z5 Freescale Microcontroller
*/


#include "../chip/chip.h"
#include "../inc/logic.h"


struct DATA ADC_REG_DATA[] = {
	{"OFFSET(AFE_MemMap, CFR)", OFFSET(AFE_MemMap,CFR), 0},
	{"OFFSET(AFE_MemMap, CR)", OFFSET(AFE_MemMap,CR), 24},
	{"OFFSET(AFE_MemMap, CKR)", OFFSET(AFE_MemMap,CKR), 28},
	{"OFFSET(AFE_MemMap, DI)", OFFSET(AFE_MemMap,DI), 32},
	{"OFFSET(AFE_MemMap, DR)", OFFSET(AFE_MemMap,DR), 44},
	{"OFFSET(AFE_MemMap, RR)", OFFSET(AFE_MemMap,RR), 68},
	{"OFFSET(AFE_MemMap, SR)", OFFSET(AFE_MemMap,SR), 92},
	{"sizeof(AFE_MemMap)", sizeof(struct AFE_MemMap), 96}
};

struct DATA ADC_BITFIELD_DATA[] = {
	{"AFE_CFR_HW_TRG_MASK", AFE_CFR_HW_TRG_MASK, MASK(9,1)},
	{"AFE_CFR_HW_TRG_SHIFT", AFE_CFR_HW_TRG_SHIFT, SHIFT(9)},
	{"AFE_CFR_DEC_CLK_INP_SEL_MASK", AFE_CFR_DEC_CLK_INP_SEL_MASK, MASK(10,1)},
	{"AFE_CFR_DEC_CLK_INP_SEL_SHIFT", AFE_CFR_DEC_CLK_INP_SEL_SHIFT, SHIFT(10)},
	{"AFE_CFR_DEC_CLK_EDGE_SEL_MASK", AFE_CFR_DEC_CLK_EDGE_SEL_MASK, MASK(11,1)},
	{"AFE_CFR_DEC_CLK_EDGE_SEL_SHIFT", AFE_CFR_DEC_CLK_EDGE_SEL_SHIFT, SHIFT(11)},
	{"AFE_CFR_CC_MASK", AFE_CFR_CC_MASK, MASK(12,1)},
	{"AFE_CFR_CC_SHIFT", AFE_CFR_CC_SHIFT, SHIFT(12)},
	{"AFE_CFR_DEC_EN_MASK", AFE_CFR_DEC_EN_MASK, MASK(13,1)},
	{"AFE_CFR_DEC_EN_SHIFT", AFE_CFR_DEC_EN_SHIFT, SHIFT(13)},
	{"AFE_CFR_SD_MOD_EN_MASK", AFE_CFR_SD_MOD_EN_MASK, MASK(14,1)},
	{"AFE_CFR_SD_MOD_EN_SHIFT", AFE_CFR_SD_MOD_EN_SHIFT, SHIFT(14)},
	{"AFE_CFR_BYP_MODE_MASK", AFE_CFR_BYP_MODE_MASK, MASK(17,1)},
	{"AFE_CFR_BYP_MODE_SHIFT", AFE_CFR_BYP_MODE_SHIFT, SHIFT(17)},
	{"AFE_CFR_PGA_GAIN_SEL_MASK", AFE_CFR_PGA_GAIN_SEL_MASK, MASK(19,3)},
	{"AFE_CFR_PGA_GAIN_SEL_SHIFT", AFE_CFR_PGA_GAIN_SEL_SHIFT, SHIFT(19)},
	{"AFE_CFR_PGA_GAIN_SEL_VALUE", AFE_CFR_PGA_GAIN_SEL(1), SHIFT_VALUE(19)},
	{"AFE_CFR_PGA_EN_MASK", AFE_CFR_PGA_EN_MASK, MASK(24,1)},
	{"AFE_CFR_PGA_EN_SHIFT", AFE_CFR_PGA_EN_SHIFT, SHIFT(24)},
	{"AFE_CFR_DEC_OSR_MASK", AFE_CFR_DEC_OSR_MASK, MASK(29,3)},
	{"AFE_CFR_DEC_OSR_SHIFT", AFE_CFR_DEC_OSR_SHIFT, SHIFT(29)},
	{"AFE_CFR_DEC_OSR_VALUE", AFE_CFR_DEC_OSR(1), SHIFT_VALUE(29)},
	{"AFE_CR_STRTUP_CNT_MASK", AFE_CR_STRTUP_CNT_MASK, MASK(9,7)},
	{"AFE_CR_STRTUP_CNT_SHIFT", AFE_CR_STRTUP_CNT_SHIFT, SHIFT(9)},
	{"AFE_CR_STRTUP_CNT_VALUE", AFE_CR_STRTUP_CNT(1), SHIFT_VALUE(9)},
	{"AFE_CR_RESULT_FORMAT_MASK", AFE_CR_RESULT_FORMAT_MASK, MASK(18,1)},
	{"AFE_CR_RESULT_FORMAT_SHIFT", AFE_CR_RESULT_FORMAT_SHIFT, SHIFT(18)},
	{"AFE_CR_DLY_OK_MASK", AFE_CR_DLY_OK_MASK, MASK(21,1)},
	{"AFE_CR_DLY_OK_SHIFT", AFE_CR_DLY_OK_SHIFT, SHIFT(21)},
	{"AFE_CR_RST_B_MASK", AFE_CR_RST_B_MASK, MASK(22,1)},
	{"AFE_CR_RST_B_SHIFT", AFE_CR_RST_B_SHIFT, SHIFT(22)},
	{"AFE_CR_LPM_EN_MASK", AFE_CR_LPM_EN_MASK, MASK(25,1)},
	{"AFE_CR_LPM_EN_SHIFT", AFE_CR_LPM_EN_SHIFT, SHIFT(25)},
	{"AFE_CR_SOFT_TRG3_MASK", AFE_CR_SOFT_TRG3_MASK, MASK(27,1)},
	{"AFE_CR_SOFT_TRG3_SHIFT", AFE_CR_SOFT_TRG3_SHIFT, SHIFT(27)},
	{"AFE_CR_SOFT_TRG2_MASK", AFE_CR_SOFT_TRG2_MASK, MASK(28,1)},
	{"AFE_CR_SOFT_TRG2_SHIFT", AFE_CR_SOFT_TRG2_SHIFT, SHIFT(28)},
	{"AFE_CR_SOFT_TRG1_MASK", AFE_CR_SOFT_TRG1_MASK, MASK(29,1)},
	{"AFE_CR_SOFT_TRG1_SHIFT", AFE_CR_SOFT_TRG1_SHIFT, SHIFT(29)},
	{"AFE_CR_SOFT_TRG0_MASK", AFE_CR_SOFT_TRG0_MASK, MASK(30,1)},
	{"AFE_CR_SOFT_TRG0_SHIFT", AFE_CR_SOFT_TRG0_SHIFT, SHIFT(30)},
	{"AFE_CR_MSTR_EN_MASK", AFE_CR_MSTR_EN_MASK, MASK(31,1)},
	{"AFE_CR_MSTR_EN_SHIFT", AFE_CR_MSTR_EN_SHIFT, SHIFT(31)},
	{"AFE_CKR_CLS_MASK", AFE_CKR_CLS_MASK, MASK(21,2)},
	{"AFE_CKR_CLS_SHIFT", AFE_CKR_CLS_SHIFT, SHIFT(21)},
	{"AFE_CKR_CLS_VALUE", AFE_CKR_CLS(1), SHIFT_VALUE(21)},
	{"AFE_CKR_DIV_MASK", AFE_CKR_DIV_MASK, MASK(28,4)},
	{"AFE_CKR_DIV_SHIFT", AFE_CKR_DIV_SHIFT, SHIFT(28)},
	{"AFE_CKR_DIV_VALUE", AFE_CKR_DIV(1), SHIFT_VALUE(28)},
	{"AFE_DI_INTEN3_MASK", AFE_DI_INTEN3_MASK, MASK(23,1)},
	{"AFE_DI_INTEN3_SHIFT", AFE_DI_INTEN3_SHIFT, SHIFT(23)},
	{"AFE_DI_INTEN2_MASK", AFE_DI_INTEN2_MASK, MASK(24,1)},
	{"AFE_DI_INTEN2_SHIFT", AFE_DI_INTEN2_SHIFT, SHIFT(24)},
	{"AFE_DI_INTEN1_MASK", AFE_DI_INTEN1_MASK, MASK(25,1)},
	{"AFE_DI_INTEN1_SHIFT", AFE_DI_INTEN1_SHIFT, SHIFT(25)},
	{"AFE_DI_INTEN0_MASK", AFE_DI_INTEN0_MASK, MASK(26,1)},
	{"AFE_DI_INTEN0_SHIFT", AFE_DI_INTEN0_SHIFT, SHIFT(26)},
	{"AFE_DI_DMAEN3_MASK", AFE_DI_DMAEN3_MASK, MASK(28,1)},
	{"AFE_DI_DMAEN3_SHIFT", AFE_DI_DMAEN3_SHIFT, SHIFT(28)},
	{"AFE_DI_DMAEN2_MASK", AFE_DI_DMAEN2_MASK, MASK(29,1)},
	{"AFE_DI_DMAEN2_SHIFT", AFE_DI_DMAEN2_SHIFT, SHIFT(29)},
	{"AFE_DI_DMAEN1_MASK", AFE_DI_DMAEN1_MASK, MASK(30,1)},
	{"AFE_DI_DMAEN1_SHIFT", AFE_DI_DMAEN1_SHIFT, SHIFT(30)},
	{"AFE_DI_DMAEN0_MASK", AFE_DI_DMAEN0_MASK, MASK(31,1)},
	{"AFE_DI_DMAEN0_SHIFT", AFE_DI_DMAEN0_SHIFT, SHIFT(31)},
	{"AFE_DR_DLY_MASK", AFE_DR_DLY_MASK, MASK(0,11)},
	{"AFE_DR_DLY_SHIFT", AFE_DR_DLY_SHIFT, SHIFT(0)},
	{"AFE_DR_DLY_VALUE", AFE_DR_DLY(1), SHIFT_VALUE(0)},
	{"AFE_RR_SDR_MASK", AFE_RR_SDR_MASK, MASK(0,23)},
	{"AFE_RR_SDR_SHIFT", AFE_RR_SDR_SHIFT, SHIFT(0)},
	{"AFE_RR_SDR_VALUE", AFE_RR_SDR(1), SHIFT_VALUE(0)},
	{"AFE_RR_SIGN_BITS_MASK", AFE_RR_SIGN_BITS_MASK, MASK(23,9)},
	{"AFE_RR_SIGN_BITS_SHIFT", AFE_RR_SIGN_BITS_SHIFT, SHIFT(23)},
	{"AFE_RR_SIGN_BITS_VALUE", AFE_RR_SIGN_BITS(1), SHIFT_VALUE(23)},
	{"AFE_SR_RDY3_MASK", AFE_SR_RDY3_MASK, MASK(16,1)},
	{"AFE_SR_RDY3_SHIFT", AFE_SR_RDY3_SHIFT, SHIFT(16)},
	{"AFE_SR_RDY2_MASK", AFE_SR_RDY2_MASK, MASK(17,1)},
	{"AFE_SR_RDY2_SHIFT", AFE_SR_RDY2_SHIFT, SHIFT(17)},
	{"AFE_SR_RDY1_MASK", AFE_SR_RDY1_MASK, MASK(18,1)},
	{"AFE_SR_RDY1_SHIFT", AFE_SR_RDY1_SHIFT, SHIFT(18)},
	{"AFE_SR_RDY0_MASK", AFE_SR_RDY0_MASK, MASK(19,1)},
	{"AFE_SR_RDY0_SHIFT", AFE_SR_RDY0_SHIFT, SHIFT(19)},
	{"AFE_SR_OVR3_MASK", AFE_SR_OVR3_MASK, MASK(21,1)},
	{"AFE_SR_OVR3_SHIFT", AFE_SR_OVR3_SHIFT, SHIFT(21)},
	{"AFE_SR_OVR2_MASK", AFE_SR_OVR2_MASK, MASK(22,1)},
	{"AFE_SR_OVR2_SHIFT", AFE_SR_OVR2_SHIFT, SHIFT(22)},
	{"AFE_SR_OVR1_MASK", AFE_SR_OVR1_MASK, MASK(23,1)},
	{"AFE_SR_OVR1_SHIFT", AFE_SR_OVR1_SHIFT, SHIFT(23)},
	{"AFE_SR_OVR0_MASK", AFE_SR_OVR0_MASK, MASK(24,1)},
	{"AFE_SR_OVR0_SHIFT", AFE_SR_OVR0_SHIFT, SHIFT(24)},
	{"AFE_SR_COC3_MASK", AFE_SR_COC3_MASK, MASK(28,1)},
	{"AFE_SR_COC3_SHIFT", AFE_SR_COC3_SHIFT, SHIFT(28)},
	{"AFE_SR_COC2_MASK", AFE_SR_COC2_MASK, MASK(29,1)},
	{"AFE_SR_COC2_SHIFT", AFE_SR_COC2_SHIFT, SHIFT(29)},
	{"AFE_SR_COC1_MASK", AFE_SR_COC1_MASK, MASK(30,1)},
	{"AFE_SR_COC1_SHIFT", AFE_SR_COC1_SHIFT, SHIFT(30)},
	{"AFE_SR_COC0_MASK", AFE_SR_COC0_MASK, MASK(31,1)},
	{"AFE_SR_COC0_SHIFT", AFE_SR_COC0_SHIFT, SHIFT(31)}
};