+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_2 |               clk_fpga_0 |                                  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D|
|               clk_fpga_2 |               clk_fpga_0 |                                  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D|
|               clk_fpga_2 |               clk_fpga_0 |                                  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D|
|               clk_fpga_2 |               clk_fpga_0 |                                  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D|
|               clk_fpga_2 |               clk_fpga_0 |                                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D|
|               clk_fpga_2 |               clk_fpga_0 |                                  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D|
|               clk_fpga_2 |               clk_fpga_0 |                                  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D|
|               clk_fpga_2 |               clk_fpga_0 |                                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D|
|               clk_fpga_2 |               clk_fpga_0 |                                  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D|
|               clk_fpga_2 |               clk_fpga_0 |                                  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D|
|               clk_fpga_2 |               clk_fpga_0 |                                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D|
|               clk_fpga_2 |               clk_fpga_0 |                                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D|
|               clk_fpga_2 |               clk_fpga_0 |                                  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D|
|               clk_fpga_2 |               clk_fpga_0 |                                  design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D|
|               clk_fpga_2 |               clk_fpga_0 |                                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D|
|               clk_fpga_2 |               clk_fpga_0 |                                 design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[23]/R|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[2]/R|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[3]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[20]/R|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[1]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[22]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[21]/R|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[0]/R|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[5]/R|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[6]/R|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[7]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[13]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[14]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[15]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[12]/R|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[4]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[28]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[16]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[30]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[31]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[17]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[18]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[19]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[29]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[20]/R|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[8]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[21]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[22]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[23]/R|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[9]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[11]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[10]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[10]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[24]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[27]/R|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[8]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[26]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[11]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[25]/R|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRread_reg[9]/R|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[5]/R|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[7]/R|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[4]/R|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[6]/R|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[1]/R|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[3]/R|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[0]/R|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[2]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[13]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[14]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[12]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[15]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[18]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[17]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[19]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[16]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[26]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[24]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[25]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[27]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[29]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[31]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[28]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/ramADRPlay_reg[30]/R|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[19]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[10]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[16]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[11]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[22]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                        design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[6]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[12]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[15]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[17]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[7]/R|
|               clk_fpga_0 |               clk_fpga_2 |                        design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[9]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[20]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                        design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[7]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                        design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[8]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                        design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[2]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                        design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[0]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                        design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[3]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                        design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[1]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                        design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[4]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[18]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                        design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[5]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[21]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[13]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[14]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inr_reg[23]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                              design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/wea_reg[3]/D|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[14]/R|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[15]/R|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[17]/R|
|               clk_fpga_0 |               clk_fpga_2 |                            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[5]/R|
|               clk_fpga_0 |               clk_fpga_2 |                        design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inl_reg[3]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                        design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inl_reg[2]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inl_reg[23]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inl_reg[22]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inl_reg[10]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                        design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inl_reg[7]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                        design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inl_reg[8]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inl_reg[17]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inl_reg[11]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                        design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inl_reg[9]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[22]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[10]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[11]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[12]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[19]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[21]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[13]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[18]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inl_reg[12]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inl_reg[18]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                        design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inl_reg[6]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                        design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inl_reg[4]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                        design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inl_reg[5]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                        design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inl_reg[0]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inl_reg[15]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[4]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[6]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[26]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[5]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[7]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inl_reg[20]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inl_reg[13]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inl_reg[21]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inl_reg[14]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inl_reg[16]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inl_reg[19]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                        design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_inl_reg[1]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[29]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[23]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[2]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[17]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[24]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[30]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[25]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[9]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[27]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[28]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[8]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[16]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[17]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[20]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[21]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[18]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[19]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[0]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[14]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[15]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[16]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[12]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[11]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[10]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[13]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[14]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[15]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[8]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[9]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[9]/R|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[10]/R|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[11]/R|
|               clk_fpga_0 |               clk_fpga_2 |                            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[3]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[1]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[31]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/dina_reg[20]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[16]/R|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[17]/R|
|               clk_fpga_0 |               clk_fpga_2 |                            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[3]/R|
|               clk_fpga_0 |               clk_fpga_2 |                            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[4]/R|
|               clk_fpga_0 |               clk_fpga_2 |                            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[5]/R|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[14]/R|
|               clk_fpga_0 |               clk_fpga_2 |                            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[2]/R|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[15]/R|
|               clk_fpga_0 |               clk_fpga_2 |                            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[8]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[22]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outl_reg[23]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[12]/R|
|               clk_fpga_0 |               clk_fpga_2 |                            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[6]/R|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addrb_reg[13]/R|
|               clk_fpga_0 |               clk_fpga_2 |                            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[8]/R|
|               clk_fpga_0 |               clk_fpga_2 |                            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[2]/R|
|               clk_fpga_0 |               clk_fpga_2 |                            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[3]/R|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[16]/R|
|               clk_fpga_0 |               clk_fpga_2 |                            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[4]/R|
|               clk_fpga_0 |               clk_fpga_2 |                    design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[7]_replica/R|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[13]/R|
|               clk_fpga_0 |               clk_fpga_2 |                            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[6]/R|
|               clk_fpga_0 |               clk_fpga_2 |                            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[9]/R|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[11]/R|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[10]/R|
|               clk_fpga_0 |               clk_fpga_2 |                            design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[7]/R|
|               clk_fpga_0 |               clk_fpga_2 |                           design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/addra_reg[12]/R|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[12]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[10]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[8]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                       design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[9]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[11]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[13]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[16]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[17]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[20]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[21]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[14]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[15]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[18]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[19]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[22]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                      design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/data_outr_reg[23]/CE|
|               clk_fpga_0 |               clk_fpga_2 |                               design_1_i/Pmod_I2S2_0/U0/Pmod_I2S2_v1_0_S00_AXI_inst/pmod_i2s2/sd_tx_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
