chips_added_at_a_time	execution_time	edges	levels	diameter	ASPL	power	frequency	tempurature	picked_by	overlap
3	717.542330384	8.9	3.6	5.8	2.64444444444	56.7207	3600.0	48.78	power	0.1
1	1377.23534386	8.3	3.8	6.1	2.81111111111	56.7207	3600.0	48.442	power	0.1
cradle	668.201265415	9.66666666667	3.33333333333	5.44444444444	2.48765432099	56.7207	3600.0	48.5522222222	power	0.1
base3
layout_size = 9
candidates 14

3	1292.78589594	8.4	4.4	5.7	2.71111111111	52.30422	3480.0	48.018	power	0.2
1	2385.87982709	9.1	3.3	5.7	2.58888888889	49.3599	3400.0	47.798	power	0.2
cradle	804.247661299	8.44444444444	3.0	7.22222222222	3.1049382716	51.8135	3466.66666667	46.6822222222	power	0.2
base3
layout_size = 9
candidates 14

3	573.610071492	8.3	4.1	6.0	2.81666666667	47.88774	3360.0	44.378	temp	0.1
1	937.965440965	8.2	4.6	7.5	3.15	56.7207	3600.0	44.666	temp	0.1
cradle	310.638081868	8.11111111111	3.22222222222	7.33333333333	3.17283950617	55.0849666667	3555.55555556	42.6633333333	temp	0.1
base3
layout_size = 9
candidates 14

3	1139.28349633	8.9	3.9	5.5	2.56666666667	41.9991	3200.0	44.53	temp	0.2
1	1533.88419573	8.0	4.4	7.0	3.08888888889	50.83206	3440.0	45.634	temp	0.2
cradle	556.769721001	8.875	2.625	6.0	2.70833333333	41.9991	3200.0	43.99625	temp	0.2
base3
layout_size = 9
candidates 14

