
---------- Begin Simulation Statistics ----------
final_tick                                  819002500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 239434                       # Simulator instruction rate (inst/s)
host_mem_usage                                 710632                       # Number of bytes of host memory used
host_op_rate                                   303716                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.91                       # Real time elapsed on the host
host_tick_rate                              118601034                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1653387                       # Number of instructions simulated
sim_ops                                       2097313                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000819                       # Number of seconds simulated
sim_ticks                                   819002500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                    750834                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1659346                       # number of cc regfile writes
system.cpu.committedInsts                     1653387                       # Number of Instructions Simulated
system.cpu.committedOps                       2097313                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.990697                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.990697                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     43029                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    25534                       # number of floating regfile writes
system.cpu.idleCycles                          230059                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                13251                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   100380                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.455735                       # Inst execution rate
system.cpu.iew.exec_refs                       569768                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     183601                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  296043                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                402033                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                535                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               198978                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             2633962                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                386167                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             20044                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               2384502                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1264                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 11088                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  11953                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14992                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            278                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        11107                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2144                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   3689058                       # num instructions consuming a value
system.cpu.iew.wb_count                       2357949                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.526751                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1943214                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.439524                       # insts written-back per cycle
system.cpu.iew.wb_sent                        2362888                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  4350624                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2002193                       # number of integer regfile writes
system.cpu.ipc                               1.009390                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.009390                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             16247      0.68%      0.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1787731     74.35%     75.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  143      0.01%     75.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3062      0.13%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2579      0.11%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 868      0.04%     75.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1482      0.06%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 5170      0.22%     75.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     75.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4405      0.18%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2769      0.12%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                761      0.03%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              32      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             20      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               380697     15.83%     91.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              176975      7.36%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           12904      0.54%     99.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           8695      0.36%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2404546                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   55028                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               97513                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        36359                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              88203                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      422657                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.175774                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  350541     82.94%     82.94% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     35      0.01%     82.95% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     824      0.19%     83.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2297      0.54%     83.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   857      0.20%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      7      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1062      0.25%     84.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     84.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    326      0.08%     84.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    70      0.02%     84.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   22      0.01%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 6      0.00%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                9      0.00%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  24017      5.68%     89.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 33128      7.84%     97.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              3412      0.81%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             6044      1.43%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2755928                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            6582927                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      2321590                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           3082674                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    2633075                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   2404546                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 887                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          536642                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             40744                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            119                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       845508                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1407947                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.707838                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.834980                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              667425     47.40%     47.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               76544      5.44%     52.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               95205      6.76%     59.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              249776     17.74%     77.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              220301     15.65%     92.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               85307      6.06%     99.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               13208      0.94%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 171      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  10      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1407947                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.467971                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            101719                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            12252                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               402033                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              198978                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3743470                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    342                       # number of misc regfile writes
system.cpu.numCycles                          1638006                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            2583                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   111                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9068                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         19668                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  190623                       # Number of BP lookups
system.cpu.branchPred.condPredicted            146197                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             13123                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                60529                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   55228                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             91.242214                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    8456                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 20                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            6901                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               1255                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5646                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1026                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          495925                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             768                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11409                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      1334055                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.572134                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.663479                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          808365     60.59%     60.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          163907     12.29%     72.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2           66445      4.98%     77.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3           66475      4.98%     82.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           31403      2.35%     85.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           22110      1.66%     86.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           11850      0.89%     87.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           14171      1.06%     88.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          149329     11.19%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      1334055                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              1653387                       # Number of instructions committed
system.cpu.commit.opsCommitted                2097313                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                      505832                       # Number of memory references committed
system.cpu.commit.loads                        332985                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         284                       # Number of memory barriers committed
system.cpu.commit.branches                      80314                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      26965                       # Number of committed floating point instructions.
system.cpu.commit.integer                     2037796                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                  4678                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         7102      0.34%      0.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      1569764     74.85%     75.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult          103      0.00%     75.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2892      0.14%     75.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd         1014      0.05%     75.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          608      0.03%     75.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1286      0.06%     75.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         2645      0.13%     75.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     75.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2928      0.14%     75.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2461      0.12%     75.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     75.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          672      0.03%     75.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     75.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     75.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     75.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     75.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     75.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     75.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     75.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     75.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       325902     15.54%     91.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       165198      7.88%     99.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         7083      0.34%     99.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         7649      0.36%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      2097313                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        149329                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data       419259                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           419259                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       419259                       # number of overall hits
system.cpu.dcache.overall_hits::total          419259                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        20834                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          20834                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        20834                       # number of overall misses
system.cpu.dcache.overall_misses::total         20834                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1292918439                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1292918439                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1292918439                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1292918439                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       440093                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       440093                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       440093                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       440093                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.047340                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047340                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.047340                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.047340                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62058.099213                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62058.099213                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62058.099213                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62058.099213                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       112003                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1204                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    93.025748                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5560                       # number of writebacks
system.cpu.dcache.writebacks::total              5560                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        14247                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        14247                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        14247                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        14247                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6587                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6587                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6587                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6587                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    433850939                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    433850939                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    433850939                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    433850939                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014967                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014967                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014967                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014967                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65864.724305                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65864.724305                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65864.724305                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65864.724305                       # average overall mshr miss latency
system.cpu.dcache.replacements                   5560                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       247823                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          247823                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        19413                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         19413                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1200336500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1200336500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       267236                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       267236                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.072644                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.072644                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61831.581930                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61831.581930                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        14232                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        14232                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5181                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5181                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    343723500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    343723500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019387                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019387                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66343.080486                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66343.080486                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       171436                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         171436                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1421                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1421                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     92581939                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     92581939                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       172857                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       172857                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008221                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008221                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65152.666432                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65152.666432                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           15                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1406                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1406                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     90127439                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     90127439                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008134                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008134                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64102.019203                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64102.019203                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    819002500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           944.975308                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              425846                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6584                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.678919                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   944.975308                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.922827                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.922827                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          397                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          556                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            886770                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           886770                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    819002500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   214889                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                600968                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                    489380                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                 90757                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  11953                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                48179                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2559                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                2747259                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 96649                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                      372797                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      183615                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1378                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           298                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    819002500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    819002500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    819002500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             143441                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        2168799                       # Number of instructions fetch has processed
system.cpu.fetch.branches                      190623                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              64939                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       1241066                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   28882                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  872                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          8085                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           17                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    556528                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  2776                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            1407947                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.186079                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.712373                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   767510     54.51%     54.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    41109      2.92%     57.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                    37627      2.67%     60.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                    51311      3.64%     63.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   145575     10.34%     74.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   168841     11.99%     86.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    70692      5.02%     91.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                    45326      3.22%     94.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                    79956      5.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              1407947                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.116375                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.324048                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst       551373                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           551373                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       551373                       # number of overall hits
system.cpu.icache.overall_hits::total          551373                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5154                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5154                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5154                       # number of overall misses
system.cpu.icache.overall_misses::total          5154                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    313834000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    313834000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    313834000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    313834000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       556527                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       556527                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       556527                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       556527                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009261                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009261                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009261                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009261                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60891.346527                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60891.346527                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60891.346527                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60891.346527                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          401                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    57.285714                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3504                       # number of writebacks
system.cpu.icache.writebacks::total              3504                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1137                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1137                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1137                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1137                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         4017                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4017                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4017                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4017                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    256812500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    256812500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    256812500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    256812500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007218                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007218                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007218                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007218                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63931.416480                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63931.416480                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63931.416480                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63931.416480                       # average overall mshr miss latency
system.cpu.icache.replacements                   3504                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       551373                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          551373                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5154                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5154                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    313834000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    313834000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       556527                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       556527                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009261                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009261                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60891.346527                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60891.346527                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1137                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1137                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4017                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4017                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    256812500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    256812500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007218                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007218                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63931.416480                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63931.416480                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    819002500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           489.501817                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              555390                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4017                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            138.259895                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   489.501817                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.956058                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.956058                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1117071                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1117071                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    819002500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      557532                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1420                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    819002500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    819002500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    819002500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      103392                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   69048                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   41                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 278                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  26131                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  855                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1170                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON    819002500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  11953                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   287145                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  404795                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           8854                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                    506173                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                189027                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                2669690                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                 34226                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  4681                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  67403                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  85845                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             792                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands             4071580                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                     6802568                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                  4836689                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     82669                       # Number of floating rename lookups
system.cpu.rename.committedMaps               3399723                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   671848                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     404                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 366                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    280528                       # count of insts added to the skid buffer
system.cpu.rob.reads                          3774064                       # The number of ROB reads
system.cpu.rob.writes                         5260715                       # The number of ROB writes
system.cpu.thread_0.numInsts                  1653387                       # Number of Instructions committed
system.cpu.thread_0.numOps                    2097313                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      9011.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3763.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000035536500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          541                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          541                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               28317                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               8450                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10599                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9054                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10599                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9054                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    330                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    43                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 10599                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9054                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          541                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.955638                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.263975                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.093834                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            520     96.12%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            17      3.14%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             2      0.37%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      0.18%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           541                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          541                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.598891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.565997                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.083512                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              397     73.38%     73.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      1.85%     75.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              105     19.41%     94.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               19      3.51%     98.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.92%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.55%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.37%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           541                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   21120                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  678336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               579456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    828.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    707.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     818997000                       # Total gap between requests
system.mem_ctrls.avgGap                      41672.87                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       240832                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       416384                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       574720                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 294055268.451561510563                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 508403820.501158416271                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 701731679.695727348328                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         4015                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         6584                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         9054                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    133084500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    222701250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  19555205250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     33146.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33824.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2159841.53                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       256960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       421376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        678336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       256960                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       256960                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       100544                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       100544                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         4015                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         6584                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          10599                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1571                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1571                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    313747516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    514499040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        828246556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    313747516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    313747516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    122763972                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       122763972                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    122763972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    313747516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    514499040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       951010528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                10269                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                8980                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          477                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          550                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          762                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          919                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1181                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          893                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          630                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          399                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          703                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          776                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          513                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          375                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          557                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          643                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          419                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          472                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          512                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          666                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          781                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1060                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          739                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          469                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          269                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          601                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          653                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          481                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          357                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          523                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          572                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          457                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          368                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               163242000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              51345000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          355785750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15896.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34646.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                7576                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6337                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.78                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           70.57                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         5329                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   230.923625                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   151.548016                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   249.040357                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2033     38.15%     38.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1677     31.47%     69.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          628     11.78%     81.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          305      5.72%     87.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          182      3.42%     90.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          113      2.12%     92.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           85      1.60%     94.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           66      1.24%     95.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          240      4.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         5329                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                657216                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             574720                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              802.459089                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              701.731680                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   11.75                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               72.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    819002500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        21605640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        11476080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       41490540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      25932960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 64537200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    356104080                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy     14619840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     535766340                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   654.169358                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     34768250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     27300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    756934250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        16493400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         8747475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       31830120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      20942640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 64537200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    328836420                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy     37582080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     508969335                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   621.450283                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     94654500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     27300000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    697048000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    819002500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9195                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1571                       # Transaction distribution
system.membus.trans_dist::WritebackClean         7493                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1406                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1406                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4017                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5178                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port        11536                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total        11536                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        18731                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total        18731                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  30267                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       481216                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total       481216                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       777216                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total       777216                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1258432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                2                       # Total snoops (count)
system.membus.snoopTraffic                        128                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10604                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001697                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.041167                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10586     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                      18      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               10604                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    819002500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            59441000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           21360250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy           34987000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
