

================================================================
== Vitis HLS Report for 'l3'
================================================================
* Date:           Sun Feb  8 22:48:11 2026

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PBDVitisHLS2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+--------+--------+---------+
    |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
    +---------+---------+-----------+-----------+--------+--------+---------+
    |   786031|   852281|  15.721 ms|  17.046 ms|  786032|  852282|     none|
    +---------+---------+-----------+-----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_1_VITIS_LOOP_57_2_VITIS_LOOP_58_3  |     1016|     1016|          4|          1|          1|  1014|       yes|
        |- MAIN_LOOP_VITIS_LOOP_71_4_VITIS_LOOP_72_5        |   785000|   851250|  628 ~ 681|          -|          -|  1250|        no|
        | + VITIS_LOOP_75_6_LOOP5_VITIS_LOOP_77_7           |      608|      608|         17|          8|          1|    75|       yes|
        +---------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4
  * Pipeline-1: initiation interval (II) = 8, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 52
* Pipeline : 2
  Pipeline-0 : II = 1, D = 4, States = { 9 10 11 12 }
  Pipeline-1 : II = 8, D = 17, States = { 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 13 10 
10 --> 11 
11 --> 12 
12 --> 9 
13 --> 14 
14 --> 15 48 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 33 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 16 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 14 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%Layer3_Neurons_CPU_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Layer3_Neurons_CPU"   --->   Operation 53 'read' 'Layer3_Neurons_CPU_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%Layer2_Neurons_CPU_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Layer2_Neurons_CPU"   --->   Operation 54 'read' 'Layer2_Neurons_CPU_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%l2_buf_0 = alloca i64 1" [../PBDTemp/sourced/layers.c:51]   --->   Operation 55 'alloca' 'l2_buf_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%l2_buf_1 = alloca i64 1" [../PBDTemp/sourced/layers.c:51]   --->   Operation 56 'alloca' 'l2_buf_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%l2_buf_2 = alloca i64 1" [../PBDTemp/sourced/layers.c:51]   --->   Operation 57 'alloca' 'l2_buf_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%l2_buf_3 = alloca i64 1" [../PBDTemp/sourced/layers.c:51]   --->   Operation 58 'alloca' 'l2_buf_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%l2_buf_4 = alloca i64 1" [../PBDTemp/sourced/layers.c:51]   --->   Operation 59 'alloca' 'l2_buf_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%l2_buf_5 = alloca i64 1" [../PBDTemp/sourced/layers.c:51]   --->   Operation 60 'alloca' 'l2_buf_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %Layer2_Neurons_CPU_read, i32 2, i32 63" [../PBDTemp/sourced/layers.c:56]   --->   Operation 61 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i62 %trunc_ln" [../PBDTemp/sourced/layers.c:56]   --->   Operation 62 'sext' 'sext_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln56" [../PBDTemp/sourced/layers.c:56]   --->   Operation 63 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 64 [7/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 1014" [../PBDTemp/sourced/layers.c:56]   --->   Operation 64 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 65 [6/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 1014" [../PBDTemp/sourced/layers.c:56]   --->   Operation 65 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 66 [5/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 1014" [../PBDTemp/sourced/layers.c:56]   --->   Operation 66 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 67 [4/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 1014" [../PBDTemp/sourced/layers.c:56]   --->   Operation 67 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 68 [3/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 1014" [../PBDTemp/sourced/layers.c:56]   --->   Operation 68 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 69 [2/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 1014" [../PBDTemp/sourced/layers.c:56]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12"   --->   Operation 70 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer2_Neurons_CPU, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer2_Neurons_CPU, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer3_Neurons_CPU, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer3_Neurons_CPU, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_9, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%specresourcelimit_ln52 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 4, void @empty_10, void @empty_0, void @empty_0, void @empty_0" [../PBDTemp/sourced/layers.c:52]   --->   Operation 78 'specresourcelimit' 'specresourcelimit_ln52' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%specresourcelimit_ln53 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 4, void @empty_11, void @empty_0, void @empty_0, void @empty_0" [../PBDTemp/sourced/layers.c:53]   --->   Operation 79 'specresourcelimit' 'specresourcelimit_ln53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 1014" [../PBDTemp/sourced/layers.c:56]   --->   Operation 80 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 81 [1/1] (1.58ns)   --->   "%br_ln56 = br void" [../PBDTemp/sourced/layers.c:56]   --->   Operation 81 'br' 'br_ln56' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 6.38>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i10 0, void, i10 %add_ln56_1, void %.split138" [../PBDTemp/sourced/layers.c:56]   --->   Operation 82 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%c = phi i3 0, void, i3 %select_ln56_1, void %.split138" [../PBDTemp/sourced/layers.c:60]   --->   Operation 83 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 0, void, i8 %select_ln57_2, void %.split138" [../PBDTemp/sourced/layers.c:57]   --->   Operation 84 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%y = phi i4 0, void, i4 %select_ln57_1, void %.split138" [../PBDTemp/sourced/layers.c:57]   --->   Operation 85 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%x = phi i4 0, void, i4 %add_ln58, void %.split138" [../PBDTemp/sourced/layers.c:58]   --->   Operation 86 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (1.73ns)   --->   "%add_ln56_1 = add i10 %indvar_flatten13, i10 1" [../PBDTemp/sourced/layers.c:56]   --->   Operation 87 'add' 'add_ln56_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (1.77ns)   --->   "%icmp_ln56 = icmp_eq  i10 %indvar_flatten13, i10 1014" [../PBDTemp/sourced/layers.c:56]   --->   Operation 88 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %.split17, void" [../PBDTemp/sourced/layers.c:56]   --->   Operation 89 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (1.65ns)   --->   "%add_ln56 = add i3 %c, i3 1" [../PBDTemp/sourced/layers.c:56]   --->   Operation 90 'add' 'add_ln56' <Predicate = (!icmp_ln56)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (1.55ns)   --->   "%icmp_ln57 = icmp_eq  i8 %indvar_flatten, i8 169" [../PBDTemp/sourced/layers.c:57]   --->   Operation 91 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln56)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (1.02ns)   --->   "%select_ln56 = select i1 %icmp_ln57, i4 0, i4 %y" [../PBDTemp/sourced/layers.c:56]   --->   Operation 92 'select' 'select_ln56' <Predicate = (!icmp_ln56)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln56)   --->   "%xor_ln56 = xor i1 %icmp_ln57, i1 1" [../PBDTemp/sourced/layers.c:56]   --->   Operation 93 'xor' 'xor_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (1.30ns)   --->   "%icmp_ln58 = icmp_eq  i4 %x, i4 13" [../PBDTemp/sourced/layers.c:58]   --->   Operation 94 'icmp' 'icmp_ln58' <Predicate = (!icmp_ln56)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln56 = and i1 %icmp_ln58, i1 %xor_ln56" [../PBDTemp/sourced/layers.c:56]   --->   Operation 95 'and' 'and_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.98ns)   --->   "%select_ln56_1 = select i1 %icmp_ln57, i3 %add_ln56, i3 %c" [../PBDTemp/sourced/layers.c:56]   --->   Operation 96 'select' 'select_ln56_1' <Predicate = (!icmp_ln56)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (1.73ns)   --->   "%add_ln57 = add i4 %select_ln56, i4 1" [../PBDTemp/sourced/layers.c:57]   --->   Operation 97 'add' 'add_ln57' <Predicate = (!icmp_ln56)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln57)   --->   "%or_ln57 = or i1 %and_ln56, i1 %icmp_ln57" [../PBDTemp/sourced/layers.c:57]   --->   Operation 98 'or' 'or_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln57 = select i1 %or_ln57, i4 0, i4 %x" [../PBDTemp/sourced/layers.c:57]   --->   Operation 99 'select' 'select_ln57' <Predicate = (!icmp_ln56)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (1.02ns)   --->   "%select_ln57_1 = select i1 %and_ln56, i4 %add_ln57, i4 %select_ln56" [../PBDTemp/sourced/layers.c:57]   --->   Operation 100 'select' 'select_ln57_1' <Predicate = (!icmp_ln56)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i4 %select_ln57_1" [../PBDTemp/sourced/layers.c:60]   --->   Operation 101 'zext' 'zext_ln60' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_9 : Operation 102 [3/3] (1.05ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60 = mul i8 %zext_ln60, i8 13" [../PBDTemp/sourced/layers.c:60]   --->   Operation 102 'mul' 'mul_ln60' <Predicate = (!icmp_ln56)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 103 [1/1] (1.30ns)   --->   "%switch_ln60 = switch i3 %select_ln56_1, void %branch5, i3 0, void %branch0, i3 1, void %branch1, i3 2, void %branch2, i3 3, void %branch3, i3 4, void %branch4" [../PBDTemp/sourced/layers.c:60]   --->   Operation 103 'switch' 'switch_ln60' <Predicate = (!icmp_ln56)> <Delay = 1.30>
ST_9 : Operation 104 [1/1] (1.73ns)   --->   "%add_ln58 = add i4 %select_ln57, i4 1" [../PBDTemp/sourced/layers.c:58]   --->   Operation 104 'add' 'add_ln58' <Predicate = (!icmp_ln56)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (1.91ns)   --->   "%add_ln57_1 = add i8 %indvar_flatten, i8 1" [../PBDTemp/sourced/layers.c:57]   --->   Operation 105 'add' 'add_ln57_1' <Predicate = (!icmp_ln56)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (1.24ns)   --->   "%select_ln57_2 = select i1 %icmp_ln57, i8 1, i8 %add_ln57_1" [../PBDTemp/sourced/layers.c:57]   --->   Operation 106 'select' 'select_ln57_2' <Predicate = (!icmp_ln56)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 107 'br' 'br_ln0' <Predicate = (!icmp_ln56)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.05>
ST_10 : Operation 108 [2/3] (1.05ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60 = mul i8 %zext_ln60, i8 13" [../PBDTemp/sourced/layers.c:60]   --->   Operation 108 'mul' 'mul_ln60' <Predicate = (!icmp_ln56)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 109 [1/3] (0.00ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60 = mul i8 %zext_ln60, i8 13" [../PBDTemp/sourced/layers.c:60]   --->   Operation 109 'mul' 'mul_ln60' <Predicate = (!icmp_ln56)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i4 %select_ln57" [../PBDTemp/sourced/layers.c:60]   --->   Operation 110 'zext' 'zext_ln60_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_11 : Operation 111 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60 = add i8 %mul_ln60, i8 %zext_ln60_1" [../PBDTemp/sourced/layers.c:60]   --->   Operation 111 'add' 'add_ln60' <Predicate = (!icmp_ln56)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 112 [1/1] (14.6ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [../PBDTemp/sourced/layers.c:61]   --->   Operation 112 'read' 'gmem_addr_read' <Predicate = (!icmp_ln56)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 5.35>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_56_1_VITIS_LOOP_57_2_VITIS_LOOP_58_3_str"   --->   Operation 113 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1014, i64 1014, i64 1014"   --->   Operation 114 'speclooptripcount' 'empty_45' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_57_2_VITIS_LOOP_58_3_str"   --->   Operation 115 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_12 : Operation 116 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60 = add i8 %mul_ln60, i8 %zext_ln60_1" [../PBDTemp/sourced/layers.c:60]   --->   Operation 116 'add' 'add_ln60' <Predicate = (!icmp_ln56)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i8 %add_ln60" [../PBDTemp/sourced/layers.c:60]   --->   Operation 117 'zext' 'zext_ln60_2' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%l2_buf_0_addr = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln60_2" [../PBDTemp/sourced/layers.c:60]   --->   Operation 118 'getelementptr' 'l2_buf_0_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%l2_buf_1_addr = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln60_2" [../PBDTemp/sourced/layers.c:60]   --->   Operation 119 'getelementptr' 'l2_buf_1_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%l2_buf_2_addr = getelementptr i32 %l2_buf_2, i64 0, i64 %zext_ln60_2" [../PBDTemp/sourced/layers.c:60]   --->   Operation 120 'getelementptr' 'l2_buf_2_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%l2_buf_3_addr = getelementptr i32 %l2_buf_3, i64 0, i64 %zext_ln60_2" [../PBDTemp/sourced/layers.c:60]   --->   Operation 121 'getelementptr' 'l2_buf_3_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%l2_buf_4_addr = getelementptr i32 %l2_buf_4, i64 0, i64 %zext_ln60_2" [../PBDTemp/sourced/layers.c:60]   --->   Operation 122 'getelementptr' 'l2_buf_4_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%l2_buf_5_addr = getelementptr i32 %l2_buf_5, i64 0, i64 %zext_ln60_2" [../PBDTemp/sourced/layers.c:60]   --->   Operation 123 'getelementptr' 'l2_buf_5_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../PBDTemp/sourced/layers.c:58]   --->   Operation 124 'specpipeline' 'specpipeline_ln58' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../PBDTemp/sourced/layers.c:58]   --->   Operation 125 'specloopname' 'specloopname_ln58' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %gmem_addr_read" [../PBDTemp/sourced/layers.c:61]   --->   Operation 126 'bitcast' 'bitcast_ln61' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %bitcast_ln61, i8 %l2_buf_4_addr" [../PBDTemp/sourced/layers.c:60]   --->   Operation 127 'store' 'store_ln60' <Predicate = (select_ln56_1 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln60 = br void %.split138" [../PBDTemp/sourced/layers.c:60]   --->   Operation 128 'br' 'br_ln60' <Predicate = (select_ln56_1 == 4)> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %bitcast_ln61, i8 %l2_buf_3_addr" [../PBDTemp/sourced/layers.c:60]   --->   Operation 129 'store' 'store_ln60' <Predicate = (select_ln56_1 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln60 = br void %.split138" [../PBDTemp/sourced/layers.c:60]   --->   Operation 130 'br' 'br_ln60' <Predicate = (select_ln56_1 == 3)> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %bitcast_ln61, i8 %l2_buf_2_addr" [../PBDTemp/sourced/layers.c:60]   --->   Operation 131 'store' 'store_ln60' <Predicate = (select_ln56_1 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln60 = br void %.split138" [../PBDTemp/sourced/layers.c:60]   --->   Operation 132 'br' 'br_ln60' <Predicate = (select_ln56_1 == 2)> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %bitcast_ln61, i8 %l2_buf_1_addr" [../PBDTemp/sourced/layers.c:60]   --->   Operation 133 'store' 'store_ln60' <Predicate = (select_ln56_1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln60 = br void %.split138" [../PBDTemp/sourced/layers.c:60]   --->   Operation 134 'br' 'br_ln60' <Predicate = (select_ln56_1 == 1)> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %bitcast_ln61, i8 %l2_buf_0_addr" [../PBDTemp/sourced/layers.c:60]   --->   Operation 135 'store' 'store_ln60' <Predicate = (select_ln56_1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln60 = br void %.split138" [../PBDTemp/sourced/layers.c:60]   --->   Operation 136 'br' 'br_ln60' <Predicate = (select_ln56_1 == 0)> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %bitcast_ln61, i8 %l2_buf_5_addr" [../PBDTemp/sourced/layers.c:60]   --->   Operation 137 'store' 'store_ln60' <Predicate = (select_ln56_1 == 7) | (select_ln56_1 == 6) | (select_ln56_1 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln60 = br void %.split138" [../PBDTemp/sourced/layers.c:60]   --->   Operation 138 'br' 'br_ln60' <Predicate = (select_ln56_1 == 7) | (select_ln56_1 == 6) | (select_ln56_1 == 5)> <Delay = 0.00>

State 13 <SV = 9> <Delay = 14.6>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %Layer3_Neurons_CPU_read, i32 2, i32 63" [../PBDTemp/sourced/layers.c:70]   --->   Operation 139 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i62 %trunc_ln1" [../PBDTemp/sourced/layers.c:70]   --->   Operation 140 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln70" [../PBDTemp/sourced/layers.c:70]   --->   Operation 141 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (14.6ns)   --->   "%empty_46 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_1, i32 1250" [../PBDTemp/sourced/layers.c:70]   --->   Operation 142 'writereq' 'empty_46' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 143 [1/1] (1.58ns)   --->   "%br_ln70 = br void" [../PBDTemp/sourced/layers.c:70]   --->   Operation 143 'br' 'br_ln70' <Predicate = true> <Delay = 1.58>

State 14 <SV = 10> <Delay = 10.6>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%indvar_flatten141 = phi i11 0, void, i11 %add_ln70_1, void" [../PBDTemp/sourced/layers.c:70]   --->   Operation 144 'phi' 'indvar_flatten141' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%i = phi i6 0, void, i6 %select_ln70_4, void" [../PBDTemp/sourced/layers.c:70]   --->   Operation 145 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%indvar_flatten118 = phi i6 0, void, i6 %select_ln71_3, void" [../PBDTemp/sourced/layers.c:71]   --->   Operation 146 'phi' 'indvar_flatten118' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%j = phi i3 0, void, i3 %select_ln71_2, void" [../PBDTemp/sourced/layers.c:71]   --->   Operation 147 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%k = phi i3 0, void, i3 %add_ln72, void" [../PBDTemp/sourced/layers.c:72]   --->   Operation 148 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (1.63ns)   --->   "%add_ln70_1 = add i11 %indvar_flatten141, i11 1" [../PBDTemp/sourced/layers.c:70]   --->   Operation 149 'add' 'add_ln70_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [1/1] (1.88ns)   --->   "%icmp_ln70 = icmp_eq  i11 %indvar_flatten141, i11 1250" [../PBDTemp/sourced/layers.c:70]   --->   Operation 150 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %.split11, void" [../PBDTemp/sourced/layers.c:70]   --->   Operation 151 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (1.82ns)   --->   "%add_ln70 = add i6 %i, i6 1" [../PBDTemp/sourced/layers.c:70]   --->   Operation 152 'add' 'add_ln70' <Predicate = (!icmp_ln70)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 153 [1/1] (1.42ns)   --->   "%icmp_ln71 = icmp_eq  i6 %indvar_flatten118, i6 25" [../PBDTemp/sourced/layers.c:71]   --->   Operation 153 'icmp' 'icmp_ln71' <Predicate = (!icmp_ln70)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 154 [1/1] (1.18ns)   --->   "%select_ln70_2 = select i1 %icmp_ln71, i6 %add_ln70, i6 %i" [../PBDTemp/sourced/layers.c:70]   --->   Operation 154 'select' 'select_ln70_2' <Predicate = (!icmp_ln70)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i6 %select_ln70_2" [../PBDTemp/sourced/layers.c:70]   --->   Operation 155 'zext' 'zext_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (4.35ns)   --->   "%mul_ln70 = mul i13 %zext_ln70, i13 156" [../PBDTemp/sourced/layers.c:70]   --->   Operation 156 'mul' 'mul_ln70' <Predicate = (!icmp_ln70)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i13 %mul_ln70" [../PBDTemp/sourced/layers.c:70]   --->   Operation 157 'zext' 'zext_ln70_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln70_1" [../PBDTemp/sourced/layers.c:70]   --->   Operation 158 'getelementptr' 'Layer2_Weights_CPU_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_14 : Operation 159 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_2 = load i13 %Layer2_Weights_CPU_addr" [../PBDTemp/sourced/layers.c:70]   --->   Operation 159 'load' 'Layer2_Weights_CPU_load_2' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_14 : Operation 160 [1/1] (1.18ns)   --->   "%select_ln70_4 = select i1 %icmp_ln71, i6 %add_ln70, i6 %i" [../PBDTemp/sourced/layers.c:70]   --->   Operation 160 'select' 'select_ln70_4' <Predicate = (!icmp_ln70)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 11> <Delay = 3.65>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MAIN_LOOP_VITIS_LOOP_71_4_VITIS_LOOP_72_5_str"   --->   Operation 161 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1250, i64 1250, i64 1250"   --->   Operation 162 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (0.98ns)   --->   "%select_ln70 = select i1 %icmp_ln71, i3 0, i3 %j" [../PBDTemp/sourced/layers.c:70]   --->   Operation 163 'select' 'select_ln70' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%or_ln70 = or i13 %mul_ln70, i13 1" [../PBDTemp/sourced/layers.c:70]   --->   Operation 164 'or' 'or_ln70' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 165 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_2 = load i13 %Layer2_Weights_CPU_addr" [../PBDTemp/sourced/layers.c:70]   --->   Operation 165 'load' 'Layer2_Weights_CPU_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_15 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln71_1)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %j, i1 0" [../PBDTemp/sourced/layers.c:71]   --->   Operation 166 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln71_1)   --->   "%select_ln70_3 = select i1 %icmp_ln71, i4 0, i4 %tmp_s" [../PBDTemp/sourced/layers.c:70]   --->   Operation 167 'select' 'select_ln70_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node and_ln70)   --->   "%xor_ln70 = xor i1 %icmp_ln71, i1 1" [../PBDTemp/sourced/layers.c:70]   --->   Operation 168 'xor' 'xor_ln70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 169 [1/1] (1.13ns)   --->   "%icmp_ln72 = icmp_eq  i3 %k, i3 5" [../PBDTemp/sourced/layers.c:72]   --->   Operation 169 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 170 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln70 = and i1 %icmp_ln72, i1 %xor_ln70" [../PBDTemp/sourced/layers.c:70]   --->   Operation 170 'and' 'and_ln70' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/1] (1.65ns)   --->   "%add_ln71 = add i3 %select_ln70, i3 1" [../PBDTemp/sourced/layers.c:71]   --->   Operation 171 'add' 'add_ln71' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_71_4_VITIS_LOOP_72_5_str"   --->   Operation 172 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln71)   --->   "%or_ln71 = or i1 %and_ln70, i1 %icmp_ln71" [../PBDTemp/sourced/layers.c:71]   --->   Operation 173 'or' 'or_ln71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln71 = select i1 %or_ln71, i3 0, i3 %k" [../PBDTemp/sourced/layers.c:71]   --->   Operation 174 'select' 'select_ln71' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln71_1)   --->   "%p_mid = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %add_ln71, i1 0" [../PBDTemp/sourced/layers.c:71]   --->   Operation 175 'bitconcatenate' 'p_mid' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln71_1 = select i1 %and_ln70, i4 %p_mid, i4 %select_ln70_3" [../PBDTemp/sourced/layers.c:71]   --->   Operation 176 'select' 'select_ln71_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 177 [1/1] (0.98ns)   --->   "%select_ln71_2 = select i1 %and_ln70, i3 %add_ln71, i3 %select_ln70" [../PBDTemp/sourced/layers.c:71]   --->   Operation 177 'select' 'select_ln71_2' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [../PBDTemp/sourced/layers.c:67]   --->   Operation 178 'specloopname' 'specloopname_ln67' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln71, i1 0" [../PBDTemp/sourced/layers.c:71]   --->   Operation 179 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln75_3 = zext i4 %tmp_4" [../PBDTemp/sourced/layers.c:75]   --->   Operation 180 'zext' 'zext_ln75_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 181 [1/1] (1.58ns)   --->   "%br_ln75 = br void" [../PBDTemp/sourced/layers.c:75]   --->   Operation 181 'br' 'br_ln75' <Predicate = true> <Delay = 1.58>

State 16 <SV = 12> <Delay = 2.78>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "%indvar_flatten107 = phi i7 0, void %.split11, i7 %add_ln75_1, void %.split16" [../PBDTemp/sourced/layers.c:75]   --->   Operation 182 'phi' 'indvar_flatten107' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%m = phi i3 0, void %.split11, i3 %select_ln75_1, void %.split16" [../PBDTemp/sourced/layers.c:75]   --->   Operation 183 'phi' 'm' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "%indvar_flatten36 = phi i5 0, void %.split11, i5 %select_ln76_4, void %.split16" [../PBDTemp/sourced/layers.c:76]   --->   Operation 184 'phi' 'indvar_flatten36' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "%c_1 = phi i3 0, void %.split11, i3 %add_ln77, void %.split16" [../PBDTemp/sourced/layers.c:79]   --->   Operation 185 'phi' 'c_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i3 %m" [../PBDTemp/sourced/layers.c:75]   --->   Operation 186 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 187 [1/1] (1.73ns)   --->   "%empty_47 = add i4 %zext_ln75, i4 %select_ln71_1" [../PBDTemp/sourced/layers.c:75]   --->   Operation 187 'add' 'empty_47' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i4 %empty_47" [../PBDTemp/sourced/layers.c:79]   --->   Operation 188 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 189 [3/3] (1.05ns) (grouped into DSP with root node add_ln79_2)   --->   "%mul_ln79 = mul i8 %zext_ln79, i8 13" [../PBDTemp/sourced/layers.c:79]   --->   Operation 189 'mul' 'mul_ln79' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 190 [1/1] (1.48ns)   --->   "%icmp_ln75 = icmp_eq  i7 %indvar_flatten107, i7 75" [../PBDTemp/sourced/layers.c:75]   --->   Operation 190 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %.split5, void" [../PBDTemp/sourced/layers.c:75]   --->   Operation 191 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 192 [1/1] (1.36ns)   --->   "%icmp_ln76 = icmp_eq  i5 %indvar_flatten36, i5 15" [../PBDTemp/sourced/layers.c:76]   --->   Operation 192 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln75)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node and_ln75)   --->   "%xor_ln75 = xor i1 %icmp_ln76, i1 1" [../PBDTemp/sourced/layers.c:75]   --->   Operation 193 'xor' 'xor_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 194 [1/1] (1.13ns)   --->   "%icmp_ln77 = icmp_eq  i3 %c_1, i3 6" [../PBDTemp/sourced/layers.c:77]   --->   Operation 194 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln75)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 195 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln75 = and i1 %icmp_ln77, i1 %xor_ln75" [../PBDTemp/sourced/layers.c:75]   --->   Operation 195 'and' 'and_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 196 [1/1] (1.78ns)   --->   "%add_ln76_2 = add i5 %indvar_flatten36, i5 1" [../PBDTemp/sourced/layers.c:76]   --->   Operation 196 'add' 'add_ln76_2' <Predicate = (!icmp_ln75)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 13> <Delay = 14.5>
ST_17 : Operation 197 [1/1] (0.00ns)   --->   "%n = phi i3 0, void %.split11, i3 %select_ln76_3, void %.split16" [../PBDTemp/sourced/layers.c:76]   --->   Operation 197 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 198 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %m, i2 0" [../PBDTemp/sourced/layers.c:75]   --->   Operation 198 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 199 [2/3] (1.05ns) (grouped into DSP with root node add_ln79_2)   --->   "%mul_ln79 = mul i8 %zext_ln79, i8 13" [../PBDTemp/sourced/layers.c:79]   --->   Operation 199 'mul' 'mul_ln79' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i3 %n" [../PBDTemp/sourced/layers.c:76]   --->   Operation 200 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 201 [1/1] (1.65ns)   --->   "%tmp1 = add i4 %zext_ln75, i4 %zext_ln76" [../PBDTemp/sourced/layers.c:75]   --->   Operation 201 'add' 'tmp1' <Predicate = (!icmp_ln76 & !and_ln75)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i4 %tmp1" [../PBDTemp/sourced/layers.c:75]   --->   Operation 202 'zext' 'tmp1_cast' <Predicate = (!icmp_ln76 & !and_ln75)> <Delay = 0.00>
ST_17 : Operation 203 [1/1] (1.78ns)   --->   "%empty_48 = add i5 %tmp1_cast, i5 %p_shl" [../PBDTemp/sourced/layers.c:75]   --->   Operation 203 'add' 'empty_48' <Predicate = (!icmp_ln76 & !and_ln75)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 204 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_48, i3 0" [../PBDTemp/sourced/layers.c:75]   --->   Operation 204 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln76 & !and_ln75)> <Delay = 0.00>
ST_17 : Operation 205 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i8 %p_shl1" [../PBDTemp/sourced/layers.c:75]   --->   Operation 205 'zext' 'p_shl1_cast' <Predicate = (!icmp_ln76 & !and_ln75)> <Delay = 0.00>
ST_17 : Operation 206 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_48, i1 0" [../PBDTemp/sourced/layers.c:75]   --->   Operation 206 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln76 & !and_ln75)> <Delay = 0.00>
ST_17 : Operation 207 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i6 %p_shl2" [../PBDTemp/sourced/layers.c:75]   --->   Operation 207 'zext' 'p_shl2_cast' <Predicate = (!icmp_ln76 & !and_ln75)> <Delay = 0.00>
ST_17 : Operation 208 [1/1] (1.91ns)   --->   "%empty_49 = sub i9 %p_shl1_cast, i9 %p_shl2_cast" [../PBDTemp/sourced/layers.c:75]   --->   Operation 208 'sub' 'empty_49' <Predicate = (!icmp_ln76 & !and_ln75)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 209 [1/1] (1.73ns)   --->   "%empty_50 = add i4 %zext_ln76, i4 %tmp_4" [../PBDTemp/sourced/layers.c:76]   --->   Operation 209 'add' 'empty_50' <Predicate = (!icmp_ln76 & !and_ln75)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 210 [1/1] (1.65ns)   --->   "%add_ln75 = add i3 %m, i3 1" [../PBDTemp/sourced/layers.c:75]   --->   Operation 210 'add' 'add_ln75' <Predicate = (!icmp_ln75)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 211 [1/1] (0.98ns)   --->   "%select_ln75 = select i1 %icmp_ln76, i3 0, i3 %n" [../PBDTemp/sourced/layers.c:75]   --->   Operation 211 'select' 'select_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i3 %add_ln75" [../PBDTemp/sourced/layers.c:75]   --->   Operation 212 'zext' 'zext_ln75_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_17 : Operation 213 [1/1] (0.98ns)   --->   "%select_ln75_1 = select i1 %icmp_ln76, i3 %add_ln75, i3 %m" [../PBDTemp/sourced/layers.c:75]   --->   Operation 213 'select' 'select_ln75_1' <Predicate = (!icmp_ln75)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln75_4 = zext i3 %select_ln75_1" [../PBDTemp/sourced/layers.c:75]   --->   Operation 214 'zext' 'zext_ln75_4' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 0.00>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln75_2 = zext i3 %add_ln75" [../PBDTemp/sourced/layers.c:75]   --->   Operation 215 'zext' 'zext_ln75_2' <Predicate = (!icmp_ln75 & icmp_ln76 & !and_ln75)> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %add_ln75, i2 0" [../PBDTemp/sourced/layers.c:75]   --->   Operation 216 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_17 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%select_ln75_2 = select i1 %icmp_ln76, i5 %p_shl_mid1, i5 %p_shl" [../PBDTemp/sourced/layers.c:75]   --->   Operation 217 'select' 'select_ln75_2' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 218 [1/1] (1.73ns)   --->   "%p_mid161 = add i4 %zext_ln75_1, i4 %select_ln71_1" [../PBDTemp/sourced/layers.c:75]   --->   Operation 218 'add' 'p_mid161' <Predicate = (!icmp_ln75)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln79_4 = zext i4 %p_mid161" [../PBDTemp/sourced/layers.c:79]   --->   Operation 219 'zext' 'zext_ln79_4' <Predicate = (!icmp_ln75 & icmp_ln76 & !and_ln75)> <Delay = 0.00>
ST_17 : Operation 220 [3/3] (1.05ns) (grouped into DSP with root node add_ln79_3)   --->   "%mul_ln79_1 = mul i8 %zext_ln79_4, i8 13" [../PBDTemp/sourced/layers.c:79]   --->   Operation 220 'mul' 'mul_ln79_1' <Predicate = (!icmp_ln75 & icmp_ln76 & !and_ln75)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 221 [1/1] (1.02ns)   --->   "%select_ln75_3 = select i1 %icmp_ln76, i4 %p_mid161, i4 %empty_47" [../PBDTemp/sourced/layers.c:75]   --->   Operation 221 'select' 'select_ln75_3' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 222 [1/1] (1.78ns)   --->   "%p_mid169 = add i5 %zext_ln75_2, i5 %p_shl_mid1" [../PBDTemp/sourced/layers.c:75]   --->   Operation 222 'add' 'p_mid169' <Predicate = (!icmp_ln75 & icmp_ln76 & !and_ln75)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 223 [1/1] (0.00ns)   --->   "%p_shl1_mid = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %p_mid169, i3 0" [../PBDTemp/sourced/layers.c:75]   --->   Operation 223 'bitconcatenate' 'p_shl1_mid' <Predicate = (!icmp_ln75 & icmp_ln76 & !and_ln75)> <Delay = 0.00>
ST_17 : Operation 224 [1/1] (0.00ns)   --->   "%p_shl1_cast_mid177 = zext i8 %p_shl1_mid" [../PBDTemp/sourced/layers.c:75]   --->   Operation 224 'zext' 'p_shl1_cast_mid177' <Predicate = (!icmp_ln75 & icmp_ln76 & !and_ln75)> <Delay = 0.00>
ST_17 : Operation 225 [1/1] (0.00ns)   --->   "%p_shl2_mid = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %p_mid169, i1 0" [../PBDTemp/sourced/layers.c:75]   --->   Operation 225 'bitconcatenate' 'p_shl2_mid' <Predicate = (!icmp_ln75 & icmp_ln76 & !and_ln75)> <Delay = 0.00>
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "%p_shl2_cast_mid181 = zext i6 %p_shl2_mid" [../PBDTemp/sourced/layers.c:75]   --->   Operation 226 'zext' 'p_shl2_cast_mid181' <Predicate = (!icmp_ln75 & icmp_ln76 & !and_ln75)> <Delay = 0.00>
ST_17 : Operation 227 [1/1] (1.91ns)   --->   "%p_mid183 = sub i9 %p_shl1_cast_mid177, i9 %p_shl2_cast_mid181" [../PBDTemp/sourced/layers.c:75]   --->   Operation 227 'sub' 'p_mid183' <Predicate = (!icmp_ln75 & icmp_ln76 & !and_ln75)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node add_ln76_1)   --->   "%select_ln75_4 = select i1 %icmp_ln76, i9 %p_mid183, i9 %empty_49" [../PBDTemp/sourced/layers.c:75]   --->   Operation 228 'select' 'select_ln75_4' <Predicate = (!icmp_ln75 & !and_ln75)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 229 [1/1] (1.65ns)   --->   "%add_ln76 = add i3 %select_ln75, i3 1" [../PBDTemp/sourced/layers.c:76]   --->   Operation 229 'add' 'add_ln76' <Predicate = (!icmp_ln75)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node select_ln76)   --->   "%or_ln76 = or i1 %and_ln75, i1 %icmp_ln76" [../PBDTemp/sourced/layers.c:76]   --->   Operation 230 'or' 'or_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 231 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln76 = select i1 %or_ln76, i3 0, i3 %c_1" [../PBDTemp/sourced/layers.c:76]   --->   Operation 231 'select' 'select_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i3 %add_ln76" [../PBDTemp/sourced/layers.c:76]   --->   Operation 232 'zext' 'zext_ln76_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_17 : Operation 233 [1/1] (1.65ns)   --->   "%tmp1_mid1 = add i4 %zext_ln75_4, i4 %zext_ln76_1" [../PBDTemp/sourced/layers.c:75]   --->   Operation 233 'add' 'tmp1_mid1' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%tmp1_cast_mid1 = zext i4 %tmp1_mid1" [../PBDTemp/sourced/layers.c:75]   --->   Operation 234 'zext' 'tmp1_cast_mid1' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 0.00>
ST_17 : Operation 235 [1/1] (1.78ns) (out node of the LUT)   --->   "%p_mid1 = add i5 %tmp1_cast_mid1, i5 %select_ln75_2" [../PBDTemp/sourced/layers.c:75]   --->   Operation 235 'add' 'p_mid1' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 236 [1/1] (0.00ns)   --->   "%p_shl1_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %p_mid1, i3 0" [../PBDTemp/sourced/layers.c:75]   --->   Operation 236 'bitconcatenate' 'p_shl1_mid1' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 0.00>
ST_17 : Operation 237 [1/1] (0.00ns)   --->   "%p_shl1_cast_mid1 = zext i8 %p_shl1_mid1" [../PBDTemp/sourced/layers.c:75]   --->   Operation 237 'zext' 'p_shl1_cast_mid1' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 0.00>
ST_17 : Operation 238 [1/1] (0.00ns)   --->   "%p_shl2_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %p_mid1, i1 0" [../PBDTemp/sourced/layers.c:75]   --->   Operation 238 'bitconcatenate' 'p_shl2_mid1' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 0.00>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%p_shl2_cast_mid1 = zext i6 %p_shl2_mid1" [../PBDTemp/sourced/layers.c:75]   --->   Operation 239 'zext' 'p_shl2_cast_mid1' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 0.00>
ST_17 : Operation 240 [1/1] (1.91ns)   --->   "%p_mid130 = sub i9 %p_shl1_cast_mid1, i9 %p_shl2_cast_mid1" [../PBDTemp/sourced/layers.c:75]   --->   Operation 240 'sub' 'p_mid130' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node add_ln76_1)   --->   "%select_ln76_1 = select i1 %and_ln75, i9 %p_mid130, i9 %select_ln75_4" [../PBDTemp/sourced/layers.c:76]   --->   Operation 241 'select' 'select_ln76_1' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node add_ln76_1)   --->   "%sext_ln76 = sext i9 %select_ln76_1" [../PBDTemp/sourced/layers.c:76]   --->   Operation 242 'sext' 'sext_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_17 : Operation 243 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln76_1 = add i13 %sext_ln76, i13 %or_ln70" [../PBDTemp/sourced/layers.c:76]   --->   Operation 243 'add' 'add_ln76_1' <Predicate = (!icmp_ln75)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 244 [1/1] (1.73ns)   --->   "%p_mid134 = add i4 %zext_ln76_1, i4 %tmp_4" [../PBDTemp/sourced/layers.c:76]   --->   Operation 244 'add' 'p_mid134' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 245 [1/1] (0.00ns)   --->   "%c_1_cast6 = zext i3 %select_ln76" [../PBDTemp/sourced/layers.c:76]   --->   Operation 245 'zext' 'c_1_cast6' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_17 : Operation 246 [1/1] (1.67ns)   --->   "%add_ln79 = add i13 %c_1_cast6, i13 %add_ln76_1" [../PBDTemp/sourced/layers.c:79]   --->   Operation 246 'add' 'add_ln79' <Predicate = (!icmp_ln75)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i13 %add_ln79" [../PBDTemp/sourced/layers.c:79]   --->   Operation 247 'zext' 'zext_ln79_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_17 : Operation 248 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_1 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln79_1" [../PBDTemp/sourced/layers.c:79]   --->   Operation 248 'getelementptr' 'Layer2_Weights_CPU_addr_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_17 : Operation 249 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load = load i13 %Layer2_Weights_CPU_addr_1" [../PBDTemp/sourced/layers.c:79]   --->   Operation 249 'load' 'Layer2_Weights_CPU_load' <Predicate = (!icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_17 : Operation 250 [1/1] (0.00ns)   --->   "%or_ln77 = or i3 %select_ln76, i3 1" [../PBDTemp/sourced/layers.c:77]   --->   Operation 250 'or' 'or_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_17 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i3 %or_ln77" [../PBDTemp/sourced/layers.c:66]   --->   Operation 251 'zext' 'zext_ln66' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_17 : Operation 252 [1/1] (1.67ns)   --->   "%add_ln79_1 = add i13 %zext_ln66, i13 %add_ln76_1" [../PBDTemp/sourced/layers.c:79]   --->   Operation 252 'add' 'add_ln79_1' <Predicate = (!icmp_ln75)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 253 [1/1] (1.13ns)   --->   "%icmp_ln79 = icmp_eq  i3 %or_ln77, i3 1" [../PBDTemp/sourced/layers.c:79]   --->   Operation 253 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln75)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 254 [1/1] (1.13ns)   --->   "%icmp_ln79_1 = icmp_eq  i3 %or_ln77, i3 3" [../PBDTemp/sourced/layers.c:79]   --->   Operation 254 'icmp' 'icmp_ln79_1' <Predicate = (!icmp_ln75)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 14> <Delay = 3.25>
ST_18 : Operation 255 [1/3] (0.00ns) (grouped into DSP with root node add_ln79_2)   --->   "%mul_ln79 = mul i8 %zext_ln79, i8 13" [../PBDTemp/sourced/layers.c:79]   --->   Operation 255 'mul' 'mul_ln79' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln79_3 = zext i4 %empty_50" [../PBDTemp/sourced/layers.c:79]   --->   Operation 256 'zext' 'zext_ln79_3' <Predicate = (!icmp_ln76 & !and_ln75)> <Delay = 0.00>
ST_18 : Operation 257 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln79_2 = add i8 %mul_ln79, i8 %zext_ln79_3" [../PBDTemp/sourced/layers.c:79]   --->   Operation 257 'add' 'add_ln79_2' <Predicate = (!icmp_ln76 & !and_ln75)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 258 [2/3] (1.05ns) (grouped into DSP with root node add_ln79_3)   --->   "%mul_ln79_1 = mul i8 %zext_ln79_4, i8 13" [../PBDTemp/sourced/layers.c:79]   --->   Operation 258 'mul' 'mul_ln79_1' <Predicate = (!icmp_ln75 & icmp_ln76 & !and_ln75)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln79_5 = zext i4 %select_ln75_3" [../PBDTemp/sourced/layers.c:79]   --->   Operation 259 'zext' 'zext_ln79_5' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 0.00>
ST_18 : Operation 260 [3/3] (1.05ns) (grouped into DSP with root node add_ln79_4)   --->   "%mul_ln79_2 = mul i8 %zext_ln79_5, i8 13" [../PBDTemp/sourced/layers.c:79]   --->   Operation 260 'mul' 'mul_ln79_2' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 261 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load = load i13 %Layer2_Weights_CPU_addr_1" [../PBDTemp/sourced/layers.c:79]   --->   Operation 261 'load' 'Layer2_Weights_CPU_load' <Predicate = (!icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_18 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i13 %add_ln79_1" [../PBDTemp/sourced/layers.c:79]   --->   Operation 262 'zext' 'zext_ln79_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_18 : Operation 263 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_2 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln79_2" [../PBDTemp/sourced/layers.c:79]   --->   Operation 263 'getelementptr' 'Layer2_Weights_CPU_addr_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_18 : Operation 264 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_1 = load i13 %Layer2_Weights_CPU_addr_2" [../PBDTemp/sourced/layers.c:79]   --->   Operation 264 'load' 'Layer2_Weights_CPU_load_1' <Predicate = (!icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>

State 19 <SV = 15> <Delay = 3.25>
ST_19 : Operation 265 [1/1] (0.00ns)   --->   "%somme_1 = phi i32 %Layer2_Weights_CPU_load_2, void %.split11, i32 %somme, void %.split16"   --->   Operation 265 'phi' 'somme_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 266 [1/1] (1.87ns)   --->   "%add_ln75_1 = add i7 %indvar_flatten107, i7 1" [../PBDTemp/sourced/layers.c:75]   --->   Operation 266 'add' 'add_ln75_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 267 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln79_2 = add i8 %mul_ln79, i8 %zext_ln79_3" [../PBDTemp/sourced/layers.c:79]   --->   Operation 267 'add' 'add_ln79_2' <Predicate = (!icmp_ln76 & !and_ln75)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 268 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 268 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 269 [1/3] (0.00ns) (grouped into DSP with root node add_ln79_3)   --->   "%mul_ln79_1 = mul i8 %zext_ln79_4, i8 13" [../PBDTemp/sourced/layers.c:79]   --->   Operation 269 'mul' 'mul_ln79_1' <Predicate = (!icmp_ln75 & icmp_ln76 & !and_ln75)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 270 [2/3] (1.05ns) (grouped into DSP with root node add_ln79_4)   --->   "%mul_ln79_2 = mul i8 %zext_ln79_5, i8 13" [../PBDTemp/sourced/layers.c:79]   --->   Operation 270 'mul' 'mul_ln79_2' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 271 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln79_3 = add i8 %mul_ln79_1, i8 %zext_ln75_3" [../PBDTemp/sourced/layers.c:79]   --->   Operation 271 'add' 'add_ln79_3' <Predicate = (!icmp_ln75 & icmp_ln76 & !and_ln75)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 272 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_1 = load i13 %Layer2_Weights_CPU_addr_2" [../PBDTemp/sourced/layers.c:79]   --->   Operation 272 'load' 'Layer2_Weights_CPU_load_1' <Predicate = (!icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>

State 20 <SV = 16> <Delay = 2.10>
ST_20 : Operation 273 [1/3] (0.00ns) (grouped into DSP with root node add_ln79_4)   --->   "%mul_ln79_2 = mul i8 %zext_ln79_5, i8 13" [../PBDTemp/sourced/layers.c:79]   --->   Operation 273 'mul' 'mul_ln79_2' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 274 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln79_3 = add i8 %mul_ln79_1, i8 %zext_ln75_3" [../PBDTemp/sourced/layers.c:79]   --->   Operation 274 'add' 'add_ln79_3' <Predicate = (!icmp_ln75 & icmp_ln76 & !and_ln75)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln79_6 = zext i4 %p_mid134" [../PBDTemp/sourced/layers.c:79]   --->   Operation 275 'zext' 'zext_ln79_6' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 0.00>
ST_20 : Operation 276 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln79_4 = add i8 %mul_ln79_2, i8 %zext_ln79_6" [../PBDTemp/sourced/layers.c:79]   --->   Operation 276 'add' 'add_ln79_4' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 17> <Delay = 6.60>
ST_21 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node select_ln76_2)   --->   "%select_ln75_5 = select i1 %icmp_ln76, i8 %add_ln79_3, i8 %add_ln79_2" [../PBDTemp/sourced/layers.c:75]   --->   Operation 277 'select' 'select_ln75_5' <Predicate = (!icmp_ln75 & !and_ln75)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 278 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln79_4 = add i8 %mul_ln79_2, i8 %zext_ln79_6" [../PBDTemp/sourced/layers.c:79]   --->   Operation 278 'add' 'add_ln79_4' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 279 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln76_2 = select i1 %and_ln75, i8 %add_ln79_4, i8 %select_ln75_5" [../PBDTemp/sourced/layers.c:76]   --->   Operation 279 'select' 'select_ln76_2' <Predicate = (!icmp_ln75)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln79_7 = zext i8 %select_ln76_2" [../PBDTemp/sourced/layers.c:79]   --->   Operation 280 'zext' 'zext_ln79_7' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_21 : Operation 281 [1/1] (0.00ns)   --->   "%l2_buf_4_addr_1 = getelementptr i32 %l2_buf_4, i64 0, i64 %zext_ln79_7" [../PBDTemp/sourced/layers.c:79]   --->   Operation 281 'getelementptr' 'l2_buf_4_addr_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_21 : Operation 282 [2/2] (3.25ns)   --->   "%l2_buf_4_load = load i8 %l2_buf_4_addr_1" [../PBDTemp/sourced/layers.c:76]   --->   Operation 282 'load' 'l2_buf_4_load' <Predicate = (!icmp_ln75)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_21 : Operation 283 [1/1] (0.00ns)   --->   "%l2_buf_5_addr_1 = getelementptr i32 %l2_buf_5, i64 0, i64 %zext_ln79_7" [../PBDTemp/sourced/layers.c:79]   --->   Operation 283 'getelementptr' 'l2_buf_5_addr_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & !icmp_ln79_1)> <Delay = 0.00>
ST_21 : Operation 284 [2/2] (3.25ns)   --->   "%l2_buf_5_load = load i8 %l2_buf_5_addr_1" [../PBDTemp/sourced/layers.c:76]   --->   Operation 284 'load' 'l2_buf_5_load' <Predicate = (!icmp_ln75 & !icmp_ln79 & !icmp_ln79_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_21 : Operation 285 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_1 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln79_7" [../PBDTemp/sourced/layers.c:79]   --->   Operation 285 'getelementptr' 'l2_buf_1_addr_1' <Predicate = (!icmp_ln75 & icmp_ln79 & !icmp_ln79_1)> <Delay = 0.00>
ST_21 : Operation 286 [2/2] (3.25ns)   --->   "%l2_buf_1_load = load i8 %l2_buf_1_addr_1" [../PBDTemp/sourced/layers.c:76]   --->   Operation 286 'load' 'l2_buf_1_load' <Predicate = (!icmp_ln75 & icmp_ln79 & !icmp_ln79_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_21 : Operation 287 [1/1] (0.00ns)   --->   "%l2_buf_3_addr_1 = getelementptr i32 %l2_buf_3, i64 0, i64 %zext_ln79_7" [../PBDTemp/sourced/layers.c:79]   --->   Operation 287 'getelementptr' 'l2_buf_3_addr_1' <Predicate = (!icmp_ln75 & icmp_ln79_1)> <Delay = 0.00>
ST_21 : Operation 288 [2/2] (3.25ns)   --->   "%l2_buf_3_load = load i8 %l2_buf_3_addr_1" [../PBDTemp/sourced/layers.c:76]   --->   Operation 288 'load' 'l2_buf_3_load' <Predicate = (!icmp_ln75 & icmp_ln79_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_21 : Operation 289 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_1 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln79_7" [../PBDTemp/sourced/layers.c:79]   --->   Operation 289 'getelementptr' 'l2_buf_0_addr_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_21 : Operation 290 [2/2] (3.25ns)   --->   "%l2_buf_0_load = load i8 %l2_buf_0_addr_1" [../PBDTemp/sourced/layers.c:76]   --->   Operation 290 'load' 'l2_buf_0_load' <Predicate = (!icmp_ln75)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_21 : Operation 291 [1/1] (0.00ns)   --->   "%l2_buf_2_addr_1 = getelementptr i32 %l2_buf_2, i64 0, i64 %zext_ln79_7" [../PBDTemp/sourced/layers.c:79]   --->   Operation 291 'getelementptr' 'l2_buf_2_addr_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_21 : Operation 292 [2/2] (3.25ns)   --->   "%l2_buf_2_load = load i8 %l2_buf_2_addr_1" [../PBDTemp/sourced/layers.c:76]   --->   Operation 292 'load' 'l2_buf_2_load' <Predicate = (!icmp_ln75)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>

State 22 <SV = 18> <Delay = 3.95>
ST_22 : Operation 293 [1/2] (3.25ns)   --->   "%l2_buf_4_load = load i8 %l2_buf_4_addr_1" [../PBDTemp/sourced/layers.c:76]   --->   Operation 293 'load' 'l2_buf_4_load' <Predicate = (!icmp_ln75)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_22 : Operation 294 [1/2] (3.25ns)   --->   "%l2_buf_5_load = load i8 %l2_buf_5_addr_1" [../PBDTemp/sourced/layers.c:76]   --->   Operation 294 'load' 'l2_buf_5_load' <Predicate = (!icmp_ln75 & !icmp_ln79 & !icmp_ln79_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_22 : Operation 295 [1/2] (3.25ns)   --->   "%l2_buf_1_load = load i8 %l2_buf_1_addr_1" [../PBDTemp/sourced/layers.c:76]   --->   Operation 295 'load' 'l2_buf_1_load' <Predicate = (!icmp_ln75 & icmp_ln79 & !icmp_ln79_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_22 : Operation 296 [1/2] (3.25ns)   --->   "%l2_buf_3_load = load i8 %l2_buf_3_addr_1" [../PBDTemp/sourced/layers.c:76]   --->   Operation 296 'load' 'l2_buf_3_load' <Predicate = (!icmp_ln75 & icmp_ln79_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_22 : Operation 297 [1/2] (3.25ns)   --->   "%l2_buf_0_load = load i8 %l2_buf_0_addr_1" [../PBDTemp/sourced/layers.c:76]   --->   Operation 297 'load' 'l2_buf_0_load' <Predicate = (!icmp_ln75)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_22 : Operation 298 [1/2] (3.25ns)   --->   "%l2_buf_2_load = load i8 %l2_buf_2_addr_1" [../PBDTemp/sourced/layers.c:76]   --->   Operation 298 'load' 'l2_buf_2_load' <Predicate = (!icmp_ln75)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_22 : Operation 299 [1/1] (1.70ns)   --->   "%switch_ln79 = switch i3 %select_ln76, void %branch10, i3 0, void %.split16, i3 2, void %branch8" [../PBDTemp/sourced/layers.c:79]   --->   Operation 299 'switch' 'switch_ln79' <Predicate = (!icmp_ln75)> <Delay = 1.70>
ST_22 : Operation 300 [1/1] (1.70ns)   --->   "%br_ln79 = br void %.split16" [../PBDTemp/sourced/layers.c:79]   --->   Operation 300 'br' 'br_ln79' <Predicate = (!icmp_ln75 & select_ln76 == 2)> <Delay = 1.70>
ST_22 : Operation 301 [1/1] (1.70ns)   --->   "%br_ln79 = br void %.split16" [../PBDTemp/sourced/layers.c:79]   --->   Operation 301 'br' 'br_ln79' <Predicate = (!icmp_ln75 & select_ln76 != 0 & select_ln76 != 2)> <Delay = 1.70>
ST_22 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_1)   --->   "%select_ln79 = select i1 %icmp_ln79, i32 %l2_buf_1_load, i32 %l2_buf_5_load" [../PBDTemp/sourced/layers.c:79]   --->   Operation 302 'select' 'select_ln79' <Predicate = (!icmp_ln75 & !icmp_ln79_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 303 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln79_1 = select i1 %icmp_ln79_1, i32 %l2_buf_3_load, i32 %select_ln79" [../PBDTemp/sourced/layers.c:79]   --->   Operation 303 'select' 'select_ln79_1' <Predicate = (!icmp_ln75)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 19> <Delay = 12.3>
ST_23 : Operation 304 [1/1] (0.00ns)   --->   "%phi_ln79 = phi i32 %l2_buf_2_load, void %branch8, i32 %l2_buf_4_load, void %branch10, i32 %l2_buf_0_load, void %.split5" [../PBDTemp/sourced/layers.c:79]   --->   Operation 304 'phi' 'phi_ln79' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_23 : Operation 305 [2/2] (12.3ns)   --->   "%mul1 = fmul i32 %Layer2_Weights_CPU_load, i32 %phi_ln79" [../PBDTemp/sourced/layers.c:79]   --->   Operation 305 'fmul' 'mul1' <Predicate = (!icmp_ln75)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 306 [2/2] (12.3ns)   --->   "%mul43_1 = fmul i32 %Layer2_Weights_CPU_load_1, i32 %select_ln79_1" [../PBDTemp/sourced/layers.c:79]   --->   Operation 306 'fmul' 'mul43_1' <Predicate = (!icmp_ln75)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 307 [1/1] (1.65ns)   --->   "%add_ln77 = add i3 %select_ln76, i3 2" [../PBDTemp/sourced/layers.c:77]   --->   Operation 307 'add' 'add_ln77' <Predicate = (!icmp_ln75)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 308 [1/1] (1.21ns)   --->   "%select_ln76_4 = select i1 %icmp_ln76, i5 1, i5 %add_ln76_2" [../PBDTemp/sourced/layers.c:76]   --->   Operation 308 'select' 'select_ln76_4' <Predicate = (!icmp_ln75)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 24 <SV = 20> <Delay = 12.3>
ST_24 : Operation 309 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_75_6_LOOP5_VITIS_LOOP_77_7_str"   --->   Operation 309 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_24 : Operation 310 [1/1] (0.00ns)   --->   "%empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 75, i64 75, i64 75"   --->   Operation 310 'speclooptripcount' 'empty_51' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_24 : Operation 311 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 311 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_24 : Operation 312 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP5_VITIS_LOOP_77_7_str"   --->   Operation 312 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_24 : Operation 313 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 313 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_24 : Operation 314 [1/1] (0.98ns)   --->   "%select_ln76_3 = select i1 %and_ln75, i3 %add_ln76, i3 %select_ln75" [../PBDTemp/sourced/layers.c:76]   --->   Operation 314 'select' 'select_ln76_3' <Predicate = (!icmp_ln75)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 315 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../PBDTemp/sourced/layers.c:66]   --->   Operation 315 'specloopname' 'specloopname_ln66' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_24 : Operation 316 [1/2] (12.3ns)   --->   "%mul1 = fmul i32 %Layer2_Weights_CPU_load, i32 %phi_ln79" [../PBDTemp/sourced/layers.c:79]   --->   Operation 316 'fmul' 'mul1' <Predicate = (!icmp_ln75)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 317 [1/2] (12.3ns)   --->   "%mul43_1 = fmul i32 %Layer2_Weights_CPU_load_1, i32 %select_ln79_1" [../PBDTemp/sourced/layers.c:79]   --->   Operation 317 'fmul' 'mul43_1' <Predicate = (!icmp_ln75)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 21> <Delay = 10.5>
ST_25 : Operation 318 [4/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_1, i32 %mul1" [../PBDTemp/sourced/layers.c:79]   --->   Operation 318 'fadd' 'somme_2' <Predicate = (!icmp_ln75)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 22> <Delay = 10.5>
ST_26 : Operation 319 [3/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_1, i32 %mul1" [../PBDTemp/sourced/layers.c:79]   --->   Operation 319 'fadd' 'somme_2' <Predicate = (!icmp_ln75)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 23> <Delay = 10.5>
ST_27 : Operation 320 [2/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_1, i32 %mul1" [../PBDTemp/sourced/layers.c:79]   --->   Operation 320 'fadd' 'somme_2' <Predicate = (!icmp_ln75)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 24> <Delay = 10.5>
ST_28 : Operation 321 [1/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_1, i32 %mul1" [../PBDTemp/sourced/layers.c:79]   --->   Operation 321 'fadd' 'somme_2' <Predicate = (!icmp_ln75)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 25> <Delay = 10.5>
ST_29 : Operation 322 [4/4] (10.5ns)   --->   "%somme = fadd i32 %somme_2, i32 %mul43_1" [../PBDTemp/sourced/layers.c:79]   --->   Operation 322 'fadd' 'somme' <Predicate = (!icmp_ln75)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 26> <Delay = 10.5>
ST_30 : Operation 323 [3/4] (10.5ns)   --->   "%somme = fadd i32 %somme_2, i32 %mul43_1" [../PBDTemp/sourced/layers.c:79]   --->   Operation 323 'fadd' 'somme' <Predicate = (!icmp_ln75)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 27> <Delay = 10.5>
ST_31 : Operation 324 [2/4] (10.5ns)   --->   "%somme = fadd i32 %somme_2, i32 %mul43_1" [../PBDTemp/sourced/layers.c:79]   --->   Operation 324 'fadd' 'somme' <Predicate = (!icmp_ln75)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 28> <Delay = 10.5>
ST_32 : Operation 325 [1/4] (10.5ns)   --->   "%somme = fadd i32 %somme_2, i32 %mul43_1" [../PBDTemp/sourced/layers.c:79]   --->   Operation 325 'fadd' 'somme' <Predicate = (!icmp_ln75)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 326 'br' 'br_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 33 <SV = 16> <Delay = 4.43>
ST_33 : Operation 327 [2/2] (4.43ns)   --->   "%conv = fpext i32 %somme_1" [../PBDTemp/sourced/layers.c:82]   --->   Operation 327 'fpext' 'conv' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 328 [1/1] (1.65ns)   --->   "%add_ln72 = add i3 %select_ln71, i3 1" [../PBDTemp/sourced/layers.c:72]   --->   Operation 328 'add' 'add_ln72' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 329 [1/1] (1.82ns)   --->   "%add_ln71_1 = add i6 %indvar_flatten118, i6 1" [../PBDTemp/sourced/layers.c:71]   --->   Operation 329 'add' 'add_ln71_1' <Predicate = (!icmp_ln71)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 330 [1/1] (1.18ns)   --->   "%select_ln71_3 = select i1 %icmp_ln71, i6 1, i6 %add_ln71_1" [../PBDTemp/sourced/layers.c:71]   --->   Operation 330 'select' 'select_ln71_3' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 34 <SV = 17> <Delay = 4.43>
ST_34 : Operation 331 [1/2] (4.43ns)   --->   "%conv = fpext i32 %somme_1" [../PBDTemp/sourced/layers.c:82]   --->   Operation 331 'fpext' 'conv' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 18> <Delay = 13.9>
ST_35 : Operation 332 [4/4] (13.9ns)   --->   "%x_assign = dmul i64 %conv, i64 0.666667" [../PBDTemp/sourced/layers.c:82]   --->   Operation 332 'dmul' 'x_assign' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 19> <Delay = 13.9>
ST_36 : Operation 333 [3/4] (13.9ns)   --->   "%x_assign = dmul i64 %conv, i64 0.666667" [../PBDTemp/sourced/layers.c:82]   --->   Operation 333 'dmul' 'x_assign' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 20> <Delay = 13.9>
ST_37 : Operation 334 [2/4] (13.9ns)   --->   "%x_assign = dmul i64 %conv, i64 0.666667" [../PBDTemp/sourced/layers.c:82]   --->   Operation 334 'dmul' 'x_assign' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 21> <Delay = 13.9>
ST_38 : Operation 335 [1/4] (13.9ns)   --->   "%x_assign = dmul i64 %conv, i64 0.666667" [../PBDTemp/sourced/layers.c:82]   --->   Operation 335 'dmul' 'x_assign' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 22> <Delay = 8.23>
ST_39 : Operation 336 [2/2] (8.23ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 336 'call' 'tmp' <Predicate = true> <Delay = 8.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 23> <Delay = 11.6>
ST_40 : Operation 337 [1/2] (11.6ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 337 'call' 'tmp' <Predicate = true> <Delay = 11.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 24> <Delay = 13.9>
ST_41 : Operation 338 [4/4] (13.9ns)   --->   "%mul = dmul i64 %tmp, i64 1.7159" [../PBDTemp/sourced/layers.c:82]   --->   Operation 338 'dmul' 'mul' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 25> <Delay = 13.9>
ST_42 : Operation 339 [3/4] (13.9ns)   --->   "%mul = dmul i64 %tmp, i64 1.7159" [../PBDTemp/sourced/layers.c:82]   --->   Operation 339 'dmul' 'mul' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 26> <Delay = 13.9>
ST_43 : Operation 340 [2/4] (13.9ns)   --->   "%mul = dmul i64 %tmp, i64 1.7159" [../PBDTemp/sourced/layers.c:82]   --->   Operation 340 'dmul' 'mul' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 27> <Delay = 13.9>
ST_44 : Operation 341 [1/4] (13.9ns)   --->   "%mul = dmul i64 %tmp, i64 1.7159" [../PBDTemp/sourced/layers.c:82]   --->   Operation 341 'dmul' 'mul' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 28> <Delay = 5.20>
ST_45 : Operation 342 [2/2] (5.20ns)   --->   "%conv1 = fptrunc i64 %mul" [../PBDTemp/sourced/layers.c:82]   --->   Operation 342 'fptrunc' 'conv1' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 29> <Delay = 5.20>
ST_46 : Operation 343 [1/2] (5.20ns)   --->   "%conv1 = fptrunc i64 %mul" [../PBDTemp/sourced/layers.c:82]   --->   Operation 343 'fptrunc' 'conv1' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 30> <Delay = 14.6>
ST_47 : Operation 344 [1/1] (0.00ns)   --->   "%bitcast_ln82 = bitcast i32 %conv1" [../PBDTemp/sourced/layers.c:82]   --->   Operation 344 'bitcast' 'bitcast_ln82' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 345 [1/1] (14.6ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %bitcast_ln82, i4 15" [../PBDTemp/sourced/layers.c:82]   --->   Operation 345 'write' 'write_ln82' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 346 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 48 <SV = 11> <Delay = 14.6>
ST_48 : Operation 347 [5/5] (14.6ns)   --->   "%empty_53 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [../PBDTemp/sourced/layers.c:85]   --->   Operation 347 'writeresp' 'empty_53' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 12> <Delay = 14.6>
ST_49 : Operation 348 [4/5] (14.6ns)   --->   "%empty_53 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [../PBDTemp/sourced/layers.c:85]   --->   Operation 348 'writeresp' 'empty_53' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 13> <Delay = 14.6>
ST_50 : Operation 349 [3/5] (14.6ns)   --->   "%empty_53 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [../PBDTemp/sourced/layers.c:85]   --->   Operation 349 'writeresp' 'empty_53' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 14> <Delay = 14.6>
ST_51 : Operation 350 [2/5] (14.6ns)   --->   "%empty_53 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [../PBDTemp/sourced/layers.c:85]   --->   Operation 350 'writeresp' 'empty_53' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 15> <Delay = 14.6>
ST_52 : Operation 351 [1/5] (14.6ns)   --->   "%empty_53 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [../PBDTemp/sourced/layers.c:85]   --->   Operation 351 'writeresp' 'empty_53' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 352 [1/1] (0.00ns)   --->   "%ret_ln85 = ret" [../PBDTemp/sourced/layers.c:85]   --->   Operation 352 'ret' 'ret_ln85' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'Layer3_Neurons_CPU' [20]  (1 ns)

 <State 2>: 14.6ns
The critical path consists of the following:
	bus request on port 'gmem' (../PBDTemp/sourced/layers.c:56) [33]  (14.6 ns)

 <State 3>: 14.6ns
The critical path consists of the following:
	bus request on port 'gmem' (../PBDTemp/sourced/layers.c:56) [33]  (14.6 ns)

 <State 4>: 14.6ns
The critical path consists of the following:
	bus request on port 'gmem' (../PBDTemp/sourced/layers.c:56) [33]  (14.6 ns)

 <State 5>: 14.6ns
The critical path consists of the following:
	bus request on port 'gmem' (../PBDTemp/sourced/layers.c:56) [33]  (14.6 ns)

 <State 6>: 14.6ns
The critical path consists of the following:
	bus request on port 'gmem' (../PBDTemp/sourced/layers.c:56) [33]  (14.6 ns)

 <State 7>: 14.6ns
The critical path consists of the following:
	bus request on port 'gmem' (../PBDTemp/sourced/layers.c:56) [33]  (14.6 ns)

 <State 8>: 14.6ns
The critical path consists of the following:
	bus request on port 'gmem' (../PBDTemp/sourced/layers.c:56) [33]  (14.6 ns)

 <State 9>: 6.38ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', ../PBDTemp/sourced/layers.c:57) with incoming values : ('select_ln57_2', ../PBDTemp/sourced/layers.c:57) [38]  (0 ns)
	'icmp' operation ('icmp_ln57', ../PBDTemp/sourced/layers.c:57) [48]  (1.55 ns)
	'select' operation ('select_ln56', ../PBDTemp/sourced/layers.c:56) [49]  (1.02 ns)
	'add' operation ('add_ln57', ../PBDTemp/sourced/layers.c:57) [54]  (1.74 ns)
	'select' operation ('select_ln57_1', ../PBDTemp/sourced/layers.c:57) [58]  (1.02 ns)
	'mul' operation of DSP[62] ('mul_ln60', ../PBDTemp/sourced/layers.c:60) [60]  (1.05 ns)

 <State 10>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[62] ('mul_ln60', ../PBDTemp/sourced/layers.c:60) [60]  (1.05 ns)

 <State 11>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem' (../PBDTemp/sourced/layers.c:61) [72]  (14.6 ns)

 <State 12>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[62] ('add_ln60', ../PBDTemp/sourced/layers.c:60) [62]  (2.1 ns)
	'getelementptr' operation ('l2_buf_0_addr', ../PBDTemp/sourced/layers.c:60) [64]  (0 ns)
	'store' operation ('store_ln60', ../PBDTemp/sourced/layers.c:60) of variable 'bitcast_ln61', ../PBDTemp/sourced/layers.c:61 on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:51 [88]  (3.25 ns)

 <State 13>: 14.6ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', ../PBDTemp/sourced/layers.c:70) [101]  (0 ns)
	bus request on port 'gmem' (../PBDTemp/sourced/layers.c:70) [102]  (14.6 ns)

 <State 14>: 10.6ns
The critical path consists of the following:
	'phi' operation ('i', ../PBDTemp/sourced/layers.c:70) with incoming values : ('select_ln70_4', ../PBDTemp/sourced/layers.c:70) [106]  (0 ns)
	'add' operation ('add_ln70', ../PBDTemp/sourced/layers.c:70) [114]  (1.83 ns)
	'select' operation ('select_ln70_2', ../PBDTemp/sourced/layers.c:70) [119]  (1.19 ns)
	'mul' operation ('mul_ln70', ../PBDTemp/sourced/layers.c:70) [121]  (4.35 ns)
	'getelementptr' operation ('Layer2_Weights_CPU_addr', ../PBDTemp/sourced/layers.c:70) [124]  (0 ns)
	'load' operation ('Layer2_Weights_CPU_load_2', ../PBDTemp/sourced/layers.c:70) on array 'Layer2_Weights_CPU' [125]  (3.25 ns)

 <State 15>: 3.65ns
The critical path consists of the following:
	'select' operation ('select_ln70', ../PBDTemp/sourced/layers.c:70) [118]  (0.98 ns)
	'add' operation ('add_ln71', ../PBDTemp/sourced/layers.c:71) [132]  (1.65 ns)
	'select' operation ('select_ln71_1', ../PBDTemp/sourced/layers.c:71) [137]  (1.02 ns)

 <State 16>: 2.79ns
The critical path consists of the following:
	'phi' operation ('m', ../PBDTemp/sourced/layers.c:75) with incoming values : ('select_ln75_1', ../PBDTemp/sourced/layers.c:75) [145]  (0 ns)
	'add' operation ('empty_47', ../PBDTemp/sourced/layers.c:75) [153]  (1.74 ns)
	'mul' operation of DSP[167] ('mul_ln79', ../PBDTemp/sourced/layers.c:79) [155]  (1.05 ns)

 <State 17>: 14.6ns
The critical path consists of the following:
	'phi' operation ('n', ../PBDTemp/sourced/layers.c:76) with incoming values : ('select_ln76_3', ../PBDTemp/sourced/layers.c:76) [147]  (0 ns)
	'select' operation ('select_ln75', ../PBDTemp/sourced/layers.c:75) [176]  (0.98 ns)
	'add' operation ('add_ln76', ../PBDTemp/sourced/layers.c:76) [202]  (1.65 ns)
	'add' operation ('tmp1_mid1', ../PBDTemp/sourced/layers.c:75) [207]  (1.65 ns)
	'add' operation ('p_mid1', ../PBDTemp/sourced/layers.c:75) [209]  (1.78 ns)
	'sub' operation ('p_mid130', ../PBDTemp/sourced/layers.c:75) [214]  (1.92 ns)
	'select' operation ('select_ln76_1', ../PBDTemp/sourced/layers.c:76) [215]  (0 ns)
	'add' operation ('add_ln76_1', ../PBDTemp/sourced/layers.c:76) [217]  (1.68 ns)
	'add' operation ('add_ln79', ../PBDTemp/sourced/layers.c:79) [239]  (1.68 ns)
	'getelementptr' operation ('Layer2_Weights_CPU_addr_1', ../PBDTemp/sourced/layers.c:79) [241]  (0 ns)
	'load' operation ('Layer2_Weights_CPU_load', ../PBDTemp/sourced/layers.c:79) on array 'Layer2_Weights_CPU' [242]  (3.25 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('Layer2_Weights_CPU_addr_2', ../PBDTemp/sourced/layers.c:79) [256]  (0 ns)
	'load' operation ('Layer2_Weights_CPU_load_1', ../PBDTemp/sourced/layers.c:79) on array 'Layer2_Weights_CPU' [257]  (3.25 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'load' operation ('Layer2_Weights_CPU_load_1', ../PBDTemp/sourced/layers.c:79) on array 'Layer2_Weights_CPU' [257]  (3.25 ns)

 <State 20>: 2.1ns
The critical path consists of the following:
	'add' operation of DSP[196] ('add_ln79_3', ../PBDTemp/sourced/layers.c:79) [196]  (2.1 ns)

 <State 21>: 6.6ns
The critical path consists of the following:
	'add' operation of DSP[220] ('add_ln79_4', ../PBDTemp/sourced/layers.c:79) [220]  (2.1 ns)
	'select' operation ('select_ln76_2', ../PBDTemp/sourced/layers.c:76) [221]  (1.25 ns)
	'getelementptr' operation ('l2_buf_4_addr_1', ../PBDTemp/sourced/layers.c:79) [223]  (0 ns)
	'load' operation ('l2_buf_4_load', ../PBDTemp/sourced/layers.c:76) on array 'l2_buf[4]', ../PBDTemp/sourced/layers.c:51 [224]  (3.25 ns)

 <State 22>: 3.95ns
The critical path consists of the following:
	'load' operation ('l2_buf_5_load', ../PBDTemp/sourced/layers.c:76) on array 'l2_buf[5]', ../PBDTemp/sourced/layers.c:51 [226]  (3.25 ns)
	'select' operation ('select_ln79', ../PBDTemp/sourced/layers.c:79) [259]  (0 ns)
	'select' operation ('select_ln79_1', ../PBDTemp/sourced/layers.c:79) [261]  (0.698 ns)

 <State 23>: 12.4ns
The critical path consists of the following:
	'phi' operation ('phi_ln79', ../PBDTemp/sourced/layers.c:79) with incoming values : ('l2_buf_4_load', ../PBDTemp/sourced/layers.c:76) ('l2_buf_0_load', ../PBDTemp/sourced/layers.c:76) ('l2_buf_2_load', ../PBDTemp/sourced/layers.c:76) [249]  (0 ns)
	'fmul' operation ('mul1', ../PBDTemp/sourced/layers.c:79) [250]  (12.4 ns)

 <State 24>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul1', ../PBDTemp/sourced/layers.c:79) [250]  (12.4 ns)

 <State 25>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme', ../PBDTemp/sourced/layers.c:79) [251]  (10.5 ns)

 <State 26>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme', ../PBDTemp/sourced/layers.c:79) [251]  (10.5 ns)

 <State 27>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme', ../PBDTemp/sourced/layers.c:79) [251]  (10.5 ns)

 <State 28>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme', ../PBDTemp/sourced/layers.c:79) [251]  (10.5 ns)

 <State 29>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme', ../PBDTemp/sourced/layers.c:79) [263]  (10.5 ns)

 <State 30>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme', ../PBDTemp/sourced/layers.c:79) [263]  (10.5 ns)

 <State 31>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme', ../PBDTemp/sourced/layers.c:79) [263]  (10.5 ns)

 <State 32>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme', ../PBDTemp/sourced/layers.c:79) [263]  (10.5 ns)

 <State 33>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('conv', ../PBDTemp/sourced/layers.c:82) [269]  (4.44 ns)

 <State 34>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('conv', ../PBDTemp/sourced/layers.c:82) [269]  (4.44 ns)

 <State 35>: 14ns
The critical path consists of the following:
	'dmul' operation ('x', ../PBDTemp/sourced/layers.c:82) [270]  (14 ns)

 <State 36>: 14ns
The critical path consists of the following:
	'dmul' operation ('x', ../PBDTemp/sourced/layers.c:82) [270]  (14 ns)

 <State 37>: 14ns
The critical path consists of the following:
	'dmul' operation ('x', ../PBDTemp/sourced/layers.c:82) [270]  (14 ns)

 <State 38>: 14ns
The critical path consists of the following:
	'dmul' operation ('x', ../PBDTemp/sourced/layers.c:82) [270]  (14 ns)

 <State 39>: 8.23ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [271]  (8.23 ns)

 <State 40>: 11.7ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [271]  (11.7 ns)

 <State 41>: 14ns
The critical path consists of the following:
	'dmul' operation ('mul', ../PBDTemp/sourced/layers.c:82) [272]  (14 ns)

 <State 42>: 14ns
The critical path consists of the following:
	'dmul' operation ('mul', ../PBDTemp/sourced/layers.c:82) [272]  (14 ns)

 <State 43>: 14ns
The critical path consists of the following:
	'dmul' operation ('mul', ../PBDTemp/sourced/layers.c:82) [272]  (14 ns)

 <State 44>: 14ns
The critical path consists of the following:
	'dmul' operation ('mul', ../PBDTemp/sourced/layers.c:82) [272]  (14 ns)

 <State 45>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('conv1', ../PBDTemp/sourced/layers.c:82) [273]  (5.2 ns)

 <State 46>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('conv1', ../PBDTemp/sourced/layers.c:82) [273]  (5.2 ns)

 <State 47>: 14.6ns
The critical path consists of the following:
	bus write on port 'gmem' (../PBDTemp/sourced/layers.c:82) [275]  (14.6 ns)

 <State 48>: 14.6ns
The critical path consists of the following:
	bus response on port 'gmem' (../PBDTemp/sourced/layers.c:85) [281]  (14.6 ns)

 <State 49>: 14.6ns
The critical path consists of the following:
	bus response on port 'gmem' (../PBDTemp/sourced/layers.c:85) [281]  (14.6 ns)

 <State 50>: 14.6ns
The critical path consists of the following:
	bus response on port 'gmem' (../PBDTemp/sourced/layers.c:85) [281]  (14.6 ns)

 <State 51>: 14.6ns
The critical path consists of the following:
	bus response on port 'gmem' (../PBDTemp/sourced/layers.c:85) [281]  (14.6 ns)

 <State 52>: 14.6ns
The critical path consists of the following:
	bus response on port 'gmem' (../PBDTemp/sourced/layers.c:85) [281]  (14.6 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
