

================================================================
== Vitis HLS Report for 'matmul_naive'
================================================================
* Date:           Fri Jan 15 11:28:29 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        matmul_naive
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.920 ns |   1.08 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   299015|   311516| 1.196 ms | 1.246 ms |  299016|  311517|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- readA                |     4097|     4097|         3|          1|          1|  4096|    yes   |
        |- readB                |     4097|     4097|         3|          1|          1|  4096|    yes   |
        |- lreorder1_lreorder2  |   299008|   299008|        73|          -|          -|  4096|    no    |
        | + lreorder3           |       67|       67|         5|          1|          1|    64|    yes   |
        |- writeC               |     4097|     4097|         3|          1|          1|  4096|    yes   |
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      582|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        2|     6|     1126|     1166|    -|
|Memory               |       24|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|     1234|    -|
|Register             |        -|     -|     1098|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       26|     7|     2224|     3014|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |control_s_axi_U        |control_s_axi       |        0|   0|  284|  488|    0|
    |gmem_m_axi_U           |gmem_m_axi          |        2|   0|  512|  580|    0|
    |mul_32s_32s_32_2_1_U1  |mul_32s_32s_32_2_1  |        0|   3|  165|   49|    0|
    |mul_32s_32s_32_2_1_U2  |mul_32s_32s_32_2_1  |        0|   3|  165|   49|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |Total                  |                    |        2|   6| 1126| 1166|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+

    * DSP: 
    +---------------------------+------------------------+-----------+
    |          Instance         |         Module         | Expression|
    +---------------------------+------------------------+-----------+
    |mul_mul_12s_12s_12_4_1_U3  |mul_mul_12s_12s_12_4_1  |  i0 * i1  |
    +---------------------------+------------------------+-----------+

    * Memory: 
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+
    | Memory| Module| BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+
    |A_U    |A      |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |B_U    |A      |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |C_U    |A      |        8|  0|   0|    0|  4096|   32|     1|       131072|
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |       |       24|  0|   0|    0| 12288|   96|     3|       393216|
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln39_fu_392_p2                  |     +    |   0|  0|  38|          31|           1|
    |add_ln46_fu_431_p2                  |     +    |   0|  0|  38|          31|           1|
    |add_ln51_1_fu_480_p2                |     +    |   0|  0|  39|           1|          32|
    |add_ln51_fu_460_p2                  |     +    |   0|  0|  45|          38|           1|
    |add_ln53_fu_629_p2                  |     +    |   0|  0|  15|           1|           7|
    |add_ln57_fu_532_p2                  |     +    |   0|  0|  39|          32|           1|
    |add_ln58_1_fu_575_p2                |     +    |   0|  0|  19|          12|          12|
    |add_ln58_2_fu_570_p2                |     +    |   0|  0|  19|          12|          12|
    |add_ln58_fu_550_p2                  |     +    |   0|  0|  21|          14|          14|
    |add_ln60_fu_609_p2                  |     +    |   0|  0|  21|          14|          14|
    |add_ln67_fu_642_p2                  |     +    |   0|  0|  38|          31|           1|
    |result_1_fu_589_p2                  |     +    |   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001           |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001           |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001           |    and   |   0|  0|   2|           1|           1|
    |ap_block_state149_pp1_stage0_iter1  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state165_io                |    and   |   0|  0|   2|           1|           1|
    |ap_block_state233                   |    and   |   0|  0|   2|           1|           1|
    |ap_block_state5_io                  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state76_pp0_stage0_iter1   |    and   |   0|  0|   2|           1|           1|
    |ap_ext_blocking_cur_n               |    and   |   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                   |    and   |   0|  0|   2|           1|           2|
    |ap_int_blocking_n                   |    and   |   0|  0|   2|           2|           2|
    |ap_str_blocking_n                   |    and   |   0|  0|   2|           2|           2|
    |icmp_ln39_1_fu_387_p2               |   icmp   |   0|  0|  20|          31|          31|
    |icmp_ln39_fu_359_p2                 |   icmp   |   0|  0|  20|          32|           1|
    |icmp_ln46_fu_426_p2                 |   icmp   |   0|  0|  20|          31|          31|
    |icmp_ln51_fu_455_p2                 |   icmp   |   0|  0|  21|          38|          38|
    |icmp_ln53_fu_466_p2                 |   icmp   |   0|  0|  11|           7|           8|
    |icmp_ln57_fu_527_p2                 |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln67_fu_637_p2                 |   icmp   |   0|  0|  20|          31|          31|
    |ap_block_state1                     |    or    |   0|  0|   2|           1|           1|
    |select_ln51_1_fu_486_p3             |  select  |   0|  0|  32|           1|          32|
    |select_ln51_fu_472_p3               |  select  |   0|  0|   7|           1|           1|
    |ap_enable_pp0                       |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_pp1                       |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_pp2                       |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_pp3                       |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1             |    xor   |   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1             |    xor   |   0|  0|   2|           2|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 582|         478|         360|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |A_address0               |   15|          3|   12|         36|
    |B_address0               |   15|          3|   12|         36|
    |C_address0               |   15|          3|   12|         36|
    |ap_NS_fsm                |  961|        224|    1|        224|
    |ap_done                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2  |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter3  |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter4  |   15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2  |    9|          2|    1|          2|
    |gmem_ARADDR              |   15|          3|   64|        192|
    |gmem_blk_n_AR            |    9|          2|    1|          2|
    |gmem_blk_n_AW            |    9|          2|    1|          2|
    |gmem_blk_n_B             |    9|          2|    1|          2|
    |gmem_blk_n_R             |    9|          2|    1|          2|
    |gmem_blk_n_W             |    9|          2|    1|          2|
    |i_1_reg_265              |    9|          2|   31|         62|
    |i_2_reg_287              |    9|          2|   32|         64|
    |i_3_reg_344              |    9|          2|   31|         62|
    |i_reg_254                |    9|          2|   31|         62|
    |indvar_flatten_reg_276   |    9|          2|   38|         76|
    |j_reg_298                |    9|          2|    7|         14|
    |k_reg_309                |    9|          2|   32|         64|
    |phi_mul_reg_320          |    9|          2|   12|         24|
    |result_reg_331           |    9|          2|   32|         64|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    | 1234|        283|  361|       1045|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |A_load_reg_834                     |   32|   0|   32|          0|
    |B_load_reg_839                     |   32|   0|   32|          0|
    |C_load_reg_878                     |   32|   0|   32|          0|
    |add_ln51_reg_771                   |   38|   0|   38|          0|
    |ap_CS_fsm                          |  223|   0|  223|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2            |    1|   0|    1|          0|
    |ap_ext_blocking_n_reg              |    1|   0|    1|          0|
    |ap_int_blocking_n_reg              |    0|   0|    1|          1|
    |ap_rst_n_inv                       |    1|   0|    1|          0|
    |ap_rst_reg_1                       |    1|   0|    1|          0|
    |ap_rst_reg_2                       |    1|   0|    1|          0|
    |ap_str_blocking_n_reg              |    0|   0|    1|          1|
    |gmem_addr_1_read_reg_752           |   32|   0|   32|          0|
    |gmem_addr_2_reg_793                |   64|   0|   64|          0|
    |gmem_addr_read_reg_727             |   32|   0|   32|          0|
    |i_1_reg_265                        |   31|   0|   31|          0|
    |i_2_reg_287                        |   32|   0|   32|          0|
    |i_3_reg_344                        |   31|   0|   31|          0|
    |i_reg_254                          |   31|   0|   31|          0|
    |icmp_ln39_1_reg_713                |    1|   0|    1|          0|
    |icmp_ln39_1_reg_713_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln39_reg_687                  |    1|   0|    1|          0|
    |icmp_ln46_reg_738                  |    1|   0|    1|          0|
    |icmp_ln46_reg_738_pp1_iter1_reg    |    1|   0|    1|          0|
    |icmp_ln57_reg_810                  |    1|   0|    1|          0|
    |icmp_ln67_reg_864                  |    1|   0|    1|          0|
    |icmp_ln67_reg_864_pp3_iter1_reg    |    1|   0|    1|          0|
    |indvar_flatten_reg_276             |   38|   0|   38|          0|
    |j_reg_298                          |    7|   0|    7|          0|
    |k_reg_309                          |   32|   0|   32|          0|
    |mul_ln58_reg_844                   |   32|   0|   32|          0|
    |mul_reg_672                        |   32|   0|   32|          0|
    |p_mid_reg_799                      |   12|   0|   14|          2|
    |phi_mul_reg_320                    |   12|   0|   12|          0|
    |result_reg_331                     |   32|   0|   32|          0|
    |select_ln51_1_reg_783              |   32|   0|   32|          0|
    |select_ln51_reg_776                |    7|   0|    7|          0|
    |tmp_reg_763                        |   32|   0|   38|          6|
    |trunc_ln39_reg_707                 |   31|   0|   31|          0|
    |trunc_ln40_reg_722                 |   12|   0|   12|          0|
    |trunc_ln40_reg_722_pp0_iter1_reg   |   12|   0|   12|          0|
    |trunc_ln47_reg_747                 |   12|   0|   12|          0|
    |trunc_ln47_reg_747_pp1_iter1_reg   |   12|   0|   12|          0|
    |trunc_ln51_reg_757                 |   12|   0|   12|          0|
    |trunc_ln67_reg_859                 |   31|   0|   31|          0|
    |zext_ln53_reg_805                  |    7|   0|   12|          5|
    |icmp_ln57_reg_810                  |   64|  32|    1|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              | 1098|  32| 1050|         15|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|     s_axi     |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|     s_axi     |    control   |  return void |
|s_axi_control_AWADDR   |  in |    6|     s_axi     |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|     s_axi     |    control   |  return void |
|s_axi_control_WREADY   | out |    1|     s_axi     |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|     s_axi     |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|     s_axi     |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|     s_axi     |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|     s_axi     |    control   |  return void |
|s_axi_control_ARADDR   |  in |    6|     s_axi     |    control   |  return void |
|s_axi_control_RVALID   | out |    1|     s_axi     |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|     s_axi     |    control   |  return void |
|s_axi_control_RDATA    | out |   32|     s_axi     |    control   |  return void |
|s_axi_control_RRESP    | out |    2|     s_axi     |    control   |  return void |
|s_axi_control_BVALID   | out |    1|     s_axi     |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|     s_axi     |    control   |  return void |
|s_axi_control_BRESP    | out |    2|     s_axi     |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_chain | matmul_naive | return value |
|ap_rst_n               |  in |    1| ap_ctrl_chain | matmul_naive | return value |
|event_done             | out |    1| ap_ctrl_chain | matmul_naive | return value |
|interrupt              | out |    1| ap_ctrl_chain | matmul_naive | return value |
|event_start            | out |    1| ap_ctrl_chain | matmul_naive | return value |
|stall_start_ext        | out |    1| ap_ctrl_chain | matmul_naive | return value |
|stall_done_ext         | out |    1| ap_ctrl_chain | matmul_naive | return value |
|stall_start_str        | out |    1| ap_ctrl_chain | matmul_naive | return value |
|stall_done_str         | out |    1| ap_ctrl_chain | matmul_naive | return value |
|stall_start_int        | out |    1| ap_ctrl_chain | matmul_naive | return value |
|stall_done_int         | out |    1| ap_ctrl_chain | matmul_naive | return value |
|m_axi_gmem_AWVALID     | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWADDR      | out |   64|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWID        | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_WVALID      | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_WDATA       | out |   32|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_WSTRB       | out |    4|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_WLAST       | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_WID         | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_WUSER       | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARADDR      | out |   64|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARID        | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_RREADY      | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_RDATA       |  in |   32|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_RID         |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_BREADY      | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_BID         |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|     m_axi     |     gmem     |    pointer   |
+-----------------------+-----+-----+---------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 5
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 233
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 75 76 77 }
  Pipeline-1 : II = 1, D = 3, States = { 148 149 150 }
  Pipeline-2 : II = 1, D = 5, States = { 156 157 158 159 160 }
  Pipeline-3 : II = 1, D = 3, States = { 163 164 165 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 151 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 78 76 
76 --> 77 
77 --> 75 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 151 149 
149 --> 150 
150 --> 148 
151 --> 152 
152 --> 153 162 233 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 161 160 
160 --> 156 
161 --> 152 
162 --> 163 
163 --> 166 164 
164 --> 165 
165 --> 163 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 234 [1/1] (1.00ns)   --->   "%dim_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %dim" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:26]   --->   Operation 234 'read' 'dim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 235 [2/2] (2.29ns)   --->   "%mul = mul i32 %dim_read, i32 %dim_read" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:26]   --->   Operation 235 'mul' 'mul' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 236 [1/2] (2.29ns)   --->   "%mul = mul i32 %dim_read, i32 %dim_read" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:26]   --->   Operation 236 'mul' 'mul' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.00>
ST_4 : Operation 237 [1/1] (1.00ns)   --->   "%in1_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %in1" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:26]   --->   Operation 237 'read' 'in1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 238 [1/1] (0.85ns)   --->   "%icmp_ln39 = icmp_sgt  i32 %mul, i32" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 238 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @matmul_naive_str"   --->   Operation 239 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_8, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 240 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_12, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 241 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 242 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_5, i32, i32, void @empty_2, i32, i32, void @empty_3, void @empty_9, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_0"   --->   Operation 243 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_14, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_0"   --->   Operation 244 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in2, void @empty_5, i32, i32, void @empty_2, i32, i32, void @empty_3, void @empty_4, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_0"   --->   Operation 245 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in2, void @empty_14, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_0"   --->   Operation 246 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_5, i32, i32, void @empty_2, i32, i32, void @empty_3, void @empty_6, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_0"   --->   Operation 247 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_14, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_0"   --->   Operation 248 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dim"   --->   Operation 249 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_5, i32, i32, void @empty_2, i32, i32, void @empty_3, void @empty_7, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 250 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_14, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 251 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_5, i32, i32, void @empty_2, i32, i32, void @empty_3, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 252 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 253 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %out_r" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:26]   --->   Operation 253 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 254 [1/1] (1.00ns)   --->   "%in2_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %in2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:26]   --->   Operation 254 'read' 'in2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %._crit_edge19, void %.lr.ph23" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 255 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %in1_read, i32, i32" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 256 'partselect' 'trunc_ln' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i62 %trunc_ln" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 257 'sext' 'sext_ln39' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln39" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 258 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 259 [70/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 259 'readreq' 'empty' <Predicate = (icmp_ln39)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 260 [69/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 260 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 261 [68/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 261 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 262 [67/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 262 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 263 [66/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 263 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 264 [65/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 264 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 265 [64/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 265 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 266 [63/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 266 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 267 [62/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 267 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.92>
ST_14 : Operation 268 [61/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 268 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.92>
ST_15 : Operation 269 [60/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 269 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.92>
ST_16 : Operation 270 [59/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 270 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.92>
ST_17 : Operation 271 [58/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 271 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.92>
ST_18 : Operation 272 [57/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 272 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.92>
ST_19 : Operation 273 [56/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 273 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.92>
ST_20 : Operation 274 [55/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 274 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.92>
ST_21 : Operation 275 [54/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 275 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.92>
ST_22 : Operation 276 [53/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 276 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.92>
ST_23 : Operation 277 [52/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 277 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.92>
ST_24 : Operation 278 [51/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 278 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.92>
ST_25 : Operation 279 [50/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 279 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.92>
ST_26 : Operation 280 [49/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 280 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.92>
ST_27 : Operation 281 [48/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 281 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.92>
ST_28 : Operation 282 [47/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 282 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.92>
ST_29 : Operation 283 [46/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 283 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.92>
ST_30 : Operation 284 [45/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 284 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.92>
ST_31 : Operation 285 [44/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 285 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.92>
ST_32 : Operation 286 [43/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 286 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.92>
ST_33 : Operation 287 [42/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 287 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.92>
ST_34 : Operation 288 [41/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 288 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.92>
ST_35 : Operation 289 [40/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 289 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.92>
ST_36 : Operation 290 [39/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 290 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.92>
ST_37 : Operation 291 [38/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 291 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.92>
ST_38 : Operation 292 [37/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 292 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.92>
ST_39 : Operation 293 [36/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 293 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.92>
ST_40 : Operation 294 [35/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 294 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.92>
ST_41 : Operation 295 [34/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 295 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.92>
ST_42 : Operation 296 [33/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 296 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.92>
ST_43 : Operation 297 [32/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 297 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.92>
ST_44 : Operation 298 [31/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 298 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.92>
ST_45 : Operation 299 [30/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 299 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.92>
ST_46 : Operation 300 [29/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 300 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.92>
ST_47 : Operation 301 [28/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 301 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.92>
ST_48 : Operation 302 [27/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 302 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.92>
ST_49 : Operation 303 [26/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 303 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.92>
ST_50 : Operation 304 [25/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 304 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.92>
ST_51 : Operation 305 [24/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 305 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.92>
ST_52 : Operation 306 [23/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 306 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.92>
ST_53 : Operation 307 [22/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 307 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.92>
ST_54 : Operation 308 [21/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 308 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.92>
ST_55 : Operation 309 [20/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 309 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.92>
ST_56 : Operation 310 [19/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 310 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.92>
ST_57 : Operation 311 [18/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 311 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.92>
ST_58 : Operation 312 [17/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 312 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.92>
ST_59 : Operation 313 [16/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 313 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.92>
ST_60 : Operation 314 [15/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 314 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.92>
ST_61 : Operation 315 [14/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 315 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.92>
ST_62 : Operation 316 [13/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 316 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.92>
ST_63 : Operation 317 [12/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 317 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.92>
ST_64 : Operation 318 [11/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 318 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.92>
ST_65 : Operation 319 [10/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 319 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.92>
ST_66 : Operation 320 [9/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 320 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.92>
ST_67 : Operation 321 [8/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 321 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.92>
ST_68 : Operation 322 [7/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 322 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.92>
ST_69 : Operation 323 [6/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 323 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.92>
ST_70 : Operation 324 [5/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 324 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.92>
ST_71 : Operation 325 [4/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 325 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.92>
ST_72 : Operation 326 [3/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 326 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 2.92>
ST_73 : Operation 327 [2/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 327 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 2.92>
ST_74 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 328 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 329 [1/70] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 329 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 330 [1/1] (0.60ns)   --->   "%br_ln39 = br void %bb53" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 330 'br' 'br_ln39' <Predicate = true> <Delay = 0.60>

State 75 <SV = 74> <Delay = 0.87>
ST_75 : Operation 331 [1/1] (0.00ns)   --->   "%i = phi i31 %add_ln39, void %bb53.split, i31, void %.lr.ph23" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 331 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 332 [1/1] (0.84ns)   --->   "%icmp_ln39_1 = icmp_eq  i31 %i, i31 %trunc_ln39" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 332 'icmp' 'icmp_ln39_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 333 [1/1] (0.87ns)   --->   "%add_ln39 = add i31 %i, i31" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 333 'add' 'add_ln39' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39_1, void %bb53.split, void %.lr.ph18" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 334 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i31 %i" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:40]   --->   Operation 335 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>

State 76 <SV = 75> <Delay = 2.92>
ST_76 : Operation 336 [1/1] (2.92ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:40]   --->   Operation 336 'read' 'gmem_addr_read' <Predicate = (!icmp_ln39_1)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 1.15>
ST_77 : Operation 337 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 337 'specpipeline' 'specpipeline_ln39' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_77 : Operation 338 [1/1] (0.00ns)   --->   "%speclooptripcount_ln39 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 338 'speclooptripcount' 'speclooptripcount_ln39' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_77 : Operation 339 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:39]   --->   Operation 339 'specloopname' 'specloopname_ln39' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_77 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i12 %trunc_ln40" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:40]   --->   Operation 340 'zext' 'zext_ln40' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_77 : Operation 341 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64, i64 %zext_ln40" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:40]   --->   Operation 341 'getelementptr' 'A_addr' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_77 : Operation 342 [1/1] (1.15ns)   --->   "%store_ln40 = store i32 %gmem_addr_read, i12 %A_addr" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:40]   --->   Operation 342 'store' 'store_ln40' <Predicate = (!icmp_ln39_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_77 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb53"   --->   Operation 343 'br' 'br_ln0' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>

State 78 <SV = 75> <Delay = 2.92>
ST_78 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %in2_read, i32, i32" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 344 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i62 %trunc_ln1" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 345 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 346 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln46" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 346 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 347 [70/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 347 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 76> <Delay = 2.92>
ST_79 : Operation 348 [69/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 348 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 77> <Delay = 2.92>
ST_80 : Operation 349 [68/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 349 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 78> <Delay = 2.92>
ST_81 : Operation 350 [67/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 350 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 79> <Delay = 2.92>
ST_82 : Operation 351 [66/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 351 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 80> <Delay = 2.92>
ST_83 : Operation 352 [65/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 352 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 81> <Delay = 2.92>
ST_84 : Operation 353 [64/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 353 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 82> <Delay = 2.92>
ST_85 : Operation 354 [63/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 354 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 83> <Delay = 2.92>
ST_86 : Operation 355 [62/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 355 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 84> <Delay = 2.92>
ST_87 : Operation 356 [61/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 356 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 85> <Delay = 2.92>
ST_88 : Operation 357 [60/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 357 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 86> <Delay = 2.92>
ST_89 : Operation 358 [59/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 358 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 87> <Delay = 2.92>
ST_90 : Operation 359 [58/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 359 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 88> <Delay = 2.92>
ST_91 : Operation 360 [57/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 360 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 89> <Delay = 2.92>
ST_92 : Operation 361 [56/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 361 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 90> <Delay = 2.92>
ST_93 : Operation 362 [55/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 362 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 91> <Delay = 2.92>
ST_94 : Operation 363 [54/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 363 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 92> <Delay = 2.92>
ST_95 : Operation 364 [53/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 364 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 93> <Delay = 2.92>
ST_96 : Operation 365 [52/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 365 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 94> <Delay = 2.92>
ST_97 : Operation 366 [51/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 366 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 95> <Delay = 2.92>
ST_98 : Operation 367 [50/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 367 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 96> <Delay = 2.92>
ST_99 : Operation 368 [49/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 368 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 97> <Delay = 2.92>
ST_100 : Operation 369 [48/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 369 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 98> <Delay = 2.92>
ST_101 : Operation 370 [47/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 370 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 99> <Delay = 2.92>
ST_102 : Operation 371 [46/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 371 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 100> <Delay = 2.92>
ST_103 : Operation 372 [45/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 372 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 101> <Delay = 2.92>
ST_104 : Operation 373 [44/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 373 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 102> <Delay = 2.92>
ST_105 : Operation 374 [43/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 374 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 103> <Delay = 2.92>
ST_106 : Operation 375 [42/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 375 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 104> <Delay = 2.92>
ST_107 : Operation 376 [41/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 376 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 105> <Delay = 2.92>
ST_108 : Operation 377 [40/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 377 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 106> <Delay = 2.92>
ST_109 : Operation 378 [39/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 378 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 107> <Delay = 2.92>
ST_110 : Operation 379 [38/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 379 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 108> <Delay = 2.92>
ST_111 : Operation 380 [37/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 380 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 109> <Delay = 2.92>
ST_112 : Operation 381 [36/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 381 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 110> <Delay = 2.92>
ST_113 : Operation 382 [35/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 382 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 111> <Delay = 2.92>
ST_114 : Operation 383 [34/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 383 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 112> <Delay = 2.92>
ST_115 : Operation 384 [33/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 384 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 113> <Delay = 2.92>
ST_116 : Operation 385 [32/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 385 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 114> <Delay = 2.92>
ST_117 : Operation 386 [31/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 386 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 115> <Delay = 2.92>
ST_118 : Operation 387 [30/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 387 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 116> <Delay = 2.92>
ST_119 : Operation 388 [29/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 388 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 117> <Delay = 2.92>
ST_120 : Operation 389 [28/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 389 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 118> <Delay = 2.92>
ST_121 : Operation 390 [27/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 390 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 119> <Delay = 2.92>
ST_122 : Operation 391 [26/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 391 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 120> <Delay = 2.92>
ST_123 : Operation 392 [25/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 392 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 121> <Delay = 2.92>
ST_124 : Operation 393 [24/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 393 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 122> <Delay = 2.92>
ST_125 : Operation 394 [23/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 394 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 123> <Delay = 2.92>
ST_126 : Operation 395 [22/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 395 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 124> <Delay = 2.92>
ST_127 : Operation 396 [21/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 396 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 125> <Delay = 2.92>
ST_128 : Operation 397 [20/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 397 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 126> <Delay = 2.92>
ST_129 : Operation 398 [19/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 398 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 127> <Delay = 2.92>
ST_130 : Operation 399 [18/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 399 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 128> <Delay = 2.92>
ST_131 : Operation 400 [17/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 400 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 129> <Delay = 2.92>
ST_132 : Operation 401 [16/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 401 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 130> <Delay = 2.92>
ST_133 : Operation 402 [15/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 402 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 131> <Delay = 2.92>
ST_134 : Operation 403 [14/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 403 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 132> <Delay = 2.92>
ST_135 : Operation 404 [13/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 404 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 133> <Delay = 2.92>
ST_136 : Operation 405 [12/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 405 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 134> <Delay = 2.92>
ST_137 : Operation 406 [11/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 406 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 135> <Delay = 2.92>
ST_138 : Operation 407 [10/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 407 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 136> <Delay = 2.92>
ST_139 : Operation 408 [9/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 408 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 137> <Delay = 2.92>
ST_140 : Operation 409 [8/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 409 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 141 <SV = 138> <Delay = 2.92>
ST_141 : Operation 410 [7/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 410 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 142 <SV = 139> <Delay = 2.92>
ST_142 : Operation 411 [6/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 411 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 140> <Delay = 2.92>
ST_143 : Operation 412 [5/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 412 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 141> <Delay = 2.92>
ST_144 : Operation 413 [4/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 413 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 142> <Delay = 2.92>
ST_145 : Operation 414 [3/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 414 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 146 <SV = 143> <Delay = 2.92>
ST_146 : Operation 415 [2/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 415 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 147 <SV = 144> <Delay = 2.92>
ST_147 : Operation 416 [1/70] (2.92ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul, i1 %empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 416 'readreq' 'empty_21' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 417 [1/1] (0.60ns)   --->   "%br_ln46 = br void %bb51" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 417 'br' 'br_ln46' <Predicate = true> <Delay = 0.60>

State 148 <SV = 145> <Delay = 0.87>
ST_148 : Operation 418 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln46, void %bb51.split, i31, void %.lr.ph18" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 418 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 419 [1/1] (0.84ns)   --->   "%icmp_ln46 = icmp_eq  i31 %i_1, i31 %trunc_ln39" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 419 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 420 [1/1] (0.87ns)   --->   "%add_ln46 = add i31 %i_1, i31" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 420 'add' 'add_ln46' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 421 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %bb51.split, void %._crit_edge19.loopexit" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 421 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 422 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i31 %i_1" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:47]   --->   Operation 422 'trunc' 'trunc_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 149 <SV = 146> <Delay = 2.92>
ST_149 : Operation 423 [1/1] (2.92ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr_1, i1 %empty, i1 %empty_21" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:47]   --->   Operation 423 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln46)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 150 <SV = 147> <Delay = 1.15>
ST_150 : Operation 424 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 424 'specpipeline' 'specpipeline_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_150 : Operation 425 [1/1] (0.00ns)   --->   "%speclooptripcount_ln46 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 425 'speclooptripcount' 'speclooptripcount_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_150 : Operation 426 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:46]   --->   Operation 426 'specloopname' 'specloopname_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_150 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i12 %trunc_ln47" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:47]   --->   Operation 427 'zext' 'zext_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_150 : Operation 428 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64, i64 %zext_ln47" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:47]   --->   Operation 428 'getelementptr' 'B_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_150 : Operation 429 [1/1] (1.15ns)   --->   "%store_ln47 = store i32 %gmem_addr_1_read, i12 %B_addr" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:47]   --->   Operation 429 'store' 'store_ln47' <Predicate = (!icmp_ln46)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_150 : Operation 430 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb51"   --->   Operation 430 'br' 'br_ln0' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 151 <SV = 146> <Delay = 0.60>
ST_151 : Operation 431 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge19"   --->   Operation 431 'br' 'br_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_151 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i32 %dim_read" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:51]   --->   Operation 432 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 433 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %dim_read, i6" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:51]   --->   Operation 433 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 434 [1/1] (0.60ns)   --->   "%br_ln51 = br void %.lr.ph7" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:51]   --->   Operation 434 'br' 'br_ln51' <Predicate = true> <Delay = 0.60>

State 152 <SV = 147> <Delay = 1.64>
ST_152 : Operation 435 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i38, void %._crit_edge19, i38 %add_ln51, void %._crit_edge8" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:51]   --->   Operation 435 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 436 [1/1] (0.00ns)   --->   "%i_2 = phi i32, void %._crit_edge19, i32 %select_ln51_1, void %._crit_edge8" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:51]   --->   Operation 436 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 437 [1/1] (0.00ns)   --->   "%j = phi i7, void %._crit_edge19, i7 %add_ln53, void %._crit_edge8" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:53]   --->   Operation 437 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 438 [1/1] (1.00ns)   --->   "%icmp_ln51 = icmp_eq  i38 %indvar_flatten, i38 %tmp" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:51]   --->   Operation 438 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 439 [1/1] (0.94ns)   --->   "%add_ln51 = add i38 %indvar_flatten, i38" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:51]   --->   Operation 439 'add' 'add_ln51' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 440 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %.split, void %._crit_edge14.loopexit" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:51]   --->   Operation 440 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 441 [1/1] (0.59ns)   --->   "%icmp_ln53 = icmp_eq  i7 %j, i7" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:53]   --->   Operation 441 'icmp' 'icmp_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 442 [1/1] (0.30ns)   --->   "%select_ln51 = select i1 %icmp_ln53, i7, i7 %j" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:51]   --->   Operation 442 'select' 'select_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_152 : Operation 443 [1/1] (0.88ns)   --->   "%add_ln51_1 = add i32, i32 %i_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:51]   --->   Operation 443 'add' 'add_ln51_1' <Predicate = (!icmp_ln51)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 444 [1/1] (0.22ns)   --->   "%select_ln51_1 = select i1 %icmp_ln53, i32 %add_ln51_1, i32 %i_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:51]   --->   Operation 444 'select' 'select_ln51_1' <Predicate = (!icmp_ln51)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_152 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln51_1 = trunc i32 %select_ln51_1" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:51]   --->   Operation 445 'trunc' 'trunc_ln51_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_152 : Operation 446 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln51 = mul i12 %trunc_ln51_1, i12 %trunc_ln51" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:51]   --->   Operation 446 'mul' 'mul_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 447 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln39, void %._crit_edge, void %.lr.ph" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:67]   --->   Operation 447 'br' 'br_ln67' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_152 : Operation 448 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out_r_read, i32, i32" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:67]   --->   Operation 448 'partselect' 'trunc_ln5' <Predicate = (icmp_ln39 & icmp_ln51)> <Delay = 0.00>
ST_152 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i62 %trunc_ln5" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:67]   --->   Operation 449 'sext' 'sext_ln67' <Predicate = (icmp_ln39 & icmp_ln51)> <Delay = 0.00>
ST_152 : Operation 450 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln67" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:67]   --->   Operation 450 'getelementptr' 'gmem_addr_2' <Predicate = (icmp_ln39 & icmp_ln51)> <Delay = 0.00>

State 153 <SV = 148> <Delay = 0.53>
ST_153 : Operation 451 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln51 = mul i12 %trunc_ln51_1, i12 %trunc_ln51" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:51]   --->   Operation 451 'mul' 'mul_ln51' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 154 <SV = 149> <Delay = 0.53>
ST_154 : Operation 452 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln51 = mul i12 %trunc_ln51_1, i12 %trunc_ln51" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:51]   --->   Operation 452 'mul' 'mul_ln51' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 155 <SV = 150> <Delay = 0.60>
ST_155 : Operation 453 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @lreorder1_lreorder2_str"   --->   Operation 453 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 454 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 454 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 455 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln51 = mul i12 %trunc_ln51_1, i12 %trunc_ln51" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:51]   --->   Operation 455 'mul' 'mul_ln51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 456 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %mul_ln51, i2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:51]   --->   Operation 456 'bitconcatenate' 'p_mid' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i7 %select_ln51" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:53]   --->   Operation 457 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 458 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:54]   --->   Operation 458 'specloopname' 'specloopname_ln54' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 459 [1/1] (0.60ns)   --->   "%br_ln57 = br void %bb49" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:57]   --->   Operation 459 'br' 'br_ln57' <Predicate = true> <Delay = 0.60>

State 156 <SV = 151> <Delay = 1.92>
ST_156 : Operation 460 [1/1] (0.00ns)   --->   "%k = phi i32 %add_ln57, void %bb49.split, i32, void %.split" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:57]   --->   Operation 460 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 461 [1/1] (0.00ns)   --->   "%phi_mul = phi i12 %add_ln58_2, void %bb49.split, i12, void %.split" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:58]   --->   Operation 461 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 462 [1/1] (0.85ns)   --->   "%icmp_ln57 = icmp_eq  i32 %k, i32 %dim_read" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:57]   --->   Operation 462 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 463 [1/1] (0.88ns)   --->   "%add_ln57 = add i32 %k, i32" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:57]   --->   Operation 463 'add' 'add_ln57' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 464 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %bb49.split, void %._crit_edge8" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:57]   --->   Operation 464 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 465 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i32 %k" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:57]   --->   Operation 465 'trunc' 'trunc_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_156 : Operation 466 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %trunc_ln57, i2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:58]   --->   Operation 466 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_156 : Operation 467 [1/1] (0.76ns)   --->   "%add_ln58 = add i14 %p_mid, i14 %shl_ln1" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:58]   --->   Operation 467 'add' 'add_ln58' <Predicate = (!icmp_ln57)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 468 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %add_ln58, i32, i32" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:58]   --->   Operation 468 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_156 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i12 %lshr_ln1" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:58]   --->   Operation 469 'zext' 'zext_ln58' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_156 : Operation 470 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64, i64 %zext_ln58" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:58]   --->   Operation 470 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_156 : Operation 471 [2/2] (1.15ns)   --->   "%A_load = load i12 %A_addr_1" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:58]   --->   Operation 471 'load' 'A_load' <Predicate = (!icmp_ln57)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_156 : Operation 472 [1/1] (0.74ns)   --->   "%add_ln58_2 = add i12 %trunc_ln51, i12 %phi_mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:58]   --->   Operation 472 'add' 'add_ln58_2' <Predicate = (!icmp_ln57)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 473 [1/1] (0.74ns)   --->   "%add_ln58_1 = add i12 %zext_ln53, i12 %phi_mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:58]   --->   Operation 473 'add' 'add_ln58_1' <Predicate = (!icmp_ln57)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i12 %add_ln58_1" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:58]   --->   Operation 474 'zext' 'zext_ln58_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_156 : Operation 475 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr i32 %B, i64, i64 %zext_ln58_1" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:58]   --->   Operation 475 'getelementptr' 'B_addr_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_156 : Operation 476 [2/2] (1.15ns)   --->   "%B_load = load i12 %B_addr_1" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:58]   --->   Operation 476 'load' 'B_load' <Predicate = (!icmp_ln57)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 157 <SV = 152> <Delay = 1.15>
ST_157 : Operation 477 [1/2] (1.15ns)   --->   "%A_load = load i12 %A_addr_1" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:58]   --->   Operation 477 'load' 'A_load' <Predicate = (!icmp_ln57)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_157 : Operation 478 [1/2] (1.15ns)   --->   "%B_load = load i12 %B_addr_1" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:58]   --->   Operation 478 'load' 'B_load' <Predicate = (!icmp_ln57)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 158 <SV = 153> <Delay = 2.29>
ST_158 : Operation 479 [2/2] (2.29ns)   --->   "%mul_ln58 = mul i32 %A_load, i32 %B_load" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:58]   --->   Operation 479 'mul' 'mul_ln58' <Predicate = (!icmp_ln57)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 154> <Delay = 2.29>
ST_159 : Operation 480 [1/1] (0.00ns)   --->   "%result = phi i32 %result_1, void %bb49.split, i32, void %.split"   --->   Operation 480 'phi' 'result' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 481 [1/2] (2.29ns)   --->   "%mul_ln58 = mul i32 %A_load, i32 %B_load" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:58]   --->   Operation 481 'mul' 'mul_ln58' <Predicate = (!icmp_ln57)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 155> <Delay = 0.88>
ST_160 : Operation 482 [1/1] (0.00ns)   --->   "%specpipeline_ln54 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:54]   --->   Operation 482 'specpipeline' 'specpipeline_ln54' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_160 : Operation 483 [1/1] (0.00ns)   --->   "%speclooptripcount_ln54 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:54]   --->   Operation 483 'speclooptripcount' 'speclooptripcount_ln54' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_160 : Operation 484 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:54]   --->   Operation 484 'specloopname' 'specloopname_ln54' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_160 : Operation 485 [1/1] (0.88ns)   --->   "%result_1 = add i32 %mul_ln58, i32 %result" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:58]   --->   Operation 485 'add' 'result_1' <Predicate = (!icmp_ln57)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 486 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb49"   --->   Operation 486 'br' 'br_ln0' <Predicate = (!icmp_ln57)> <Delay = 0.00>

State 161 <SV = 155> <Delay = 1.92>
ST_161 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i7 %select_ln51" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:60]   --->   Operation 487 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 488 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln60, i2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:60]   --->   Operation 488 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i8 %shl_ln" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:60]   --->   Operation 489 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 490 [1/1] (0.76ns)   --->   "%add_ln60 = add i14 %p_mid, i14 %zext_ln60" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:60]   --->   Operation 490 'add' 'add_ln60' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 491 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %add_ln60, i32, i32" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:60]   --->   Operation 491 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i12 %lshr_ln" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:60]   --->   Operation 492 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 493 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr i32 %C, i64, i64 %zext_ln60_1" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:60]   --->   Operation 493 'getelementptr' 'C_addr_1' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 494 [1/1] (1.15ns)   --->   "%store_ln60 = store i32 %result, i12 %C_addr_1" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:60]   --->   Operation 494 'store' 'store_ln60' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_161 : Operation 495 [1/1] (0.70ns)   --->   "%add_ln53 = add i7, i7 %select_ln51" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:53]   --->   Operation 495 'add' 'add_ln53' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 496 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph7"   --->   Operation 496 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 162 <SV = 148> <Delay = 2.92>
ST_162 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:67]   --->   Operation 497 'trunc' 'trunc_ln67' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 498 [1/1] (2.92ns)   --->   "%empty_22 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem_addr_2, i32 %mul" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:67]   --->   Operation 498 'writereq' 'empty_22' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 499 [1/1] (0.60ns)   --->   "%br_ln67 = br void %bb" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:67]   --->   Operation 499 'br' 'br_ln67' <Predicate = true> <Delay = 0.60>

State 163 <SV = 149> <Delay = 1.15>
ST_163 : Operation 500 [1/1] (0.00ns)   --->   "%i_3 = phi i31 %add_ln67, void %bb.split, i31, void %.lr.ph" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:67]   --->   Operation 500 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 501 [1/1] (0.84ns)   --->   "%icmp_ln67 = icmp_eq  i31 %i_3, i31 %trunc_ln67" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:67]   --->   Operation 501 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 502 [1/1] (0.87ns)   --->   "%add_ln67 = add i31 %i_3, i31" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:67]   --->   Operation 502 'add' 'add_ln67' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 503 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %bb.split, void %._crit_edge.loopexit" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:67]   --->   Operation 503 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i31 %i_3" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:68]   --->   Operation 504 'trunc' 'trunc_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_163 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i12 %trunc_ln68" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:68]   --->   Operation 505 'zext' 'zext_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_163 : Operation 506 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64, i64 %zext_ln68" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:68]   --->   Operation 506 'getelementptr' 'C_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_163 : Operation 507 [2/2] (1.15ns)   --->   "%C_load = load i12 %C_addr" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:68]   --->   Operation 507 'load' 'C_load' <Predicate = (!icmp_ln67)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 164 <SV = 150> <Delay = 1.15>
ST_164 : Operation 508 [1/2] (1.15ns)   --->   "%C_load = load i12 %C_addr" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:68]   --->   Operation 508 'load' 'C_load' <Predicate = (!icmp_ln67)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 165 <SV = 151> <Delay = 2.92>
ST_165 : Operation 509 [1/1] (0.00ns)   --->   "%specpipeline_ln67 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:67]   --->   Operation 509 'specpipeline' 'specpipeline_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_165 : Operation 510 [1/1] (0.00ns)   --->   "%speclooptripcount_ln67 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:67]   --->   Operation 510 'speclooptripcount' 'speclooptripcount_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_165 : Operation 511 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:67]   --->   Operation 511 'specloopname' 'specloopname_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_165 : Operation 512 [1/1] (2.92ns)   --->   "%write_ln68 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_addr_2, i32 %C_load, i4, i1 %empty, i1 %empty_21, i1 %empty_22" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:68]   --->   Operation 512 'write' 'write_ln68' <Predicate = (!icmp_ln67)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 513 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 513 'br' 'br_ln0' <Predicate = (!icmp_ln67)> <Delay = 0.00>

State 166 <SV = 150> <Delay = 2.92>
ST_166 : Operation 514 [68/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 514 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 167 <SV = 151> <Delay = 2.92>
ST_167 : Operation 515 [67/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 515 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 168 <SV = 152> <Delay = 2.92>
ST_168 : Operation 516 [66/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 516 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 169 <SV = 153> <Delay = 2.92>
ST_169 : Operation 517 [65/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 517 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 170 <SV = 154> <Delay = 2.92>
ST_170 : Operation 518 [64/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 518 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 171 <SV = 155> <Delay = 2.92>
ST_171 : Operation 519 [63/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 519 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 172 <SV = 156> <Delay = 2.92>
ST_172 : Operation 520 [62/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 520 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 173 <SV = 157> <Delay = 2.92>
ST_173 : Operation 521 [61/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 521 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 174 <SV = 158> <Delay = 2.92>
ST_174 : Operation 522 [60/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 522 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 175 <SV = 159> <Delay = 2.92>
ST_175 : Operation 523 [59/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 523 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 176 <SV = 160> <Delay = 2.92>
ST_176 : Operation 524 [58/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 524 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 177 <SV = 161> <Delay = 2.92>
ST_177 : Operation 525 [57/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 525 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 178 <SV = 162> <Delay = 2.92>
ST_178 : Operation 526 [56/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 526 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 179 <SV = 163> <Delay = 2.92>
ST_179 : Operation 527 [55/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 527 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 180 <SV = 164> <Delay = 2.92>
ST_180 : Operation 528 [54/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 528 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 181 <SV = 165> <Delay = 2.92>
ST_181 : Operation 529 [53/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 529 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 182 <SV = 166> <Delay = 2.92>
ST_182 : Operation 530 [52/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 530 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 183 <SV = 167> <Delay = 2.92>
ST_183 : Operation 531 [51/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 531 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 184 <SV = 168> <Delay = 2.92>
ST_184 : Operation 532 [50/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 532 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 185 <SV = 169> <Delay = 2.92>
ST_185 : Operation 533 [49/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 533 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 186 <SV = 170> <Delay = 2.92>
ST_186 : Operation 534 [48/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 534 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 187 <SV = 171> <Delay = 2.92>
ST_187 : Operation 535 [47/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 535 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 188 <SV = 172> <Delay = 2.92>
ST_188 : Operation 536 [46/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 536 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 189 <SV = 173> <Delay = 2.92>
ST_189 : Operation 537 [45/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 537 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 190 <SV = 174> <Delay = 2.92>
ST_190 : Operation 538 [44/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 538 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 191 <SV = 175> <Delay = 2.92>
ST_191 : Operation 539 [43/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 539 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 192 <SV = 176> <Delay = 2.92>
ST_192 : Operation 540 [42/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 540 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 193 <SV = 177> <Delay = 2.92>
ST_193 : Operation 541 [41/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 541 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 194 <SV = 178> <Delay = 2.92>
ST_194 : Operation 542 [40/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 542 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 195 <SV = 179> <Delay = 2.92>
ST_195 : Operation 543 [39/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 543 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 196 <SV = 180> <Delay = 2.92>
ST_196 : Operation 544 [38/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 544 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 197 <SV = 181> <Delay = 2.92>
ST_197 : Operation 545 [37/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 545 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 198 <SV = 182> <Delay = 2.92>
ST_198 : Operation 546 [36/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 546 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 199 <SV = 183> <Delay = 2.92>
ST_199 : Operation 547 [35/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 547 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 200 <SV = 184> <Delay = 2.92>
ST_200 : Operation 548 [34/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 548 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 201 <SV = 185> <Delay = 2.92>
ST_201 : Operation 549 [33/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 549 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 202 <SV = 186> <Delay = 2.92>
ST_202 : Operation 550 [32/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 550 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 203 <SV = 187> <Delay = 2.92>
ST_203 : Operation 551 [31/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 551 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 204 <SV = 188> <Delay = 2.92>
ST_204 : Operation 552 [30/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 552 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 205 <SV = 189> <Delay = 2.92>
ST_205 : Operation 553 [29/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 553 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 206 <SV = 190> <Delay = 2.92>
ST_206 : Operation 554 [28/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 554 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 207 <SV = 191> <Delay = 2.92>
ST_207 : Operation 555 [27/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 555 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 208 <SV = 192> <Delay = 2.92>
ST_208 : Operation 556 [26/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 556 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 209 <SV = 193> <Delay = 2.92>
ST_209 : Operation 557 [25/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 557 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 210 <SV = 194> <Delay = 2.92>
ST_210 : Operation 558 [24/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 558 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 211 <SV = 195> <Delay = 2.92>
ST_211 : Operation 559 [23/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 559 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 212 <SV = 196> <Delay = 2.92>
ST_212 : Operation 560 [22/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 560 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 213 <SV = 197> <Delay = 2.92>
ST_213 : Operation 561 [21/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 561 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 214 <SV = 198> <Delay = 2.92>
ST_214 : Operation 562 [20/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 562 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 215 <SV = 199> <Delay = 2.92>
ST_215 : Operation 563 [19/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 563 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 216 <SV = 200> <Delay = 2.92>
ST_216 : Operation 564 [18/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 564 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 217 <SV = 201> <Delay = 2.92>
ST_217 : Operation 565 [17/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 565 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 218 <SV = 202> <Delay = 2.92>
ST_218 : Operation 566 [16/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 566 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 219 <SV = 203> <Delay = 2.92>
ST_219 : Operation 567 [15/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 567 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 220 <SV = 204> <Delay = 2.92>
ST_220 : Operation 568 [14/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 568 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 221 <SV = 205> <Delay = 2.92>
ST_221 : Operation 569 [13/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 569 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 222 <SV = 206> <Delay = 2.92>
ST_222 : Operation 570 [12/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 570 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 223 <SV = 207> <Delay = 2.92>
ST_223 : Operation 571 [11/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 571 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 224 <SV = 208> <Delay = 2.92>
ST_224 : Operation 572 [10/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 572 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 225 <SV = 209> <Delay = 2.92>
ST_225 : Operation 573 [9/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 573 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 226 <SV = 210> <Delay = 2.92>
ST_226 : Operation 574 [8/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 574 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 227 <SV = 211> <Delay = 2.92>
ST_227 : Operation 575 [7/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 575 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 228 <SV = 212> <Delay = 2.92>
ST_228 : Operation 576 [6/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 576 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 229 <SV = 213> <Delay = 2.92>
ST_229 : Operation 577 [5/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 577 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 230 <SV = 214> <Delay = 2.92>
ST_230 : Operation 578 [4/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 578 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 231 <SV = 215> <Delay = 2.92>
ST_231 : Operation 579 [3/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 579 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 232 <SV = 216> <Delay = 2.92>
ST_232 : Operation 580 [2/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 580 'writeresp' 'empty_23' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 233 <SV = 217> <Delay = 2.92>
ST_233 : Operation 581 [1/68] (2.92ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 581 'writeresp' 'empty_23' <Predicate = (icmp_ln39)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_233 : Operation 582 [1/1] (0.00ns)   --->   "%br_ln70 = br void %._crit_edge" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 582 'br' 'br_ln70' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_233 : Operation 583 [1/1] (0.00ns)   --->   "%ret_ln70 = ret" [/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:70]   --->   Operation 583 'ret' 'ret_ln70' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ B]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ C]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dim_read               (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000]
mul                    (mul              ) [ 000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000]
in1_read               (read             ) [ 000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln39              (icmp             ) [ 000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
spectopmodule_ln0      (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_r_read             (read             ) [ 000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000]
in2_read               (read             ) [ 000000111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln39                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln               (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln39              (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr              (getelementptr    ) [ 000000111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln39             (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                  (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln39                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                      (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln39_1            (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln39               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln39                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln40             (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_read         (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln39      (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln39 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln39      (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln40              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr                 (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln40             (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1              (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln46              (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1            (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_21               (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln46                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_1                    (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln46              (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln46               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln46                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln47             (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1_read       (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln46      (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln46 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln46      (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln47              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
B_addr                 (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln47             (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln51             (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                    (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln51                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten         (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_2                    (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j                      (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln51              (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln51               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln51                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln53              (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln51            (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln51_1             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln51_1          (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln51_1           (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln67                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln5              (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln67              (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_2            (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111]
specloopname_ln0       (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0  (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln51               (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_mid                  (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln53              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln54      (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln57                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000000000000000000000000000000000000000000000000000000]
k                      (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_mul                (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln57              (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln57               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln57                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln57             (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln1                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln58               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln1               (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln58              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr_1               (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln58_2             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln58_1             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln58_1            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
B_addr_1               (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000]
A_load                 (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100000000000000000000000000000000000000000000000000000000000000000000000000]
B_load                 (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100000000000000000000000000000000000000000000000000000000000000000000000000]
result                 (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln58               (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln54      (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln54 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln54      (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_1               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln60             (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln60              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln60               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln                (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln60_1            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
C_addr_1               (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln60             (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln53               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln67             (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000]
empty_22               (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln67                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000]
i_3                    (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln67              (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000]
add_ln67               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000]
br_ln67                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln68             (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln68              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
C_addr                 (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000]
C_load                 (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln67      (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln67 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln67      (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln68             (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000]
empty_23               (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln70                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln70               (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dim">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dim"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="B">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="C">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matmul_naive_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i38.i32.i6"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lreorder1_lreorder2_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="dim_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dim_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="in1_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_read/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="out_r_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="1" index="2" bw="64" slack="143"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_r_read/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="in2_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="1" index="2" bw="64" slack="71"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in2_read/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_readreq_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="32" slack="2"/>
<pin id="158" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="gmem_addr_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="71"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/76 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_readreq_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="0" index="2" bw="32" slack="73"/>
<pin id="169" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_21/78 "/>
</bind>
</comp>

<comp id="171" class="1004" name="gmem_addr_1_read_read_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="71"/>
<pin id="174" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/149 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_writeresp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="1"/>
<pin id="179" dir="0" index="2" bw="32" slack="146"/>
<pin id="180" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_22/162 empty_23/166 "/>
</bind>
</comp>

<comp id="182" class="1004" name="write_ln68_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="4"/>
<pin id="185" dir="0" index="2" bw="32" slack="1"/>
<pin id="186" dir="0" index="3" bw="1" slack="0"/>
<pin id="187" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln68/165 "/>
</bind>
</comp>

<comp id="191" class="1004" name="A_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="12" slack="0"/>
<pin id="195" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/77 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="12" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="1"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln40/77 A_load/156 "/>
</bind>
</comp>

<comp id="204" class="1004" name="B_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="12" slack="0"/>
<pin id="208" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/150 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="12" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="1"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln47/150 B_load/156 "/>
</bind>
</comp>

<comp id="217" class="1004" name="A_addr_1_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="12" slack="0"/>
<pin id="221" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/156 "/>
</bind>
</comp>

<comp id="225" class="1004" name="B_addr_1_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="12" slack="0"/>
<pin id="229" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_1/156 "/>
</bind>
</comp>

<comp id="233" class="1004" name="C_addr_1_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="12" slack="0"/>
<pin id="237" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_1/161 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="12" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="1"/>
<pin id="243" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln60/161 C_load/163 "/>
</bind>
</comp>

<comp id="246" class="1004" name="C_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="12" slack="0"/>
<pin id="250" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/163 "/>
</bind>
</comp>

<comp id="254" class="1005" name="i_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="31" slack="1"/>
<pin id="256" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="i_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="31" slack="0"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="1" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/75 "/>
</bind>
</comp>

<comp id="265" class="1005" name="i_1_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="31" slack="1"/>
<pin id="267" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="i_1_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="31" slack="0"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="1" slack="1"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/148 "/>
</bind>
</comp>

<comp id="276" class="1005" name="indvar_flatten_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="38" slack="1"/>
<pin id="278" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="indvar_flatten_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="38" slack="0"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/152 "/>
</bind>
</comp>

<comp id="287" class="1005" name="i_2_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="1"/>
<pin id="289" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="i_2_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="32" slack="0"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/152 "/>
</bind>
</comp>

<comp id="298" class="1005" name="j_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="1"/>
<pin id="300" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="j_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="7" slack="1"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/152 "/>
</bind>
</comp>

<comp id="309" class="1005" name="k_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="313" class="1004" name="k_phi_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="2" bw="1" slack="1"/>
<pin id="317" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/156 "/>
</bind>
</comp>

<comp id="320" class="1005" name="phi_mul_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="12" slack="1"/>
<pin id="322" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="phi_mul_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="12" slack="0"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="1" slack="1"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/156 "/>
</bind>
</comp>

<comp id="331" class="1005" name="result_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="result_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="1" slack="4"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result/159 "/>
</bind>
</comp>

<comp id="344" class="1005" name="i_3_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="31" slack="1"/>
<pin id="346" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="i_3_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="31" slack="0"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="1" slack="1"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/163 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="0" index="1" bw="32" slack="1"/>
<pin id="358" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="icmp_ln39_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="trunc_ln_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="62" slack="0"/>
<pin id="366" dir="0" index="1" bw="64" slack="1"/>
<pin id="367" dir="0" index="2" bw="3" slack="0"/>
<pin id="368" dir="0" index="3" bw="7" slack="0"/>
<pin id="369" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sext_ln39_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="62" slack="0"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="gmem_addr_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="0"/>
<pin id="379" dir="0" index="1" bw="64" slack="0"/>
<pin id="380" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="trunc_ln39_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="71"/>
<pin id="386" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/74 "/>
</bind>
</comp>

<comp id="387" class="1004" name="icmp_ln39_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="31" slack="0"/>
<pin id="389" dir="0" index="1" bw="31" slack="1"/>
<pin id="390" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39_1/75 "/>
</bind>
</comp>

<comp id="392" class="1004" name="add_ln39_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="31" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/75 "/>
</bind>
</comp>

<comp id="398" class="1004" name="trunc_ln40_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="31" slack="0"/>
<pin id="400" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/75 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln40_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="12" slack="2"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/77 "/>
</bind>
</comp>

<comp id="406" class="1004" name="trunc_ln1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="62" slack="0"/>
<pin id="408" dir="0" index="1" bw="64" slack="71"/>
<pin id="409" dir="0" index="2" bw="3" slack="0"/>
<pin id="410" dir="0" index="3" bw="7" slack="0"/>
<pin id="411" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/78 "/>
</bind>
</comp>

<comp id="415" class="1004" name="sext_ln46_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="62" slack="0"/>
<pin id="417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/78 "/>
</bind>
</comp>

<comp id="419" class="1004" name="gmem_addr_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="64" slack="0"/>
<pin id="421" dir="0" index="1" bw="64" slack="0"/>
<pin id="422" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/78 "/>
</bind>
</comp>

<comp id="426" class="1004" name="icmp_ln46_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="31" slack="0"/>
<pin id="428" dir="0" index="1" bw="31" slack="72"/>
<pin id="429" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/148 "/>
</bind>
</comp>

<comp id="431" class="1004" name="add_ln46_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="31" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/148 "/>
</bind>
</comp>

<comp id="437" class="1004" name="trunc_ln47_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="31" slack="0"/>
<pin id="439" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47/148 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln47_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="12" slack="2"/>
<pin id="443" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/150 "/>
</bind>
</comp>

<comp id="445" class="1004" name="trunc_ln51_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="146"/>
<pin id="447" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/151 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="38" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="146"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="1" index="3" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/151 "/>
</bind>
</comp>

<comp id="455" class="1004" name="icmp_ln51_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="38" slack="0"/>
<pin id="457" dir="0" index="1" bw="38" slack="1"/>
<pin id="458" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/152 "/>
</bind>
</comp>

<comp id="460" class="1004" name="add_ln51_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="38" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/152 "/>
</bind>
</comp>

<comp id="466" class="1004" name="icmp_ln53_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="7" slack="0"/>
<pin id="468" dir="0" index="1" bw="7" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/152 "/>
</bind>
</comp>

<comp id="472" class="1004" name="select_ln51_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="7" slack="0"/>
<pin id="475" dir="0" index="2" bw="7" slack="0"/>
<pin id="476" dir="1" index="3" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51/152 "/>
</bind>
</comp>

<comp id="480" class="1004" name="add_ln51_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_1/152 "/>
</bind>
</comp>

<comp id="486" class="1004" name="select_ln51_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="0" index="2" bw="32" slack="0"/>
<pin id="490" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_1/152 "/>
</bind>
</comp>

<comp id="494" class="1004" name="trunc_ln51_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51_1/152 "/>
</bind>
</comp>

<comp id="498" class="1004" name="trunc_ln5_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="62" slack="0"/>
<pin id="500" dir="0" index="1" bw="64" slack="143"/>
<pin id="501" dir="0" index="2" bw="3" slack="0"/>
<pin id="502" dir="0" index="3" bw="7" slack="0"/>
<pin id="503" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/152 "/>
</bind>
</comp>

<comp id="507" class="1004" name="sext_ln67_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="62" slack="0"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67/152 "/>
</bind>
</comp>

<comp id="511" class="1004" name="gmem_addr_2_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="64" slack="0"/>
<pin id="513" dir="0" index="1" bw="64" slack="0"/>
<pin id="514" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/152 "/>
</bind>
</comp>

<comp id="517" class="1004" name="p_mid_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="14" slack="0"/>
<pin id="519" dir="0" index="1" bw="12" slack="0"/>
<pin id="520" dir="0" index="2" bw="1" slack="0"/>
<pin id="521" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid/155 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln53_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="7" slack="3"/>
<pin id="526" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/155 "/>
</bind>
</comp>

<comp id="527" class="1004" name="icmp_ln57_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="151"/>
<pin id="530" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/156 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln57_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/156 "/>
</bind>
</comp>

<comp id="538" class="1004" name="trunc_ln57_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57/156 "/>
</bind>
</comp>

<comp id="542" class="1004" name="shl_ln1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="14" slack="0"/>
<pin id="544" dir="0" index="1" bw="12" slack="0"/>
<pin id="545" dir="0" index="2" bw="1" slack="0"/>
<pin id="546" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/156 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln58_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="14" slack="1"/>
<pin id="552" dir="0" index="1" bw="14" slack="0"/>
<pin id="553" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/156 "/>
</bind>
</comp>

<comp id="555" class="1004" name="lshr_ln1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="12" slack="0"/>
<pin id="557" dir="0" index="1" bw="14" slack="0"/>
<pin id="558" dir="0" index="2" bw="3" slack="0"/>
<pin id="559" dir="0" index="3" bw="5" slack="0"/>
<pin id="560" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/156 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln58_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="12" slack="0"/>
<pin id="567" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/156 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln58_2_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="12" slack="5"/>
<pin id="572" dir="0" index="1" bw="12" slack="0"/>
<pin id="573" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_2/156 "/>
</bind>
</comp>

<comp id="575" class="1004" name="add_ln58_1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="7" slack="1"/>
<pin id="577" dir="0" index="1" bw="12" slack="0"/>
<pin id="578" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_1/156 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln58_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="12" slack="0"/>
<pin id="582" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_1/156 "/>
</bind>
</comp>

<comp id="585" class="1004" name="grp_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="1"/>
<pin id="587" dir="0" index="1" bw="32" slack="1"/>
<pin id="588" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln58/158 "/>
</bind>
</comp>

<comp id="589" class="1004" name="result_1_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="1"/>
<pin id="591" dir="0" index="1" bw="32" slack="1"/>
<pin id="592" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_1/160 "/>
</bind>
</comp>

<comp id="594" class="1004" name="trunc_ln60_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="7" slack="8"/>
<pin id="596" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/161 "/>
</bind>
</comp>

<comp id="597" class="1004" name="shl_ln_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="0"/>
<pin id="599" dir="0" index="1" bw="6" slack="0"/>
<pin id="600" dir="0" index="2" bw="1" slack="0"/>
<pin id="601" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/161 "/>
</bind>
</comp>

<comp id="605" class="1004" name="zext_ln60_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="0"/>
<pin id="607" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/161 "/>
</bind>
</comp>

<comp id="609" class="1004" name="add_ln60_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="14" slack="5"/>
<pin id="611" dir="0" index="1" bw="8" slack="0"/>
<pin id="612" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/161 "/>
</bind>
</comp>

<comp id="614" class="1004" name="lshr_ln_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="12" slack="0"/>
<pin id="616" dir="0" index="1" bw="14" slack="0"/>
<pin id="617" dir="0" index="2" bw="3" slack="0"/>
<pin id="618" dir="0" index="3" bw="5" slack="0"/>
<pin id="619" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/161 "/>
</bind>
</comp>

<comp id="624" class="1004" name="zext_ln60_1_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="12" slack="0"/>
<pin id="626" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/161 "/>
</bind>
</comp>

<comp id="629" class="1004" name="add_ln53_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="7" slack="8"/>
<pin id="632" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/161 "/>
</bind>
</comp>

<comp id="634" class="1004" name="trunc_ln67_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="146"/>
<pin id="636" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67/162 "/>
</bind>
</comp>

<comp id="637" class="1004" name="icmp_ln67_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="31" slack="0"/>
<pin id="639" dir="0" index="1" bw="31" slack="1"/>
<pin id="640" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/163 "/>
</bind>
</comp>

<comp id="642" class="1004" name="add_ln67_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="31" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/163 "/>
</bind>
</comp>

<comp id="648" class="1004" name="trunc_ln68_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="31" slack="0"/>
<pin id="650" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68/163 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln68_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="12" slack="0"/>
<pin id="654" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/163 "/>
</bind>
</comp>

<comp id="657" class="1007" name="grp_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="12" slack="0"/>
<pin id="659" dir="0" index="1" bw="12" slack="1"/>
<pin id="660" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln51/152 "/>
</bind>
</comp>

<comp id="663" class="1005" name="dim_read_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="1"/>
<pin id="665" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dim_read "/>
</bind>
</comp>

<comp id="672" class="1005" name="mul_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="1"/>
<pin id="674" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="682" class="1005" name="in1_read_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="64" slack="1"/>
<pin id="684" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in1_read "/>
</bind>
</comp>

<comp id="687" class="1005" name="icmp_ln39_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="1"/>
<pin id="689" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="691" class="1005" name="out_r_read_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="64" slack="143"/>
<pin id="693" dir="1" index="1" bw="64" slack="143"/>
</pin_list>
<bind>
<opset="out_r_read "/>
</bind>
</comp>

<comp id="696" class="1005" name="in2_read_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="64" slack="71"/>
<pin id="698" dir="1" index="1" bw="64" slack="71"/>
</pin_list>
<bind>
<opset="in2_read "/>
</bind>
</comp>

<comp id="701" class="1005" name="gmem_addr_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="1"/>
<pin id="703" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="707" class="1005" name="trunc_ln39_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="31" slack="1"/>
<pin id="709" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln39 "/>
</bind>
</comp>

<comp id="713" class="1005" name="icmp_ln39_1_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="1"/>
<pin id="715" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln39_1 "/>
</bind>
</comp>

<comp id="717" class="1005" name="add_ln39_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="31" slack="0"/>
<pin id="719" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln39 "/>
</bind>
</comp>

<comp id="722" class="1005" name="trunc_ln40_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="12" slack="2"/>
<pin id="724" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln40 "/>
</bind>
</comp>

<comp id="727" class="1005" name="gmem_addr_read_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="1"/>
<pin id="729" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="732" class="1005" name="gmem_addr_1_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="1"/>
<pin id="734" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="738" class="1005" name="icmp_ln46_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="1"/>
<pin id="740" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="742" class="1005" name="add_ln46_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="31" slack="0"/>
<pin id="744" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln46 "/>
</bind>
</comp>

<comp id="747" class="1005" name="trunc_ln47_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="12" slack="2"/>
<pin id="749" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln47 "/>
</bind>
</comp>

<comp id="752" class="1005" name="gmem_addr_1_read_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="1"/>
<pin id="754" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="757" class="1005" name="trunc_ln51_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="12" slack="1"/>
<pin id="759" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln51 "/>
</bind>
</comp>

<comp id="763" class="1005" name="tmp_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="38" slack="1"/>
<pin id="765" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="771" class="1005" name="add_ln51_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="38" slack="0"/>
<pin id="773" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opset="add_ln51 "/>
</bind>
</comp>

<comp id="776" class="1005" name="select_ln51_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="7" slack="3"/>
<pin id="778" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="select_ln51 "/>
</bind>
</comp>

<comp id="783" class="1005" name="select_ln51_1_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="0"/>
<pin id="785" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln51_1 "/>
</bind>
</comp>

<comp id="788" class="1005" name="trunc_ln51_1_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="12" slack="1"/>
<pin id="790" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln51_1 "/>
</bind>
</comp>

<comp id="793" class="1005" name="gmem_addr_2_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="1"/>
<pin id="795" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="799" class="1005" name="p_mid_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="14" slack="1"/>
<pin id="801" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_mid "/>
</bind>
</comp>

<comp id="805" class="1005" name="zext_ln53_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="12" slack="1"/>
<pin id="807" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln53 "/>
</bind>
</comp>

<comp id="810" class="1005" name="icmp_ln57_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="1"/>
<pin id="812" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln57 "/>
</bind>
</comp>

<comp id="814" class="1005" name="add_ln57_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="0"/>
<pin id="816" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln57 "/>
</bind>
</comp>

<comp id="819" class="1005" name="A_addr_1_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="12" slack="1"/>
<pin id="821" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="824" class="1005" name="add_ln58_2_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="12" slack="0"/>
<pin id="826" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln58_2 "/>
</bind>
</comp>

<comp id="829" class="1005" name="B_addr_1_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="12" slack="1"/>
<pin id="831" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_1 "/>
</bind>
</comp>

<comp id="834" class="1005" name="A_load_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="1"/>
<pin id="836" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="839" class="1005" name="B_load_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="1"/>
<pin id="841" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="844" class="1005" name="mul_ln58_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="1"/>
<pin id="846" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln58 "/>
</bind>
</comp>

<comp id="849" class="1005" name="result_1_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="1"/>
<pin id="851" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_1 "/>
</bind>
</comp>

<comp id="854" class="1005" name="add_ln53_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="7" slack="1"/>
<pin id="856" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln53 "/>
</bind>
</comp>

<comp id="859" class="1005" name="trunc_ln67_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="31" slack="1"/>
<pin id="861" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln67 "/>
</bind>
</comp>

<comp id="864" class="1005" name="icmp_ln67_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="1"/>
<pin id="866" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln67 "/>
</bind>
</comp>

<comp id="868" class="1005" name="add_ln67_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="31" slack="0"/>
<pin id="870" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln67 "/>
</bind>
</comp>

<comp id="873" class="1005" name="C_addr_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="12" slack="1"/>
<pin id="875" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="878" class="1005" name="C_load_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="1"/>
<pin id="880" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="134"><net_src comp="16" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="18" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="18" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="62" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="68" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="62" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="68" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="120" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="188"><net_src comp="124" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="126" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="190"><net_src comp="128" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="196"><net_src comp="10" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="82" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="191" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="82" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="10" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="82" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="217" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="230"><net_src comp="12" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="82" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="225" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="238"><net_src comp="14" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="82" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="233" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="251"><net_src comp="14" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="82" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="246" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="257"><net_src comp="64" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="268"><net_src comp="64" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="279"><net_src comp="90" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="20" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="92" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="20" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="309" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="323"><net_src comp="106" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="320" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="334"><net_src comp="20" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="342"><net_src comp="331" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="343"><net_src comp="336" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="347"><net_src comp="64" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="344" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="363"><net_src comp="20" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="56" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="58" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="372"><net_src comp="60" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="376"><net_src comp="364" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="0" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="373" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="383"><net_src comp="377" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="391"><net_src comp="258" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="258" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="66" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="258" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="402" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="412"><net_src comp="56" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="58" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="414"><net_src comp="60" pin="0"/><net_sink comp="406" pin=3"/></net>

<net id="418"><net_src comp="406" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="0" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="415" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="425"><net_src comp="419" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="430"><net_src comp="269" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="269" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="66" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="269" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="441" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="453"><net_src comp="86" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="88" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="459"><net_src comp="280" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="464"><net_src comp="280" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="94" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="302" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="96" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="477"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="92" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="302" pin="4"/><net_sink comp="472" pin=2"/></net>

<net id="484"><net_src comp="72" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="291" pin="4"/><net_sink comp="480" pin=1"/></net>

<net id="491"><net_src comp="466" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="480" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="291" pin="4"/><net_sink comp="486" pin=2"/></net>

<net id="497"><net_src comp="486" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="504"><net_src comp="56" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="58" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="506"><net_src comp="60" pin="0"/><net_sink comp="498" pin=3"/></net>

<net id="510"><net_src comp="498" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="515"><net_src comp="0" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="507" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="522"><net_src comp="100" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="102" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="531"><net_src comp="313" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="536"><net_src comp="313" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="72" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="313" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="547"><net_src comp="100" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="538" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="102" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="554"><net_src comp="542" pin="3"/><net_sink comp="550" pin=1"/></net>

<net id="561"><net_src comp="108" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="550" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="563"><net_src comp="58" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="564"><net_src comp="110" pin="0"/><net_sink comp="555" pin=3"/></net>

<net id="568"><net_src comp="555" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="574"><net_src comp="324" pin="4"/><net_sink comp="570" pin=1"/></net>

<net id="579"><net_src comp="324" pin="4"/><net_sink comp="575" pin=1"/></net>

<net id="583"><net_src comp="575" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="593"><net_src comp="331" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="602"><net_src comp="116" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="594" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="604"><net_src comp="102" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="608"><net_src comp="597" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="605" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="620"><net_src comp="108" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="609" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="622"><net_src comp="58" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="623"><net_src comp="110" pin="0"/><net_sink comp="614" pin=3"/></net>

<net id="627"><net_src comp="614" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="633"><net_src comp="118" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="641"><net_src comp="348" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="646"><net_src comp="348" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="66" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="651"><net_src comp="348" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="648" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="661"><net_src comp="494" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="657" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="666"><net_src comp="130" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="669"><net_src comp="663" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="670"><net_src comp="663" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="671"><net_src comp="663" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="675"><net_src comp="355" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="678"><net_src comp="672" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="679"><net_src comp="672" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="680"><net_src comp="672" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="681"><net_src comp="672" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="685"><net_src comp="136" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="690"><net_src comp="359" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="142" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="699"><net_src comp="148" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="704"><net_src comp="377" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="710"><net_src comp="384" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="712"><net_src comp="707" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="716"><net_src comp="387" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="720"><net_src comp="392" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="725"><net_src comp="398" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="730"><net_src comp="160" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="735"><net_src comp="419" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="737"><net_src comp="732" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="741"><net_src comp="426" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="745"><net_src comp="431" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="750"><net_src comp="437" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="755"><net_src comp="171" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="760"><net_src comp="445" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="766"><net_src comp="448" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="774"><net_src comp="460" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="779"><net_src comp="472" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="782"><net_src comp="776" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="786"><net_src comp="486" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="791"><net_src comp="494" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="796"><net_src comp="511" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="802"><net_src comp="517" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="808"><net_src comp="524" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="813"><net_src comp="527" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="817"><net_src comp="532" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="822"><net_src comp="217" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="827"><net_src comp="570" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="832"><net_src comp="225" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="837"><net_src comp="198" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="842"><net_src comp="211" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="847"><net_src comp="585" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="852"><net_src comp="589" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="857"><net_src comp="629" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="862"><net_src comp="634" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="867"><net_src comp="637" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="871"><net_src comp="642" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="876"><net_src comp="246" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="881"><net_src comp="240" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="182" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {162 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 }
	Port: A | {77 }
	Port: B | {150 }
	Port: C | {161 }
 - Input state : 
	Port: matmul_naive : gmem | {5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 76 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 149 }
	Port: matmul_naive : in1 | {4 }
	Port: matmul_naive : in2 | {5 }
	Port: matmul_naive : out_r | {5 }
	Port: matmul_naive : dim | {1 }
	Port: matmul_naive : A | {156 157 }
	Port: matmul_naive : B | {156 157 }
	Port: matmul_naive : C | {163 164 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		sext_ln39 : 1
		gmem_addr : 2
		empty : 3
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
		icmp_ln39_1 : 1
		add_ln39 : 1
		br_ln39 : 2
		trunc_ln40 : 1
	State 76
	State 77
		A_addr : 1
		store_ln40 : 2
	State 78
		sext_ln46 : 1
		gmem_addr_1 : 2
		empty_21 : 3
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
		icmp_ln46 : 1
		add_ln46 : 1
		br_ln46 : 2
		trunc_ln47 : 1
	State 149
	State 150
		B_addr : 1
		store_ln47 : 2
	State 151
	State 152
		icmp_ln51 : 1
		add_ln51 : 1
		br_ln51 : 2
		icmp_ln53 : 1
		select_ln51 : 2
		add_ln51_1 : 1
		select_ln51_1 : 2
		trunc_ln51_1 : 3
		mul_ln51 : 4
		sext_ln67 : 1
		gmem_addr_2 : 2
	State 153
	State 154
	State 155
		p_mid : 1
	State 156
		icmp_ln57 : 1
		add_ln57 : 1
		br_ln57 : 2
		trunc_ln57 : 1
		shl_ln1 : 2
		add_ln58 : 3
		lshr_ln1 : 4
		zext_ln58 : 5
		A_addr_1 : 6
		A_load : 7
		add_ln58_2 : 1
		add_ln58_1 : 1
		zext_ln58_1 : 2
		B_addr_1 : 3
		B_load : 4
	State 157
	State 158
	State 159
	State 160
	State 161
		shl_ln : 1
		zext_ln60 : 2
		add_ln60 : 3
		lshr_ln : 4
		zext_ln60_1 : 5
		C_addr_1 : 6
		store_ln60 : 7
	State 162
	State 163
		icmp_ln67 : 1
		add_ln67 : 1
		br_ln67 : 2
		trunc_ln68 : 1
		zext_ln68 : 2
		C_addr : 3
		C_load : 4
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_355          |    3    |   165   |    49   |
|    mul   |          grp_fu_585          |    3    |   165   |    49   |
|          |          grp_fu_657          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln39_fu_392       |    0    |    0    |    38   |
|          |        add_ln46_fu_431       |    0    |    0    |    38   |
|          |        add_ln51_fu_460       |    0    |    0    |    45   |
|          |       add_ln51_1_fu_480      |    0    |    0    |    39   |
|          |        add_ln57_fu_532       |    0    |    0    |    39   |
|    add   |        add_ln58_fu_550       |    0    |    0    |    21   |
|          |       add_ln58_2_fu_570      |    0    |    0    |    19   |
|          |       add_ln58_1_fu_575      |    0    |    0    |    19   |
|          |        result_1_fu_589       |    0    |    0    |    39   |
|          |        add_ln60_fu_609       |    0    |    0    |    21   |
|          |        add_ln53_fu_629       |    0    |    0    |    15   |
|          |        add_ln67_fu_642       |    0    |    0    |    38   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln39_fu_359       |    0    |    0    |    20   |
|          |      icmp_ln39_1_fu_387      |    0    |    0    |    20   |
|          |       icmp_ln46_fu_426       |    0    |    0    |    20   |
|   icmp   |       icmp_ln51_fu_455       |    0    |    0    |    21   |
|          |       icmp_ln53_fu_466       |    0    |    0    |    11   |
|          |       icmp_ln57_fu_527       |    0    |    0    |    20   |
|          |       icmp_ln67_fu_637       |    0    |    0    |    20   |
|----------|------------------------------|---------|---------|---------|
|  select  |      select_ln51_fu_472      |    0    |    0    |    7    |
|          |     select_ln51_1_fu_486     |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |     dim_read_read_fu_130     |    0    |    0    |    0    |
|          |     in1_read_read_fu_136     |    0    |    0    |    0    |
|   read   |    out_r_read_read_fu_142    |    0    |    0    |    0    |
|          |     in2_read_read_fu_148     |    0    |    0    |    0    |
|          |  gmem_addr_read_read_fu_160  |    0    |    0    |    0    |
|          | gmem_addr_1_read_read_fu_171 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_154      |    0    |    0    |    0    |
|          |      grp_readreq_fu_165      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| writeresp|     grp_writeresp_fu_176     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |    write_ln68_write_fu_182   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        trunc_ln_fu_364       |    0    |    0    |    0    |
|          |       trunc_ln1_fu_406       |    0    |    0    |    0    |
|partselect|       trunc_ln5_fu_498       |    0    |    0    |    0    |
|          |        lshr_ln1_fu_555       |    0    |    0    |    0    |
|          |        lshr_ln_fu_614        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       sext_ln39_fu_373       |    0    |    0    |    0    |
|   sext   |       sext_ln46_fu_415       |    0    |    0    |    0    |
|          |       sext_ln67_fu_507       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       trunc_ln39_fu_384      |    0    |    0    |    0    |
|          |       trunc_ln40_fu_398      |    0    |    0    |    0    |
|          |       trunc_ln47_fu_437      |    0    |    0    |    0    |
|          |       trunc_ln51_fu_445      |    0    |    0    |    0    |
|   trunc  |      trunc_ln51_1_fu_494     |    0    |    0    |    0    |
|          |       trunc_ln57_fu_538      |    0    |    0    |    0    |
|          |       trunc_ln60_fu_594      |    0    |    0    |    0    |
|          |       trunc_ln67_fu_634      |    0    |    0    |    0    |
|          |       trunc_ln68_fu_648      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln40_fu_402       |    0    |    0    |    0    |
|          |       zext_ln47_fu_441       |    0    |    0    |    0    |
|          |       zext_ln53_fu_524       |    0    |    0    |    0    |
|   zext   |       zext_ln58_fu_565       |    0    |    0    |    0    |
|          |      zext_ln58_1_fu_580      |    0    |    0    |    0    |
|          |       zext_ln60_fu_605       |    0    |    0    |    0    |
|          |      zext_ln60_1_fu_624      |    0    |    0    |    0    |
|          |       zext_ln68_fu_652       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_448          |    0    |    0    |    0    |
|bitconcatenate|         p_mid_fu_517         |    0    |    0    |    0    |
|          |        shl_ln1_fu_542        |    0    |    0    |    0    |
|          |         shl_ln_fu_597        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    7    |   330   |   640   |
|----------|------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  A |    8   |    0   |    0   |
|  B |    8   |    0   |    0   |
|  C |    8   |    0   |    0   |
+----+--------+--------+--------+
|Total|   24   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    A_addr_1_reg_819    |   12   |
|     A_load_reg_834     |   32   |
|    B_addr_1_reg_829    |   12   |
|     B_load_reg_839     |   32   |
|     C_addr_reg_873     |   12   |
|     C_load_reg_878     |   32   |
|    add_ln39_reg_717    |   31   |
|    add_ln46_reg_742    |   31   |
|    add_ln51_reg_771    |   38   |
|    add_ln53_reg_854    |    7   |
|    add_ln57_reg_814    |   32   |
|   add_ln58_2_reg_824   |   12   |
|    add_ln67_reg_868    |   31   |
|    dim_read_reg_663    |   32   |
|gmem_addr_1_read_reg_752|   32   |
|   gmem_addr_1_reg_732  |   32   |
|   gmem_addr_2_reg_793  |   32   |
| gmem_addr_read_reg_727 |   32   |
|    gmem_addr_reg_701   |   32   |
|       i_1_reg_265      |   31   |
|       i_2_reg_287      |   32   |
|       i_3_reg_344      |   31   |
|        i_reg_254       |   31   |
|   icmp_ln39_1_reg_713  |    1   |
|    icmp_ln39_reg_687   |    1   |
|    icmp_ln46_reg_738   |    1   |
|    icmp_ln57_reg_810   |    1   |
|    icmp_ln67_reg_864   |    1   |
|    in1_read_reg_682    |   64   |
|    in2_read_reg_696    |   64   |
| indvar_flatten_reg_276 |   38   |
|        j_reg_298       |    7   |
|        k_reg_309       |   32   |
|    mul_ln58_reg_844    |   32   |
|       mul_reg_672      |   32   |
|   out_r_read_reg_691   |   64   |
|      p_mid_reg_799     |   14   |
|     phi_mul_reg_320    |   12   |
|    result_1_reg_849    |   32   |
|     result_reg_331     |   32   |
|  select_ln51_1_reg_783 |   32   |
|   select_ln51_reg_776  |    7   |
|       tmp_reg_763      |   38   |
|   trunc_ln39_reg_707   |   31   |
|   trunc_ln40_reg_722   |   12   |
|   trunc_ln47_reg_747   |   12   |
|  trunc_ln51_1_reg_788  |   12   |
|   trunc_ln51_reg_757   |   12   |
|   trunc_ln67_reg_859   |   31   |
|    zext_ln53_reg_805   |   12   |
+------------------------+--------+
|          Total         |  1258  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_154  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_165  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_176 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_198  |  p0  |   3  |  12  |   36   ||    15   |
|   grp_access_fu_211  |  p0  |   3  |  12  |   36   ||    15   |
|   grp_access_fu_240  |  p0  |   3  |  12  |   36   ||    15   |
|    result_reg_331    |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_657      |  p0  |   2  |  12  |   24   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   326  || 4.86675 ||    81   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    7   |    -   |   330  |   640  |
|   Memory  |   24   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    4   |    -   |   81   |
|  Register |    -   |    -   |    -   |  1258  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   24   |    7   |    4   |  1588  |   721  |
+-----------+--------+--------+--------+--------+--------+
