// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// out = in

// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// out = in


// Design a module that saves the output to a file
module wire_assign( input in, output out, string filename );
// save out to filename
// out = in

// Design a module that saves the output to a file
module wire_assign( input in, output out, string filename );
// save out to filename
// out = in


// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// out = in

// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// out = in


// Design aendmodule
