
#Circuit Summary:
#---------------
#number of inputs = 60
#number of outputs = 26
#number of gates = 545
#number of wires = 605
#atpg: cputime for reading in circuit ./sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ./sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ./sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ./sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for generating fault list ./sample_circuits/c880.ckt: 0.0s 0.0s
T'011110110111101100110110001011100000000111011011111010111111 1'
T'011010100010110001111110011001100000100011110101010001100001 0'
T'111110111010111101010110011100110100101110011100011010101110 1'
T'011001001010010010010010101001100101000100010101001110100010 1'
T'111111011101111110010000011101110100111100110011101010000001 1'
T'011111010100101101000010110000010000011010101111101100010101 1'
T'101010001111011111011101111001111111100101010010101110101111 0'
T'101110110100111001010101010011010101111011101000101101000101 1'
T'011101111011110110000010011110100110101111001011011110100110 1'
T'110111011010010110110001000110110001100110101100110000111001 0'
T'011001101100100110100010101101100011110110011100100001100111 0'
T'100001110010110110011001110001110000000101111110001010000101 1'
T'100111011110000110100000001110110100100111010000010101001001 1'
T'110101110101111010101000001011110100111000001001100110101001 1'
T'110111011011101110001001111001110100110101110000011011000111 1'
T'101011011110100110100111110111111000110100111001001100001101 1'
T'101111011110110111111111111011111110010111010111001101000000 0'
T'001010000110100101011110110001100100001101110010000001000100 0'
T'010111011111101111101100111000100001111101101111011110100101 1'
T'111101011110000100101011110111110000011000010110101011001000 1'
T'111110011100110011000101101110000011011011000100001101011101 1'
T'110111111110000110111001101011000010000100010000110000010101 0'
T'111110111111001110011101111111110011101111101111001100000001 1'
T'001110011110111101111100010000010110111001001110101111001000 1'
T'110111111111111110110111010101110001110110011010001110001101 0'
T'000000000100110010100011111101110111111010001110010001101001 1'
T'001101111111111100001000001101110111101111011111111110100110 1'
T'101110010111110001010000100111110011111000101111011110101101 1'
T'111110110101111111011001111001110010111010101110010000110101 1'
T'101100011111110110100010011000000001011011010111101110011101 1'
T'000010110010101010010111111010111001110101010101011111001010 1'
T'110111111101111110111011111110110011011011001010001010100000 1'
T'011100111101101111101101110100101001101001110110011110010101 1'
T'101010111110001010000111111110000011110110001111001101110101 1'
T'000011100100101011001111100001011101100110111010100001100101 1'
T'100010100100110011011001111000101000000110111110001001010001 1'
T'111111011111000111000101011110110001001101101001001101010111 0'
T'101111111010111010011100001011100101011101001011000110100001 1'
T'010000010110100001101000100011101101000000011011010001011101 0'
T'111000000100111110110100010100111100000101111110101101000001 1'
T'101101110110101000011110011100101111101101010110101101011010 1'
T'101111011100011111100111111111110010001011101010100111010100 1'
T'101111001111011110000111101010111110101100101001001010110101 1'
T'001110010110001100011111100111100100101111001100101011110100 1'
T'100110110010101111111001100001111000110010001101011101000001 1'
T'010100010000110100100110101010001100110100111111101010101010 0'
T'110111011011011110000000111100100001001111010010101001001001 1'
T'001101110110111110110101110010000110001000101011010100000101 1'
T'000000100111101001110111111110110001110101111000011001001101 1'
T'101111111011101111001000000101011000110110101011101111010000 1'
T'001110010111110100110100000110101011011111001111110110111110 1'
T'101100011100100011110001111001110100111011111100000010101101 1'
T'111011011111011110111000000111111001100110101111101111111100 1'
T'110110011010111100011111111011011111100101001101011101001000 0'

#number of aborted faults = 0

#number of redundant faults = 0

#number of calling podem1 = 72

#total number of backtracks = 221953
#atpg: cputime for test pattern generation ./sample_circuits/c880.ckt: 68.8s 68.9s
