
*** Running vivado
    with args -log system_seven_seg_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_seven_seg_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_seven_seg_0_0.tcl -notrace
Command: synth_design -top system_seven_seg_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24348 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 357.258 ; gain = 101.422
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_seven_seg_0_0' [c:/2014104101/ps_digital_clock/ps_digital_clock.srcs/sources_1/bd/system/ip/system_seven_seg_0_0/synth/system_seven_seg_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'seven_seg_v1_0' [c:/2014104101/ps_digital_clock/ps_digital_clock.srcs/sources_1/bd/system/ipshared/f587/hdl/seven_seg_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'seven_seg_v1_0_S00_AXI' [c:/2014104101/ps_digital_clock/ps_digital_clock.srcs/sources_1/bd/system/ipshared/f587/hdl/seven_seg_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/2014104101/ps_digital_clock/ps_digital_clock.srcs/sources_1/bd/system/ipshared/f587/hdl/seven_seg_v1_0_S00_AXI.v:234]
INFO: [Synth 8-226] default block is never used [c:/2014104101/ps_digital_clock/ps_digital_clock.srcs/sources_1/bd/system/ipshared/f587/hdl/seven_seg_v1_0_S00_AXI.v:375]
INFO: [Synth 8-638] synthesizing module 'seven_seg' [c:/2014104101/ps_digital_clock/ps_digital_clock.srcs/sources_1/bd/system/ipshared/f587/src/seven_seg.v:1]
INFO: [Synth 8-638] synthesizing module 'bin2seg' [c:/2014104101/ps_digital_clock/ps_digital_clock.srcs/sources_1/bd/system/ipshared/f587/src/bin2seg.v:1]
INFO: [Synth 8-256] done synthesizing module 'bin2seg' (1#1) [c:/2014104101/ps_digital_clock/ps_digital_clock.srcs/sources_1/bd/system/ipshared/f587/src/bin2seg.v:1]
INFO: [Synth 8-256] done synthesizing module 'seven_seg' (2#1) [c:/2014104101/ps_digital_clock/ps_digital_clock.srcs/sources_1/bd/system/ipshared/f587/src/seven_seg.v:1]
INFO: [Synth 8-256] done synthesizing module 'seven_seg_v1_0_S00_AXI' (3#1) [c:/2014104101/ps_digital_clock/ps_digital_clock.srcs/sources_1/bd/system/ipshared/f587/hdl/seven_seg_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'seven_seg_v1_0' (4#1) [c:/2014104101/ps_digital_clock/ps_digital_clock.srcs/sources_1/bd/system/ipshared/f587/hdl/seven_seg_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'system_seven_seg_0_0' (5#1) [c:/2014104101/ps_digital_clock/ps_digital_clock.srcs/sources_1/bd/system/ip/system_seven_seg_0_0/synth/system_seven_seg_0_0.v:57]
WARNING: [Synth 8-3331] design seven_seg_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design seven_seg_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design seven_seg_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design seven_seg_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design seven_seg_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design seven_seg_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 409.863 ; gain = 154.027
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 409.863 ; gain = 154.027
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 756.414 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 756.414 ; gain = 500.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 756.414 ; gain = 500.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 756.414 ; gain = 500.578
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "seg_en" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 756.414 ; gain = 500.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module seven_seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module seven_seg_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "inst/seven_seg_v1_0_S00_AXI_inst/SS1/seg_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design system_seven_seg_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design system_seven_seg_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design system_seven_seg_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design system_seven_seg_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design system_seven_seg_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design system_seven_seg_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/seven_seg_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/seven_seg_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/seven_seg_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/seven_seg_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/seven_seg_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/seven_seg_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/seven_seg_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module system_seven_seg_0_0.
INFO: [Synth 8-3332] Sequential element (inst/seven_seg_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module system_seven_seg_0_0.
INFO: [Synth 8-3332] Sequential element (inst/seven_seg_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module system_seven_seg_0_0.
INFO: [Synth 8-3332] Sequential element (inst/seven_seg_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module system_seven_seg_0_0.
INFO: [Synth 8-3332] Sequential element (inst/seven_seg_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module system_seven_seg_0_0.
INFO: [Synth 8-3332] Sequential element (inst/seven_seg_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module system_seven_seg_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 756.414 ; gain = 500.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 762.871 ; gain = 507.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 763.094 ; gain = 507.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 784.969 ; gain = 529.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:22 ; elapsed = 00:01:26 . Memory (MB): peak = 784.969 ; gain = 529.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:22 ; elapsed = 00:01:26 . Memory (MB): peak = 784.969 ; gain = 529.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:22 ; elapsed = 00:01:26 . Memory (MB): peak = 784.969 ; gain = 529.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:22 ; elapsed = 00:01:26 . Memory (MB): peak = 784.969 ; gain = 529.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:01:26 . Memory (MB): peak = 784.969 ; gain = 529.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:22 ; elapsed = 00:01:26 . Memory (MB): peak = 784.969 ; gain = 529.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     2|
|3     |LUT2   |     2|
|4     |LUT3   |     7|
|5     |LUT4   |    31|
|6     |LUT5   |    44|
|7     |LUT6   |    67|
|8     |FDCE   |    22|
|9     |FDPE   |     1|
|10    |FDRE   |   169|
|11    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------+-----------------------+------+
|      |Instance                        |Module                 |Cells |
+------+--------------------------------+-----------------------+------+
|1     |top                             |                       |   350|
|2     |  inst                          |seven_seg_v1_0         |   350|
|3     |    seven_seg_v1_0_S00_AXI_inst |seven_seg_v1_0_S00_AXI |   350|
|4     |      SS1                       |seven_seg              |   113|
+------+--------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:01:26 . Memory (MB): peak = 784.969 ; gain = 529.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:01:08 . Memory (MB): peak = 784.969 ; gain = 182.582
Synthesis Optimization Complete : Time (s): cpu = 00:01:22 ; elapsed = 00:01:26 . Memory (MB): peak = 784.969 ; gain = 529.133
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:31 . Memory (MB): peak = 784.969 ; gain = 540.602
INFO: [Common 17-1381] The checkpoint 'C:/2014104101/ps_digital_clock/ps_digital_clock.runs/system_seven_seg_0_0_synth_1/system_seven_seg_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/2014104101/ps_digital_clock/ps_digital_clock.srcs/sources_1/bd/system/ip/system_seven_seg_0_0/system_seven_seg_0_0.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/2014104101/ps_digital_clock/ps_digital_clock.runs/system_seven_seg_0_0_synth_1/system_seven_seg_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_seven_seg_0_0_utilization_synth.rpt -pb system_seven_seg_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 784.969 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May  1 00:02:04 2019...
