$date
	Sun Feb 11 20:29:30 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_top $end
$var wire 1 ! pulse $end
$var reg 1 " clk $end
$scope module u1 $end
$var wire 1 " hwclk $end
$var wire 1 # pb $end
$var reg 1 $ baud_clk $end
$var reg 32 % counter [31:0] $end
$var reg 10 & data_frame [9:0] $end
$var reg 1 ! ftdi_tx $end
$var reg 6 ' shift_count [5:0] $end
$var reg 10 ( tray [9:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b1010001110 &
b0 %
0$
0#
0"
x!
$end
#5
b1 %
b1 '
0!
1"
#10
0"
#15
b10 '
b10 %
1"
#20
0"
#25
b11 %
b11 '
1"
#30
0"
#35
b100 '
b100 %
1"
#40
0"
#45
b101 %
b101 '
1"
#50
0"
#55
b110 '
b110 %
1"
#60
0"
#65
b111 %
b111 '
1"
#70
0"
#75
b1000 '
b1000 %
1"
#80
0"
#85
b1001 %
b1001 '
1"
#90
0"
#95
b1010 '
b1010 %
1"
#100
0"
#105
b1011 %
1!
b1010001110 (
b0 '
1"
#110
0"
#115
b1 '
b101000111 (
0!
b1100 %
1"
#120
0"
#125
b1101 %
b10 '
b10100011 (
1!
1"
#130
0"
#135
b11 '
b1010001 (
b1110 %
1"
#140
0"
#145
b1111 %
b100 '
b101000 (
1"
#150
0"
#155
b101 '
b10100 (
0!
b10000 %
1"
#160
0"
#165
b10001 %
b110 '
b1010 (
1"
#170
0"
#175
b111 '
b101 (
b10010 %
1"
#180
0"
#185
b10011 %
b1000 '
b10 (
1!
1"
#190
0"
#195
b1001 '
b1 (
0!
b10100 %
1"
#200
0"
#205
b10101 %
b1010 '
b0 (
1!
1"
#210
0"
#215
b1010001110 (
b0 '
b10110 %
1"
#220
0"
#225
b10111 %
b1 '
b101000111 (
0!
1"
#230
0"
#235
b10 '
b10100011 (
1!
b11000 %
1"
#240
0"
#245
b11001 %
b11 '
b1010001 (
1"
#250
0"
