/* $NetBSD: s3c2xx0reg.h,v 1.4 2004/02/12 03:47:29 bsh Exp $ */

/*-
 * SPDX-License-Identifier: BSD-3-Clause
 *
 * Copyright (c) 2002, 2003 Fujitsu Component Limited
 * Copyright (c) 2002, 2003 Genetec Corporation
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. Neither the name of The Fujitsu Component Limited nor the name of
 *    Genetec corporation may not be used to endorse or promote products
 *    derived from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY FUJITSU COMPONENT LIMITED AND GENETEC
 * CORPORATION ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES,
 * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED.  IN NO EVENT SHALL FUJITSU COMPONENT LIMITED OR GENETEC
 * CORPORATION BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
 * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
 * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 */

/* s3c2410-specific registers */
#define	UMCON_AFC		(1 << 4)	/* auto flow control */
#define	UMSTAT_DCTS		(1 << 2)	/* CTS change */
#define	ULCON_IR		(1 << 6)
#define	ULCON_PARITY_SHIFT	3

/*
 * Exynos-specific
 *
 * UFSTAT_TXFULL register differs between Exynos and others.
 * Others have UFSTAT_TXFULL  (1 << 9)
 */
#define	UFSTAT_TXFULL		(1 << 24)
#define	UFSTAT_S5L_TXFULL	(1 << 9)

#define	SSCOM_UINTM		0x038
#define	 UINTM_TXINTR		(1 << 2)
#define	SSCOM_UINTP		0x030
#define	 UINTP_RXREADY		(1 << 0)
#define	 UINTP_TXEMPTY		(1 << 2)

/* common for s3c2800 and s3c24x0 */
#define	SSCOM_ULCON		0x00		/* UART line control */
#define	 ULCON_PARITY_NONE	(0 << ULCON_PARITY_SHIFT)
#define	 ULCON_PARITY_ODD	(4 << ULCON_PARITY_SHIFT)
#define	 ULCON_PARITY_EVEN	(5 << ULCON_PARITY_SHIFT)
#define	 ULCON_PARITY_ONE	(6 << ULCON_PARITY_SHIFT)
#define	 ULCON_PARITY_ZERO	(7 << ULCON_PARITY_SHIFT)
#define	 ULCON_STOP		(1 << 2)
#define	 ULCON_LENGTH_5		0
#define	 ULCON_LENGTH_6		1
#define	 ULCON_LENGTH_7		2
#define	 ULCON_LENGTH_8		3
#define	SSCOM_UCON		0x04		/* UART control */
#define	 UCON_TXINT_TYPE	(1 << 9)	/* Tx interrupt. 0=pulse,1=level */
#define	 UCON_TXINT_TYPE_LEVEL	UCON_TXINT_TYPE
#define	 UCON_TXINT_TYPE_PULSE	0
#define	 UCON_RXINT_TYPE	(1 << 8)	/* Rx interrupt */
#define	 UCON_RXINT_TYPE_LEVEL	UCON_RXINT_TYPE
#define	 UCON_RXINT_TYPE_PULSE	0
#define	 UCON_TOINT		(1 << 7)	/* Rx timeout interrupt */
#define	 UCON_ERRINT		(1 << 6)	/* receive error interrupt */
#define	 UCON_LOOP		(1 << 5)	/* loopback */
#define	 UCON_SBREAK		(1 << 4)	/* send break */
#define	 UCON_TXMODE_DISABLE	(0 << 2)
#define	 UCON_TXMODE_INT	(1 << 2)
#define	 UCON_TXMODE_DMA	(2 << 2)
#define	 UCON_TXMODE_MASK	(3 << 2)
#define	 UCON_RXMODE_DISABLE	(0 << 0)
#define	 UCON_RXMODE_INT	(1 << 0)
#define	 UCON_RXMODE_DMA	(2 << 0)
#define	 UCON_RXMODE_MASK	(3 << 0)
#define  UCON_S5L_RX_TIMEOUT	(0x1 << 9)
#define  UCON_S5L_RXTHRESH	(0x1 << 12)
#define  UCON_S5L_TXTHRESH	(0x1 << 13)
#define	SSCOM_UFCON		0x08		/* FIFO control */
#define	 UFCON_TXTRIGGER_0	(0 << 6)
#define	 UFCON_TXTRIGGER_4	(1 << 6)
#define	 UFCON_TXTRIGGER_8	(2 << 6)
#define	 UFCON_TXTRIGGER_16	(3 << 6)
#define	 UFCON_RXTRIGGER_4	(0 << 4)
#define	 UFCON_RXTRIGGER_8	(1 << 4)
#define	 UFCON_RXTRIGGER_12	(2 << 4)
#define	 UFCON_RXTRIGGER_16	(3 << 4)
#define	 UFCON_TXFIFO_RESET	(1 << 2)
#define	 UFCON_RXFIFO_RESET	(1 << 1)
#define	 UFCON_FIFO_ENABLE	(1 << 0)
#define	SSCOM_UMCON		0x0c		/* MODEM control */
#define	 UMCON_RTS		(1 << 0)	/* Request to send */
#define	SSCOM_UTRSTAT		0x10		/* Status register */
#define	 UTRSTAT_TXSHIFTER_EMPTY	( 1<< 2)
#define	 UTRSTAT_TXEMPTY	(1 << 1)	/* TX fifo or buffer empty */
#define	 UTRSTAT_RXREADY	(1 << 0)	/* RX fifo or buffer is not empty */
#define	 UTRSTAT_S5L_RXTHRESH		(0x1 << 4)
#define	 UTRSTAT_S5L_TXTHRESH		(0x1 << 5)
#define	 UTRSTAT_S5L_RX_TIMEOUT		(0x1 << 9)
#define	SSCOM_UERSTAT		0x14		/* Error status register */
#define	 UERSTAT_BREAK		(1 << 3)	/* Break signal, not 2410 */
#define	 UERSTAT_FRAME		(1 << 2)	/* Frame error */
#define	 UERSTAT_PARITY		(1 << 1)	/* Parity error, not 2410 */
#define	 UERSTAT_OVERRUN	(1 << 0)	/* Overrun */
#define	 UERSTAT_ALL_ERRORS \
	(UERSTAT_OVERRUN|UERSTAT_BREAK|UERSTAT_FRAME|UERSTAT_PARITY)
#define	SSCOM_UFSTAT		0x18		/* Fifo status register */
#define	 UFSTAT_RXFULL		(1 <<8)		/* Rx fifo full */
#define	 UFSTAT_TXCOUNT_SHIFT	4		/* TX FIFO count */
#define	 UFSTAT_TXCOUNT		(0x0f << UFSTAT_TXCOUNT_SHIFT)
#define	 UFSTAT_RXCOUNT_SHIFT	0		/* RX FIFO count */
#define	 UFSTAT_RXCOUNT		(0x0f << UFSTAT_RXCOUNT_SHIFT)
#define	SSCOM_UMSTAT		0x1c		/* Modem status register */
#define	 UMSTAT_CTS		(1 << 0)	/* Clear to send */
#if _BYTE_ORDER == _LITTLE_ENDIAN
#define	SSCOM_UTXH		0x20		/* Transmit data register */
#define	SSCOM_URXH		0x24		/* Receive data register */
#else
#define	SSCOM_UTXH		0x23		/* Transmit data register */
#define	SSCOM_URXH		0x27		/* Receive data register */
#endif
#define	SSCOM_UBRDIV		0x28		/* baud-reate divisor */
#define	SSCOM_SIZE		0x2c
