Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May  8 14:28:19 2025
| Host         : DESKTOP-OFMTL6K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AXI4_TOP_timing_summary_routed.rpt -pb AXI4_TOP_timing_summary_routed.pb -rpx AXI4_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : AXI4_TOP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  130         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (130)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (282)
5. checking no_input_delay (63)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (130)
--------------------------
 There are 130 register/latch pins with no clock driven by root clock pin: aclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (282)
--------------------------------------------------
 There are 282 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (63)
-------------------------------
 There are 63 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  314          inf        0.000                      0                  314           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           314 Endpoints
Min Delay           314 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_re_len[0]
                            (input port)
  Destination:            master_inst/re_data_inst/FSM_onehot_re_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.308ns  (logic 2.816ns (38.529%)  route 4.492ns (61.471%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  input_re_len[0] (IN)
                         net (fo=0)                   0.000     0.000    input_re_len[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  input_re_len_IBUF[0]_inst/O
                         net (fo=7, routed)           1.623     2.604    master_inst/re_data_inst/input_re_len_IBUF[0]
    SLICE_X42Y8          LUT5 (Prop_lut5_I2_O)        0.150     2.754 r  master_inst/re_data_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.729     3.483    master_inst/re_data_inst/i__carry_i_7_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I0_O)        0.328     3.811 r  master_inst/re_data_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.811    master_inst/re_data_inst/i__carry_i_3_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.361 r  master_inst/re_data_inst/rready2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.361    master_inst/re_data_inst/rready2_inferred__0/i__carry_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.475 r  master_inst/re_data_inst/rready2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.475    master_inst/re_data_inst/rready2_inferred__0/i__carry__0_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.703 r  master_inst/re_data_inst/rready2_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.827     5.530    master_inst/re_data_inst/rready2_inferred__0/i__carry__1_n_1
    SLICE_X41Y9          LUT5 (Prop_lut5_I1_O)        0.313     5.843 r  master_inst/re_data_inst/FSM_onehot_re_data[2]_i_2/O
                         net (fo=4, routed)           0.838     6.681    master_inst/re_data_inst/FSM_onehot_re_data[2]_i_2_n_0
    SLICE_X39Y9          LUT3 (Prop_lut3_I1_O)        0.152     6.833 r  master_inst/re_data_inst/FSM_onehot_re_data[2]_i_1/O
                         net (fo=1, routed)           0.475     7.308    master_inst/re_data_inst/FSM_onehot_re_data[2]_i_1_n_0
    SLICE_X39Y9          FDCE                                         r  master_inst/re_data_inst/FSM_onehot_re_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_re_len[0]
                            (input port)
  Destination:            master_inst/re_data_inst/re_cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.085ns  (logic 2.817ns (39.755%)  route 4.268ns (60.245%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  input_re_len[0] (IN)
                         net (fo=0)                   0.000     0.000    input_re_len[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  input_re_len_IBUF[0]_inst/O
                         net (fo=7, routed)           1.623     2.604    master_inst/re_data_inst/input_re_len_IBUF[0]
    SLICE_X42Y8          LUT5 (Prop_lut5_I2_O)        0.150     2.754 r  master_inst/re_data_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.729     3.483    master_inst/re_data_inst/i__carry_i_7_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I0_O)        0.328     3.811 r  master_inst/re_data_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.811    master_inst/re_data_inst/i__carry_i_3_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.361 r  master_inst/re_data_inst/rready2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.361    master_inst/re_data_inst/rready2_inferred__0/i__carry_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.475 r  master_inst/re_data_inst/rready2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.475    master_inst/re_data_inst/rready2_inferred__0/i__carry__0_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.703 f  master_inst/re_data_inst/rready2_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.971     5.674    master_inst/re_data_inst/rready2_inferred__0/i__carry__1_n_1
    SLICE_X40Y8          LUT6 (Prop_lut6_I1_O)        0.313     5.987 r  master_inst/re_data_inst/re_cnt[7]_i_4/O
                         net (fo=9, routed)           0.945     6.932    master_inst/re_data_inst/re_cnt[7]_i_4_n_0
    SLICE_X42Y8          LUT5 (Prop_lut5_I3_O)        0.153     7.085 r  master_inst/re_data_inst/re_cnt[7]_i_2/O
                         net (fo=1, routed)           0.000     7.085    master_inst/re_data_inst/re_cnt[7]_i_2_n_0
    SLICE_X42Y8          FDPE                                         r  master_inst/re_data_inst/re_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_re_len[0]
                            (input port)
  Destination:            master_inst/re_data_inst/re_cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.056ns  (logic 2.788ns (39.507%)  route 4.268ns (60.493%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  input_re_len[0] (IN)
                         net (fo=0)                   0.000     0.000    input_re_len[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  input_re_len_IBUF[0]_inst/O
                         net (fo=7, routed)           1.623     2.604    master_inst/re_data_inst/input_re_len_IBUF[0]
    SLICE_X42Y8          LUT5 (Prop_lut5_I2_O)        0.150     2.754 r  master_inst/re_data_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.729     3.483    master_inst/re_data_inst/i__carry_i_7_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I0_O)        0.328     3.811 r  master_inst/re_data_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.811    master_inst/re_data_inst/i__carry_i_3_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.361 r  master_inst/re_data_inst/rready2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.361    master_inst/re_data_inst/rready2_inferred__0/i__carry_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.475 r  master_inst/re_data_inst/rready2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.475    master_inst/re_data_inst/rready2_inferred__0/i__carry__0_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.703 f  master_inst/re_data_inst/rready2_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.971     5.674    master_inst/re_data_inst/rready2_inferred__0/i__carry__1_n_1
    SLICE_X40Y8          LUT6 (Prop_lut6_I1_O)        0.313     5.987 r  master_inst/re_data_inst/re_cnt[7]_i_4/O
                         net (fo=9, routed)           0.945     6.932    master_inst/re_data_inst/re_cnt[7]_i_4_n_0
    SLICE_X42Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.056 r  master_inst/re_data_inst/re_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     7.056    master_inst/re_data_inst/re_cnt[6]_i_1_n_0
    SLICE_X42Y8          FDPE                                         r  master_inst/re_data_inst/re_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_re_len[0]
                            (input port)
  Destination:            master_inst/re_data_inst/re_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.986ns  (logic 2.816ns (40.304%)  route 4.170ns (59.696%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  input_re_len[0] (IN)
                         net (fo=0)                   0.000     0.000    input_re_len[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  input_re_len_IBUF[0]_inst/O
                         net (fo=7, routed)           1.623     2.604    master_inst/re_data_inst/input_re_len_IBUF[0]
    SLICE_X42Y8          LUT5 (Prop_lut5_I2_O)        0.150     2.754 r  master_inst/re_data_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.729     3.483    master_inst/re_data_inst/i__carry_i_7_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I0_O)        0.328     3.811 r  master_inst/re_data_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.811    master_inst/re_data_inst/i__carry_i_3_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.361 r  master_inst/re_data_inst/rready2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.361    master_inst/re_data_inst/rready2_inferred__0/i__carry_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.475 r  master_inst/re_data_inst/rready2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.475    master_inst/re_data_inst/rready2_inferred__0/i__carry__0_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.703 f  master_inst/re_data_inst/rready2_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.971     5.674    master_inst/re_data_inst/rready2_inferred__0/i__carry__1_n_1
    SLICE_X40Y8          LUT6 (Prop_lut6_I1_O)        0.313     5.987 r  master_inst/re_data_inst/re_cnt[7]_i_4/O
                         net (fo=9, routed)           0.847     6.834    master_inst/re_data_inst/re_cnt[7]_i_4_n_0
    SLICE_X42Y8          LUT5 (Prop_lut5_I1_O)        0.152     6.986 r  master_inst/re_data_inst/re_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     6.986    master_inst/re_data_inst/re_cnt[2]_i_1_n_0
    SLICE_X42Y8          FDPE                                         r  master_inst/re_data_inst/re_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_re_len[0]
                            (input port)
  Destination:            master_inst/re_data_inst/rready_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.959ns  (logic 2.788ns (40.057%)  route 4.172ns (59.943%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  input_re_len[0] (IN)
                         net (fo=0)                   0.000     0.000    input_re_len[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  input_re_len_IBUF[0]_inst/O
                         net (fo=7, routed)           1.623     2.604    master_inst/re_data_inst/input_re_len_IBUF[0]
    SLICE_X42Y8          LUT5 (Prop_lut5_I2_O)        0.150     2.754 r  master_inst/re_data_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.729     3.483    master_inst/re_data_inst/i__carry_i_7_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I0_O)        0.328     3.811 r  master_inst/re_data_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.811    master_inst/re_data_inst/i__carry_i_3_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.361 r  master_inst/re_data_inst/rready2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.361    master_inst/re_data_inst/rready2_inferred__0/i__carry_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.475 r  master_inst/re_data_inst/rready2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.475    master_inst/re_data_inst/rready2_inferred__0/i__carry__0_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.703 f  master_inst/re_data_inst/rready2_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.971     5.674    master_inst/re_data_inst/rready2_inferred__0/i__carry__1_n_1
    SLICE_X40Y8          LUT6 (Prop_lut6_I1_O)        0.313     5.987 r  master_inst/re_data_inst/re_cnt[7]_i_4/O
                         net (fo=9, routed)           0.849     6.835    master_inst/re_data_inst/re_cnt[7]_i_4_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I2_O)        0.124     6.959 r  master_inst/re_data_inst/rready_i_1/O
                         net (fo=1, routed)           0.000     6.959    master_inst/re_data_inst/rready_i_1_n_0
    SLICE_X39Y9          FDCE                                         r  master_inst/re_data_inst/rready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_re_len[0]
                            (input port)
  Destination:            master_inst/re_data_inst/re_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.958ns  (logic 2.788ns (40.063%)  route 4.170ns (59.937%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  input_re_len[0] (IN)
                         net (fo=0)                   0.000     0.000    input_re_len[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  input_re_len_IBUF[0]_inst/O
                         net (fo=7, routed)           1.623     2.604    master_inst/re_data_inst/input_re_len_IBUF[0]
    SLICE_X42Y8          LUT5 (Prop_lut5_I2_O)        0.150     2.754 r  master_inst/re_data_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.729     3.483    master_inst/re_data_inst/i__carry_i_7_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I0_O)        0.328     3.811 r  master_inst/re_data_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.811    master_inst/re_data_inst/i__carry_i_3_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.361 r  master_inst/re_data_inst/rready2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.361    master_inst/re_data_inst/rready2_inferred__0/i__carry_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.475 r  master_inst/re_data_inst/rready2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.475    master_inst/re_data_inst/rready2_inferred__0/i__carry__0_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.703 f  master_inst/re_data_inst/rready2_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.971     5.674    master_inst/re_data_inst/rready2_inferred__0/i__carry__1_n_1
    SLICE_X40Y8          LUT6 (Prop_lut6_I1_O)        0.313     5.987 r  master_inst/re_data_inst/re_cnt[7]_i_4/O
                         net (fo=9, routed)           0.847     6.834    master_inst/re_data_inst/re_cnt[7]_i_4_n_0
    SLICE_X42Y8          LUT4 (Prop_lut4_I1_O)        0.124     6.958 r  master_inst/re_data_inst/re_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.958    master_inst/re_data_inst/re_cnt[1]_i_1_n_0
    SLICE_X42Y8          FDPE                                         r  master_inst/re_data_inst/re_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_re_len[0]
                            (input port)
  Destination:            master_inst/re_data_inst/re_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.954ns  (logic 2.788ns (40.086%)  route 4.167ns (59.914%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  input_re_len[0] (IN)
                         net (fo=0)                   0.000     0.000    input_re_len[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  input_re_len_IBUF[0]_inst/O
                         net (fo=7, routed)           1.623     2.604    master_inst/re_data_inst/input_re_len_IBUF[0]
    SLICE_X42Y8          LUT5 (Prop_lut5_I2_O)        0.150     2.754 r  master_inst/re_data_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.729     3.483    master_inst/re_data_inst/i__carry_i_7_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I0_O)        0.328     3.811 r  master_inst/re_data_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.811    master_inst/re_data_inst/i__carry_i_3_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.361 r  master_inst/re_data_inst/rready2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.361    master_inst/re_data_inst/rready2_inferred__0/i__carry_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.475 r  master_inst/re_data_inst/rready2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.475    master_inst/re_data_inst/rready2_inferred__0/i__carry__0_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.703 f  master_inst/re_data_inst/rready2_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.971     5.674    master_inst/re_data_inst/rready2_inferred__0/i__carry__1_n_1
    SLICE_X40Y8          LUT6 (Prop_lut6_I1_O)        0.313     5.987 r  master_inst/re_data_inst/re_cnt[7]_i_4/O
                         net (fo=9, routed)           0.844     6.830    master_inst/re_data_inst/re_cnt[7]_i_4_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124     6.954 r  master_inst/re_data_inst/re_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     6.954    master_inst/re_data_inst/re_cnt[3]_i_1_n_0
    SLICE_X42Y9          FDPE                                         r  master_inst/re_data_inst/re_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_re_len[0]
                            (input port)
  Destination:            master_inst/re_data_inst/re_cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.723ns  (logic 2.788ns (41.463%)  route 3.936ns (58.537%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  input_re_len[0] (IN)
                         net (fo=0)                   0.000     0.000    input_re_len[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  input_re_len_IBUF[0]_inst/O
                         net (fo=7, routed)           1.623     2.604    master_inst/re_data_inst/input_re_len_IBUF[0]
    SLICE_X42Y8          LUT5 (Prop_lut5_I2_O)        0.150     2.754 r  master_inst/re_data_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.729     3.483    master_inst/re_data_inst/i__carry_i_7_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I0_O)        0.328     3.811 r  master_inst/re_data_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.811    master_inst/re_data_inst/i__carry_i_3_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.361 r  master_inst/re_data_inst/rready2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.361    master_inst/re_data_inst/rready2_inferred__0/i__carry_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.475 r  master_inst/re_data_inst/rready2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.475    master_inst/re_data_inst/rready2_inferred__0/i__carry__0_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.703 f  master_inst/re_data_inst/rready2_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.971     5.674    master_inst/re_data_inst/rready2_inferred__0/i__carry__1_n_1
    SLICE_X40Y8          LUT6 (Prop_lut6_I1_O)        0.313     5.987 r  master_inst/re_data_inst/re_cnt[7]_i_4/O
                         net (fo=9, routed)           0.613     6.599    master_inst/re_data_inst/re_cnt[7]_i_4_n_0
    SLICE_X42Y9          LUT4 (Prop_lut4_I2_O)        0.124     6.723 r  master_inst/re_data_inst/re_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     6.723    master_inst/re_data_inst/re_cnt[5]_i_1_n_0
    SLICE_X42Y9          FDPE                                         r  master_inst/re_data_inst/re_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_re_len[0]
                            (input port)
  Destination:            master_inst/re_data_inst/re_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.563ns  (logic 2.788ns (42.475%)  route 3.775ns (57.525%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  input_re_len[0] (IN)
                         net (fo=0)                   0.000     0.000    input_re_len[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  input_re_len_IBUF[0]_inst/O
                         net (fo=7, routed)           1.623     2.604    master_inst/re_data_inst/input_re_len_IBUF[0]
    SLICE_X42Y8          LUT5 (Prop_lut5_I2_O)        0.150     2.754 r  master_inst/re_data_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.729     3.483    master_inst/re_data_inst/i__carry_i_7_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I0_O)        0.328     3.811 r  master_inst/re_data_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.811    master_inst/re_data_inst/i__carry_i_3_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.361 r  master_inst/re_data_inst/rready2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.361    master_inst/re_data_inst/rready2_inferred__0/i__carry_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.475 r  master_inst/re_data_inst/rready2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.475    master_inst/re_data_inst/rready2_inferred__0/i__carry__0_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.703 f  master_inst/re_data_inst/rready2_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.971     5.674    master_inst/re_data_inst/rready2_inferred__0/i__carry__1_n_1
    SLICE_X40Y8          LUT6 (Prop_lut6_I1_O)        0.313     5.987 r  master_inst/re_data_inst/re_cnt[7]_i_4/O
                         net (fo=9, routed)           0.452     6.439    master_inst/re_data_inst/re_cnt[7]_i_4_n_0
    SLICE_X42Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.563 r  master_inst/re_data_inst/re_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.563    master_inst/re_data_inst/re_cnt[0]_i_1_n_0
    SLICE_X42Y9          FDPE                                         r  master_inst/re_data_inst/re_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_re_len[0]
                            (input port)
  Destination:            master_inst/re_data_inst/re_cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.555ns  (logic 2.780ns (42.404%)  route 3.775ns (57.596%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  input_re_len[0] (IN)
                         net (fo=0)                   0.000     0.000    input_re_len[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  input_re_len_IBUF[0]_inst/O
                         net (fo=7, routed)           1.623     2.604    master_inst/re_data_inst/input_re_len_IBUF[0]
    SLICE_X42Y8          LUT5 (Prop_lut5_I2_O)        0.150     2.754 r  master_inst/re_data_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.729     3.483    master_inst/re_data_inst/i__carry_i_7_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I0_O)        0.328     3.811 r  master_inst/re_data_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.811    master_inst/re_data_inst/i__carry_i_3_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.361 r  master_inst/re_data_inst/rready2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.361    master_inst/re_data_inst/rready2_inferred__0/i__carry_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.475 r  master_inst/re_data_inst/rready2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.475    master_inst/re_data_inst/rready2_inferred__0/i__carry__0_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.703 f  master_inst/re_data_inst/rready2_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.971     5.674    master_inst/re_data_inst/rready2_inferred__0/i__carry__1_n_1
    SLICE_X40Y8          LUT6 (Prop_lut6_I1_O)        0.313     5.987 r  master_inst/re_data_inst/re_cnt[7]_i_4/O
                         net (fo=9, routed)           0.452     6.439    master_inst/re_data_inst/re_cnt[7]_i_4_n_0
    SLICE_X42Y9          LUT4 (Prop_lut4_I1_O)        0.116     6.555 r  master_inst/re_data_inst/re_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     6.555    master_inst/re_data_inst/re_cnt[4]_i_1_n_0
    SLICE_X42Y9          FDPE                                         r  master_inst/re_data_inst/re_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 master_inst/re_addr_inst/FSM_onehot_re_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            master_inst/re_addr_inst/FSM_onehot_re_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDPE                         0.000     0.000 r  master_inst/re_addr_inst/FSM_onehot_re_state_reg[0]/C
    SLICE_X40Y11         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  master_inst/re_addr_inst/FSM_onehot_re_state_reg[0]/Q
                         net (fo=3, routed)           0.097     0.238    master_inst/re_addr_inst/FSM_onehot_re_state_reg_n_0_[0]
    SLICE_X41Y11         LUT3 (Prop_lut3_I2_O)        0.045     0.283 r  master_inst/re_addr_inst/FSM_onehot_re_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.283    master_inst/re_addr_inst/FSM_onehot_re_state[1]_i_1_n_0
    SLICE_X41Y11         FDCE                                         r  master_inst/re_addr_inst/FSM_onehot_re_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master_inst/re_addr_inst/FSM_onehot_re_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            master_inst/re_addr_inst/arvalid_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.543%)  route 0.098ns (34.457%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDPE                         0.000     0.000 r  master_inst/re_addr_inst/FSM_onehot_re_state_reg[0]/C
    SLICE_X40Y11         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  master_inst/re_addr_inst/FSM_onehot_re_state_reg[0]/Q
                         net (fo=3, routed)           0.098     0.239    master_inst/re_addr_inst/FSM_onehot_re_state_reg_n_0_[0]
    SLICE_X41Y11         LUT6 (Prop_lut6_I3_O)        0.045     0.284 r  master_inst/re_addr_inst/arvalid_i_1/O
                         net (fo=1, routed)           0.000     0.284    master_inst/re_addr_inst/arvalid_i_1_n_0
    SLICE_X41Y11         FDCE                                         r  master_inst/re_addr_inst/arvalid_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master_inst/re_addr_inst/FSM_onehot_re_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            master_inst/re_addr_inst/FSM_onehot_re_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.189ns (66.134%)  route 0.097ns (33.866%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDPE                         0.000     0.000 r  master_inst/re_addr_inst/FSM_onehot_re_state_reg[0]/C
    SLICE_X40Y11         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  master_inst/re_addr_inst/FSM_onehot_re_state_reg[0]/Q
                         net (fo=3, routed)           0.097     0.238    master_inst/re_addr_inst/FSM_onehot_re_state_reg_n_0_[0]
    SLICE_X41Y11         LUT4 (Prop_lut4_I2_O)        0.048     0.286 r  master_inst/re_addr_inst/FSM_onehot_re_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.286    master_inst/re_addr_inst/FSM_onehot_re_state[2]_i_1_n_0
    SLICE_X41Y11         FDCE                                         r  master_inst/re_addr_inst/FSM_onehot_re_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave_inst/u_read/rvalid_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            slave_inst/u_read/rvalid_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.723%)  route 0.120ns (39.277%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDCE                         0.000     0.000 r  slave_inst/u_read/rvalid_reg/C
    SLICE_X41Y10         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  slave_inst/u_read/rvalid_reg/Q
                         net (fo=4, routed)           0.120     0.261    slave_inst/u_read/rvalid
    SLICE_X41Y10         LUT6 (Prop_lut6_I5_O)        0.045     0.306 r  slave_inst/u_read/rvalid_i_1/O
                         net (fo=1, routed)           0.000     0.306    slave_inst/u_read/rvalid_i_1_n_0
    SLICE_X41Y10         FDCE                                         r  slave_inst/u_read/rvalid_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master_inst/wr_data_inst/wr_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            master_inst/wr_data_inst/wr_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.189ns (60.343%)  route 0.124ns (39.657%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDPE                         0.000     0.000 r  master_inst/wr_data_inst/wr_cnt_reg[0]/C
    SLICE_X43Y85         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  master_inst/wr_data_inst/wr_cnt_reg[0]/Q
                         net (fo=9, routed)           0.124     0.265    master_inst/wr_data_inst/wr_cnt_reg[0]
    SLICE_X42Y85         LUT5 (Prop_lut5_I2_O)        0.048     0.313 r  master_inst/wr_data_inst/wr_cnt[3]_i_1/O
                         net (fo=2, routed)           0.000     0.313    master_inst/wr_data_inst/wr_cnt[3]
    SLICE_X42Y85         FDPE                                         r  master_inst/wr_data_inst/wr_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master_inst/wr_data_inst/wr_cnt_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            master_inst/wr_data_inst/wr_cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.209ns (64.423%)  route 0.115ns (35.577%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDPE                         0.000     0.000 r  master_inst/wr_data_inst/wr_cnt_reg[5]/C
    SLICE_X42Y86         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  master_inst/wr_data_inst/wr_cnt_reg[5]/Q
                         net (fo=5, routed)           0.115     0.279    master_inst/wr_data_inst/wr_cnt_reg[5]
    SLICE_X43Y86         LUT3 (Prop_lut3_I2_O)        0.045     0.324 r  master_inst/wr_data_inst/wr_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.324    master_inst/wr_data_inst/wr_cnt[6]
    SLICE_X43Y86         FDPE                                         r  master_inst/wr_data_inst/wr_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master_inst/wr_data_inst/wr_cnt_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            master_inst/wr_data_inst/wr_cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.212ns (64.749%)  route 0.115ns (35.251%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDPE                         0.000     0.000 r  master_inst/wr_data_inst/wr_cnt_reg[5]/C
    SLICE_X42Y86         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  master_inst/wr_data_inst/wr_cnt_reg[5]/Q
                         net (fo=5, routed)           0.115     0.279    master_inst/wr_data_inst/wr_cnt_reg[5]
    SLICE_X43Y86         LUT4 (Prop_lut4_I0_O)        0.048     0.327 r  master_inst/wr_data_inst/wr_cnt[7]_i_2/O
                         net (fo=1, routed)           0.000     0.327    master_inst/wr_data_inst/wr_cnt[7]
    SLICE_X43Y86         FDPE                                         r  master_inst/wr_data_inst/wr_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave_inst/u_read/FSM_onehot_re_st_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            slave_inst/u_read/FSM_onehot_re_st_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.568%)  route 0.155ns (45.432%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDCE                         0.000     0.000 r  slave_inst/u_read/FSM_onehot_re_st_reg[2]/C
    SLICE_X41Y10         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  slave_inst/u_read/FSM_onehot_re_st_reg[2]/Q
                         net (fo=2, routed)           0.155     0.296    slave_inst/u_read/FSM_onehot_re_st_reg_n_0_[2]
    SLICE_X41Y10         LUT6 (Prop_lut6_I5_O)        0.045     0.341 r  slave_inst/u_read/FSM_onehot_re_st[2]_i_1/O
                         net (fo=1, routed)           0.000     0.341    slave_inst/u_read/FSM_onehot_re_st[2]_i_1_n_0
    SLICE_X41Y10         FDCE                                         r  slave_inst/u_read/FSM_onehot_re_st_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master_inst/re_data_inst/re_cnt_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            master_inst/re_data_inst/re_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.209ns (59.678%)  route 0.141ns (40.322%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDPE                         0.000     0.000 r  master_inst/re_data_inst/re_cnt_reg[1]/C
    SLICE_X42Y8          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  master_inst/re_data_inst/re_cnt_reg[1]/Q
                         net (fo=7, routed)           0.141     0.305    master_inst/re_data_inst/re_cnt[1]
    SLICE_X42Y9          LUT6 (Prop_lut6_I4_O)        0.045     0.350 r  master_inst/re_data_inst/re_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.350    master_inst/re_data_inst/re_cnt[3]_i_1_n_0
    SLICE_X42Y9          FDPE                                         r  master_inst/re_data_inst/re_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave_inst/u_read/re_scnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            slave_inst/u_read/re_scnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.186ns (52.950%)  route 0.165ns (47.050%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDCE                         0.000     0.000 r  slave_inst/u_read/re_scnt_reg[0]/C
    SLICE_X41Y7          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  slave_inst/u_read/re_scnt_reg[0]/Q
                         net (fo=8, routed)           0.165     0.306    slave_inst/u_read/re_scnt[0]
    SLICE_X41Y7          LUT6 (Prop_lut6_I1_O)        0.045     0.351 r  slave_inst/u_read/re_scnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.351    slave_inst/u_read/re_scnt[4]_i_1_n_0
    SLICE_X41Y7          FDCE                                         r  slave_inst/u_read/re_scnt_reg[4]/D
  -------------------------------------------------------------------    -------------------





