<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.2" xml:lang="en-US">
  <compounddef id="esp32s2-xtensa-intmux_8h" kind="file" language="C++">
    <compoundname>esp32s2-xtensa-intmux.h</compoundname>
      <sectiondef kind="define">
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1ad000d08efc3e8a5fc56da537973a5cb8" prot="public" static="no">
        <name>WIFI_MAC_INTR_SOURCE</name>
        <initializer>0   /* WiFi MAC, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="10" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="10" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1abfc935ef2963ee54b6a1f1279b4887ff" prot="public" static="no">
        <name>WIFI_MAC_NMI_SOURCE</name>
        <initializer>1   /* WiFi MAC, NMI, use if MAC needs fix in NMI */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="11" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="11" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1af3cef5f23f39a396dec2a356f395ef69" prot="public" static="no">
        <name>WIFI_PWR_INTR_SOURCE</name>
        <initializer>2</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="12" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="12" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a5383f7fa77bc12a8301c54e0dfb66306" prot="public" static="no">
        <name>WIFI_BB_INTR_SOURCE</name>
        <initializer>3   /* WiFi BB, level, we can do some calibartion */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="13" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="13" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a0b48425e316b45db6f105daa6f2a0cff" prot="public" static="no">
        <name>BT_MAC_INTR_SOURCE</name>
        <initializer>4   /* will be cancelled */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="14" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="14" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1aca3a7357f242a4e91269736de6545470" prot="public" static="no">
        <name>BT_BB_INTR_SOURCE</name>
        <initializer>5   /* BB, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="15" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="15" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1ab404d2ab995f39616675330f6462dd19" prot="public" static="no">
        <name>BT_BB_NMI_SOURCE</name>
        <initializer>6   /* BT BB, NMI, use if BB have bug to fix in NMI */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="16" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="16" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a14017a5bb9744f9c32138dbdcc09a786" prot="public" static="no">
        <name>RWBT_INTR_SOURCE</name>
        <initializer>7   /* RWBT, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="17" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="17" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a8cf7f44d512a2c0b215397ae4c37a4f1" prot="public" static="no">
        <name>RWBLE_INTR_SOURCE</name>
        <initializer>8   /* RWBLE, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="18" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="18" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a445a79e81929641c372257f4018127f6" prot="public" static="no">
        <name>RWBT_NMI_SOURCE</name>
        <initializer>9   /* RWBT, NMI, use if RWBT has bug to fix in NMI */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="19" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="19" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a3b9cef18112f398bd4ada544f3e2b5a0" prot="public" static="no">
        <name>RWBLE_NMI_SOURCE</name>
        <initializer>10  /* RWBLE, NMI, use if RWBT has bug to fix in NMI */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="20" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="20" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a24b7d137ebb32c58d60d5f84a3ce67db" prot="public" static="no">
        <name>SLC0_INTR_SOURCE</name>
        <initializer>11  /* SLC0, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="21" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="21" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a8d8c7fb4a7206356ef7c7b41df4c1b7b" prot="public" static="no">
        <name>SLC1_INTR_SOURCE</name>
        <initializer>12  /* SLC1, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="22" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="22" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1aa714005c0707aaf1ba5b4a033bcb8f81" prot="public" static="no">
        <name>UHCI0_INTR_SOURCE</name>
        <initializer>13  /* UHCI0, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="23" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="23" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a0837c2b982c45380cd89c136d5e9fb2c" prot="public" static="no">
        <name>UHCI1_INTR_SOURCE</name>
        <initializer>14  /* UHCI1, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="24" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="24" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a22bf10410f0b99b9fe398accf66c51b1" prot="public" static="no">
        <name>TG0_T0_LEVEL_INTR_SOURCE</name>
        <initializer>15  /* TIMER_GROUP0, TIMER0, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="25" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="25" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a792cd371542eb8a60e4d381b168ae2b8" prot="public" static="no">
        <name>TG0_T1_LEVEL_INTR_SOURCE</name>
        <initializer>16  /* TIMER_GROUP0, TIMER1, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="26" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="26" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1afc23d5890e9c8029e7d417291193a559" prot="public" static="no">
        <name>TG0_WDT_LEVEL_INTR_SOURCE</name>
        <initializer>17  /* TIMER_GROUP0, WATCHDOG, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="27" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="27" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a8ab5e103356b484d48b68cbafa34d418" prot="public" static="no">
        <name>TG0_LACT_LEVEL_INTR_SOURCE</name>
        <initializer>18  /* TIMER_GROUP0, LACT, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="28" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="28" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1aee34beaabe47713742eb7633bd8430e3" prot="public" static="no">
        <name>TG1_T0_LEVEL_INTR_SOURCE</name>
        <initializer>19  /* TIMER_GROUP1, TIMER0, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="29" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="29" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a41b4592783755438167ac4444adcaade" prot="public" static="no">
        <name>TG1_T1_LEVEL_INTR_SOURCE</name>
        <initializer>20  /* TIMER_GROUP1, TIMER1, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="30" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="30" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a68616a67d062b7e57dbe6dd59151b85c" prot="public" static="no">
        <name>TG1_WDT_LEVEL_INTR_SOURCE</name>
        <initializer>21  /* TIMER_GROUP1, WATCHDOG, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="31" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="31" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1aa3aeef6dc970aa8c6f7aec839835a384" prot="public" static="no">
        <name>TG1_LACT_LEVEL_INTR_SOURCE</name>
        <initializer>22  /* TIMER_GROUP1, LACT, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="32" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="32" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a64020d7c1f6557ef6da375f12acf68de" prot="public" static="no">
        <name>GPIO_INTR_SOURCE</name>
        <initializer>23  /* interrupt of GPIO, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="33" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="33" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a23e7de652ab586c903ec999aa8e77e4e" prot="public" static="no">
        <name>GPIO_NMI_SOURCE</name>
        <initializer>24  /* interrupt of GPIO, NMI */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="34" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="34" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1afb98fcf1a9be6030f5ca87dea6675974" prot="public" static="no">
        <name>GPIO_INTR_SOURCE2</name>
        <initializer>25  /* interrupt of GPIO, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="35" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="35" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1ad11e04bc97a0115966929013f06efa50" prot="public" static="no">
        <name>GPIO_NMI_SOURCE2</name>
        <initializer>26  /* interrupt of GPIO, NMI */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="36" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="36" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a5b31ad0ece8c26e3e1600837bc1121bb" prot="public" static="no">
        <name>DEDICATED_GPIO_INTR_SOURCE</name>
        <initializer>27  /* interrupt of dedicated GPIO, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="37" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="37" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a47c9d4be8d21b6f389993db5dbe2883d" prot="public" static="no">
        <name>FROM_CPU_INTR0_SOURCE</name>
        <initializer>28  /* int0 from a <ref refid="cache_8h_1ad703205f9a4d4bb6af9c25257c23ce6d" kindref="member">CPU</ref>, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="38" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="38" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a2f704a24d6d56f2e13aed56e86e8fb55" prot="public" static="no">
        <name>FROM_CPU_INTR1_SOURCE</name>
        <initializer>29  /* int1 from a <ref refid="cache_8h_1ad703205f9a4d4bb6af9c25257c23ce6d" kindref="member">CPU</ref>, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="39" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="39" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a470d4f804a7ddb5d107f1cafe8f19308" prot="public" static="no">
        <name>FROM_CPU_INTR2_SOURCE</name>
        <initializer>30  /* int2 from a <ref refid="cache_8h_1ad703205f9a4d4bb6af9c25257c23ce6d" kindref="member">CPU</ref>, level, for DPORT Access */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="40" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="40" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a0b8897c96de3f23e794440ef2ef2f523" prot="public" static="no">
        <name>FROM_CPU_INTR3_SOURCE</name>
        <initializer>31  /* int3 from a <ref refid="cache_8h_1ad703205f9a4d4bb6af9c25257c23ce6d" kindref="member">CPU</ref>, level, for DPORT Access */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="41" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="41" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a5779abc3d34c94cfad763d9ababebb9f" prot="public" static="no">
        <name>SPI1_INTR_SOURCE</name>
        <initializer>32  /* SPI1, level, flash <ref refid="asm-macro-64-bit-gnu_8h_1af16d2973cfd145a2ebdbf9528d5d9ae2" kindref="member">r</ref>/w, do not use this */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="42" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="42" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1ac5d10660472f10fae0d0511f254b696d" prot="public" static="no">
        <name>SPI2_INTR_SOURCE</name>
        <initializer>33  /* SPI2, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="43" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="43" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a95996e58c94e25db8b2d97de7595996f" prot="public" static="no">
        <name>SPI3_INTR_SOURCE</name>
        <initializer>34  /* SPI3, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="44" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="44" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a6d41fd98988304b2ab82785c24140f8d" prot="public" static="no">
        <name>I2S0_INTR_SOURCE</name>
        <initializer>35  /* I2S0, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="45" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="45" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a3b0877aad4fc7995be0cfb71fabb13a6" prot="public" static="no">
        <name>I2S1_INTR_SOURCE</name>
        <initializer>36  /* I2S1, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="46" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="46" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1af4569e6b552e35100134e167cf11c7da" prot="public" static="no">
        <name>UART0_INTR_SOURCE</name>
        <initializer>37  /* UART0, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="47" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="47" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1ad6f7d29b71a32716058033727bd01dc2" prot="public" static="no">
        <name>UART1_INTR_SOURCE</name>
        <initializer>38  /* UART1, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="48" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="48" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a4a7728c85b344ae5f62684286519f647" prot="public" static="no">
        <name>UART2_INTR_SOURCE</name>
        <initializer>39  /* UART2, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="49" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="49" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a26ce888bf67587b5ab6392f2ea0157c6" prot="public" static="no">
        <name>SDIO_HOST_INTR_SOURCE</name>
        <initializer>40  /* SD/SDIO/MMC HOST, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="50" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="50" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a29ff03b184368e0a9ad6caf0cc9288ca" prot="public" static="no">
        <name>PWM0_INTR_SOURCE</name>
        <initializer>41  /* PWM0, level, Reserved */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="51" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="51" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1ab9a0099e8acba4831c68af88a073e31d" prot="public" static="no">
        <name>PWM1_INTR_SOURCE</name>
        <initializer>42  /* PWM1, level, Reserved */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="52" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="52" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a04211cd6f7671713ae845e451c5b008d" prot="public" static="no">
        <name>PWM2_INTR_SOURCE</name>
        <initializer>43  /* PWM2, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="53" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="53" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a95fc4f3d268322f0c0951f188f7eff11" prot="public" static="no">
        <name>PWM3_INTR_SOURCE</name>
        <initializer>44  /* PWM3, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="54" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="54" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a296f3d252d30615dbaea32d61cba9214" prot="public" static="no">
        <name>LEDC_INTR_SOURCE</name>
        <initializer>45  /* LED PWM, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="55" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="55" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1aaf244ea4b63d912e0ce8d59795c79f9d" prot="public" static="no">
        <name>EFUSE_INTR_SOURCE</name>
        <initializer>46  /* efuse, level, not likely to use */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="56" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="56" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a3a56673ee10a809fb2e75065d84b6f8e" prot="public" static="no">
        <name>TWAI_INTR_SOURCE</name>
        <initializer>47  /* twai, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="57" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="57" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a7a020da508049560356d36ab9607bca9" prot="public" static="no">
        <name>USB_INTR_SOURCE</name>
        <initializer>48  /* interrupt of USB, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="58" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="58" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a80d2efc475574efe9250d0048a8a8c12" prot="public" static="no">
        <name>RTC_CORE_INTR_SOURCE</name>
        <initializer>49  /* rtc core, level, include rtc watchdog */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="59" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="59" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1ac6d02a2b0f009553a9e52e7842fa959d" prot="public" static="no">
        <name>RMT_INTR_SOURCE</name>
        <initializer>50  /* remote controller, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="60" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="60" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1acfdc02f0268c6145e3ffd5221ce7152f" prot="public" static="no">
        <name>PCNT_INTR_SOURCE</name>
        <initializer>51  /* pulse <ref refid="semaphore_2sys__sem_2src_2main_8c_1a7624b580dc5672d7564cdc73212de784" kindref="member">count</ref>, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="61" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="61" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a7a706aa628e14e55247d20c9853d76a9" prot="public" static="no">
        <name>I2C_EXT0_INTR_SOURCE</name>
        <initializer>52  /* I2C controller1, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="62" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="62" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1ac0e06a214b3990cb35fa4975e2a85e8e" prot="public" static="no">
        <name>I2C_EXT1_INTR_SOURCE</name>
        <initializer>53  /* I2C controller0, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="63" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="63" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1accd4889d9e375ba16ea00489e7115c30" prot="public" static="no">
        <name>RSA_INTR_SOURCE</name>
        <initializer>54  /* RSA accelerator, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="64" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="64" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a59f92ba6a2f4b3fa9454558f37ff3e24" prot="public" static="no">
        <name>SHA_INTR_SOURCE</name>
        <initializer>55  /* interrupt of RSA accelerator, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="65" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="65" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1ad793803f54262a4dcf6b14140e9dc22b" prot="public" static="no">
        <name>AES_INTR_SOURCE</name>
        <initializer>56  /* interrupt of SHA accelerator, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="66" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="66" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a7036cef97de80d47ffbdeff6478ccbec" prot="public" static="no">
        <name>SPI2_DMA_INTR_SOURCE</name>
        <initializer>57  /* SPI2 DMA, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="67" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="67" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a1916307ca85215eb4c995bc4ae83eb50" prot="public" static="no">
        <name>SPI3_DMA_INTR_SOURCE</name>
        <initializer>58  /* interrupt of SPI3 DMA, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="68" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="68" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a407bd79d5c36e715bcd21a64d8f77c04" prot="public" static="no">
        <name>WDT_INTR_SOURCE</name>
        <initializer>59  /* will be cancelled */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="69" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="69" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a9f5fed8c34c9b971830ab3e083316271" prot="public" static="no">
        <name>TIMER1_INTR_SOURCE</name>
        <initializer>60  /* will be cancelled */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="70" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="70" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a792de801f5e8339f61a381172782ee06" prot="public" static="no">
        <name>TIMER2_INTR_SOURCE</name>
        <initializer>61  /* will be cancelled */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="71" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="71" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a3930148480a70cd784d84618fcc6ca4d" prot="public" static="no">
        <name>TG0_T0_EDGE_INTR_SOURCE</name>
        <initializer>62  /* TIMER_GROUP0, TIMER0, EDGE */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="72" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="72" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1af32f59d8128f02c0b104adfd84a0e484" prot="public" static="no">
        <name>TG0_T1_EDGE_INTR_SOURCE</name>
        <initializer>63  /* TIMER_GROUP0, TIMER1, EDGE */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="73" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="73" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a6f69896f6b8b308d948856e624fc8da6" prot="public" static="no">
        <name>TG0_WDT_EDGE_INTR_SOURCE</name>
        <initializer>64  /* TIMER_GROUP0, WATCH DOG, EDGE */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="74" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="74" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1aaf809080c506a114fe3b47d4d4911873" prot="public" static="no">
        <name>TG0_LACT_EDGE_INTR_SOURCE</name>
        <initializer>65  /* TIMER_GROUP0, LACT, EDGE */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="75" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="75" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a0470cb4879bd92a67e5bd71522c79894" prot="public" static="no">
        <name>TG1_T0_EDGE_INTR_SOURCE</name>
        <initializer>66  /* TIMER_GROUP1, TIMER0, EDGE */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="76" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="76" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a7315915335a06cbd3302b26eb5056ea1" prot="public" static="no">
        <name>TG1_T1_EDGE_INTR_SOURCE</name>
        <initializer>67  /* TIMER_GROUP1, TIMER1, EDGE */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="77" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="77" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a53372a881097f28f5c381879ad065796" prot="public" static="no">
        <name>TG1_WDT_EDGE_INTR_SOURCE</name>
        <initializer>68  /* TIMER_GROUP1, WATCHDOG, EDGE */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="78" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="78" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a4789654138f3c05bdf28370301971ade" prot="public" static="no">
        <name>TG1_LACT_EDGE_INTR_SOURCE</name>
        <initializer>69  /* TIMER_GROUP0, LACT, EDGE */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="79" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="79" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1abc71e0e6d2e6ea7fc39d17297753e72e" prot="public" static="no">
        <name>CACHE_IA_INTR_SOURCE</name>
        <initializer>70  /* Cache Invalid Access, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="80" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="80" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a4cb07c15412c22b4939bb5a1e782f6e7" prot="public" static="no">
        <name>SYSTIMER_TARGET0_EDGE_INTR_SOURCE</name>
        <initializer>71  /* system <ref refid="test__sched__timeslice__and__lock_8c_1a4ced20aea8a1e880c43f684a920b85da" kindref="member">timer</ref> 0, edge */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="81" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="81" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a4ae5acb4be5a37cc87deb29ca61c8034" prot="public" static="no">
        <name>SYSTIMER_TARGET1_EDGE_INTR_SOURCE</name>
        <initializer>72  /* system <ref refid="test__sched__timeslice__and__lock_8c_1a4ced20aea8a1e880c43f684a920b85da" kindref="member">timer</ref> 1, edge */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="82" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="82" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a3c07aba15f9a2e9bc4a97031a241b512" prot="public" static="no">
        <name>SYSTIMER_TARGET2_EDGE_INTR_SOURCE</name>
        <initializer>73  /* system <ref refid="test__sched__timeslice__and__lock_8c_1a4ced20aea8a1e880c43f684a920b85da" kindref="member">timer</ref> 2, edge */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="83" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="83" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1ab627766f8e6b851882c42596d7df540c" prot="public" static="no">
        <name>ASSIST_DEBUG_INTR_SOURCE</name>
        <initializer>74  /* Assist debug module, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="84" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="84" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1aa7415869e67d460c0ed4c7e96810291a" prot="public" static="no">
        <name>PMS_PRO_IRAM0_ILG_INTR_SOURCE</name>
        <initializer>75  /* illegal IRAM1 access, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="85" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="85" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a7ab3b2f26d6ce8bc8f9ea83ff4c3a900" prot="public" static="no">
        <name>PMS_PRO_DRAM0_ILG_INTR_SOURCE</name>
        <initializer>76  /* illegal DRAM0 access, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="86" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="86" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1acf9bfdff3964eeacafede5571615bdd6" prot="public" static="no">
        <name>PMS_PRO_DPORT_ILG_INTR_SOURCE</name>
        <initializer>77  /* illegal DPORT access, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="87" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="87" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1ab4e4c60433d57d03b386d5bd9ab71370" prot="public" static="no">
        <name>PMS_PRO_AHB_ILG_INTR_SOURCE</name>
        <initializer>78  /* illegal AHB access, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="88" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="88" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1ab2491671f5770a21823adc01763af792" prot="public" static="no">
        <name>PMS_PRO_CACHE_ILG_INTR_SOURCE</name>
        <initializer>79  /* illegal CACHE access, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="89" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="89" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a9c4f6388dd7312fdc4219cff984166a9" prot="public" static="no">
        <name>PMS_DMA_APB_I_ILG_INTR_SOURCE</name>
        <initializer>80  /* illegal APB access, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="90" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="90" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a8d6a4e0e0994f8a55fd7ca4ce5a45399" prot="public" static="no">
        <name>PMS_DMA_RX_I_ILG_INTR_SOURCE</name>
        <initializer>81  /* illegal DMA RX access, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="91" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="91" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1aac17e93da6a160da2d85a43d4ddc8289" prot="public" static="no">
        <name>PMS_DMA_TX_I_ILG_INTR_SOURCE</name>
        <initializer>82  /* illegal DMA TX access, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="92" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="92" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a36c488ff1605277f2772b1f80552f6ac" prot="public" static="no">
        <name>SPI_MEM_REJECT_CACHE_INTR_SOURCE</name>
        <initializer>						 83  /* SPI0 Cache access and
						 * SPI1 access rejected, level
						 */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="95" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="93" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a03fc7ea80cff3be1cdf02d5f97434c71" prot="public" static="no">
        <name>DMA_COPY_INTR_SOURCE</name>
        <initializer>84  /* DMA copy, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="96" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="94" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a9f521721b77fef0f3c19bea05a12e850" prot="public" static="no">
        <name>SPI4_DMA_INTR_SOURCE</name>
        <initializer>85  /* SPI4 DMA, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="97" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="95" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a334a2d6fa713f6df7c46c96465a2d6b9" prot="public" static="no">
        <name>SPI4_INTR_SOURCE</name>
        <initializer>86  /* SPI4, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="98" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="96" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a344601acd9e077b22b5f2d2627d9032e" prot="public" static="no">
        <name>ICACHE_PRELOAD_INTR_SOURCE</name>
        <initializer>87  /* ICache preload operation, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="99" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="97" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1adecb822591c0c4bf063d67b2e74e9a40" prot="public" static="no">
        <name>DCACHE_PRELOAD_INTR_SOURCE</name>
        <initializer>88  /* DCache preload operation, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="100" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="98" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a68b408eb63057838c64c51718c5b1f7f" prot="public" static="no">
        <name>APB_ADC_INTR_SOURCE</name>
        <initializer>89  /* APB ADC, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="101" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="99" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1ad81b659cea69558a9accb6cd9315b236" prot="public" static="no">
        <name>CRYPTO_DMA_INTR_SOURCE</name>
        <initializer>90  /* encrypted DMA, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="102" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="100" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a1334dc20d35277646113e699619d8856" prot="public" static="no">
        <name>CPU_PERI_ERROR_INTR_SOURCE</name>
        <initializer>91  /* <ref refid="cache_8h_1ad703205f9a4d4bb6af9c25257c23ce6d" kindref="member">CPU</ref> peripherals error, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="103" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="101" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1aefeb2487d77e00408d4b7f2faa4f840f" prot="public" static="no">
        <name>APB_PERI_ERROR_INTR_SOURCE</name>
        <initializer>92  /* APB peripherals error, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="104" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="102" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a93a4db93be7bef5cdc22cc2854da84b6" prot="public" static="no">
        <name>DCACHE_SYNC_INTR_SOURCE</name>
        <initializer>93  /* <ref refid="test__stack__fail_8c_1a4bb6fa6c719fd9021449009ab8befc04" kindref="member">data</ref> cache sync done, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="105" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="103" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1a8299c36b90f9e08bc421e527f69545bb" prot="public" static="no">
        <name>ICACHE_SYNC_INTR_SOURCE</name>
        <initializer>94  /* instruction cache sync done, level */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="106" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="104" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="esp32s2-xtensa-intmux_8h_1ad57b1f253283c9a65fd95631a11d9532" prot="public" static="no">
        <name>MAX_INTR_SOURCE</name>
        <initializer>95  /* total number of interrupt sources */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" line="107" column="9" bodyfile="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h" bodystart="105" bodyend="-1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2"><highlight class="comment"><sp/>*<sp/>Copyright<sp/>(c)<sp/>2021<sp/>Espressif<sp/>Systems<sp/>(Shanghai)<sp/>Co.,<sp/>Ltd.</highlight></codeline>
<codeline lineno="3"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="4"><highlight class="comment"><sp/>*<sp/>SPDX-License-Identifier:<sp/>Apache-2.0</highlight></codeline>
<codeline lineno="5"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="6"><highlight class="normal"></highlight></codeline>
<codeline lineno="7"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>ZEPHYR_INCLUDE_DT_BINDINGS_INTERRUPT_CONTROLLER_ESP32S2_XTENSA_INTMUX_H_</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="8"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ZEPHYR_INCLUDE_DT_BINDINGS_INTERRUPT_CONTROLLER_ESP32S2_XTENSA_INTMUX_H_</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="9"><highlight class="normal"></highlight></codeline>
<codeline lineno="10" refid="esp32s2-xtensa-intmux_8h_1ad000d08efc3e8a5fc56da537973a5cb8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>WIFI_MAC_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0<sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>WiFi<sp/>MAC,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="11" refid="esp32s2-xtensa-intmux_8h_1abfc935ef2963ee54b6a1f1279b4887ff" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>WIFI_MAC_NMI_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1<sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>WiFi<sp/>MAC,<sp/>NMI,<sp/>use<sp/>if<sp/>MAC<sp/>needs<sp/>fix<sp/>in<sp/>NMI<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="12" refid="esp32s2-xtensa-intmux_8h_1af3cef5f23f39a396dec2a356f395ef69" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>WIFI_PWR_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>2</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="13" refid="esp32s2-xtensa-intmux_8h_1a5383f7fa77bc12a8301c54e0dfb66306" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>WIFI_BB_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>3<sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>WiFi<sp/>BB,<sp/>level,<sp/>we<sp/>can<sp/>do<sp/>some<sp/>calibartion<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="14" refid="esp32s2-xtensa-intmux_8h_1a0b48425e316b45db6f105daa6f2a0cff" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>BT_MAC_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>4<sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>will<sp/>be<sp/>cancelled<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="15" refid="esp32s2-xtensa-intmux_8h_1aca3a7357f242a4e91269736de6545470" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>BT_BB_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>5<sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>BB,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="16" refid="esp32s2-xtensa-intmux_8h_1ab404d2ab995f39616675330f6462dd19" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>BT_BB_NMI_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>6<sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>BT<sp/>BB,<sp/>NMI,<sp/>use<sp/>if<sp/>BB<sp/>have<sp/>bug<sp/>to<sp/>fix<sp/>in<sp/>NMI<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="17" refid="esp32s2-xtensa-intmux_8h_1a14017a5bb9744f9c32138dbdcc09a786" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RWBT_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>7<sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>RWBT,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="18" refid="esp32s2-xtensa-intmux_8h_1a8cf7f44d512a2c0b215397ae4c37a4f1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RWBLE_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>8<sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>RWBLE,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="19" refid="esp32s2-xtensa-intmux_8h_1a445a79e81929641c372257f4018127f6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RWBT_NMI_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>9<sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>RWBT,<sp/>NMI,<sp/>use<sp/>if<sp/>RWBT<sp/>has<sp/>bug<sp/>to<sp/>fix<sp/>in<sp/>NMI<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="20" refid="esp32s2-xtensa-intmux_8h_1a3b9cef18112f398bd4ada544f3e2b5a0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RWBLE_NMI_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>10<sp/><sp/></highlight><highlight class="comment">/*<sp/>RWBLE,<sp/>NMI,<sp/>use<sp/>if<sp/>RWBT<sp/>has<sp/>bug<sp/>to<sp/>fix<sp/>in<sp/>NMI<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="21" refid="esp32s2-xtensa-intmux_8h_1a24b7d137ebb32c58d60d5f84a3ce67db" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SLC0_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>11<sp/><sp/></highlight><highlight class="comment">/*<sp/>SLC0,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="22" refid="esp32s2-xtensa-intmux_8h_1a8d8c7fb4a7206356ef7c7b41df4c1b7b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SLC1_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>12<sp/><sp/></highlight><highlight class="comment">/*<sp/>SLC1,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="23" refid="esp32s2-xtensa-intmux_8h_1aa714005c0707aaf1ba5b4a033bcb8f81" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>UHCI0_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>13<sp/><sp/></highlight><highlight class="comment">/*<sp/>UHCI0,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="24" refid="esp32s2-xtensa-intmux_8h_1a0837c2b982c45380cd89c136d5e9fb2c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>UHCI1_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>14<sp/><sp/></highlight><highlight class="comment">/*<sp/>UHCI1,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="25" refid="esp32s2-xtensa-intmux_8h_1a22bf10410f0b99b9fe398accf66c51b1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TG0_T0_LEVEL_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>15<sp/><sp/></highlight><highlight class="comment">/*<sp/>TIMER_GROUP0,<sp/>TIMER0,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="26" refid="esp32s2-xtensa-intmux_8h_1a792cd371542eb8a60e4d381b168ae2b8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TG0_T1_LEVEL_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>16<sp/><sp/></highlight><highlight class="comment">/*<sp/>TIMER_GROUP0,<sp/>TIMER1,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="27" refid="esp32s2-xtensa-intmux_8h_1afc23d5890e9c8029e7d417291193a559" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TG0_WDT_LEVEL_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>17<sp/><sp/></highlight><highlight class="comment">/*<sp/>TIMER_GROUP0,<sp/>WATCHDOG,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="28" refid="esp32s2-xtensa-intmux_8h_1a8ab5e103356b484d48b68cbafa34d418" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TG0_LACT_LEVEL_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>18<sp/><sp/></highlight><highlight class="comment">/*<sp/>TIMER_GROUP0,<sp/>LACT,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="29" refid="esp32s2-xtensa-intmux_8h_1aee34beaabe47713742eb7633bd8430e3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TG1_T0_LEVEL_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>19<sp/><sp/></highlight><highlight class="comment">/*<sp/>TIMER_GROUP1,<sp/>TIMER0,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="30" refid="esp32s2-xtensa-intmux_8h_1a41b4592783755438167ac4444adcaade" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TG1_T1_LEVEL_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>20<sp/><sp/></highlight><highlight class="comment">/*<sp/>TIMER_GROUP1,<sp/>TIMER1,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="31" refid="esp32s2-xtensa-intmux_8h_1a68616a67d062b7e57dbe6dd59151b85c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TG1_WDT_LEVEL_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>21<sp/><sp/></highlight><highlight class="comment">/*<sp/>TIMER_GROUP1,<sp/>WATCHDOG,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="32" refid="esp32s2-xtensa-intmux_8h_1aa3aeef6dc970aa8c6f7aec839835a384" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TG1_LACT_LEVEL_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>22<sp/><sp/></highlight><highlight class="comment">/*<sp/>TIMER_GROUP1,<sp/>LACT,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="33" refid="esp32s2-xtensa-intmux_8h_1a64020d7c1f6557ef6da375f12acf68de" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPIO_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>23<sp/><sp/></highlight><highlight class="comment">/*<sp/>interrupt<sp/>of<sp/>GPIO,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="34" refid="esp32s2-xtensa-intmux_8h_1a23e7de652ab586c903ec999aa8e77e4e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPIO_NMI_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>24<sp/><sp/></highlight><highlight class="comment">/*<sp/>interrupt<sp/>of<sp/>GPIO,<sp/>NMI<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="35" refid="esp32s2-xtensa-intmux_8h_1afb98fcf1a9be6030f5ca87dea6675974" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPIO_INTR_SOURCE2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>25<sp/><sp/></highlight><highlight class="comment">/*<sp/>interrupt<sp/>of<sp/>GPIO,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="36" refid="esp32s2-xtensa-intmux_8h_1ad11e04bc97a0115966929013f06efa50" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPIO_NMI_SOURCE2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>26<sp/><sp/></highlight><highlight class="comment">/*<sp/>interrupt<sp/>of<sp/>GPIO,<sp/>NMI<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="37" refid="esp32s2-xtensa-intmux_8h_1a5b31ad0ece8c26e3e1600837bc1121bb" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DEDICATED_GPIO_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>27<sp/><sp/></highlight><highlight class="comment">/*<sp/>interrupt<sp/>of<sp/>dedicated<sp/>GPIO,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="38" refid="esp32s2-xtensa-intmux_8h_1a47c9d4be8d21b6f389993db5dbe2883d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>FROM_CPU_INTR0_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>28<sp/><sp/></highlight><highlight class="comment">/*<sp/>int0<sp/>from<sp/>a<sp/>CPU,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="39" refid="esp32s2-xtensa-intmux_8h_1a2f704a24d6d56f2e13aed56e86e8fb55" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>FROM_CPU_INTR1_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>29<sp/><sp/></highlight><highlight class="comment">/*<sp/>int1<sp/>from<sp/>a<sp/>CPU,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="40" refid="esp32s2-xtensa-intmux_8h_1a470d4f804a7ddb5d107f1cafe8f19308" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>FROM_CPU_INTR2_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>30<sp/><sp/></highlight><highlight class="comment">/*<sp/>int2<sp/>from<sp/>a<sp/>CPU,<sp/>level,<sp/>for<sp/>DPORT<sp/>Access<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="41" refid="esp32s2-xtensa-intmux_8h_1a0b8897c96de3f23e794440ef2ef2f523" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>FROM_CPU_INTR3_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>31<sp/><sp/></highlight><highlight class="comment">/*<sp/>int3<sp/>from<sp/>a<sp/>CPU,<sp/>level,<sp/>for<sp/>DPORT<sp/>Access<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="42" refid="esp32s2-xtensa-intmux_8h_1a5779abc3d34c94cfad763d9ababebb9f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPI1_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>32<sp/><sp/></highlight><highlight class="comment">/*<sp/>SPI1,<sp/>level,<sp/>flash<sp/>r/w,<sp/>do<sp/>not<sp/>use<sp/>this<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="43" refid="esp32s2-xtensa-intmux_8h_1ac5d10660472f10fae0d0511f254b696d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPI2_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>33<sp/><sp/></highlight><highlight class="comment">/*<sp/>SPI2,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="44" refid="esp32s2-xtensa-intmux_8h_1a95996e58c94e25db8b2d97de7595996f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPI3_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>34<sp/><sp/></highlight><highlight class="comment">/*<sp/>SPI3,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="45" refid="esp32s2-xtensa-intmux_8h_1a6d41fd98988304b2ab82785c24140f8d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>I2S0_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>35<sp/><sp/></highlight><highlight class="comment">/*<sp/>I2S0,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="46" refid="esp32s2-xtensa-intmux_8h_1a3b0877aad4fc7995be0cfb71fabb13a6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>I2S1_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>36<sp/><sp/></highlight><highlight class="comment">/*<sp/>I2S1,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="47" refid="esp32s2-xtensa-intmux_8h_1af4569e6b552e35100134e167cf11c7da" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>UART0_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>37<sp/><sp/></highlight><highlight class="comment">/*<sp/>UART0,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="48" refid="esp32s2-xtensa-intmux_8h_1ad6f7d29b71a32716058033727bd01dc2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>UART1_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>38<sp/><sp/></highlight><highlight class="comment">/*<sp/>UART1,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="49" refid="esp32s2-xtensa-intmux_8h_1a4a7728c85b344ae5f62684286519f647" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>UART2_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>39<sp/><sp/></highlight><highlight class="comment">/*<sp/>UART2,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="50" refid="esp32s2-xtensa-intmux_8h_1a26ce888bf67587b5ab6392f2ea0157c6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SDIO_HOST_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>40<sp/><sp/></highlight><highlight class="comment">/*<sp/>SD/SDIO/MMC<sp/>HOST,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="51" refid="esp32s2-xtensa-intmux_8h_1a29ff03b184368e0a9ad6caf0cc9288ca" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PWM0_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>41<sp/><sp/></highlight><highlight class="comment">/*<sp/>PWM0,<sp/>level,<sp/>Reserved<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="52" refid="esp32s2-xtensa-intmux_8h_1ab9a0099e8acba4831c68af88a073e31d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PWM1_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>42<sp/><sp/></highlight><highlight class="comment">/*<sp/>PWM1,<sp/>level,<sp/>Reserved<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="53" refid="esp32s2-xtensa-intmux_8h_1a04211cd6f7671713ae845e451c5b008d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PWM2_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>43<sp/><sp/></highlight><highlight class="comment">/*<sp/>PWM2,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="54" refid="esp32s2-xtensa-intmux_8h_1a95fc4f3d268322f0c0951f188f7eff11" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PWM3_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>44<sp/><sp/></highlight><highlight class="comment">/*<sp/>PWM3,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="55" refid="esp32s2-xtensa-intmux_8h_1a296f3d252d30615dbaea32d61cba9214" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>LEDC_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>45<sp/><sp/></highlight><highlight class="comment">/*<sp/>LED<sp/>PWM,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="56" refid="esp32s2-xtensa-intmux_8h_1aaf244ea4b63d912e0ce8d59795c79f9d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>EFUSE_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>46<sp/><sp/></highlight><highlight class="comment">/*<sp/>efuse,<sp/>level,<sp/>not<sp/>likely<sp/>to<sp/>use<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="57" refid="esp32s2-xtensa-intmux_8h_1a3a56673ee10a809fb2e75065d84b6f8e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TWAI_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>47<sp/><sp/></highlight><highlight class="comment">/*<sp/>twai,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="58" refid="esp32s2-xtensa-intmux_8h_1a7a020da508049560356d36ab9607bca9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>USB_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>48<sp/><sp/></highlight><highlight class="comment">/*<sp/>interrupt<sp/>of<sp/>USB,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="59" refid="esp32s2-xtensa-intmux_8h_1a80d2efc475574efe9250d0048a8a8c12" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RTC_CORE_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>49<sp/><sp/></highlight><highlight class="comment">/*<sp/>rtc<sp/>core,<sp/>level,<sp/>include<sp/>rtc<sp/>watchdog<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="60" refid="esp32s2-xtensa-intmux_8h_1ac6d02a2b0f009553a9e52e7842fa959d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RMT_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>50<sp/><sp/></highlight><highlight class="comment">/*<sp/>remote<sp/>controller,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="61" refid="esp32s2-xtensa-intmux_8h_1acfdc02f0268c6145e3ffd5221ce7152f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PCNT_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>51<sp/><sp/></highlight><highlight class="comment">/*<sp/>pulse<sp/>count,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="62" refid="esp32s2-xtensa-intmux_8h_1a7a706aa628e14e55247d20c9853d76a9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>I2C_EXT0_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>52<sp/><sp/></highlight><highlight class="comment">/*<sp/>I2C<sp/>controller1,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="63" refid="esp32s2-xtensa-intmux_8h_1ac0e06a214b3990cb35fa4975e2a85e8e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>I2C_EXT1_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>53<sp/><sp/></highlight><highlight class="comment">/*<sp/>I2C<sp/>controller0,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="64" refid="esp32s2-xtensa-intmux_8h_1accd4889d9e375ba16ea00489e7115c30" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>RSA_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>54<sp/><sp/></highlight><highlight class="comment">/*<sp/>RSA<sp/>accelerator,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="65" refid="esp32s2-xtensa-intmux_8h_1a59f92ba6a2f4b3fa9454558f37ff3e24" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SHA_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>55<sp/><sp/></highlight><highlight class="comment">/*<sp/>interrupt<sp/>of<sp/>RSA<sp/>accelerator,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="66" refid="esp32s2-xtensa-intmux_8h_1ad793803f54262a4dcf6b14140e9dc22b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>AES_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>56<sp/><sp/></highlight><highlight class="comment">/*<sp/>interrupt<sp/>of<sp/>SHA<sp/>accelerator,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="67" refid="esp32s2-xtensa-intmux_8h_1a7036cef97de80d47ffbdeff6478ccbec" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPI2_DMA_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>57<sp/><sp/></highlight><highlight class="comment">/*<sp/>SPI2<sp/>DMA,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="68" refid="esp32s2-xtensa-intmux_8h_1a1916307ca85215eb4c995bc4ae83eb50" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPI3_DMA_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>58<sp/><sp/></highlight><highlight class="comment">/*<sp/>interrupt<sp/>of<sp/>SPI3<sp/>DMA,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="69" refid="esp32s2-xtensa-intmux_8h_1a407bd79d5c36e715bcd21a64d8f77c04" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>WDT_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>59<sp/><sp/></highlight><highlight class="comment">/*<sp/>will<sp/>be<sp/>cancelled<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="70" refid="esp32s2-xtensa-intmux_8h_1a9f5fed8c34c9b971830ab3e083316271" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TIMER1_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>60<sp/><sp/></highlight><highlight class="comment">/*<sp/>will<sp/>be<sp/>cancelled<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="71" refid="esp32s2-xtensa-intmux_8h_1a792de801f5e8339f61a381172782ee06" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TIMER2_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>61<sp/><sp/></highlight><highlight class="comment">/*<sp/>will<sp/>be<sp/>cancelled<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="72" refid="esp32s2-xtensa-intmux_8h_1a3930148480a70cd784d84618fcc6ca4d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TG0_T0_EDGE_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>62<sp/><sp/></highlight><highlight class="comment">/*<sp/>TIMER_GROUP0,<sp/>TIMER0,<sp/>EDGE<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="73" refid="esp32s2-xtensa-intmux_8h_1af32f59d8128f02c0b104adfd84a0e484" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TG0_T1_EDGE_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>63<sp/><sp/></highlight><highlight class="comment">/*<sp/>TIMER_GROUP0,<sp/>TIMER1,<sp/>EDGE<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="74" refid="esp32s2-xtensa-intmux_8h_1a6f69896f6b8b308d948856e624fc8da6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TG0_WDT_EDGE_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>64<sp/><sp/></highlight><highlight class="comment">/*<sp/>TIMER_GROUP0,<sp/>WATCH<sp/>DOG,<sp/>EDGE<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="75" refid="esp32s2-xtensa-intmux_8h_1aaf809080c506a114fe3b47d4d4911873" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TG0_LACT_EDGE_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>65<sp/><sp/></highlight><highlight class="comment">/*<sp/>TIMER_GROUP0,<sp/>LACT,<sp/>EDGE<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="76" refid="esp32s2-xtensa-intmux_8h_1a0470cb4879bd92a67e5bd71522c79894" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TG1_T0_EDGE_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>66<sp/><sp/></highlight><highlight class="comment">/*<sp/>TIMER_GROUP1,<sp/>TIMER0,<sp/>EDGE<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="77" refid="esp32s2-xtensa-intmux_8h_1a7315915335a06cbd3302b26eb5056ea1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TG1_T1_EDGE_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>67<sp/><sp/></highlight><highlight class="comment">/*<sp/>TIMER_GROUP1,<sp/>TIMER1,<sp/>EDGE<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="78" refid="esp32s2-xtensa-intmux_8h_1a53372a881097f28f5c381879ad065796" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TG1_WDT_EDGE_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>68<sp/><sp/></highlight><highlight class="comment">/*<sp/>TIMER_GROUP1,<sp/>WATCHDOG,<sp/>EDGE<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="79" refid="esp32s2-xtensa-intmux_8h_1a4789654138f3c05bdf28370301971ade" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>TG1_LACT_EDGE_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>69<sp/><sp/></highlight><highlight class="comment">/*<sp/>TIMER_GROUP0,<sp/>LACT,<sp/>EDGE<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="80" refid="esp32s2-xtensa-intmux_8h_1abc71e0e6d2e6ea7fc39d17297753e72e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CACHE_IA_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>70<sp/><sp/></highlight><highlight class="comment">/*<sp/>Cache<sp/>Invalid<sp/>Access,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="81" refid="esp32s2-xtensa-intmux_8h_1a4cb07c15412c22b4939bb5a1e782f6e7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SYSTIMER_TARGET0_EDGE_INTR_SOURCE<sp/><sp/><sp/>71<sp/><sp/></highlight><highlight class="comment">/*<sp/>system<sp/>timer<sp/>0,<sp/>edge<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="82" refid="esp32s2-xtensa-intmux_8h_1a4ae5acb4be5a37cc87deb29ca61c8034" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SYSTIMER_TARGET1_EDGE_INTR_SOURCE<sp/><sp/><sp/>72<sp/><sp/></highlight><highlight class="comment">/*<sp/>system<sp/>timer<sp/>1,<sp/>edge<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="83" refid="esp32s2-xtensa-intmux_8h_1a3c07aba15f9a2e9bc4a97031a241b512" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SYSTIMER_TARGET2_EDGE_INTR_SOURCE<sp/><sp/><sp/>73<sp/><sp/></highlight><highlight class="comment">/*<sp/>system<sp/>timer<sp/>2,<sp/>edge<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="84" refid="esp32s2-xtensa-intmux_8h_1ab627766f8e6b851882c42596d7df540c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ASSIST_DEBUG_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>74<sp/><sp/></highlight><highlight class="comment">/*<sp/>Assist<sp/>debug<sp/>module,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="85" refid="esp32s2-xtensa-intmux_8h_1aa7415869e67d460c0ed4c7e96810291a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PMS_PRO_IRAM0_ILG_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/>75<sp/><sp/></highlight><highlight class="comment">/*<sp/>illegal<sp/>IRAM1<sp/>access,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="86" refid="esp32s2-xtensa-intmux_8h_1a7ab3b2f26d6ce8bc8f9ea83ff4c3a900" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PMS_PRO_DRAM0_ILG_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/>76<sp/><sp/></highlight><highlight class="comment">/*<sp/>illegal<sp/>DRAM0<sp/>access,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="87" refid="esp32s2-xtensa-intmux_8h_1acf9bfdff3964eeacafede5571615bdd6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PMS_PRO_DPORT_ILG_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/>77<sp/><sp/></highlight><highlight class="comment">/*<sp/>illegal<sp/>DPORT<sp/>access,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="88" refid="esp32s2-xtensa-intmux_8h_1ab4e4c60433d57d03b386d5bd9ab71370" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PMS_PRO_AHB_ILG_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>78<sp/><sp/></highlight><highlight class="comment">/*<sp/>illegal<sp/>AHB<sp/>access,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="89" refid="esp32s2-xtensa-intmux_8h_1ab2491671f5770a21823adc01763af792" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PMS_PRO_CACHE_ILG_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/>79<sp/><sp/></highlight><highlight class="comment">/*<sp/>illegal<sp/>CACHE<sp/>access,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="90" refid="esp32s2-xtensa-intmux_8h_1a9c4f6388dd7312fdc4219cff984166a9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PMS_DMA_APB_I_ILG_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/>80<sp/><sp/></highlight><highlight class="comment">/*<sp/>illegal<sp/>APB<sp/>access,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="91" refid="esp32s2-xtensa-intmux_8h_1a8d6a4e0e0994f8a55fd7ca4ce5a45399" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PMS_DMA_RX_I_ILG_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>81<sp/><sp/></highlight><highlight class="comment">/*<sp/>illegal<sp/>DMA<sp/>RX<sp/>access,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="92" refid="esp32s2-xtensa-intmux_8h_1aac17e93da6a160da2d85a43d4ddc8289" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PMS_DMA_TX_I_ILG_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>82<sp/><sp/></highlight><highlight class="comment">/*<sp/>illegal<sp/>DMA<sp/>TX<sp/>access,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="93" refid="esp32s2-xtensa-intmux_8h_1a36c488ff1605277f2772b1f80552f6ac" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPI_MEM_REJECT_CACHE_INTR_SOURCE<sp/><sp/><sp/><sp/>83<sp/><sp/></highlight><highlight class="comment">/*<sp/>SPI0<sp/>Cache<sp/>access<sp/>and</highlight></codeline>
<codeline lineno="94" refid="esp32s2-xtensa-intmux_8h_1a03fc7ea80cff3be1cdf02d5f97434c71" refkind="member"><highlight class="comment"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>*<sp/>SPI1<sp/>access<sp/>rejected,<sp/>level</highlight></codeline>
<codeline lineno="95" refid="esp32s2-xtensa-intmux_8h_1a9f521721b77fef0f3c19bea05a12e850" refkind="member"><highlight class="comment"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="96" refid="esp32s2-xtensa-intmux_8h_1a334a2d6fa713f6df7c46c96465a2d6b9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA_COPY_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>84<sp/><sp/></highlight><highlight class="comment">/*<sp/>DMA<sp/>copy,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="97" refid="esp32s2-xtensa-intmux_8h_1a344601acd9e077b22b5f2d2627d9032e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPI4_DMA_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>85<sp/><sp/></highlight><highlight class="comment">/*<sp/>SPI4<sp/>DMA,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="98" refid="esp32s2-xtensa-intmux_8h_1adecb822591c0c4bf063d67b2e74e9a40" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPI4_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>86<sp/><sp/></highlight><highlight class="comment">/*<sp/>SPI4,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="99" refid="esp32s2-xtensa-intmux_8h_1a68b408eb63057838c64c51718c5b1f7f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ICACHE_PRELOAD_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>87<sp/><sp/></highlight><highlight class="comment">/*<sp/>ICache<sp/>preload<sp/>operation,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="100" refid="esp32s2-xtensa-intmux_8h_1ad81b659cea69558a9accb6cd9315b236" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DCACHE_PRELOAD_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>88<sp/><sp/></highlight><highlight class="comment">/*<sp/>DCache<sp/>preload<sp/>operation,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="101" refid="esp32s2-xtensa-intmux_8h_1a1334dc20d35277646113e699619d8856" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>APB_ADC_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>89<sp/><sp/></highlight><highlight class="comment">/*<sp/>APB<sp/>ADC,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="102" refid="esp32s2-xtensa-intmux_8h_1aefeb2487d77e00408d4b7f2faa4f840f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CRYPTO_DMA_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>90<sp/><sp/></highlight><highlight class="comment">/*<sp/>encrypted<sp/>DMA,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="103" refid="esp32s2-xtensa-intmux_8h_1a93a4db93be7bef5cdc22cc2854da84b6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CPU_PERI_ERROR_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>91<sp/><sp/></highlight><highlight class="comment">/*<sp/>CPU<sp/>peripherals<sp/>error,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="104" refid="esp32s2-xtensa-intmux_8h_1a8299c36b90f9e08bc421e527f69545bb" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>APB_PERI_ERROR_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>92<sp/><sp/></highlight><highlight class="comment">/*<sp/>APB<sp/>peripherals<sp/>error,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="105" refid="esp32s2-xtensa-intmux_8h_1ad57b1f253283c9a65fd95631a11d9532" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DCACHE_SYNC_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>93<sp/><sp/></highlight><highlight class="comment">/*<sp/>data<sp/>cache<sp/>sync<sp/>done,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="106"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ICACHE_SYNC_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>94<sp/><sp/></highlight><highlight class="comment">/*<sp/>instruction<sp/>cache<sp/>sync<sp/>done,<sp/>level<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="107"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MAX_INTR_SOURCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>95<sp/><sp/></highlight><highlight class="comment">/*<sp/>total<sp/>number<sp/>of<sp/>interrupt<sp/>sources<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="108"><highlight class="normal"></highlight></codeline>
<codeline lineno="109"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
    </programlisting>
    <location file="include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h"/>
  </compounddef>
</doxygen>
