// Seed: 4286742629
module module_0 ();
  logic id_1;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd55
) (
    _id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire _id_1;
  module_0 modCall_1 ();
  wire [id_1 : 1] id_4;
endmodule
module module_2;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4[1 :-1],
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input logic [7:0] id_4;
  inout wire id_3;
  module_0 modCall_1 ();
  output wire id_2;
  output wire id_1;
  logic id_9;
  ;
endmodule
