Supported PMU models:
	[7, netburst, "Pentium4"]
	[8, netburst_p, "Pentium4 (Prescott)"]
	[11, core, "Intel Core"]
	[14, atom, "Intel Atom"]
	[15, nhm, "Intel Nehalem"]
	[16, nhm_ex, "Intel Nehalem EX"]
	[17, nhm_unc, "Intel Nehalem uncore"]
	[18, ix86arch, "Intel X86 architectural PMU"]
	[51, perf, "perf_events generic PMU"]
	[52, wsm, "Intel Westmere (single-socket)"]
	[53, wsm_dp, "Intel Westmere DP"]
	[54, wsm_unc, "Intel Westmere uncore"]
	[55, amd64_k7, "AMD64 K7"]
	[56, amd64_k8_revb, "AMD64 K8 RevB"]
	[57, amd64_k8_revc, "AMD64 K8 RevC"]
	[58, amd64_k8_revd, "AMD64 K8 RevD"]
	[59, amd64_k8_reve, "AMD64 K8 RevE"]
	[60, amd64_k8_revf, "AMD64 K8 RevF"]
	[61, amd64_k8_revg, "AMD64 K8 RevG"]
	[62, amd64_fam10h_barcelona, "AMD64 Fam10h Barcelona"]
	[63, amd64_fam10h_shanghai, "AMD64 Fam10h Shanghai"]
	[64, amd64_fam10h_istanbul, "AMD64 Fam10h Istanbul"]
	[68, snb, "Intel Sandy Bridge"]
	[69, amd64_fam14h_bobcat, "AMD64 Fam14h Bobcat"]
	[70, amd64_fam15h_interlagos, "AMD64 Fam15h Interlagos"]
	[71, snb_ep, "Intel Sandy Bridge EP"]
	[72, amd64_fam12h_llano, "AMD64 Fam12h Llano"]
	[73, amd64_fam11h_turion, "AMD64 Fam11h Turion"]
	[74, ivb, "Intel Ivy Bridge"]
	[76, snb_unc_cbo0, "Intel Sandy Bridge C-box0 uncore"]
	[77, snb_unc_cbo1, "Intel Sandy Bridge C-box1 uncore"]
	[78, snb_unc_cbo2, "Intel Sandy Bridge C-box2 uncore"]
	[79, snb_unc_cbo3, "Intel Sandy Bridge C-box3 uncore"]
	[80, snbep_unc_cbo0, "Intel Sandy Bridge-EP C-Box 0 uncore"]
	[81, snbep_unc_cbo1, "Intel Sandy Bridge-EP C-Box 1 uncore"]
	[82, snbep_unc_cbo2, "Intel Sandy Bridge-EP C-Box 2 uncore"]
	[83, snbep_unc_cbo3, "Intel Sandy Bridge-EP C-Box 3 uncore"]
	[84, snbep_unc_cbo4, "Intel Sandy Bridge-EP C-Box 4 uncore"]
	[85, snbep_unc_cbo5, "Intel Sandy Bridge-EP C-Box 5 uncore"]
	[86, snbep_unc_cbo6, "Intel Sandy Bridge-EP C-Box 6 uncore"]
	[87, snbep_unc_cbo7, "Intel Sandy Bridge-EP C-Box 7 uncore"]
	[88, snbep_unc_ha, "Intel Sandy Bridge-EP HA uncore"]
	[89, snbep_unc_imc0, "Intel Sandy Bridge-EP IMC0 uncore"]
	[90, snbep_unc_imc1, "Intel Sandy Bridge-EP IMC1 uncore"]
	[91, snbep_unc_imc2, "Intel Sandy Bridge-EP IMC2 uncore"]
	[92, snbep_unc_imc3, "Intel Sandy Bridge-EP IMC3 uncore"]
	[93, snbep_unc_pcu, "Intel Sandy Bridge-EP PCU uncore"]
	[94, snbep_unc_qpi0, "Intel Sandy Bridge-EP QPI0 uncore"]
	[95, snbep_unc_qpi1, "Intel Sandy Bridge-EP QPI1 uncore"]
	[96, snbep_unc_ubo, "Intel Sandy Bridge-EP U-Box uncore"]
	[97, snbep_unc_r2pcie, "Intel Sandy Bridge-EP R2PCIe uncore"]
	[98, snbep_unc_r3qpi0, "Intel Sandy Bridge-EP R3QPI0 uncore"]
	[99, snbep_unc_r3qpi1, "Intel Sandy Bridge-EP R3QPI1 uncore"]
	[100, knc, "Intel Knights Corner"]
	[103, ivb_ep, "Intel Ivy Bridge EP"]
	[104, hsw, "Intel Haswell"]
	[105, ivb_unc_cbo0, "Intel Ivy Bridge C-box0 uncore"]
	[106, ivb_unc_cbo1, "Intel Ivy Bridge C-box1 uncore"]
	[107, ivb_unc_cbo2, "Intel Ivy Bridge C-box2 uncore"]
	[108, ivb_unc_cbo3, "Intel Ivy Bridge C-box3 uncore"]
	[110, rapl, "Intel RAPL"]
	[111, slm, "Intel Silvermont"]
	[112, amd64_fam15h_nb, "AMD64 Fam15h NorthBridge"]
	[114, perf_raw, "perf_events raw PMU"]
	[115, ivbep_unc_cbo0, "Intel Ivy Bridge-EP C-Box 0 uncore"]
	[116, ivbep_unc_cbo1, "Intel Ivy Bridge-EP C-Box 1 uncore"]
	[117, ivbep_unc_cbo2, "Intel Ivy Bridge-EP C-Box 2 uncore"]
	[118, ivbep_unc_cbo3, "Intel Ivy Bridge-EP C-Box 3 uncore"]
	[119, ivbep_unc_cbo4, "Intel Ivy Bridge-EP C-Box 4 uncore"]
	[120, ivbep_unc_cbo5, "Intel Ivy Bridge-EP C-Box 5 uncore"]
	[121, ivbep_unc_cbo6, "Intel Ivy Bridge-EP C-Box 6 uncore"]
	[122, ivbep_unc_cbo7, "Intel Ivy Bridge-EP C-Box 7 uncore"]
	[123, ivbep_unc_cbo8, "Intel Ivy Bridge-EP C-Box 8 uncore"]
	[124, ivbep_unc_cbo9, "Intel Ivy Bridge-EP C-Box 9 uncore"]
	[125, ivbep_unc_cbo10, "Intel Ivy Bridge-EP C-Box 10 uncore"]
	[126, ivbep_unc_cbo11, "Intel Ivy Bridge-EP C-Box 11 uncore"]
	[127, ivbep_unc_cbo12, "Intel Ivy Bridge-EP C-Box 12 uncore"]
	[128, ivbep_unc_cbo13, "Intel Ivy Bridge-EP C-Box 13 uncore"]
	[129, ivbep_unc_cbo14, "Intel Ivy Bridge-EP C-Box 14 uncore"]
	[130, ivbep_unc_ha0, "Intel Ivy Bridge-EP HA 0 uncore"]
	[131, ivbep_unc_ha1, "Intel Ivy Bridge-EP HA 1 uncore"]
	[132, ivbep_unc_imc0, "Intel Iyy Bridge-EP IMC0 uncore"]
	[133, ivbep_unc_imc1, "Intel Iyy Bridge-EP IMC1 uncore"]
	[134, ivbep_unc_imc2, "Intel Iyy Bridge-EP IMC2 uncore"]
	[135, ivbep_unc_imc3, "Intel Iyy Bridge-EP IMC3 uncore"]
	[136, ivbep_unc_imc4, "Intel Iyy Bridge-EP IMC4 uncore"]
	[137, ivbep_unc_imc5, "Intel Iyy Bridge-EP IMC5 uncore"]
	[138, ivbep_unc_imc6, "Intel Iyy Bridge-EP IMC6 uncore"]
	[139, ivbep_unc_imc7, "Intel Iyy Bridge-EP IMC7 uncore"]
	[140, ivbep_unc_pcu, "Intel Ivy Bridge-EP PCU uncore"]
	[141, ivbep_unc_qpi0, "Intel Ivy Bridge-EP QPI0 uncore"]
	[142, ivbep_unc_qpi1, "Intel Ivy Bridge-EP QPI1 uncore"]
	[143, ivbep_unc_qpi2, "Intel Ivy Bridge-EP QPI2 uncore"]
	[144, ivbep_unc_ubo, "Intel Ivy Bridge-EP U-Box uncore"]
	[145, ivbep_unc_r2pcie, "Intel Ivy Bridge-EP R2PCIe uncore"]
	[146, ivbep_unc_r3qpi0, "Intel Ivy Bridge-EP R3QPI0 uncore"]
	[147, ivbep_unc_r3qpi1, "Intel Ivy Bridge-EP R3QPI1 uncore"]
	[148, ivbep_unc_r3qpi2, "Intel Ivy Bridge-EP R3QPI2 uncore"]
	[149, ivbep_unc_irp, "Intel Ivy Bridge-EP IRP uncore"]
	[154, hsw_ep, "Intel Haswell EP"]
	[155, bdw, "Intel Broadwell"]
	[157, hswep_unc_cbo0, "Intel Haswell-EP C-Box 0 uncore"]
	[158, hswep_unc_cbo1, "Intel Haswell-EP C-Box 1 uncore"]
	[159, hswep_unc_cbo2, "Intel Haswell-EP C-Box 2 uncore"]
	[160, hswep_unc_cbo3, "Intel Haswell-EP C-Box 3 uncore"]
	[161, hswep_unc_cbo4, "Intel Haswell-EP C-Box 4 uncore"]
	[162, hswep_unc_cbo5, "Intel Haswell-EP C-Box 5 uncore"]
	[163, hswep_unc_cbo6, "Intel Haswell-EP C-Box 6 uncore"]
	[164, hswep_unc_cbo7, "Intel Haswell-EP C-Box 7 uncore"]
	[165, hswep_unc_cbo8, "Intel Haswell-EP C-Box 8 uncore"]
	[166, hswep_unc_cbo9, "Intel Haswell-EP C-Box 9 uncore"]
	[167, hswep_unc_cbo10, "Intel Haswell-EP C-Box 10 uncore"]
	[168, hswep_unc_cbo11, "Intel Haswell-EP C-Box 11 uncore"]
	[169, hswep_unc_cbo12, "Intel Haswell-EP C-Box 12 uncore"]
	[170, hswep_unc_cbo13, "Intel Haswell-EP C-Box 13 uncore"]
	[171, hswep_unc_cbo14, "Intel Haswell-EP C-Box 14 uncore"]
	[172, hswep_unc_cbo15, "Intel Haswell-EP C-Box 15 uncore"]
	[173, hswep_unc_cbo16, "Intel Haswell-EP C-Box 16 uncore"]
	[174, hswep_unc_cbo17, "Intel Haswell-EP C-Box 17 uncore"]
	[175, hswep_unc_ha0, "Intel Haswell-EP HA 0 uncore"]
	[176, hswep_unc_ha1, "Intel Haswell-EP HA 1 uncore"]
	[177, hswep_unc_imc0, "Intel Haswell-EP IMC0 uncore"]
	[178, hswep_unc_imc1, "Intel Haswell-EP IMC1 uncore"]
	[179, hswep_unc_imc2, "Intel Haswell-EP IMC2 uncore"]
	[180, hswep_unc_imc3, "Intel Haswell-EP IMC3 uncore"]
	[181, hswep_unc_imc4, "Intel Haswell-EP IMC4 uncore"]
	[182, hswep_unc_imc5, "Intel Haswell-EP IMC5 uncore"]
	[183, hswep_unc_imc6, "Intel Haswell-EP IMC6 uncore"]
	[184, hswep_unc_imc7, "Intel Haswell-EP IMC7 uncore"]
	[185, hswep_unc_pcu, "Intel Haswell-EP PCU uncore"]
	[186, hswep_unc_qpi0, "Intel Haswell-EP QPI0 uncore"]
	[187, hswep_unc_qpi1, "Intel Haswell-EP QPI1 uncore"]
	[188, hswep_unc_ubo, "Intel Haswell-EP U-Box uncore"]
	[189, hswep_unc_r2pcie, "Intel Haswell-EP R2PCIe uncore"]
	[190, hswep_unc_r3qpi0, "Intel Haswell-EP R3QPI0 uncore"]
	[191, hswep_unc_r3qpi1, "Intel Haswell-EP R3QPI1 uncore"]
	[192, hswep_unc_r3qpi2, "Intel Haswell-EP R3QPI2 uncore"]
	[193, hswep_unc_irp, "Intel Haswell-EP IRP uncore"]
	[194, hswep_unc_sbo0, "Intel Haswell-EP S-BOX0 uncore"]
	[195, hswep_unc_sbo1, "Intel Haswell-EP S-BOX1 uncore"]
	[196, hswep_unc_sbo2, "Intel Haswell-EP S-BOX2 uncore"]
	[197, hswep_unc_sbo3, "Intel Haswell-EP S-BOX3 uncore"]
	[200, skl, "Intel Skylake"]
	[201, bdw_ep, "Intel Broadwell EP"]
	[202, glm, "Intel Goldmont"]
	[203, knl, "Intel Knights Landing"]
	[204, knl_unc_imc0, "Intel KnightLanding IMC 0 uncore"]
	[205, knl_unc_imc1, "Intel KnightLanding IMC 1 uncore"]
	[206, knl_unc_imc2, "Intel KnightLanding IMC 2 uncore"]
	[207, knl_unc_imc3, "Intel KnightLanding IMC 3 uncore"]
	[208, knl_unc_imc4, "Intel KnightLanding IMC 4 uncore"]
	[209, knl_unc_imc5, "Intel KnightLanding IMC 5 uncore"]
	[210, knl_unc_imc_uclk0, "Intel KnightLanding IMC UCLK 0 uncore"]
	[211, knl_unc_imc_uclk1, "Intel KnightLanding IMC UCLK 1 uncore"]
	[212, knl_unc_edc_eclk0, "Intel KnightLanding EDC_ECLK_0 uncore"]
	[213, knl_unc_edc_eclk1, "Intel KnightLanding EDC_ECLK_1 uncore"]
	[214, knl_unc_edc_eclk2, "Intel KnightLanding EDC_ECLK_2 uncore"]
	[215, knl_unc_edc_eclk3, "Intel KnightLanding EDC_ECLK_3 uncore"]
	[216, knl_unc_edc_eclk4, "Intel KnightLanding EDC_ECLK_4 uncore"]
	[217, knl_unc_edc_eclk5, "Intel KnightLanding EDC_ECLK_5 uncore"]
	[218, knl_unc_edc_eclk6, "Intel KnightLanding EDC_ECLK_6 uncore"]
	[219, knl_unc_edc_eclk7, "Intel KnightLanding EDC_ECLK_7 uncore"]
	[220, knl_unc_edc_uclk0, "Intel KnightLanding EDC_UCLK_0 uncore"]
	[221, knl_unc_edc_uclk1, "Intel KnightLanding EDC_UCLK_1 uncore"]
	[222, knl_unc_edc_uclk2, "Intel KnightLanding EDC_UCLK_2 uncore"]
	[223, knl_unc_edc_uclk3, "Intel KnightLanding EDC_UCLK_3 uncore"]
	[224, knl_unc_edc_uclk4, "Intel KnightLanding EDC_UCLK_4 uncore"]
	[225, knl_unc_edc_uclk5, "Intel KnightLanding EDC_UCLK_5 uncore"]
	[226, knl_unc_edc_uclk6, "Intel KnightLanding EDC_UCLK_6 uncore"]
	[227, knl_unc_edc_uclk7, "Intel KnightLanding EDC_UCLK_7 uncore"]
	[228, knl_unc_cha0, "Intel KnightLanding CHA 0 uncore"]
	[229, knl_unc_cha1, "Intel KnightLanding CHA 1 uncore"]
	[230, knl_unc_cha2, "Intel KnightLanding CHA 2 uncore"]
	[231, knl_unc_cha3, "Intel KnightLanding CHA 3 uncore"]
	[232, knl_unc_cha4, "Intel KnightLanding CHA 4 uncore"]
	[233, knl_unc_cha5, "Intel KnightLanding CHA 5 uncore"]
	[234, knl_unc_cha6, "Intel KnightLanding CHA 6 uncore"]
	[235, knl_unc_cha7, "Intel KnightLanding CHA 7 uncore"]
	[236, knl_unc_cha8, "Intel KnightLanding CHA 8 uncore"]
	[237, knl_unc_cha9, "Intel KnightLanding CHA 9 uncore"]
	[238, knl_unc_cha10, "Intel KnightLanding CHA 10 uncore"]
	[239, knl_unc_cha11, "Intel KnightLanding CHA 11 uncore"]
	[240, knl_unc_cha12, "Intel KnightLanding CHA 12 uncore"]
	[241, knl_unc_cha13, "Intel KnightLanding CHA 13 uncore"]
	[242, knl_unc_cha14, "Intel KnightLanding CHA 14 uncore"]
	[243, knl_unc_cha15, "Intel KnightLanding CHA 15 uncore"]
	[244, knl_unc_cha16, "Intel KnightLanding CHA 16 uncore"]
	[245, knl_unc_cha17, "Intel KnightLanding CHA 17 uncore"]
	[246, knl_unc_cha18, "Intel KnightLanding CHA 18 uncore"]
	[247, knl_unc_cha19, "Intel KnightLanding CHA 19 uncore"]
	[248, knl_unc_cha20, "Intel KnightLanding CHA 20 uncore"]
	[249, knl_unc_cha21, "Intel KnightLanding CHA 21 uncore"]
	[250, knl_unc_cha22, "Intel KnightLanding CHA 22 uncore"]
	[251, knl_unc_cha23, "Intel KnightLanding CHA 23 uncore"]
	[252, knl_unc_cha24, "Intel KnightLanding CHA 24 uncore"]
	[253, knl_unc_cha25, "Intel KnightLanding CHA 25 uncore"]
	[254, knl_unc_cha26, "Intel KnightLanding CHA 26 uncore"]
	[255, knl_unc_cha27, "Intel KnightLanding CHA 27 uncore"]
	[256, knl_unc_cha28, "Intel KnightLanding CHA 28 uncore"]
	[257, knl_unc_cha29, "Intel KnightLanding CHA 29 uncore"]
	[258, knl_unc_cha30, "Intel KnightLanding CHA 30 uncore"]
	[259, knl_unc_cha31, "Intel KnightLanding CHA 31 uncore"]
	[260, knl_unc_cha32, "Intel KnightLanding CHA 32 uncore"]
	[261, knl_unc_cha33, "Intel KnightLanding CHA 33 uncore"]
	[262, knl_unc_cha34, "Intel KnightLanding CHA 34 uncore"]
	[263, knl_unc_cha35, "Intel KnightLanding CHA 35 uncore"]
	[264, knl_unc_cha36, "Intel KnightLanding CHA 36 uncore"]
	[265, knl_unc_cha37, "Intel KnightLanding CHA 37 uncore"]
	[267, knl_unc_m2pcie, "Intel Knights Landing M2PCIe uncore"]
	[269, bdx_unc_cbo0, "Intel BroadwellX C-Box 0 uncore"]
	[270, bdx_unc_cbo1, "Intel BroadwellX C-Box 1 uncore"]
	[271, bdx_unc_cbo2, "Intel BroadwellX C-Box 2 uncore"]
	[272, bdx_unc_cbo3, "Intel BroadwellX C-Box 3 uncore"]
	[273, bdx_unc_cbo4, "Intel BroadwellX C-Box 4 uncore"]
	[274, bdx_unc_cbo5, "Intel BroadwellX C-Box 5 uncore"]
	[275, bdx_unc_cbo6, "Intel BroadwellX C-Box 6 uncore"]
	[276, bdx_unc_cbo7, "Intel BroadwellX C-Box 7 uncore"]
	[277, bdx_unc_cbo8, "Intel BroadwellX C-Box 8 uncore"]
	[278, bdx_unc_cbo9, "Intel BroadwellX C-Box 9 uncore"]
	[279, bdx_unc_cbo10, "Intel BroadwellX C-Box 10 uncore"]
	[280, bdx_unc_cbo11, "Intel BroadwellX C-Box 11 uncore"]
	[281, bdx_unc_cbo12, "Intel BroadwellX C-Box 12 uncore"]
	[282, bdx_unc_cbo13, "Intel BroadwellX C-Box 13 uncore"]
	[283, bdx_unc_cbo14, "Intel BroadwellX C-Box 14 uncore"]
	[284, bdx_unc_cbo15, "Intel BroadwellX C-Box 15 uncore"]
	[285, bdx_unc_cbo16, "Intel BroadwellX C-Box 16 uncore"]
	[286, bdx_unc_cbo17, "Intel BroadwellX C-Box 17 uncore"]
	[287, bdx_unc_cbo18, "Intel BroadwellX C-Box 18 uncore"]
	[288, bdx_unc_cbo19, "Intel BroadwellX C-Box 19 uncore"]
	[289, bdx_unc_cbo20, "Intel BroadwellX C-Box 20 uncore"]
	[290, bdx_unc_cbo21, "Intel BroadwellX C-Box 21 uncore"]
	[291, bdx_unc_cbo22, "Intel BroadwellX C-Box 22 uncore"]
	[292, bdx_unc_cbo23, "Intel BroadwellX C-Box 23 uncore"]
	[293, bdx_unc_ha0, "Intel BroadwellX HA 0 uncore"]
	[294, bdx_unc_ha1, "Intel BroadwellX HA 1 uncore"]
	[295, bdx_unc_imc0, "Intel BroadwellX IMC0 uncore"]
	[296, bdx_unc_imc1, "Intel BroadwellX IMC1 uncore"]
	[297, bdx_unc_imc2, "Intel BroadwellX IMC2 uncore"]
	[298, bdx_unc_imc3, "Intel BroadwellX IMC3 uncore"]
	[299, bdx_unc_imc4, "Intel BroadwellX IMC4 uncore"]
	[300, bdx_unc_imc5, "Intel BroadwellX IMC5 uncore"]
	[301, bdx_unc_imc6, "Intel BroadwellX IMC6 uncore"]
	[302, bdx_unc_imc7, "Intel BroadwellX IMC7 uncore"]
	[303, bdx_unc_pcu, "Intel BroadwellX PCU uncore"]
	[304, bdx_unc_qpi0, "Intel BroadwellX QPI0 uncore"]
	[305, bdx_unc_qpi1, "Intel BroadwellX QPI1 uncore"]
	[306, bdx_unc_qpi2, "Intel BroadwellX QPI2 uncore"]
	[307, bdx_unc_ubo, "Intel BroadwellX U-Box uncore"]
	[308, bdx_unc_r2pcie, "Intel BroadwellX R2PCIe uncore"]
	[309, bdx_unc_r3qpi0, "Intel BroadwellX R3QPI0 uncore"]
	[310, bdx_unc_r3qpi1, "Intel BroadwellX R3QPI1 uncore"]
	[311, bdx_unc_r3qpi2, "Intel BroadwellX R3QPI2 uncore"]
	[312, bdx_unc_irp, "Intel BroadwellX IRP uncore"]
	[313, bdx_unc_sbo0, "Intel BroadwellX S-BOX0 uncore"]
	[314, bdx_unc_sbo1, "Intel BroadwellX S-BOX1 uncore"]
	[315, bdx_unc_sbo2, "Intel BroadwellX S-BOX2 uncore"]
	[316, bdx_unc_sbo3, "Intel BroadwellX S-BOX3 uncore"]
	[317, amd64_fam17h, "AMD64 Fam17h Zen1 (deprecated - use amd_fam17h_zen1 instead)"]
	[318, amd64_fam16h, "AMD64 Fam16h Jaguar"]
	[319, skx, "Intel Skylake X"]
	[320, skx_unc_cha0, "Intel SkylakeX CHA0 uncore"]
	[321, skx_unc_cha1, "Intel SkylakeX CHA1 uncore"]
	[322, skx_unc_cha2, "Intel SkylakeX CHA2 uncore"]
	[323, skx_unc_cha3, "Intel SkylakeX CHA3 uncore"]
	[324, skx_unc_cha4, "Intel SkylakeX CHA4 uncore"]
	[325, skx_unc_cha5, "Intel SkylakeX CHA5 uncore"]
	[326, skx_unc_cha6, "Intel SkylakeX CHA6 uncore"]
	[327, skx_unc_cha7, "Intel SkylakeX CHA7 uncore"]
	[328, skx_unc_cha8, "Intel SkylakeX CHA8 uncore"]
	[329, skx_unc_cha9, "Intel SkylakeX CHA9 uncore"]
	[330, skx_unc_cha10, "Intel SkylakeX CHA10 uncore"]
	[331, skx_unc_cha11, "Intel SkylakeX CHA11 uncore"]
	[332, skx_unc_cha12, "Intel SkylakeX CHA12 uncore"]
	[333, skx_unc_cha13, "Intel SkylakeX CHA13 uncore"]
	[334, skx_unc_cha14, "Intel SkylakeX CHA14 uncore"]
	[335, skx_unc_cha15, "Intel SkylakeX CHA15 uncore"]
	[336, skx_unc_cha16, "Intel SkylakeX CHA16 uncore"]
	[337, skx_unc_cha17, "Intel SkylakeX CHA17 uncore"]
	[338, skx_unc_cha18, "Intel SkylakeX CHA18 uncore"]
	[339, skx_unc_cha19, "Intel SkylakeX CHA19 uncore"]
	[340, skx_unc_cha20, "Intel SkylakeX CHA20 uncore"]
	[341, skx_unc_cha21, "Intel SkylakeX CHA21 uncore"]
	[342, skx_unc_cha22, "Intel SkylakeX CHA22 uncore"]
	[343, skx_unc_cha23, "Intel SkylakeX CHA23 uncore"]
	[344, skx_unc_cha24, "Intel SkylakeX CHA24 uncore"]
	[345, skx_unc_cha25, "Intel SkylakeX CHA25 uncore"]
	[346, skx_unc_cha26, "Intel SkylakeX CHA26 uncore"]
	[347, skx_unc_cha27, "Intel SkylakeX CHA27 uncore"]
	[348, skx_unc_iio0, "Intel SkylakeX IIO0 uncore"]
	[349, skx_unc_iio1, "Intel SkylakeX IIO1 uncore"]
	[350, skx_unc_iio2, "Intel SkylakeX IIO2 uncore"]
	[351, skx_unc_iio3, "Intel SkylakeX IIO3 uncore"]
	[352, skx_unc_iio4, "Intel SkylakeX IIO4 uncore"]
	[353, skx_unc_iio5, "Intel SkylakeX IIO5 uncore"]
	[354, skx_unc_imc0, "Intel SkylakeX IMC0 uncore"]
	[355, skx_unc_imc1, "Intel SkylakeX IMC1 uncore"]
	[356, skx_unc_imc2, "Intel SkylakeX IMC2 uncore"]
	[357, skx_unc_imc3, "Intel SkylakeX IMC3 uncore"]
	[358, skx_unc_imc4, "Intel SkylakeX IMC4 uncore"]
	[359, skx_unc_imc5, "Intel SkylakeX IMC5 uncore"]
	[360, skx_unc_irp, "Intel SkylakeX IRP uncore"]
	[361, skx_unc_m2m0, "Intel SkylakeX M2M0 uncore"]
	[362, skx_unc_m2m1, "Intel SkylakeX M2M1 uncore"]
	[363, skx_unc_m3upi0, "Intel SkylakeX M3UPI0 uncore"]
	[364, skx_unc_m3upi1, "Intel SkylakeX M3UPI1 uncore"]
	[365, skx_unc_m3upi2, "Intel SkylakeX M3UPI2 uncore"]
	[366, skx_unc_pcu, "Intel SkylakeX PCU uncore"]
	[367, skx_unc_ubo, "Intel SkylakeX U-Box uncore"]
	[368, skx_unc_upi0, "Intel SkylakeX UPI0 uncore"]
	[369, skx_unc_upi1, "Intel SkylakeX UPI1 uncore"]
	[370, skx_unc_upi2, "Intel SkylakeX UPI2 uncore"]
	[371, knm, "Intel Knights Mill"]
	[372, knm_unc_imc0, "Intel Knights Mill IMC 0 uncore"]
	[373, knm_unc_imc1, "Intel Knights Mill IMC 1 uncore"]
	[374, knm_unc_imc2, "Intel Knights Mill IMC 2 uncore"]
	[375, knm_unc_imc3, "Intel Knights Mill IMC 3 uncore"]
	[376, knm_unc_imc4, "Intel Knights Mill IMC 4 uncore"]
	[377, knm_unc_imc5, "Intel Knights Mill IMC 5 uncore"]
	[378, knm_unc_imc_uclk0, "Intel Knights Mill IMC UCLK 0 uncore"]
	[379, knm_unc_imc_uclk1, "Intel Knights Mill IMC UCLK 1 uncore"]
	[380, knm_unc_edc_eclk0, "Intel Knights Mill EDC_ECLK_0 uncore"]
	[381, knm_unc_edc_eclk1, "Intel Knights Mill EDC_ECLK_1 uncore"]
	[382, knm_unc_edc_eclk2, "Intel Knights Mill EDC_ECLK_2 uncore"]
	[383, knm_unc_edc_eclk3, "Intel Knights Mill EDC_ECLK_3 uncore"]
	[384, knm_unc_edc_eclk4, "Intel Knights Mill EDC_ECLK_4 uncore"]
	[385, knm_unc_edc_eclk5, "Intel Knights Mill EDC_ECLK_5 uncore"]
	[386, knm_unc_edc_eclk6, "Intel Knights Mill EDC_ECLK_6 uncore"]
	[387, knm_unc_edc_eclk7, "Intel Knights Mill EDC_ECLK_7 uncore"]
	[388, knm_unc_edc_uclk0, "Intel Knights Mill EDC_UCLK_0 uncore"]
	[389, knm_unc_edc_uclk1, "Intel Knights Mill EDC_UCLK_1 uncore"]
	[390, knm_unc_edc_uclk2, "Intel Knights Mill EDC_UCLK_2 uncore"]
	[391, knm_unc_edc_uclk3, "Intel Knights Mill EDC_UCLK_3 uncore"]
	[392, knm_unc_edc_uclk4, "Intel Knights Mill EDC_UCLK_4 uncore"]
	[393, knm_unc_edc_uclk5, "Intel Knights Mill EDC_UCLK_5 uncore"]
	[394, knm_unc_edc_uclk6, "Intel Knights Mill EDC_UCLK_6 uncore"]
	[395, knm_unc_edc_uclk7, "Intel Knights Mill EDC_UCLK_7 uncore"]
	[396, knm_unc_cha0, "Intel Knights Mill CHA 0 uncore"]
	[397, knm_unc_cha1, "Intel Knights Mill CHA 1 uncore"]
	[398, knm_unc_cha2, "Intel Knights Mill CHA 2 uncore"]
	[399, knm_unc_cha3, "Intel Knights Mill CHA 3 uncore"]
	[400, knm_unc_cha4, "Intel Knights Mill CHA 4 uncore"]
	[401, knm_unc_cha5, "Intel Knights Mill CHA 5 uncore"]
	[402, knm_unc_cha6, "Intel Knights Mill CHA 6 uncore"]
	[403, knm_unc_cha7, "Intel Knights Mill CHA 7 uncore"]
	[404, knm_unc_cha8, "Intel Knights Mill CHA 8 uncore"]
	[405, knm_unc_cha9, "Intel Knights Mill CHA 9 uncore"]
	[406, knm_unc_cha10, "Intel Knights Mill CHA 10 uncore"]
	[407, knm_unc_cha11, "Intel Knights Mill CHA 11 uncore"]
	[408, knm_unc_cha12, "Intel Knights Mill CHA 12 uncore"]
	[409, knm_unc_cha13, "Intel Knights Mill CHA 13 uncore"]
	[410, knm_unc_cha14, "Intel Knights Mill CHA 14 uncore"]
	[411, knm_unc_cha15, "Intel Knights Mill CHA 15 uncore"]
	[412, knm_unc_cha16, "Intel Knights Mill CHA 16 uncore"]
	[413, knm_unc_cha17, "Intel Knights Mill CHA 17 uncore"]
	[414, knm_unc_cha18, "Intel Knights Mill CHA 18 uncore"]
	[415, knm_unc_cha19, "Intel Knights Mill CHA 19 uncore"]
	[416, knm_unc_cha20, "Intel Knights Mill CHA 20 uncore"]
	[417, knm_unc_cha21, "Intel Knights Mill CHA 21 uncore"]
	[418, knm_unc_cha22, "Intel Knights Mill CHA 22 uncore"]
	[419, knm_unc_cha23, "Intel Knights Mill CHA 23 uncore"]
	[420, knm_unc_cha24, "Intel Knights Mill CHA 24 uncore"]
	[421, knm_unc_cha25, "Intel Knights Mill CHA 25 uncore"]
	[422, knm_unc_cha26, "Intel Knights Mill CHA 26 uncore"]
	[423, knm_unc_cha27, "Intel Knights Mill CHA 27 uncore"]
	[424, knm_unc_cha28, "Intel Knights Mill CHA 28 uncore"]
	[425, knm_unc_cha29, "Intel Knights Mill CHA 29 uncore"]
	[426, knm_unc_cha30, "Intel Knights Mill CHA 30 uncore"]
	[427, knm_unc_cha31, "Intel Knights Mill CHA 31 uncore"]
	[428, knm_unc_cha32, "Intel Knights Mill CHA 32 uncore"]
	[429, knm_unc_cha33, "Intel Knights Mill CHA 33 uncore"]
	[430, knm_unc_cha34, "Intel Knights Mill CHA 34 uncore"]
	[431, knm_unc_cha35, "Intel Knights Mill CHA 35 uncore"]
	[432, knm_unc_cha36, "Intel Knights Mill CHA 36 uncore"]
	[433, knm_unc_cha37, "Intel Knights Mill CHA 37 uncore"]
	[435, knm_unc_m2pcie, "Intel Knights Mill M2PCIe uncore"]
	[437, clx, "Intel CascadeLake X"]
	[444, amd64_fam17h_zen1, "AMD64 Fam17h Zen1"]
	[445, amd64_fam17h_zen2, "AMD64 Fam17h Zen2"]
	[446, tmt, "Intel Tremont"]
	[447, icl, "Intel Icelake"]
	[450, amd64_fam19h_zen3, "AMD64 Fam19h Zen3"]
	[451, amd64_rapl, "AMD64 RAPL"]
	[452, amd64_fam19h_zen3_l3, "AMD64 Fam19h Zen3 L3"]
	[453, icx, "Intel IcelakeX"]
	[512, spr, "Intel SapphireRapid"]
	[514, amd64_fam19h_zen4, "AMD64 Fam19h Zen4"]
	[517, emr, "Intel EmeraldRapid"]
	[518, icx_unc_cha0, "Intel IcelakeX CHA0 uncore"]
	[519, icx_unc_cha1, "Intel IcelakeX CHA1 uncore"]
	[520, icx_unc_cha2, "Intel IcelakeX CHA2 uncore"]
	[521, icx_unc_cha3, "Intel IcelakeX CHA3 uncore"]
	[522, icx_unc_cha4, "Intel IcelakeX CHA4 uncore"]
	[523, icx_unc_cha5, "Intel IcelakeX CHA5 uncore"]
	[524, icx_unc_cha6, "Intel IcelakeX CHA6 uncore"]
	[525, icx_unc_cha7, "Intel IcelakeX CHA7 uncore"]
	[526, icx_unc_cha8, "Intel IcelakeX CHA8 uncore"]
	[527, icx_unc_cha9, "Intel IcelakeX CHA9 uncore"]
	[528, icx_unc_cha10, "Intel IcelakeX CHA10 uncore"]
	[529, icx_unc_cha11, "Intel IcelakeX CHA11 uncore"]
	[530, icx_unc_cha12, "Intel IcelakeX CHA12 uncore"]
	[531, icx_unc_cha13, "Intel IcelakeX CHA13 uncore"]
	[532, icx_unc_cha14, "Intel IcelakeX CHA14 uncore"]
	[533, icx_unc_cha15, "Intel IcelakeX CHA15 uncore"]
	[534, icx_unc_cha16, "Intel IcelakeX CHA16 uncore"]
	[535, icx_unc_cha17, "Intel IcelakeX CHA17 uncore"]
	[536, icx_unc_cha18, "Intel IcelakeX CHA18 uncore"]
	[537, icx_unc_cha19, "Intel IcelakeX CHA19 uncore"]
	[538, icx_unc_cha20, "Intel IcelakeX CHA20 uncore"]
	[539, icx_unc_cha21, "Intel IcelakeX CHA21 uncore"]
	[540, icx_unc_cha22, "Intel IcelakeX CHA22 uncore"]
	[541, icx_unc_cha23, "Intel IcelakeX CHA23 uncore"]
	[542, icx_unc_cha24, "Intel IcelakeX CHA24 uncore"]
	[543, icx_unc_cha25, "Intel IcelakeX CHA25 uncore"]
	[544, icx_unc_cha26, "Intel IcelakeX CHA26 uncore"]
	[545, icx_unc_cha27, "Intel IcelakeX CHA27 uncore"]
	[546, icx_unc_cha28, "Intel IcelakeX CHA28 uncore"]
	[547, icx_unc_cha29, "Intel IcelakeX CHA29 uncore"]
	[548, icx_unc_cha30, "Intel IcelakeX CHA30 uncore"]
	[549, icx_unc_cha31, "Intel IcelakeX CHA31 uncore"]
	[550, icx_unc_cha32, "Intel IcelakeX CHA32 uncore"]
	[551, icx_unc_cha33, "Intel IcelakeX CHA33 uncore"]
	[552, icx_unc_cha34, "Intel IcelakeX CHA34 uncore"]
	[553, icx_unc_cha35, "Intel IcelakeX CHA35 uncore"]
	[554, icx_unc_cha36, "Intel IcelakeX CHA36 uncore"]
	[555, icx_unc_cha37, "Intel IcelakeX CHA37 uncore"]
	[556, icx_unc_cha38, "Intel IcelakeX CHA38 uncore"]
	[557, icx_unc_cha39, "Intel IcelakeX CHA39 uncore"]
	[558, icx_unc_imc0, "Intel IcelakeX CHA0 uncore"]
	[559, icx_unc_imc1, "Intel IcelakeX CHA1 uncore"]
	[560, icx_unc_imc2, "Intel IcelakeX CHA2 uncore"]
	[561, icx_unc_imc3, "Intel IcelakeX CHA3 uncore"]
	[562, icx_unc_imc4, "Intel IcelakeX CHA4 uncore"]
	[563, icx_unc_imc5, "Intel IcelakeX CHA5 uncore"]
	[564, icx_unc_imc6, "Intel IcelakeX CHA6 uncore"]
	[565, icx_unc_imc7, "Intel IcelakeX CHA7 uncore"]
	[566, icx_unc_imc8, "Intel IcelakeX CHA8 uncore"]
	[567, icx_unc_imc9, "Intel IcelakeX CHA9 uncore"]
	[568, icx_unc_imc10, "Intel IcelakeX CHA10 uncore"]
	[569, icx_unc_imc11, "Intel IcelakeX CHA11 uncore"]
	[570, icx_unc_iio0, "Intel IcelakeX IIO0 uncore"]
	[571, icx_unc_iio1, "Intel IcelakeX IIO1 uncore"]
	[572, icx_unc_iio2, "Intel IcelakeX IIO2 uncore"]
	[573, icx_unc_iio3, "Intel IcelakeX IIO3 uncore"]
	[574, icx_unc_iio4, "Intel IcelakeX IIO4 uncore"]
	[575, icx_unc_iio5, "Intel IcelakeX IIO5 uncore"]
	[576, icx_unc_irp0, "Intel IcelakeX IRP0 uncore"]
	[577, icx_unc_irp1, "Intel IcelakeX IRP1 uncore"]
	[578, icx_unc_irp2, "Intel IcelakeX IRP2 uncore"]
	[579, icx_unc_irp3, "Intel IcelakeX IRP3 uncore"]
	[580, icx_unc_irp4, "Intel IcelakeX IRP4 uncore"]
	[581, icx_unc_irp5, "Intel IcelakeX IRP5 uncore"]
	[582, icx_unc_m2m0, "Intel IcelakeX M2M0 uncore"]
	[583, icx_unc_m2m1, "Intel IcelakeX M2M1 uncore"]
	[584, icx_unc_pcu, "Intel IcelakeX PCU uncore"]
	[585, icx_unc_upi0, "Intel IcelakeX UPI0 uncore"]
	[586, icx_unc_upi1, "Intel IcelakeX UPI1 uncore"]
	[587, icx_unc_upi2, "Intel IcelakeX UPI2 uncore"]
	[588, icx_unc_upi3, "Intel IcelakeX UPI3 uncore"]
	[589, icx_unc_m3upi0, "Intel IcelakeX M3UPI0 uncore"]
	[590, icx_unc_m3upi1, "Intel IcelakeX M3UPI1 uncore"]
	[591, icx_unc_m3upi2, "Intel IcelakeX M3UPI2 uncore"]
	[592, icx_unc_m3upi3, "Intel IcelakeX M3UPI3 uncore"]
	[593, icx_unc_ubox, "Intel IcelakeX UBOX uncore"]
	[594, icx_unc_m2pcie0, "Intel IcelakeX M2PCIE0 uncore"]
	[595, icx_unc_m2pcie1, "Intel IcelakeX M2PCIE1 uncore"]
	[596, icx_unc_m2pcie2, "Intel IcelakeX M2PCIE2 uncore"]
	[597, adl_glc, "Intel AlderLake GoldenCove (P-Core)"]
	[598, adl_grt, "Intel AlderLake Gracemont (E-Core)"]
	[599, spr_unc_imc0, "Intel SapphireRapids IMC0 uncore"]
	[600, spr_unc_imc1, "Intel SapphireRapids IMC1 uncore"]
	[601, spr_unc_imc2, "Intel SapphireRapids IMC2 uncore"]
	[602, spr_unc_imc3, "Intel SapphireRapids IMC3 uncore"]
	[603, spr_unc_imc4, "Intel SapphireRapids IMC4 uncore"]
	[604, spr_unc_imc5, "Intel SapphireRapids IMC5 uncore"]
	[605, spr_unc_imc6, "Intel SapphireRapids IMC6 uncore"]
	[606, spr_unc_imc7, "Intel SapphireRapids IMC7 uncore"]
	[607, spr_unc_imc8, "Intel SapphireRapids IMC8 uncore"]
	[608, spr_unc_imc9, "Intel SapphireRapids IMC9 uncore"]
	[609, spr_unc_imc10, "Intel SapphireRapids IMC10 uncore"]
	[610, spr_unc_imc11, "Intel SapphireRapids IMC11 uncore"]
	[611, spr_unc_upi0, "Intel SapphireRapids UPI0 uncore"]
	[612, spr_unc_upi1, "Intel SapphireRapids UPI1 uncore"]
	[613, spr_unc_upi2, "Intel SapphireRapids UPI2 uncore"]
	[614, spr_unc_upi3, "Intel SapphireRapids UPI3 uncore"]
	[615, spr_unc_cha0, "Intel SapphireRapids CHA0 uncore"]
	[616, spr_unc_cha1, "Intel SapphireRapids CHA1 uncore"]
	[617, spr_unc_cha2, "Intel SapphireRapids CHA2 uncore"]
	[618, spr_unc_cha3, "Intel SapphireRapids CHA3 uncore"]
	[619, spr_unc_cha4, "Intel SapphireRapids CHA4 uncore"]
	[620, spr_unc_cha5, "Intel SapphireRapids CHA5 uncore"]
	[621, spr_unc_cha6, "Intel SapphireRapids CHA6 uncore"]
	[622, spr_unc_cha7, "Intel SapphireRapids CHA7 uncore"]
	[623, spr_unc_cha8, "Intel SapphireRapids CHA8 uncore"]
	[624, spr_unc_cha9, "Intel SapphireRapids CHA9 uncore"]
	[625, spr_unc_cha10, "Intel SapphireRapids CHA10 uncore"]
	[626, spr_unc_cha11, "Intel SapphireRapids CHA11 uncore"]
	[627, spr_unc_cha12, "Intel SapphireRapids CHA12 uncore"]
	[628, spr_unc_cha13, "Intel SapphireRapids CHA13 uncore"]
	[629, spr_unc_cha14, "Intel SapphireRapids CHA14 uncore"]
	[630, spr_unc_cha15, "Intel SapphireRapids CHA15 uncore"]
	[631, spr_unc_cha16, "Intel SapphireRapids CHA16 uncore"]
	[632, spr_unc_cha17, "Intel SapphireRapids CHA17 uncore"]
	[633, spr_unc_cha18, "Intel SapphireRapids CHA18 uncore"]
	[634, spr_unc_cha19, "Intel SapphireRapids CHA19 uncore"]
	[635, spr_unc_cha20, "Intel SapphireRapids CHA20 uncore"]
	[636, spr_unc_cha21, "Intel SapphireRapids CHA21 uncore"]
	[637, spr_unc_cha22, "Intel SapphireRapids CHA22 uncore"]
	[638, spr_unc_cha23, "Intel SapphireRapids CHA23 uncore"]
	[639, spr_unc_cha24, "Intel SapphireRapids CHA24 uncore"]
	[640, spr_unc_cha25, "Intel SapphireRapids CHA25 uncore"]
	[641, spr_unc_cha26, "Intel SapphireRapids CHA26 uncore"]
	[642, spr_unc_cha27, "Intel SapphireRapids CHA27 uncore"]
	[643, spr_unc_cha28, "Intel SapphireRapids CHA28 uncore"]
	[644, spr_unc_cha29, "Intel SapphireRapids CHA29 uncore"]
	[645, spr_unc_cha30, "Intel SapphireRapids CHA30 uncore"]
	[646, spr_unc_cha31, "Intel SapphireRapids CHA31 uncore"]
	[647, spr_unc_cha32, "Intel SapphireRapids CHA32 uncore"]
	[648, spr_unc_cha33, "Intel SapphireRapids CHA33 uncore"]
	[649, spr_unc_cha34, "Intel SapphireRapids CHA34 uncore"]
	[650, spr_unc_cha35, "Intel SapphireRapids CHA35 uncore"]
	[651, spr_unc_cha36, "Intel SapphireRapids CHA36 uncore"]
	[652, spr_unc_cha37, "Intel SapphireRapids CHA37 uncore"]
	[653, spr_unc_cha38, "Intel SapphireRapids CHA38 uncore"]
	[654, spr_unc_cha39, "Intel SapphireRapids CHA39 uncore"]
	[655, spr_unc_cha40, "Intel SapphireRapids CHA40 uncore"]
	[656, spr_unc_cha41, "Intel SapphireRapids CHA41 uncore"]
	[657, spr_unc_cha42, "Intel SapphireRapids CHA42 uncore"]
	[658, spr_unc_cha43, "Intel SapphireRapids CHA43 uncore"]
	[659, spr_unc_cha44, "Intel SapphireRapids CHA44 uncore"]
	[660, spr_unc_cha45, "Intel SapphireRapids CHA45 uncore"]
	[661, spr_unc_cha46, "Intel SapphireRapids CHA46 uncore"]
	[662, spr_unc_cha47, "Intel SapphireRapids CHA47 uncore"]
	[663, spr_unc_cha48, "Intel SapphireRapids CHA48 uncore"]
	[664, spr_unc_cha49, "Intel SapphireRapids CHA49 uncore"]
	[665, spr_unc_cha50, "Intel SapphireRapids CHA50 uncore"]
	[666, spr_unc_cha51, "Intel SapphireRapids CHA51 uncore"]
	[667, spr_unc_cha52, "Intel SapphireRapids CHA52 uncore"]
	[668, spr_unc_cha53, "Intel SapphireRapids CHA53 uncore"]
	[669, spr_unc_cha54, "Intel SapphireRapids CHA54 uncore"]
	[670, spr_unc_cha55, "Intel SapphireRapids CHA55 uncore"]
	[671, spr_unc_cha56, "Intel SapphireRapids CHA56 uncore"]
	[672, spr_unc_cha57, "Intel SapphireRapids CHA57 uncore"]
	[673, spr_unc_cha58, "Intel SapphireRapids CHA58 uncore"]
	[674, spr_unc_cha59, "Intel SapphireRapids CHA59 uncore"]
	[675, gnr, "Intel GraniteRapids"]
	[676, amd64_fam1ah_zen5, "AMD64 Fam1Ah Zen5"]
	[677, amd64_fam1ah_zen5_l3, "AMD64 Fam1ah Zen5 L3"]
Detected PMU models:
	[18, ix86arch, "Intel X86 architectural PMU", 7 events, 1 max encoding, 7 counters, core PMU]
	[51, perf, "perf_events generic PMU", 82 events, 1 max encoding, 0 counters, OS generic PMU]
	[110, rapl, "Intel RAPL", 2 events, 1 max encoding, 3 counters, uncore PMU]
	[114, perf_raw, "perf_events raw PMU", 1 events, 1 max encoding, 0 counters, OS generic PMU]
	[320, skx_unc_cha0, "Intel SkylakeX CHA0 uncore", 99 events, 2 max encoding, 4 counters, uncore PMU]
	[321, skx_unc_cha1, "Intel SkylakeX CHA1 uncore", 99 events, 2 max encoding, 4 counters, uncore PMU]
	[322, skx_unc_cha2, "Intel SkylakeX CHA2 uncore", 99 events, 2 max encoding, 4 counters, uncore PMU]
	[323, skx_unc_cha3, "Intel SkylakeX CHA3 uncore", 99 events, 2 max encoding, 4 counters, uncore PMU]
	[324, skx_unc_cha4, "Intel SkylakeX CHA4 uncore", 99 events, 2 max encoding, 4 counters, uncore PMU]
	[325, skx_unc_cha5, "Intel SkylakeX CHA5 uncore", 99 events, 2 max encoding, 4 counters, uncore PMU]
	[326, skx_unc_cha6, "Intel SkylakeX CHA6 uncore", 99 events, 2 max encoding, 4 counters, uncore PMU]
	[327, skx_unc_cha7, "Intel SkylakeX CHA7 uncore", 99 events, 2 max encoding, 4 counters, uncore PMU]
	[328, skx_unc_cha8, "Intel SkylakeX CHA8 uncore", 99 events, 2 max encoding, 4 counters, uncore PMU]
	[329, skx_unc_cha9, "Intel SkylakeX CHA9 uncore", 99 events, 2 max encoding, 4 counters, uncore PMU]
	[330, skx_unc_cha10, "Intel SkylakeX CHA10 uncore", 99 events, 2 max encoding, 4 counters, uncore PMU]
	[331, skx_unc_cha11, "Intel SkylakeX CHA11 uncore", 99 events, 2 max encoding, 4 counters, uncore PMU]
	[332, skx_unc_cha12, "Intel SkylakeX CHA12 uncore", 99 events, 2 max encoding, 4 counters, uncore PMU]
	[333, skx_unc_cha13, "Intel SkylakeX CHA13 uncore", 99 events, 2 max encoding, 4 counters, uncore PMU]
	[334, skx_unc_cha14, "Intel SkylakeX CHA14 uncore", 99 events, 2 max encoding, 4 counters, uncore PMU]
	[335, skx_unc_cha15, "Intel SkylakeX CHA15 uncore", 99 events, 2 max encoding, 4 counters, uncore PMU]
	[336, skx_unc_cha16, "Intel SkylakeX CHA16 uncore", 99 events, 2 max encoding, 4 counters, uncore PMU]
	[337, skx_unc_cha17, "Intel SkylakeX CHA17 uncore", 99 events, 2 max encoding, 4 counters, uncore PMU]
	[338, skx_unc_cha18, "Intel SkylakeX CHA18 uncore", 99 events, 2 max encoding, 4 counters, uncore PMU]
	[339, skx_unc_cha19, "Intel SkylakeX CHA19 uncore", 99 events, 2 max encoding, 4 counters, uncore PMU]
	[348, skx_unc_iio0, "Intel SkylakeX IIO0 uncore", 16 events, 3 max encoding, 4 counters, uncore PMU]
	[349, skx_unc_iio1, "Intel SkylakeX IIO1 uncore", 16 events, 3 max encoding, 4 counters, uncore PMU]
	[350, skx_unc_iio2, "Intel SkylakeX IIO2 uncore", 16 events, 3 max encoding, 4 counters, uncore PMU]
	[351, skx_unc_iio3, "Intel SkylakeX IIO3 uncore", 16 events, 3 max encoding, 4 counters, uncore PMU]
	[352, skx_unc_iio4, "Intel SkylakeX IIO4 uncore", 16 events, 3 max encoding, 4 counters, uncore PMU]
	[353, skx_unc_iio5, "Intel SkylakeX IIO5 uncore", 16 events, 3 max encoding, 4 counters, uncore PMU]
	[354, skx_unc_imc0, "Intel SkylakeX IMC0 uncore", 46 events, 1 max encoding, 5 counters, uncore PMU]
	[355, skx_unc_imc1, "Intel SkylakeX IMC1 uncore", 46 events, 1 max encoding, 5 counters, uncore PMU]
	[356, skx_unc_imc2, "Intel SkylakeX IMC2 uncore", 46 events, 1 max encoding, 5 counters, uncore PMU]
	[357, skx_unc_imc3, "Intel SkylakeX IMC3 uncore", 46 events, 1 max encoding, 5 counters, uncore PMU]
	[358, skx_unc_imc4, "Intel SkylakeX IMC4 uncore", 46 events, 1 max encoding, 5 counters, uncore PMU]
	[359, skx_unc_imc5, "Intel SkylakeX IMC5 uncore", 46 events, 1 max encoding, 5 counters, uncore PMU]
	[361, skx_unc_m2m0, "Intel SkylakeX M2M0 uncore", 121 events, 1 max encoding, 4 counters, uncore PMU]
	[362, skx_unc_m2m1, "Intel SkylakeX M2M1 uncore", 121 events, 1 max encoding, 4 counters, uncore PMU]
	[363, skx_unc_m3upi0, "Intel SkylakeX M3UPI0 uncore", 111 events, 1 max encoding, 4 counters, uncore PMU]
	[364, skx_unc_m3upi1, "Intel SkylakeX M3UPI1 uncore", 111 events, 1 max encoding, 4 counters, uncore PMU]
	[365, skx_unc_m3upi2, "Intel SkylakeX M3UPI2 uncore", 111 events, 1 max encoding, 4 counters, uncore PMU]
	[366, skx_unc_pcu, "Intel SkylakeX PCU uncore", 29 events, 2 max encoding, 4 counters, uncore PMU]
	[367, skx_unc_ubo, "Intel SkylakeX U-Box uncore", 5 events, 1 max encoding, 3 counters, uncore PMU]
	[368, skx_unc_upi0, "Intel SkylakeX UPI0 uncore", 34 events, 3 max encoding, 4 counters, uncore PMU]
	[369, skx_unc_upi1, "Intel SkylakeX UPI1 uncore", 34 events, 3 max encoding, 4 counters, uncore PMU]
	[370, skx_unc_upi2, "Intel SkylakeX UPI2 uncore", 34 events, 3 max encoding, 4 counters, uncore PMU]
	[437, clx, "Intel CascadeLake X", 86 events, 2 max encoding, 11 counters, core PMU]
Total events: 30367 available, 3241 supported
#-----------------------------
IDX	 : 37748736
PMU name : ix86arch (Intel X86 architectural PMU)
Name     : UNHALTED_CORE_CYCLES
Equiv	 : None
Flags    : None
Desc     : count core clock cycles whenever the clock signal on the specific core is running (not halted)
Code     : 0x3c
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 37748737
PMU name : ix86arch (Intel X86 architectural PMU)
Name     : INSTRUCTION_RETIRED
Equiv	 : None
Flags    : None
Desc     : count the number of instructions at retirement. For instructions that consists of multiple micro-ops, this event counts the retirement of the last micro-op of the instruction
Code     : 0xc0
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 37748738
PMU name : ix86arch (Intel X86 architectural PMU)
Name     : UNHALTED_REFERENCE_CYCLES
Equiv	 : None
Flags    : None
Desc     : count reference clock cycles while the clock signal on the specific core is running. The reference clock operates at a fixed frequency, irrespective of core frequency changes due to performance state transitions
Code     : 0x13c
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 37748739
PMU name : ix86arch (Intel X86 architectural PMU)
Name     : LLC_REFERENCES
Equiv	 : None
Flags    : None
Desc     : count each request originating from the core to reference a cache line in the last level cache. The count may include speculation, but excludes cache line fills due to hardware prefetch
Code     : 0x4f2e
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 37748740
PMU name : ix86arch (Intel X86 architectural PMU)
Name     : LLC_MISSES
Equiv	 : None
Flags    : None
Desc     : count each cache miss condition for references to the last level cache. The event count may include speculation, but excludes cache line fills due to hardware prefetch
Code     : 0x412e
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 37748741
PMU name : ix86arch (Intel X86 architectural PMU)
Name     : BRANCH_INSTRUCTIONS_RETIRED
Equiv	 : None
Flags    : None
Desc     : count branch instructions at retirement. Specifically, this event counts the retirement of the last micro-op of a branch instruction
Code     : 0xc4
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 37748742
PMU name : ix86arch (Intel X86 architectural PMU)
Name     : MISPREDICTED_BRANCH_RETIRED
Equiv	 : None
Flags    : None
Desc     : count mispredicted branch instructions at retirement. Specifically, this event counts at retirement of the last micro-op of a branch instruction in the architectural path of the execution and experienced misprediction in the branch prediction hardware
Code     : 0xc5
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 106954752
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_CPU_CYCLES
Equiv	 : None
Flags    : [precise] [hw_smpl] 
Desc     : PERF_COUNT_HW_CPU_CYCLES
Code     : 0x0
#-----------------------------
IDX	 : 106954753
PMU name : perf (perf_events generic PMU)
Name     : CYCLES
Equiv	 : PERF_COUNT_HW_CPU_CYCLES
Flags    : None
Desc     : PERF_COUNT_HW_CPU_CYCLES
Code     : 0x0
#-----------------------------
IDX	 : 106954754
PMU name : perf (perf_events generic PMU)
Name     : CPU-CYCLES
Equiv	 : PERF_COUNT_HW_CPU_CYCLES
Flags    : None
Desc     : PERF_COUNT_HW_CPU_CYCLES
Code     : 0x0
#-----------------------------
IDX	 : 106954755
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_INSTRUCTIONS
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_HW_INSTRUCTIONS
Code     : 0x1
#-----------------------------
IDX	 : 106954756
PMU name : perf (perf_events generic PMU)
Name     : INSTRUCTIONS
Equiv	 : PERF_COUNT_HW_INSTRUCTIONS
Flags    : None
Desc     : PERF_COUNT_HW_INSTRUCTIONS
Code     : 0x1
#-----------------------------
IDX	 : 106954757
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_CACHE_REFERENCES
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_HW_CACHE_REFERENCES
Code     : 0x2
#-----------------------------
IDX	 : 106954758
PMU name : perf (perf_events generic PMU)
Name     : CACHE-REFERENCES
Equiv	 : PERF_COUNT_HW_CACHE_REFERENCES
Flags    : None
Desc     : PERF_COUNT_HW_CACHE_REFERENCES
Code     : 0x2
#-----------------------------
IDX	 : 106954759
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_CACHE_MISSES
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_HW_CACHE_MISSES
Code     : 0x3
#-----------------------------
IDX	 : 106954760
PMU name : perf (perf_events generic PMU)
Name     : CACHE-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_MISSES
Flags    : None
Desc     : PERF_COUNT_HW_CACHE_MISSES
Code     : 0x3
#-----------------------------
IDX	 : 106954761
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_BRANCH_INSTRUCTIONS
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_HW_BRANCH_INSTRUCTIONS
Code     : 0x4
#-----------------------------
IDX	 : 106954762
PMU name : perf (perf_events generic PMU)
Name     : BRANCH-INSTRUCTIONS
Equiv	 : PERF_COUNT_HW_BRANCH_INSTRUCTIONS
Flags    : None
Desc     : PERF_COUNT_HW_BRANCH_INSTRUCTIONS
Code     : 0x4
#-----------------------------
IDX	 : 106954763
PMU name : perf (perf_events generic PMU)
Name     : BRANCHES
Equiv	 : PERF_COUNT_HW_BRANCH_INSTRUCTIONS
Flags    : None
Desc     : PERF_COUNT_HW_BRANCH_INSTRUCTIONS
Code     : 0x4
#-----------------------------
IDX	 : 106954764
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_BRANCH_MISSES
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_HW_BRANCH_MISSES
Code     : 0x5
#-----------------------------
IDX	 : 106954765
PMU name : perf (perf_events generic PMU)
Name     : BRANCH-MISSES
Equiv	 : PERF_COUNT_HW_BRANCH_MISSES
Flags    : None
Desc     : PERF_COUNT_HW_BRANCH_MISSES
Code     : 0x5
#-----------------------------
IDX	 : 106954766
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_BUS_CYCLES
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_HW_BUS_CYCLES
Code     : 0x6
#-----------------------------
IDX	 : 106954767
PMU name : perf (perf_events generic PMU)
Name     : BUS-CYCLES
Equiv	 : PERF_COUNT_HW_BUS_CYCLES
Flags    : None
Desc     : PERF_COUNT_HW_BUS_CYCLES
Code     : 0x6
#-----------------------------
IDX	 : 106954768
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_STALLED_CYCLES_FRONTEND
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_HW_STALLED_CYCLES_FRONTEND
Code     : 0x7
#-----------------------------
IDX	 : 106954769
PMU name : perf (perf_events generic PMU)
Name     : STALLED-CYCLES-FRONTEND
Equiv	 : PERF_COUNT_HW_STALLED_CYCLES_FRONTEND
Flags    : None
Desc     : PERF_COUNT_HW_STALLED_CYCLES_FRONTEND
Code     : 0x7
#-----------------------------
IDX	 : 106954770
PMU name : perf (perf_events generic PMU)
Name     : IDLE-CYCLES-FRONTEND
Equiv	 : PERF_COUNT_HW_STALLED_CYCLES_FRONTEND
Flags    : None
Desc     : PERF_COUNT_HW_STALLED_CYCLES_FRONTEND
Code     : 0x7
#-----------------------------
IDX	 : 106954771
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_STALLED_CYCLES_BACKEND
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_HW_STALLED_CYCLES_BACKEND
Code     : 0x8
#-----------------------------
IDX	 : 106954772
PMU name : perf (perf_events generic PMU)
Name     : STALLED-CYCLES-BACKEND
Equiv	 : PERF_COUNT_HW_STALLED_CYCLES_BACKEND
Flags    : None
Desc     : PERF_COUNT_HW_STALLED_CYCLES_BACKEND
Code     : 0x8
#-----------------------------
IDX	 : 106954773
PMU name : perf (perf_events generic PMU)
Name     : IDLE-CYCLES-BACKEND
Equiv	 : PERF_COUNT_HW_STALLED_CYCLES_BACKEND
Flags    : None
Desc     : PERF_COUNT_HW_STALLED_CYCLES_BACKEND
Code     : 0x8
#-----------------------------
IDX	 : 106954774
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_REF_CPU_CYCLES
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_HW_REF_CPU_CYCLES
Code     : 0x9
#-----------------------------
IDX	 : 106954775
PMU name : perf (perf_events generic PMU)
Name     : REF-CYCLES
Equiv	 : PERF_COUNT_HW_REF_CPU_CYCLES
Flags    : None
Desc     : PERF_COUNT_HW_REF_CPU_CYCLES
Code     : 0x9
#-----------------------------
IDX	 : 106954776
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_SW_CPU_CLOCK
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_SW_CPU_CLOCK
Code     : 0x0
#-----------------------------
IDX	 : 106954777
PMU name : perf (perf_events generic PMU)
Name     : CPU-CLOCK
Equiv	 : PERF_COUNT_SW_CPU_CLOCK
Flags    : None
Desc     : PERF_COUNT_SW_CPU_CLOCK
Code     : 0x0
#-----------------------------
IDX	 : 106954778
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_SW_TASK_CLOCK
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_SW_TASK_CLOCK
Code     : 0x1
#-----------------------------
IDX	 : 106954779
PMU name : perf (perf_events generic PMU)
Name     : TASK-CLOCK
Equiv	 : PERF_COUNT_SW_TASK_CLOCK
Flags    : None
Desc     : PERF_COUNT_SW_TASK_CLOCK
Code     : 0x1
#-----------------------------
IDX	 : 106954780
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_SW_PAGE_FAULTS
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_SW_PAGE_FAULTS
Code     : 0x2
#-----------------------------
IDX	 : 106954781
PMU name : perf (perf_events generic PMU)
Name     : PAGE-FAULTS
Equiv	 : PERF_COUNT_SW_PAGE_FAULTS
Flags    : None
Desc     : PERF_COUNT_SW_PAGE_FAULTS
Code     : 0x2
#-----------------------------
IDX	 : 106954782
PMU name : perf (perf_events generic PMU)
Name     : FAULTS
Equiv	 : PERF_COUNT_SW_PAGE_FAULTS
Flags    : None
Desc     : PERF_COUNT_SW_PAGE_FAULTS
Code     : 0x2
#-----------------------------
IDX	 : 106954783
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_SW_CONTEXT_SWITCHES
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_SW_CONTEXT_SWITCHES
Code     : 0x3
#-----------------------------
IDX	 : 106954784
PMU name : perf (perf_events generic PMU)
Name     : CONTEXT-SWITCHES
Equiv	 : PERF_COUNT_SW_CONTEXT_SWITCHES
Flags    : None
Desc     : PERF_COUNT_SW_CONTEXT_SWITCHES
Code     : 0x3
#-----------------------------
IDX	 : 106954785
PMU name : perf (perf_events generic PMU)
Name     : CS
Equiv	 : PERF_COUNT_SW_CONTEXT_SWITCHES
Flags    : None
Desc     : PERF_COUNT_SW_CONTEXT_SWITCHES
Code     : 0x3
#-----------------------------
IDX	 : 106954786
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_SW_CPU_MIGRATIONS
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_SW_CPU_MIGRATIONS
Code     : 0x4
#-----------------------------
IDX	 : 106954787
PMU name : perf (perf_events generic PMU)
Name     : CPU-MIGRATIONS
Equiv	 : PERF_COUNT_SW_CPU_MIGRATIONS
Flags    : None
Desc     : PERF_COUNT_SW_CPU_MIGRATIONS
Code     : 0x4
#-----------------------------
IDX	 : 106954788
PMU name : perf (perf_events generic PMU)
Name     : MIGRATIONS
Equiv	 : PERF_COUNT_SW_CPU_MIGRATIONS
Flags    : None
Desc     : PERF_COUNT_SW_CPU_MIGRATIONS
Code     : 0x4
#-----------------------------
IDX	 : 106954789
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_SW_PAGE_FAULTS_MIN
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_SW_PAGE_FAULTS_MIN
Code     : 0x5
#-----------------------------
IDX	 : 106954790
PMU name : perf (perf_events generic PMU)
Name     : MINOR-FAULTS
Equiv	 : PERF_COUNT_SW_PAGE_FAULTS_MIN
Flags    : None
Desc     : PERF_COUNT_SW_PAGE_FAULTS_MIN
Code     : 0x5
#-----------------------------
IDX	 : 106954791
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_SW_PAGE_FAULTS_MAJ
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_SW_PAGE_FAULTS_MAJ
Code     : 0x6
#-----------------------------
IDX	 : 106954792
PMU name : perf (perf_events generic PMU)
Name     : MAJOR-FAULTS
Equiv	 : PERF_COUNT_SW_PAGE_FAULTS_MAJ
Flags    : None
Desc     : PERF_COUNT_SW_PAGE_FAULTS_MAJ
Code     : 0x6
#-----------------------------
IDX	 : 106954793
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_SW_CGROUP_SWITCHES
Equiv	 : None
Flags    : None
Desc     : PERF_COUNT_SW_CGROUP_SWITCHES
Code     : 0xb
#-----------------------------
IDX	 : 106954794
PMU name : perf (perf_events generic PMU)
Name     : CGROUP-SWITCHES
Equiv	 : PERF_COUNT_SW_CGROUP_SWITCHES
Flags    : None
Desc     : PERF_COUNT_SW_CGROUP_SWITCHES
Code     : 0xb
#-----------------------------
IDX	 : 106954795
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_CACHE_L1D
Equiv	 : None
Flags    : None
Desc     : L1 data cache
Code     : 0x0
Umask-00 : 0x00 : PMU : [READ] : None : read access
Umask-01 : 0x100 : PMU : [WRITE] : None : write access
Umask-02 : 0x200 : PMU : [PREFETCH] : None : prefetch access
Umask-03 : 0x00 : PMU : [ACCESS] : None : hit access
Umask-04 : 0x10000 : PMU : [MISS] : None : miss access
#-----------------------------
IDX	 : 106954796
PMU name : perf (perf_events generic PMU)
Name     : L1-DCACHE-LOADS
Equiv	 : PERF_COUNT_HW_CACHE_L1D:READ:ACCESS
Flags    : None
Desc     : L1 cache load accesses
Code     : 0x0
#-----------------------------
IDX	 : 106954797
PMU name : perf (perf_events generic PMU)
Name     : L1-DCACHE-LOAD-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_L1D:READ:MISS
Flags    : None
Desc     : L1 cache load misses
Code     : 0x0
#-----------------------------
IDX	 : 106954798
PMU name : perf (perf_events generic PMU)
Name     : L1-DCACHE-STORES
Equiv	 : PERF_COUNT_HW_CACHE_L1D:WRITE:ACCESS
Flags    : None
Desc     : L1 cache store accesses
Code     : 0x0
#-----------------------------
IDX	 : 106954799
PMU name : perf (perf_events generic PMU)
Name     : L1-DCACHE-STORE-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_L1D:WRITE:MISS
Flags    : None
Desc     : L1 cache store misses
Code     : 0x0
#-----------------------------
IDX	 : 106954800
PMU name : perf (perf_events generic PMU)
Name     : L1-DCACHE-PREFETCHES
Equiv	 : PERF_COUNT_HW_CACHE_L1D:PREFETCH:ACCESS
Flags    : None
Desc     : L1 cache prefetch accesses
Code     : 0x0
#-----------------------------
IDX	 : 106954801
PMU name : perf (perf_events generic PMU)
Name     : L1-DCACHE-PREFETCH-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_L1D:PREFETCH:MISS
Flags    : None
Desc     : L1 cache prefetch misses
Code     : 0x0
#-----------------------------
IDX	 : 106954802
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_CACHE_L1I
Equiv	 : None
Flags    : None
Desc     : L1 instruction cache
Code     : 0x1
Umask-00 : 0x00 : PMU : [READ] : None : read access
Umask-01 : 0x200 : PMU : [PREFETCH] : None : prefetch access
Umask-02 : 0x00 : PMU : [ACCESS] : None : hit access
Umask-03 : 0x10000 : PMU : [MISS] : None : miss access
#-----------------------------
IDX	 : 106954803
PMU name : perf (perf_events generic PMU)
Name     : L1-ICACHE-LOADS
Equiv	 : PERF_COUNT_HW_CACHE_L1I:READ:ACCESS
Flags    : None
Desc     : L1I cache load accesses
Code     : 0x1
#-----------------------------
IDX	 : 106954804
PMU name : perf (perf_events generic PMU)
Name     : L1-ICACHE-LOAD-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_L1I:READ:MISS
Flags    : None
Desc     : L1I cache load misses
Code     : 0x1
#-----------------------------
IDX	 : 106954805
PMU name : perf (perf_events generic PMU)
Name     : L1-ICACHE-PREFETCHES
Equiv	 : PERF_COUNT_HW_CACHE_L1I:PREFETCH:ACCESS
Flags    : None
Desc     : L1I cache prefetch accesses
Code     : 0x1
#-----------------------------
IDX	 : 106954806
PMU name : perf (perf_events generic PMU)
Name     : L1-ICACHE-PREFETCH-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_L1I:PREFETCH:MISS
Flags    : None
Desc     : L1I cache prefetch misses
Code     : 0x1
#-----------------------------
IDX	 : 106954807
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_CACHE_LL
Equiv	 : None
Flags    : None
Desc     : Last level cache
Code     : 0x2
Umask-00 : 0x00 : PMU : [READ] : None : read access
Umask-01 : 0x100 : PMU : [WRITE] : None : write access
Umask-02 : 0x200 : PMU : [PREFETCH] : None : prefetch access
Umask-03 : 0x00 : PMU : [ACCESS] : None : hit access
Umask-04 : 0x10000 : PMU : [MISS] : None : miss access
#-----------------------------
IDX	 : 106954808
PMU name : perf (perf_events generic PMU)
Name     : LLC-LOADS
Equiv	 : PERF_COUNT_HW_CACHE_LL:READ:ACCESS
Flags    : None
Desc     : Last level cache load accesses
Code     : 0x2
#-----------------------------
IDX	 : 106954809
PMU name : perf (perf_events generic PMU)
Name     : LLC-LOAD-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_LL:READ:MISS
Flags    : None
Desc     : Last level cache load misses
Code     : 0x2
#-----------------------------
IDX	 : 106954810
PMU name : perf (perf_events generic PMU)
Name     : LLC-STORES
Equiv	 : PERF_COUNT_HW_CACHE_LL:WRITE:ACCESS
Flags    : None
Desc     : Last level cache store accesses
Code     : 0x2
#-----------------------------
IDX	 : 106954811
PMU name : perf (perf_events generic PMU)
Name     : LLC-STORE-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_LL:WRITE:MISS
Flags    : None
Desc     : Last level cache store misses
Code     : 0x2
#-----------------------------
IDX	 : 106954812
PMU name : perf (perf_events generic PMU)
Name     : LLC-PREFETCHES
Equiv	 : PERF_COUNT_HW_CACHE_LL:PREFETCH:ACCESS
Flags    : None
Desc     : Last level cache prefetch accesses
Code     : 0x2
#-----------------------------
IDX	 : 106954813
PMU name : perf (perf_events generic PMU)
Name     : LLC-PREFETCH-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_LL:PREFETCH:MISS
Flags    : None
Desc     : Last level cache prefetch misses
Code     : 0x2
#-----------------------------
IDX	 : 106954814
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_CACHE_DTLB
Equiv	 : None
Flags    : None
Desc     : Data Translation Lookaside Buffer
Code     : 0x3
Umask-00 : 0x00 : PMU : [READ] : None : read access
Umask-01 : 0x100 : PMU : [WRITE] : None : write access
Umask-02 : 0x200 : PMU : [PREFETCH] : None : prefetch access
Umask-03 : 0x00 : PMU : [ACCESS] : None : hit access
Umask-04 : 0x10000 : PMU : [MISS] : None : miss access
#-----------------------------
IDX	 : 106954815
PMU name : perf (perf_events generic PMU)
Name     : DTLB-LOADS
Equiv	 : PERF_COUNT_HW_CACHE_DTLB:READ:ACCESS
Flags    : None
Desc     : Data TLB load accesses
Code     : 0x3
#-----------------------------
IDX	 : 106954816
PMU name : perf (perf_events generic PMU)
Name     : DTLB-LOAD-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_DTLB:READ:MISS
Flags    : None
Desc     : Data TLB load misses
Code     : 0x3
#-----------------------------
IDX	 : 106954817
PMU name : perf (perf_events generic PMU)
Name     : DTLB-STORES
Equiv	 : PERF_COUNT_HW_CACHE_DTLB:WRITE:ACCESS
Flags    : None
Desc     : Data TLB store accesses
Code     : 0x3
#-----------------------------
IDX	 : 106954818
PMU name : perf (perf_events generic PMU)
Name     : DTLB-STORE-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_DTLB:WRITE:MISS
Flags    : None
Desc     : Data TLB store misses
Code     : 0x3
#-----------------------------
IDX	 : 106954819
PMU name : perf (perf_events generic PMU)
Name     : DTLB-PREFETCHES
Equiv	 : PERF_COUNT_HW_CACHE_DTLB:PREFETCH:ACCESS
Flags    : None
Desc     : Data TLB prefetch accesses
Code     : 0x3
#-----------------------------
IDX	 : 106954820
PMU name : perf (perf_events generic PMU)
Name     : DTLB-PREFETCH-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_DTLB:PREFETCH:MISS
Flags    : None
Desc     : Data TLB prefetch misses
Code     : 0x3
#-----------------------------
IDX	 : 106954821
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_CACHE_ITLB
Equiv	 : None
Flags    : None
Desc     : Instruction Translation Lookaside Buffer
Code     : 0x4
Umask-00 : 0x00 : PMU : [READ] : None : read access
Umask-01 : 0x00 : PMU : [ACCESS] : None : hit access
Umask-02 : 0x10000 : PMU : [MISS] : None : miss access
#-----------------------------
IDX	 : 106954822
PMU name : perf (perf_events generic PMU)
Name     : ITLB-LOADS
Equiv	 : PERF_COUNT_HW_CACHE_ITLB:READ:ACCESS
Flags    : None
Desc     : Instruction TLB load accesses
Code     : 0x4
#-----------------------------
IDX	 : 106954823
PMU name : perf (perf_events generic PMU)
Name     : ITLB-LOAD-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_ITLB:READ:MISS
Flags    : None
Desc     : Instruction TLB load misses
Code     : 0x4
#-----------------------------
IDX	 : 106954824
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_CACHE_BPU
Equiv	 : None
Flags    : None
Desc     : Branch Prediction Unit
Code     : 0x5
Umask-00 : 0x00 : PMU : [READ] : None : read access
Umask-01 : 0x00 : PMU : [ACCESS] : None : hit access
Umask-02 : 0x10000 : PMU : [MISS] : None : miss access
#-----------------------------
IDX	 : 106954825
PMU name : perf (perf_events generic PMU)
Name     : BRANCH-LOADS
Equiv	 : PERF_COUNT_HW_CACHE_BPU:READ:ACCESS
Flags    : None
Desc     : Branch  load accesses
Code     : 0x5
#-----------------------------
IDX	 : 106954826
PMU name : perf (perf_events generic PMU)
Name     : BRANCH-LOAD-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_BPU:READ:MISS
Flags    : None
Desc     : Branch  load misses
Code     : 0x5
#-----------------------------
IDX	 : 106954827
PMU name : perf (perf_events generic PMU)
Name     : PERF_COUNT_HW_CACHE_NODE
Equiv	 : None
Flags    : None
Desc     : Node memory access
Code     : 0x6
Umask-00 : 0x00 : PMU : [READ] : None : read access
Umask-01 : 0x100 : PMU : [WRITE] : None : write access
Umask-02 : 0x200 : PMU : [PREFETCH] : None : prefetch access
Umask-03 : 0x00 : PMU : [ACCESS] : None : hit access
Umask-04 : 0x10000 : PMU : [MISS] : None : miss access
#-----------------------------
IDX	 : 106954828
PMU name : perf (perf_events generic PMU)
Name     : NODE-LOADS
Equiv	 : PERF_COUNT_HW_CACHE_NODE:READ:ACCESS
Flags    : None
Desc     : Node  load accesses
Code     : 0x6
#-----------------------------
IDX	 : 106954829
PMU name : perf (perf_events generic PMU)
Name     : NODE-LOAD-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_NODE:READ:MISS
Flags    : None
Desc     : Node  load misses
Code     : 0x6
#-----------------------------
IDX	 : 106954830
PMU name : perf (perf_events generic PMU)
Name     : NODE-STORES
Equiv	 : PERF_COUNT_HW_CACHE_NODE:WRITE:ACCESS
Flags    : None
Desc     : Node  store accesses
Code     : 0x6
#-----------------------------
IDX	 : 106954831
PMU name : perf (perf_events generic PMU)
Name     : NODE-STORE-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_NODE:WRITE:MISS
Flags    : None
Desc     : Node  store misses
Code     : 0x6
#-----------------------------
IDX	 : 106954832
PMU name : perf (perf_events generic PMU)
Name     : NODE-PREFETCHES
Equiv	 : PERF_COUNT_HW_CACHE_NODE:PREFETCH:ACCESS
Flags    : None
Desc     : Node  prefetch accesses
Code     : 0x6
#-----------------------------
IDX	 : 106954833
PMU name : perf (perf_events generic PMU)
Name     : NODE-PREFETCH-MISSES
Equiv	 : PERF_COUNT_HW_CACHE_NODE:PREFETCH:MISS
Flags    : None
Desc     : Node  prefetch misses
Code     : 0x6
#-----------------------------
IDX	 : 230686720
PMU name : rapl (Intel RAPL)
Name     : RAPL_ENERGY_PKG
Equiv	 : None
Flags    : None
Desc     : Number of Joules consumed by all cores and Last level cache on the package. Unit is 2^-32 Joules
Code     : 0x2
#-----------------------------
IDX	 : 230686721
PMU name : rapl (Intel RAPL)
Name     : RAPL_ENERGY_DRAM
Equiv	 : None
Flags    : None
Desc     : Number of Joules consumed by the DRAM. Unit is 2^-32 Joules
Code     : 0x3
#-----------------------------
IDX	 : 239075328
PMU name : perf_raw (perf_events raw PMU)
Name     : r0000
Equiv	 : None
Flags    : None
Desc     : perf_events raw event syntax: r[0-9a-fA-F]+
Code     : 0x0
#-----------------------------
IDX	 : 671088640
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_AG0_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.
Code     : 0x80
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088641
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_AG0_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress
Code     : 0x82
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088642
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_AG0_BL_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.
Code     : 0x88
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088643
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_AG0_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress
Code     : 0x8a
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088644
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_AG1_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.
Code     : 0x84
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088645
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_AG1_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress
Code     : 0x86
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088646
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_AG1_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress
Code     : 0x8e
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088647
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_AG1_BL_CREDITS_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.
Code     : 0x8c
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088648
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_BYPASS_CHA_IMC
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was able to bypass HA pipe on the way to iMC.  This is a latency optimization for situations when there is light loadings on the memory subsystem.  This can be filtered by when the bypass was taken and when it was not.
Code     : 0x57
Umask-00 : 0x02 : PMU : [INTERMEDIATE] : None : CHA to iMC Bypass -- Intermediate bypass Taken
Umask-01 : 0x04 : PMU : [NOT_TAKEN] : None : CHA to iMC Bypass -- Not Taken
Umask-02 : 0x01 : PMU : [TAKEN] : None : CHA to iMC Bypass -- Taken
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088649
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088650
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_CMS_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xc0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088651
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_CORE_PMA
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x17
Umask-00 : 0x01 : PMU : [C1_STATE] : None : Core PMA Events -- C1  State
Umask-01 : 0x02 : PMU : [C1_TRANSITION] : None : Core PMA Events -- C1 Transition
Umask-02 : 0x04 : PMU : [C6_STATE] : None : Core PMA Events -- C6 State
Umask-03 : 0x08 : PMU : [C6_TRANSITION] : None : Core PMA Events -- C6 Transition
Umask-04 : 0x10 : PMU : [GV] : None : Core PMA Events -- GV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088652
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_CORE_SNP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that trigger a configurable number of cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type and what CoreValid bits are set.  For example, if 2 CV bits are set on a data read, the cores must have the data in S state so it is not necessary to snoop them.  However, if only 1 CV bit is set the core my have modified the data.  If the transaction was an RFO, it would need to invalidate the lines.  This event can be filtered based on who triggered the initial snoop(s).
Code     : 0x33
Umask-00 : 0xe2 : PMU : [ANY_GTONE] : None : Core Cross Snoops Issued -- Any Cycle with Multiple Snoops
Umask-01 : 0xe1 : PMU : [ANY_ONE] : None : Core Cross Snoops Issued -- Any Single Snoop
Umask-02 : 0xe4 : PMU : [ANY_REMOTE] : None : Core Cross Snoops Issued -- Any Snoop to Remote Node
Umask-03 : 0x42 : PMU : [CORE_GTONE] : None : Core Cross Snoops Issued -- Multiple Core Requests
Umask-04 : 0x41 : PMU : [CORE_ONE] : None : Core Cross Snoops Issued -- Single Core Requests
Umask-05 : 0x44 : PMU : [CORE_REMOTE] : None : Core Cross Snoops Issued -- Core Request to Remote Node
Umask-06 : 0x82 : PMU : [EVICT_GTONE] : None : Core Cross Snoops Issued -- Multiple Eviction
Umask-07 : 0x81 : PMU : [EVICT_ONE] : None : Core Cross Snoops Issued -- Single Eviction
Umask-08 : 0x84 : PMU : [EVICT_REMOTE] : None : Core Cross Snoops Issued -- Eviction to Remote Node
Umask-09 : 0x22 : PMU : [EXT_GTONE] : None : Core Cross Snoops Issued -- Multiple External Snoops
Umask-10 : 0x21 : PMU : [EXT_ONE] : None : Core Cross Snoops Issued -- Single External Snoops
Umask-11 : 0x24 : PMU : [EXT_REMOTE] : None : Core Cross Snoops Issued -- External Snoop to Remote Node
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088653
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_COUNTER0_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Since occupancy counts can only be captured in the Cbos 0 counter, this event allows a user to capture occupancy related information by filtering the Cb0 occupancy count captured in Counter 0.  The filtering available is found in the control register - threshold, invert and edge detect.  E.g. setting threshold to 1 can effectively monitor how many cycles the monitored queue has an entry.
Code     : 0x1f
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088654
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_DIR_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that looked up the Home Agent directory.  Can be filtered by requests that had to snoop and those that did not have to.
Code     : 0x53
Umask-00 : 0x02 : PMU : [NO_SNP] : None : Directory Lookups -- Snoop Not Needed
Umask-01 : 0x01 : PMU : [SNP] : None : Directory Lookups -- Snoop Needed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088655
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_DIR_UPDATE
Equiv	 : None
Flags    : None
Desc     : Counts the number of directory updates that were required.  These result in writes to the memory controller.
Code     : 0x54
Umask-00 : 0x01 : PMU : [HA] : None : Directory Updates -- from HA pipe
Umask-01 : 0x02 : PMU : [TOR] : None : Directory Updates -- from TOR pipe
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088656
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_EGRESS_ORDERING
Equiv	 : None
Flags    : None
Desc     : Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements
Code     : 0xae
Umask-00 : 0x04 : PMU : [IV_SNOOPGO_DN] : None : Egress Blocking due to Ordering requirements -- Down
Umask-01 : 0x01 : PMU : [IV_SNOOPGO_UP] : None : Egress Blocking due to Ordering requirements -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088657
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_FAST_ASSERTED
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles either the local or incoming distress signals are asserted.  Incoming distress includes up, dn and across.
Code     : 0xa5
Umask-00 : 0x02 : PMU : [HORZ] : None : FaST wire asserted -- Horizontal
Umask-01 : 0x01 : PMU : [VERT] : None : FaST wire asserted -- Vertical
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088658
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_HITME_HIT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5f
Umask-00 : 0x01 : PMU : [EX_RDS] : None : Counts Number of Hits in HitMe Cache -- Exclusive hit and op is RdCode, RdData, RdDataMigratory, RdCur, RdInv*, Inv*
Umask-01 : 0x04 : PMU : [SHARED_OWNREQ] : None : Counts Number of Hits in HitMe Cache -- Shared hit and op is RdInvOwn, RdInv, Inv*
Umask-02 : 0x08 : PMU : [WBMTOE] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoE
Umask-03 : 0x10 : PMU : [WBMTOI_OR_S] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088659
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_HITME_LOOKUP
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5e
Umask-00 : 0x01 : PMU : [READ] : None : Counts Number of times HitMe Cache is accessed -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInvOwn, RdInv, Inv*
Umask-01 : 0x02 : PMU : [WRITE] : None : Counts Number of times HitMe Cache is accessed -- op is WbMtoE, WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088660
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_HITME_MISS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x60
Umask-00 : 0x40 : PMU : [NOTSHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- No SF/LLC HitS/F and op is RdInvOwn
Umask-01 : 0x80 : PMU : [READ_OR_INV] : None : Counts Number of Misses in HitMe Cache -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInv, Inv*
Umask-02 : 0x20 : PMU : [SHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- SF/LLC HitS/F and op is RdInvOwn
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088661
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_HITME_UPDATE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x61
Umask-00 : 0x10 : PMU : [DEALLOCATE] : None : Counts the number of Allocate/Update to HitMe Cache -- Deallocate HtiME Reads without RspFwdI*
Umask-01 : 0x01 : PMU : [DEALLOCATE_RSPFWDI_LOC] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a local request
Umask-02 : 0x08 : PMU : [RDINVOWN] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache on RdInvOwn even if not RspFwdI*
Umask-03 : 0x02 : PMU : [RSPFWDI_REM] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a remote request
Umask-04 : 0x04 : PMU : [SHARED] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache to SHARed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088662
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_HORZ_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa7
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AD Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AD Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AD Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AD Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088663
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_HORZ_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa9
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AK Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AK Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AK Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AK Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088664
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_HORZ_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xab
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal BL Ring in Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal BL Ring in Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal BL Ring in Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal BL Ring in Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088665
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_HORZ_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xad
Umask-00 : 0x01 : PMU : [LEFT] : None : Horizontal IV Ring in Use -- Left
Umask-01 : 0x04 : PMU : [RIGHT] : None : Horizontal IV Ring in Use -- Right
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088666
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_IMC_READS_COUNT
Equiv	 : None
Flags    : None
Desc     : Count of the number of reads issued to any of the memory controller channels.  This can be filtered by the priority of the reads.
Code     : 0x59
Umask-00 : 0x01 : PMU : [NORMAL] : None : HA to iMC Reads Issued -- Normal
Umask-01 : 0x02 : PMU : [PRIORITY] : None : HA to iMC Reads Issued -- ISOCH
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088667
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_IMC_WRITES_COUNT
Equiv	 : None
Flags    : None
Desc     : Counts the total number of writes issued from the HA into the memory controller.  This counts for all four channels.  It can be filtered by full/partial and ISOCH/non-ISOCH.
Code     : 0x5b
Umask-00 : 0x01 : PMU : [FULL] : None : Writes Issued to the iMC by the HA -- Full Line Non-ISOCH
Umask-01 : 0x10 : PMU : [FULL_MIG] : None : Writes Issued to the iMC by the HA -- Full Line MIG
Umask-02 : 0x04 : PMU : [FULL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Full Line
Umask-03 : 0x02 : PMU : [PARTIAL] : None : Writes Issued to the iMC by the HA -- Partial Non-ISOCH
Umask-04 : 0x20 : PMU : [PARTIAL_MIG] : None : Writes Issued to the iMC by the HA -- Partial MIG
Umask-05 : 0x08 : PMU : [PARTIAL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Partial
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088668
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_IODC_ALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x62
Umask-00 : 0x01 : PMU : [INVITOM] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations
Umask-01 : 0x02 : PMU : [IODCFULL] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations dropped due to IODC Full
Umask-02 : 0x04 : PMU : [OSBGATED] : None : Counts Number of times IODC entry allocation is attempted -- Number of IDOC allocation dropped due to OSB gate
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088669
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_IODC_DEALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x63
Umask-00 : 0x10 : PMU : [ALL] : None : Counts number of IODC deallocations -- IODC deallocated due to any reason
Umask-01 : 0x08 : PMU : [SNPOUT] : None : Counts number of IODC deallocations -- IODC deallocated due to conflicting transaction
Umask-02 : 0x01 : PMU : [WBMTOE] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoE
Umask-03 : 0x02 : PMU : [WBMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoI
Umask-04 : 0x04 : PMU : [WBPUSHMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbPushMtoI
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088670
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_LLC_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2.  This has numerous filters available.  Note the non-standard filtering equation.  This event will count requests that lookup the cache multiple times with multiple increments.  One must ALWAYS set umask bit 0 and select a state or states to match.  Otherwise, the event will count nothing.  CHAFilter0[24:21,17] bits correspond to [FMESI] state.
Code     : 0x34
Umask-00 : 0x11 : PMU : [ANY] : [default] : Cache and Snoop Filter Lookups -- Any Request
Umask-01 : 0x03 : PMU : [DATA_READ] : None : Cache and Snoop Filter Lookups -- Data Read Request
Umask-02 : 0x31 : PMU : [LOCAL] : None : Cache and Snoop Filter Lookups -- Local
Umask-03 : 0x91 : PMU : [REMOTE] : None : Cache and Snoop Filter Lookups -- Remote
Umask-04 : 0x09 : PMU : [REMOTE_SNOOP] : None : Cache and Snoop Filter Lookups -- External Snoop Request
Umask-05 : 0x05 : PMU : [WRITE] : None : Cache and Snoop Filter Lookups -- Write Requests
Umask-06 : 0x00 : PMU : [STATE_LLC_I] : None : LLC Invalid cacheline state
Umask-07 : 0x00 : PMU : [STATE_SF_S] : None : SF Shared cacheline state
Umask-08 : 0x00 : PMU : [STATE_SF_E] : None : SF Exclusive cacheline state
Umask-09 : 0x00 : PMU : [STATE_SF_H] : None : SF H cacheline state
Umask-10 : 0x00 : PMU : [STATE_LLC_S] : None : LLC Shared cacheline state
Umask-11 : 0x00 : PMU : [STATE_LLC_E] : None : LLC Exclusive cacheline state
Umask-12 : 0x00 : PMU : [STATE_LLC_M] : None : LLC Modified cacheline state
Umask-13 : 0x00 : PMU : [STATE_LLC_F] : None : LLC Forward cacheline state
Umask-14 : 0x00 : PMU : [STATE_CACHE_ANY] : [default] : Any cache line state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088671
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_LLC_VICTIMS
Equiv	 : None
Flags    : None
Desc     : Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.
Code     : 0x37
Umask-00 : 0x2f : PMU : [LOCAL_ALL] : None : Lines Victimized -- Local - All Lines
Umask-01 : 0x22 : PMU : [LOCAL_E] : None : Lines Victimized -- Local - Lines in E State
Umask-02 : 0x28 : PMU : [LOCAL_F] : None : Lines Victimized -- Local - Lines in F State
Umask-03 : 0x21 : PMU : [LOCAL_M] : None : Lines Victimized -- Local - Lines in M State
Umask-04 : 0x24 : PMU : [LOCAL_S] : None : Lines Victimized -- Local - Lines in S State
Umask-05 : 0x8f : PMU : [REMOTE_ALL] : None : Lines Victimized -- Remote - All Lines
Umask-06 : 0x82 : PMU : [REMOTE_E] : None : Lines Victimized -- Remote - Lines in E State
Umask-07 : 0x88 : PMU : [REMOTE_F] : None : Lines Victimized -- Remote - Lines in F State
Umask-08 : 0x81 : PMU : [REMOTE_M] : None : Lines Victimized -- Remote - Lines in M State
Umask-09 : 0x84 : PMU : [REMOTE_S] : None : Lines Victimized -- Remote - Lines in S State
Umask-10 : 0xa2 : PMU : [TOTAL_E] : None : Lines Victimized -- Lines in E State
Umask-11 : 0xa8 : PMU : [TOTAL_F] : None : Lines Victimized -- Lines in F State
Umask-12 : 0xa1 : PMU : [TOTAL_M] : None : Lines Victimized -- Lines in M State
Umask-13 : 0xa4 : PMU : [TOTAL_S] : None : Lines Victimized -- Lines in S State
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088672
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_MISC
Equiv	 : None
Flags    : None
Desc     : Miscellaneous events in the CHA.
Code     : 0x39
Umask-00 : 0x20 : PMU : [CV0_PREF_MISS] : None : Cbo Misc -- CV0 Prefetch Miss
Umask-01 : 0x10 : PMU : [CV0_PREF_VIC] : None : Cbo Misc -- CV0 Prefetch Victim
Umask-02 : 0x08 : PMU : [RFO_HIT_S] : None : Cbo Misc -- RFO HitS
Umask-03 : 0x01 : PMU : [RSPI_WAS_FSE] : None : Cbo Misc -- Silent Snoop Eviction
Umask-04 : 0x02 : PMU : [WC_ALIASING] : None : Cbo Misc -- Write Combining Aliasing
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088673
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_OSB
Equiv	 : None
Flags    : None
Desc     : Count of OSB snoop broadcasts. Counts by 1 per request causing OSB snoops to be broadcast. Does not count all the snoops generated by OSB.
Code     : 0x55
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088674
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_READ_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending reads from the CHA into the iMC.  In order to send reads into the memory controller, the HA must first acquire a credit for the iMCs AD Ingress queuee.
Code     : 0x58
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx READ Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx READ Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx READ Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx READ Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx READ Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx READ Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088675
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_REQUESTS
Equiv	 : None
Flags    : None
Desc     : Counts the total number of read requests made into the Home Agent. Reads include all read opcodes (including RFO).  Writes include all writes (streaming, evictions, HitM, etc).
Code     : 0x50
Umask-00 : 0x10 : PMU : [INVITOE_LOCAL] : None : Read and Write Requests -- InvalItoE Local
Umask-01 : 0x20 : PMU : [INVITOE_REMOTE] : None : Read and Write Requests -- InvalItoE Remote
Umask-02 : 0x03 : PMU : [READS] : [default] : Read and Write Requests -- Reads
Umask-03 : 0x01 : PMU : [READS_LOCAL] : None : Read and Write Requests -- Reads Local
Umask-04 : 0x02 : PMU : [READS_REMOTE] : None : Read and Write Requests -- Reads Remote
Umask-05 : 0x0c : PMU : [WRITES] : None : Read and Write Requests -- Writes
Umask-06 : 0x04 : PMU : [WRITES_LOCAL] : None : Read and Write Requests -- Writes Local
Umask-07 : 0x08 : PMU : [WRITES_REMOTE] : None : Read and Write Requests -- Writes Remote
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088676
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_RING_BOUNCES_HORZ
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.
Code     : 0xa1
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Horizontal Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Horizontal Ring. -- AK
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Horizontal Ring. -- BL
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Horizontal Ring. -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088677
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_RING_BOUNCES_VERT
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.
Code     : 0xa0
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Vertical Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Vertical Ring. -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Vertical Ring. -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Vertical Ring. -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088678
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_RING_SINK_STARVED_HORZ
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa3
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Horizontal Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Horizontal Ring -- AK
Umask-02 : 0x20 : PMU : [AK_AG1] : None : Sink Starvation on Horizontal Ring -- Acknowledgements to Agent 1
Umask-03 : 0x04 : PMU : [BL] : None : Sink Starvation on Horizontal Ring -- BL
Umask-04 : 0x08 : PMU : [IV] : None : Sink Starvation on Horizontal Ring -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088679
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_RING_SINK_STARVED_VERT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa2
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Vertical Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Vertical Ring -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Sink Starvation on Vertical Ring -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Sink Starvation on Vertical Ring -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088680
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_RING_SRC_THRTL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa4
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088681
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_RXC_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts number of allocations per cycle into the specified Ingress queue.
Code     : 0x13
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Allocations -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Allocations -- IRQ
Umask-02 : 0x02 : PMU : [IRQ_REJ] : None : Ingress (from CMS) Allocations -- IRQ Rejected
Umask-03 : 0x10 : PMU : [PRQ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-04 : 0x20 : PMU : [PRQ_REJ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-05 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Allocations -- RRQ
Umask-06 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Allocations -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088682
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_RXC_IPQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x22
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress Probe Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress Probe Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress Probe Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress Probe Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress Probe Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress Probe Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088683
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_RXC_IPQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x23
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress Probe Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress Probe Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress Probe Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress Probe Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress Probe Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress Probe Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress Probe Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress Probe Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088684
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_RXC_IRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x18
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088685
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_RXC_IRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x19
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088686
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_RXC_ISMQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x24
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088687
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_RXC_ISMQ0_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2c
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088688
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_RXC_ISMQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x25
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Rejects -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Rejects -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088689
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_RXC_ISMQ1_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2d
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Retries -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Retries -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088690
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_RXC_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Counts number of entries in the specified Ingress queue in each cycle.
Code     : 0x11
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Occupancy -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Occupancy -- IRQ
Umask-02 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Occupancy -- RRQ
Umask-03 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Occupancy -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088691
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_RXC_OTHER0_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2e
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Other Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Other Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Other Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Other Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Other Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Other Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Other Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Other Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088692
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_RXC_OTHER1_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2f
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Other Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Other Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Other Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Other Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Other Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Other Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Other Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Other Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088693
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_RXC_PRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x20
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088694
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_RXC_PRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x21
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- LLC OR SF Way
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088695
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_RXC_REQ_Q0_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2a
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Request Queue Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Request Queue Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Request Queue Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Request Queue Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Request Queue Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Request Queue Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Request Queue Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Request Queue Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088696
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_RXC_REQ_Q1_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2b
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Request Queue Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Request Queue Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Request Queue Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Request Queue Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Request Queue Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Request Queue Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Request Queue Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Request Queue Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088697
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_RXC_RRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x26
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : RRQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : RRQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : RRQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : RRQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : RRQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : RRQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : RRQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : RRQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088698
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_RXC_RRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x27
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : RRQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : RRQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : RRQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : RRQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : RRQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : RRQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : RRQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : RRQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088699
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_RXC_WBQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x28
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : WBQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : WBQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : WBQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : WBQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : WBQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : WBQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : WBQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : WBQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088700
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_RXC_WBQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x29
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : WBQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : WBQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : WBQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : WBQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : WBQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : WBQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : WBQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : WBQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088701
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_RXR_BUSY_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority
Code     : 0xb4
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-03 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088702
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_RXR_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the CMS Ingress
Code     : 0xb2
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Bypass -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Bypass -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Bypass -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Bypass -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Bypass -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Bypass -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088703
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_RXR_CRD_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.
Code     : 0xb3
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Injection Starvation -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Umask-05 : 0x80 : PMU : [IFV] : None : Transgress Injection Starvation -- IFV - Credit
Umask-06 : 0x08 : PMU : [IV_BNC] : None : Transgress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088704
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_RXR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh
Code     : 0xb1
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Allocations -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Allocations -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Allocations -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Allocations -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Allocations -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Allocations -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088705
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_RXR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh
Code     : 0xb0
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088706
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_SF_EVICTION
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x3d
Umask-00 : 0x02 : PMU : [E_STATE] : None : Snoop Filter Eviction -- E state
Umask-01 : 0x01 : PMU : [M_STATE] : None : Snoop Filter Eviction -- M state
Umask-02 : 0x04 : PMU : [S_STATE] : None : Snoop Filter Eviction -- S state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088707
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_SNOOPS_SENT
Equiv	 : None
Flags    : None
Desc     : Counts the number of snoops issued by the HA.
Code     : 0x51
Umask-00 : 0x01 : PMU : [ALL] : None : Snoops Sent -- All
Umask-01 : 0x10 : PMU : [BCST_LOCAL] : None : Snoops Sent -- Broadcast snoop for Local Requests
Umask-02 : 0x20 : PMU : [BCST_REMOTE] : None : Snoops Sent -- Broadcast snoops for Remote Requests
Umask-03 : 0x40 : PMU : [DIRECT_LOCAL] : None : Snoops Sent -- Directed snoops for Local Requests
Umask-04 : 0x80 : PMU : [DIRECT_REMOTE] : None : Snoops Sent -- Directed snoops for Remote Requests
Umask-05 : 0x04 : PMU : [LOCAL] : None : Snoops Sent -- Broadcast or directed Snoops sent for Local Requests
Umask-06 : 0x08 : PMU : [REMOTE] : None : Snoops Sent -- Broadcast or directed Snoops sent for Remote Requests
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088708
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_SNOOP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the total number of RspI snoop responses received.  Whenever a snoops are issued, one or more snoop responses will be returned depending on the topology of the system.  In systems larger than 2s, when multiple snoops are returned this will count all the snoops that are received.  For example, if 3 snoops were issued and returned RspI, RspS, and RspSFwd; then each of these sub-events would increment by 1.
Code     : 0x5c
Umask-00 : 0x40 : PMU : [RSPCNFLCTS] : None : Snoop Responses Received -- RSPCNFLCT*
Umask-01 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received -- RspFwd
Umask-02 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received -- RspI
Umask-03 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received -- RspIFwd
Umask-04 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received -- RspS
Umask-05 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received -- RspSFwd
Umask-06 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received -- Rsp*Fwd*WB
Umask-07 : 0x10 : PMU : [RSP_WBWB] : None : Snoop Responses Received -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088709
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_SNOOP_RESP_LOCAL
Equiv	 : None
Flags    : None
Desc     : Number of snoop responses received for a Local  request
Code     : 0x5d
Umask-00 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received Local -- RspFwd
Umask-01 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received Local -- RspI
Umask-02 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received Local -- RspIFwd
Umask-03 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received Local -- RspS
Umask-04 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received Local -- RspSFwd
Umask-05 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received Local -- Rsp*FWD*WB
Umask-06 : 0x10 : PMU : [RSP_WB] : None : Snoop Responses Received Local -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088710
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd0
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088711
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd2
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088712
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd4
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088713
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd6
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088714
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_TOR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.
Code     : 0x35
Umask-00 : 0x15 : PMU : [ALL_HIT] : None : TOR Inserts -- Hits from Local
Umask-01 : 0x35 : PMU : [ALL_IO_IA] : None : TOR Inserts -- All from Local iA and IO
Umask-02 : 0x25 : PMU : [ALL_MISS] : None : TOR Inserts -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Inserts -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Inserts -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Inserts -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Inserts -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Inserts -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Inserts -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Inserts -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Inserts -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Inserts -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Inserts -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Inserts -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Inserts -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 671088715
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_TOR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.
Code     : 0x36
Umask-00 : 0x37 : PMU : [ALL] : None : TOR Occupancy -- All from Local
Umask-01 : 0x17 : PMU : [ALL_HIT] : None : TOR Occupancy -- Hits from Local
Umask-02 : 0x27 : PMU : [ALL_MISS] : None : TOR Occupancy -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Occupancy -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Occupancy -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Occupancy -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Occupancy -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Occupancy -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Occupancy -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Occupancy -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Occupancy -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Occupancy -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Occupancy -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Occupancy -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Occupancy -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 671088716
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_TXR_HORZ_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9d
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal ADS Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal ADS Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal ADS Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal ADS Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal ADS Used -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088717
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_TXR_HORZ_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.
Code     : 0x9f
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Bypass Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Bypass Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Bypass Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Bypass Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Bypass Used -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Bypass Used -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088718
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x96
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088719
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x97
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088720
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_TXR_HORZ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x95
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Inserts -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Inserts -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Inserts -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Inserts -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Inserts -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Inserts -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088721
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_TXR_HORZ_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Horizontal Rinng
Code     : 0x99
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress NACKs -- AD - Bounce
Umask-01 : 0x20 : PMU : [AD_CRD] : None : CMS Horizontal Egress NACKs -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress NACKs -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress NACKs -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress NACKs -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress NACKs -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088722
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_TXR_HORZ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x94
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088723
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_TXR_HORZ_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.
Code     : 0x9b
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Injection Starvation -- AD - Bounce
Umask-01 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Injection Starvation -- AK - Bounce
Umask-02 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Injection Starvation -- BL - Bounce
Umask-03 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088724
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_TXR_VERT_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9c
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088725
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_TXR_VERT_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.
Code     : 0x9e
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical ADS Used -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088726
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x92
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Full -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088727
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x93
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088728
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_TXR_VERT_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x91
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Allocations -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Allocations -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Allocations -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Allocations -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Allocations -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Allocations -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Allocations -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088729
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_TXR_VERT_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Vertical Rinng
Code     : 0x98
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress NACKs -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress NACKs -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress NACKs -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress NACKs -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress NACKs -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress NACKs -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress NACKs -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088730
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_TXR_VERT_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x90
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Occupancy -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Occupancy -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Occupancy -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Occupancy -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Occupancy -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Occupancy -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Occupancy -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088731
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_TXR_VERT_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.
Code     : 0x9a
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress Injection Starvation -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088732
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_VERT_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa6
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AD Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AD Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AD Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AD Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088733
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_VERT_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa8
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AK Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AK Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AK Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AK Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088734
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_VERT_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xaa
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical BL Ring in Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical BL Ring in Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical BL Ring in Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical BL Ring in Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088735
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_VERT_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xac
Umask-00 : 0x04 : PMU : [DN] : None : Vertical IV Ring in Use -- Down
Umask-01 : 0x01 : PMU : [UP] : None : Vertical IV Ring in Use -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088736
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_WB_PUSH_MTOI
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was received WbPushMtoI
Code     : 0x56
Umask-00 : 0x01 : PMU : [LLC] : None : WbPushMtoI -- Pushed to LLC
Umask-01 : 0x02 : PMU : [MEM] : None : WbPushMtoI -- Pushed to Memory
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088737
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_WRITE_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending WRITEs from the CHA into the iMC.  In order to send WRITEs into the memory controller, the HA must first acquire a credit for the iMCs BL Ingress queuee.
Code     : 0x5a
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx WRITE Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx WRITE Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx WRITE Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx WRITE Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx WRITE Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx WRITE Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 671088738
PMU name : skx_unc_cha0 (Intel SkylakeX CHA0 uncore)
Name     : UNC_C_XSNP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the number of core cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type. This event can be filtered based on who triggered the initial snoop(s):  from Evictions, Core  or External (i.e. from a remote node) Requests.  And the event can be filtered based on the responses:  RspX_Fwd/HitY where Y is the state prior to the snoop response and X is the state following.
Code     : 0x32
Umask-00 : 0xe4 : PMU : [ANY_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Any RspIFwdFE
Umask-01 : 0xe2 : PMU : [ANY_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Any RspSFwdFE
Umask-02 : 0xe8 : PMU : [ANY_RSPS_FWDM] : None : Core Cross Snoop Responses -- Any RspSFwdM
Umask-03 : 0xe1 : PMU : [ANY_RSP_HITFSE] : None : Core Cross Snoop Responses -- Any RspHitFSE
Umask-04 : 0x44 : PMU : [CORE_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Core RspIFwdFE
Umask-05 : 0x50 : PMU : [CORE_RSPI_FWDM] : None : Core Cross Snoop Responses -- Core RspIFwdM
Umask-06 : 0x42 : PMU : [CORE_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Core RspSFwdFE
Umask-07 : 0x48 : PMU : [CORE_RSPS_FWDM] : None : Core Cross Snoop Responses -- Core RspSFwdM
Umask-08 : 0x41 : PMU : [CORE_RSP_HITFSE] : None : Core Cross Snoop Responses -- Core RspHitFSE
Umask-09 : 0x84 : PMU : [EVICT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Evict RspIFwdFE
Umask-10 : 0x90 : PMU : [EVICT_RSPI_FWDM] : None : Core Cross Snoop Responses -- Evict RspIFwdM
Umask-11 : 0x82 : PMU : [EVICT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Evict RspSFwdFE
Umask-12 : 0x88 : PMU : [EVICT_RSPS_FWDM] : None : Core Cross Snoop Responses -- Evict RspSFwdM
Umask-13 : 0x81 : PMU : [EVICT_RSP_HITFSE] : None : Core Cross Snoop Responses -- Evict RspHitFSE
Umask-14 : 0x24 : PMU : [EXT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- External RspIFwdFE
Umask-15 : 0x30 : PMU : [EXT_RSPI_FWDM] : None : Core Cross Snoop Responses -- External RspIFwdM
Umask-16 : 0x22 : PMU : [EXT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- External RspSFwdFE
Umask-17 : 0x28 : PMU : [EXT_RSPS_FWDM] : None : Core Cross Snoop Responses -- External RspSFwdM
Umask-18 : 0x21 : PMU : [EXT_RSP_HITFSE] : None : Core Cross Snoop Responses -- External RspHitFSE
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185792
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_AG0_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.
Code     : 0x80
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185793
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_AG0_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress
Code     : 0x82
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185794
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_AG0_BL_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.
Code     : 0x88
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185795
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_AG0_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress
Code     : 0x8a
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185796
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_AG1_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.
Code     : 0x84
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185797
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_AG1_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress
Code     : 0x86
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185798
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_AG1_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress
Code     : 0x8e
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185799
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_AG1_BL_CREDITS_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.
Code     : 0x8c
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185800
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_BYPASS_CHA_IMC
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was able to bypass HA pipe on the way to iMC.  This is a latency optimization for situations when there is light loadings on the memory subsystem.  This can be filtered by when the bypass was taken and when it was not.
Code     : 0x57
Umask-00 : 0x02 : PMU : [INTERMEDIATE] : None : CHA to iMC Bypass -- Intermediate bypass Taken
Umask-01 : 0x04 : PMU : [NOT_TAKEN] : None : CHA to iMC Bypass -- Not Taken
Umask-02 : 0x01 : PMU : [TAKEN] : None : CHA to iMC Bypass -- Taken
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185801
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185802
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_CMS_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xc0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185803
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_CORE_PMA
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x17
Umask-00 : 0x01 : PMU : [C1_STATE] : None : Core PMA Events -- C1  State
Umask-01 : 0x02 : PMU : [C1_TRANSITION] : None : Core PMA Events -- C1 Transition
Umask-02 : 0x04 : PMU : [C6_STATE] : None : Core PMA Events -- C6 State
Umask-03 : 0x08 : PMU : [C6_TRANSITION] : None : Core PMA Events -- C6 Transition
Umask-04 : 0x10 : PMU : [GV] : None : Core PMA Events -- GV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185804
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_CORE_SNP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that trigger a configurable number of cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type and what CoreValid bits are set.  For example, if 2 CV bits are set on a data read, the cores must have the data in S state so it is not necessary to snoop them.  However, if only 1 CV bit is set the core my have modified the data.  If the transaction was an RFO, it would need to invalidate the lines.  This event can be filtered based on who triggered the initial snoop(s).
Code     : 0x33
Umask-00 : 0xe2 : PMU : [ANY_GTONE] : None : Core Cross Snoops Issued -- Any Cycle with Multiple Snoops
Umask-01 : 0xe1 : PMU : [ANY_ONE] : None : Core Cross Snoops Issued -- Any Single Snoop
Umask-02 : 0xe4 : PMU : [ANY_REMOTE] : None : Core Cross Snoops Issued -- Any Snoop to Remote Node
Umask-03 : 0x42 : PMU : [CORE_GTONE] : None : Core Cross Snoops Issued -- Multiple Core Requests
Umask-04 : 0x41 : PMU : [CORE_ONE] : None : Core Cross Snoops Issued -- Single Core Requests
Umask-05 : 0x44 : PMU : [CORE_REMOTE] : None : Core Cross Snoops Issued -- Core Request to Remote Node
Umask-06 : 0x82 : PMU : [EVICT_GTONE] : None : Core Cross Snoops Issued -- Multiple Eviction
Umask-07 : 0x81 : PMU : [EVICT_ONE] : None : Core Cross Snoops Issued -- Single Eviction
Umask-08 : 0x84 : PMU : [EVICT_REMOTE] : None : Core Cross Snoops Issued -- Eviction to Remote Node
Umask-09 : 0x22 : PMU : [EXT_GTONE] : None : Core Cross Snoops Issued -- Multiple External Snoops
Umask-10 : 0x21 : PMU : [EXT_ONE] : None : Core Cross Snoops Issued -- Single External Snoops
Umask-11 : 0x24 : PMU : [EXT_REMOTE] : None : Core Cross Snoops Issued -- External Snoop to Remote Node
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185805
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_COUNTER0_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Since occupancy counts can only be captured in the Cbos 0 counter, this event allows a user to capture occupancy related information by filtering the Cb0 occupancy count captured in Counter 0.  The filtering available is found in the control register - threshold, invert and edge detect.  E.g. setting threshold to 1 can effectively monitor how many cycles the monitored queue has an entry.
Code     : 0x1f
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185806
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_DIR_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that looked up the Home Agent directory.  Can be filtered by requests that had to snoop and those that did not have to.
Code     : 0x53
Umask-00 : 0x02 : PMU : [NO_SNP] : None : Directory Lookups -- Snoop Not Needed
Umask-01 : 0x01 : PMU : [SNP] : None : Directory Lookups -- Snoop Needed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185807
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_DIR_UPDATE
Equiv	 : None
Flags    : None
Desc     : Counts the number of directory updates that were required.  These result in writes to the memory controller.
Code     : 0x54
Umask-00 : 0x01 : PMU : [HA] : None : Directory Updates -- from HA pipe
Umask-01 : 0x02 : PMU : [TOR] : None : Directory Updates -- from TOR pipe
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185808
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_EGRESS_ORDERING
Equiv	 : None
Flags    : None
Desc     : Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements
Code     : 0xae
Umask-00 : 0x04 : PMU : [IV_SNOOPGO_DN] : None : Egress Blocking due to Ordering requirements -- Down
Umask-01 : 0x01 : PMU : [IV_SNOOPGO_UP] : None : Egress Blocking due to Ordering requirements -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185809
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_FAST_ASSERTED
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles either the local or incoming distress signals are asserted.  Incoming distress includes up, dn and across.
Code     : 0xa5
Umask-00 : 0x02 : PMU : [HORZ] : None : FaST wire asserted -- Horizontal
Umask-01 : 0x01 : PMU : [VERT] : None : FaST wire asserted -- Vertical
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185810
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_HITME_HIT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5f
Umask-00 : 0x01 : PMU : [EX_RDS] : None : Counts Number of Hits in HitMe Cache -- Exclusive hit and op is RdCode, RdData, RdDataMigratory, RdCur, RdInv*, Inv*
Umask-01 : 0x04 : PMU : [SHARED_OWNREQ] : None : Counts Number of Hits in HitMe Cache -- Shared hit and op is RdInvOwn, RdInv, Inv*
Umask-02 : 0x08 : PMU : [WBMTOE] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoE
Umask-03 : 0x10 : PMU : [WBMTOI_OR_S] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185811
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_HITME_LOOKUP
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5e
Umask-00 : 0x01 : PMU : [READ] : None : Counts Number of times HitMe Cache is accessed -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInvOwn, RdInv, Inv*
Umask-01 : 0x02 : PMU : [WRITE] : None : Counts Number of times HitMe Cache is accessed -- op is WbMtoE, WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185812
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_HITME_MISS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x60
Umask-00 : 0x40 : PMU : [NOTSHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- No SF/LLC HitS/F and op is RdInvOwn
Umask-01 : 0x80 : PMU : [READ_OR_INV] : None : Counts Number of Misses in HitMe Cache -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInv, Inv*
Umask-02 : 0x20 : PMU : [SHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- SF/LLC HitS/F and op is RdInvOwn
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185813
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_HITME_UPDATE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x61
Umask-00 : 0x10 : PMU : [DEALLOCATE] : None : Counts the number of Allocate/Update to HitMe Cache -- Deallocate HtiME Reads without RspFwdI*
Umask-01 : 0x01 : PMU : [DEALLOCATE_RSPFWDI_LOC] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a local request
Umask-02 : 0x08 : PMU : [RDINVOWN] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache on RdInvOwn even if not RspFwdI*
Umask-03 : 0x02 : PMU : [RSPFWDI_REM] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a remote request
Umask-04 : 0x04 : PMU : [SHARED] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache to SHARed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185814
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_HORZ_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa7
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AD Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AD Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AD Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AD Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185815
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_HORZ_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa9
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AK Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AK Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AK Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AK Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185816
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_HORZ_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xab
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal BL Ring in Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal BL Ring in Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal BL Ring in Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal BL Ring in Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185817
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_HORZ_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xad
Umask-00 : 0x01 : PMU : [LEFT] : None : Horizontal IV Ring in Use -- Left
Umask-01 : 0x04 : PMU : [RIGHT] : None : Horizontal IV Ring in Use -- Right
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185818
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_IMC_READS_COUNT
Equiv	 : None
Flags    : None
Desc     : Count of the number of reads issued to any of the memory controller channels.  This can be filtered by the priority of the reads.
Code     : 0x59
Umask-00 : 0x01 : PMU : [NORMAL] : None : HA to iMC Reads Issued -- Normal
Umask-01 : 0x02 : PMU : [PRIORITY] : None : HA to iMC Reads Issued -- ISOCH
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185819
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_IMC_WRITES_COUNT
Equiv	 : None
Flags    : None
Desc     : Counts the total number of writes issued from the HA into the memory controller.  This counts for all four channels.  It can be filtered by full/partial and ISOCH/non-ISOCH.
Code     : 0x5b
Umask-00 : 0x01 : PMU : [FULL] : None : Writes Issued to the iMC by the HA -- Full Line Non-ISOCH
Umask-01 : 0x10 : PMU : [FULL_MIG] : None : Writes Issued to the iMC by the HA -- Full Line MIG
Umask-02 : 0x04 : PMU : [FULL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Full Line
Umask-03 : 0x02 : PMU : [PARTIAL] : None : Writes Issued to the iMC by the HA -- Partial Non-ISOCH
Umask-04 : 0x20 : PMU : [PARTIAL_MIG] : None : Writes Issued to the iMC by the HA -- Partial MIG
Umask-05 : 0x08 : PMU : [PARTIAL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Partial
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185820
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_IODC_ALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x62
Umask-00 : 0x01 : PMU : [INVITOM] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations
Umask-01 : 0x02 : PMU : [IODCFULL] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations dropped due to IODC Full
Umask-02 : 0x04 : PMU : [OSBGATED] : None : Counts Number of times IODC entry allocation is attempted -- Number of IDOC allocation dropped due to OSB gate
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185821
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_IODC_DEALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x63
Umask-00 : 0x10 : PMU : [ALL] : None : Counts number of IODC deallocations -- IODC deallocated due to any reason
Umask-01 : 0x08 : PMU : [SNPOUT] : None : Counts number of IODC deallocations -- IODC deallocated due to conflicting transaction
Umask-02 : 0x01 : PMU : [WBMTOE] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoE
Umask-03 : 0x02 : PMU : [WBMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoI
Umask-04 : 0x04 : PMU : [WBPUSHMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbPushMtoI
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185822
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_LLC_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2.  This has numerous filters available.  Note the non-standard filtering equation.  This event will count requests that lookup the cache multiple times with multiple increments.  One must ALWAYS set umask bit 0 and select a state or states to match.  Otherwise, the event will count nothing.  CHAFilter0[24:21,17] bits correspond to [FMESI] state.
Code     : 0x34
Umask-00 : 0x11 : PMU : [ANY] : [default] : Cache and Snoop Filter Lookups -- Any Request
Umask-01 : 0x03 : PMU : [DATA_READ] : None : Cache and Snoop Filter Lookups -- Data Read Request
Umask-02 : 0x31 : PMU : [LOCAL] : None : Cache and Snoop Filter Lookups -- Local
Umask-03 : 0x91 : PMU : [REMOTE] : None : Cache and Snoop Filter Lookups -- Remote
Umask-04 : 0x09 : PMU : [REMOTE_SNOOP] : None : Cache and Snoop Filter Lookups -- External Snoop Request
Umask-05 : 0x05 : PMU : [WRITE] : None : Cache and Snoop Filter Lookups -- Write Requests
Umask-06 : 0x00 : PMU : [STATE_LLC_I] : None : LLC Invalid cacheline state
Umask-07 : 0x00 : PMU : [STATE_SF_S] : None : SF Shared cacheline state
Umask-08 : 0x00 : PMU : [STATE_SF_E] : None : SF Exclusive cacheline state
Umask-09 : 0x00 : PMU : [STATE_SF_H] : None : SF H cacheline state
Umask-10 : 0x00 : PMU : [STATE_LLC_S] : None : LLC Shared cacheline state
Umask-11 : 0x00 : PMU : [STATE_LLC_E] : None : LLC Exclusive cacheline state
Umask-12 : 0x00 : PMU : [STATE_LLC_M] : None : LLC Modified cacheline state
Umask-13 : 0x00 : PMU : [STATE_LLC_F] : None : LLC Forward cacheline state
Umask-14 : 0x00 : PMU : [STATE_CACHE_ANY] : [default] : Any cache line state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185823
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_LLC_VICTIMS
Equiv	 : None
Flags    : None
Desc     : Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.
Code     : 0x37
Umask-00 : 0x2f : PMU : [LOCAL_ALL] : None : Lines Victimized -- Local - All Lines
Umask-01 : 0x22 : PMU : [LOCAL_E] : None : Lines Victimized -- Local - Lines in E State
Umask-02 : 0x28 : PMU : [LOCAL_F] : None : Lines Victimized -- Local - Lines in F State
Umask-03 : 0x21 : PMU : [LOCAL_M] : None : Lines Victimized -- Local - Lines in M State
Umask-04 : 0x24 : PMU : [LOCAL_S] : None : Lines Victimized -- Local - Lines in S State
Umask-05 : 0x8f : PMU : [REMOTE_ALL] : None : Lines Victimized -- Remote - All Lines
Umask-06 : 0x82 : PMU : [REMOTE_E] : None : Lines Victimized -- Remote - Lines in E State
Umask-07 : 0x88 : PMU : [REMOTE_F] : None : Lines Victimized -- Remote - Lines in F State
Umask-08 : 0x81 : PMU : [REMOTE_M] : None : Lines Victimized -- Remote - Lines in M State
Umask-09 : 0x84 : PMU : [REMOTE_S] : None : Lines Victimized -- Remote - Lines in S State
Umask-10 : 0xa2 : PMU : [TOTAL_E] : None : Lines Victimized -- Lines in E State
Umask-11 : 0xa8 : PMU : [TOTAL_F] : None : Lines Victimized -- Lines in F State
Umask-12 : 0xa1 : PMU : [TOTAL_M] : None : Lines Victimized -- Lines in M State
Umask-13 : 0xa4 : PMU : [TOTAL_S] : None : Lines Victimized -- Lines in S State
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185824
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_MISC
Equiv	 : None
Flags    : None
Desc     : Miscellaneous events in the CHA.
Code     : 0x39
Umask-00 : 0x20 : PMU : [CV0_PREF_MISS] : None : Cbo Misc -- CV0 Prefetch Miss
Umask-01 : 0x10 : PMU : [CV0_PREF_VIC] : None : Cbo Misc -- CV0 Prefetch Victim
Umask-02 : 0x08 : PMU : [RFO_HIT_S] : None : Cbo Misc -- RFO HitS
Umask-03 : 0x01 : PMU : [RSPI_WAS_FSE] : None : Cbo Misc -- Silent Snoop Eviction
Umask-04 : 0x02 : PMU : [WC_ALIASING] : None : Cbo Misc -- Write Combining Aliasing
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185825
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_OSB
Equiv	 : None
Flags    : None
Desc     : Count of OSB snoop broadcasts. Counts by 1 per request causing OSB snoops to be broadcast. Does not count all the snoops generated by OSB.
Code     : 0x55
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185826
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_READ_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending reads from the CHA into the iMC.  In order to send reads into the memory controller, the HA must first acquire a credit for the iMCs AD Ingress queuee.
Code     : 0x58
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx READ Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx READ Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx READ Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx READ Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx READ Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx READ Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185827
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_REQUESTS
Equiv	 : None
Flags    : None
Desc     : Counts the total number of read requests made into the Home Agent. Reads include all read opcodes (including RFO).  Writes include all writes (streaming, evictions, HitM, etc).
Code     : 0x50
Umask-00 : 0x10 : PMU : [INVITOE_LOCAL] : None : Read and Write Requests -- InvalItoE Local
Umask-01 : 0x20 : PMU : [INVITOE_REMOTE] : None : Read and Write Requests -- InvalItoE Remote
Umask-02 : 0x03 : PMU : [READS] : [default] : Read and Write Requests -- Reads
Umask-03 : 0x01 : PMU : [READS_LOCAL] : None : Read and Write Requests -- Reads Local
Umask-04 : 0x02 : PMU : [READS_REMOTE] : None : Read and Write Requests -- Reads Remote
Umask-05 : 0x0c : PMU : [WRITES] : None : Read and Write Requests -- Writes
Umask-06 : 0x04 : PMU : [WRITES_LOCAL] : None : Read and Write Requests -- Writes Local
Umask-07 : 0x08 : PMU : [WRITES_REMOTE] : None : Read and Write Requests -- Writes Remote
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185828
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_RING_BOUNCES_HORZ
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.
Code     : 0xa1
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Horizontal Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Horizontal Ring. -- AK
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Horizontal Ring. -- BL
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Horizontal Ring. -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185829
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_RING_BOUNCES_VERT
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.
Code     : 0xa0
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Vertical Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Vertical Ring. -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Vertical Ring. -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Vertical Ring. -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185830
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_RING_SINK_STARVED_HORZ
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa3
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Horizontal Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Horizontal Ring -- AK
Umask-02 : 0x20 : PMU : [AK_AG1] : None : Sink Starvation on Horizontal Ring -- Acknowledgements to Agent 1
Umask-03 : 0x04 : PMU : [BL] : None : Sink Starvation on Horizontal Ring -- BL
Umask-04 : 0x08 : PMU : [IV] : None : Sink Starvation on Horizontal Ring -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185831
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_RING_SINK_STARVED_VERT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa2
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Vertical Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Vertical Ring -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Sink Starvation on Vertical Ring -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Sink Starvation on Vertical Ring -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185832
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_RING_SRC_THRTL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa4
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185833
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_RXC_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts number of allocations per cycle into the specified Ingress queue.
Code     : 0x13
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Allocations -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Allocations -- IRQ
Umask-02 : 0x02 : PMU : [IRQ_REJ] : None : Ingress (from CMS) Allocations -- IRQ Rejected
Umask-03 : 0x10 : PMU : [PRQ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-04 : 0x20 : PMU : [PRQ_REJ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-05 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Allocations -- RRQ
Umask-06 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Allocations -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185834
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_RXC_IPQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x22
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress Probe Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress Probe Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress Probe Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress Probe Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress Probe Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress Probe Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185835
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_RXC_IPQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x23
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress Probe Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress Probe Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress Probe Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress Probe Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress Probe Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress Probe Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress Probe Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress Probe Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185836
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_RXC_IRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x18
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185837
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_RXC_IRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x19
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185838
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_RXC_ISMQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x24
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185839
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_RXC_ISMQ0_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2c
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185840
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_RXC_ISMQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x25
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Rejects -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Rejects -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185841
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_RXC_ISMQ1_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2d
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Retries -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Retries -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185842
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_RXC_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Counts number of entries in the specified Ingress queue in each cycle.
Code     : 0x11
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Occupancy -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Occupancy -- IRQ
Umask-02 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Occupancy -- RRQ
Umask-03 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Occupancy -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185843
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_RXC_OTHER0_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2e
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Other Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Other Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Other Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Other Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Other Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Other Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Other Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Other Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185844
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_RXC_OTHER1_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2f
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Other Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Other Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Other Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Other Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Other Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Other Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Other Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Other Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185845
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_RXC_PRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x20
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185846
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_RXC_PRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x21
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- LLC OR SF Way
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185847
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_RXC_REQ_Q0_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2a
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Request Queue Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Request Queue Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Request Queue Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Request Queue Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Request Queue Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Request Queue Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Request Queue Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Request Queue Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185848
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_RXC_REQ_Q1_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2b
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Request Queue Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Request Queue Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Request Queue Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Request Queue Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Request Queue Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Request Queue Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Request Queue Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Request Queue Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185849
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_RXC_RRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x26
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : RRQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : RRQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : RRQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : RRQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : RRQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : RRQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : RRQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : RRQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185850
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_RXC_RRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x27
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : RRQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : RRQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : RRQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : RRQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : RRQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : RRQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : RRQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : RRQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185851
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_RXC_WBQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x28
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : WBQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : WBQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : WBQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : WBQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : WBQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : WBQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : WBQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : WBQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185852
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_RXC_WBQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x29
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : WBQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : WBQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : WBQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : WBQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : WBQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : WBQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : WBQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : WBQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185853
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_RXR_BUSY_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority
Code     : 0xb4
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-03 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185854
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_RXR_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the CMS Ingress
Code     : 0xb2
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Bypass -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Bypass -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Bypass -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Bypass -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Bypass -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Bypass -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185855
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_RXR_CRD_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.
Code     : 0xb3
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Injection Starvation -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Umask-05 : 0x80 : PMU : [IFV] : None : Transgress Injection Starvation -- IFV - Credit
Umask-06 : 0x08 : PMU : [IV_BNC] : None : Transgress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185856
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_RXR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh
Code     : 0xb1
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Allocations -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Allocations -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Allocations -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Allocations -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Allocations -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Allocations -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185857
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_RXR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh
Code     : 0xb0
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185858
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_SF_EVICTION
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x3d
Umask-00 : 0x02 : PMU : [E_STATE] : None : Snoop Filter Eviction -- E state
Umask-01 : 0x01 : PMU : [M_STATE] : None : Snoop Filter Eviction -- M state
Umask-02 : 0x04 : PMU : [S_STATE] : None : Snoop Filter Eviction -- S state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185859
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_SNOOPS_SENT
Equiv	 : None
Flags    : None
Desc     : Counts the number of snoops issued by the HA.
Code     : 0x51
Umask-00 : 0x01 : PMU : [ALL] : None : Snoops Sent -- All
Umask-01 : 0x10 : PMU : [BCST_LOCAL] : None : Snoops Sent -- Broadcast snoop for Local Requests
Umask-02 : 0x20 : PMU : [BCST_REMOTE] : None : Snoops Sent -- Broadcast snoops for Remote Requests
Umask-03 : 0x40 : PMU : [DIRECT_LOCAL] : None : Snoops Sent -- Directed snoops for Local Requests
Umask-04 : 0x80 : PMU : [DIRECT_REMOTE] : None : Snoops Sent -- Directed snoops for Remote Requests
Umask-05 : 0x04 : PMU : [LOCAL] : None : Snoops Sent -- Broadcast or directed Snoops sent for Local Requests
Umask-06 : 0x08 : PMU : [REMOTE] : None : Snoops Sent -- Broadcast or directed Snoops sent for Remote Requests
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185860
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_SNOOP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the total number of RspI snoop responses received.  Whenever a snoops are issued, one or more snoop responses will be returned depending on the topology of the system.  In systems larger than 2s, when multiple snoops are returned this will count all the snoops that are received.  For example, if 3 snoops were issued and returned RspI, RspS, and RspSFwd; then each of these sub-events would increment by 1.
Code     : 0x5c
Umask-00 : 0x40 : PMU : [RSPCNFLCTS] : None : Snoop Responses Received -- RSPCNFLCT*
Umask-01 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received -- RspFwd
Umask-02 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received -- RspI
Umask-03 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received -- RspIFwd
Umask-04 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received -- RspS
Umask-05 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received -- RspSFwd
Umask-06 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received -- Rsp*Fwd*WB
Umask-07 : 0x10 : PMU : [RSP_WBWB] : None : Snoop Responses Received -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185861
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_SNOOP_RESP_LOCAL
Equiv	 : None
Flags    : None
Desc     : Number of snoop responses received for a Local  request
Code     : 0x5d
Umask-00 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received Local -- RspFwd
Umask-01 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received Local -- RspI
Umask-02 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received Local -- RspIFwd
Umask-03 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received Local -- RspS
Umask-04 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received Local -- RspSFwd
Umask-05 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received Local -- Rsp*FWD*WB
Umask-06 : 0x10 : PMU : [RSP_WB] : None : Snoop Responses Received Local -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185862
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd0
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185863
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd2
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185864
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd4
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185865
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd6
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185866
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_TOR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.
Code     : 0x35
Umask-00 : 0x15 : PMU : [ALL_HIT] : None : TOR Inserts -- Hits from Local
Umask-01 : 0x35 : PMU : [ALL_IO_IA] : None : TOR Inserts -- All from Local iA and IO
Umask-02 : 0x25 : PMU : [ALL_MISS] : None : TOR Inserts -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Inserts -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Inserts -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Inserts -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Inserts -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Inserts -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Inserts -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Inserts -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Inserts -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Inserts -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Inserts -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Inserts -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Inserts -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 673185867
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_TOR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.
Code     : 0x36
Umask-00 : 0x37 : PMU : [ALL] : None : TOR Occupancy -- All from Local
Umask-01 : 0x17 : PMU : [ALL_HIT] : None : TOR Occupancy -- Hits from Local
Umask-02 : 0x27 : PMU : [ALL_MISS] : None : TOR Occupancy -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Occupancy -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Occupancy -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Occupancy -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Occupancy -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Occupancy -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Occupancy -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Occupancy -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Occupancy -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Occupancy -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Occupancy -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Occupancy -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Occupancy -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 673185868
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_TXR_HORZ_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9d
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal ADS Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal ADS Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal ADS Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal ADS Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal ADS Used -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185869
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_TXR_HORZ_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.
Code     : 0x9f
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Bypass Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Bypass Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Bypass Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Bypass Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Bypass Used -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Bypass Used -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185870
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x96
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185871
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x97
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185872
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_TXR_HORZ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x95
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Inserts -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Inserts -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Inserts -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Inserts -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Inserts -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Inserts -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185873
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_TXR_HORZ_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Horizontal Rinng
Code     : 0x99
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress NACKs -- AD - Bounce
Umask-01 : 0x20 : PMU : [AD_CRD] : None : CMS Horizontal Egress NACKs -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress NACKs -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress NACKs -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress NACKs -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress NACKs -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185874
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_TXR_HORZ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x94
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185875
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_TXR_HORZ_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.
Code     : 0x9b
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Injection Starvation -- AD - Bounce
Umask-01 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Injection Starvation -- AK - Bounce
Umask-02 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Injection Starvation -- BL - Bounce
Umask-03 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185876
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_TXR_VERT_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9c
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185877
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_TXR_VERT_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.
Code     : 0x9e
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical ADS Used -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185878
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x92
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Full -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185879
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x93
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185880
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_TXR_VERT_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x91
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Allocations -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Allocations -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Allocations -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Allocations -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Allocations -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Allocations -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Allocations -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185881
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_TXR_VERT_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Vertical Rinng
Code     : 0x98
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress NACKs -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress NACKs -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress NACKs -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress NACKs -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress NACKs -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress NACKs -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress NACKs -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185882
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_TXR_VERT_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x90
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Occupancy -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Occupancy -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Occupancy -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Occupancy -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Occupancy -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Occupancy -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Occupancy -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185883
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_TXR_VERT_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.
Code     : 0x9a
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress Injection Starvation -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185884
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_VERT_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa6
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AD Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AD Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AD Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AD Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185885
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_VERT_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa8
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AK Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AK Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AK Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AK Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185886
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_VERT_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xaa
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical BL Ring in Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical BL Ring in Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical BL Ring in Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical BL Ring in Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185887
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_VERT_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xac
Umask-00 : 0x04 : PMU : [DN] : None : Vertical IV Ring in Use -- Down
Umask-01 : 0x01 : PMU : [UP] : None : Vertical IV Ring in Use -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185888
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_WB_PUSH_MTOI
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was received WbPushMtoI
Code     : 0x56
Umask-00 : 0x01 : PMU : [LLC] : None : WbPushMtoI -- Pushed to LLC
Umask-01 : 0x02 : PMU : [MEM] : None : WbPushMtoI -- Pushed to Memory
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185889
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_WRITE_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending WRITEs from the CHA into the iMC.  In order to send WRITEs into the memory controller, the HA must first acquire a credit for the iMCs BL Ingress queuee.
Code     : 0x5a
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx WRITE Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx WRITE Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx WRITE Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx WRITE Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx WRITE Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx WRITE Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 673185890
PMU name : skx_unc_cha1 (Intel SkylakeX CHA1 uncore)
Name     : UNC_C_XSNP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the number of core cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type. This event can be filtered based on who triggered the initial snoop(s):  from Evictions, Core  or External (i.e. from a remote node) Requests.  And the event can be filtered based on the responses:  RspX_Fwd/HitY where Y is the state prior to the snoop response and X is the state following.
Code     : 0x32
Umask-00 : 0xe4 : PMU : [ANY_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Any RspIFwdFE
Umask-01 : 0xe2 : PMU : [ANY_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Any RspSFwdFE
Umask-02 : 0xe8 : PMU : [ANY_RSPS_FWDM] : None : Core Cross Snoop Responses -- Any RspSFwdM
Umask-03 : 0xe1 : PMU : [ANY_RSP_HITFSE] : None : Core Cross Snoop Responses -- Any RspHitFSE
Umask-04 : 0x44 : PMU : [CORE_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Core RspIFwdFE
Umask-05 : 0x50 : PMU : [CORE_RSPI_FWDM] : None : Core Cross Snoop Responses -- Core RspIFwdM
Umask-06 : 0x42 : PMU : [CORE_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Core RspSFwdFE
Umask-07 : 0x48 : PMU : [CORE_RSPS_FWDM] : None : Core Cross Snoop Responses -- Core RspSFwdM
Umask-08 : 0x41 : PMU : [CORE_RSP_HITFSE] : None : Core Cross Snoop Responses -- Core RspHitFSE
Umask-09 : 0x84 : PMU : [EVICT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Evict RspIFwdFE
Umask-10 : 0x90 : PMU : [EVICT_RSPI_FWDM] : None : Core Cross Snoop Responses -- Evict RspIFwdM
Umask-11 : 0x82 : PMU : [EVICT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Evict RspSFwdFE
Umask-12 : 0x88 : PMU : [EVICT_RSPS_FWDM] : None : Core Cross Snoop Responses -- Evict RspSFwdM
Umask-13 : 0x81 : PMU : [EVICT_RSP_HITFSE] : None : Core Cross Snoop Responses -- Evict RspHitFSE
Umask-14 : 0x24 : PMU : [EXT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- External RspIFwdFE
Umask-15 : 0x30 : PMU : [EXT_RSPI_FWDM] : None : Core Cross Snoop Responses -- External RspIFwdM
Umask-16 : 0x22 : PMU : [EXT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- External RspSFwdFE
Umask-17 : 0x28 : PMU : [EXT_RSPS_FWDM] : None : Core Cross Snoop Responses -- External RspSFwdM
Umask-18 : 0x21 : PMU : [EXT_RSP_HITFSE] : None : Core Cross Snoop Responses -- External RspHitFSE
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282944
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_AG0_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.
Code     : 0x80
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282945
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_AG0_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress
Code     : 0x82
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282946
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_AG0_BL_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.
Code     : 0x88
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282947
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_AG0_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress
Code     : 0x8a
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282948
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_AG1_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.
Code     : 0x84
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282949
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_AG1_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress
Code     : 0x86
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282950
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_AG1_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress
Code     : 0x8e
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282951
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_AG1_BL_CREDITS_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.
Code     : 0x8c
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282952
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_BYPASS_CHA_IMC
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was able to bypass HA pipe on the way to iMC.  This is a latency optimization for situations when there is light loadings on the memory subsystem.  This can be filtered by when the bypass was taken and when it was not.
Code     : 0x57
Umask-00 : 0x02 : PMU : [INTERMEDIATE] : None : CHA to iMC Bypass -- Intermediate bypass Taken
Umask-01 : 0x04 : PMU : [NOT_TAKEN] : None : CHA to iMC Bypass -- Not Taken
Umask-02 : 0x01 : PMU : [TAKEN] : None : CHA to iMC Bypass -- Taken
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282953
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282954
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_CMS_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xc0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282955
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_CORE_PMA
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x17
Umask-00 : 0x01 : PMU : [C1_STATE] : None : Core PMA Events -- C1  State
Umask-01 : 0x02 : PMU : [C1_TRANSITION] : None : Core PMA Events -- C1 Transition
Umask-02 : 0x04 : PMU : [C6_STATE] : None : Core PMA Events -- C6 State
Umask-03 : 0x08 : PMU : [C6_TRANSITION] : None : Core PMA Events -- C6 Transition
Umask-04 : 0x10 : PMU : [GV] : None : Core PMA Events -- GV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282956
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_CORE_SNP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that trigger a configurable number of cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type and what CoreValid bits are set.  For example, if 2 CV bits are set on a data read, the cores must have the data in S state so it is not necessary to snoop them.  However, if only 1 CV bit is set the core my have modified the data.  If the transaction was an RFO, it would need to invalidate the lines.  This event can be filtered based on who triggered the initial snoop(s).
Code     : 0x33
Umask-00 : 0xe2 : PMU : [ANY_GTONE] : None : Core Cross Snoops Issued -- Any Cycle with Multiple Snoops
Umask-01 : 0xe1 : PMU : [ANY_ONE] : None : Core Cross Snoops Issued -- Any Single Snoop
Umask-02 : 0xe4 : PMU : [ANY_REMOTE] : None : Core Cross Snoops Issued -- Any Snoop to Remote Node
Umask-03 : 0x42 : PMU : [CORE_GTONE] : None : Core Cross Snoops Issued -- Multiple Core Requests
Umask-04 : 0x41 : PMU : [CORE_ONE] : None : Core Cross Snoops Issued -- Single Core Requests
Umask-05 : 0x44 : PMU : [CORE_REMOTE] : None : Core Cross Snoops Issued -- Core Request to Remote Node
Umask-06 : 0x82 : PMU : [EVICT_GTONE] : None : Core Cross Snoops Issued -- Multiple Eviction
Umask-07 : 0x81 : PMU : [EVICT_ONE] : None : Core Cross Snoops Issued -- Single Eviction
Umask-08 : 0x84 : PMU : [EVICT_REMOTE] : None : Core Cross Snoops Issued -- Eviction to Remote Node
Umask-09 : 0x22 : PMU : [EXT_GTONE] : None : Core Cross Snoops Issued -- Multiple External Snoops
Umask-10 : 0x21 : PMU : [EXT_ONE] : None : Core Cross Snoops Issued -- Single External Snoops
Umask-11 : 0x24 : PMU : [EXT_REMOTE] : None : Core Cross Snoops Issued -- External Snoop to Remote Node
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282957
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_COUNTER0_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Since occupancy counts can only be captured in the Cbos 0 counter, this event allows a user to capture occupancy related information by filtering the Cb0 occupancy count captured in Counter 0.  The filtering available is found in the control register - threshold, invert and edge detect.  E.g. setting threshold to 1 can effectively monitor how many cycles the monitored queue has an entry.
Code     : 0x1f
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282958
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_DIR_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that looked up the Home Agent directory.  Can be filtered by requests that had to snoop and those that did not have to.
Code     : 0x53
Umask-00 : 0x02 : PMU : [NO_SNP] : None : Directory Lookups -- Snoop Not Needed
Umask-01 : 0x01 : PMU : [SNP] : None : Directory Lookups -- Snoop Needed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282959
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_DIR_UPDATE
Equiv	 : None
Flags    : None
Desc     : Counts the number of directory updates that were required.  These result in writes to the memory controller.
Code     : 0x54
Umask-00 : 0x01 : PMU : [HA] : None : Directory Updates -- from HA pipe
Umask-01 : 0x02 : PMU : [TOR] : None : Directory Updates -- from TOR pipe
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282960
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_EGRESS_ORDERING
Equiv	 : None
Flags    : None
Desc     : Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements
Code     : 0xae
Umask-00 : 0x04 : PMU : [IV_SNOOPGO_DN] : None : Egress Blocking due to Ordering requirements -- Down
Umask-01 : 0x01 : PMU : [IV_SNOOPGO_UP] : None : Egress Blocking due to Ordering requirements -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282961
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_FAST_ASSERTED
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles either the local or incoming distress signals are asserted.  Incoming distress includes up, dn and across.
Code     : 0xa5
Umask-00 : 0x02 : PMU : [HORZ] : None : FaST wire asserted -- Horizontal
Umask-01 : 0x01 : PMU : [VERT] : None : FaST wire asserted -- Vertical
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282962
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_HITME_HIT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5f
Umask-00 : 0x01 : PMU : [EX_RDS] : None : Counts Number of Hits in HitMe Cache -- Exclusive hit and op is RdCode, RdData, RdDataMigratory, RdCur, RdInv*, Inv*
Umask-01 : 0x04 : PMU : [SHARED_OWNREQ] : None : Counts Number of Hits in HitMe Cache -- Shared hit and op is RdInvOwn, RdInv, Inv*
Umask-02 : 0x08 : PMU : [WBMTOE] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoE
Umask-03 : 0x10 : PMU : [WBMTOI_OR_S] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282963
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_HITME_LOOKUP
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5e
Umask-00 : 0x01 : PMU : [READ] : None : Counts Number of times HitMe Cache is accessed -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInvOwn, RdInv, Inv*
Umask-01 : 0x02 : PMU : [WRITE] : None : Counts Number of times HitMe Cache is accessed -- op is WbMtoE, WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282964
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_HITME_MISS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x60
Umask-00 : 0x40 : PMU : [NOTSHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- No SF/LLC HitS/F and op is RdInvOwn
Umask-01 : 0x80 : PMU : [READ_OR_INV] : None : Counts Number of Misses in HitMe Cache -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInv, Inv*
Umask-02 : 0x20 : PMU : [SHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- SF/LLC HitS/F and op is RdInvOwn
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282965
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_HITME_UPDATE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x61
Umask-00 : 0x10 : PMU : [DEALLOCATE] : None : Counts the number of Allocate/Update to HitMe Cache -- Deallocate HtiME Reads without RspFwdI*
Umask-01 : 0x01 : PMU : [DEALLOCATE_RSPFWDI_LOC] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a local request
Umask-02 : 0x08 : PMU : [RDINVOWN] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache on RdInvOwn even if not RspFwdI*
Umask-03 : 0x02 : PMU : [RSPFWDI_REM] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a remote request
Umask-04 : 0x04 : PMU : [SHARED] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache to SHARed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282966
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_HORZ_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa7
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AD Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AD Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AD Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AD Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282967
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_HORZ_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa9
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AK Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AK Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AK Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AK Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282968
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_HORZ_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xab
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal BL Ring in Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal BL Ring in Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal BL Ring in Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal BL Ring in Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282969
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_HORZ_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xad
Umask-00 : 0x01 : PMU : [LEFT] : None : Horizontal IV Ring in Use -- Left
Umask-01 : 0x04 : PMU : [RIGHT] : None : Horizontal IV Ring in Use -- Right
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282970
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_IMC_READS_COUNT
Equiv	 : None
Flags    : None
Desc     : Count of the number of reads issued to any of the memory controller channels.  This can be filtered by the priority of the reads.
Code     : 0x59
Umask-00 : 0x01 : PMU : [NORMAL] : None : HA to iMC Reads Issued -- Normal
Umask-01 : 0x02 : PMU : [PRIORITY] : None : HA to iMC Reads Issued -- ISOCH
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282971
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_IMC_WRITES_COUNT
Equiv	 : None
Flags    : None
Desc     : Counts the total number of writes issued from the HA into the memory controller.  This counts for all four channels.  It can be filtered by full/partial and ISOCH/non-ISOCH.
Code     : 0x5b
Umask-00 : 0x01 : PMU : [FULL] : None : Writes Issued to the iMC by the HA -- Full Line Non-ISOCH
Umask-01 : 0x10 : PMU : [FULL_MIG] : None : Writes Issued to the iMC by the HA -- Full Line MIG
Umask-02 : 0x04 : PMU : [FULL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Full Line
Umask-03 : 0x02 : PMU : [PARTIAL] : None : Writes Issued to the iMC by the HA -- Partial Non-ISOCH
Umask-04 : 0x20 : PMU : [PARTIAL_MIG] : None : Writes Issued to the iMC by the HA -- Partial MIG
Umask-05 : 0x08 : PMU : [PARTIAL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Partial
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282972
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_IODC_ALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x62
Umask-00 : 0x01 : PMU : [INVITOM] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations
Umask-01 : 0x02 : PMU : [IODCFULL] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations dropped due to IODC Full
Umask-02 : 0x04 : PMU : [OSBGATED] : None : Counts Number of times IODC entry allocation is attempted -- Number of IDOC allocation dropped due to OSB gate
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282973
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_IODC_DEALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x63
Umask-00 : 0x10 : PMU : [ALL] : None : Counts number of IODC deallocations -- IODC deallocated due to any reason
Umask-01 : 0x08 : PMU : [SNPOUT] : None : Counts number of IODC deallocations -- IODC deallocated due to conflicting transaction
Umask-02 : 0x01 : PMU : [WBMTOE] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoE
Umask-03 : 0x02 : PMU : [WBMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoI
Umask-04 : 0x04 : PMU : [WBPUSHMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbPushMtoI
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282974
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_LLC_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2.  This has numerous filters available.  Note the non-standard filtering equation.  This event will count requests that lookup the cache multiple times with multiple increments.  One must ALWAYS set umask bit 0 and select a state or states to match.  Otherwise, the event will count nothing.  CHAFilter0[24:21,17] bits correspond to [FMESI] state.
Code     : 0x34
Umask-00 : 0x11 : PMU : [ANY] : [default] : Cache and Snoop Filter Lookups -- Any Request
Umask-01 : 0x03 : PMU : [DATA_READ] : None : Cache and Snoop Filter Lookups -- Data Read Request
Umask-02 : 0x31 : PMU : [LOCAL] : None : Cache and Snoop Filter Lookups -- Local
Umask-03 : 0x91 : PMU : [REMOTE] : None : Cache and Snoop Filter Lookups -- Remote
Umask-04 : 0x09 : PMU : [REMOTE_SNOOP] : None : Cache and Snoop Filter Lookups -- External Snoop Request
Umask-05 : 0x05 : PMU : [WRITE] : None : Cache and Snoop Filter Lookups -- Write Requests
Umask-06 : 0x00 : PMU : [STATE_LLC_I] : None : LLC Invalid cacheline state
Umask-07 : 0x00 : PMU : [STATE_SF_S] : None : SF Shared cacheline state
Umask-08 : 0x00 : PMU : [STATE_SF_E] : None : SF Exclusive cacheline state
Umask-09 : 0x00 : PMU : [STATE_SF_H] : None : SF H cacheline state
Umask-10 : 0x00 : PMU : [STATE_LLC_S] : None : LLC Shared cacheline state
Umask-11 : 0x00 : PMU : [STATE_LLC_E] : None : LLC Exclusive cacheline state
Umask-12 : 0x00 : PMU : [STATE_LLC_M] : None : LLC Modified cacheline state
Umask-13 : 0x00 : PMU : [STATE_LLC_F] : None : LLC Forward cacheline state
Umask-14 : 0x00 : PMU : [STATE_CACHE_ANY] : [default] : Any cache line state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282975
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_LLC_VICTIMS
Equiv	 : None
Flags    : None
Desc     : Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.
Code     : 0x37
Umask-00 : 0x2f : PMU : [LOCAL_ALL] : None : Lines Victimized -- Local - All Lines
Umask-01 : 0x22 : PMU : [LOCAL_E] : None : Lines Victimized -- Local - Lines in E State
Umask-02 : 0x28 : PMU : [LOCAL_F] : None : Lines Victimized -- Local - Lines in F State
Umask-03 : 0x21 : PMU : [LOCAL_M] : None : Lines Victimized -- Local - Lines in M State
Umask-04 : 0x24 : PMU : [LOCAL_S] : None : Lines Victimized -- Local - Lines in S State
Umask-05 : 0x8f : PMU : [REMOTE_ALL] : None : Lines Victimized -- Remote - All Lines
Umask-06 : 0x82 : PMU : [REMOTE_E] : None : Lines Victimized -- Remote - Lines in E State
Umask-07 : 0x88 : PMU : [REMOTE_F] : None : Lines Victimized -- Remote - Lines in F State
Umask-08 : 0x81 : PMU : [REMOTE_M] : None : Lines Victimized -- Remote - Lines in M State
Umask-09 : 0x84 : PMU : [REMOTE_S] : None : Lines Victimized -- Remote - Lines in S State
Umask-10 : 0xa2 : PMU : [TOTAL_E] : None : Lines Victimized -- Lines in E State
Umask-11 : 0xa8 : PMU : [TOTAL_F] : None : Lines Victimized -- Lines in F State
Umask-12 : 0xa1 : PMU : [TOTAL_M] : None : Lines Victimized -- Lines in M State
Umask-13 : 0xa4 : PMU : [TOTAL_S] : None : Lines Victimized -- Lines in S State
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282976
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_MISC
Equiv	 : None
Flags    : None
Desc     : Miscellaneous events in the CHA.
Code     : 0x39
Umask-00 : 0x20 : PMU : [CV0_PREF_MISS] : None : Cbo Misc -- CV0 Prefetch Miss
Umask-01 : 0x10 : PMU : [CV0_PREF_VIC] : None : Cbo Misc -- CV0 Prefetch Victim
Umask-02 : 0x08 : PMU : [RFO_HIT_S] : None : Cbo Misc -- RFO HitS
Umask-03 : 0x01 : PMU : [RSPI_WAS_FSE] : None : Cbo Misc -- Silent Snoop Eviction
Umask-04 : 0x02 : PMU : [WC_ALIASING] : None : Cbo Misc -- Write Combining Aliasing
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282977
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_OSB
Equiv	 : None
Flags    : None
Desc     : Count of OSB snoop broadcasts. Counts by 1 per request causing OSB snoops to be broadcast. Does not count all the snoops generated by OSB.
Code     : 0x55
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282978
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_READ_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending reads from the CHA into the iMC.  In order to send reads into the memory controller, the HA must first acquire a credit for the iMCs AD Ingress queuee.
Code     : 0x58
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx READ Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx READ Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx READ Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx READ Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx READ Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx READ Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282979
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_REQUESTS
Equiv	 : None
Flags    : None
Desc     : Counts the total number of read requests made into the Home Agent. Reads include all read opcodes (including RFO).  Writes include all writes (streaming, evictions, HitM, etc).
Code     : 0x50
Umask-00 : 0x10 : PMU : [INVITOE_LOCAL] : None : Read and Write Requests -- InvalItoE Local
Umask-01 : 0x20 : PMU : [INVITOE_REMOTE] : None : Read and Write Requests -- InvalItoE Remote
Umask-02 : 0x03 : PMU : [READS] : [default] : Read and Write Requests -- Reads
Umask-03 : 0x01 : PMU : [READS_LOCAL] : None : Read and Write Requests -- Reads Local
Umask-04 : 0x02 : PMU : [READS_REMOTE] : None : Read and Write Requests -- Reads Remote
Umask-05 : 0x0c : PMU : [WRITES] : None : Read and Write Requests -- Writes
Umask-06 : 0x04 : PMU : [WRITES_LOCAL] : None : Read and Write Requests -- Writes Local
Umask-07 : 0x08 : PMU : [WRITES_REMOTE] : None : Read and Write Requests -- Writes Remote
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282980
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_RING_BOUNCES_HORZ
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.
Code     : 0xa1
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Horizontal Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Horizontal Ring. -- AK
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Horizontal Ring. -- BL
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Horizontal Ring. -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282981
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_RING_BOUNCES_VERT
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.
Code     : 0xa0
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Vertical Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Vertical Ring. -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Vertical Ring. -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Vertical Ring. -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282982
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_RING_SINK_STARVED_HORZ
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa3
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Horizontal Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Horizontal Ring -- AK
Umask-02 : 0x20 : PMU : [AK_AG1] : None : Sink Starvation on Horizontal Ring -- Acknowledgements to Agent 1
Umask-03 : 0x04 : PMU : [BL] : None : Sink Starvation on Horizontal Ring -- BL
Umask-04 : 0x08 : PMU : [IV] : None : Sink Starvation on Horizontal Ring -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282983
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_RING_SINK_STARVED_VERT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa2
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Vertical Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Vertical Ring -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Sink Starvation on Vertical Ring -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Sink Starvation on Vertical Ring -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282984
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_RING_SRC_THRTL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa4
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282985
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_RXC_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts number of allocations per cycle into the specified Ingress queue.
Code     : 0x13
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Allocations -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Allocations -- IRQ
Umask-02 : 0x02 : PMU : [IRQ_REJ] : None : Ingress (from CMS) Allocations -- IRQ Rejected
Umask-03 : 0x10 : PMU : [PRQ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-04 : 0x20 : PMU : [PRQ_REJ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-05 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Allocations -- RRQ
Umask-06 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Allocations -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282986
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_RXC_IPQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x22
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress Probe Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress Probe Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress Probe Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress Probe Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress Probe Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress Probe Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282987
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_RXC_IPQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x23
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress Probe Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress Probe Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress Probe Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress Probe Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress Probe Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress Probe Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress Probe Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress Probe Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282988
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_RXC_IRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x18
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282989
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_RXC_IRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x19
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282990
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_RXC_ISMQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x24
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282991
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_RXC_ISMQ0_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2c
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282992
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_RXC_ISMQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x25
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Rejects -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Rejects -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282993
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_RXC_ISMQ1_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2d
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Retries -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Retries -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282994
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_RXC_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Counts number of entries in the specified Ingress queue in each cycle.
Code     : 0x11
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Occupancy -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Occupancy -- IRQ
Umask-02 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Occupancy -- RRQ
Umask-03 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Occupancy -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282995
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_RXC_OTHER0_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2e
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Other Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Other Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Other Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Other Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Other Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Other Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Other Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Other Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282996
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_RXC_OTHER1_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2f
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Other Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Other Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Other Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Other Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Other Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Other Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Other Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Other Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282997
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_RXC_PRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x20
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282998
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_RXC_PRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x21
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- LLC OR SF Way
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675282999
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_RXC_REQ_Q0_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2a
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Request Queue Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Request Queue Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Request Queue Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Request Queue Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Request Queue Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Request Queue Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Request Queue Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Request Queue Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283000
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_RXC_REQ_Q1_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2b
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Request Queue Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Request Queue Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Request Queue Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Request Queue Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Request Queue Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Request Queue Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Request Queue Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Request Queue Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283001
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_RXC_RRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x26
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : RRQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : RRQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : RRQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : RRQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : RRQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : RRQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : RRQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : RRQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283002
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_RXC_RRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x27
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : RRQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : RRQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : RRQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : RRQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : RRQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : RRQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : RRQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : RRQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283003
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_RXC_WBQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x28
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : WBQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : WBQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : WBQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : WBQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : WBQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : WBQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : WBQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : WBQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283004
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_RXC_WBQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x29
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : WBQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : WBQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : WBQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : WBQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : WBQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : WBQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : WBQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : WBQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283005
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_RXR_BUSY_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority
Code     : 0xb4
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-03 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283006
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_RXR_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the CMS Ingress
Code     : 0xb2
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Bypass -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Bypass -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Bypass -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Bypass -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Bypass -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Bypass -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283007
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_RXR_CRD_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.
Code     : 0xb3
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Injection Starvation -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Umask-05 : 0x80 : PMU : [IFV] : None : Transgress Injection Starvation -- IFV - Credit
Umask-06 : 0x08 : PMU : [IV_BNC] : None : Transgress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283008
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_RXR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh
Code     : 0xb1
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Allocations -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Allocations -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Allocations -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Allocations -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Allocations -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Allocations -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283009
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_RXR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh
Code     : 0xb0
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283010
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_SF_EVICTION
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x3d
Umask-00 : 0x02 : PMU : [E_STATE] : None : Snoop Filter Eviction -- E state
Umask-01 : 0x01 : PMU : [M_STATE] : None : Snoop Filter Eviction -- M state
Umask-02 : 0x04 : PMU : [S_STATE] : None : Snoop Filter Eviction -- S state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283011
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_SNOOPS_SENT
Equiv	 : None
Flags    : None
Desc     : Counts the number of snoops issued by the HA.
Code     : 0x51
Umask-00 : 0x01 : PMU : [ALL] : None : Snoops Sent -- All
Umask-01 : 0x10 : PMU : [BCST_LOCAL] : None : Snoops Sent -- Broadcast snoop for Local Requests
Umask-02 : 0x20 : PMU : [BCST_REMOTE] : None : Snoops Sent -- Broadcast snoops for Remote Requests
Umask-03 : 0x40 : PMU : [DIRECT_LOCAL] : None : Snoops Sent -- Directed snoops for Local Requests
Umask-04 : 0x80 : PMU : [DIRECT_REMOTE] : None : Snoops Sent -- Directed snoops for Remote Requests
Umask-05 : 0x04 : PMU : [LOCAL] : None : Snoops Sent -- Broadcast or directed Snoops sent for Local Requests
Umask-06 : 0x08 : PMU : [REMOTE] : None : Snoops Sent -- Broadcast or directed Snoops sent for Remote Requests
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283012
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_SNOOP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the total number of RspI snoop responses received.  Whenever a snoops are issued, one or more snoop responses will be returned depending on the topology of the system.  In systems larger than 2s, when multiple snoops are returned this will count all the snoops that are received.  For example, if 3 snoops were issued and returned RspI, RspS, and RspSFwd; then each of these sub-events would increment by 1.
Code     : 0x5c
Umask-00 : 0x40 : PMU : [RSPCNFLCTS] : None : Snoop Responses Received -- RSPCNFLCT*
Umask-01 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received -- RspFwd
Umask-02 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received -- RspI
Umask-03 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received -- RspIFwd
Umask-04 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received -- RspS
Umask-05 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received -- RspSFwd
Umask-06 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received -- Rsp*Fwd*WB
Umask-07 : 0x10 : PMU : [RSP_WBWB] : None : Snoop Responses Received -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283013
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_SNOOP_RESP_LOCAL
Equiv	 : None
Flags    : None
Desc     : Number of snoop responses received for a Local  request
Code     : 0x5d
Umask-00 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received Local -- RspFwd
Umask-01 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received Local -- RspI
Umask-02 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received Local -- RspIFwd
Umask-03 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received Local -- RspS
Umask-04 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received Local -- RspSFwd
Umask-05 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received Local -- Rsp*FWD*WB
Umask-06 : 0x10 : PMU : [RSP_WB] : None : Snoop Responses Received Local -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283014
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd0
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283015
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd2
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283016
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd4
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283017
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd6
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283018
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_TOR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.
Code     : 0x35
Umask-00 : 0x15 : PMU : [ALL_HIT] : None : TOR Inserts -- Hits from Local
Umask-01 : 0x35 : PMU : [ALL_IO_IA] : None : TOR Inserts -- All from Local iA and IO
Umask-02 : 0x25 : PMU : [ALL_MISS] : None : TOR Inserts -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Inserts -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Inserts -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Inserts -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Inserts -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Inserts -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Inserts -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Inserts -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Inserts -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Inserts -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Inserts -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Inserts -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Inserts -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 675283019
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_TOR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.
Code     : 0x36
Umask-00 : 0x37 : PMU : [ALL] : None : TOR Occupancy -- All from Local
Umask-01 : 0x17 : PMU : [ALL_HIT] : None : TOR Occupancy -- Hits from Local
Umask-02 : 0x27 : PMU : [ALL_MISS] : None : TOR Occupancy -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Occupancy -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Occupancy -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Occupancy -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Occupancy -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Occupancy -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Occupancy -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Occupancy -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Occupancy -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Occupancy -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Occupancy -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Occupancy -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Occupancy -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 675283020
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_TXR_HORZ_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9d
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal ADS Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal ADS Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal ADS Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal ADS Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal ADS Used -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283021
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_TXR_HORZ_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.
Code     : 0x9f
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Bypass Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Bypass Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Bypass Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Bypass Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Bypass Used -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Bypass Used -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283022
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x96
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283023
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x97
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283024
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_TXR_HORZ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x95
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Inserts -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Inserts -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Inserts -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Inserts -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Inserts -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Inserts -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283025
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_TXR_HORZ_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Horizontal Rinng
Code     : 0x99
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress NACKs -- AD - Bounce
Umask-01 : 0x20 : PMU : [AD_CRD] : None : CMS Horizontal Egress NACKs -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress NACKs -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress NACKs -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress NACKs -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress NACKs -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283026
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_TXR_HORZ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x94
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283027
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_TXR_HORZ_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.
Code     : 0x9b
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Injection Starvation -- AD - Bounce
Umask-01 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Injection Starvation -- AK - Bounce
Umask-02 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Injection Starvation -- BL - Bounce
Umask-03 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283028
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_TXR_VERT_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9c
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283029
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_TXR_VERT_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.
Code     : 0x9e
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical ADS Used -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283030
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x92
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Full -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283031
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x93
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283032
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_TXR_VERT_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x91
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Allocations -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Allocations -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Allocations -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Allocations -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Allocations -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Allocations -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Allocations -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283033
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_TXR_VERT_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Vertical Rinng
Code     : 0x98
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress NACKs -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress NACKs -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress NACKs -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress NACKs -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress NACKs -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress NACKs -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress NACKs -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283034
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_TXR_VERT_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x90
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Occupancy -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Occupancy -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Occupancy -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Occupancy -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Occupancy -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Occupancy -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Occupancy -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283035
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_TXR_VERT_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.
Code     : 0x9a
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress Injection Starvation -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283036
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_VERT_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa6
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AD Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AD Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AD Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AD Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283037
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_VERT_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa8
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AK Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AK Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AK Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AK Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283038
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_VERT_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xaa
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical BL Ring in Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical BL Ring in Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical BL Ring in Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical BL Ring in Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283039
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_VERT_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xac
Umask-00 : 0x04 : PMU : [DN] : None : Vertical IV Ring in Use -- Down
Umask-01 : 0x01 : PMU : [UP] : None : Vertical IV Ring in Use -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283040
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_WB_PUSH_MTOI
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was received WbPushMtoI
Code     : 0x56
Umask-00 : 0x01 : PMU : [LLC] : None : WbPushMtoI -- Pushed to LLC
Umask-01 : 0x02 : PMU : [MEM] : None : WbPushMtoI -- Pushed to Memory
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283041
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_WRITE_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending WRITEs from the CHA into the iMC.  In order to send WRITEs into the memory controller, the HA must first acquire a credit for the iMCs BL Ingress queuee.
Code     : 0x5a
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx WRITE Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx WRITE Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx WRITE Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx WRITE Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx WRITE Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx WRITE Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 675283042
PMU name : skx_unc_cha2 (Intel SkylakeX CHA2 uncore)
Name     : UNC_C_XSNP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the number of core cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type. This event can be filtered based on who triggered the initial snoop(s):  from Evictions, Core  or External (i.e. from a remote node) Requests.  And the event can be filtered based on the responses:  RspX_Fwd/HitY where Y is the state prior to the snoop response and X is the state following.
Code     : 0x32
Umask-00 : 0xe4 : PMU : [ANY_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Any RspIFwdFE
Umask-01 : 0xe2 : PMU : [ANY_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Any RspSFwdFE
Umask-02 : 0xe8 : PMU : [ANY_RSPS_FWDM] : None : Core Cross Snoop Responses -- Any RspSFwdM
Umask-03 : 0xe1 : PMU : [ANY_RSP_HITFSE] : None : Core Cross Snoop Responses -- Any RspHitFSE
Umask-04 : 0x44 : PMU : [CORE_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Core RspIFwdFE
Umask-05 : 0x50 : PMU : [CORE_RSPI_FWDM] : None : Core Cross Snoop Responses -- Core RspIFwdM
Umask-06 : 0x42 : PMU : [CORE_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Core RspSFwdFE
Umask-07 : 0x48 : PMU : [CORE_RSPS_FWDM] : None : Core Cross Snoop Responses -- Core RspSFwdM
Umask-08 : 0x41 : PMU : [CORE_RSP_HITFSE] : None : Core Cross Snoop Responses -- Core RspHitFSE
Umask-09 : 0x84 : PMU : [EVICT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Evict RspIFwdFE
Umask-10 : 0x90 : PMU : [EVICT_RSPI_FWDM] : None : Core Cross Snoop Responses -- Evict RspIFwdM
Umask-11 : 0x82 : PMU : [EVICT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Evict RspSFwdFE
Umask-12 : 0x88 : PMU : [EVICT_RSPS_FWDM] : None : Core Cross Snoop Responses -- Evict RspSFwdM
Umask-13 : 0x81 : PMU : [EVICT_RSP_HITFSE] : None : Core Cross Snoop Responses -- Evict RspHitFSE
Umask-14 : 0x24 : PMU : [EXT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- External RspIFwdFE
Umask-15 : 0x30 : PMU : [EXT_RSPI_FWDM] : None : Core Cross Snoop Responses -- External RspIFwdM
Umask-16 : 0x22 : PMU : [EXT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- External RspSFwdFE
Umask-17 : 0x28 : PMU : [EXT_RSPS_FWDM] : None : Core Cross Snoop Responses -- External RspSFwdM
Umask-18 : 0x21 : PMU : [EXT_RSP_HITFSE] : None : Core Cross Snoop Responses -- External RspHitFSE
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380096
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_AG0_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.
Code     : 0x80
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380097
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_AG0_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress
Code     : 0x82
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380098
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_AG0_BL_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.
Code     : 0x88
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380099
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_AG0_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress
Code     : 0x8a
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380100
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_AG1_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.
Code     : 0x84
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380101
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_AG1_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress
Code     : 0x86
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380102
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_AG1_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress
Code     : 0x8e
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380103
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_AG1_BL_CREDITS_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.
Code     : 0x8c
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380104
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_BYPASS_CHA_IMC
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was able to bypass HA pipe on the way to iMC.  This is a latency optimization for situations when there is light loadings on the memory subsystem.  This can be filtered by when the bypass was taken and when it was not.
Code     : 0x57
Umask-00 : 0x02 : PMU : [INTERMEDIATE] : None : CHA to iMC Bypass -- Intermediate bypass Taken
Umask-01 : 0x04 : PMU : [NOT_TAKEN] : None : CHA to iMC Bypass -- Not Taken
Umask-02 : 0x01 : PMU : [TAKEN] : None : CHA to iMC Bypass -- Taken
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380105
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380106
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_CMS_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xc0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380107
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_CORE_PMA
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x17
Umask-00 : 0x01 : PMU : [C1_STATE] : None : Core PMA Events -- C1  State
Umask-01 : 0x02 : PMU : [C1_TRANSITION] : None : Core PMA Events -- C1 Transition
Umask-02 : 0x04 : PMU : [C6_STATE] : None : Core PMA Events -- C6 State
Umask-03 : 0x08 : PMU : [C6_TRANSITION] : None : Core PMA Events -- C6 Transition
Umask-04 : 0x10 : PMU : [GV] : None : Core PMA Events -- GV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380108
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_CORE_SNP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that trigger a configurable number of cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type and what CoreValid bits are set.  For example, if 2 CV bits are set on a data read, the cores must have the data in S state so it is not necessary to snoop them.  However, if only 1 CV bit is set the core my have modified the data.  If the transaction was an RFO, it would need to invalidate the lines.  This event can be filtered based on who triggered the initial snoop(s).
Code     : 0x33
Umask-00 : 0xe2 : PMU : [ANY_GTONE] : None : Core Cross Snoops Issued -- Any Cycle with Multiple Snoops
Umask-01 : 0xe1 : PMU : [ANY_ONE] : None : Core Cross Snoops Issued -- Any Single Snoop
Umask-02 : 0xe4 : PMU : [ANY_REMOTE] : None : Core Cross Snoops Issued -- Any Snoop to Remote Node
Umask-03 : 0x42 : PMU : [CORE_GTONE] : None : Core Cross Snoops Issued -- Multiple Core Requests
Umask-04 : 0x41 : PMU : [CORE_ONE] : None : Core Cross Snoops Issued -- Single Core Requests
Umask-05 : 0x44 : PMU : [CORE_REMOTE] : None : Core Cross Snoops Issued -- Core Request to Remote Node
Umask-06 : 0x82 : PMU : [EVICT_GTONE] : None : Core Cross Snoops Issued -- Multiple Eviction
Umask-07 : 0x81 : PMU : [EVICT_ONE] : None : Core Cross Snoops Issued -- Single Eviction
Umask-08 : 0x84 : PMU : [EVICT_REMOTE] : None : Core Cross Snoops Issued -- Eviction to Remote Node
Umask-09 : 0x22 : PMU : [EXT_GTONE] : None : Core Cross Snoops Issued -- Multiple External Snoops
Umask-10 : 0x21 : PMU : [EXT_ONE] : None : Core Cross Snoops Issued -- Single External Snoops
Umask-11 : 0x24 : PMU : [EXT_REMOTE] : None : Core Cross Snoops Issued -- External Snoop to Remote Node
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380109
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_COUNTER0_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Since occupancy counts can only be captured in the Cbos 0 counter, this event allows a user to capture occupancy related information by filtering the Cb0 occupancy count captured in Counter 0.  The filtering available is found in the control register - threshold, invert and edge detect.  E.g. setting threshold to 1 can effectively monitor how many cycles the monitored queue has an entry.
Code     : 0x1f
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380110
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_DIR_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that looked up the Home Agent directory.  Can be filtered by requests that had to snoop and those that did not have to.
Code     : 0x53
Umask-00 : 0x02 : PMU : [NO_SNP] : None : Directory Lookups -- Snoop Not Needed
Umask-01 : 0x01 : PMU : [SNP] : None : Directory Lookups -- Snoop Needed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380111
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_DIR_UPDATE
Equiv	 : None
Flags    : None
Desc     : Counts the number of directory updates that were required.  These result in writes to the memory controller.
Code     : 0x54
Umask-00 : 0x01 : PMU : [HA] : None : Directory Updates -- from HA pipe
Umask-01 : 0x02 : PMU : [TOR] : None : Directory Updates -- from TOR pipe
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380112
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_EGRESS_ORDERING
Equiv	 : None
Flags    : None
Desc     : Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements
Code     : 0xae
Umask-00 : 0x04 : PMU : [IV_SNOOPGO_DN] : None : Egress Blocking due to Ordering requirements -- Down
Umask-01 : 0x01 : PMU : [IV_SNOOPGO_UP] : None : Egress Blocking due to Ordering requirements -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380113
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_FAST_ASSERTED
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles either the local or incoming distress signals are asserted.  Incoming distress includes up, dn and across.
Code     : 0xa5
Umask-00 : 0x02 : PMU : [HORZ] : None : FaST wire asserted -- Horizontal
Umask-01 : 0x01 : PMU : [VERT] : None : FaST wire asserted -- Vertical
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380114
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_HITME_HIT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5f
Umask-00 : 0x01 : PMU : [EX_RDS] : None : Counts Number of Hits in HitMe Cache -- Exclusive hit and op is RdCode, RdData, RdDataMigratory, RdCur, RdInv*, Inv*
Umask-01 : 0x04 : PMU : [SHARED_OWNREQ] : None : Counts Number of Hits in HitMe Cache -- Shared hit and op is RdInvOwn, RdInv, Inv*
Umask-02 : 0x08 : PMU : [WBMTOE] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoE
Umask-03 : 0x10 : PMU : [WBMTOI_OR_S] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380115
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_HITME_LOOKUP
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5e
Umask-00 : 0x01 : PMU : [READ] : None : Counts Number of times HitMe Cache is accessed -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInvOwn, RdInv, Inv*
Umask-01 : 0x02 : PMU : [WRITE] : None : Counts Number of times HitMe Cache is accessed -- op is WbMtoE, WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380116
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_HITME_MISS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x60
Umask-00 : 0x40 : PMU : [NOTSHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- No SF/LLC HitS/F and op is RdInvOwn
Umask-01 : 0x80 : PMU : [READ_OR_INV] : None : Counts Number of Misses in HitMe Cache -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInv, Inv*
Umask-02 : 0x20 : PMU : [SHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- SF/LLC HitS/F and op is RdInvOwn
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380117
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_HITME_UPDATE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x61
Umask-00 : 0x10 : PMU : [DEALLOCATE] : None : Counts the number of Allocate/Update to HitMe Cache -- Deallocate HtiME Reads without RspFwdI*
Umask-01 : 0x01 : PMU : [DEALLOCATE_RSPFWDI_LOC] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a local request
Umask-02 : 0x08 : PMU : [RDINVOWN] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache on RdInvOwn even if not RspFwdI*
Umask-03 : 0x02 : PMU : [RSPFWDI_REM] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a remote request
Umask-04 : 0x04 : PMU : [SHARED] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache to SHARed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380118
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_HORZ_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa7
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AD Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AD Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AD Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AD Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380119
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_HORZ_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa9
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AK Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AK Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AK Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AK Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380120
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_HORZ_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xab
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal BL Ring in Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal BL Ring in Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal BL Ring in Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal BL Ring in Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380121
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_HORZ_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xad
Umask-00 : 0x01 : PMU : [LEFT] : None : Horizontal IV Ring in Use -- Left
Umask-01 : 0x04 : PMU : [RIGHT] : None : Horizontal IV Ring in Use -- Right
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380122
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_IMC_READS_COUNT
Equiv	 : None
Flags    : None
Desc     : Count of the number of reads issued to any of the memory controller channels.  This can be filtered by the priority of the reads.
Code     : 0x59
Umask-00 : 0x01 : PMU : [NORMAL] : None : HA to iMC Reads Issued -- Normal
Umask-01 : 0x02 : PMU : [PRIORITY] : None : HA to iMC Reads Issued -- ISOCH
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380123
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_IMC_WRITES_COUNT
Equiv	 : None
Flags    : None
Desc     : Counts the total number of writes issued from the HA into the memory controller.  This counts for all four channels.  It can be filtered by full/partial and ISOCH/non-ISOCH.
Code     : 0x5b
Umask-00 : 0x01 : PMU : [FULL] : None : Writes Issued to the iMC by the HA -- Full Line Non-ISOCH
Umask-01 : 0x10 : PMU : [FULL_MIG] : None : Writes Issued to the iMC by the HA -- Full Line MIG
Umask-02 : 0x04 : PMU : [FULL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Full Line
Umask-03 : 0x02 : PMU : [PARTIAL] : None : Writes Issued to the iMC by the HA -- Partial Non-ISOCH
Umask-04 : 0x20 : PMU : [PARTIAL_MIG] : None : Writes Issued to the iMC by the HA -- Partial MIG
Umask-05 : 0x08 : PMU : [PARTIAL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Partial
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380124
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_IODC_ALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x62
Umask-00 : 0x01 : PMU : [INVITOM] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations
Umask-01 : 0x02 : PMU : [IODCFULL] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations dropped due to IODC Full
Umask-02 : 0x04 : PMU : [OSBGATED] : None : Counts Number of times IODC entry allocation is attempted -- Number of IDOC allocation dropped due to OSB gate
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380125
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_IODC_DEALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x63
Umask-00 : 0x10 : PMU : [ALL] : None : Counts number of IODC deallocations -- IODC deallocated due to any reason
Umask-01 : 0x08 : PMU : [SNPOUT] : None : Counts number of IODC deallocations -- IODC deallocated due to conflicting transaction
Umask-02 : 0x01 : PMU : [WBMTOE] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoE
Umask-03 : 0x02 : PMU : [WBMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoI
Umask-04 : 0x04 : PMU : [WBPUSHMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbPushMtoI
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380126
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_LLC_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2.  This has numerous filters available.  Note the non-standard filtering equation.  This event will count requests that lookup the cache multiple times with multiple increments.  One must ALWAYS set umask bit 0 and select a state or states to match.  Otherwise, the event will count nothing.  CHAFilter0[24:21,17] bits correspond to [FMESI] state.
Code     : 0x34
Umask-00 : 0x11 : PMU : [ANY] : [default] : Cache and Snoop Filter Lookups -- Any Request
Umask-01 : 0x03 : PMU : [DATA_READ] : None : Cache and Snoop Filter Lookups -- Data Read Request
Umask-02 : 0x31 : PMU : [LOCAL] : None : Cache and Snoop Filter Lookups -- Local
Umask-03 : 0x91 : PMU : [REMOTE] : None : Cache and Snoop Filter Lookups -- Remote
Umask-04 : 0x09 : PMU : [REMOTE_SNOOP] : None : Cache and Snoop Filter Lookups -- External Snoop Request
Umask-05 : 0x05 : PMU : [WRITE] : None : Cache and Snoop Filter Lookups -- Write Requests
Umask-06 : 0x00 : PMU : [STATE_LLC_I] : None : LLC Invalid cacheline state
Umask-07 : 0x00 : PMU : [STATE_SF_S] : None : SF Shared cacheline state
Umask-08 : 0x00 : PMU : [STATE_SF_E] : None : SF Exclusive cacheline state
Umask-09 : 0x00 : PMU : [STATE_SF_H] : None : SF H cacheline state
Umask-10 : 0x00 : PMU : [STATE_LLC_S] : None : LLC Shared cacheline state
Umask-11 : 0x00 : PMU : [STATE_LLC_E] : None : LLC Exclusive cacheline state
Umask-12 : 0x00 : PMU : [STATE_LLC_M] : None : LLC Modified cacheline state
Umask-13 : 0x00 : PMU : [STATE_LLC_F] : None : LLC Forward cacheline state
Umask-14 : 0x00 : PMU : [STATE_CACHE_ANY] : [default] : Any cache line state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380127
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_LLC_VICTIMS
Equiv	 : None
Flags    : None
Desc     : Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.
Code     : 0x37
Umask-00 : 0x2f : PMU : [LOCAL_ALL] : None : Lines Victimized -- Local - All Lines
Umask-01 : 0x22 : PMU : [LOCAL_E] : None : Lines Victimized -- Local - Lines in E State
Umask-02 : 0x28 : PMU : [LOCAL_F] : None : Lines Victimized -- Local - Lines in F State
Umask-03 : 0x21 : PMU : [LOCAL_M] : None : Lines Victimized -- Local - Lines in M State
Umask-04 : 0x24 : PMU : [LOCAL_S] : None : Lines Victimized -- Local - Lines in S State
Umask-05 : 0x8f : PMU : [REMOTE_ALL] : None : Lines Victimized -- Remote - All Lines
Umask-06 : 0x82 : PMU : [REMOTE_E] : None : Lines Victimized -- Remote - Lines in E State
Umask-07 : 0x88 : PMU : [REMOTE_F] : None : Lines Victimized -- Remote - Lines in F State
Umask-08 : 0x81 : PMU : [REMOTE_M] : None : Lines Victimized -- Remote - Lines in M State
Umask-09 : 0x84 : PMU : [REMOTE_S] : None : Lines Victimized -- Remote - Lines in S State
Umask-10 : 0xa2 : PMU : [TOTAL_E] : None : Lines Victimized -- Lines in E State
Umask-11 : 0xa8 : PMU : [TOTAL_F] : None : Lines Victimized -- Lines in F State
Umask-12 : 0xa1 : PMU : [TOTAL_M] : None : Lines Victimized -- Lines in M State
Umask-13 : 0xa4 : PMU : [TOTAL_S] : None : Lines Victimized -- Lines in S State
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380128
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_MISC
Equiv	 : None
Flags    : None
Desc     : Miscellaneous events in the CHA.
Code     : 0x39
Umask-00 : 0x20 : PMU : [CV0_PREF_MISS] : None : Cbo Misc -- CV0 Prefetch Miss
Umask-01 : 0x10 : PMU : [CV0_PREF_VIC] : None : Cbo Misc -- CV0 Prefetch Victim
Umask-02 : 0x08 : PMU : [RFO_HIT_S] : None : Cbo Misc -- RFO HitS
Umask-03 : 0x01 : PMU : [RSPI_WAS_FSE] : None : Cbo Misc -- Silent Snoop Eviction
Umask-04 : 0x02 : PMU : [WC_ALIASING] : None : Cbo Misc -- Write Combining Aliasing
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380129
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_OSB
Equiv	 : None
Flags    : None
Desc     : Count of OSB snoop broadcasts. Counts by 1 per request causing OSB snoops to be broadcast. Does not count all the snoops generated by OSB.
Code     : 0x55
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380130
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_READ_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending reads from the CHA into the iMC.  In order to send reads into the memory controller, the HA must first acquire a credit for the iMCs AD Ingress queuee.
Code     : 0x58
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx READ Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx READ Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx READ Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx READ Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx READ Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx READ Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380131
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_REQUESTS
Equiv	 : None
Flags    : None
Desc     : Counts the total number of read requests made into the Home Agent. Reads include all read opcodes (including RFO).  Writes include all writes (streaming, evictions, HitM, etc).
Code     : 0x50
Umask-00 : 0x10 : PMU : [INVITOE_LOCAL] : None : Read and Write Requests -- InvalItoE Local
Umask-01 : 0x20 : PMU : [INVITOE_REMOTE] : None : Read and Write Requests -- InvalItoE Remote
Umask-02 : 0x03 : PMU : [READS] : [default] : Read and Write Requests -- Reads
Umask-03 : 0x01 : PMU : [READS_LOCAL] : None : Read and Write Requests -- Reads Local
Umask-04 : 0x02 : PMU : [READS_REMOTE] : None : Read and Write Requests -- Reads Remote
Umask-05 : 0x0c : PMU : [WRITES] : None : Read and Write Requests -- Writes
Umask-06 : 0x04 : PMU : [WRITES_LOCAL] : None : Read and Write Requests -- Writes Local
Umask-07 : 0x08 : PMU : [WRITES_REMOTE] : None : Read and Write Requests -- Writes Remote
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380132
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_RING_BOUNCES_HORZ
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.
Code     : 0xa1
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Horizontal Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Horizontal Ring. -- AK
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Horizontal Ring. -- BL
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Horizontal Ring. -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380133
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_RING_BOUNCES_VERT
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.
Code     : 0xa0
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Vertical Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Vertical Ring. -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Vertical Ring. -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Vertical Ring. -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380134
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_RING_SINK_STARVED_HORZ
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa3
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Horizontal Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Horizontal Ring -- AK
Umask-02 : 0x20 : PMU : [AK_AG1] : None : Sink Starvation on Horizontal Ring -- Acknowledgements to Agent 1
Umask-03 : 0x04 : PMU : [BL] : None : Sink Starvation on Horizontal Ring -- BL
Umask-04 : 0x08 : PMU : [IV] : None : Sink Starvation on Horizontal Ring -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380135
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_RING_SINK_STARVED_VERT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa2
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Vertical Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Vertical Ring -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Sink Starvation on Vertical Ring -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Sink Starvation on Vertical Ring -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380136
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_RING_SRC_THRTL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa4
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380137
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_RXC_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts number of allocations per cycle into the specified Ingress queue.
Code     : 0x13
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Allocations -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Allocations -- IRQ
Umask-02 : 0x02 : PMU : [IRQ_REJ] : None : Ingress (from CMS) Allocations -- IRQ Rejected
Umask-03 : 0x10 : PMU : [PRQ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-04 : 0x20 : PMU : [PRQ_REJ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-05 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Allocations -- RRQ
Umask-06 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Allocations -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380138
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_RXC_IPQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x22
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress Probe Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress Probe Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress Probe Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress Probe Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress Probe Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress Probe Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380139
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_RXC_IPQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x23
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress Probe Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress Probe Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress Probe Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress Probe Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress Probe Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress Probe Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress Probe Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress Probe Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380140
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_RXC_IRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x18
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380141
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_RXC_IRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x19
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380142
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_RXC_ISMQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x24
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380143
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_RXC_ISMQ0_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2c
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380144
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_RXC_ISMQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x25
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Rejects -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Rejects -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380145
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_RXC_ISMQ1_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2d
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Retries -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Retries -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380146
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_RXC_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Counts number of entries in the specified Ingress queue in each cycle.
Code     : 0x11
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Occupancy -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Occupancy -- IRQ
Umask-02 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Occupancy -- RRQ
Umask-03 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Occupancy -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380147
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_RXC_OTHER0_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2e
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Other Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Other Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Other Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Other Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Other Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Other Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Other Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Other Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380148
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_RXC_OTHER1_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2f
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Other Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Other Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Other Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Other Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Other Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Other Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Other Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Other Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380149
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_RXC_PRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x20
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380150
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_RXC_PRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x21
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- LLC OR SF Way
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380151
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_RXC_REQ_Q0_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2a
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Request Queue Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Request Queue Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Request Queue Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Request Queue Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Request Queue Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Request Queue Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Request Queue Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Request Queue Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380152
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_RXC_REQ_Q1_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2b
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Request Queue Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Request Queue Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Request Queue Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Request Queue Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Request Queue Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Request Queue Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Request Queue Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Request Queue Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380153
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_RXC_RRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x26
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : RRQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : RRQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : RRQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : RRQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : RRQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : RRQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : RRQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : RRQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380154
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_RXC_RRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x27
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : RRQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : RRQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : RRQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : RRQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : RRQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : RRQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : RRQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : RRQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380155
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_RXC_WBQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x28
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : WBQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : WBQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : WBQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : WBQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : WBQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : WBQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : WBQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : WBQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380156
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_RXC_WBQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x29
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : WBQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : WBQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : WBQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : WBQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : WBQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : WBQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : WBQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : WBQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380157
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_RXR_BUSY_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority
Code     : 0xb4
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-03 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380158
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_RXR_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the CMS Ingress
Code     : 0xb2
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Bypass -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Bypass -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Bypass -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Bypass -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Bypass -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Bypass -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380159
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_RXR_CRD_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.
Code     : 0xb3
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Injection Starvation -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Umask-05 : 0x80 : PMU : [IFV] : None : Transgress Injection Starvation -- IFV - Credit
Umask-06 : 0x08 : PMU : [IV_BNC] : None : Transgress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380160
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_RXR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh
Code     : 0xb1
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Allocations -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Allocations -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Allocations -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Allocations -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Allocations -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Allocations -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380161
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_RXR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh
Code     : 0xb0
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380162
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_SF_EVICTION
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x3d
Umask-00 : 0x02 : PMU : [E_STATE] : None : Snoop Filter Eviction -- E state
Umask-01 : 0x01 : PMU : [M_STATE] : None : Snoop Filter Eviction -- M state
Umask-02 : 0x04 : PMU : [S_STATE] : None : Snoop Filter Eviction -- S state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380163
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_SNOOPS_SENT
Equiv	 : None
Flags    : None
Desc     : Counts the number of snoops issued by the HA.
Code     : 0x51
Umask-00 : 0x01 : PMU : [ALL] : None : Snoops Sent -- All
Umask-01 : 0x10 : PMU : [BCST_LOCAL] : None : Snoops Sent -- Broadcast snoop for Local Requests
Umask-02 : 0x20 : PMU : [BCST_REMOTE] : None : Snoops Sent -- Broadcast snoops for Remote Requests
Umask-03 : 0x40 : PMU : [DIRECT_LOCAL] : None : Snoops Sent -- Directed snoops for Local Requests
Umask-04 : 0x80 : PMU : [DIRECT_REMOTE] : None : Snoops Sent -- Directed snoops for Remote Requests
Umask-05 : 0x04 : PMU : [LOCAL] : None : Snoops Sent -- Broadcast or directed Snoops sent for Local Requests
Umask-06 : 0x08 : PMU : [REMOTE] : None : Snoops Sent -- Broadcast or directed Snoops sent for Remote Requests
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380164
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_SNOOP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the total number of RspI snoop responses received.  Whenever a snoops are issued, one or more snoop responses will be returned depending on the topology of the system.  In systems larger than 2s, when multiple snoops are returned this will count all the snoops that are received.  For example, if 3 snoops were issued and returned RspI, RspS, and RspSFwd; then each of these sub-events would increment by 1.
Code     : 0x5c
Umask-00 : 0x40 : PMU : [RSPCNFLCTS] : None : Snoop Responses Received -- RSPCNFLCT*
Umask-01 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received -- RspFwd
Umask-02 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received -- RspI
Umask-03 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received -- RspIFwd
Umask-04 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received -- RspS
Umask-05 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received -- RspSFwd
Umask-06 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received -- Rsp*Fwd*WB
Umask-07 : 0x10 : PMU : [RSP_WBWB] : None : Snoop Responses Received -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380165
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_SNOOP_RESP_LOCAL
Equiv	 : None
Flags    : None
Desc     : Number of snoop responses received for a Local  request
Code     : 0x5d
Umask-00 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received Local -- RspFwd
Umask-01 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received Local -- RspI
Umask-02 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received Local -- RspIFwd
Umask-03 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received Local -- RspS
Umask-04 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received Local -- RspSFwd
Umask-05 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received Local -- Rsp*FWD*WB
Umask-06 : 0x10 : PMU : [RSP_WB] : None : Snoop Responses Received Local -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380166
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd0
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380167
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd2
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380168
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd4
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380169
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd6
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380170
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_TOR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.
Code     : 0x35
Umask-00 : 0x15 : PMU : [ALL_HIT] : None : TOR Inserts -- Hits from Local
Umask-01 : 0x35 : PMU : [ALL_IO_IA] : None : TOR Inserts -- All from Local iA and IO
Umask-02 : 0x25 : PMU : [ALL_MISS] : None : TOR Inserts -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Inserts -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Inserts -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Inserts -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Inserts -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Inserts -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Inserts -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Inserts -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Inserts -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Inserts -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Inserts -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Inserts -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Inserts -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 677380171
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_TOR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.
Code     : 0x36
Umask-00 : 0x37 : PMU : [ALL] : None : TOR Occupancy -- All from Local
Umask-01 : 0x17 : PMU : [ALL_HIT] : None : TOR Occupancy -- Hits from Local
Umask-02 : 0x27 : PMU : [ALL_MISS] : None : TOR Occupancy -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Occupancy -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Occupancy -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Occupancy -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Occupancy -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Occupancy -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Occupancy -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Occupancy -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Occupancy -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Occupancy -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Occupancy -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Occupancy -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Occupancy -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 677380172
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_TXR_HORZ_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9d
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal ADS Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal ADS Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal ADS Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal ADS Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal ADS Used -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380173
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_TXR_HORZ_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.
Code     : 0x9f
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Bypass Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Bypass Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Bypass Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Bypass Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Bypass Used -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Bypass Used -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380174
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x96
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380175
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x97
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380176
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_TXR_HORZ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x95
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Inserts -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Inserts -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Inserts -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Inserts -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Inserts -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Inserts -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380177
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_TXR_HORZ_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Horizontal Rinng
Code     : 0x99
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress NACKs -- AD - Bounce
Umask-01 : 0x20 : PMU : [AD_CRD] : None : CMS Horizontal Egress NACKs -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress NACKs -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress NACKs -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress NACKs -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress NACKs -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380178
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_TXR_HORZ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x94
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380179
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_TXR_HORZ_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.
Code     : 0x9b
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Injection Starvation -- AD - Bounce
Umask-01 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Injection Starvation -- AK - Bounce
Umask-02 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Injection Starvation -- BL - Bounce
Umask-03 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380180
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_TXR_VERT_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9c
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380181
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_TXR_VERT_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.
Code     : 0x9e
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical ADS Used -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380182
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x92
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Full -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380183
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x93
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380184
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_TXR_VERT_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x91
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Allocations -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Allocations -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Allocations -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Allocations -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Allocations -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Allocations -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Allocations -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380185
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_TXR_VERT_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Vertical Rinng
Code     : 0x98
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress NACKs -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress NACKs -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress NACKs -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress NACKs -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress NACKs -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress NACKs -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress NACKs -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380186
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_TXR_VERT_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x90
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Occupancy -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Occupancy -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Occupancy -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Occupancy -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Occupancy -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Occupancy -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Occupancy -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380187
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_TXR_VERT_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.
Code     : 0x9a
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress Injection Starvation -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380188
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_VERT_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa6
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AD Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AD Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AD Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AD Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380189
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_VERT_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa8
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AK Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AK Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AK Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AK Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380190
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_VERT_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xaa
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical BL Ring in Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical BL Ring in Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical BL Ring in Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical BL Ring in Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380191
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_VERT_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xac
Umask-00 : 0x04 : PMU : [DN] : None : Vertical IV Ring in Use -- Down
Umask-01 : 0x01 : PMU : [UP] : None : Vertical IV Ring in Use -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380192
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_WB_PUSH_MTOI
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was received WbPushMtoI
Code     : 0x56
Umask-00 : 0x01 : PMU : [LLC] : None : WbPushMtoI -- Pushed to LLC
Umask-01 : 0x02 : PMU : [MEM] : None : WbPushMtoI -- Pushed to Memory
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380193
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_WRITE_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending WRITEs from the CHA into the iMC.  In order to send WRITEs into the memory controller, the HA must first acquire a credit for the iMCs BL Ingress queuee.
Code     : 0x5a
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx WRITE Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx WRITE Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx WRITE Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx WRITE Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx WRITE Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx WRITE Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 677380194
PMU name : skx_unc_cha3 (Intel SkylakeX CHA3 uncore)
Name     : UNC_C_XSNP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the number of core cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type. This event can be filtered based on who triggered the initial snoop(s):  from Evictions, Core  or External (i.e. from a remote node) Requests.  And the event can be filtered based on the responses:  RspX_Fwd/HitY where Y is the state prior to the snoop response and X is the state following.
Code     : 0x32
Umask-00 : 0xe4 : PMU : [ANY_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Any RspIFwdFE
Umask-01 : 0xe2 : PMU : [ANY_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Any RspSFwdFE
Umask-02 : 0xe8 : PMU : [ANY_RSPS_FWDM] : None : Core Cross Snoop Responses -- Any RspSFwdM
Umask-03 : 0xe1 : PMU : [ANY_RSP_HITFSE] : None : Core Cross Snoop Responses -- Any RspHitFSE
Umask-04 : 0x44 : PMU : [CORE_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Core RspIFwdFE
Umask-05 : 0x50 : PMU : [CORE_RSPI_FWDM] : None : Core Cross Snoop Responses -- Core RspIFwdM
Umask-06 : 0x42 : PMU : [CORE_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Core RspSFwdFE
Umask-07 : 0x48 : PMU : [CORE_RSPS_FWDM] : None : Core Cross Snoop Responses -- Core RspSFwdM
Umask-08 : 0x41 : PMU : [CORE_RSP_HITFSE] : None : Core Cross Snoop Responses -- Core RspHitFSE
Umask-09 : 0x84 : PMU : [EVICT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Evict RspIFwdFE
Umask-10 : 0x90 : PMU : [EVICT_RSPI_FWDM] : None : Core Cross Snoop Responses -- Evict RspIFwdM
Umask-11 : 0x82 : PMU : [EVICT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Evict RspSFwdFE
Umask-12 : 0x88 : PMU : [EVICT_RSPS_FWDM] : None : Core Cross Snoop Responses -- Evict RspSFwdM
Umask-13 : 0x81 : PMU : [EVICT_RSP_HITFSE] : None : Core Cross Snoop Responses -- Evict RspHitFSE
Umask-14 : 0x24 : PMU : [EXT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- External RspIFwdFE
Umask-15 : 0x30 : PMU : [EXT_RSPI_FWDM] : None : Core Cross Snoop Responses -- External RspIFwdM
Umask-16 : 0x22 : PMU : [EXT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- External RspSFwdFE
Umask-17 : 0x28 : PMU : [EXT_RSPS_FWDM] : None : Core Cross Snoop Responses -- External RspSFwdM
Umask-18 : 0x21 : PMU : [EXT_RSP_HITFSE] : None : Core Cross Snoop Responses -- External RspHitFSE
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477248
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_AG0_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.
Code     : 0x80
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477249
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_AG0_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress
Code     : 0x82
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477250
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_AG0_BL_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.
Code     : 0x88
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477251
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_AG0_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress
Code     : 0x8a
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477252
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_AG1_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.
Code     : 0x84
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477253
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_AG1_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress
Code     : 0x86
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477254
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_AG1_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress
Code     : 0x8e
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477255
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_AG1_BL_CREDITS_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.
Code     : 0x8c
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477256
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_BYPASS_CHA_IMC
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was able to bypass HA pipe on the way to iMC.  This is a latency optimization for situations when there is light loadings on the memory subsystem.  This can be filtered by when the bypass was taken and when it was not.
Code     : 0x57
Umask-00 : 0x02 : PMU : [INTERMEDIATE] : None : CHA to iMC Bypass -- Intermediate bypass Taken
Umask-01 : 0x04 : PMU : [NOT_TAKEN] : None : CHA to iMC Bypass -- Not Taken
Umask-02 : 0x01 : PMU : [TAKEN] : None : CHA to iMC Bypass -- Taken
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477257
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477258
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_CMS_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xc0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477259
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_CORE_PMA
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x17
Umask-00 : 0x01 : PMU : [C1_STATE] : None : Core PMA Events -- C1  State
Umask-01 : 0x02 : PMU : [C1_TRANSITION] : None : Core PMA Events -- C1 Transition
Umask-02 : 0x04 : PMU : [C6_STATE] : None : Core PMA Events -- C6 State
Umask-03 : 0x08 : PMU : [C6_TRANSITION] : None : Core PMA Events -- C6 Transition
Umask-04 : 0x10 : PMU : [GV] : None : Core PMA Events -- GV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477260
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_CORE_SNP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that trigger a configurable number of cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type and what CoreValid bits are set.  For example, if 2 CV bits are set on a data read, the cores must have the data in S state so it is not necessary to snoop them.  However, if only 1 CV bit is set the core my have modified the data.  If the transaction was an RFO, it would need to invalidate the lines.  This event can be filtered based on who triggered the initial snoop(s).
Code     : 0x33
Umask-00 : 0xe2 : PMU : [ANY_GTONE] : None : Core Cross Snoops Issued -- Any Cycle with Multiple Snoops
Umask-01 : 0xe1 : PMU : [ANY_ONE] : None : Core Cross Snoops Issued -- Any Single Snoop
Umask-02 : 0xe4 : PMU : [ANY_REMOTE] : None : Core Cross Snoops Issued -- Any Snoop to Remote Node
Umask-03 : 0x42 : PMU : [CORE_GTONE] : None : Core Cross Snoops Issued -- Multiple Core Requests
Umask-04 : 0x41 : PMU : [CORE_ONE] : None : Core Cross Snoops Issued -- Single Core Requests
Umask-05 : 0x44 : PMU : [CORE_REMOTE] : None : Core Cross Snoops Issued -- Core Request to Remote Node
Umask-06 : 0x82 : PMU : [EVICT_GTONE] : None : Core Cross Snoops Issued -- Multiple Eviction
Umask-07 : 0x81 : PMU : [EVICT_ONE] : None : Core Cross Snoops Issued -- Single Eviction
Umask-08 : 0x84 : PMU : [EVICT_REMOTE] : None : Core Cross Snoops Issued -- Eviction to Remote Node
Umask-09 : 0x22 : PMU : [EXT_GTONE] : None : Core Cross Snoops Issued -- Multiple External Snoops
Umask-10 : 0x21 : PMU : [EXT_ONE] : None : Core Cross Snoops Issued -- Single External Snoops
Umask-11 : 0x24 : PMU : [EXT_REMOTE] : None : Core Cross Snoops Issued -- External Snoop to Remote Node
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477261
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_COUNTER0_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Since occupancy counts can only be captured in the Cbos 0 counter, this event allows a user to capture occupancy related information by filtering the Cb0 occupancy count captured in Counter 0.  The filtering available is found in the control register - threshold, invert and edge detect.  E.g. setting threshold to 1 can effectively monitor how many cycles the monitored queue has an entry.
Code     : 0x1f
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477262
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_DIR_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that looked up the Home Agent directory.  Can be filtered by requests that had to snoop and those that did not have to.
Code     : 0x53
Umask-00 : 0x02 : PMU : [NO_SNP] : None : Directory Lookups -- Snoop Not Needed
Umask-01 : 0x01 : PMU : [SNP] : None : Directory Lookups -- Snoop Needed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477263
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_DIR_UPDATE
Equiv	 : None
Flags    : None
Desc     : Counts the number of directory updates that were required.  These result in writes to the memory controller.
Code     : 0x54
Umask-00 : 0x01 : PMU : [HA] : None : Directory Updates -- from HA pipe
Umask-01 : 0x02 : PMU : [TOR] : None : Directory Updates -- from TOR pipe
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477264
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_EGRESS_ORDERING
Equiv	 : None
Flags    : None
Desc     : Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements
Code     : 0xae
Umask-00 : 0x04 : PMU : [IV_SNOOPGO_DN] : None : Egress Blocking due to Ordering requirements -- Down
Umask-01 : 0x01 : PMU : [IV_SNOOPGO_UP] : None : Egress Blocking due to Ordering requirements -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477265
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_FAST_ASSERTED
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles either the local or incoming distress signals are asserted.  Incoming distress includes up, dn and across.
Code     : 0xa5
Umask-00 : 0x02 : PMU : [HORZ] : None : FaST wire asserted -- Horizontal
Umask-01 : 0x01 : PMU : [VERT] : None : FaST wire asserted -- Vertical
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477266
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_HITME_HIT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5f
Umask-00 : 0x01 : PMU : [EX_RDS] : None : Counts Number of Hits in HitMe Cache -- Exclusive hit and op is RdCode, RdData, RdDataMigratory, RdCur, RdInv*, Inv*
Umask-01 : 0x04 : PMU : [SHARED_OWNREQ] : None : Counts Number of Hits in HitMe Cache -- Shared hit and op is RdInvOwn, RdInv, Inv*
Umask-02 : 0x08 : PMU : [WBMTOE] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoE
Umask-03 : 0x10 : PMU : [WBMTOI_OR_S] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477267
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_HITME_LOOKUP
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5e
Umask-00 : 0x01 : PMU : [READ] : None : Counts Number of times HitMe Cache is accessed -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInvOwn, RdInv, Inv*
Umask-01 : 0x02 : PMU : [WRITE] : None : Counts Number of times HitMe Cache is accessed -- op is WbMtoE, WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477268
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_HITME_MISS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x60
Umask-00 : 0x40 : PMU : [NOTSHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- No SF/LLC HitS/F and op is RdInvOwn
Umask-01 : 0x80 : PMU : [READ_OR_INV] : None : Counts Number of Misses in HitMe Cache -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInv, Inv*
Umask-02 : 0x20 : PMU : [SHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- SF/LLC HitS/F and op is RdInvOwn
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477269
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_HITME_UPDATE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x61
Umask-00 : 0x10 : PMU : [DEALLOCATE] : None : Counts the number of Allocate/Update to HitMe Cache -- Deallocate HtiME Reads without RspFwdI*
Umask-01 : 0x01 : PMU : [DEALLOCATE_RSPFWDI_LOC] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a local request
Umask-02 : 0x08 : PMU : [RDINVOWN] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache on RdInvOwn even if not RspFwdI*
Umask-03 : 0x02 : PMU : [RSPFWDI_REM] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a remote request
Umask-04 : 0x04 : PMU : [SHARED] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache to SHARed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477270
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_HORZ_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa7
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AD Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AD Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AD Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AD Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477271
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_HORZ_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa9
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AK Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AK Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AK Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AK Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477272
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_HORZ_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xab
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal BL Ring in Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal BL Ring in Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal BL Ring in Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal BL Ring in Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477273
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_HORZ_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xad
Umask-00 : 0x01 : PMU : [LEFT] : None : Horizontal IV Ring in Use -- Left
Umask-01 : 0x04 : PMU : [RIGHT] : None : Horizontal IV Ring in Use -- Right
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477274
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_IMC_READS_COUNT
Equiv	 : None
Flags    : None
Desc     : Count of the number of reads issued to any of the memory controller channels.  This can be filtered by the priority of the reads.
Code     : 0x59
Umask-00 : 0x01 : PMU : [NORMAL] : None : HA to iMC Reads Issued -- Normal
Umask-01 : 0x02 : PMU : [PRIORITY] : None : HA to iMC Reads Issued -- ISOCH
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477275
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_IMC_WRITES_COUNT
Equiv	 : None
Flags    : None
Desc     : Counts the total number of writes issued from the HA into the memory controller.  This counts for all four channels.  It can be filtered by full/partial and ISOCH/non-ISOCH.
Code     : 0x5b
Umask-00 : 0x01 : PMU : [FULL] : None : Writes Issued to the iMC by the HA -- Full Line Non-ISOCH
Umask-01 : 0x10 : PMU : [FULL_MIG] : None : Writes Issued to the iMC by the HA -- Full Line MIG
Umask-02 : 0x04 : PMU : [FULL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Full Line
Umask-03 : 0x02 : PMU : [PARTIAL] : None : Writes Issued to the iMC by the HA -- Partial Non-ISOCH
Umask-04 : 0x20 : PMU : [PARTIAL_MIG] : None : Writes Issued to the iMC by the HA -- Partial MIG
Umask-05 : 0x08 : PMU : [PARTIAL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Partial
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477276
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_IODC_ALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x62
Umask-00 : 0x01 : PMU : [INVITOM] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations
Umask-01 : 0x02 : PMU : [IODCFULL] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations dropped due to IODC Full
Umask-02 : 0x04 : PMU : [OSBGATED] : None : Counts Number of times IODC entry allocation is attempted -- Number of IDOC allocation dropped due to OSB gate
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477277
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_IODC_DEALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x63
Umask-00 : 0x10 : PMU : [ALL] : None : Counts number of IODC deallocations -- IODC deallocated due to any reason
Umask-01 : 0x08 : PMU : [SNPOUT] : None : Counts number of IODC deallocations -- IODC deallocated due to conflicting transaction
Umask-02 : 0x01 : PMU : [WBMTOE] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoE
Umask-03 : 0x02 : PMU : [WBMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoI
Umask-04 : 0x04 : PMU : [WBPUSHMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbPushMtoI
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477278
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_LLC_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2.  This has numerous filters available.  Note the non-standard filtering equation.  This event will count requests that lookup the cache multiple times with multiple increments.  One must ALWAYS set umask bit 0 and select a state or states to match.  Otherwise, the event will count nothing.  CHAFilter0[24:21,17] bits correspond to [FMESI] state.
Code     : 0x34
Umask-00 : 0x11 : PMU : [ANY] : [default] : Cache and Snoop Filter Lookups -- Any Request
Umask-01 : 0x03 : PMU : [DATA_READ] : None : Cache and Snoop Filter Lookups -- Data Read Request
Umask-02 : 0x31 : PMU : [LOCAL] : None : Cache and Snoop Filter Lookups -- Local
Umask-03 : 0x91 : PMU : [REMOTE] : None : Cache and Snoop Filter Lookups -- Remote
Umask-04 : 0x09 : PMU : [REMOTE_SNOOP] : None : Cache and Snoop Filter Lookups -- External Snoop Request
Umask-05 : 0x05 : PMU : [WRITE] : None : Cache and Snoop Filter Lookups -- Write Requests
Umask-06 : 0x00 : PMU : [STATE_LLC_I] : None : LLC Invalid cacheline state
Umask-07 : 0x00 : PMU : [STATE_SF_S] : None : SF Shared cacheline state
Umask-08 : 0x00 : PMU : [STATE_SF_E] : None : SF Exclusive cacheline state
Umask-09 : 0x00 : PMU : [STATE_SF_H] : None : SF H cacheline state
Umask-10 : 0x00 : PMU : [STATE_LLC_S] : None : LLC Shared cacheline state
Umask-11 : 0x00 : PMU : [STATE_LLC_E] : None : LLC Exclusive cacheline state
Umask-12 : 0x00 : PMU : [STATE_LLC_M] : None : LLC Modified cacheline state
Umask-13 : 0x00 : PMU : [STATE_LLC_F] : None : LLC Forward cacheline state
Umask-14 : 0x00 : PMU : [STATE_CACHE_ANY] : [default] : Any cache line state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477279
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_LLC_VICTIMS
Equiv	 : None
Flags    : None
Desc     : Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.
Code     : 0x37
Umask-00 : 0x2f : PMU : [LOCAL_ALL] : None : Lines Victimized -- Local - All Lines
Umask-01 : 0x22 : PMU : [LOCAL_E] : None : Lines Victimized -- Local - Lines in E State
Umask-02 : 0x28 : PMU : [LOCAL_F] : None : Lines Victimized -- Local - Lines in F State
Umask-03 : 0x21 : PMU : [LOCAL_M] : None : Lines Victimized -- Local - Lines in M State
Umask-04 : 0x24 : PMU : [LOCAL_S] : None : Lines Victimized -- Local - Lines in S State
Umask-05 : 0x8f : PMU : [REMOTE_ALL] : None : Lines Victimized -- Remote - All Lines
Umask-06 : 0x82 : PMU : [REMOTE_E] : None : Lines Victimized -- Remote - Lines in E State
Umask-07 : 0x88 : PMU : [REMOTE_F] : None : Lines Victimized -- Remote - Lines in F State
Umask-08 : 0x81 : PMU : [REMOTE_M] : None : Lines Victimized -- Remote - Lines in M State
Umask-09 : 0x84 : PMU : [REMOTE_S] : None : Lines Victimized -- Remote - Lines in S State
Umask-10 : 0xa2 : PMU : [TOTAL_E] : None : Lines Victimized -- Lines in E State
Umask-11 : 0xa8 : PMU : [TOTAL_F] : None : Lines Victimized -- Lines in F State
Umask-12 : 0xa1 : PMU : [TOTAL_M] : None : Lines Victimized -- Lines in M State
Umask-13 : 0xa4 : PMU : [TOTAL_S] : None : Lines Victimized -- Lines in S State
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477280
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_MISC
Equiv	 : None
Flags    : None
Desc     : Miscellaneous events in the CHA.
Code     : 0x39
Umask-00 : 0x20 : PMU : [CV0_PREF_MISS] : None : Cbo Misc -- CV0 Prefetch Miss
Umask-01 : 0x10 : PMU : [CV0_PREF_VIC] : None : Cbo Misc -- CV0 Prefetch Victim
Umask-02 : 0x08 : PMU : [RFO_HIT_S] : None : Cbo Misc -- RFO HitS
Umask-03 : 0x01 : PMU : [RSPI_WAS_FSE] : None : Cbo Misc -- Silent Snoop Eviction
Umask-04 : 0x02 : PMU : [WC_ALIASING] : None : Cbo Misc -- Write Combining Aliasing
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477281
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_OSB
Equiv	 : None
Flags    : None
Desc     : Count of OSB snoop broadcasts. Counts by 1 per request causing OSB snoops to be broadcast. Does not count all the snoops generated by OSB.
Code     : 0x55
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477282
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_READ_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending reads from the CHA into the iMC.  In order to send reads into the memory controller, the HA must first acquire a credit for the iMCs AD Ingress queuee.
Code     : 0x58
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx READ Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx READ Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx READ Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx READ Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx READ Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx READ Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477283
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_REQUESTS
Equiv	 : None
Flags    : None
Desc     : Counts the total number of read requests made into the Home Agent. Reads include all read opcodes (including RFO).  Writes include all writes (streaming, evictions, HitM, etc).
Code     : 0x50
Umask-00 : 0x10 : PMU : [INVITOE_LOCAL] : None : Read and Write Requests -- InvalItoE Local
Umask-01 : 0x20 : PMU : [INVITOE_REMOTE] : None : Read and Write Requests -- InvalItoE Remote
Umask-02 : 0x03 : PMU : [READS] : [default] : Read and Write Requests -- Reads
Umask-03 : 0x01 : PMU : [READS_LOCAL] : None : Read and Write Requests -- Reads Local
Umask-04 : 0x02 : PMU : [READS_REMOTE] : None : Read and Write Requests -- Reads Remote
Umask-05 : 0x0c : PMU : [WRITES] : None : Read and Write Requests -- Writes
Umask-06 : 0x04 : PMU : [WRITES_LOCAL] : None : Read and Write Requests -- Writes Local
Umask-07 : 0x08 : PMU : [WRITES_REMOTE] : None : Read and Write Requests -- Writes Remote
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477284
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_RING_BOUNCES_HORZ
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.
Code     : 0xa1
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Horizontal Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Horizontal Ring. -- AK
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Horizontal Ring. -- BL
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Horizontal Ring. -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477285
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_RING_BOUNCES_VERT
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.
Code     : 0xa0
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Vertical Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Vertical Ring. -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Vertical Ring. -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Vertical Ring. -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477286
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_RING_SINK_STARVED_HORZ
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa3
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Horizontal Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Horizontal Ring -- AK
Umask-02 : 0x20 : PMU : [AK_AG1] : None : Sink Starvation on Horizontal Ring -- Acknowledgements to Agent 1
Umask-03 : 0x04 : PMU : [BL] : None : Sink Starvation on Horizontal Ring -- BL
Umask-04 : 0x08 : PMU : [IV] : None : Sink Starvation on Horizontal Ring -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477287
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_RING_SINK_STARVED_VERT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa2
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Vertical Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Vertical Ring -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Sink Starvation on Vertical Ring -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Sink Starvation on Vertical Ring -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477288
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_RING_SRC_THRTL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa4
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477289
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_RXC_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts number of allocations per cycle into the specified Ingress queue.
Code     : 0x13
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Allocations -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Allocations -- IRQ
Umask-02 : 0x02 : PMU : [IRQ_REJ] : None : Ingress (from CMS) Allocations -- IRQ Rejected
Umask-03 : 0x10 : PMU : [PRQ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-04 : 0x20 : PMU : [PRQ_REJ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-05 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Allocations -- RRQ
Umask-06 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Allocations -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477290
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_RXC_IPQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x22
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress Probe Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress Probe Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress Probe Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress Probe Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress Probe Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress Probe Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477291
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_RXC_IPQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x23
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress Probe Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress Probe Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress Probe Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress Probe Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress Probe Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress Probe Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress Probe Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress Probe Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477292
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_RXC_IRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x18
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477293
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_RXC_IRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x19
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477294
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_RXC_ISMQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x24
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477295
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_RXC_ISMQ0_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2c
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477296
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_RXC_ISMQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x25
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Rejects -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Rejects -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477297
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_RXC_ISMQ1_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2d
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Retries -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Retries -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477298
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_RXC_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Counts number of entries in the specified Ingress queue in each cycle.
Code     : 0x11
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Occupancy -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Occupancy -- IRQ
Umask-02 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Occupancy -- RRQ
Umask-03 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Occupancy -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477299
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_RXC_OTHER0_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2e
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Other Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Other Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Other Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Other Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Other Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Other Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Other Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Other Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477300
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_RXC_OTHER1_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2f
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Other Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Other Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Other Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Other Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Other Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Other Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Other Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Other Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477301
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_RXC_PRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x20
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477302
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_RXC_PRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x21
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- LLC OR SF Way
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477303
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_RXC_REQ_Q0_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2a
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Request Queue Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Request Queue Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Request Queue Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Request Queue Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Request Queue Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Request Queue Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Request Queue Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Request Queue Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477304
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_RXC_REQ_Q1_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2b
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Request Queue Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Request Queue Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Request Queue Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Request Queue Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Request Queue Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Request Queue Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Request Queue Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Request Queue Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477305
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_RXC_RRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x26
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : RRQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : RRQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : RRQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : RRQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : RRQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : RRQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : RRQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : RRQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477306
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_RXC_RRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x27
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : RRQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : RRQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : RRQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : RRQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : RRQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : RRQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : RRQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : RRQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477307
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_RXC_WBQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x28
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : WBQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : WBQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : WBQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : WBQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : WBQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : WBQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : WBQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : WBQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477308
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_RXC_WBQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x29
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : WBQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : WBQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : WBQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : WBQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : WBQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : WBQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : WBQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : WBQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477309
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_RXR_BUSY_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority
Code     : 0xb4
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-03 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477310
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_RXR_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the CMS Ingress
Code     : 0xb2
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Bypass -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Bypass -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Bypass -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Bypass -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Bypass -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Bypass -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477311
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_RXR_CRD_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.
Code     : 0xb3
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Injection Starvation -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Umask-05 : 0x80 : PMU : [IFV] : None : Transgress Injection Starvation -- IFV - Credit
Umask-06 : 0x08 : PMU : [IV_BNC] : None : Transgress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477312
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_RXR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh
Code     : 0xb1
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Allocations -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Allocations -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Allocations -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Allocations -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Allocations -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Allocations -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477313
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_RXR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh
Code     : 0xb0
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477314
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_SF_EVICTION
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x3d
Umask-00 : 0x02 : PMU : [E_STATE] : None : Snoop Filter Eviction -- E state
Umask-01 : 0x01 : PMU : [M_STATE] : None : Snoop Filter Eviction -- M state
Umask-02 : 0x04 : PMU : [S_STATE] : None : Snoop Filter Eviction -- S state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477315
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_SNOOPS_SENT
Equiv	 : None
Flags    : None
Desc     : Counts the number of snoops issued by the HA.
Code     : 0x51
Umask-00 : 0x01 : PMU : [ALL] : None : Snoops Sent -- All
Umask-01 : 0x10 : PMU : [BCST_LOCAL] : None : Snoops Sent -- Broadcast snoop for Local Requests
Umask-02 : 0x20 : PMU : [BCST_REMOTE] : None : Snoops Sent -- Broadcast snoops for Remote Requests
Umask-03 : 0x40 : PMU : [DIRECT_LOCAL] : None : Snoops Sent -- Directed snoops for Local Requests
Umask-04 : 0x80 : PMU : [DIRECT_REMOTE] : None : Snoops Sent -- Directed snoops for Remote Requests
Umask-05 : 0x04 : PMU : [LOCAL] : None : Snoops Sent -- Broadcast or directed Snoops sent for Local Requests
Umask-06 : 0x08 : PMU : [REMOTE] : None : Snoops Sent -- Broadcast or directed Snoops sent for Remote Requests
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477316
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_SNOOP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the total number of RspI snoop responses received.  Whenever a snoops are issued, one or more snoop responses will be returned depending on the topology of the system.  In systems larger than 2s, when multiple snoops are returned this will count all the snoops that are received.  For example, if 3 snoops were issued and returned RspI, RspS, and RspSFwd; then each of these sub-events would increment by 1.
Code     : 0x5c
Umask-00 : 0x40 : PMU : [RSPCNFLCTS] : None : Snoop Responses Received -- RSPCNFLCT*
Umask-01 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received -- RspFwd
Umask-02 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received -- RspI
Umask-03 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received -- RspIFwd
Umask-04 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received -- RspS
Umask-05 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received -- RspSFwd
Umask-06 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received -- Rsp*Fwd*WB
Umask-07 : 0x10 : PMU : [RSP_WBWB] : None : Snoop Responses Received -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477317
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_SNOOP_RESP_LOCAL
Equiv	 : None
Flags    : None
Desc     : Number of snoop responses received for a Local  request
Code     : 0x5d
Umask-00 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received Local -- RspFwd
Umask-01 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received Local -- RspI
Umask-02 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received Local -- RspIFwd
Umask-03 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received Local -- RspS
Umask-04 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received Local -- RspSFwd
Umask-05 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received Local -- Rsp*FWD*WB
Umask-06 : 0x10 : PMU : [RSP_WB] : None : Snoop Responses Received Local -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477318
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd0
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477319
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd2
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477320
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd4
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477321
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd6
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477322
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_TOR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.
Code     : 0x35
Umask-00 : 0x15 : PMU : [ALL_HIT] : None : TOR Inserts -- Hits from Local
Umask-01 : 0x35 : PMU : [ALL_IO_IA] : None : TOR Inserts -- All from Local iA and IO
Umask-02 : 0x25 : PMU : [ALL_MISS] : None : TOR Inserts -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Inserts -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Inserts -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Inserts -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Inserts -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Inserts -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Inserts -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Inserts -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Inserts -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Inserts -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Inserts -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Inserts -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Inserts -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 679477323
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_TOR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.
Code     : 0x36
Umask-00 : 0x37 : PMU : [ALL] : None : TOR Occupancy -- All from Local
Umask-01 : 0x17 : PMU : [ALL_HIT] : None : TOR Occupancy -- Hits from Local
Umask-02 : 0x27 : PMU : [ALL_MISS] : None : TOR Occupancy -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Occupancy -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Occupancy -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Occupancy -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Occupancy -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Occupancy -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Occupancy -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Occupancy -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Occupancy -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Occupancy -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Occupancy -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Occupancy -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Occupancy -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 679477324
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_TXR_HORZ_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9d
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal ADS Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal ADS Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal ADS Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal ADS Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal ADS Used -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477325
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_TXR_HORZ_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.
Code     : 0x9f
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Bypass Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Bypass Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Bypass Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Bypass Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Bypass Used -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Bypass Used -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477326
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x96
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477327
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x97
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477328
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_TXR_HORZ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x95
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Inserts -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Inserts -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Inserts -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Inserts -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Inserts -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Inserts -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477329
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_TXR_HORZ_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Horizontal Rinng
Code     : 0x99
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress NACKs -- AD - Bounce
Umask-01 : 0x20 : PMU : [AD_CRD] : None : CMS Horizontal Egress NACKs -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress NACKs -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress NACKs -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress NACKs -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress NACKs -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477330
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_TXR_HORZ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x94
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477331
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_TXR_HORZ_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.
Code     : 0x9b
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Injection Starvation -- AD - Bounce
Umask-01 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Injection Starvation -- AK - Bounce
Umask-02 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Injection Starvation -- BL - Bounce
Umask-03 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477332
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_TXR_VERT_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9c
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477333
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_TXR_VERT_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.
Code     : 0x9e
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical ADS Used -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477334
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x92
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Full -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477335
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x93
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477336
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_TXR_VERT_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x91
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Allocations -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Allocations -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Allocations -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Allocations -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Allocations -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Allocations -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Allocations -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477337
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_TXR_VERT_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Vertical Rinng
Code     : 0x98
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress NACKs -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress NACKs -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress NACKs -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress NACKs -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress NACKs -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress NACKs -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress NACKs -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477338
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_TXR_VERT_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x90
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Occupancy -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Occupancy -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Occupancy -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Occupancy -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Occupancy -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Occupancy -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Occupancy -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477339
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_TXR_VERT_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.
Code     : 0x9a
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress Injection Starvation -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477340
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_VERT_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa6
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AD Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AD Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AD Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AD Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477341
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_VERT_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa8
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AK Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AK Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AK Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AK Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477342
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_VERT_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xaa
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical BL Ring in Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical BL Ring in Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical BL Ring in Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical BL Ring in Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477343
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_VERT_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xac
Umask-00 : 0x04 : PMU : [DN] : None : Vertical IV Ring in Use -- Down
Umask-01 : 0x01 : PMU : [UP] : None : Vertical IV Ring in Use -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477344
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_WB_PUSH_MTOI
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was received WbPushMtoI
Code     : 0x56
Umask-00 : 0x01 : PMU : [LLC] : None : WbPushMtoI -- Pushed to LLC
Umask-01 : 0x02 : PMU : [MEM] : None : WbPushMtoI -- Pushed to Memory
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477345
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_WRITE_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending WRITEs from the CHA into the iMC.  In order to send WRITEs into the memory controller, the HA must first acquire a credit for the iMCs BL Ingress queuee.
Code     : 0x5a
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx WRITE Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx WRITE Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx WRITE Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx WRITE Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx WRITE Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx WRITE Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 679477346
PMU name : skx_unc_cha4 (Intel SkylakeX CHA4 uncore)
Name     : UNC_C_XSNP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the number of core cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type. This event can be filtered based on who triggered the initial snoop(s):  from Evictions, Core  or External (i.e. from a remote node) Requests.  And the event can be filtered based on the responses:  RspX_Fwd/HitY where Y is the state prior to the snoop response and X is the state following.
Code     : 0x32
Umask-00 : 0xe4 : PMU : [ANY_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Any RspIFwdFE
Umask-01 : 0xe2 : PMU : [ANY_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Any RspSFwdFE
Umask-02 : 0xe8 : PMU : [ANY_RSPS_FWDM] : None : Core Cross Snoop Responses -- Any RspSFwdM
Umask-03 : 0xe1 : PMU : [ANY_RSP_HITFSE] : None : Core Cross Snoop Responses -- Any RspHitFSE
Umask-04 : 0x44 : PMU : [CORE_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Core RspIFwdFE
Umask-05 : 0x50 : PMU : [CORE_RSPI_FWDM] : None : Core Cross Snoop Responses -- Core RspIFwdM
Umask-06 : 0x42 : PMU : [CORE_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Core RspSFwdFE
Umask-07 : 0x48 : PMU : [CORE_RSPS_FWDM] : None : Core Cross Snoop Responses -- Core RspSFwdM
Umask-08 : 0x41 : PMU : [CORE_RSP_HITFSE] : None : Core Cross Snoop Responses -- Core RspHitFSE
Umask-09 : 0x84 : PMU : [EVICT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Evict RspIFwdFE
Umask-10 : 0x90 : PMU : [EVICT_RSPI_FWDM] : None : Core Cross Snoop Responses -- Evict RspIFwdM
Umask-11 : 0x82 : PMU : [EVICT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Evict RspSFwdFE
Umask-12 : 0x88 : PMU : [EVICT_RSPS_FWDM] : None : Core Cross Snoop Responses -- Evict RspSFwdM
Umask-13 : 0x81 : PMU : [EVICT_RSP_HITFSE] : None : Core Cross Snoop Responses -- Evict RspHitFSE
Umask-14 : 0x24 : PMU : [EXT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- External RspIFwdFE
Umask-15 : 0x30 : PMU : [EXT_RSPI_FWDM] : None : Core Cross Snoop Responses -- External RspIFwdM
Umask-16 : 0x22 : PMU : [EXT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- External RspSFwdFE
Umask-17 : 0x28 : PMU : [EXT_RSPS_FWDM] : None : Core Cross Snoop Responses -- External RspSFwdM
Umask-18 : 0x21 : PMU : [EXT_RSP_HITFSE] : None : Core Cross Snoop Responses -- External RspHitFSE
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574400
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_AG0_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.
Code     : 0x80
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574401
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_AG0_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress
Code     : 0x82
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574402
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_AG0_BL_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.
Code     : 0x88
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574403
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_AG0_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress
Code     : 0x8a
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574404
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_AG1_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.
Code     : 0x84
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574405
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_AG1_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress
Code     : 0x86
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574406
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_AG1_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress
Code     : 0x8e
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574407
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_AG1_BL_CREDITS_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.
Code     : 0x8c
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574408
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_BYPASS_CHA_IMC
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was able to bypass HA pipe on the way to iMC.  This is a latency optimization for situations when there is light loadings on the memory subsystem.  This can be filtered by when the bypass was taken and when it was not.
Code     : 0x57
Umask-00 : 0x02 : PMU : [INTERMEDIATE] : None : CHA to iMC Bypass -- Intermediate bypass Taken
Umask-01 : 0x04 : PMU : [NOT_TAKEN] : None : CHA to iMC Bypass -- Not Taken
Umask-02 : 0x01 : PMU : [TAKEN] : None : CHA to iMC Bypass -- Taken
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574409
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574410
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_CMS_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xc0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574411
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_CORE_PMA
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x17
Umask-00 : 0x01 : PMU : [C1_STATE] : None : Core PMA Events -- C1  State
Umask-01 : 0x02 : PMU : [C1_TRANSITION] : None : Core PMA Events -- C1 Transition
Umask-02 : 0x04 : PMU : [C6_STATE] : None : Core PMA Events -- C6 State
Umask-03 : 0x08 : PMU : [C6_TRANSITION] : None : Core PMA Events -- C6 Transition
Umask-04 : 0x10 : PMU : [GV] : None : Core PMA Events -- GV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574412
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_CORE_SNP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that trigger a configurable number of cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type and what CoreValid bits are set.  For example, if 2 CV bits are set on a data read, the cores must have the data in S state so it is not necessary to snoop them.  However, if only 1 CV bit is set the core my have modified the data.  If the transaction was an RFO, it would need to invalidate the lines.  This event can be filtered based on who triggered the initial snoop(s).
Code     : 0x33
Umask-00 : 0xe2 : PMU : [ANY_GTONE] : None : Core Cross Snoops Issued -- Any Cycle with Multiple Snoops
Umask-01 : 0xe1 : PMU : [ANY_ONE] : None : Core Cross Snoops Issued -- Any Single Snoop
Umask-02 : 0xe4 : PMU : [ANY_REMOTE] : None : Core Cross Snoops Issued -- Any Snoop to Remote Node
Umask-03 : 0x42 : PMU : [CORE_GTONE] : None : Core Cross Snoops Issued -- Multiple Core Requests
Umask-04 : 0x41 : PMU : [CORE_ONE] : None : Core Cross Snoops Issued -- Single Core Requests
Umask-05 : 0x44 : PMU : [CORE_REMOTE] : None : Core Cross Snoops Issued -- Core Request to Remote Node
Umask-06 : 0x82 : PMU : [EVICT_GTONE] : None : Core Cross Snoops Issued -- Multiple Eviction
Umask-07 : 0x81 : PMU : [EVICT_ONE] : None : Core Cross Snoops Issued -- Single Eviction
Umask-08 : 0x84 : PMU : [EVICT_REMOTE] : None : Core Cross Snoops Issued -- Eviction to Remote Node
Umask-09 : 0x22 : PMU : [EXT_GTONE] : None : Core Cross Snoops Issued -- Multiple External Snoops
Umask-10 : 0x21 : PMU : [EXT_ONE] : None : Core Cross Snoops Issued -- Single External Snoops
Umask-11 : 0x24 : PMU : [EXT_REMOTE] : None : Core Cross Snoops Issued -- External Snoop to Remote Node
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574413
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_COUNTER0_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Since occupancy counts can only be captured in the Cbos 0 counter, this event allows a user to capture occupancy related information by filtering the Cb0 occupancy count captured in Counter 0.  The filtering available is found in the control register - threshold, invert and edge detect.  E.g. setting threshold to 1 can effectively monitor how many cycles the monitored queue has an entry.
Code     : 0x1f
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574414
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_DIR_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that looked up the Home Agent directory.  Can be filtered by requests that had to snoop and those that did not have to.
Code     : 0x53
Umask-00 : 0x02 : PMU : [NO_SNP] : None : Directory Lookups -- Snoop Not Needed
Umask-01 : 0x01 : PMU : [SNP] : None : Directory Lookups -- Snoop Needed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574415
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_DIR_UPDATE
Equiv	 : None
Flags    : None
Desc     : Counts the number of directory updates that were required.  These result in writes to the memory controller.
Code     : 0x54
Umask-00 : 0x01 : PMU : [HA] : None : Directory Updates -- from HA pipe
Umask-01 : 0x02 : PMU : [TOR] : None : Directory Updates -- from TOR pipe
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574416
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_EGRESS_ORDERING
Equiv	 : None
Flags    : None
Desc     : Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements
Code     : 0xae
Umask-00 : 0x04 : PMU : [IV_SNOOPGO_DN] : None : Egress Blocking due to Ordering requirements -- Down
Umask-01 : 0x01 : PMU : [IV_SNOOPGO_UP] : None : Egress Blocking due to Ordering requirements -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574417
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_FAST_ASSERTED
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles either the local or incoming distress signals are asserted.  Incoming distress includes up, dn and across.
Code     : 0xa5
Umask-00 : 0x02 : PMU : [HORZ] : None : FaST wire asserted -- Horizontal
Umask-01 : 0x01 : PMU : [VERT] : None : FaST wire asserted -- Vertical
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574418
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_HITME_HIT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5f
Umask-00 : 0x01 : PMU : [EX_RDS] : None : Counts Number of Hits in HitMe Cache -- Exclusive hit and op is RdCode, RdData, RdDataMigratory, RdCur, RdInv*, Inv*
Umask-01 : 0x04 : PMU : [SHARED_OWNREQ] : None : Counts Number of Hits in HitMe Cache -- Shared hit and op is RdInvOwn, RdInv, Inv*
Umask-02 : 0x08 : PMU : [WBMTOE] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoE
Umask-03 : 0x10 : PMU : [WBMTOI_OR_S] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574419
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_HITME_LOOKUP
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5e
Umask-00 : 0x01 : PMU : [READ] : None : Counts Number of times HitMe Cache is accessed -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInvOwn, RdInv, Inv*
Umask-01 : 0x02 : PMU : [WRITE] : None : Counts Number of times HitMe Cache is accessed -- op is WbMtoE, WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574420
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_HITME_MISS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x60
Umask-00 : 0x40 : PMU : [NOTSHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- No SF/LLC HitS/F and op is RdInvOwn
Umask-01 : 0x80 : PMU : [READ_OR_INV] : None : Counts Number of Misses in HitMe Cache -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInv, Inv*
Umask-02 : 0x20 : PMU : [SHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- SF/LLC HitS/F and op is RdInvOwn
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574421
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_HITME_UPDATE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x61
Umask-00 : 0x10 : PMU : [DEALLOCATE] : None : Counts the number of Allocate/Update to HitMe Cache -- Deallocate HtiME Reads without RspFwdI*
Umask-01 : 0x01 : PMU : [DEALLOCATE_RSPFWDI_LOC] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a local request
Umask-02 : 0x08 : PMU : [RDINVOWN] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache on RdInvOwn even if not RspFwdI*
Umask-03 : 0x02 : PMU : [RSPFWDI_REM] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a remote request
Umask-04 : 0x04 : PMU : [SHARED] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache to SHARed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574422
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_HORZ_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa7
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AD Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AD Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AD Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AD Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574423
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_HORZ_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa9
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AK Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AK Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AK Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AK Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574424
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_HORZ_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xab
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal BL Ring in Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal BL Ring in Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal BL Ring in Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal BL Ring in Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574425
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_HORZ_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xad
Umask-00 : 0x01 : PMU : [LEFT] : None : Horizontal IV Ring in Use -- Left
Umask-01 : 0x04 : PMU : [RIGHT] : None : Horizontal IV Ring in Use -- Right
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574426
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_IMC_READS_COUNT
Equiv	 : None
Flags    : None
Desc     : Count of the number of reads issued to any of the memory controller channels.  This can be filtered by the priority of the reads.
Code     : 0x59
Umask-00 : 0x01 : PMU : [NORMAL] : None : HA to iMC Reads Issued -- Normal
Umask-01 : 0x02 : PMU : [PRIORITY] : None : HA to iMC Reads Issued -- ISOCH
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574427
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_IMC_WRITES_COUNT
Equiv	 : None
Flags    : None
Desc     : Counts the total number of writes issued from the HA into the memory controller.  This counts for all four channels.  It can be filtered by full/partial and ISOCH/non-ISOCH.
Code     : 0x5b
Umask-00 : 0x01 : PMU : [FULL] : None : Writes Issued to the iMC by the HA -- Full Line Non-ISOCH
Umask-01 : 0x10 : PMU : [FULL_MIG] : None : Writes Issued to the iMC by the HA -- Full Line MIG
Umask-02 : 0x04 : PMU : [FULL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Full Line
Umask-03 : 0x02 : PMU : [PARTIAL] : None : Writes Issued to the iMC by the HA -- Partial Non-ISOCH
Umask-04 : 0x20 : PMU : [PARTIAL_MIG] : None : Writes Issued to the iMC by the HA -- Partial MIG
Umask-05 : 0x08 : PMU : [PARTIAL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Partial
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574428
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_IODC_ALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x62
Umask-00 : 0x01 : PMU : [INVITOM] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations
Umask-01 : 0x02 : PMU : [IODCFULL] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations dropped due to IODC Full
Umask-02 : 0x04 : PMU : [OSBGATED] : None : Counts Number of times IODC entry allocation is attempted -- Number of IDOC allocation dropped due to OSB gate
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574429
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_IODC_DEALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x63
Umask-00 : 0x10 : PMU : [ALL] : None : Counts number of IODC deallocations -- IODC deallocated due to any reason
Umask-01 : 0x08 : PMU : [SNPOUT] : None : Counts number of IODC deallocations -- IODC deallocated due to conflicting transaction
Umask-02 : 0x01 : PMU : [WBMTOE] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoE
Umask-03 : 0x02 : PMU : [WBMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoI
Umask-04 : 0x04 : PMU : [WBPUSHMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbPushMtoI
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574430
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_LLC_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2.  This has numerous filters available.  Note the non-standard filtering equation.  This event will count requests that lookup the cache multiple times with multiple increments.  One must ALWAYS set umask bit 0 and select a state or states to match.  Otherwise, the event will count nothing.  CHAFilter0[24:21,17] bits correspond to [FMESI] state.
Code     : 0x34
Umask-00 : 0x11 : PMU : [ANY] : [default] : Cache and Snoop Filter Lookups -- Any Request
Umask-01 : 0x03 : PMU : [DATA_READ] : None : Cache and Snoop Filter Lookups -- Data Read Request
Umask-02 : 0x31 : PMU : [LOCAL] : None : Cache and Snoop Filter Lookups -- Local
Umask-03 : 0x91 : PMU : [REMOTE] : None : Cache and Snoop Filter Lookups -- Remote
Umask-04 : 0x09 : PMU : [REMOTE_SNOOP] : None : Cache and Snoop Filter Lookups -- External Snoop Request
Umask-05 : 0x05 : PMU : [WRITE] : None : Cache and Snoop Filter Lookups -- Write Requests
Umask-06 : 0x00 : PMU : [STATE_LLC_I] : None : LLC Invalid cacheline state
Umask-07 : 0x00 : PMU : [STATE_SF_S] : None : SF Shared cacheline state
Umask-08 : 0x00 : PMU : [STATE_SF_E] : None : SF Exclusive cacheline state
Umask-09 : 0x00 : PMU : [STATE_SF_H] : None : SF H cacheline state
Umask-10 : 0x00 : PMU : [STATE_LLC_S] : None : LLC Shared cacheline state
Umask-11 : 0x00 : PMU : [STATE_LLC_E] : None : LLC Exclusive cacheline state
Umask-12 : 0x00 : PMU : [STATE_LLC_M] : None : LLC Modified cacheline state
Umask-13 : 0x00 : PMU : [STATE_LLC_F] : None : LLC Forward cacheline state
Umask-14 : 0x00 : PMU : [STATE_CACHE_ANY] : [default] : Any cache line state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574431
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_LLC_VICTIMS
Equiv	 : None
Flags    : None
Desc     : Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.
Code     : 0x37
Umask-00 : 0x2f : PMU : [LOCAL_ALL] : None : Lines Victimized -- Local - All Lines
Umask-01 : 0x22 : PMU : [LOCAL_E] : None : Lines Victimized -- Local - Lines in E State
Umask-02 : 0x28 : PMU : [LOCAL_F] : None : Lines Victimized -- Local - Lines in F State
Umask-03 : 0x21 : PMU : [LOCAL_M] : None : Lines Victimized -- Local - Lines in M State
Umask-04 : 0x24 : PMU : [LOCAL_S] : None : Lines Victimized -- Local - Lines in S State
Umask-05 : 0x8f : PMU : [REMOTE_ALL] : None : Lines Victimized -- Remote - All Lines
Umask-06 : 0x82 : PMU : [REMOTE_E] : None : Lines Victimized -- Remote - Lines in E State
Umask-07 : 0x88 : PMU : [REMOTE_F] : None : Lines Victimized -- Remote - Lines in F State
Umask-08 : 0x81 : PMU : [REMOTE_M] : None : Lines Victimized -- Remote - Lines in M State
Umask-09 : 0x84 : PMU : [REMOTE_S] : None : Lines Victimized -- Remote - Lines in S State
Umask-10 : 0xa2 : PMU : [TOTAL_E] : None : Lines Victimized -- Lines in E State
Umask-11 : 0xa8 : PMU : [TOTAL_F] : None : Lines Victimized -- Lines in F State
Umask-12 : 0xa1 : PMU : [TOTAL_M] : None : Lines Victimized -- Lines in M State
Umask-13 : 0xa4 : PMU : [TOTAL_S] : None : Lines Victimized -- Lines in S State
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574432
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_MISC
Equiv	 : None
Flags    : None
Desc     : Miscellaneous events in the CHA.
Code     : 0x39
Umask-00 : 0x20 : PMU : [CV0_PREF_MISS] : None : Cbo Misc -- CV0 Prefetch Miss
Umask-01 : 0x10 : PMU : [CV0_PREF_VIC] : None : Cbo Misc -- CV0 Prefetch Victim
Umask-02 : 0x08 : PMU : [RFO_HIT_S] : None : Cbo Misc -- RFO HitS
Umask-03 : 0x01 : PMU : [RSPI_WAS_FSE] : None : Cbo Misc -- Silent Snoop Eviction
Umask-04 : 0x02 : PMU : [WC_ALIASING] : None : Cbo Misc -- Write Combining Aliasing
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574433
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_OSB
Equiv	 : None
Flags    : None
Desc     : Count of OSB snoop broadcasts. Counts by 1 per request causing OSB snoops to be broadcast. Does not count all the snoops generated by OSB.
Code     : 0x55
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574434
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_READ_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending reads from the CHA into the iMC.  In order to send reads into the memory controller, the HA must first acquire a credit for the iMCs AD Ingress queuee.
Code     : 0x58
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx READ Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx READ Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx READ Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx READ Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx READ Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx READ Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574435
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_REQUESTS
Equiv	 : None
Flags    : None
Desc     : Counts the total number of read requests made into the Home Agent. Reads include all read opcodes (including RFO).  Writes include all writes (streaming, evictions, HitM, etc).
Code     : 0x50
Umask-00 : 0x10 : PMU : [INVITOE_LOCAL] : None : Read and Write Requests -- InvalItoE Local
Umask-01 : 0x20 : PMU : [INVITOE_REMOTE] : None : Read and Write Requests -- InvalItoE Remote
Umask-02 : 0x03 : PMU : [READS] : [default] : Read and Write Requests -- Reads
Umask-03 : 0x01 : PMU : [READS_LOCAL] : None : Read and Write Requests -- Reads Local
Umask-04 : 0x02 : PMU : [READS_REMOTE] : None : Read and Write Requests -- Reads Remote
Umask-05 : 0x0c : PMU : [WRITES] : None : Read and Write Requests -- Writes
Umask-06 : 0x04 : PMU : [WRITES_LOCAL] : None : Read and Write Requests -- Writes Local
Umask-07 : 0x08 : PMU : [WRITES_REMOTE] : None : Read and Write Requests -- Writes Remote
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574436
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_RING_BOUNCES_HORZ
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.
Code     : 0xa1
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Horizontal Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Horizontal Ring. -- AK
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Horizontal Ring. -- BL
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Horizontal Ring. -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574437
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_RING_BOUNCES_VERT
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.
Code     : 0xa0
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Vertical Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Vertical Ring. -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Vertical Ring. -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Vertical Ring. -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574438
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_RING_SINK_STARVED_HORZ
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa3
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Horizontal Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Horizontal Ring -- AK
Umask-02 : 0x20 : PMU : [AK_AG1] : None : Sink Starvation on Horizontal Ring -- Acknowledgements to Agent 1
Umask-03 : 0x04 : PMU : [BL] : None : Sink Starvation on Horizontal Ring -- BL
Umask-04 : 0x08 : PMU : [IV] : None : Sink Starvation on Horizontal Ring -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574439
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_RING_SINK_STARVED_VERT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa2
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Vertical Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Vertical Ring -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Sink Starvation on Vertical Ring -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Sink Starvation on Vertical Ring -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574440
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_RING_SRC_THRTL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa4
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574441
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_RXC_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts number of allocations per cycle into the specified Ingress queue.
Code     : 0x13
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Allocations -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Allocations -- IRQ
Umask-02 : 0x02 : PMU : [IRQ_REJ] : None : Ingress (from CMS) Allocations -- IRQ Rejected
Umask-03 : 0x10 : PMU : [PRQ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-04 : 0x20 : PMU : [PRQ_REJ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-05 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Allocations -- RRQ
Umask-06 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Allocations -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574442
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_RXC_IPQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x22
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress Probe Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress Probe Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress Probe Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress Probe Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress Probe Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress Probe Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574443
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_RXC_IPQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x23
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress Probe Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress Probe Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress Probe Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress Probe Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress Probe Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress Probe Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress Probe Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress Probe Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574444
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_RXC_IRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x18
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574445
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_RXC_IRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x19
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574446
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_RXC_ISMQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x24
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574447
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_RXC_ISMQ0_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2c
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574448
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_RXC_ISMQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x25
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Rejects -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Rejects -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574449
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_RXC_ISMQ1_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2d
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Retries -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Retries -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574450
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_RXC_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Counts number of entries in the specified Ingress queue in each cycle.
Code     : 0x11
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Occupancy -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Occupancy -- IRQ
Umask-02 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Occupancy -- RRQ
Umask-03 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Occupancy -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574451
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_RXC_OTHER0_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2e
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Other Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Other Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Other Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Other Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Other Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Other Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Other Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Other Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574452
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_RXC_OTHER1_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2f
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Other Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Other Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Other Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Other Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Other Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Other Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Other Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Other Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574453
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_RXC_PRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x20
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574454
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_RXC_PRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x21
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- LLC OR SF Way
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574455
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_RXC_REQ_Q0_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2a
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Request Queue Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Request Queue Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Request Queue Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Request Queue Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Request Queue Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Request Queue Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Request Queue Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Request Queue Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574456
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_RXC_REQ_Q1_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2b
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Request Queue Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Request Queue Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Request Queue Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Request Queue Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Request Queue Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Request Queue Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Request Queue Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Request Queue Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574457
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_RXC_RRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x26
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : RRQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : RRQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : RRQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : RRQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : RRQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : RRQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : RRQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : RRQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574458
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_RXC_RRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x27
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : RRQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : RRQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : RRQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : RRQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : RRQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : RRQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : RRQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : RRQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574459
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_RXC_WBQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x28
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : WBQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : WBQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : WBQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : WBQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : WBQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : WBQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : WBQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : WBQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574460
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_RXC_WBQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x29
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : WBQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : WBQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : WBQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : WBQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : WBQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : WBQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : WBQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : WBQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574461
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_RXR_BUSY_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority
Code     : 0xb4
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-03 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574462
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_RXR_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the CMS Ingress
Code     : 0xb2
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Bypass -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Bypass -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Bypass -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Bypass -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Bypass -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Bypass -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574463
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_RXR_CRD_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.
Code     : 0xb3
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Injection Starvation -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Umask-05 : 0x80 : PMU : [IFV] : None : Transgress Injection Starvation -- IFV - Credit
Umask-06 : 0x08 : PMU : [IV_BNC] : None : Transgress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574464
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_RXR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh
Code     : 0xb1
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Allocations -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Allocations -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Allocations -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Allocations -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Allocations -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Allocations -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574465
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_RXR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh
Code     : 0xb0
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574466
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_SF_EVICTION
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x3d
Umask-00 : 0x02 : PMU : [E_STATE] : None : Snoop Filter Eviction -- E state
Umask-01 : 0x01 : PMU : [M_STATE] : None : Snoop Filter Eviction -- M state
Umask-02 : 0x04 : PMU : [S_STATE] : None : Snoop Filter Eviction -- S state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574467
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_SNOOPS_SENT
Equiv	 : None
Flags    : None
Desc     : Counts the number of snoops issued by the HA.
Code     : 0x51
Umask-00 : 0x01 : PMU : [ALL] : None : Snoops Sent -- All
Umask-01 : 0x10 : PMU : [BCST_LOCAL] : None : Snoops Sent -- Broadcast snoop for Local Requests
Umask-02 : 0x20 : PMU : [BCST_REMOTE] : None : Snoops Sent -- Broadcast snoops for Remote Requests
Umask-03 : 0x40 : PMU : [DIRECT_LOCAL] : None : Snoops Sent -- Directed snoops for Local Requests
Umask-04 : 0x80 : PMU : [DIRECT_REMOTE] : None : Snoops Sent -- Directed snoops for Remote Requests
Umask-05 : 0x04 : PMU : [LOCAL] : None : Snoops Sent -- Broadcast or directed Snoops sent for Local Requests
Umask-06 : 0x08 : PMU : [REMOTE] : None : Snoops Sent -- Broadcast or directed Snoops sent for Remote Requests
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574468
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_SNOOP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the total number of RspI snoop responses received.  Whenever a snoops are issued, one or more snoop responses will be returned depending on the topology of the system.  In systems larger than 2s, when multiple snoops are returned this will count all the snoops that are received.  For example, if 3 snoops were issued and returned RspI, RspS, and RspSFwd; then each of these sub-events would increment by 1.
Code     : 0x5c
Umask-00 : 0x40 : PMU : [RSPCNFLCTS] : None : Snoop Responses Received -- RSPCNFLCT*
Umask-01 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received -- RspFwd
Umask-02 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received -- RspI
Umask-03 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received -- RspIFwd
Umask-04 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received -- RspS
Umask-05 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received -- RspSFwd
Umask-06 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received -- Rsp*Fwd*WB
Umask-07 : 0x10 : PMU : [RSP_WBWB] : None : Snoop Responses Received -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574469
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_SNOOP_RESP_LOCAL
Equiv	 : None
Flags    : None
Desc     : Number of snoop responses received for a Local  request
Code     : 0x5d
Umask-00 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received Local -- RspFwd
Umask-01 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received Local -- RspI
Umask-02 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received Local -- RspIFwd
Umask-03 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received Local -- RspS
Umask-04 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received Local -- RspSFwd
Umask-05 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received Local -- Rsp*FWD*WB
Umask-06 : 0x10 : PMU : [RSP_WB] : None : Snoop Responses Received Local -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574470
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd0
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574471
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd2
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574472
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd4
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574473
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd6
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574474
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_TOR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.
Code     : 0x35
Umask-00 : 0x15 : PMU : [ALL_HIT] : None : TOR Inserts -- Hits from Local
Umask-01 : 0x35 : PMU : [ALL_IO_IA] : None : TOR Inserts -- All from Local iA and IO
Umask-02 : 0x25 : PMU : [ALL_MISS] : None : TOR Inserts -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Inserts -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Inserts -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Inserts -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Inserts -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Inserts -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Inserts -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Inserts -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Inserts -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Inserts -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Inserts -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Inserts -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Inserts -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 681574475
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_TOR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.
Code     : 0x36
Umask-00 : 0x37 : PMU : [ALL] : None : TOR Occupancy -- All from Local
Umask-01 : 0x17 : PMU : [ALL_HIT] : None : TOR Occupancy -- Hits from Local
Umask-02 : 0x27 : PMU : [ALL_MISS] : None : TOR Occupancy -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Occupancy -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Occupancy -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Occupancy -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Occupancy -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Occupancy -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Occupancy -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Occupancy -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Occupancy -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Occupancy -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Occupancy -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Occupancy -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Occupancy -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 681574476
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_TXR_HORZ_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9d
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal ADS Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal ADS Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal ADS Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal ADS Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal ADS Used -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574477
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_TXR_HORZ_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.
Code     : 0x9f
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Bypass Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Bypass Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Bypass Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Bypass Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Bypass Used -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Bypass Used -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574478
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x96
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574479
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x97
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574480
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_TXR_HORZ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x95
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Inserts -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Inserts -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Inserts -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Inserts -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Inserts -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Inserts -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574481
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_TXR_HORZ_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Horizontal Rinng
Code     : 0x99
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress NACKs -- AD - Bounce
Umask-01 : 0x20 : PMU : [AD_CRD] : None : CMS Horizontal Egress NACKs -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress NACKs -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress NACKs -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress NACKs -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress NACKs -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574482
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_TXR_HORZ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x94
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574483
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_TXR_HORZ_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.
Code     : 0x9b
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Injection Starvation -- AD - Bounce
Umask-01 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Injection Starvation -- AK - Bounce
Umask-02 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Injection Starvation -- BL - Bounce
Umask-03 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574484
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_TXR_VERT_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9c
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574485
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_TXR_VERT_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.
Code     : 0x9e
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical ADS Used -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574486
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x92
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Full -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574487
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x93
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574488
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_TXR_VERT_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x91
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Allocations -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Allocations -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Allocations -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Allocations -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Allocations -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Allocations -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Allocations -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574489
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_TXR_VERT_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Vertical Rinng
Code     : 0x98
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress NACKs -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress NACKs -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress NACKs -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress NACKs -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress NACKs -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress NACKs -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress NACKs -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574490
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_TXR_VERT_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x90
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Occupancy -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Occupancy -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Occupancy -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Occupancy -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Occupancy -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Occupancy -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Occupancy -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574491
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_TXR_VERT_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.
Code     : 0x9a
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress Injection Starvation -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574492
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_VERT_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa6
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AD Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AD Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AD Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AD Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574493
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_VERT_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa8
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AK Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AK Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AK Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AK Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574494
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_VERT_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xaa
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical BL Ring in Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical BL Ring in Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical BL Ring in Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical BL Ring in Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574495
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_VERT_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xac
Umask-00 : 0x04 : PMU : [DN] : None : Vertical IV Ring in Use -- Down
Umask-01 : 0x01 : PMU : [UP] : None : Vertical IV Ring in Use -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574496
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_WB_PUSH_MTOI
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was received WbPushMtoI
Code     : 0x56
Umask-00 : 0x01 : PMU : [LLC] : None : WbPushMtoI -- Pushed to LLC
Umask-01 : 0x02 : PMU : [MEM] : None : WbPushMtoI -- Pushed to Memory
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574497
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_WRITE_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending WRITEs from the CHA into the iMC.  In order to send WRITEs into the memory controller, the HA must first acquire a credit for the iMCs BL Ingress queuee.
Code     : 0x5a
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx WRITE Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx WRITE Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx WRITE Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx WRITE Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx WRITE Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx WRITE Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 681574498
PMU name : skx_unc_cha5 (Intel SkylakeX CHA5 uncore)
Name     : UNC_C_XSNP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the number of core cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type. This event can be filtered based on who triggered the initial snoop(s):  from Evictions, Core  or External (i.e. from a remote node) Requests.  And the event can be filtered based on the responses:  RspX_Fwd/HitY where Y is the state prior to the snoop response and X is the state following.
Code     : 0x32
Umask-00 : 0xe4 : PMU : [ANY_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Any RspIFwdFE
Umask-01 : 0xe2 : PMU : [ANY_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Any RspSFwdFE
Umask-02 : 0xe8 : PMU : [ANY_RSPS_FWDM] : None : Core Cross Snoop Responses -- Any RspSFwdM
Umask-03 : 0xe1 : PMU : [ANY_RSP_HITFSE] : None : Core Cross Snoop Responses -- Any RspHitFSE
Umask-04 : 0x44 : PMU : [CORE_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Core RspIFwdFE
Umask-05 : 0x50 : PMU : [CORE_RSPI_FWDM] : None : Core Cross Snoop Responses -- Core RspIFwdM
Umask-06 : 0x42 : PMU : [CORE_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Core RspSFwdFE
Umask-07 : 0x48 : PMU : [CORE_RSPS_FWDM] : None : Core Cross Snoop Responses -- Core RspSFwdM
Umask-08 : 0x41 : PMU : [CORE_RSP_HITFSE] : None : Core Cross Snoop Responses -- Core RspHitFSE
Umask-09 : 0x84 : PMU : [EVICT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Evict RspIFwdFE
Umask-10 : 0x90 : PMU : [EVICT_RSPI_FWDM] : None : Core Cross Snoop Responses -- Evict RspIFwdM
Umask-11 : 0x82 : PMU : [EVICT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Evict RspSFwdFE
Umask-12 : 0x88 : PMU : [EVICT_RSPS_FWDM] : None : Core Cross Snoop Responses -- Evict RspSFwdM
Umask-13 : 0x81 : PMU : [EVICT_RSP_HITFSE] : None : Core Cross Snoop Responses -- Evict RspHitFSE
Umask-14 : 0x24 : PMU : [EXT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- External RspIFwdFE
Umask-15 : 0x30 : PMU : [EXT_RSPI_FWDM] : None : Core Cross Snoop Responses -- External RspIFwdM
Umask-16 : 0x22 : PMU : [EXT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- External RspSFwdFE
Umask-17 : 0x28 : PMU : [EXT_RSPS_FWDM] : None : Core Cross Snoop Responses -- External RspSFwdM
Umask-18 : 0x21 : PMU : [EXT_RSP_HITFSE] : None : Core Cross Snoop Responses -- External RspHitFSE
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671552
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_AG0_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.
Code     : 0x80
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671553
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_AG0_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress
Code     : 0x82
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671554
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_AG0_BL_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.
Code     : 0x88
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671555
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_AG0_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress
Code     : 0x8a
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671556
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_AG1_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.
Code     : 0x84
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671557
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_AG1_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress
Code     : 0x86
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671558
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_AG1_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress
Code     : 0x8e
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671559
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_AG1_BL_CREDITS_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.
Code     : 0x8c
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671560
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_BYPASS_CHA_IMC
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was able to bypass HA pipe on the way to iMC.  This is a latency optimization for situations when there is light loadings on the memory subsystem.  This can be filtered by when the bypass was taken and when it was not.
Code     : 0x57
Umask-00 : 0x02 : PMU : [INTERMEDIATE] : None : CHA to iMC Bypass -- Intermediate bypass Taken
Umask-01 : 0x04 : PMU : [NOT_TAKEN] : None : CHA to iMC Bypass -- Not Taken
Umask-02 : 0x01 : PMU : [TAKEN] : None : CHA to iMC Bypass -- Taken
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671561
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671562
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_CMS_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xc0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671563
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_CORE_PMA
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x17
Umask-00 : 0x01 : PMU : [C1_STATE] : None : Core PMA Events -- C1  State
Umask-01 : 0x02 : PMU : [C1_TRANSITION] : None : Core PMA Events -- C1 Transition
Umask-02 : 0x04 : PMU : [C6_STATE] : None : Core PMA Events -- C6 State
Umask-03 : 0x08 : PMU : [C6_TRANSITION] : None : Core PMA Events -- C6 Transition
Umask-04 : 0x10 : PMU : [GV] : None : Core PMA Events -- GV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671564
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_CORE_SNP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that trigger a configurable number of cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type and what CoreValid bits are set.  For example, if 2 CV bits are set on a data read, the cores must have the data in S state so it is not necessary to snoop them.  However, if only 1 CV bit is set the core my have modified the data.  If the transaction was an RFO, it would need to invalidate the lines.  This event can be filtered based on who triggered the initial snoop(s).
Code     : 0x33
Umask-00 : 0xe2 : PMU : [ANY_GTONE] : None : Core Cross Snoops Issued -- Any Cycle with Multiple Snoops
Umask-01 : 0xe1 : PMU : [ANY_ONE] : None : Core Cross Snoops Issued -- Any Single Snoop
Umask-02 : 0xe4 : PMU : [ANY_REMOTE] : None : Core Cross Snoops Issued -- Any Snoop to Remote Node
Umask-03 : 0x42 : PMU : [CORE_GTONE] : None : Core Cross Snoops Issued -- Multiple Core Requests
Umask-04 : 0x41 : PMU : [CORE_ONE] : None : Core Cross Snoops Issued -- Single Core Requests
Umask-05 : 0x44 : PMU : [CORE_REMOTE] : None : Core Cross Snoops Issued -- Core Request to Remote Node
Umask-06 : 0x82 : PMU : [EVICT_GTONE] : None : Core Cross Snoops Issued -- Multiple Eviction
Umask-07 : 0x81 : PMU : [EVICT_ONE] : None : Core Cross Snoops Issued -- Single Eviction
Umask-08 : 0x84 : PMU : [EVICT_REMOTE] : None : Core Cross Snoops Issued -- Eviction to Remote Node
Umask-09 : 0x22 : PMU : [EXT_GTONE] : None : Core Cross Snoops Issued -- Multiple External Snoops
Umask-10 : 0x21 : PMU : [EXT_ONE] : None : Core Cross Snoops Issued -- Single External Snoops
Umask-11 : 0x24 : PMU : [EXT_REMOTE] : None : Core Cross Snoops Issued -- External Snoop to Remote Node
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671565
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_COUNTER0_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Since occupancy counts can only be captured in the Cbos 0 counter, this event allows a user to capture occupancy related information by filtering the Cb0 occupancy count captured in Counter 0.  The filtering available is found in the control register - threshold, invert and edge detect.  E.g. setting threshold to 1 can effectively monitor how many cycles the monitored queue has an entry.
Code     : 0x1f
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671566
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_DIR_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that looked up the Home Agent directory.  Can be filtered by requests that had to snoop and those that did not have to.
Code     : 0x53
Umask-00 : 0x02 : PMU : [NO_SNP] : None : Directory Lookups -- Snoop Not Needed
Umask-01 : 0x01 : PMU : [SNP] : None : Directory Lookups -- Snoop Needed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671567
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_DIR_UPDATE
Equiv	 : None
Flags    : None
Desc     : Counts the number of directory updates that were required.  These result in writes to the memory controller.
Code     : 0x54
Umask-00 : 0x01 : PMU : [HA] : None : Directory Updates -- from HA pipe
Umask-01 : 0x02 : PMU : [TOR] : None : Directory Updates -- from TOR pipe
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671568
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_EGRESS_ORDERING
Equiv	 : None
Flags    : None
Desc     : Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements
Code     : 0xae
Umask-00 : 0x04 : PMU : [IV_SNOOPGO_DN] : None : Egress Blocking due to Ordering requirements -- Down
Umask-01 : 0x01 : PMU : [IV_SNOOPGO_UP] : None : Egress Blocking due to Ordering requirements -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671569
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_FAST_ASSERTED
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles either the local or incoming distress signals are asserted.  Incoming distress includes up, dn and across.
Code     : 0xa5
Umask-00 : 0x02 : PMU : [HORZ] : None : FaST wire asserted -- Horizontal
Umask-01 : 0x01 : PMU : [VERT] : None : FaST wire asserted -- Vertical
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671570
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_HITME_HIT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5f
Umask-00 : 0x01 : PMU : [EX_RDS] : None : Counts Number of Hits in HitMe Cache -- Exclusive hit and op is RdCode, RdData, RdDataMigratory, RdCur, RdInv*, Inv*
Umask-01 : 0x04 : PMU : [SHARED_OWNREQ] : None : Counts Number of Hits in HitMe Cache -- Shared hit and op is RdInvOwn, RdInv, Inv*
Umask-02 : 0x08 : PMU : [WBMTOE] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoE
Umask-03 : 0x10 : PMU : [WBMTOI_OR_S] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671571
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_HITME_LOOKUP
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5e
Umask-00 : 0x01 : PMU : [READ] : None : Counts Number of times HitMe Cache is accessed -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInvOwn, RdInv, Inv*
Umask-01 : 0x02 : PMU : [WRITE] : None : Counts Number of times HitMe Cache is accessed -- op is WbMtoE, WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671572
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_HITME_MISS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x60
Umask-00 : 0x40 : PMU : [NOTSHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- No SF/LLC HitS/F and op is RdInvOwn
Umask-01 : 0x80 : PMU : [READ_OR_INV] : None : Counts Number of Misses in HitMe Cache -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInv, Inv*
Umask-02 : 0x20 : PMU : [SHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- SF/LLC HitS/F and op is RdInvOwn
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671573
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_HITME_UPDATE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x61
Umask-00 : 0x10 : PMU : [DEALLOCATE] : None : Counts the number of Allocate/Update to HitMe Cache -- Deallocate HtiME Reads without RspFwdI*
Umask-01 : 0x01 : PMU : [DEALLOCATE_RSPFWDI_LOC] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a local request
Umask-02 : 0x08 : PMU : [RDINVOWN] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache on RdInvOwn even if not RspFwdI*
Umask-03 : 0x02 : PMU : [RSPFWDI_REM] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a remote request
Umask-04 : 0x04 : PMU : [SHARED] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache to SHARed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671574
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_HORZ_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa7
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AD Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AD Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AD Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AD Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671575
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_HORZ_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa9
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AK Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AK Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AK Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AK Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671576
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_HORZ_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xab
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal BL Ring in Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal BL Ring in Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal BL Ring in Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal BL Ring in Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671577
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_HORZ_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xad
Umask-00 : 0x01 : PMU : [LEFT] : None : Horizontal IV Ring in Use -- Left
Umask-01 : 0x04 : PMU : [RIGHT] : None : Horizontal IV Ring in Use -- Right
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671578
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_IMC_READS_COUNT
Equiv	 : None
Flags    : None
Desc     : Count of the number of reads issued to any of the memory controller channels.  This can be filtered by the priority of the reads.
Code     : 0x59
Umask-00 : 0x01 : PMU : [NORMAL] : None : HA to iMC Reads Issued -- Normal
Umask-01 : 0x02 : PMU : [PRIORITY] : None : HA to iMC Reads Issued -- ISOCH
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671579
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_IMC_WRITES_COUNT
Equiv	 : None
Flags    : None
Desc     : Counts the total number of writes issued from the HA into the memory controller.  This counts for all four channels.  It can be filtered by full/partial and ISOCH/non-ISOCH.
Code     : 0x5b
Umask-00 : 0x01 : PMU : [FULL] : None : Writes Issued to the iMC by the HA -- Full Line Non-ISOCH
Umask-01 : 0x10 : PMU : [FULL_MIG] : None : Writes Issued to the iMC by the HA -- Full Line MIG
Umask-02 : 0x04 : PMU : [FULL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Full Line
Umask-03 : 0x02 : PMU : [PARTIAL] : None : Writes Issued to the iMC by the HA -- Partial Non-ISOCH
Umask-04 : 0x20 : PMU : [PARTIAL_MIG] : None : Writes Issued to the iMC by the HA -- Partial MIG
Umask-05 : 0x08 : PMU : [PARTIAL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Partial
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671580
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_IODC_ALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x62
Umask-00 : 0x01 : PMU : [INVITOM] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations
Umask-01 : 0x02 : PMU : [IODCFULL] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations dropped due to IODC Full
Umask-02 : 0x04 : PMU : [OSBGATED] : None : Counts Number of times IODC entry allocation is attempted -- Number of IDOC allocation dropped due to OSB gate
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671581
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_IODC_DEALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x63
Umask-00 : 0x10 : PMU : [ALL] : None : Counts number of IODC deallocations -- IODC deallocated due to any reason
Umask-01 : 0x08 : PMU : [SNPOUT] : None : Counts number of IODC deallocations -- IODC deallocated due to conflicting transaction
Umask-02 : 0x01 : PMU : [WBMTOE] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoE
Umask-03 : 0x02 : PMU : [WBMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoI
Umask-04 : 0x04 : PMU : [WBPUSHMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbPushMtoI
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671582
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_LLC_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2.  This has numerous filters available.  Note the non-standard filtering equation.  This event will count requests that lookup the cache multiple times with multiple increments.  One must ALWAYS set umask bit 0 and select a state or states to match.  Otherwise, the event will count nothing.  CHAFilter0[24:21,17] bits correspond to [FMESI] state.
Code     : 0x34
Umask-00 : 0x11 : PMU : [ANY] : [default] : Cache and Snoop Filter Lookups -- Any Request
Umask-01 : 0x03 : PMU : [DATA_READ] : None : Cache and Snoop Filter Lookups -- Data Read Request
Umask-02 : 0x31 : PMU : [LOCAL] : None : Cache and Snoop Filter Lookups -- Local
Umask-03 : 0x91 : PMU : [REMOTE] : None : Cache and Snoop Filter Lookups -- Remote
Umask-04 : 0x09 : PMU : [REMOTE_SNOOP] : None : Cache and Snoop Filter Lookups -- External Snoop Request
Umask-05 : 0x05 : PMU : [WRITE] : None : Cache and Snoop Filter Lookups -- Write Requests
Umask-06 : 0x00 : PMU : [STATE_LLC_I] : None : LLC Invalid cacheline state
Umask-07 : 0x00 : PMU : [STATE_SF_S] : None : SF Shared cacheline state
Umask-08 : 0x00 : PMU : [STATE_SF_E] : None : SF Exclusive cacheline state
Umask-09 : 0x00 : PMU : [STATE_SF_H] : None : SF H cacheline state
Umask-10 : 0x00 : PMU : [STATE_LLC_S] : None : LLC Shared cacheline state
Umask-11 : 0x00 : PMU : [STATE_LLC_E] : None : LLC Exclusive cacheline state
Umask-12 : 0x00 : PMU : [STATE_LLC_M] : None : LLC Modified cacheline state
Umask-13 : 0x00 : PMU : [STATE_LLC_F] : None : LLC Forward cacheline state
Umask-14 : 0x00 : PMU : [STATE_CACHE_ANY] : [default] : Any cache line state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671583
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_LLC_VICTIMS
Equiv	 : None
Flags    : None
Desc     : Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.
Code     : 0x37
Umask-00 : 0x2f : PMU : [LOCAL_ALL] : None : Lines Victimized -- Local - All Lines
Umask-01 : 0x22 : PMU : [LOCAL_E] : None : Lines Victimized -- Local - Lines in E State
Umask-02 : 0x28 : PMU : [LOCAL_F] : None : Lines Victimized -- Local - Lines in F State
Umask-03 : 0x21 : PMU : [LOCAL_M] : None : Lines Victimized -- Local - Lines in M State
Umask-04 : 0x24 : PMU : [LOCAL_S] : None : Lines Victimized -- Local - Lines in S State
Umask-05 : 0x8f : PMU : [REMOTE_ALL] : None : Lines Victimized -- Remote - All Lines
Umask-06 : 0x82 : PMU : [REMOTE_E] : None : Lines Victimized -- Remote - Lines in E State
Umask-07 : 0x88 : PMU : [REMOTE_F] : None : Lines Victimized -- Remote - Lines in F State
Umask-08 : 0x81 : PMU : [REMOTE_M] : None : Lines Victimized -- Remote - Lines in M State
Umask-09 : 0x84 : PMU : [REMOTE_S] : None : Lines Victimized -- Remote - Lines in S State
Umask-10 : 0xa2 : PMU : [TOTAL_E] : None : Lines Victimized -- Lines in E State
Umask-11 : 0xa8 : PMU : [TOTAL_F] : None : Lines Victimized -- Lines in F State
Umask-12 : 0xa1 : PMU : [TOTAL_M] : None : Lines Victimized -- Lines in M State
Umask-13 : 0xa4 : PMU : [TOTAL_S] : None : Lines Victimized -- Lines in S State
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671584
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_MISC
Equiv	 : None
Flags    : None
Desc     : Miscellaneous events in the CHA.
Code     : 0x39
Umask-00 : 0x20 : PMU : [CV0_PREF_MISS] : None : Cbo Misc -- CV0 Prefetch Miss
Umask-01 : 0x10 : PMU : [CV0_PREF_VIC] : None : Cbo Misc -- CV0 Prefetch Victim
Umask-02 : 0x08 : PMU : [RFO_HIT_S] : None : Cbo Misc -- RFO HitS
Umask-03 : 0x01 : PMU : [RSPI_WAS_FSE] : None : Cbo Misc -- Silent Snoop Eviction
Umask-04 : 0x02 : PMU : [WC_ALIASING] : None : Cbo Misc -- Write Combining Aliasing
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671585
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_OSB
Equiv	 : None
Flags    : None
Desc     : Count of OSB snoop broadcasts. Counts by 1 per request causing OSB snoops to be broadcast. Does not count all the snoops generated by OSB.
Code     : 0x55
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671586
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_READ_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending reads from the CHA into the iMC.  In order to send reads into the memory controller, the HA must first acquire a credit for the iMCs AD Ingress queuee.
Code     : 0x58
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx READ Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx READ Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx READ Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx READ Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx READ Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx READ Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671587
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_REQUESTS
Equiv	 : None
Flags    : None
Desc     : Counts the total number of read requests made into the Home Agent. Reads include all read opcodes (including RFO).  Writes include all writes (streaming, evictions, HitM, etc).
Code     : 0x50
Umask-00 : 0x10 : PMU : [INVITOE_LOCAL] : None : Read and Write Requests -- InvalItoE Local
Umask-01 : 0x20 : PMU : [INVITOE_REMOTE] : None : Read and Write Requests -- InvalItoE Remote
Umask-02 : 0x03 : PMU : [READS] : [default] : Read and Write Requests -- Reads
Umask-03 : 0x01 : PMU : [READS_LOCAL] : None : Read and Write Requests -- Reads Local
Umask-04 : 0x02 : PMU : [READS_REMOTE] : None : Read and Write Requests -- Reads Remote
Umask-05 : 0x0c : PMU : [WRITES] : None : Read and Write Requests -- Writes
Umask-06 : 0x04 : PMU : [WRITES_LOCAL] : None : Read and Write Requests -- Writes Local
Umask-07 : 0x08 : PMU : [WRITES_REMOTE] : None : Read and Write Requests -- Writes Remote
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671588
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_RING_BOUNCES_HORZ
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.
Code     : 0xa1
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Horizontal Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Horizontal Ring. -- AK
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Horizontal Ring. -- BL
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Horizontal Ring. -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671589
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_RING_BOUNCES_VERT
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.
Code     : 0xa0
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Vertical Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Vertical Ring. -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Vertical Ring. -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Vertical Ring. -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671590
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_RING_SINK_STARVED_HORZ
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa3
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Horizontal Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Horizontal Ring -- AK
Umask-02 : 0x20 : PMU : [AK_AG1] : None : Sink Starvation on Horizontal Ring -- Acknowledgements to Agent 1
Umask-03 : 0x04 : PMU : [BL] : None : Sink Starvation on Horizontal Ring -- BL
Umask-04 : 0x08 : PMU : [IV] : None : Sink Starvation on Horizontal Ring -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671591
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_RING_SINK_STARVED_VERT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa2
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Vertical Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Vertical Ring -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Sink Starvation on Vertical Ring -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Sink Starvation on Vertical Ring -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671592
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_RING_SRC_THRTL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa4
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671593
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_RXC_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts number of allocations per cycle into the specified Ingress queue.
Code     : 0x13
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Allocations -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Allocations -- IRQ
Umask-02 : 0x02 : PMU : [IRQ_REJ] : None : Ingress (from CMS) Allocations -- IRQ Rejected
Umask-03 : 0x10 : PMU : [PRQ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-04 : 0x20 : PMU : [PRQ_REJ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-05 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Allocations -- RRQ
Umask-06 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Allocations -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671594
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_RXC_IPQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x22
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress Probe Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress Probe Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress Probe Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress Probe Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress Probe Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress Probe Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671595
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_RXC_IPQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x23
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress Probe Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress Probe Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress Probe Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress Probe Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress Probe Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress Probe Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress Probe Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress Probe Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671596
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_RXC_IRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x18
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671597
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_RXC_IRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x19
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671598
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_RXC_ISMQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x24
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671599
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_RXC_ISMQ0_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2c
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671600
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_RXC_ISMQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x25
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Rejects -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Rejects -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671601
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_RXC_ISMQ1_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2d
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Retries -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Retries -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671602
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_RXC_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Counts number of entries in the specified Ingress queue in each cycle.
Code     : 0x11
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Occupancy -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Occupancy -- IRQ
Umask-02 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Occupancy -- RRQ
Umask-03 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Occupancy -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671603
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_RXC_OTHER0_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2e
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Other Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Other Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Other Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Other Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Other Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Other Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Other Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Other Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671604
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_RXC_OTHER1_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2f
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Other Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Other Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Other Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Other Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Other Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Other Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Other Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Other Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671605
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_RXC_PRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x20
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671606
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_RXC_PRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x21
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- LLC OR SF Way
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671607
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_RXC_REQ_Q0_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2a
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Request Queue Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Request Queue Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Request Queue Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Request Queue Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Request Queue Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Request Queue Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Request Queue Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Request Queue Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671608
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_RXC_REQ_Q1_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2b
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Request Queue Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Request Queue Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Request Queue Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Request Queue Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Request Queue Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Request Queue Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Request Queue Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Request Queue Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671609
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_RXC_RRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x26
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : RRQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : RRQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : RRQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : RRQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : RRQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : RRQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : RRQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : RRQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671610
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_RXC_RRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x27
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : RRQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : RRQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : RRQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : RRQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : RRQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : RRQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : RRQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : RRQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671611
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_RXC_WBQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x28
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : WBQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : WBQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : WBQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : WBQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : WBQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : WBQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : WBQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : WBQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671612
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_RXC_WBQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x29
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : WBQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : WBQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : WBQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : WBQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : WBQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : WBQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : WBQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : WBQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671613
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_RXR_BUSY_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority
Code     : 0xb4
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-03 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671614
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_RXR_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the CMS Ingress
Code     : 0xb2
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Bypass -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Bypass -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Bypass -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Bypass -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Bypass -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Bypass -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671615
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_RXR_CRD_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.
Code     : 0xb3
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Injection Starvation -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Umask-05 : 0x80 : PMU : [IFV] : None : Transgress Injection Starvation -- IFV - Credit
Umask-06 : 0x08 : PMU : [IV_BNC] : None : Transgress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671616
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_RXR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh
Code     : 0xb1
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Allocations -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Allocations -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Allocations -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Allocations -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Allocations -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Allocations -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671617
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_RXR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh
Code     : 0xb0
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671618
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_SF_EVICTION
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x3d
Umask-00 : 0x02 : PMU : [E_STATE] : None : Snoop Filter Eviction -- E state
Umask-01 : 0x01 : PMU : [M_STATE] : None : Snoop Filter Eviction -- M state
Umask-02 : 0x04 : PMU : [S_STATE] : None : Snoop Filter Eviction -- S state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671619
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_SNOOPS_SENT
Equiv	 : None
Flags    : None
Desc     : Counts the number of snoops issued by the HA.
Code     : 0x51
Umask-00 : 0x01 : PMU : [ALL] : None : Snoops Sent -- All
Umask-01 : 0x10 : PMU : [BCST_LOCAL] : None : Snoops Sent -- Broadcast snoop for Local Requests
Umask-02 : 0x20 : PMU : [BCST_REMOTE] : None : Snoops Sent -- Broadcast snoops for Remote Requests
Umask-03 : 0x40 : PMU : [DIRECT_LOCAL] : None : Snoops Sent -- Directed snoops for Local Requests
Umask-04 : 0x80 : PMU : [DIRECT_REMOTE] : None : Snoops Sent -- Directed snoops for Remote Requests
Umask-05 : 0x04 : PMU : [LOCAL] : None : Snoops Sent -- Broadcast or directed Snoops sent for Local Requests
Umask-06 : 0x08 : PMU : [REMOTE] : None : Snoops Sent -- Broadcast or directed Snoops sent for Remote Requests
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671620
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_SNOOP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the total number of RspI snoop responses received.  Whenever a snoops are issued, one or more snoop responses will be returned depending on the topology of the system.  In systems larger than 2s, when multiple snoops are returned this will count all the snoops that are received.  For example, if 3 snoops were issued and returned RspI, RspS, and RspSFwd; then each of these sub-events would increment by 1.
Code     : 0x5c
Umask-00 : 0x40 : PMU : [RSPCNFLCTS] : None : Snoop Responses Received -- RSPCNFLCT*
Umask-01 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received -- RspFwd
Umask-02 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received -- RspI
Umask-03 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received -- RspIFwd
Umask-04 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received -- RspS
Umask-05 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received -- RspSFwd
Umask-06 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received -- Rsp*Fwd*WB
Umask-07 : 0x10 : PMU : [RSP_WBWB] : None : Snoop Responses Received -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671621
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_SNOOP_RESP_LOCAL
Equiv	 : None
Flags    : None
Desc     : Number of snoop responses received for a Local  request
Code     : 0x5d
Umask-00 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received Local -- RspFwd
Umask-01 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received Local -- RspI
Umask-02 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received Local -- RspIFwd
Umask-03 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received Local -- RspS
Umask-04 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received Local -- RspSFwd
Umask-05 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received Local -- Rsp*FWD*WB
Umask-06 : 0x10 : PMU : [RSP_WB] : None : Snoop Responses Received Local -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671622
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd0
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671623
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd2
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671624
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd4
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671625
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd6
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671626
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_TOR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.
Code     : 0x35
Umask-00 : 0x15 : PMU : [ALL_HIT] : None : TOR Inserts -- Hits from Local
Umask-01 : 0x35 : PMU : [ALL_IO_IA] : None : TOR Inserts -- All from Local iA and IO
Umask-02 : 0x25 : PMU : [ALL_MISS] : None : TOR Inserts -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Inserts -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Inserts -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Inserts -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Inserts -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Inserts -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Inserts -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Inserts -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Inserts -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Inserts -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Inserts -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Inserts -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Inserts -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 683671627
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_TOR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.
Code     : 0x36
Umask-00 : 0x37 : PMU : [ALL] : None : TOR Occupancy -- All from Local
Umask-01 : 0x17 : PMU : [ALL_HIT] : None : TOR Occupancy -- Hits from Local
Umask-02 : 0x27 : PMU : [ALL_MISS] : None : TOR Occupancy -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Occupancy -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Occupancy -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Occupancy -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Occupancy -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Occupancy -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Occupancy -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Occupancy -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Occupancy -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Occupancy -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Occupancy -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Occupancy -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Occupancy -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 683671628
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_TXR_HORZ_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9d
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal ADS Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal ADS Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal ADS Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal ADS Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal ADS Used -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671629
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_TXR_HORZ_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.
Code     : 0x9f
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Bypass Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Bypass Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Bypass Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Bypass Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Bypass Used -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Bypass Used -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671630
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x96
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671631
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x97
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671632
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_TXR_HORZ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x95
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Inserts -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Inserts -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Inserts -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Inserts -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Inserts -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Inserts -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671633
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_TXR_HORZ_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Horizontal Rinng
Code     : 0x99
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress NACKs -- AD - Bounce
Umask-01 : 0x20 : PMU : [AD_CRD] : None : CMS Horizontal Egress NACKs -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress NACKs -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress NACKs -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress NACKs -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress NACKs -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671634
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_TXR_HORZ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x94
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671635
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_TXR_HORZ_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.
Code     : 0x9b
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Injection Starvation -- AD - Bounce
Umask-01 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Injection Starvation -- AK - Bounce
Umask-02 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Injection Starvation -- BL - Bounce
Umask-03 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671636
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_TXR_VERT_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9c
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671637
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_TXR_VERT_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.
Code     : 0x9e
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical ADS Used -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671638
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x92
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Full -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671639
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x93
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671640
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_TXR_VERT_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x91
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Allocations -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Allocations -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Allocations -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Allocations -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Allocations -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Allocations -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Allocations -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671641
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_TXR_VERT_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Vertical Rinng
Code     : 0x98
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress NACKs -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress NACKs -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress NACKs -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress NACKs -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress NACKs -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress NACKs -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress NACKs -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671642
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_TXR_VERT_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x90
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Occupancy -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Occupancy -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Occupancy -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Occupancy -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Occupancy -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Occupancy -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Occupancy -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671643
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_TXR_VERT_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.
Code     : 0x9a
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress Injection Starvation -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671644
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_VERT_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa6
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AD Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AD Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AD Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AD Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671645
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_VERT_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa8
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AK Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AK Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AK Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AK Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671646
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_VERT_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xaa
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical BL Ring in Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical BL Ring in Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical BL Ring in Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical BL Ring in Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671647
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_VERT_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xac
Umask-00 : 0x04 : PMU : [DN] : None : Vertical IV Ring in Use -- Down
Umask-01 : 0x01 : PMU : [UP] : None : Vertical IV Ring in Use -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671648
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_WB_PUSH_MTOI
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was received WbPushMtoI
Code     : 0x56
Umask-00 : 0x01 : PMU : [LLC] : None : WbPushMtoI -- Pushed to LLC
Umask-01 : 0x02 : PMU : [MEM] : None : WbPushMtoI -- Pushed to Memory
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671649
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_WRITE_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending WRITEs from the CHA into the iMC.  In order to send WRITEs into the memory controller, the HA must first acquire a credit for the iMCs BL Ingress queuee.
Code     : 0x5a
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx WRITE Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx WRITE Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx WRITE Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx WRITE Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx WRITE Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx WRITE Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 683671650
PMU name : skx_unc_cha6 (Intel SkylakeX CHA6 uncore)
Name     : UNC_C_XSNP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the number of core cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type. This event can be filtered based on who triggered the initial snoop(s):  from Evictions, Core  or External (i.e. from a remote node) Requests.  And the event can be filtered based on the responses:  RspX_Fwd/HitY where Y is the state prior to the snoop response and X is the state following.
Code     : 0x32
Umask-00 : 0xe4 : PMU : [ANY_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Any RspIFwdFE
Umask-01 : 0xe2 : PMU : [ANY_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Any RspSFwdFE
Umask-02 : 0xe8 : PMU : [ANY_RSPS_FWDM] : None : Core Cross Snoop Responses -- Any RspSFwdM
Umask-03 : 0xe1 : PMU : [ANY_RSP_HITFSE] : None : Core Cross Snoop Responses -- Any RspHitFSE
Umask-04 : 0x44 : PMU : [CORE_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Core RspIFwdFE
Umask-05 : 0x50 : PMU : [CORE_RSPI_FWDM] : None : Core Cross Snoop Responses -- Core RspIFwdM
Umask-06 : 0x42 : PMU : [CORE_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Core RspSFwdFE
Umask-07 : 0x48 : PMU : [CORE_RSPS_FWDM] : None : Core Cross Snoop Responses -- Core RspSFwdM
Umask-08 : 0x41 : PMU : [CORE_RSP_HITFSE] : None : Core Cross Snoop Responses -- Core RspHitFSE
Umask-09 : 0x84 : PMU : [EVICT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Evict RspIFwdFE
Umask-10 : 0x90 : PMU : [EVICT_RSPI_FWDM] : None : Core Cross Snoop Responses -- Evict RspIFwdM
Umask-11 : 0x82 : PMU : [EVICT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Evict RspSFwdFE
Umask-12 : 0x88 : PMU : [EVICT_RSPS_FWDM] : None : Core Cross Snoop Responses -- Evict RspSFwdM
Umask-13 : 0x81 : PMU : [EVICT_RSP_HITFSE] : None : Core Cross Snoop Responses -- Evict RspHitFSE
Umask-14 : 0x24 : PMU : [EXT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- External RspIFwdFE
Umask-15 : 0x30 : PMU : [EXT_RSPI_FWDM] : None : Core Cross Snoop Responses -- External RspIFwdM
Umask-16 : 0x22 : PMU : [EXT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- External RspSFwdFE
Umask-17 : 0x28 : PMU : [EXT_RSPS_FWDM] : None : Core Cross Snoop Responses -- External RspSFwdM
Umask-18 : 0x21 : PMU : [EXT_RSP_HITFSE] : None : Core Cross Snoop Responses -- External RspHitFSE
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768704
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_AG0_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.
Code     : 0x80
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768705
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_AG0_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress
Code     : 0x82
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768706
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_AG0_BL_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.
Code     : 0x88
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768707
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_AG0_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress
Code     : 0x8a
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768708
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_AG1_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.
Code     : 0x84
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768709
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_AG1_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress
Code     : 0x86
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768710
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_AG1_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress
Code     : 0x8e
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768711
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_AG1_BL_CREDITS_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.
Code     : 0x8c
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768712
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_BYPASS_CHA_IMC
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was able to bypass HA pipe on the way to iMC.  This is a latency optimization for situations when there is light loadings on the memory subsystem.  This can be filtered by when the bypass was taken and when it was not.
Code     : 0x57
Umask-00 : 0x02 : PMU : [INTERMEDIATE] : None : CHA to iMC Bypass -- Intermediate bypass Taken
Umask-01 : 0x04 : PMU : [NOT_TAKEN] : None : CHA to iMC Bypass -- Not Taken
Umask-02 : 0x01 : PMU : [TAKEN] : None : CHA to iMC Bypass -- Taken
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768713
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768714
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_CMS_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xc0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768715
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_CORE_PMA
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x17
Umask-00 : 0x01 : PMU : [C1_STATE] : None : Core PMA Events -- C1  State
Umask-01 : 0x02 : PMU : [C1_TRANSITION] : None : Core PMA Events -- C1 Transition
Umask-02 : 0x04 : PMU : [C6_STATE] : None : Core PMA Events -- C6 State
Umask-03 : 0x08 : PMU : [C6_TRANSITION] : None : Core PMA Events -- C6 Transition
Umask-04 : 0x10 : PMU : [GV] : None : Core PMA Events -- GV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768716
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_CORE_SNP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that trigger a configurable number of cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type and what CoreValid bits are set.  For example, if 2 CV bits are set on a data read, the cores must have the data in S state so it is not necessary to snoop them.  However, if only 1 CV bit is set the core my have modified the data.  If the transaction was an RFO, it would need to invalidate the lines.  This event can be filtered based on who triggered the initial snoop(s).
Code     : 0x33
Umask-00 : 0xe2 : PMU : [ANY_GTONE] : None : Core Cross Snoops Issued -- Any Cycle with Multiple Snoops
Umask-01 : 0xe1 : PMU : [ANY_ONE] : None : Core Cross Snoops Issued -- Any Single Snoop
Umask-02 : 0xe4 : PMU : [ANY_REMOTE] : None : Core Cross Snoops Issued -- Any Snoop to Remote Node
Umask-03 : 0x42 : PMU : [CORE_GTONE] : None : Core Cross Snoops Issued -- Multiple Core Requests
Umask-04 : 0x41 : PMU : [CORE_ONE] : None : Core Cross Snoops Issued -- Single Core Requests
Umask-05 : 0x44 : PMU : [CORE_REMOTE] : None : Core Cross Snoops Issued -- Core Request to Remote Node
Umask-06 : 0x82 : PMU : [EVICT_GTONE] : None : Core Cross Snoops Issued -- Multiple Eviction
Umask-07 : 0x81 : PMU : [EVICT_ONE] : None : Core Cross Snoops Issued -- Single Eviction
Umask-08 : 0x84 : PMU : [EVICT_REMOTE] : None : Core Cross Snoops Issued -- Eviction to Remote Node
Umask-09 : 0x22 : PMU : [EXT_GTONE] : None : Core Cross Snoops Issued -- Multiple External Snoops
Umask-10 : 0x21 : PMU : [EXT_ONE] : None : Core Cross Snoops Issued -- Single External Snoops
Umask-11 : 0x24 : PMU : [EXT_REMOTE] : None : Core Cross Snoops Issued -- External Snoop to Remote Node
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768717
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_COUNTER0_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Since occupancy counts can only be captured in the Cbos 0 counter, this event allows a user to capture occupancy related information by filtering the Cb0 occupancy count captured in Counter 0.  The filtering available is found in the control register - threshold, invert and edge detect.  E.g. setting threshold to 1 can effectively monitor how many cycles the monitored queue has an entry.
Code     : 0x1f
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768718
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_DIR_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that looked up the Home Agent directory.  Can be filtered by requests that had to snoop and those that did not have to.
Code     : 0x53
Umask-00 : 0x02 : PMU : [NO_SNP] : None : Directory Lookups -- Snoop Not Needed
Umask-01 : 0x01 : PMU : [SNP] : None : Directory Lookups -- Snoop Needed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768719
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_DIR_UPDATE
Equiv	 : None
Flags    : None
Desc     : Counts the number of directory updates that were required.  These result in writes to the memory controller.
Code     : 0x54
Umask-00 : 0x01 : PMU : [HA] : None : Directory Updates -- from HA pipe
Umask-01 : 0x02 : PMU : [TOR] : None : Directory Updates -- from TOR pipe
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768720
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_EGRESS_ORDERING
Equiv	 : None
Flags    : None
Desc     : Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements
Code     : 0xae
Umask-00 : 0x04 : PMU : [IV_SNOOPGO_DN] : None : Egress Blocking due to Ordering requirements -- Down
Umask-01 : 0x01 : PMU : [IV_SNOOPGO_UP] : None : Egress Blocking due to Ordering requirements -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768721
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_FAST_ASSERTED
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles either the local or incoming distress signals are asserted.  Incoming distress includes up, dn and across.
Code     : 0xa5
Umask-00 : 0x02 : PMU : [HORZ] : None : FaST wire asserted -- Horizontal
Umask-01 : 0x01 : PMU : [VERT] : None : FaST wire asserted -- Vertical
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768722
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_HITME_HIT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5f
Umask-00 : 0x01 : PMU : [EX_RDS] : None : Counts Number of Hits in HitMe Cache -- Exclusive hit and op is RdCode, RdData, RdDataMigratory, RdCur, RdInv*, Inv*
Umask-01 : 0x04 : PMU : [SHARED_OWNREQ] : None : Counts Number of Hits in HitMe Cache -- Shared hit and op is RdInvOwn, RdInv, Inv*
Umask-02 : 0x08 : PMU : [WBMTOE] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoE
Umask-03 : 0x10 : PMU : [WBMTOI_OR_S] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768723
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_HITME_LOOKUP
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5e
Umask-00 : 0x01 : PMU : [READ] : None : Counts Number of times HitMe Cache is accessed -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInvOwn, RdInv, Inv*
Umask-01 : 0x02 : PMU : [WRITE] : None : Counts Number of times HitMe Cache is accessed -- op is WbMtoE, WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768724
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_HITME_MISS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x60
Umask-00 : 0x40 : PMU : [NOTSHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- No SF/LLC HitS/F and op is RdInvOwn
Umask-01 : 0x80 : PMU : [READ_OR_INV] : None : Counts Number of Misses in HitMe Cache -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInv, Inv*
Umask-02 : 0x20 : PMU : [SHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- SF/LLC HitS/F and op is RdInvOwn
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768725
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_HITME_UPDATE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x61
Umask-00 : 0x10 : PMU : [DEALLOCATE] : None : Counts the number of Allocate/Update to HitMe Cache -- Deallocate HtiME Reads without RspFwdI*
Umask-01 : 0x01 : PMU : [DEALLOCATE_RSPFWDI_LOC] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a local request
Umask-02 : 0x08 : PMU : [RDINVOWN] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache on RdInvOwn even if not RspFwdI*
Umask-03 : 0x02 : PMU : [RSPFWDI_REM] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a remote request
Umask-04 : 0x04 : PMU : [SHARED] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache to SHARed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768726
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_HORZ_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa7
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AD Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AD Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AD Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AD Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768727
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_HORZ_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa9
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AK Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AK Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AK Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AK Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768728
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_HORZ_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xab
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal BL Ring in Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal BL Ring in Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal BL Ring in Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal BL Ring in Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768729
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_HORZ_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xad
Umask-00 : 0x01 : PMU : [LEFT] : None : Horizontal IV Ring in Use -- Left
Umask-01 : 0x04 : PMU : [RIGHT] : None : Horizontal IV Ring in Use -- Right
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768730
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_IMC_READS_COUNT
Equiv	 : None
Flags    : None
Desc     : Count of the number of reads issued to any of the memory controller channels.  This can be filtered by the priority of the reads.
Code     : 0x59
Umask-00 : 0x01 : PMU : [NORMAL] : None : HA to iMC Reads Issued -- Normal
Umask-01 : 0x02 : PMU : [PRIORITY] : None : HA to iMC Reads Issued -- ISOCH
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768731
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_IMC_WRITES_COUNT
Equiv	 : None
Flags    : None
Desc     : Counts the total number of writes issued from the HA into the memory controller.  This counts for all four channels.  It can be filtered by full/partial and ISOCH/non-ISOCH.
Code     : 0x5b
Umask-00 : 0x01 : PMU : [FULL] : None : Writes Issued to the iMC by the HA -- Full Line Non-ISOCH
Umask-01 : 0x10 : PMU : [FULL_MIG] : None : Writes Issued to the iMC by the HA -- Full Line MIG
Umask-02 : 0x04 : PMU : [FULL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Full Line
Umask-03 : 0x02 : PMU : [PARTIAL] : None : Writes Issued to the iMC by the HA -- Partial Non-ISOCH
Umask-04 : 0x20 : PMU : [PARTIAL_MIG] : None : Writes Issued to the iMC by the HA -- Partial MIG
Umask-05 : 0x08 : PMU : [PARTIAL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Partial
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768732
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_IODC_ALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x62
Umask-00 : 0x01 : PMU : [INVITOM] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations
Umask-01 : 0x02 : PMU : [IODCFULL] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations dropped due to IODC Full
Umask-02 : 0x04 : PMU : [OSBGATED] : None : Counts Number of times IODC entry allocation is attempted -- Number of IDOC allocation dropped due to OSB gate
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768733
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_IODC_DEALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x63
Umask-00 : 0x10 : PMU : [ALL] : None : Counts number of IODC deallocations -- IODC deallocated due to any reason
Umask-01 : 0x08 : PMU : [SNPOUT] : None : Counts number of IODC deallocations -- IODC deallocated due to conflicting transaction
Umask-02 : 0x01 : PMU : [WBMTOE] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoE
Umask-03 : 0x02 : PMU : [WBMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoI
Umask-04 : 0x04 : PMU : [WBPUSHMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbPushMtoI
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768734
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_LLC_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2.  This has numerous filters available.  Note the non-standard filtering equation.  This event will count requests that lookup the cache multiple times with multiple increments.  One must ALWAYS set umask bit 0 and select a state or states to match.  Otherwise, the event will count nothing.  CHAFilter0[24:21,17] bits correspond to [FMESI] state.
Code     : 0x34
Umask-00 : 0x11 : PMU : [ANY] : [default] : Cache and Snoop Filter Lookups -- Any Request
Umask-01 : 0x03 : PMU : [DATA_READ] : None : Cache and Snoop Filter Lookups -- Data Read Request
Umask-02 : 0x31 : PMU : [LOCAL] : None : Cache and Snoop Filter Lookups -- Local
Umask-03 : 0x91 : PMU : [REMOTE] : None : Cache and Snoop Filter Lookups -- Remote
Umask-04 : 0x09 : PMU : [REMOTE_SNOOP] : None : Cache and Snoop Filter Lookups -- External Snoop Request
Umask-05 : 0x05 : PMU : [WRITE] : None : Cache and Snoop Filter Lookups -- Write Requests
Umask-06 : 0x00 : PMU : [STATE_LLC_I] : None : LLC Invalid cacheline state
Umask-07 : 0x00 : PMU : [STATE_SF_S] : None : SF Shared cacheline state
Umask-08 : 0x00 : PMU : [STATE_SF_E] : None : SF Exclusive cacheline state
Umask-09 : 0x00 : PMU : [STATE_SF_H] : None : SF H cacheline state
Umask-10 : 0x00 : PMU : [STATE_LLC_S] : None : LLC Shared cacheline state
Umask-11 : 0x00 : PMU : [STATE_LLC_E] : None : LLC Exclusive cacheline state
Umask-12 : 0x00 : PMU : [STATE_LLC_M] : None : LLC Modified cacheline state
Umask-13 : 0x00 : PMU : [STATE_LLC_F] : None : LLC Forward cacheline state
Umask-14 : 0x00 : PMU : [STATE_CACHE_ANY] : [default] : Any cache line state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768735
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_LLC_VICTIMS
Equiv	 : None
Flags    : None
Desc     : Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.
Code     : 0x37
Umask-00 : 0x2f : PMU : [LOCAL_ALL] : None : Lines Victimized -- Local - All Lines
Umask-01 : 0x22 : PMU : [LOCAL_E] : None : Lines Victimized -- Local - Lines in E State
Umask-02 : 0x28 : PMU : [LOCAL_F] : None : Lines Victimized -- Local - Lines in F State
Umask-03 : 0x21 : PMU : [LOCAL_M] : None : Lines Victimized -- Local - Lines in M State
Umask-04 : 0x24 : PMU : [LOCAL_S] : None : Lines Victimized -- Local - Lines in S State
Umask-05 : 0x8f : PMU : [REMOTE_ALL] : None : Lines Victimized -- Remote - All Lines
Umask-06 : 0x82 : PMU : [REMOTE_E] : None : Lines Victimized -- Remote - Lines in E State
Umask-07 : 0x88 : PMU : [REMOTE_F] : None : Lines Victimized -- Remote - Lines in F State
Umask-08 : 0x81 : PMU : [REMOTE_M] : None : Lines Victimized -- Remote - Lines in M State
Umask-09 : 0x84 : PMU : [REMOTE_S] : None : Lines Victimized -- Remote - Lines in S State
Umask-10 : 0xa2 : PMU : [TOTAL_E] : None : Lines Victimized -- Lines in E State
Umask-11 : 0xa8 : PMU : [TOTAL_F] : None : Lines Victimized -- Lines in F State
Umask-12 : 0xa1 : PMU : [TOTAL_M] : None : Lines Victimized -- Lines in M State
Umask-13 : 0xa4 : PMU : [TOTAL_S] : None : Lines Victimized -- Lines in S State
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768736
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_MISC
Equiv	 : None
Flags    : None
Desc     : Miscellaneous events in the CHA.
Code     : 0x39
Umask-00 : 0x20 : PMU : [CV0_PREF_MISS] : None : Cbo Misc -- CV0 Prefetch Miss
Umask-01 : 0x10 : PMU : [CV0_PREF_VIC] : None : Cbo Misc -- CV0 Prefetch Victim
Umask-02 : 0x08 : PMU : [RFO_HIT_S] : None : Cbo Misc -- RFO HitS
Umask-03 : 0x01 : PMU : [RSPI_WAS_FSE] : None : Cbo Misc -- Silent Snoop Eviction
Umask-04 : 0x02 : PMU : [WC_ALIASING] : None : Cbo Misc -- Write Combining Aliasing
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768737
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_OSB
Equiv	 : None
Flags    : None
Desc     : Count of OSB snoop broadcasts. Counts by 1 per request causing OSB snoops to be broadcast. Does not count all the snoops generated by OSB.
Code     : 0x55
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768738
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_READ_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending reads from the CHA into the iMC.  In order to send reads into the memory controller, the HA must first acquire a credit for the iMCs AD Ingress queuee.
Code     : 0x58
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx READ Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx READ Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx READ Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx READ Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx READ Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx READ Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768739
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_REQUESTS
Equiv	 : None
Flags    : None
Desc     : Counts the total number of read requests made into the Home Agent. Reads include all read opcodes (including RFO).  Writes include all writes (streaming, evictions, HitM, etc).
Code     : 0x50
Umask-00 : 0x10 : PMU : [INVITOE_LOCAL] : None : Read and Write Requests -- InvalItoE Local
Umask-01 : 0x20 : PMU : [INVITOE_REMOTE] : None : Read and Write Requests -- InvalItoE Remote
Umask-02 : 0x03 : PMU : [READS] : [default] : Read and Write Requests -- Reads
Umask-03 : 0x01 : PMU : [READS_LOCAL] : None : Read and Write Requests -- Reads Local
Umask-04 : 0x02 : PMU : [READS_REMOTE] : None : Read and Write Requests -- Reads Remote
Umask-05 : 0x0c : PMU : [WRITES] : None : Read and Write Requests -- Writes
Umask-06 : 0x04 : PMU : [WRITES_LOCAL] : None : Read and Write Requests -- Writes Local
Umask-07 : 0x08 : PMU : [WRITES_REMOTE] : None : Read and Write Requests -- Writes Remote
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768740
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_RING_BOUNCES_HORZ
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.
Code     : 0xa1
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Horizontal Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Horizontal Ring. -- AK
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Horizontal Ring. -- BL
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Horizontal Ring. -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768741
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_RING_BOUNCES_VERT
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.
Code     : 0xa0
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Vertical Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Vertical Ring. -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Vertical Ring. -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Vertical Ring. -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768742
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_RING_SINK_STARVED_HORZ
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa3
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Horizontal Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Horizontal Ring -- AK
Umask-02 : 0x20 : PMU : [AK_AG1] : None : Sink Starvation on Horizontal Ring -- Acknowledgements to Agent 1
Umask-03 : 0x04 : PMU : [BL] : None : Sink Starvation on Horizontal Ring -- BL
Umask-04 : 0x08 : PMU : [IV] : None : Sink Starvation on Horizontal Ring -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768743
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_RING_SINK_STARVED_VERT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa2
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Vertical Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Vertical Ring -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Sink Starvation on Vertical Ring -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Sink Starvation on Vertical Ring -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768744
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_RING_SRC_THRTL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa4
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768745
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_RXC_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts number of allocations per cycle into the specified Ingress queue.
Code     : 0x13
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Allocations -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Allocations -- IRQ
Umask-02 : 0x02 : PMU : [IRQ_REJ] : None : Ingress (from CMS) Allocations -- IRQ Rejected
Umask-03 : 0x10 : PMU : [PRQ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-04 : 0x20 : PMU : [PRQ_REJ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-05 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Allocations -- RRQ
Umask-06 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Allocations -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768746
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_RXC_IPQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x22
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress Probe Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress Probe Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress Probe Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress Probe Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress Probe Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress Probe Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768747
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_RXC_IPQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x23
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress Probe Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress Probe Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress Probe Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress Probe Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress Probe Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress Probe Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress Probe Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress Probe Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768748
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_RXC_IRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x18
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768749
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_RXC_IRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x19
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768750
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_RXC_ISMQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x24
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768751
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_RXC_ISMQ0_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2c
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768752
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_RXC_ISMQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x25
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Rejects -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Rejects -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768753
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_RXC_ISMQ1_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2d
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Retries -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Retries -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768754
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_RXC_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Counts number of entries in the specified Ingress queue in each cycle.
Code     : 0x11
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Occupancy -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Occupancy -- IRQ
Umask-02 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Occupancy -- RRQ
Umask-03 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Occupancy -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768755
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_RXC_OTHER0_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2e
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Other Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Other Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Other Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Other Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Other Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Other Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Other Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Other Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768756
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_RXC_OTHER1_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2f
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Other Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Other Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Other Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Other Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Other Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Other Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Other Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Other Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768757
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_RXC_PRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x20
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768758
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_RXC_PRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x21
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- LLC OR SF Way
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768759
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_RXC_REQ_Q0_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2a
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Request Queue Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Request Queue Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Request Queue Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Request Queue Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Request Queue Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Request Queue Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Request Queue Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Request Queue Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768760
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_RXC_REQ_Q1_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2b
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Request Queue Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Request Queue Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Request Queue Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Request Queue Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Request Queue Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Request Queue Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Request Queue Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Request Queue Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768761
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_RXC_RRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x26
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : RRQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : RRQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : RRQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : RRQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : RRQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : RRQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : RRQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : RRQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768762
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_RXC_RRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x27
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : RRQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : RRQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : RRQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : RRQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : RRQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : RRQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : RRQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : RRQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768763
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_RXC_WBQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x28
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : WBQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : WBQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : WBQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : WBQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : WBQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : WBQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : WBQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : WBQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768764
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_RXC_WBQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x29
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : WBQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : WBQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : WBQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : WBQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : WBQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : WBQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : WBQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : WBQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768765
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_RXR_BUSY_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority
Code     : 0xb4
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-03 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768766
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_RXR_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the CMS Ingress
Code     : 0xb2
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Bypass -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Bypass -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Bypass -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Bypass -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Bypass -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Bypass -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768767
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_RXR_CRD_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.
Code     : 0xb3
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Injection Starvation -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Umask-05 : 0x80 : PMU : [IFV] : None : Transgress Injection Starvation -- IFV - Credit
Umask-06 : 0x08 : PMU : [IV_BNC] : None : Transgress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768768
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_RXR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh
Code     : 0xb1
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Allocations -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Allocations -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Allocations -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Allocations -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Allocations -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Allocations -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768769
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_RXR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh
Code     : 0xb0
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768770
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_SF_EVICTION
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x3d
Umask-00 : 0x02 : PMU : [E_STATE] : None : Snoop Filter Eviction -- E state
Umask-01 : 0x01 : PMU : [M_STATE] : None : Snoop Filter Eviction -- M state
Umask-02 : 0x04 : PMU : [S_STATE] : None : Snoop Filter Eviction -- S state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768771
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_SNOOPS_SENT
Equiv	 : None
Flags    : None
Desc     : Counts the number of snoops issued by the HA.
Code     : 0x51
Umask-00 : 0x01 : PMU : [ALL] : None : Snoops Sent -- All
Umask-01 : 0x10 : PMU : [BCST_LOCAL] : None : Snoops Sent -- Broadcast snoop for Local Requests
Umask-02 : 0x20 : PMU : [BCST_REMOTE] : None : Snoops Sent -- Broadcast snoops for Remote Requests
Umask-03 : 0x40 : PMU : [DIRECT_LOCAL] : None : Snoops Sent -- Directed snoops for Local Requests
Umask-04 : 0x80 : PMU : [DIRECT_REMOTE] : None : Snoops Sent -- Directed snoops for Remote Requests
Umask-05 : 0x04 : PMU : [LOCAL] : None : Snoops Sent -- Broadcast or directed Snoops sent for Local Requests
Umask-06 : 0x08 : PMU : [REMOTE] : None : Snoops Sent -- Broadcast or directed Snoops sent for Remote Requests
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768772
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_SNOOP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the total number of RspI snoop responses received.  Whenever a snoops are issued, one or more snoop responses will be returned depending on the topology of the system.  In systems larger than 2s, when multiple snoops are returned this will count all the snoops that are received.  For example, if 3 snoops were issued and returned RspI, RspS, and RspSFwd; then each of these sub-events would increment by 1.
Code     : 0x5c
Umask-00 : 0x40 : PMU : [RSPCNFLCTS] : None : Snoop Responses Received -- RSPCNFLCT*
Umask-01 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received -- RspFwd
Umask-02 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received -- RspI
Umask-03 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received -- RspIFwd
Umask-04 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received -- RspS
Umask-05 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received -- RspSFwd
Umask-06 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received -- Rsp*Fwd*WB
Umask-07 : 0x10 : PMU : [RSP_WBWB] : None : Snoop Responses Received -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768773
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_SNOOP_RESP_LOCAL
Equiv	 : None
Flags    : None
Desc     : Number of snoop responses received for a Local  request
Code     : 0x5d
Umask-00 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received Local -- RspFwd
Umask-01 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received Local -- RspI
Umask-02 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received Local -- RspIFwd
Umask-03 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received Local -- RspS
Umask-04 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received Local -- RspSFwd
Umask-05 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received Local -- Rsp*FWD*WB
Umask-06 : 0x10 : PMU : [RSP_WB] : None : Snoop Responses Received Local -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768774
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd0
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768775
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd2
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768776
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd4
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768777
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd6
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768778
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_TOR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.
Code     : 0x35
Umask-00 : 0x15 : PMU : [ALL_HIT] : None : TOR Inserts -- Hits from Local
Umask-01 : 0x35 : PMU : [ALL_IO_IA] : None : TOR Inserts -- All from Local iA and IO
Umask-02 : 0x25 : PMU : [ALL_MISS] : None : TOR Inserts -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Inserts -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Inserts -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Inserts -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Inserts -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Inserts -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Inserts -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Inserts -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Inserts -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Inserts -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Inserts -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Inserts -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Inserts -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 685768779
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_TOR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.
Code     : 0x36
Umask-00 : 0x37 : PMU : [ALL] : None : TOR Occupancy -- All from Local
Umask-01 : 0x17 : PMU : [ALL_HIT] : None : TOR Occupancy -- Hits from Local
Umask-02 : 0x27 : PMU : [ALL_MISS] : None : TOR Occupancy -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Occupancy -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Occupancy -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Occupancy -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Occupancy -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Occupancy -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Occupancy -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Occupancy -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Occupancy -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Occupancy -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Occupancy -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Occupancy -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Occupancy -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 685768780
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_TXR_HORZ_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9d
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal ADS Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal ADS Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal ADS Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal ADS Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal ADS Used -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768781
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_TXR_HORZ_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.
Code     : 0x9f
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Bypass Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Bypass Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Bypass Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Bypass Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Bypass Used -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Bypass Used -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768782
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x96
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768783
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x97
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768784
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_TXR_HORZ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x95
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Inserts -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Inserts -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Inserts -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Inserts -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Inserts -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Inserts -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768785
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_TXR_HORZ_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Horizontal Rinng
Code     : 0x99
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress NACKs -- AD - Bounce
Umask-01 : 0x20 : PMU : [AD_CRD] : None : CMS Horizontal Egress NACKs -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress NACKs -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress NACKs -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress NACKs -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress NACKs -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768786
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_TXR_HORZ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x94
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768787
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_TXR_HORZ_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.
Code     : 0x9b
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Injection Starvation -- AD - Bounce
Umask-01 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Injection Starvation -- AK - Bounce
Umask-02 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Injection Starvation -- BL - Bounce
Umask-03 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768788
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_TXR_VERT_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9c
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768789
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_TXR_VERT_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.
Code     : 0x9e
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical ADS Used -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768790
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x92
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Full -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768791
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x93
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768792
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_TXR_VERT_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x91
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Allocations -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Allocations -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Allocations -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Allocations -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Allocations -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Allocations -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Allocations -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768793
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_TXR_VERT_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Vertical Rinng
Code     : 0x98
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress NACKs -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress NACKs -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress NACKs -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress NACKs -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress NACKs -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress NACKs -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress NACKs -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768794
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_TXR_VERT_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x90
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Occupancy -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Occupancy -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Occupancy -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Occupancy -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Occupancy -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Occupancy -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Occupancy -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768795
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_TXR_VERT_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.
Code     : 0x9a
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress Injection Starvation -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768796
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_VERT_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa6
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AD Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AD Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AD Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AD Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768797
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_VERT_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa8
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AK Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AK Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AK Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AK Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768798
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_VERT_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xaa
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical BL Ring in Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical BL Ring in Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical BL Ring in Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical BL Ring in Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768799
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_VERT_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xac
Umask-00 : 0x04 : PMU : [DN] : None : Vertical IV Ring in Use -- Down
Umask-01 : 0x01 : PMU : [UP] : None : Vertical IV Ring in Use -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768800
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_WB_PUSH_MTOI
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was received WbPushMtoI
Code     : 0x56
Umask-00 : 0x01 : PMU : [LLC] : None : WbPushMtoI -- Pushed to LLC
Umask-01 : 0x02 : PMU : [MEM] : None : WbPushMtoI -- Pushed to Memory
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768801
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_WRITE_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending WRITEs from the CHA into the iMC.  In order to send WRITEs into the memory controller, the HA must first acquire a credit for the iMCs BL Ingress queuee.
Code     : 0x5a
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx WRITE Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx WRITE Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx WRITE Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx WRITE Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx WRITE Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx WRITE Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 685768802
PMU name : skx_unc_cha7 (Intel SkylakeX CHA7 uncore)
Name     : UNC_C_XSNP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the number of core cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type. This event can be filtered based on who triggered the initial snoop(s):  from Evictions, Core  or External (i.e. from a remote node) Requests.  And the event can be filtered based on the responses:  RspX_Fwd/HitY where Y is the state prior to the snoop response and X is the state following.
Code     : 0x32
Umask-00 : 0xe4 : PMU : [ANY_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Any RspIFwdFE
Umask-01 : 0xe2 : PMU : [ANY_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Any RspSFwdFE
Umask-02 : 0xe8 : PMU : [ANY_RSPS_FWDM] : None : Core Cross Snoop Responses -- Any RspSFwdM
Umask-03 : 0xe1 : PMU : [ANY_RSP_HITFSE] : None : Core Cross Snoop Responses -- Any RspHitFSE
Umask-04 : 0x44 : PMU : [CORE_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Core RspIFwdFE
Umask-05 : 0x50 : PMU : [CORE_RSPI_FWDM] : None : Core Cross Snoop Responses -- Core RspIFwdM
Umask-06 : 0x42 : PMU : [CORE_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Core RspSFwdFE
Umask-07 : 0x48 : PMU : [CORE_RSPS_FWDM] : None : Core Cross Snoop Responses -- Core RspSFwdM
Umask-08 : 0x41 : PMU : [CORE_RSP_HITFSE] : None : Core Cross Snoop Responses -- Core RspHitFSE
Umask-09 : 0x84 : PMU : [EVICT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Evict RspIFwdFE
Umask-10 : 0x90 : PMU : [EVICT_RSPI_FWDM] : None : Core Cross Snoop Responses -- Evict RspIFwdM
Umask-11 : 0x82 : PMU : [EVICT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Evict RspSFwdFE
Umask-12 : 0x88 : PMU : [EVICT_RSPS_FWDM] : None : Core Cross Snoop Responses -- Evict RspSFwdM
Umask-13 : 0x81 : PMU : [EVICT_RSP_HITFSE] : None : Core Cross Snoop Responses -- Evict RspHitFSE
Umask-14 : 0x24 : PMU : [EXT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- External RspIFwdFE
Umask-15 : 0x30 : PMU : [EXT_RSPI_FWDM] : None : Core Cross Snoop Responses -- External RspIFwdM
Umask-16 : 0x22 : PMU : [EXT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- External RspSFwdFE
Umask-17 : 0x28 : PMU : [EXT_RSPS_FWDM] : None : Core Cross Snoop Responses -- External RspSFwdM
Umask-18 : 0x21 : PMU : [EXT_RSP_HITFSE] : None : Core Cross Snoop Responses -- External RspHitFSE
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865856
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_AG0_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.
Code     : 0x80
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865857
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_AG0_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress
Code     : 0x82
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865858
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_AG0_BL_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.
Code     : 0x88
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865859
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_AG0_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress
Code     : 0x8a
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865860
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_AG1_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.
Code     : 0x84
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865861
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_AG1_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress
Code     : 0x86
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865862
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_AG1_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress
Code     : 0x8e
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865863
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_AG1_BL_CREDITS_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.
Code     : 0x8c
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865864
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_BYPASS_CHA_IMC
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was able to bypass HA pipe on the way to iMC.  This is a latency optimization for situations when there is light loadings on the memory subsystem.  This can be filtered by when the bypass was taken and when it was not.
Code     : 0x57
Umask-00 : 0x02 : PMU : [INTERMEDIATE] : None : CHA to iMC Bypass -- Intermediate bypass Taken
Umask-01 : 0x04 : PMU : [NOT_TAKEN] : None : CHA to iMC Bypass -- Not Taken
Umask-02 : 0x01 : PMU : [TAKEN] : None : CHA to iMC Bypass -- Taken
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865865
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865866
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_CMS_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xc0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865867
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_CORE_PMA
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x17
Umask-00 : 0x01 : PMU : [C1_STATE] : None : Core PMA Events -- C1  State
Umask-01 : 0x02 : PMU : [C1_TRANSITION] : None : Core PMA Events -- C1 Transition
Umask-02 : 0x04 : PMU : [C6_STATE] : None : Core PMA Events -- C6 State
Umask-03 : 0x08 : PMU : [C6_TRANSITION] : None : Core PMA Events -- C6 Transition
Umask-04 : 0x10 : PMU : [GV] : None : Core PMA Events -- GV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865868
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_CORE_SNP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that trigger a configurable number of cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type and what CoreValid bits are set.  For example, if 2 CV bits are set on a data read, the cores must have the data in S state so it is not necessary to snoop them.  However, if only 1 CV bit is set the core my have modified the data.  If the transaction was an RFO, it would need to invalidate the lines.  This event can be filtered based on who triggered the initial snoop(s).
Code     : 0x33
Umask-00 : 0xe2 : PMU : [ANY_GTONE] : None : Core Cross Snoops Issued -- Any Cycle with Multiple Snoops
Umask-01 : 0xe1 : PMU : [ANY_ONE] : None : Core Cross Snoops Issued -- Any Single Snoop
Umask-02 : 0xe4 : PMU : [ANY_REMOTE] : None : Core Cross Snoops Issued -- Any Snoop to Remote Node
Umask-03 : 0x42 : PMU : [CORE_GTONE] : None : Core Cross Snoops Issued -- Multiple Core Requests
Umask-04 : 0x41 : PMU : [CORE_ONE] : None : Core Cross Snoops Issued -- Single Core Requests
Umask-05 : 0x44 : PMU : [CORE_REMOTE] : None : Core Cross Snoops Issued -- Core Request to Remote Node
Umask-06 : 0x82 : PMU : [EVICT_GTONE] : None : Core Cross Snoops Issued -- Multiple Eviction
Umask-07 : 0x81 : PMU : [EVICT_ONE] : None : Core Cross Snoops Issued -- Single Eviction
Umask-08 : 0x84 : PMU : [EVICT_REMOTE] : None : Core Cross Snoops Issued -- Eviction to Remote Node
Umask-09 : 0x22 : PMU : [EXT_GTONE] : None : Core Cross Snoops Issued -- Multiple External Snoops
Umask-10 : 0x21 : PMU : [EXT_ONE] : None : Core Cross Snoops Issued -- Single External Snoops
Umask-11 : 0x24 : PMU : [EXT_REMOTE] : None : Core Cross Snoops Issued -- External Snoop to Remote Node
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865869
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_COUNTER0_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Since occupancy counts can only be captured in the Cbos 0 counter, this event allows a user to capture occupancy related information by filtering the Cb0 occupancy count captured in Counter 0.  The filtering available is found in the control register - threshold, invert and edge detect.  E.g. setting threshold to 1 can effectively monitor how many cycles the monitored queue has an entry.
Code     : 0x1f
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865870
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_DIR_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that looked up the Home Agent directory.  Can be filtered by requests that had to snoop and those that did not have to.
Code     : 0x53
Umask-00 : 0x02 : PMU : [NO_SNP] : None : Directory Lookups -- Snoop Not Needed
Umask-01 : 0x01 : PMU : [SNP] : None : Directory Lookups -- Snoop Needed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865871
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_DIR_UPDATE
Equiv	 : None
Flags    : None
Desc     : Counts the number of directory updates that were required.  These result in writes to the memory controller.
Code     : 0x54
Umask-00 : 0x01 : PMU : [HA] : None : Directory Updates -- from HA pipe
Umask-01 : 0x02 : PMU : [TOR] : None : Directory Updates -- from TOR pipe
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865872
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_EGRESS_ORDERING
Equiv	 : None
Flags    : None
Desc     : Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements
Code     : 0xae
Umask-00 : 0x04 : PMU : [IV_SNOOPGO_DN] : None : Egress Blocking due to Ordering requirements -- Down
Umask-01 : 0x01 : PMU : [IV_SNOOPGO_UP] : None : Egress Blocking due to Ordering requirements -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865873
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_FAST_ASSERTED
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles either the local or incoming distress signals are asserted.  Incoming distress includes up, dn and across.
Code     : 0xa5
Umask-00 : 0x02 : PMU : [HORZ] : None : FaST wire asserted -- Horizontal
Umask-01 : 0x01 : PMU : [VERT] : None : FaST wire asserted -- Vertical
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865874
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_HITME_HIT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5f
Umask-00 : 0x01 : PMU : [EX_RDS] : None : Counts Number of Hits in HitMe Cache -- Exclusive hit and op is RdCode, RdData, RdDataMigratory, RdCur, RdInv*, Inv*
Umask-01 : 0x04 : PMU : [SHARED_OWNREQ] : None : Counts Number of Hits in HitMe Cache -- Shared hit and op is RdInvOwn, RdInv, Inv*
Umask-02 : 0x08 : PMU : [WBMTOE] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoE
Umask-03 : 0x10 : PMU : [WBMTOI_OR_S] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865875
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_HITME_LOOKUP
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5e
Umask-00 : 0x01 : PMU : [READ] : None : Counts Number of times HitMe Cache is accessed -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInvOwn, RdInv, Inv*
Umask-01 : 0x02 : PMU : [WRITE] : None : Counts Number of times HitMe Cache is accessed -- op is WbMtoE, WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865876
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_HITME_MISS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x60
Umask-00 : 0x40 : PMU : [NOTSHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- No SF/LLC HitS/F and op is RdInvOwn
Umask-01 : 0x80 : PMU : [READ_OR_INV] : None : Counts Number of Misses in HitMe Cache -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInv, Inv*
Umask-02 : 0x20 : PMU : [SHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- SF/LLC HitS/F and op is RdInvOwn
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865877
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_HITME_UPDATE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x61
Umask-00 : 0x10 : PMU : [DEALLOCATE] : None : Counts the number of Allocate/Update to HitMe Cache -- Deallocate HtiME Reads without RspFwdI*
Umask-01 : 0x01 : PMU : [DEALLOCATE_RSPFWDI_LOC] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a local request
Umask-02 : 0x08 : PMU : [RDINVOWN] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache on RdInvOwn even if not RspFwdI*
Umask-03 : 0x02 : PMU : [RSPFWDI_REM] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a remote request
Umask-04 : 0x04 : PMU : [SHARED] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache to SHARed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865878
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_HORZ_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa7
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AD Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AD Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AD Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AD Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865879
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_HORZ_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa9
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AK Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AK Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AK Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AK Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865880
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_HORZ_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xab
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal BL Ring in Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal BL Ring in Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal BL Ring in Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal BL Ring in Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865881
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_HORZ_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xad
Umask-00 : 0x01 : PMU : [LEFT] : None : Horizontal IV Ring in Use -- Left
Umask-01 : 0x04 : PMU : [RIGHT] : None : Horizontal IV Ring in Use -- Right
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865882
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_IMC_READS_COUNT
Equiv	 : None
Flags    : None
Desc     : Count of the number of reads issued to any of the memory controller channels.  This can be filtered by the priority of the reads.
Code     : 0x59
Umask-00 : 0x01 : PMU : [NORMAL] : None : HA to iMC Reads Issued -- Normal
Umask-01 : 0x02 : PMU : [PRIORITY] : None : HA to iMC Reads Issued -- ISOCH
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865883
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_IMC_WRITES_COUNT
Equiv	 : None
Flags    : None
Desc     : Counts the total number of writes issued from the HA into the memory controller.  This counts for all four channels.  It can be filtered by full/partial and ISOCH/non-ISOCH.
Code     : 0x5b
Umask-00 : 0x01 : PMU : [FULL] : None : Writes Issued to the iMC by the HA -- Full Line Non-ISOCH
Umask-01 : 0x10 : PMU : [FULL_MIG] : None : Writes Issued to the iMC by the HA -- Full Line MIG
Umask-02 : 0x04 : PMU : [FULL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Full Line
Umask-03 : 0x02 : PMU : [PARTIAL] : None : Writes Issued to the iMC by the HA -- Partial Non-ISOCH
Umask-04 : 0x20 : PMU : [PARTIAL_MIG] : None : Writes Issued to the iMC by the HA -- Partial MIG
Umask-05 : 0x08 : PMU : [PARTIAL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Partial
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865884
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_IODC_ALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x62
Umask-00 : 0x01 : PMU : [INVITOM] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations
Umask-01 : 0x02 : PMU : [IODCFULL] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations dropped due to IODC Full
Umask-02 : 0x04 : PMU : [OSBGATED] : None : Counts Number of times IODC entry allocation is attempted -- Number of IDOC allocation dropped due to OSB gate
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865885
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_IODC_DEALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x63
Umask-00 : 0x10 : PMU : [ALL] : None : Counts number of IODC deallocations -- IODC deallocated due to any reason
Umask-01 : 0x08 : PMU : [SNPOUT] : None : Counts number of IODC deallocations -- IODC deallocated due to conflicting transaction
Umask-02 : 0x01 : PMU : [WBMTOE] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoE
Umask-03 : 0x02 : PMU : [WBMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoI
Umask-04 : 0x04 : PMU : [WBPUSHMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbPushMtoI
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865886
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_LLC_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2.  This has numerous filters available.  Note the non-standard filtering equation.  This event will count requests that lookup the cache multiple times with multiple increments.  One must ALWAYS set umask bit 0 and select a state or states to match.  Otherwise, the event will count nothing.  CHAFilter0[24:21,17] bits correspond to [FMESI] state.
Code     : 0x34
Umask-00 : 0x11 : PMU : [ANY] : [default] : Cache and Snoop Filter Lookups -- Any Request
Umask-01 : 0x03 : PMU : [DATA_READ] : None : Cache and Snoop Filter Lookups -- Data Read Request
Umask-02 : 0x31 : PMU : [LOCAL] : None : Cache and Snoop Filter Lookups -- Local
Umask-03 : 0x91 : PMU : [REMOTE] : None : Cache and Snoop Filter Lookups -- Remote
Umask-04 : 0x09 : PMU : [REMOTE_SNOOP] : None : Cache and Snoop Filter Lookups -- External Snoop Request
Umask-05 : 0x05 : PMU : [WRITE] : None : Cache and Snoop Filter Lookups -- Write Requests
Umask-06 : 0x00 : PMU : [STATE_LLC_I] : None : LLC Invalid cacheline state
Umask-07 : 0x00 : PMU : [STATE_SF_S] : None : SF Shared cacheline state
Umask-08 : 0x00 : PMU : [STATE_SF_E] : None : SF Exclusive cacheline state
Umask-09 : 0x00 : PMU : [STATE_SF_H] : None : SF H cacheline state
Umask-10 : 0x00 : PMU : [STATE_LLC_S] : None : LLC Shared cacheline state
Umask-11 : 0x00 : PMU : [STATE_LLC_E] : None : LLC Exclusive cacheline state
Umask-12 : 0x00 : PMU : [STATE_LLC_M] : None : LLC Modified cacheline state
Umask-13 : 0x00 : PMU : [STATE_LLC_F] : None : LLC Forward cacheline state
Umask-14 : 0x00 : PMU : [STATE_CACHE_ANY] : [default] : Any cache line state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865887
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_LLC_VICTIMS
Equiv	 : None
Flags    : None
Desc     : Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.
Code     : 0x37
Umask-00 : 0x2f : PMU : [LOCAL_ALL] : None : Lines Victimized -- Local - All Lines
Umask-01 : 0x22 : PMU : [LOCAL_E] : None : Lines Victimized -- Local - Lines in E State
Umask-02 : 0x28 : PMU : [LOCAL_F] : None : Lines Victimized -- Local - Lines in F State
Umask-03 : 0x21 : PMU : [LOCAL_M] : None : Lines Victimized -- Local - Lines in M State
Umask-04 : 0x24 : PMU : [LOCAL_S] : None : Lines Victimized -- Local - Lines in S State
Umask-05 : 0x8f : PMU : [REMOTE_ALL] : None : Lines Victimized -- Remote - All Lines
Umask-06 : 0x82 : PMU : [REMOTE_E] : None : Lines Victimized -- Remote - Lines in E State
Umask-07 : 0x88 : PMU : [REMOTE_F] : None : Lines Victimized -- Remote - Lines in F State
Umask-08 : 0x81 : PMU : [REMOTE_M] : None : Lines Victimized -- Remote - Lines in M State
Umask-09 : 0x84 : PMU : [REMOTE_S] : None : Lines Victimized -- Remote - Lines in S State
Umask-10 : 0xa2 : PMU : [TOTAL_E] : None : Lines Victimized -- Lines in E State
Umask-11 : 0xa8 : PMU : [TOTAL_F] : None : Lines Victimized -- Lines in F State
Umask-12 : 0xa1 : PMU : [TOTAL_M] : None : Lines Victimized -- Lines in M State
Umask-13 : 0xa4 : PMU : [TOTAL_S] : None : Lines Victimized -- Lines in S State
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865888
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_MISC
Equiv	 : None
Flags    : None
Desc     : Miscellaneous events in the CHA.
Code     : 0x39
Umask-00 : 0x20 : PMU : [CV0_PREF_MISS] : None : Cbo Misc -- CV0 Prefetch Miss
Umask-01 : 0x10 : PMU : [CV0_PREF_VIC] : None : Cbo Misc -- CV0 Prefetch Victim
Umask-02 : 0x08 : PMU : [RFO_HIT_S] : None : Cbo Misc -- RFO HitS
Umask-03 : 0x01 : PMU : [RSPI_WAS_FSE] : None : Cbo Misc -- Silent Snoop Eviction
Umask-04 : 0x02 : PMU : [WC_ALIASING] : None : Cbo Misc -- Write Combining Aliasing
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865889
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_OSB
Equiv	 : None
Flags    : None
Desc     : Count of OSB snoop broadcasts. Counts by 1 per request causing OSB snoops to be broadcast. Does not count all the snoops generated by OSB.
Code     : 0x55
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865890
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_READ_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending reads from the CHA into the iMC.  In order to send reads into the memory controller, the HA must first acquire a credit for the iMCs AD Ingress queuee.
Code     : 0x58
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx READ Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx READ Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx READ Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx READ Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx READ Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx READ Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865891
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_REQUESTS
Equiv	 : None
Flags    : None
Desc     : Counts the total number of read requests made into the Home Agent. Reads include all read opcodes (including RFO).  Writes include all writes (streaming, evictions, HitM, etc).
Code     : 0x50
Umask-00 : 0x10 : PMU : [INVITOE_LOCAL] : None : Read and Write Requests -- InvalItoE Local
Umask-01 : 0x20 : PMU : [INVITOE_REMOTE] : None : Read and Write Requests -- InvalItoE Remote
Umask-02 : 0x03 : PMU : [READS] : [default] : Read and Write Requests -- Reads
Umask-03 : 0x01 : PMU : [READS_LOCAL] : None : Read and Write Requests -- Reads Local
Umask-04 : 0x02 : PMU : [READS_REMOTE] : None : Read and Write Requests -- Reads Remote
Umask-05 : 0x0c : PMU : [WRITES] : None : Read and Write Requests -- Writes
Umask-06 : 0x04 : PMU : [WRITES_LOCAL] : None : Read and Write Requests -- Writes Local
Umask-07 : 0x08 : PMU : [WRITES_REMOTE] : None : Read and Write Requests -- Writes Remote
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865892
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_RING_BOUNCES_HORZ
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.
Code     : 0xa1
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Horizontal Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Horizontal Ring. -- AK
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Horizontal Ring. -- BL
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Horizontal Ring. -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865893
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_RING_BOUNCES_VERT
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.
Code     : 0xa0
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Vertical Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Vertical Ring. -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Vertical Ring. -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Vertical Ring. -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865894
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_RING_SINK_STARVED_HORZ
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa3
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Horizontal Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Horizontal Ring -- AK
Umask-02 : 0x20 : PMU : [AK_AG1] : None : Sink Starvation on Horizontal Ring -- Acknowledgements to Agent 1
Umask-03 : 0x04 : PMU : [BL] : None : Sink Starvation on Horizontal Ring -- BL
Umask-04 : 0x08 : PMU : [IV] : None : Sink Starvation on Horizontal Ring -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865895
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_RING_SINK_STARVED_VERT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa2
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Vertical Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Vertical Ring -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Sink Starvation on Vertical Ring -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Sink Starvation on Vertical Ring -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865896
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_RING_SRC_THRTL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa4
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865897
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_RXC_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts number of allocations per cycle into the specified Ingress queue.
Code     : 0x13
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Allocations -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Allocations -- IRQ
Umask-02 : 0x02 : PMU : [IRQ_REJ] : None : Ingress (from CMS) Allocations -- IRQ Rejected
Umask-03 : 0x10 : PMU : [PRQ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-04 : 0x20 : PMU : [PRQ_REJ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-05 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Allocations -- RRQ
Umask-06 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Allocations -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865898
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_RXC_IPQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x22
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress Probe Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress Probe Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress Probe Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress Probe Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress Probe Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress Probe Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865899
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_RXC_IPQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x23
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress Probe Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress Probe Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress Probe Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress Probe Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress Probe Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress Probe Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress Probe Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress Probe Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865900
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_RXC_IRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x18
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865901
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_RXC_IRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x19
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865902
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_RXC_ISMQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x24
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865903
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_RXC_ISMQ0_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2c
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865904
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_RXC_ISMQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x25
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Rejects -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Rejects -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865905
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_RXC_ISMQ1_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2d
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Retries -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Retries -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865906
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_RXC_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Counts number of entries in the specified Ingress queue in each cycle.
Code     : 0x11
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Occupancy -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Occupancy -- IRQ
Umask-02 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Occupancy -- RRQ
Umask-03 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Occupancy -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865907
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_RXC_OTHER0_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2e
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Other Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Other Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Other Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Other Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Other Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Other Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Other Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Other Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865908
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_RXC_OTHER1_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2f
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Other Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Other Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Other Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Other Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Other Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Other Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Other Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Other Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865909
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_RXC_PRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x20
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865910
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_RXC_PRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x21
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- LLC OR SF Way
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865911
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_RXC_REQ_Q0_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2a
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Request Queue Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Request Queue Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Request Queue Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Request Queue Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Request Queue Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Request Queue Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Request Queue Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Request Queue Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865912
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_RXC_REQ_Q1_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2b
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Request Queue Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Request Queue Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Request Queue Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Request Queue Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Request Queue Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Request Queue Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Request Queue Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Request Queue Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865913
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_RXC_RRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x26
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : RRQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : RRQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : RRQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : RRQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : RRQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : RRQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : RRQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : RRQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865914
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_RXC_RRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x27
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : RRQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : RRQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : RRQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : RRQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : RRQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : RRQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : RRQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : RRQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865915
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_RXC_WBQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x28
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : WBQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : WBQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : WBQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : WBQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : WBQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : WBQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : WBQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : WBQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865916
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_RXC_WBQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x29
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : WBQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : WBQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : WBQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : WBQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : WBQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : WBQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : WBQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : WBQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865917
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_RXR_BUSY_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority
Code     : 0xb4
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-03 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865918
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_RXR_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the CMS Ingress
Code     : 0xb2
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Bypass -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Bypass -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Bypass -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Bypass -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Bypass -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Bypass -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865919
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_RXR_CRD_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.
Code     : 0xb3
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Injection Starvation -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Umask-05 : 0x80 : PMU : [IFV] : None : Transgress Injection Starvation -- IFV - Credit
Umask-06 : 0x08 : PMU : [IV_BNC] : None : Transgress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865920
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_RXR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh
Code     : 0xb1
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Allocations -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Allocations -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Allocations -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Allocations -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Allocations -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Allocations -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865921
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_RXR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh
Code     : 0xb0
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865922
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_SF_EVICTION
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x3d
Umask-00 : 0x02 : PMU : [E_STATE] : None : Snoop Filter Eviction -- E state
Umask-01 : 0x01 : PMU : [M_STATE] : None : Snoop Filter Eviction -- M state
Umask-02 : 0x04 : PMU : [S_STATE] : None : Snoop Filter Eviction -- S state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865923
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_SNOOPS_SENT
Equiv	 : None
Flags    : None
Desc     : Counts the number of snoops issued by the HA.
Code     : 0x51
Umask-00 : 0x01 : PMU : [ALL] : None : Snoops Sent -- All
Umask-01 : 0x10 : PMU : [BCST_LOCAL] : None : Snoops Sent -- Broadcast snoop for Local Requests
Umask-02 : 0x20 : PMU : [BCST_REMOTE] : None : Snoops Sent -- Broadcast snoops for Remote Requests
Umask-03 : 0x40 : PMU : [DIRECT_LOCAL] : None : Snoops Sent -- Directed snoops for Local Requests
Umask-04 : 0x80 : PMU : [DIRECT_REMOTE] : None : Snoops Sent -- Directed snoops for Remote Requests
Umask-05 : 0x04 : PMU : [LOCAL] : None : Snoops Sent -- Broadcast or directed Snoops sent for Local Requests
Umask-06 : 0x08 : PMU : [REMOTE] : None : Snoops Sent -- Broadcast or directed Snoops sent for Remote Requests
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865924
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_SNOOP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the total number of RspI snoop responses received.  Whenever a snoops are issued, one or more snoop responses will be returned depending on the topology of the system.  In systems larger than 2s, when multiple snoops are returned this will count all the snoops that are received.  For example, if 3 snoops were issued and returned RspI, RspS, and RspSFwd; then each of these sub-events would increment by 1.
Code     : 0x5c
Umask-00 : 0x40 : PMU : [RSPCNFLCTS] : None : Snoop Responses Received -- RSPCNFLCT*
Umask-01 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received -- RspFwd
Umask-02 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received -- RspI
Umask-03 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received -- RspIFwd
Umask-04 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received -- RspS
Umask-05 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received -- RspSFwd
Umask-06 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received -- Rsp*Fwd*WB
Umask-07 : 0x10 : PMU : [RSP_WBWB] : None : Snoop Responses Received -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865925
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_SNOOP_RESP_LOCAL
Equiv	 : None
Flags    : None
Desc     : Number of snoop responses received for a Local  request
Code     : 0x5d
Umask-00 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received Local -- RspFwd
Umask-01 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received Local -- RspI
Umask-02 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received Local -- RspIFwd
Umask-03 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received Local -- RspS
Umask-04 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received Local -- RspSFwd
Umask-05 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received Local -- Rsp*FWD*WB
Umask-06 : 0x10 : PMU : [RSP_WB] : None : Snoop Responses Received Local -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865926
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd0
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865927
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd2
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865928
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd4
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865929
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd6
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865930
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_TOR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.
Code     : 0x35
Umask-00 : 0x15 : PMU : [ALL_HIT] : None : TOR Inserts -- Hits from Local
Umask-01 : 0x35 : PMU : [ALL_IO_IA] : None : TOR Inserts -- All from Local iA and IO
Umask-02 : 0x25 : PMU : [ALL_MISS] : None : TOR Inserts -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Inserts -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Inserts -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Inserts -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Inserts -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Inserts -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Inserts -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Inserts -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Inserts -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Inserts -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Inserts -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Inserts -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Inserts -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 687865931
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_TOR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.
Code     : 0x36
Umask-00 : 0x37 : PMU : [ALL] : None : TOR Occupancy -- All from Local
Umask-01 : 0x17 : PMU : [ALL_HIT] : None : TOR Occupancy -- Hits from Local
Umask-02 : 0x27 : PMU : [ALL_MISS] : None : TOR Occupancy -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Occupancy -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Occupancy -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Occupancy -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Occupancy -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Occupancy -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Occupancy -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Occupancy -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Occupancy -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Occupancy -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Occupancy -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Occupancy -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Occupancy -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 687865932
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_TXR_HORZ_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9d
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal ADS Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal ADS Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal ADS Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal ADS Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal ADS Used -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865933
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_TXR_HORZ_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.
Code     : 0x9f
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Bypass Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Bypass Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Bypass Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Bypass Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Bypass Used -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Bypass Used -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865934
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x96
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865935
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x97
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865936
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_TXR_HORZ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x95
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Inserts -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Inserts -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Inserts -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Inserts -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Inserts -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Inserts -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865937
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_TXR_HORZ_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Horizontal Rinng
Code     : 0x99
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress NACKs -- AD - Bounce
Umask-01 : 0x20 : PMU : [AD_CRD] : None : CMS Horizontal Egress NACKs -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress NACKs -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress NACKs -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress NACKs -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress NACKs -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865938
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_TXR_HORZ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x94
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865939
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_TXR_HORZ_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.
Code     : 0x9b
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Injection Starvation -- AD - Bounce
Umask-01 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Injection Starvation -- AK - Bounce
Umask-02 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Injection Starvation -- BL - Bounce
Umask-03 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865940
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_TXR_VERT_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9c
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865941
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_TXR_VERT_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.
Code     : 0x9e
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical ADS Used -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865942
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x92
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Full -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865943
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x93
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865944
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_TXR_VERT_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x91
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Allocations -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Allocations -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Allocations -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Allocations -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Allocations -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Allocations -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Allocations -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865945
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_TXR_VERT_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Vertical Rinng
Code     : 0x98
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress NACKs -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress NACKs -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress NACKs -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress NACKs -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress NACKs -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress NACKs -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress NACKs -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865946
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_TXR_VERT_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x90
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Occupancy -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Occupancy -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Occupancy -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Occupancy -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Occupancy -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Occupancy -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Occupancy -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865947
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_TXR_VERT_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.
Code     : 0x9a
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress Injection Starvation -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865948
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_VERT_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa6
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AD Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AD Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AD Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AD Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865949
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_VERT_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa8
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AK Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AK Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AK Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AK Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865950
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_VERT_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xaa
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical BL Ring in Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical BL Ring in Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical BL Ring in Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical BL Ring in Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865951
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_VERT_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xac
Umask-00 : 0x04 : PMU : [DN] : None : Vertical IV Ring in Use -- Down
Umask-01 : 0x01 : PMU : [UP] : None : Vertical IV Ring in Use -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865952
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_WB_PUSH_MTOI
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was received WbPushMtoI
Code     : 0x56
Umask-00 : 0x01 : PMU : [LLC] : None : WbPushMtoI -- Pushed to LLC
Umask-01 : 0x02 : PMU : [MEM] : None : WbPushMtoI -- Pushed to Memory
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865953
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_WRITE_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending WRITEs from the CHA into the iMC.  In order to send WRITEs into the memory controller, the HA must first acquire a credit for the iMCs BL Ingress queuee.
Code     : 0x5a
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx WRITE Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx WRITE Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx WRITE Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx WRITE Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx WRITE Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx WRITE Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 687865954
PMU name : skx_unc_cha8 (Intel SkylakeX CHA8 uncore)
Name     : UNC_C_XSNP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the number of core cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type. This event can be filtered based on who triggered the initial snoop(s):  from Evictions, Core  or External (i.e. from a remote node) Requests.  And the event can be filtered based on the responses:  RspX_Fwd/HitY where Y is the state prior to the snoop response and X is the state following.
Code     : 0x32
Umask-00 : 0xe4 : PMU : [ANY_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Any RspIFwdFE
Umask-01 : 0xe2 : PMU : [ANY_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Any RspSFwdFE
Umask-02 : 0xe8 : PMU : [ANY_RSPS_FWDM] : None : Core Cross Snoop Responses -- Any RspSFwdM
Umask-03 : 0xe1 : PMU : [ANY_RSP_HITFSE] : None : Core Cross Snoop Responses -- Any RspHitFSE
Umask-04 : 0x44 : PMU : [CORE_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Core RspIFwdFE
Umask-05 : 0x50 : PMU : [CORE_RSPI_FWDM] : None : Core Cross Snoop Responses -- Core RspIFwdM
Umask-06 : 0x42 : PMU : [CORE_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Core RspSFwdFE
Umask-07 : 0x48 : PMU : [CORE_RSPS_FWDM] : None : Core Cross Snoop Responses -- Core RspSFwdM
Umask-08 : 0x41 : PMU : [CORE_RSP_HITFSE] : None : Core Cross Snoop Responses -- Core RspHitFSE
Umask-09 : 0x84 : PMU : [EVICT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Evict RspIFwdFE
Umask-10 : 0x90 : PMU : [EVICT_RSPI_FWDM] : None : Core Cross Snoop Responses -- Evict RspIFwdM
Umask-11 : 0x82 : PMU : [EVICT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Evict RspSFwdFE
Umask-12 : 0x88 : PMU : [EVICT_RSPS_FWDM] : None : Core Cross Snoop Responses -- Evict RspSFwdM
Umask-13 : 0x81 : PMU : [EVICT_RSP_HITFSE] : None : Core Cross Snoop Responses -- Evict RspHitFSE
Umask-14 : 0x24 : PMU : [EXT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- External RspIFwdFE
Umask-15 : 0x30 : PMU : [EXT_RSPI_FWDM] : None : Core Cross Snoop Responses -- External RspIFwdM
Umask-16 : 0x22 : PMU : [EXT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- External RspSFwdFE
Umask-17 : 0x28 : PMU : [EXT_RSPS_FWDM] : None : Core Cross Snoop Responses -- External RspSFwdM
Umask-18 : 0x21 : PMU : [EXT_RSP_HITFSE] : None : Core Cross Snoop Responses -- External RspHitFSE
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963008
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_AG0_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.
Code     : 0x80
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963009
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_AG0_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress
Code     : 0x82
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963010
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_AG0_BL_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.
Code     : 0x88
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963011
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_AG0_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress
Code     : 0x8a
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963012
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_AG1_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.
Code     : 0x84
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963013
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_AG1_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress
Code     : 0x86
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963014
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_AG1_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress
Code     : 0x8e
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963015
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_AG1_BL_CREDITS_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.
Code     : 0x8c
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963016
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_BYPASS_CHA_IMC
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was able to bypass HA pipe on the way to iMC.  This is a latency optimization for situations when there is light loadings on the memory subsystem.  This can be filtered by when the bypass was taken and when it was not.
Code     : 0x57
Umask-00 : 0x02 : PMU : [INTERMEDIATE] : None : CHA to iMC Bypass -- Intermediate bypass Taken
Umask-01 : 0x04 : PMU : [NOT_TAKEN] : None : CHA to iMC Bypass -- Not Taken
Umask-02 : 0x01 : PMU : [TAKEN] : None : CHA to iMC Bypass -- Taken
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963017
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963018
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_CMS_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xc0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963019
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_CORE_PMA
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x17
Umask-00 : 0x01 : PMU : [C1_STATE] : None : Core PMA Events -- C1  State
Umask-01 : 0x02 : PMU : [C1_TRANSITION] : None : Core PMA Events -- C1 Transition
Umask-02 : 0x04 : PMU : [C6_STATE] : None : Core PMA Events -- C6 State
Umask-03 : 0x08 : PMU : [C6_TRANSITION] : None : Core PMA Events -- C6 Transition
Umask-04 : 0x10 : PMU : [GV] : None : Core PMA Events -- GV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963020
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_CORE_SNP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that trigger a configurable number of cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type and what CoreValid bits are set.  For example, if 2 CV bits are set on a data read, the cores must have the data in S state so it is not necessary to snoop them.  However, if only 1 CV bit is set the core my have modified the data.  If the transaction was an RFO, it would need to invalidate the lines.  This event can be filtered based on who triggered the initial snoop(s).
Code     : 0x33
Umask-00 : 0xe2 : PMU : [ANY_GTONE] : None : Core Cross Snoops Issued -- Any Cycle with Multiple Snoops
Umask-01 : 0xe1 : PMU : [ANY_ONE] : None : Core Cross Snoops Issued -- Any Single Snoop
Umask-02 : 0xe4 : PMU : [ANY_REMOTE] : None : Core Cross Snoops Issued -- Any Snoop to Remote Node
Umask-03 : 0x42 : PMU : [CORE_GTONE] : None : Core Cross Snoops Issued -- Multiple Core Requests
Umask-04 : 0x41 : PMU : [CORE_ONE] : None : Core Cross Snoops Issued -- Single Core Requests
Umask-05 : 0x44 : PMU : [CORE_REMOTE] : None : Core Cross Snoops Issued -- Core Request to Remote Node
Umask-06 : 0x82 : PMU : [EVICT_GTONE] : None : Core Cross Snoops Issued -- Multiple Eviction
Umask-07 : 0x81 : PMU : [EVICT_ONE] : None : Core Cross Snoops Issued -- Single Eviction
Umask-08 : 0x84 : PMU : [EVICT_REMOTE] : None : Core Cross Snoops Issued -- Eviction to Remote Node
Umask-09 : 0x22 : PMU : [EXT_GTONE] : None : Core Cross Snoops Issued -- Multiple External Snoops
Umask-10 : 0x21 : PMU : [EXT_ONE] : None : Core Cross Snoops Issued -- Single External Snoops
Umask-11 : 0x24 : PMU : [EXT_REMOTE] : None : Core Cross Snoops Issued -- External Snoop to Remote Node
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963021
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_COUNTER0_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Since occupancy counts can only be captured in the Cbos 0 counter, this event allows a user to capture occupancy related information by filtering the Cb0 occupancy count captured in Counter 0.  The filtering available is found in the control register - threshold, invert and edge detect.  E.g. setting threshold to 1 can effectively monitor how many cycles the monitored queue has an entry.
Code     : 0x1f
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963022
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_DIR_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that looked up the Home Agent directory.  Can be filtered by requests that had to snoop and those that did not have to.
Code     : 0x53
Umask-00 : 0x02 : PMU : [NO_SNP] : None : Directory Lookups -- Snoop Not Needed
Umask-01 : 0x01 : PMU : [SNP] : None : Directory Lookups -- Snoop Needed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963023
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_DIR_UPDATE
Equiv	 : None
Flags    : None
Desc     : Counts the number of directory updates that were required.  These result in writes to the memory controller.
Code     : 0x54
Umask-00 : 0x01 : PMU : [HA] : None : Directory Updates -- from HA pipe
Umask-01 : 0x02 : PMU : [TOR] : None : Directory Updates -- from TOR pipe
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963024
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_EGRESS_ORDERING
Equiv	 : None
Flags    : None
Desc     : Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements
Code     : 0xae
Umask-00 : 0x04 : PMU : [IV_SNOOPGO_DN] : None : Egress Blocking due to Ordering requirements -- Down
Umask-01 : 0x01 : PMU : [IV_SNOOPGO_UP] : None : Egress Blocking due to Ordering requirements -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963025
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_FAST_ASSERTED
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles either the local or incoming distress signals are asserted.  Incoming distress includes up, dn and across.
Code     : 0xa5
Umask-00 : 0x02 : PMU : [HORZ] : None : FaST wire asserted -- Horizontal
Umask-01 : 0x01 : PMU : [VERT] : None : FaST wire asserted -- Vertical
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963026
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_HITME_HIT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5f
Umask-00 : 0x01 : PMU : [EX_RDS] : None : Counts Number of Hits in HitMe Cache -- Exclusive hit and op is RdCode, RdData, RdDataMigratory, RdCur, RdInv*, Inv*
Umask-01 : 0x04 : PMU : [SHARED_OWNREQ] : None : Counts Number of Hits in HitMe Cache -- Shared hit and op is RdInvOwn, RdInv, Inv*
Umask-02 : 0x08 : PMU : [WBMTOE] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoE
Umask-03 : 0x10 : PMU : [WBMTOI_OR_S] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963027
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_HITME_LOOKUP
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5e
Umask-00 : 0x01 : PMU : [READ] : None : Counts Number of times HitMe Cache is accessed -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInvOwn, RdInv, Inv*
Umask-01 : 0x02 : PMU : [WRITE] : None : Counts Number of times HitMe Cache is accessed -- op is WbMtoE, WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963028
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_HITME_MISS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x60
Umask-00 : 0x40 : PMU : [NOTSHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- No SF/LLC HitS/F and op is RdInvOwn
Umask-01 : 0x80 : PMU : [READ_OR_INV] : None : Counts Number of Misses in HitMe Cache -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInv, Inv*
Umask-02 : 0x20 : PMU : [SHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- SF/LLC HitS/F and op is RdInvOwn
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963029
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_HITME_UPDATE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x61
Umask-00 : 0x10 : PMU : [DEALLOCATE] : None : Counts the number of Allocate/Update to HitMe Cache -- Deallocate HtiME Reads without RspFwdI*
Umask-01 : 0x01 : PMU : [DEALLOCATE_RSPFWDI_LOC] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a local request
Umask-02 : 0x08 : PMU : [RDINVOWN] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache on RdInvOwn even if not RspFwdI*
Umask-03 : 0x02 : PMU : [RSPFWDI_REM] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a remote request
Umask-04 : 0x04 : PMU : [SHARED] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache to SHARed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963030
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_HORZ_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa7
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AD Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AD Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AD Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AD Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963031
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_HORZ_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa9
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AK Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AK Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AK Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AK Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963032
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_HORZ_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xab
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal BL Ring in Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal BL Ring in Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal BL Ring in Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal BL Ring in Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963033
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_HORZ_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xad
Umask-00 : 0x01 : PMU : [LEFT] : None : Horizontal IV Ring in Use -- Left
Umask-01 : 0x04 : PMU : [RIGHT] : None : Horizontal IV Ring in Use -- Right
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963034
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_IMC_READS_COUNT
Equiv	 : None
Flags    : None
Desc     : Count of the number of reads issued to any of the memory controller channels.  This can be filtered by the priority of the reads.
Code     : 0x59
Umask-00 : 0x01 : PMU : [NORMAL] : None : HA to iMC Reads Issued -- Normal
Umask-01 : 0x02 : PMU : [PRIORITY] : None : HA to iMC Reads Issued -- ISOCH
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963035
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_IMC_WRITES_COUNT
Equiv	 : None
Flags    : None
Desc     : Counts the total number of writes issued from the HA into the memory controller.  This counts for all four channels.  It can be filtered by full/partial and ISOCH/non-ISOCH.
Code     : 0x5b
Umask-00 : 0x01 : PMU : [FULL] : None : Writes Issued to the iMC by the HA -- Full Line Non-ISOCH
Umask-01 : 0x10 : PMU : [FULL_MIG] : None : Writes Issued to the iMC by the HA -- Full Line MIG
Umask-02 : 0x04 : PMU : [FULL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Full Line
Umask-03 : 0x02 : PMU : [PARTIAL] : None : Writes Issued to the iMC by the HA -- Partial Non-ISOCH
Umask-04 : 0x20 : PMU : [PARTIAL_MIG] : None : Writes Issued to the iMC by the HA -- Partial MIG
Umask-05 : 0x08 : PMU : [PARTIAL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Partial
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963036
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_IODC_ALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x62
Umask-00 : 0x01 : PMU : [INVITOM] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations
Umask-01 : 0x02 : PMU : [IODCFULL] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations dropped due to IODC Full
Umask-02 : 0x04 : PMU : [OSBGATED] : None : Counts Number of times IODC entry allocation is attempted -- Number of IDOC allocation dropped due to OSB gate
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963037
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_IODC_DEALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x63
Umask-00 : 0x10 : PMU : [ALL] : None : Counts number of IODC deallocations -- IODC deallocated due to any reason
Umask-01 : 0x08 : PMU : [SNPOUT] : None : Counts number of IODC deallocations -- IODC deallocated due to conflicting transaction
Umask-02 : 0x01 : PMU : [WBMTOE] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoE
Umask-03 : 0x02 : PMU : [WBMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoI
Umask-04 : 0x04 : PMU : [WBPUSHMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbPushMtoI
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963038
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_LLC_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2.  This has numerous filters available.  Note the non-standard filtering equation.  This event will count requests that lookup the cache multiple times with multiple increments.  One must ALWAYS set umask bit 0 and select a state or states to match.  Otherwise, the event will count nothing.  CHAFilter0[24:21,17] bits correspond to [FMESI] state.
Code     : 0x34
Umask-00 : 0x11 : PMU : [ANY] : [default] : Cache and Snoop Filter Lookups -- Any Request
Umask-01 : 0x03 : PMU : [DATA_READ] : None : Cache and Snoop Filter Lookups -- Data Read Request
Umask-02 : 0x31 : PMU : [LOCAL] : None : Cache and Snoop Filter Lookups -- Local
Umask-03 : 0x91 : PMU : [REMOTE] : None : Cache and Snoop Filter Lookups -- Remote
Umask-04 : 0x09 : PMU : [REMOTE_SNOOP] : None : Cache and Snoop Filter Lookups -- External Snoop Request
Umask-05 : 0x05 : PMU : [WRITE] : None : Cache and Snoop Filter Lookups -- Write Requests
Umask-06 : 0x00 : PMU : [STATE_LLC_I] : None : LLC Invalid cacheline state
Umask-07 : 0x00 : PMU : [STATE_SF_S] : None : SF Shared cacheline state
Umask-08 : 0x00 : PMU : [STATE_SF_E] : None : SF Exclusive cacheline state
Umask-09 : 0x00 : PMU : [STATE_SF_H] : None : SF H cacheline state
Umask-10 : 0x00 : PMU : [STATE_LLC_S] : None : LLC Shared cacheline state
Umask-11 : 0x00 : PMU : [STATE_LLC_E] : None : LLC Exclusive cacheline state
Umask-12 : 0x00 : PMU : [STATE_LLC_M] : None : LLC Modified cacheline state
Umask-13 : 0x00 : PMU : [STATE_LLC_F] : None : LLC Forward cacheline state
Umask-14 : 0x00 : PMU : [STATE_CACHE_ANY] : [default] : Any cache line state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963039
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_LLC_VICTIMS
Equiv	 : None
Flags    : None
Desc     : Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.
Code     : 0x37
Umask-00 : 0x2f : PMU : [LOCAL_ALL] : None : Lines Victimized -- Local - All Lines
Umask-01 : 0x22 : PMU : [LOCAL_E] : None : Lines Victimized -- Local - Lines in E State
Umask-02 : 0x28 : PMU : [LOCAL_F] : None : Lines Victimized -- Local - Lines in F State
Umask-03 : 0x21 : PMU : [LOCAL_M] : None : Lines Victimized -- Local - Lines in M State
Umask-04 : 0x24 : PMU : [LOCAL_S] : None : Lines Victimized -- Local - Lines in S State
Umask-05 : 0x8f : PMU : [REMOTE_ALL] : None : Lines Victimized -- Remote - All Lines
Umask-06 : 0x82 : PMU : [REMOTE_E] : None : Lines Victimized -- Remote - Lines in E State
Umask-07 : 0x88 : PMU : [REMOTE_F] : None : Lines Victimized -- Remote - Lines in F State
Umask-08 : 0x81 : PMU : [REMOTE_M] : None : Lines Victimized -- Remote - Lines in M State
Umask-09 : 0x84 : PMU : [REMOTE_S] : None : Lines Victimized -- Remote - Lines in S State
Umask-10 : 0xa2 : PMU : [TOTAL_E] : None : Lines Victimized -- Lines in E State
Umask-11 : 0xa8 : PMU : [TOTAL_F] : None : Lines Victimized -- Lines in F State
Umask-12 : 0xa1 : PMU : [TOTAL_M] : None : Lines Victimized -- Lines in M State
Umask-13 : 0xa4 : PMU : [TOTAL_S] : None : Lines Victimized -- Lines in S State
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963040
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_MISC
Equiv	 : None
Flags    : None
Desc     : Miscellaneous events in the CHA.
Code     : 0x39
Umask-00 : 0x20 : PMU : [CV0_PREF_MISS] : None : Cbo Misc -- CV0 Prefetch Miss
Umask-01 : 0x10 : PMU : [CV0_PREF_VIC] : None : Cbo Misc -- CV0 Prefetch Victim
Umask-02 : 0x08 : PMU : [RFO_HIT_S] : None : Cbo Misc -- RFO HitS
Umask-03 : 0x01 : PMU : [RSPI_WAS_FSE] : None : Cbo Misc -- Silent Snoop Eviction
Umask-04 : 0x02 : PMU : [WC_ALIASING] : None : Cbo Misc -- Write Combining Aliasing
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963041
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_OSB
Equiv	 : None
Flags    : None
Desc     : Count of OSB snoop broadcasts. Counts by 1 per request causing OSB snoops to be broadcast. Does not count all the snoops generated by OSB.
Code     : 0x55
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963042
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_READ_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending reads from the CHA into the iMC.  In order to send reads into the memory controller, the HA must first acquire a credit for the iMCs AD Ingress queuee.
Code     : 0x58
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx READ Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx READ Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx READ Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx READ Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx READ Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx READ Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963043
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_REQUESTS
Equiv	 : None
Flags    : None
Desc     : Counts the total number of read requests made into the Home Agent. Reads include all read opcodes (including RFO).  Writes include all writes (streaming, evictions, HitM, etc).
Code     : 0x50
Umask-00 : 0x10 : PMU : [INVITOE_LOCAL] : None : Read and Write Requests -- InvalItoE Local
Umask-01 : 0x20 : PMU : [INVITOE_REMOTE] : None : Read and Write Requests -- InvalItoE Remote
Umask-02 : 0x03 : PMU : [READS] : [default] : Read and Write Requests -- Reads
Umask-03 : 0x01 : PMU : [READS_LOCAL] : None : Read and Write Requests -- Reads Local
Umask-04 : 0x02 : PMU : [READS_REMOTE] : None : Read and Write Requests -- Reads Remote
Umask-05 : 0x0c : PMU : [WRITES] : None : Read and Write Requests -- Writes
Umask-06 : 0x04 : PMU : [WRITES_LOCAL] : None : Read and Write Requests -- Writes Local
Umask-07 : 0x08 : PMU : [WRITES_REMOTE] : None : Read and Write Requests -- Writes Remote
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963044
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_RING_BOUNCES_HORZ
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.
Code     : 0xa1
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Horizontal Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Horizontal Ring. -- AK
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Horizontal Ring. -- BL
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Horizontal Ring. -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963045
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_RING_BOUNCES_VERT
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.
Code     : 0xa0
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Vertical Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Vertical Ring. -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Vertical Ring. -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Vertical Ring. -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963046
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_RING_SINK_STARVED_HORZ
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa3
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Horizontal Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Horizontal Ring -- AK
Umask-02 : 0x20 : PMU : [AK_AG1] : None : Sink Starvation on Horizontal Ring -- Acknowledgements to Agent 1
Umask-03 : 0x04 : PMU : [BL] : None : Sink Starvation on Horizontal Ring -- BL
Umask-04 : 0x08 : PMU : [IV] : None : Sink Starvation on Horizontal Ring -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963047
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_RING_SINK_STARVED_VERT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa2
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Vertical Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Vertical Ring -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Sink Starvation on Vertical Ring -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Sink Starvation on Vertical Ring -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963048
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_RING_SRC_THRTL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa4
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963049
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_RXC_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts number of allocations per cycle into the specified Ingress queue.
Code     : 0x13
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Allocations -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Allocations -- IRQ
Umask-02 : 0x02 : PMU : [IRQ_REJ] : None : Ingress (from CMS) Allocations -- IRQ Rejected
Umask-03 : 0x10 : PMU : [PRQ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-04 : 0x20 : PMU : [PRQ_REJ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-05 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Allocations -- RRQ
Umask-06 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Allocations -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963050
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_RXC_IPQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x22
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress Probe Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress Probe Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress Probe Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress Probe Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress Probe Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress Probe Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963051
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_RXC_IPQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x23
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress Probe Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress Probe Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress Probe Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress Probe Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress Probe Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress Probe Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress Probe Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress Probe Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963052
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_RXC_IRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x18
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963053
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_RXC_IRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x19
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963054
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_RXC_ISMQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x24
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963055
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_RXC_ISMQ0_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2c
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963056
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_RXC_ISMQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x25
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Rejects -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Rejects -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963057
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_RXC_ISMQ1_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2d
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Retries -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Retries -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963058
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_RXC_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Counts number of entries in the specified Ingress queue in each cycle.
Code     : 0x11
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Occupancy -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Occupancy -- IRQ
Umask-02 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Occupancy -- RRQ
Umask-03 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Occupancy -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963059
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_RXC_OTHER0_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2e
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Other Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Other Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Other Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Other Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Other Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Other Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Other Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Other Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963060
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_RXC_OTHER1_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2f
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Other Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Other Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Other Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Other Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Other Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Other Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Other Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Other Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963061
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_RXC_PRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x20
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963062
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_RXC_PRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x21
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- LLC OR SF Way
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963063
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_RXC_REQ_Q0_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2a
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Request Queue Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Request Queue Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Request Queue Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Request Queue Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Request Queue Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Request Queue Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Request Queue Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Request Queue Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963064
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_RXC_REQ_Q1_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2b
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Request Queue Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Request Queue Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Request Queue Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Request Queue Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Request Queue Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Request Queue Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Request Queue Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Request Queue Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963065
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_RXC_RRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x26
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : RRQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : RRQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : RRQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : RRQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : RRQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : RRQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : RRQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : RRQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963066
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_RXC_RRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x27
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : RRQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : RRQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : RRQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : RRQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : RRQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : RRQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : RRQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : RRQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963067
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_RXC_WBQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x28
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : WBQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : WBQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : WBQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : WBQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : WBQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : WBQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : WBQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : WBQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963068
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_RXC_WBQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x29
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : WBQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : WBQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : WBQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : WBQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : WBQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : WBQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : WBQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : WBQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963069
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_RXR_BUSY_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority
Code     : 0xb4
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-03 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963070
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_RXR_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the CMS Ingress
Code     : 0xb2
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Bypass -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Bypass -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Bypass -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Bypass -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Bypass -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Bypass -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963071
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_RXR_CRD_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.
Code     : 0xb3
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Injection Starvation -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Umask-05 : 0x80 : PMU : [IFV] : None : Transgress Injection Starvation -- IFV - Credit
Umask-06 : 0x08 : PMU : [IV_BNC] : None : Transgress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963072
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_RXR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh
Code     : 0xb1
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Allocations -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Allocations -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Allocations -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Allocations -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Allocations -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Allocations -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963073
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_RXR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh
Code     : 0xb0
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963074
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_SF_EVICTION
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x3d
Umask-00 : 0x02 : PMU : [E_STATE] : None : Snoop Filter Eviction -- E state
Umask-01 : 0x01 : PMU : [M_STATE] : None : Snoop Filter Eviction -- M state
Umask-02 : 0x04 : PMU : [S_STATE] : None : Snoop Filter Eviction -- S state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963075
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_SNOOPS_SENT
Equiv	 : None
Flags    : None
Desc     : Counts the number of snoops issued by the HA.
Code     : 0x51
Umask-00 : 0x01 : PMU : [ALL] : None : Snoops Sent -- All
Umask-01 : 0x10 : PMU : [BCST_LOCAL] : None : Snoops Sent -- Broadcast snoop for Local Requests
Umask-02 : 0x20 : PMU : [BCST_REMOTE] : None : Snoops Sent -- Broadcast snoops for Remote Requests
Umask-03 : 0x40 : PMU : [DIRECT_LOCAL] : None : Snoops Sent -- Directed snoops for Local Requests
Umask-04 : 0x80 : PMU : [DIRECT_REMOTE] : None : Snoops Sent -- Directed snoops for Remote Requests
Umask-05 : 0x04 : PMU : [LOCAL] : None : Snoops Sent -- Broadcast or directed Snoops sent for Local Requests
Umask-06 : 0x08 : PMU : [REMOTE] : None : Snoops Sent -- Broadcast or directed Snoops sent for Remote Requests
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963076
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_SNOOP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the total number of RspI snoop responses received.  Whenever a snoops are issued, one or more snoop responses will be returned depending on the topology of the system.  In systems larger than 2s, when multiple snoops are returned this will count all the snoops that are received.  For example, if 3 snoops were issued and returned RspI, RspS, and RspSFwd; then each of these sub-events would increment by 1.
Code     : 0x5c
Umask-00 : 0x40 : PMU : [RSPCNFLCTS] : None : Snoop Responses Received -- RSPCNFLCT*
Umask-01 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received -- RspFwd
Umask-02 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received -- RspI
Umask-03 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received -- RspIFwd
Umask-04 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received -- RspS
Umask-05 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received -- RspSFwd
Umask-06 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received -- Rsp*Fwd*WB
Umask-07 : 0x10 : PMU : [RSP_WBWB] : None : Snoop Responses Received -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963077
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_SNOOP_RESP_LOCAL
Equiv	 : None
Flags    : None
Desc     : Number of snoop responses received for a Local  request
Code     : 0x5d
Umask-00 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received Local -- RspFwd
Umask-01 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received Local -- RspI
Umask-02 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received Local -- RspIFwd
Umask-03 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received Local -- RspS
Umask-04 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received Local -- RspSFwd
Umask-05 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received Local -- Rsp*FWD*WB
Umask-06 : 0x10 : PMU : [RSP_WB] : None : Snoop Responses Received Local -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963078
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd0
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963079
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd2
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963080
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd4
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963081
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd6
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963082
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_TOR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.
Code     : 0x35
Umask-00 : 0x15 : PMU : [ALL_HIT] : None : TOR Inserts -- Hits from Local
Umask-01 : 0x35 : PMU : [ALL_IO_IA] : None : TOR Inserts -- All from Local iA and IO
Umask-02 : 0x25 : PMU : [ALL_MISS] : None : TOR Inserts -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Inserts -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Inserts -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Inserts -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Inserts -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Inserts -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Inserts -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Inserts -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Inserts -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Inserts -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Inserts -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Inserts -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Inserts -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 689963083
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_TOR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.
Code     : 0x36
Umask-00 : 0x37 : PMU : [ALL] : None : TOR Occupancy -- All from Local
Umask-01 : 0x17 : PMU : [ALL_HIT] : None : TOR Occupancy -- Hits from Local
Umask-02 : 0x27 : PMU : [ALL_MISS] : None : TOR Occupancy -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Occupancy -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Occupancy -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Occupancy -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Occupancy -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Occupancy -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Occupancy -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Occupancy -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Occupancy -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Occupancy -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Occupancy -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Occupancy -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Occupancy -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 689963084
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_TXR_HORZ_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9d
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal ADS Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal ADS Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal ADS Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal ADS Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal ADS Used -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963085
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_TXR_HORZ_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.
Code     : 0x9f
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Bypass Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Bypass Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Bypass Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Bypass Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Bypass Used -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Bypass Used -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963086
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x96
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963087
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x97
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963088
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_TXR_HORZ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x95
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Inserts -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Inserts -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Inserts -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Inserts -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Inserts -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Inserts -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963089
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_TXR_HORZ_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Horizontal Rinng
Code     : 0x99
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress NACKs -- AD - Bounce
Umask-01 : 0x20 : PMU : [AD_CRD] : None : CMS Horizontal Egress NACKs -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress NACKs -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress NACKs -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress NACKs -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress NACKs -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963090
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_TXR_HORZ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x94
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963091
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_TXR_HORZ_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.
Code     : 0x9b
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Injection Starvation -- AD - Bounce
Umask-01 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Injection Starvation -- AK - Bounce
Umask-02 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Injection Starvation -- BL - Bounce
Umask-03 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963092
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_TXR_VERT_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9c
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963093
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_TXR_VERT_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.
Code     : 0x9e
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical ADS Used -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963094
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x92
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Full -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963095
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x93
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963096
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_TXR_VERT_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x91
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Allocations -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Allocations -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Allocations -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Allocations -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Allocations -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Allocations -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Allocations -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963097
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_TXR_VERT_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Vertical Rinng
Code     : 0x98
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress NACKs -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress NACKs -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress NACKs -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress NACKs -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress NACKs -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress NACKs -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress NACKs -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963098
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_TXR_VERT_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x90
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Occupancy -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Occupancy -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Occupancy -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Occupancy -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Occupancy -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Occupancy -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Occupancy -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963099
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_TXR_VERT_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.
Code     : 0x9a
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress Injection Starvation -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963100
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_VERT_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa6
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AD Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AD Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AD Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AD Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963101
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_VERT_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa8
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AK Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AK Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AK Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AK Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963102
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_VERT_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xaa
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical BL Ring in Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical BL Ring in Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical BL Ring in Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical BL Ring in Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963103
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_VERT_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xac
Umask-00 : 0x04 : PMU : [DN] : None : Vertical IV Ring in Use -- Down
Umask-01 : 0x01 : PMU : [UP] : None : Vertical IV Ring in Use -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963104
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_WB_PUSH_MTOI
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was received WbPushMtoI
Code     : 0x56
Umask-00 : 0x01 : PMU : [LLC] : None : WbPushMtoI -- Pushed to LLC
Umask-01 : 0x02 : PMU : [MEM] : None : WbPushMtoI -- Pushed to Memory
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963105
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_WRITE_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending WRITEs from the CHA into the iMC.  In order to send WRITEs into the memory controller, the HA must first acquire a credit for the iMCs BL Ingress queuee.
Code     : 0x5a
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx WRITE Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx WRITE Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx WRITE Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx WRITE Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx WRITE Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx WRITE Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 689963106
PMU name : skx_unc_cha9 (Intel SkylakeX CHA9 uncore)
Name     : UNC_C_XSNP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the number of core cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type. This event can be filtered based on who triggered the initial snoop(s):  from Evictions, Core  or External (i.e. from a remote node) Requests.  And the event can be filtered based on the responses:  RspX_Fwd/HitY where Y is the state prior to the snoop response and X is the state following.
Code     : 0x32
Umask-00 : 0xe4 : PMU : [ANY_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Any RspIFwdFE
Umask-01 : 0xe2 : PMU : [ANY_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Any RspSFwdFE
Umask-02 : 0xe8 : PMU : [ANY_RSPS_FWDM] : None : Core Cross Snoop Responses -- Any RspSFwdM
Umask-03 : 0xe1 : PMU : [ANY_RSP_HITFSE] : None : Core Cross Snoop Responses -- Any RspHitFSE
Umask-04 : 0x44 : PMU : [CORE_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Core RspIFwdFE
Umask-05 : 0x50 : PMU : [CORE_RSPI_FWDM] : None : Core Cross Snoop Responses -- Core RspIFwdM
Umask-06 : 0x42 : PMU : [CORE_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Core RspSFwdFE
Umask-07 : 0x48 : PMU : [CORE_RSPS_FWDM] : None : Core Cross Snoop Responses -- Core RspSFwdM
Umask-08 : 0x41 : PMU : [CORE_RSP_HITFSE] : None : Core Cross Snoop Responses -- Core RspHitFSE
Umask-09 : 0x84 : PMU : [EVICT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Evict RspIFwdFE
Umask-10 : 0x90 : PMU : [EVICT_RSPI_FWDM] : None : Core Cross Snoop Responses -- Evict RspIFwdM
Umask-11 : 0x82 : PMU : [EVICT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Evict RspSFwdFE
Umask-12 : 0x88 : PMU : [EVICT_RSPS_FWDM] : None : Core Cross Snoop Responses -- Evict RspSFwdM
Umask-13 : 0x81 : PMU : [EVICT_RSP_HITFSE] : None : Core Cross Snoop Responses -- Evict RspHitFSE
Umask-14 : 0x24 : PMU : [EXT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- External RspIFwdFE
Umask-15 : 0x30 : PMU : [EXT_RSPI_FWDM] : None : Core Cross Snoop Responses -- External RspIFwdM
Umask-16 : 0x22 : PMU : [EXT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- External RspSFwdFE
Umask-17 : 0x28 : PMU : [EXT_RSPS_FWDM] : None : Core Cross Snoop Responses -- External RspSFwdM
Umask-18 : 0x21 : PMU : [EXT_RSP_HITFSE] : None : Core Cross Snoop Responses -- External RspHitFSE
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060160
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_AG0_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.
Code     : 0x80
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060161
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_AG0_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress
Code     : 0x82
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060162
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_AG0_BL_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.
Code     : 0x88
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060163
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_AG0_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress
Code     : 0x8a
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060164
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_AG1_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.
Code     : 0x84
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060165
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_AG1_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress
Code     : 0x86
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060166
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_AG1_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress
Code     : 0x8e
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060167
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_AG1_BL_CREDITS_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.
Code     : 0x8c
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060168
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_BYPASS_CHA_IMC
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was able to bypass HA pipe on the way to iMC.  This is a latency optimization for situations when there is light loadings on the memory subsystem.  This can be filtered by when the bypass was taken and when it was not.
Code     : 0x57
Umask-00 : 0x02 : PMU : [INTERMEDIATE] : None : CHA to iMC Bypass -- Intermediate bypass Taken
Umask-01 : 0x04 : PMU : [NOT_TAKEN] : None : CHA to iMC Bypass -- Not Taken
Umask-02 : 0x01 : PMU : [TAKEN] : None : CHA to iMC Bypass -- Taken
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060169
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060170
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_CMS_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xc0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060171
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_CORE_PMA
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x17
Umask-00 : 0x01 : PMU : [C1_STATE] : None : Core PMA Events -- C1  State
Umask-01 : 0x02 : PMU : [C1_TRANSITION] : None : Core PMA Events -- C1 Transition
Umask-02 : 0x04 : PMU : [C6_STATE] : None : Core PMA Events -- C6 State
Umask-03 : 0x08 : PMU : [C6_TRANSITION] : None : Core PMA Events -- C6 Transition
Umask-04 : 0x10 : PMU : [GV] : None : Core PMA Events -- GV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060172
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_CORE_SNP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that trigger a configurable number of cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type and what CoreValid bits are set.  For example, if 2 CV bits are set on a data read, the cores must have the data in S state so it is not necessary to snoop them.  However, if only 1 CV bit is set the core my have modified the data.  If the transaction was an RFO, it would need to invalidate the lines.  This event can be filtered based on who triggered the initial snoop(s).
Code     : 0x33
Umask-00 : 0xe2 : PMU : [ANY_GTONE] : None : Core Cross Snoops Issued -- Any Cycle with Multiple Snoops
Umask-01 : 0xe1 : PMU : [ANY_ONE] : None : Core Cross Snoops Issued -- Any Single Snoop
Umask-02 : 0xe4 : PMU : [ANY_REMOTE] : None : Core Cross Snoops Issued -- Any Snoop to Remote Node
Umask-03 : 0x42 : PMU : [CORE_GTONE] : None : Core Cross Snoops Issued -- Multiple Core Requests
Umask-04 : 0x41 : PMU : [CORE_ONE] : None : Core Cross Snoops Issued -- Single Core Requests
Umask-05 : 0x44 : PMU : [CORE_REMOTE] : None : Core Cross Snoops Issued -- Core Request to Remote Node
Umask-06 : 0x82 : PMU : [EVICT_GTONE] : None : Core Cross Snoops Issued -- Multiple Eviction
Umask-07 : 0x81 : PMU : [EVICT_ONE] : None : Core Cross Snoops Issued -- Single Eviction
Umask-08 : 0x84 : PMU : [EVICT_REMOTE] : None : Core Cross Snoops Issued -- Eviction to Remote Node
Umask-09 : 0x22 : PMU : [EXT_GTONE] : None : Core Cross Snoops Issued -- Multiple External Snoops
Umask-10 : 0x21 : PMU : [EXT_ONE] : None : Core Cross Snoops Issued -- Single External Snoops
Umask-11 : 0x24 : PMU : [EXT_REMOTE] : None : Core Cross Snoops Issued -- External Snoop to Remote Node
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060173
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_COUNTER0_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Since occupancy counts can only be captured in the Cbos 0 counter, this event allows a user to capture occupancy related information by filtering the Cb0 occupancy count captured in Counter 0.  The filtering available is found in the control register - threshold, invert and edge detect.  E.g. setting threshold to 1 can effectively monitor how many cycles the monitored queue has an entry.
Code     : 0x1f
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060174
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_DIR_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that looked up the Home Agent directory.  Can be filtered by requests that had to snoop and those that did not have to.
Code     : 0x53
Umask-00 : 0x02 : PMU : [NO_SNP] : None : Directory Lookups -- Snoop Not Needed
Umask-01 : 0x01 : PMU : [SNP] : None : Directory Lookups -- Snoop Needed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060175
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_DIR_UPDATE
Equiv	 : None
Flags    : None
Desc     : Counts the number of directory updates that were required.  These result in writes to the memory controller.
Code     : 0x54
Umask-00 : 0x01 : PMU : [HA] : None : Directory Updates -- from HA pipe
Umask-01 : 0x02 : PMU : [TOR] : None : Directory Updates -- from TOR pipe
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060176
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_EGRESS_ORDERING
Equiv	 : None
Flags    : None
Desc     : Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements
Code     : 0xae
Umask-00 : 0x04 : PMU : [IV_SNOOPGO_DN] : None : Egress Blocking due to Ordering requirements -- Down
Umask-01 : 0x01 : PMU : [IV_SNOOPGO_UP] : None : Egress Blocking due to Ordering requirements -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060177
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_FAST_ASSERTED
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles either the local or incoming distress signals are asserted.  Incoming distress includes up, dn and across.
Code     : 0xa5
Umask-00 : 0x02 : PMU : [HORZ] : None : FaST wire asserted -- Horizontal
Umask-01 : 0x01 : PMU : [VERT] : None : FaST wire asserted -- Vertical
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060178
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_HITME_HIT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5f
Umask-00 : 0x01 : PMU : [EX_RDS] : None : Counts Number of Hits in HitMe Cache -- Exclusive hit and op is RdCode, RdData, RdDataMigratory, RdCur, RdInv*, Inv*
Umask-01 : 0x04 : PMU : [SHARED_OWNREQ] : None : Counts Number of Hits in HitMe Cache -- Shared hit and op is RdInvOwn, RdInv, Inv*
Umask-02 : 0x08 : PMU : [WBMTOE] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoE
Umask-03 : 0x10 : PMU : [WBMTOI_OR_S] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060179
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_HITME_LOOKUP
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5e
Umask-00 : 0x01 : PMU : [READ] : None : Counts Number of times HitMe Cache is accessed -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInvOwn, RdInv, Inv*
Umask-01 : 0x02 : PMU : [WRITE] : None : Counts Number of times HitMe Cache is accessed -- op is WbMtoE, WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060180
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_HITME_MISS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x60
Umask-00 : 0x40 : PMU : [NOTSHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- No SF/LLC HitS/F and op is RdInvOwn
Umask-01 : 0x80 : PMU : [READ_OR_INV] : None : Counts Number of Misses in HitMe Cache -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInv, Inv*
Umask-02 : 0x20 : PMU : [SHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- SF/LLC HitS/F and op is RdInvOwn
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060181
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_HITME_UPDATE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x61
Umask-00 : 0x10 : PMU : [DEALLOCATE] : None : Counts the number of Allocate/Update to HitMe Cache -- Deallocate HtiME Reads without RspFwdI*
Umask-01 : 0x01 : PMU : [DEALLOCATE_RSPFWDI_LOC] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a local request
Umask-02 : 0x08 : PMU : [RDINVOWN] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache on RdInvOwn even if not RspFwdI*
Umask-03 : 0x02 : PMU : [RSPFWDI_REM] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a remote request
Umask-04 : 0x04 : PMU : [SHARED] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache to SHARed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060182
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_HORZ_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa7
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AD Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AD Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AD Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AD Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060183
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_HORZ_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa9
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AK Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AK Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AK Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AK Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060184
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_HORZ_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xab
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal BL Ring in Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal BL Ring in Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal BL Ring in Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal BL Ring in Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060185
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_HORZ_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xad
Umask-00 : 0x01 : PMU : [LEFT] : None : Horizontal IV Ring in Use -- Left
Umask-01 : 0x04 : PMU : [RIGHT] : None : Horizontal IV Ring in Use -- Right
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060186
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_IMC_READS_COUNT
Equiv	 : None
Flags    : None
Desc     : Count of the number of reads issued to any of the memory controller channels.  This can be filtered by the priority of the reads.
Code     : 0x59
Umask-00 : 0x01 : PMU : [NORMAL] : None : HA to iMC Reads Issued -- Normal
Umask-01 : 0x02 : PMU : [PRIORITY] : None : HA to iMC Reads Issued -- ISOCH
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060187
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_IMC_WRITES_COUNT
Equiv	 : None
Flags    : None
Desc     : Counts the total number of writes issued from the HA into the memory controller.  This counts for all four channels.  It can be filtered by full/partial and ISOCH/non-ISOCH.
Code     : 0x5b
Umask-00 : 0x01 : PMU : [FULL] : None : Writes Issued to the iMC by the HA -- Full Line Non-ISOCH
Umask-01 : 0x10 : PMU : [FULL_MIG] : None : Writes Issued to the iMC by the HA -- Full Line MIG
Umask-02 : 0x04 : PMU : [FULL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Full Line
Umask-03 : 0x02 : PMU : [PARTIAL] : None : Writes Issued to the iMC by the HA -- Partial Non-ISOCH
Umask-04 : 0x20 : PMU : [PARTIAL_MIG] : None : Writes Issued to the iMC by the HA -- Partial MIG
Umask-05 : 0x08 : PMU : [PARTIAL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Partial
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060188
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_IODC_ALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x62
Umask-00 : 0x01 : PMU : [INVITOM] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations
Umask-01 : 0x02 : PMU : [IODCFULL] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations dropped due to IODC Full
Umask-02 : 0x04 : PMU : [OSBGATED] : None : Counts Number of times IODC entry allocation is attempted -- Number of IDOC allocation dropped due to OSB gate
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060189
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_IODC_DEALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x63
Umask-00 : 0x10 : PMU : [ALL] : None : Counts number of IODC deallocations -- IODC deallocated due to any reason
Umask-01 : 0x08 : PMU : [SNPOUT] : None : Counts number of IODC deallocations -- IODC deallocated due to conflicting transaction
Umask-02 : 0x01 : PMU : [WBMTOE] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoE
Umask-03 : 0x02 : PMU : [WBMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoI
Umask-04 : 0x04 : PMU : [WBPUSHMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbPushMtoI
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060190
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_LLC_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2.  This has numerous filters available.  Note the non-standard filtering equation.  This event will count requests that lookup the cache multiple times with multiple increments.  One must ALWAYS set umask bit 0 and select a state or states to match.  Otherwise, the event will count nothing.  CHAFilter0[24:21,17] bits correspond to [FMESI] state.
Code     : 0x34
Umask-00 : 0x11 : PMU : [ANY] : [default] : Cache and Snoop Filter Lookups -- Any Request
Umask-01 : 0x03 : PMU : [DATA_READ] : None : Cache and Snoop Filter Lookups -- Data Read Request
Umask-02 : 0x31 : PMU : [LOCAL] : None : Cache and Snoop Filter Lookups -- Local
Umask-03 : 0x91 : PMU : [REMOTE] : None : Cache and Snoop Filter Lookups -- Remote
Umask-04 : 0x09 : PMU : [REMOTE_SNOOP] : None : Cache and Snoop Filter Lookups -- External Snoop Request
Umask-05 : 0x05 : PMU : [WRITE] : None : Cache and Snoop Filter Lookups -- Write Requests
Umask-06 : 0x00 : PMU : [STATE_LLC_I] : None : LLC Invalid cacheline state
Umask-07 : 0x00 : PMU : [STATE_SF_S] : None : SF Shared cacheline state
Umask-08 : 0x00 : PMU : [STATE_SF_E] : None : SF Exclusive cacheline state
Umask-09 : 0x00 : PMU : [STATE_SF_H] : None : SF H cacheline state
Umask-10 : 0x00 : PMU : [STATE_LLC_S] : None : LLC Shared cacheline state
Umask-11 : 0x00 : PMU : [STATE_LLC_E] : None : LLC Exclusive cacheline state
Umask-12 : 0x00 : PMU : [STATE_LLC_M] : None : LLC Modified cacheline state
Umask-13 : 0x00 : PMU : [STATE_LLC_F] : None : LLC Forward cacheline state
Umask-14 : 0x00 : PMU : [STATE_CACHE_ANY] : [default] : Any cache line state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060191
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_LLC_VICTIMS
Equiv	 : None
Flags    : None
Desc     : Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.
Code     : 0x37
Umask-00 : 0x2f : PMU : [LOCAL_ALL] : None : Lines Victimized -- Local - All Lines
Umask-01 : 0x22 : PMU : [LOCAL_E] : None : Lines Victimized -- Local - Lines in E State
Umask-02 : 0x28 : PMU : [LOCAL_F] : None : Lines Victimized -- Local - Lines in F State
Umask-03 : 0x21 : PMU : [LOCAL_M] : None : Lines Victimized -- Local - Lines in M State
Umask-04 : 0x24 : PMU : [LOCAL_S] : None : Lines Victimized -- Local - Lines in S State
Umask-05 : 0x8f : PMU : [REMOTE_ALL] : None : Lines Victimized -- Remote - All Lines
Umask-06 : 0x82 : PMU : [REMOTE_E] : None : Lines Victimized -- Remote - Lines in E State
Umask-07 : 0x88 : PMU : [REMOTE_F] : None : Lines Victimized -- Remote - Lines in F State
Umask-08 : 0x81 : PMU : [REMOTE_M] : None : Lines Victimized -- Remote - Lines in M State
Umask-09 : 0x84 : PMU : [REMOTE_S] : None : Lines Victimized -- Remote - Lines in S State
Umask-10 : 0xa2 : PMU : [TOTAL_E] : None : Lines Victimized -- Lines in E State
Umask-11 : 0xa8 : PMU : [TOTAL_F] : None : Lines Victimized -- Lines in F State
Umask-12 : 0xa1 : PMU : [TOTAL_M] : None : Lines Victimized -- Lines in M State
Umask-13 : 0xa4 : PMU : [TOTAL_S] : None : Lines Victimized -- Lines in S State
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060192
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_MISC
Equiv	 : None
Flags    : None
Desc     : Miscellaneous events in the CHA.
Code     : 0x39
Umask-00 : 0x20 : PMU : [CV0_PREF_MISS] : None : Cbo Misc -- CV0 Prefetch Miss
Umask-01 : 0x10 : PMU : [CV0_PREF_VIC] : None : Cbo Misc -- CV0 Prefetch Victim
Umask-02 : 0x08 : PMU : [RFO_HIT_S] : None : Cbo Misc -- RFO HitS
Umask-03 : 0x01 : PMU : [RSPI_WAS_FSE] : None : Cbo Misc -- Silent Snoop Eviction
Umask-04 : 0x02 : PMU : [WC_ALIASING] : None : Cbo Misc -- Write Combining Aliasing
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060193
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_OSB
Equiv	 : None
Flags    : None
Desc     : Count of OSB snoop broadcasts. Counts by 1 per request causing OSB snoops to be broadcast. Does not count all the snoops generated by OSB.
Code     : 0x55
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060194
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_READ_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending reads from the CHA into the iMC.  In order to send reads into the memory controller, the HA must first acquire a credit for the iMCs AD Ingress queuee.
Code     : 0x58
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx READ Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx READ Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx READ Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx READ Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx READ Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx READ Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060195
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_REQUESTS
Equiv	 : None
Flags    : None
Desc     : Counts the total number of read requests made into the Home Agent. Reads include all read opcodes (including RFO).  Writes include all writes (streaming, evictions, HitM, etc).
Code     : 0x50
Umask-00 : 0x10 : PMU : [INVITOE_LOCAL] : None : Read and Write Requests -- InvalItoE Local
Umask-01 : 0x20 : PMU : [INVITOE_REMOTE] : None : Read and Write Requests -- InvalItoE Remote
Umask-02 : 0x03 : PMU : [READS] : [default] : Read and Write Requests -- Reads
Umask-03 : 0x01 : PMU : [READS_LOCAL] : None : Read and Write Requests -- Reads Local
Umask-04 : 0x02 : PMU : [READS_REMOTE] : None : Read and Write Requests -- Reads Remote
Umask-05 : 0x0c : PMU : [WRITES] : None : Read and Write Requests -- Writes
Umask-06 : 0x04 : PMU : [WRITES_LOCAL] : None : Read and Write Requests -- Writes Local
Umask-07 : 0x08 : PMU : [WRITES_REMOTE] : None : Read and Write Requests -- Writes Remote
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060196
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_RING_BOUNCES_HORZ
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.
Code     : 0xa1
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Horizontal Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Horizontal Ring. -- AK
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Horizontal Ring. -- BL
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Horizontal Ring. -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060197
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_RING_BOUNCES_VERT
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.
Code     : 0xa0
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Vertical Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Vertical Ring. -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Vertical Ring. -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Vertical Ring. -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060198
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_RING_SINK_STARVED_HORZ
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa3
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Horizontal Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Horizontal Ring -- AK
Umask-02 : 0x20 : PMU : [AK_AG1] : None : Sink Starvation on Horizontal Ring -- Acknowledgements to Agent 1
Umask-03 : 0x04 : PMU : [BL] : None : Sink Starvation on Horizontal Ring -- BL
Umask-04 : 0x08 : PMU : [IV] : None : Sink Starvation on Horizontal Ring -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060199
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_RING_SINK_STARVED_VERT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa2
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Vertical Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Vertical Ring -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Sink Starvation on Vertical Ring -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Sink Starvation on Vertical Ring -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060200
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_RING_SRC_THRTL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa4
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060201
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_RXC_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts number of allocations per cycle into the specified Ingress queue.
Code     : 0x13
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Allocations -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Allocations -- IRQ
Umask-02 : 0x02 : PMU : [IRQ_REJ] : None : Ingress (from CMS) Allocations -- IRQ Rejected
Umask-03 : 0x10 : PMU : [PRQ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-04 : 0x20 : PMU : [PRQ_REJ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-05 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Allocations -- RRQ
Umask-06 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Allocations -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060202
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_RXC_IPQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x22
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress Probe Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress Probe Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress Probe Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress Probe Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress Probe Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress Probe Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060203
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_RXC_IPQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x23
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress Probe Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress Probe Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress Probe Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress Probe Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress Probe Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress Probe Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress Probe Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress Probe Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060204
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_RXC_IRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x18
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060205
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_RXC_IRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x19
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060206
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_RXC_ISMQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x24
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060207
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_RXC_ISMQ0_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2c
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060208
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_RXC_ISMQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x25
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Rejects -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Rejects -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060209
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_RXC_ISMQ1_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2d
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Retries -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Retries -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060210
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_RXC_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Counts number of entries in the specified Ingress queue in each cycle.
Code     : 0x11
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Occupancy -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Occupancy -- IRQ
Umask-02 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Occupancy -- RRQ
Umask-03 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Occupancy -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060211
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_RXC_OTHER0_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2e
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Other Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Other Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Other Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Other Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Other Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Other Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Other Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Other Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060212
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_RXC_OTHER1_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2f
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Other Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Other Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Other Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Other Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Other Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Other Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Other Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Other Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060213
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_RXC_PRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x20
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060214
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_RXC_PRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x21
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- LLC OR SF Way
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060215
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_RXC_REQ_Q0_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2a
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Request Queue Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Request Queue Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Request Queue Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Request Queue Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Request Queue Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Request Queue Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Request Queue Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Request Queue Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060216
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_RXC_REQ_Q1_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2b
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Request Queue Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Request Queue Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Request Queue Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Request Queue Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Request Queue Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Request Queue Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Request Queue Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Request Queue Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060217
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_RXC_RRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x26
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : RRQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : RRQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : RRQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : RRQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : RRQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : RRQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : RRQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : RRQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060218
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_RXC_RRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x27
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : RRQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : RRQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : RRQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : RRQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : RRQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : RRQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : RRQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : RRQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060219
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_RXC_WBQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x28
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : WBQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : WBQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : WBQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : WBQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : WBQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : WBQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : WBQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : WBQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060220
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_RXC_WBQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x29
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : WBQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : WBQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : WBQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : WBQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : WBQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : WBQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : WBQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : WBQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060221
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_RXR_BUSY_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority
Code     : 0xb4
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-03 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060222
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_RXR_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the CMS Ingress
Code     : 0xb2
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Bypass -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Bypass -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Bypass -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Bypass -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Bypass -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Bypass -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060223
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_RXR_CRD_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.
Code     : 0xb3
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Injection Starvation -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Umask-05 : 0x80 : PMU : [IFV] : None : Transgress Injection Starvation -- IFV - Credit
Umask-06 : 0x08 : PMU : [IV_BNC] : None : Transgress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060224
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_RXR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh
Code     : 0xb1
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Allocations -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Allocations -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Allocations -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Allocations -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Allocations -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Allocations -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060225
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_RXR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh
Code     : 0xb0
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060226
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_SF_EVICTION
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x3d
Umask-00 : 0x02 : PMU : [E_STATE] : None : Snoop Filter Eviction -- E state
Umask-01 : 0x01 : PMU : [M_STATE] : None : Snoop Filter Eviction -- M state
Umask-02 : 0x04 : PMU : [S_STATE] : None : Snoop Filter Eviction -- S state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060227
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_SNOOPS_SENT
Equiv	 : None
Flags    : None
Desc     : Counts the number of snoops issued by the HA.
Code     : 0x51
Umask-00 : 0x01 : PMU : [ALL] : None : Snoops Sent -- All
Umask-01 : 0x10 : PMU : [BCST_LOCAL] : None : Snoops Sent -- Broadcast snoop for Local Requests
Umask-02 : 0x20 : PMU : [BCST_REMOTE] : None : Snoops Sent -- Broadcast snoops for Remote Requests
Umask-03 : 0x40 : PMU : [DIRECT_LOCAL] : None : Snoops Sent -- Directed snoops for Local Requests
Umask-04 : 0x80 : PMU : [DIRECT_REMOTE] : None : Snoops Sent -- Directed snoops for Remote Requests
Umask-05 : 0x04 : PMU : [LOCAL] : None : Snoops Sent -- Broadcast or directed Snoops sent for Local Requests
Umask-06 : 0x08 : PMU : [REMOTE] : None : Snoops Sent -- Broadcast or directed Snoops sent for Remote Requests
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060228
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_SNOOP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the total number of RspI snoop responses received.  Whenever a snoops are issued, one or more snoop responses will be returned depending on the topology of the system.  In systems larger than 2s, when multiple snoops are returned this will count all the snoops that are received.  For example, if 3 snoops were issued and returned RspI, RspS, and RspSFwd; then each of these sub-events would increment by 1.
Code     : 0x5c
Umask-00 : 0x40 : PMU : [RSPCNFLCTS] : None : Snoop Responses Received -- RSPCNFLCT*
Umask-01 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received -- RspFwd
Umask-02 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received -- RspI
Umask-03 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received -- RspIFwd
Umask-04 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received -- RspS
Umask-05 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received -- RspSFwd
Umask-06 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received -- Rsp*Fwd*WB
Umask-07 : 0x10 : PMU : [RSP_WBWB] : None : Snoop Responses Received -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060229
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_SNOOP_RESP_LOCAL
Equiv	 : None
Flags    : None
Desc     : Number of snoop responses received for a Local  request
Code     : 0x5d
Umask-00 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received Local -- RspFwd
Umask-01 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received Local -- RspI
Umask-02 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received Local -- RspIFwd
Umask-03 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received Local -- RspS
Umask-04 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received Local -- RspSFwd
Umask-05 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received Local -- Rsp*FWD*WB
Umask-06 : 0x10 : PMU : [RSP_WB] : None : Snoop Responses Received Local -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060230
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd0
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060231
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd2
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060232
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd4
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060233
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd6
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060234
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_TOR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.
Code     : 0x35
Umask-00 : 0x15 : PMU : [ALL_HIT] : None : TOR Inserts -- Hits from Local
Umask-01 : 0x35 : PMU : [ALL_IO_IA] : None : TOR Inserts -- All from Local iA and IO
Umask-02 : 0x25 : PMU : [ALL_MISS] : None : TOR Inserts -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Inserts -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Inserts -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Inserts -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Inserts -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Inserts -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Inserts -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Inserts -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Inserts -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Inserts -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Inserts -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Inserts -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Inserts -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 692060235
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_TOR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.
Code     : 0x36
Umask-00 : 0x37 : PMU : [ALL] : None : TOR Occupancy -- All from Local
Umask-01 : 0x17 : PMU : [ALL_HIT] : None : TOR Occupancy -- Hits from Local
Umask-02 : 0x27 : PMU : [ALL_MISS] : None : TOR Occupancy -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Occupancy -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Occupancy -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Occupancy -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Occupancy -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Occupancy -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Occupancy -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Occupancy -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Occupancy -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Occupancy -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Occupancy -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Occupancy -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Occupancy -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 692060236
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_TXR_HORZ_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9d
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal ADS Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal ADS Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal ADS Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal ADS Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal ADS Used -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060237
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_TXR_HORZ_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.
Code     : 0x9f
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Bypass Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Bypass Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Bypass Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Bypass Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Bypass Used -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Bypass Used -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060238
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x96
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060239
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x97
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060240
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_TXR_HORZ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x95
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Inserts -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Inserts -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Inserts -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Inserts -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Inserts -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Inserts -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060241
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_TXR_HORZ_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Horizontal Rinng
Code     : 0x99
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress NACKs -- AD - Bounce
Umask-01 : 0x20 : PMU : [AD_CRD] : None : CMS Horizontal Egress NACKs -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress NACKs -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress NACKs -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress NACKs -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress NACKs -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060242
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_TXR_HORZ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x94
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060243
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_TXR_HORZ_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.
Code     : 0x9b
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Injection Starvation -- AD - Bounce
Umask-01 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Injection Starvation -- AK - Bounce
Umask-02 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Injection Starvation -- BL - Bounce
Umask-03 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060244
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_TXR_VERT_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9c
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060245
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_TXR_VERT_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.
Code     : 0x9e
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical ADS Used -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060246
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x92
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Full -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060247
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x93
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060248
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_TXR_VERT_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x91
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Allocations -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Allocations -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Allocations -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Allocations -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Allocations -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Allocations -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Allocations -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060249
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_TXR_VERT_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Vertical Rinng
Code     : 0x98
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress NACKs -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress NACKs -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress NACKs -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress NACKs -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress NACKs -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress NACKs -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress NACKs -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060250
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_TXR_VERT_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x90
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Occupancy -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Occupancy -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Occupancy -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Occupancy -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Occupancy -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Occupancy -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Occupancy -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060251
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_TXR_VERT_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.
Code     : 0x9a
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress Injection Starvation -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060252
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_VERT_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa6
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AD Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AD Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AD Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AD Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060253
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_VERT_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa8
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AK Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AK Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AK Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AK Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060254
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_VERT_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xaa
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical BL Ring in Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical BL Ring in Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical BL Ring in Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical BL Ring in Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060255
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_VERT_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xac
Umask-00 : 0x04 : PMU : [DN] : None : Vertical IV Ring in Use -- Down
Umask-01 : 0x01 : PMU : [UP] : None : Vertical IV Ring in Use -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060256
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_WB_PUSH_MTOI
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was received WbPushMtoI
Code     : 0x56
Umask-00 : 0x01 : PMU : [LLC] : None : WbPushMtoI -- Pushed to LLC
Umask-01 : 0x02 : PMU : [MEM] : None : WbPushMtoI -- Pushed to Memory
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060257
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_WRITE_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending WRITEs from the CHA into the iMC.  In order to send WRITEs into the memory controller, the HA must first acquire a credit for the iMCs BL Ingress queuee.
Code     : 0x5a
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx WRITE Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx WRITE Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx WRITE Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx WRITE Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx WRITE Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx WRITE Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 692060258
PMU name : skx_unc_cha10 (Intel SkylakeX CHA10 uncore)
Name     : UNC_C_XSNP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the number of core cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type. This event can be filtered based on who triggered the initial snoop(s):  from Evictions, Core  or External (i.e. from a remote node) Requests.  And the event can be filtered based on the responses:  RspX_Fwd/HitY where Y is the state prior to the snoop response and X is the state following.
Code     : 0x32
Umask-00 : 0xe4 : PMU : [ANY_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Any RspIFwdFE
Umask-01 : 0xe2 : PMU : [ANY_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Any RspSFwdFE
Umask-02 : 0xe8 : PMU : [ANY_RSPS_FWDM] : None : Core Cross Snoop Responses -- Any RspSFwdM
Umask-03 : 0xe1 : PMU : [ANY_RSP_HITFSE] : None : Core Cross Snoop Responses -- Any RspHitFSE
Umask-04 : 0x44 : PMU : [CORE_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Core RspIFwdFE
Umask-05 : 0x50 : PMU : [CORE_RSPI_FWDM] : None : Core Cross Snoop Responses -- Core RspIFwdM
Umask-06 : 0x42 : PMU : [CORE_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Core RspSFwdFE
Umask-07 : 0x48 : PMU : [CORE_RSPS_FWDM] : None : Core Cross Snoop Responses -- Core RspSFwdM
Umask-08 : 0x41 : PMU : [CORE_RSP_HITFSE] : None : Core Cross Snoop Responses -- Core RspHitFSE
Umask-09 : 0x84 : PMU : [EVICT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Evict RspIFwdFE
Umask-10 : 0x90 : PMU : [EVICT_RSPI_FWDM] : None : Core Cross Snoop Responses -- Evict RspIFwdM
Umask-11 : 0x82 : PMU : [EVICT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Evict RspSFwdFE
Umask-12 : 0x88 : PMU : [EVICT_RSPS_FWDM] : None : Core Cross Snoop Responses -- Evict RspSFwdM
Umask-13 : 0x81 : PMU : [EVICT_RSP_HITFSE] : None : Core Cross Snoop Responses -- Evict RspHitFSE
Umask-14 : 0x24 : PMU : [EXT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- External RspIFwdFE
Umask-15 : 0x30 : PMU : [EXT_RSPI_FWDM] : None : Core Cross Snoop Responses -- External RspIFwdM
Umask-16 : 0x22 : PMU : [EXT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- External RspSFwdFE
Umask-17 : 0x28 : PMU : [EXT_RSPS_FWDM] : None : Core Cross Snoop Responses -- External RspSFwdM
Umask-18 : 0x21 : PMU : [EXT_RSP_HITFSE] : None : Core Cross Snoop Responses -- External RspHitFSE
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157312
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_AG0_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.
Code     : 0x80
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157313
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_AG0_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress
Code     : 0x82
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157314
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_AG0_BL_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.
Code     : 0x88
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157315
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_AG0_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress
Code     : 0x8a
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157316
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_AG1_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.
Code     : 0x84
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157317
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_AG1_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress
Code     : 0x86
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157318
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_AG1_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress
Code     : 0x8e
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157319
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_AG1_BL_CREDITS_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.
Code     : 0x8c
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157320
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_BYPASS_CHA_IMC
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was able to bypass HA pipe on the way to iMC.  This is a latency optimization for situations when there is light loadings on the memory subsystem.  This can be filtered by when the bypass was taken and when it was not.
Code     : 0x57
Umask-00 : 0x02 : PMU : [INTERMEDIATE] : None : CHA to iMC Bypass -- Intermediate bypass Taken
Umask-01 : 0x04 : PMU : [NOT_TAKEN] : None : CHA to iMC Bypass -- Not Taken
Umask-02 : 0x01 : PMU : [TAKEN] : None : CHA to iMC Bypass -- Taken
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157321
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157322
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_CMS_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xc0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157323
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_CORE_PMA
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x17
Umask-00 : 0x01 : PMU : [C1_STATE] : None : Core PMA Events -- C1  State
Umask-01 : 0x02 : PMU : [C1_TRANSITION] : None : Core PMA Events -- C1 Transition
Umask-02 : 0x04 : PMU : [C6_STATE] : None : Core PMA Events -- C6 State
Umask-03 : 0x08 : PMU : [C6_TRANSITION] : None : Core PMA Events -- C6 Transition
Umask-04 : 0x10 : PMU : [GV] : None : Core PMA Events -- GV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157324
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_CORE_SNP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that trigger a configurable number of cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type and what CoreValid bits are set.  For example, if 2 CV bits are set on a data read, the cores must have the data in S state so it is not necessary to snoop them.  However, if only 1 CV bit is set the core my have modified the data.  If the transaction was an RFO, it would need to invalidate the lines.  This event can be filtered based on who triggered the initial snoop(s).
Code     : 0x33
Umask-00 : 0xe2 : PMU : [ANY_GTONE] : None : Core Cross Snoops Issued -- Any Cycle with Multiple Snoops
Umask-01 : 0xe1 : PMU : [ANY_ONE] : None : Core Cross Snoops Issued -- Any Single Snoop
Umask-02 : 0xe4 : PMU : [ANY_REMOTE] : None : Core Cross Snoops Issued -- Any Snoop to Remote Node
Umask-03 : 0x42 : PMU : [CORE_GTONE] : None : Core Cross Snoops Issued -- Multiple Core Requests
Umask-04 : 0x41 : PMU : [CORE_ONE] : None : Core Cross Snoops Issued -- Single Core Requests
Umask-05 : 0x44 : PMU : [CORE_REMOTE] : None : Core Cross Snoops Issued -- Core Request to Remote Node
Umask-06 : 0x82 : PMU : [EVICT_GTONE] : None : Core Cross Snoops Issued -- Multiple Eviction
Umask-07 : 0x81 : PMU : [EVICT_ONE] : None : Core Cross Snoops Issued -- Single Eviction
Umask-08 : 0x84 : PMU : [EVICT_REMOTE] : None : Core Cross Snoops Issued -- Eviction to Remote Node
Umask-09 : 0x22 : PMU : [EXT_GTONE] : None : Core Cross Snoops Issued -- Multiple External Snoops
Umask-10 : 0x21 : PMU : [EXT_ONE] : None : Core Cross Snoops Issued -- Single External Snoops
Umask-11 : 0x24 : PMU : [EXT_REMOTE] : None : Core Cross Snoops Issued -- External Snoop to Remote Node
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157325
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_COUNTER0_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Since occupancy counts can only be captured in the Cbos 0 counter, this event allows a user to capture occupancy related information by filtering the Cb0 occupancy count captured in Counter 0.  The filtering available is found in the control register - threshold, invert and edge detect.  E.g. setting threshold to 1 can effectively monitor how many cycles the monitored queue has an entry.
Code     : 0x1f
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157326
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_DIR_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that looked up the Home Agent directory.  Can be filtered by requests that had to snoop and those that did not have to.
Code     : 0x53
Umask-00 : 0x02 : PMU : [NO_SNP] : None : Directory Lookups -- Snoop Not Needed
Umask-01 : 0x01 : PMU : [SNP] : None : Directory Lookups -- Snoop Needed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157327
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_DIR_UPDATE
Equiv	 : None
Flags    : None
Desc     : Counts the number of directory updates that were required.  These result in writes to the memory controller.
Code     : 0x54
Umask-00 : 0x01 : PMU : [HA] : None : Directory Updates -- from HA pipe
Umask-01 : 0x02 : PMU : [TOR] : None : Directory Updates -- from TOR pipe
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157328
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_EGRESS_ORDERING
Equiv	 : None
Flags    : None
Desc     : Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements
Code     : 0xae
Umask-00 : 0x04 : PMU : [IV_SNOOPGO_DN] : None : Egress Blocking due to Ordering requirements -- Down
Umask-01 : 0x01 : PMU : [IV_SNOOPGO_UP] : None : Egress Blocking due to Ordering requirements -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157329
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_FAST_ASSERTED
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles either the local or incoming distress signals are asserted.  Incoming distress includes up, dn and across.
Code     : 0xa5
Umask-00 : 0x02 : PMU : [HORZ] : None : FaST wire asserted -- Horizontal
Umask-01 : 0x01 : PMU : [VERT] : None : FaST wire asserted -- Vertical
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157330
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_HITME_HIT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5f
Umask-00 : 0x01 : PMU : [EX_RDS] : None : Counts Number of Hits in HitMe Cache -- Exclusive hit and op is RdCode, RdData, RdDataMigratory, RdCur, RdInv*, Inv*
Umask-01 : 0x04 : PMU : [SHARED_OWNREQ] : None : Counts Number of Hits in HitMe Cache -- Shared hit and op is RdInvOwn, RdInv, Inv*
Umask-02 : 0x08 : PMU : [WBMTOE] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoE
Umask-03 : 0x10 : PMU : [WBMTOI_OR_S] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157331
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_HITME_LOOKUP
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5e
Umask-00 : 0x01 : PMU : [READ] : None : Counts Number of times HitMe Cache is accessed -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInvOwn, RdInv, Inv*
Umask-01 : 0x02 : PMU : [WRITE] : None : Counts Number of times HitMe Cache is accessed -- op is WbMtoE, WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157332
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_HITME_MISS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x60
Umask-00 : 0x40 : PMU : [NOTSHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- No SF/LLC HitS/F and op is RdInvOwn
Umask-01 : 0x80 : PMU : [READ_OR_INV] : None : Counts Number of Misses in HitMe Cache -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInv, Inv*
Umask-02 : 0x20 : PMU : [SHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- SF/LLC HitS/F and op is RdInvOwn
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157333
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_HITME_UPDATE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x61
Umask-00 : 0x10 : PMU : [DEALLOCATE] : None : Counts the number of Allocate/Update to HitMe Cache -- Deallocate HtiME Reads without RspFwdI*
Umask-01 : 0x01 : PMU : [DEALLOCATE_RSPFWDI_LOC] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a local request
Umask-02 : 0x08 : PMU : [RDINVOWN] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache on RdInvOwn even if not RspFwdI*
Umask-03 : 0x02 : PMU : [RSPFWDI_REM] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a remote request
Umask-04 : 0x04 : PMU : [SHARED] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache to SHARed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157334
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_HORZ_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa7
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AD Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AD Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AD Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AD Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157335
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_HORZ_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa9
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AK Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AK Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AK Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AK Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157336
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_HORZ_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xab
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal BL Ring in Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal BL Ring in Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal BL Ring in Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal BL Ring in Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157337
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_HORZ_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xad
Umask-00 : 0x01 : PMU : [LEFT] : None : Horizontal IV Ring in Use -- Left
Umask-01 : 0x04 : PMU : [RIGHT] : None : Horizontal IV Ring in Use -- Right
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157338
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_IMC_READS_COUNT
Equiv	 : None
Flags    : None
Desc     : Count of the number of reads issued to any of the memory controller channels.  This can be filtered by the priority of the reads.
Code     : 0x59
Umask-00 : 0x01 : PMU : [NORMAL] : None : HA to iMC Reads Issued -- Normal
Umask-01 : 0x02 : PMU : [PRIORITY] : None : HA to iMC Reads Issued -- ISOCH
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157339
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_IMC_WRITES_COUNT
Equiv	 : None
Flags    : None
Desc     : Counts the total number of writes issued from the HA into the memory controller.  This counts for all four channels.  It can be filtered by full/partial and ISOCH/non-ISOCH.
Code     : 0x5b
Umask-00 : 0x01 : PMU : [FULL] : None : Writes Issued to the iMC by the HA -- Full Line Non-ISOCH
Umask-01 : 0x10 : PMU : [FULL_MIG] : None : Writes Issued to the iMC by the HA -- Full Line MIG
Umask-02 : 0x04 : PMU : [FULL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Full Line
Umask-03 : 0x02 : PMU : [PARTIAL] : None : Writes Issued to the iMC by the HA -- Partial Non-ISOCH
Umask-04 : 0x20 : PMU : [PARTIAL_MIG] : None : Writes Issued to the iMC by the HA -- Partial MIG
Umask-05 : 0x08 : PMU : [PARTIAL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Partial
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157340
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_IODC_ALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x62
Umask-00 : 0x01 : PMU : [INVITOM] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations
Umask-01 : 0x02 : PMU : [IODCFULL] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations dropped due to IODC Full
Umask-02 : 0x04 : PMU : [OSBGATED] : None : Counts Number of times IODC entry allocation is attempted -- Number of IDOC allocation dropped due to OSB gate
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157341
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_IODC_DEALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x63
Umask-00 : 0x10 : PMU : [ALL] : None : Counts number of IODC deallocations -- IODC deallocated due to any reason
Umask-01 : 0x08 : PMU : [SNPOUT] : None : Counts number of IODC deallocations -- IODC deallocated due to conflicting transaction
Umask-02 : 0x01 : PMU : [WBMTOE] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoE
Umask-03 : 0x02 : PMU : [WBMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoI
Umask-04 : 0x04 : PMU : [WBPUSHMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbPushMtoI
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157342
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_LLC_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2.  This has numerous filters available.  Note the non-standard filtering equation.  This event will count requests that lookup the cache multiple times with multiple increments.  One must ALWAYS set umask bit 0 and select a state or states to match.  Otherwise, the event will count nothing.  CHAFilter0[24:21,17] bits correspond to [FMESI] state.
Code     : 0x34
Umask-00 : 0x11 : PMU : [ANY] : [default] : Cache and Snoop Filter Lookups -- Any Request
Umask-01 : 0x03 : PMU : [DATA_READ] : None : Cache and Snoop Filter Lookups -- Data Read Request
Umask-02 : 0x31 : PMU : [LOCAL] : None : Cache and Snoop Filter Lookups -- Local
Umask-03 : 0x91 : PMU : [REMOTE] : None : Cache and Snoop Filter Lookups -- Remote
Umask-04 : 0x09 : PMU : [REMOTE_SNOOP] : None : Cache and Snoop Filter Lookups -- External Snoop Request
Umask-05 : 0x05 : PMU : [WRITE] : None : Cache and Snoop Filter Lookups -- Write Requests
Umask-06 : 0x00 : PMU : [STATE_LLC_I] : None : LLC Invalid cacheline state
Umask-07 : 0x00 : PMU : [STATE_SF_S] : None : SF Shared cacheline state
Umask-08 : 0x00 : PMU : [STATE_SF_E] : None : SF Exclusive cacheline state
Umask-09 : 0x00 : PMU : [STATE_SF_H] : None : SF H cacheline state
Umask-10 : 0x00 : PMU : [STATE_LLC_S] : None : LLC Shared cacheline state
Umask-11 : 0x00 : PMU : [STATE_LLC_E] : None : LLC Exclusive cacheline state
Umask-12 : 0x00 : PMU : [STATE_LLC_M] : None : LLC Modified cacheline state
Umask-13 : 0x00 : PMU : [STATE_LLC_F] : None : LLC Forward cacheline state
Umask-14 : 0x00 : PMU : [STATE_CACHE_ANY] : [default] : Any cache line state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157343
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_LLC_VICTIMS
Equiv	 : None
Flags    : None
Desc     : Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.
Code     : 0x37
Umask-00 : 0x2f : PMU : [LOCAL_ALL] : None : Lines Victimized -- Local - All Lines
Umask-01 : 0x22 : PMU : [LOCAL_E] : None : Lines Victimized -- Local - Lines in E State
Umask-02 : 0x28 : PMU : [LOCAL_F] : None : Lines Victimized -- Local - Lines in F State
Umask-03 : 0x21 : PMU : [LOCAL_M] : None : Lines Victimized -- Local - Lines in M State
Umask-04 : 0x24 : PMU : [LOCAL_S] : None : Lines Victimized -- Local - Lines in S State
Umask-05 : 0x8f : PMU : [REMOTE_ALL] : None : Lines Victimized -- Remote - All Lines
Umask-06 : 0x82 : PMU : [REMOTE_E] : None : Lines Victimized -- Remote - Lines in E State
Umask-07 : 0x88 : PMU : [REMOTE_F] : None : Lines Victimized -- Remote - Lines in F State
Umask-08 : 0x81 : PMU : [REMOTE_M] : None : Lines Victimized -- Remote - Lines in M State
Umask-09 : 0x84 : PMU : [REMOTE_S] : None : Lines Victimized -- Remote - Lines in S State
Umask-10 : 0xa2 : PMU : [TOTAL_E] : None : Lines Victimized -- Lines in E State
Umask-11 : 0xa8 : PMU : [TOTAL_F] : None : Lines Victimized -- Lines in F State
Umask-12 : 0xa1 : PMU : [TOTAL_M] : None : Lines Victimized -- Lines in M State
Umask-13 : 0xa4 : PMU : [TOTAL_S] : None : Lines Victimized -- Lines in S State
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157344
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_MISC
Equiv	 : None
Flags    : None
Desc     : Miscellaneous events in the CHA.
Code     : 0x39
Umask-00 : 0x20 : PMU : [CV0_PREF_MISS] : None : Cbo Misc -- CV0 Prefetch Miss
Umask-01 : 0x10 : PMU : [CV0_PREF_VIC] : None : Cbo Misc -- CV0 Prefetch Victim
Umask-02 : 0x08 : PMU : [RFO_HIT_S] : None : Cbo Misc -- RFO HitS
Umask-03 : 0x01 : PMU : [RSPI_WAS_FSE] : None : Cbo Misc -- Silent Snoop Eviction
Umask-04 : 0x02 : PMU : [WC_ALIASING] : None : Cbo Misc -- Write Combining Aliasing
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157345
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_OSB
Equiv	 : None
Flags    : None
Desc     : Count of OSB snoop broadcasts. Counts by 1 per request causing OSB snoops to be broadcast. Does not count all the snoops generated by OSB.
Code     : 0x55
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157346
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_READ_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending reads from the CHA into the iMC.  In order to send reads into the memory controller, the HA must first acquire a credit for the iMCs AD Ingress queuee.
Code     : 0x58
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx READ Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx READ Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx READ Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx READ Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx READ Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx READ Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157347
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_REQUESTS
Equiv	 : None
Flags    : None
Desc     : Counts the total number of read requests made into the Home Agent. Reads include all read opcodes (including RFO).  Writes include all writes (streaming, evictions, HitM, etc).
Code     : 0x50
Umask-00 : 0x10 : PMU : [INVITOE_LOCAL] : None : Read and Write Requests -- InvalItoE Local
Umask-01 : 0x20 : PMU : [INVITOE_REMOTE] : None : Read and Write Requests -- InvalItoE Remote
Umask-02 : 0x03 : PMU : [READS] : [default] : Read and Write Requests -- Reads
Umask-03 : 0x01 : PMU : [READS_LOCAL] : None : Read and Write Requests -- Reads Local
Umask-04 : 0x02 : PMU : [READS_REMOTE] : None : Read and Write Requests -- Reads Remote
Umask-05 : 0x0c : PMU : [WRITES] : None : Read and Write Requests -- Writes
Umask-06 : 0x04 : PMU : [WRITES_LOCAL] : None : Read and Write Requests -- Writes Local
Umask-07 : 0x08 : PMU : [WRITES_REMOTE] : None : Read and Write Requests -- Writes Remote
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157348
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_RING_BOUNCES_HORZ
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.
Code     : 0xa1
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Horizontal Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Horizontal Ring. -- AK
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Horizontal Ring. -- BL
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Horizontal Ring. -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157349
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_RING_BOUNCES_VERT
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.
Code     : 0xa0
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Vertical Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Vertical Ring. -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Vertical Ring. -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Vertical Ring. -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157350
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_RING_SINK_STARVED_HORZ
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa3
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Horizontal Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Horizontal Ring -- AK
Umask-02 : 0x20 : PMU : [AK_AG1] : None : Sink Starvation on Horizontal Ring -- Acknowledgements to Agent 1
Umask-03 : 0x04 : PMU : [BL] : None : Sink Starvation on Horizontal Ring -- BL
Umask-04 : 0x08 : PMU : [IV] : None : Sink Starvation on Horizontal Ring -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157351
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_RING_SINK_STARVED_VERT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa2
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Vertical Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Vertical Ring -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Sink Starvation on Vertical Ring -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Sink Starvation on Vertical Ring -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157352
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_RING_SRC_THRTL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa4
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157353
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_RXC_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts number of allocations per cycle into the specified Ingress queue.
Code     : 0x13
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Allocations -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Allocations -- IRQ
Umask-02 : 0x02 : PMU : [IRQ_REJ] : None : Ingress (from CMS) Allocations -- IRQ Rejected
Umask-03 : 0x10 : PMU : [PRQ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-04 : 0x20 : PMU : [PRQ_REJ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-05 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Allocations -- RRQ
Umask-06 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Allocations -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157354
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_RXC_IPQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x22
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress Probe Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress Probe Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress Probe Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress Probe Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress Probe Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress Probe Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157355
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_RXC_IPQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x23
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress Probe Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress Probe Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress Probe Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress Probe Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress Probe Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress Probe Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress Probe Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress Probe Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157356
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_RXC_IRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x18
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157357
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_RXC_IRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x19
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157358
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_RXC_ISMQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x24
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157359
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_RXC_ISMQ0_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2c
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157360
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_RXC_ISMQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x25
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Rejects -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Rejects -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157361
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_RXC_ISMQ1_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2d
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Retries -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Retries -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157362
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_RXC_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Counts number of entries in the specified Ingress queue in each cycle.
Code     : 0x11
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Occupancy -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Occupancy -- IRQ
Umask-02 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Occupancy -- RRQ
Umask-03 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Occupancy -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157363
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_RXC_OTHER0_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2e
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Other Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Other Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Other Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Other Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Other Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Other Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Other Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Other Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157364
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_RXC_OTHER1_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2f
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Other Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Other Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Other Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Other Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Other Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Other Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Other Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Other Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157365
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_RXC_PRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x20
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157366
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_RXC_PRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x21
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- LLC OR SF Way
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157367
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_RXC_REQ_Q0_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2a
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Request Queue Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Request Queue Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Request Queue Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Request Queue Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Request Queue Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Request Queue Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Request Queue Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Request Queue Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157368
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_RXC_REQ_Q1_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2b
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Request Queue Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Request Queue Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Request Queue Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Request Queue Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Request Queue Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Request Queue Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Request Queue Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Request Queue Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157369
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_RXC_RRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x26
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : RRQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : RRQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : RRQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : RRQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : RRQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : RRQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : RRQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : RRQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157370
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_RXC_RRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x27
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : RRQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : RRQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : RRQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : RRQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : RRQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : RRQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : RRQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : RRQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157371
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_RXC_WBQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x28
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : WBQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : WBQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : WBQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : WBQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : WBQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : WBQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : WBQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : WBQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157372
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_RXC_WBQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x29
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : WBQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : WBQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : WBQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : WBQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : WBQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : WBQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : WBQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : WBQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157373
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_RXR_BUSY_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority
Code     : 0xb4
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-03 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157374
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_RXR_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the CMS Ingress
Code     : 0xb2
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Bypass -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Bypass -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Bypass -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Bypass -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Bypass -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Bypass -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157375
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_RXR_CRD_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.
Code     : 0xb3
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Injection Starvation -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Umask-05 : 0x80 : PMU : [IFV] : None : Transgress Injection Starvation -- IFV - Credit
Umask-06 : 0x08 : PMU : [IV_BNC] : None : Transgress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157376
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_RXR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh
Code     : 0xb1
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Allocations -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Allocations -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Allocations -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Allocations -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Allocations -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Allocations -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157377
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_RXR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh
Code     : 0xb0
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157378
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_SF_EVICTION
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x3d
Umask-00 : 0x02 : PMU : [E_STATE] : None : Snoop Filter Eviction -- E state
Umask-01 : 0x01 : PMU : [M_STATE] : None : Snoop Filter Eviction -- M state
Umask-02 : 0x04 : PMU : [S_STATE] : None : Snoop Filter Eviction -- S state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157379
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_SNOOPS_SENT
Equiv	 : None
Flags    : None
Desc     : Counts the number of snoops issued by the HA.
Code     : 0x51
Umask-00 : 0x01 : PMU : [ALL] : None : Snoops Sent -- All
Umask-01 : 0x10 : PMU : [BCST_LOCAL] : None : Snoops Sent -- Broadcast snoop for Local Requests
Umask-02 : 0x20 : PMU : [BCST_REMOTE] : None : Snoops Sent -- Broadcast snoops for Remote Requests
Umask-03 : 0x40 : PMU : [DIRECT_LOCAL] : None : Snoops Sent -- Directed snoops for Local Requests
Umask-04 : 0x80 : PMU : [DIRECT_REMOTE] : None : Snoops Sent -- Directed snoops for Remote Requests
Umask-05 : 0x04 : PMU : [LOCAL] : None : Snoops Sent -- Broadcast or directed Snoops sent for Local Requests
Umask-06 : 0x08 : PMU : [REMOTE] : None : Snoops Sent -- Broadcast or directed Snoops sent for Remote Requests
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157380
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_SNOOP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the total number of RspI snoop responses received.  Whenever a snoops are issued, one or more snoop responses will be returned depending on the topology of the system.  In systems larger than 2s, when multiple snoops are returned this will count all the snoops that are received.  For example, if 3 snoops were issued and returned RspI, RspS, and RspSFwd; then each of these sub-events would increment by 1.
Code     : 0x5c
Umask-00 : 0x40 : PMU : [RSPCNFLCTS] : None : Snoop Responses Received -- RSPCNFLCT*
Umask-01 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received -- RspFwd
Umask-02 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received -- RspI
Umask-03 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received -- RspIFwd
Umask-04 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received -- RspS
Umask-05 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received -- RspSFwd
Umask-06 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received -- Rsp*Fwd*WB
Umask-07 : 0x10 : PMU : [RSP_WBWB] : None : Snoop Responses Received -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157381
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_SNOOP_RESP_LOCAL
Equiv	 : None
Flags    : None
Desc     : Number of snoop responses received for a Local  request
Code     : 0x5d
Umask-00 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received Local -- RspFwd
Umask-01 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received Local -- RspI
Umask-02 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received Local -- RspIFwd
Umask-03 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received Local -- RspS
Umask-04 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received Local -- RspSFwd
Umask-05 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received Local -- Rsp*FWD*WB
Umask-06 : 0x10 : PMU : [RSP_WB] : None : Snoop Responses Received Local -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157382
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd0
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157383
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd2
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157384
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd4
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157385
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd6
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157386
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_TOR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.
Code     : 0x35
Umask-00 : 0x15 : PMU : [ALL_HIT] : None : TOR Inserts -- Hits from Local
Umask-01 : 0x35 : PMU : [ALL_IO_IA] : None : TOR Inserts -- All from Local iA and IO
Umask-02 : 0x25 : PMU : [ALL_MISS] : None : TOR Inserts -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Inserts -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Inserts -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Inserts -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Inserts -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Inserts -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Inserts -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Inserts -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Inserts -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Inserts -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Inserts -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Inserts -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Inserts -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 694157387
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_TOR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.
Code     : 0x36
Umask-00 : 0x37 : PMU : [ALL] : None : TOR Occupancy -- All from Local
Umask-01 : 0x17 : PMU : [ALL_HIT] : None : TOR Occupancy -- Hits from Local
Umask-02 : 0x27 : PMU : [ALL_MISS] : None : TOR Occupancy -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Occupancy -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Occupancy -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Occupancy -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Occupancy -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Occupancy -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Occupancy -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Occupancy -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Occupancy -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Occupancy -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Occupancy -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Occupancy -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Occupancy -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 694157388
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_TXR_HORZ_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9d
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal ADS Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal ADS Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal ADS Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal ADS Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal ADS Used -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157389
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_TXR_HORZ_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.
Code     : 0x9f
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Bypass Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Bypass Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Bypass Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Bypass Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Bypass Used -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Bypass Used -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157390
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x96
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157391
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x97
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157392
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_TXR_HORZ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x95
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Inserts -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Inserts -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Inserts -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Inserts -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Inserts -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Inserts -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157393
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_TXR_HORZ_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Horizontal Rinng
Code     : 0x99
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress NACKs -- AD - Bounce
Umask-01 : 0x20 : PMU : [AD_CRD] : None : CMS Horizontal Egress NACKs -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress NACKs -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress NACKs -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress NACKs -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress NACKs -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157394
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_TXR_HORZ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x94
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157395
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_TXR_HORZ_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.
Code     : 0x9b
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Injection Starvation -- AD - Bounce
Umask-01 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Injection Starvation -- AK - Bounce
Umask-02 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Injection Starvation -- BL - Bounce
Umask-03 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157396
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_TXR_VERT_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9c
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157397
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_TXR_VERT_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.
Code     : 0x9e
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical ADS Used -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157398
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x92
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Full -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157399
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x93
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157400
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_TXR_VERT_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x91
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Allocations -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Allocations -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Allocations -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Allocations -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Allocations -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Allocations -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Allocations -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157401
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_TXR_VERT_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Vertical Rinng
Code     : 0x98
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress NACKs -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress NACKs -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress NACKs -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress NACKs -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress NACKs -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress NACKs -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress NACKs -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157402
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_TXR_VERT_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x90
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Occupancy -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Occupancy -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Occupancy -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Occupancy -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Occupancy -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Occupancy -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Occupancy -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157403
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_TXR_VERT_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.
Code     : 0x9a
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress Injection Starvation -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157404
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_VERT_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa6
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AD Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AD Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AD Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AD Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157405
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_VERT_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa8
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AK Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AK Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AK Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AK Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157406
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_VERT_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xaa
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical BL Ring in Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical BL Ring in Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical BL Ring in Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical BL Ring in Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157407
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_VERT_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xac
Umask-00 : 0x04 : PMU : [DN] : None : Vertical IV Ring in Use -- Down
Umask-01 : 0x01 : PMU : [UP] : None : Vertical IV Ring in Use -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157408
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_WB_PUSH_MTOI
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was received WbPushMtoI
Code     : 0x56
Umask-00 : 0x01 : PMU : [LLC] : None : WbPushMtoI -- Pushed to LLC
Umask-01 : 0x02 : PMU : [MEM] : None : WbPushMtoI -- Pushed to Memory
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157409
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_WRITE_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending WRITEs from the CHA into the iMC.  In order to send WRITEs into the memory controller, the HA must first acquire a credit for the iMCs BL Ingress queuee.
Code     : 0x5a
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx WRITE Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx WRITE Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx WRITE Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx WRITE Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx WRITE Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx WRITE Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 694157410
PMU name : skx_unc_cha11 (Intel SkylakeX CHA11 uncore)
Name     : UNC_C_XSNP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the number of core cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type. This event can be filtered based on who triggered the initial snoop(s):  from Evictions, Core  or External (i.e. from a remote node) Requests.  And the event can be filtered based on the responses:  RspX_Fwd/HitY where Y is the state prior to the snoop response and X is the state following.
Code     : 0x32
Umask-00 : 0xe4 : PMU : [ANY_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Any RspIFwdFE
Umask-01 : 0xe2 : PMU : [ANY_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Any RspSFwdFE
Umask-02 : 0xe8 : PMU : [ANY_RSPS_FWDM] : None : Core Cross Snoop Responses -- Any RspSFwdM
Umask-03 : 0xe1 : PMU : [ANY_RSP_HITFSE] : None : Core Cross Snoop Responses -- Any RspHitFSE
Umask-04 : 0x44 : PMU : [CORE_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Core RspIFwdFE
Umask-05 : 0x50 : PMU : [CORE_RSPI_FWDM] : None : Core Cross Snoop Responses -- Core RspIFwdM
Umask-06 : 0x42 : PMU : [CORE_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Core RspSFwdFE
Umask-07 : 0x48 : PMU : [CORE_RSPS_FWDM] : None : Core Cross Snoop Responses -- Core RspSFwdM
Umask-08 : 0x41 : PMU : [CORE_RSP_HITFSE] : None : Core Cross Snoop Responses -- Core RspHitFSE
Umask-09 : 0x84 : PMU : [EVICT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Evict RspIFwdFE
Umask-10 : 0x90 : PMU : [EVICT_RSPI_FWDM] : None : Core Cross Snoop Responses -- Evict RspIFwdM
Umask-11 : 0x82 : PMU : [EVICT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Evict RspSFwdFE
Umask-12 : 0x88 : PMU : [EVICT_RSPS_FWDM] : None : Core Cross Snoop Responses -- Evict RspSFwdM
Umask-13 : 0x81 : PMU : [EVICT_RSP_HITFSE] : None : Core Cross Snoop Responses -- Evict RspHitFSE
Umask-14 : 0x24 : PMU : [EXT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- External RspIFwdFE
Umask-15 : 0x30 : PMU : [EXT_RSPI_FWDM] : None : Core Cross Snoop Responses -- External RspIFwdM
Umask-16 : 0x22 : PMU : [EXT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- External RspSFwdFE
Umask-17 : 0x28 : PMU : [EXT_RSPS_FWDM] : None : Core Cross Snoop Responses -- External RspSFwdM
Umask-18 : 0x21 : PMU : [EXT_RSP_HITFSE] : None : Core Cross Snoop Responses -- External RspHitFSE
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254464
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_AG0_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.
Code     : 0x80
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254465
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_AG0_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress
Code     : 0x82
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254466
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_AG0_BL_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.
Code     : 0x88
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254467
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_AG0_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress
Code     : 0x8a
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254468
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_AG1_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.
Code     : 0x84
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254469
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_AG1_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress
Code     : 0x86
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254470
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_AG1_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress
Code     : 0x8e
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254471
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_AG1_BL_CREDITS_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.
Code     : 0x8c
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254472
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_BYPASS_CHA_IMC
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was able to bypass HA pipe on the way to iMC.  This is a latency optimization for situations when there is light loadings on the memory subsystem.  This can be filtered by when the bypass was taken and when it was not.
Code     : 0x57
Umask-00 : 0x02 : PMU : [INTERMEDIATE] : None : CHA to iMC Bypass -- Intermediate bypass Taken
Umask-01 : 0x04 : PMU : [NOT_TAKEN] : None : CHA to iMC Bypass -- Not Taken
Umask-02 : 0x01 : PMU : [TAKEN] : None : CHA to iMC Bypass -- Taken
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254473
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254474
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_CMS_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xc0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254475
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_CORE_PMA
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x17
Umask-00 : 0x01 : PMU : [C1_STATE] : None : Core PMA Events -- C1  State
Umask-01 : 0x02 : PMU : [C1_TRANSITION] : None : Core PMA Events -- C1 Transition
Umask-02 : 0x04 : PMU : [C6_STATE] : None : Core PMA Events -- C6 State
Umask-03 : 0x08 : PMU : [C6_TRANSITION] : None : Core PMA Events -- C6 Transition
Umask-04 : 0x10 : PMU : [GV] : None : Core PMA Events -- GV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254476
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_CORE_SNP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that trigger a configurable number of cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type and what CoreValid bits are set.  For example, if 2 CV bits are set on a data read, the cores must have the data in S state so it is not necessary to snoop them.  However, if only 1 CV bit is set the core my have modified the data.  If the transaction was an RFO, it would need to invalidate the lines.  This event can be filtered based on who triggered the initial snoop(s).
Code     : 0x33
Umask-00 : 0xe2 : PMU : [ANY_GTONE] : None : Core Cross Snoops Issued -- Any Cycle with Multiple Snoops
Umask-01 : 0xe1 : PMU : [ANY_ONE] : None : Core Cross Snoops Issued -- Any Single Snoop
Umask-02 : 0xe4 : PMU : [ANY_REMOTE] : None : Core Cross Snoops Issued -- Any Snoop to Remote Node
Umask-03 : 0x42 : PMU : [CORE_GTONE] : None : Core Cross Snoops Issued -- Multiple Core Requests
Umask-04 : 0x41 : PMU : [CORE_ONE] : None : Core Cross Snoops Issued -- Single Core Requests
Umask-05 : 0x44 : PMU : [CORE_REMOTE] : None : Core Cross Snoops Issued -- Core Request to Remote Node
Umask-06 : 0x82 : PMU : [EVICT_GTONE] : None : Core Cross Snoops Issued -- Multiple Eviction
Umask-07 : 0x81 : PMU : [EVICT_ONE] : None : Core Cross Snoops Issued -- Single Eviction
Umask-08 : 0x84 : PMU : [EVICT_REMOTE] : None : Core Cross Snoops Issued -- Eviction to Remote Node
Umask-09 : 0x22 : PMU : [EXT_GTONE] : None : Core Cross Snoops Issued -- Multiple External Snoops
Umask-10 : 0x21 : PMU : [EXT_ONE] : None : Core Cross Snoops Issued -- Single External Snoops
Umask-11 : 0x24 : PMU : [EXT_REMOTE] : None : Core Cross Snoops Issued -- External Snoop to Remote Node
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254477
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_COUNTER0_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Since occupancy counts can only be captured in the Cbos 0 counter, this event allows a user to capture occupancy related information by filtering the Cb0 occupancy count captured in Counter 0.  The filtering available is found in the control register - threshold, invert and edge detect.  E.g. setting threshold to 1 can effectively monitor how many cycles the monitored queue has an entry.
Code     : 0x1f
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254478
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_DIR_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that looked up the Home Agent directory.  Can be filtered by requests that had to snoop and those that did not have to.
Code     : 0x53
Umask-00 : 0x02 : PMU : [NO_SNP] : None : Directory Lookups -- Snoop Not Needed
Umask-01 : 0x01 : PMU : [SNP] : None : Directory Lookups -- Snoop Needed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254479
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_DIR_UPDATE
Equiv	 : None
Flags    : None
Desc     : Counts the number of directory updates that were required.  These result in writes to the memory controller.
Code     : 0x54
Umask-00 : 0x01 : PMU : [HA] : None : Directory Updates -- from HA pipe
Umask-01 : 0x02 : PMU : [TOR] : None : Directory Updates -- from TOR pipe
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254480
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_EGRESS_ORDERING
Equiv	 : None
Flags    : None
Desc     : Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements
Code     : 0xae
Umask-00 : 0x04 : PMU : [IV_SNOOPGO_DN] : None : Egress Blocking due to Ordering requirements -- Down
Umask-01 : 0x01 : PMU : [IV_SNOOPGO_UP] : None : Egress Blocking due to Ordering requirements -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254481
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_FAST_ASSERTED
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles either the local or incoming distress signals are asserted.  Incoming distress includes up, dn and across.
Code     : 0xa5
Umask-00 : 0x02 : PMU : [HORZ] : None : FaST wire asserted -- Horizontal
Umask-01 : 0x01 : PMU : [VERT] : None : FaST wire asserted -- Vertical
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254482
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_HITME_HIT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5f
Umask-00 : 0x01 : PMU : [EX_RDS] : None : Counts Number of Hits in HitMe Cache -- Exclusive hit and op is RdCode, RdData, RdDataMigratory, RdCur, RdInv*, Inv*
Umask-01 : 0x04 : PMU : [SHARED_OWNREQ] : None : Counts Number of Hits in HitMe Cache -- Shared hit and op is RdInvOwn, RdInv, Inv*
Umask-02 : 0x08 : PMU : [WBMTOE] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoE
Umask-03 : 0x10 : PMU : [WBMTOI_OR_S] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254483
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_HITME_LOOKUP
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5e
Umask-00 : 0x01 : PMU : [READ] : None : Counts Number of times HitMe Cache is accessed -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInvOwn, RdInv, Inv*
Umask-01 : 0x02 : PMU : [WRITE] : None : Counts Number of times HitMe Cache is accessed -- op is WbMtoE, WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254484
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_HITME_MISS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x60
Umask-00 : 0x40 : PMU : [NOTSHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- No SF/LLC HitS/F and op is RdInvOwn
Umask-01 : 0x80 : PMU : [READ_OR_INV] : None : Counts Number of Misses in HitMe Cache -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInv, Inv*
Umask-02 : 0x20 : PMU : [SHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- SF/LLC HitS/F and op is RdInvOwn
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254485
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_HITME_UPDATE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x61
Umask-00 : 0x10 : PMU : [DEALLOCATE] : None : Counts the number of Allocate/Update to HitMe Cache -- Deallocate HtiME Reads without RspFwdI*
Umask-01 : 0x01 : PMU : [DEALLOCATE_RSPFWDI_LOC] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a local request
Umask-02 : 0x08 : PMU : [RDINVOWN] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache on RdInvOwn even if not RspFwdI*
Umask-03 : 0x02 : PMU : [RSPFWDI_REM] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a remote request
Umask-04 : 0x04 : PMU : [SHARED] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache to SHARed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254486
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_HORZ_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa7
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AD Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AD Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AD Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AD Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254487
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_HORZ_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa9
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AK Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AK Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AK Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AK Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254488
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_HORZ_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xab
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal BL Ring in Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal BL Ring in Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal BL Ring in Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal BL Ring in Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254489
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_HORZ_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xad
Umask-00 : 0x01 : PMU : [LEFT] : None : Horizontal IV Ring in Use -- Left
Umask-01 : 0x04 : PMU : [RIGHT] : None : Horizontal IV Ring in Use -- Right
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254490
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_IMC_READS_COUNT
Equiv	 : None
Flags    : None
Desc     : Count of the number of reads issued to any of the memory controller channels.  This can be filtered by the priority of the reads.
Code     : 0x59
Umask-00 : 0x01 : PMU : [NORMAL] : None : HA to iMC Reads Issued -- Normal
Umask-01 : 0x02 : PMU : [PRIORITY] : None : HA to iMC Reads Issued -- ISOCH
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254491
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_IMC_WRITES_COUNT
Equiv	 : None
Flags    : None
Desc     : Counts the total number of writes issued from the HA into the memory controller.  This counts for all four channels.  It can be filtered by full/partial and ISOCH/non-ISOCH.
Code     : 0x5b
Umask-00 : 0x01 : PMU : [FULL] : None : Writes Issued to the iMC by the HA -- Full Line Non-ISOCH
Umask-01 : 0x10 : PMU : [FULL_MIG] : None : Writes Issued to the iMC by the HA -- Full Line MIG
Umask-02 : 0x04 : PMU : [FULL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Full Line
Umask-03 : 0x02 : PMU : [PARTIAL] : None : Writes Issued to the iMC by the HA -- Partial Non-ISOCH
Umask-04 : 0x20 : PMU : [PARTIAL_MIG] : None : Writes Issued to the iMC by the HA -- Partial MIG
Umask-05 : 0x08 : PMU : [PARTIAL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Partial
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254492
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_IODC_ALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x62
Umask-00 : 0x01 : PMU : [INVITOM] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations
Umask-01 : 0x02 : PMU : [IODCFULL] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations dropped due to IODC Full
Umask-02 : 0x04 : PMU : [OSBGATED] : None : Counts Number of times IODC entry allocation is attempted -- Number of IDOC allocation dropped due to OSB gate
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254493
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_IODC_DEALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x63
Umask-00 : 0x10 : PMU : [ALL] : None : Counts number of IODC deallocations -- IODC deallocated due to any reason
Umask-01 : 0x08 : PMU : [SNPOUT] : None : Counts number of IODC deallocations -- IODC deallocated due to conflicting transaction
Umask-02 : 0x01 : PMU : [WBMTOE] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoE
Umask-03 : 0x02 : PMU : [WBMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoI
Umask-04 : 0x04 : PMU : [WBPUSHMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbPushMtoI
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254494
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_LLC_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2.  This has numerous filters available.  Note the non-standard filtering equation.  This event will count requests that lookup the cache multiple times with multiple increments.  One must ALWAYS set umask bit 0 and select a state or states to match.  Otherwise, the event will count nothing.  CHAFilter0[24:21,17] bits correspond to [FMESI] state.
Code     : 0x34
Umask-00 : 0x11 : PMU : [ANY] : [default] : Cache and Snoop Filter Lookups -- Any Request
Umask-01 : 0x03 : PMU : [DATA_READ] : None : Cache and Snoop Filter Lookups -- Data Read Request
Umask-02 : 0x31 : PMU : [LOCAL] : None : Cache and Snoop Filter Lookups -- Local
Umask-03 : 0x91 : PMU : [REMOTE] : None : Cache and Snoop Filter Lookups -- Remote
Umask-04 : 0x09 : PMU : [REMOTE_SNOOP] : None : Cache and Snoop Filter Lookups -- External Snoop Request
Umask-05 : 0x05 : PMU : [WRITE] : None : Cache and Snoop Filter Lookups -- Write Requests
Umask-06 : 0x00 : PMU : [STATE_LLC_I] : None : LLC Invalid cacheline state
Umask-07 : 0x00 : PMU : [STATE_SF_S] : None : SF Shared cacheline state
Umask-08 : 0x00 : PMU : [STATE_SF_E] : None : SF Exclusive cacheline state
Umask-09 : 0x00 : PMU : [STATE_SF_H] : None : SF H cacheline state
Umask-10 : 0x00 : PMU : [STATE_LLC_S] : None : LLC Shared cacheline state
Umask-11 : 0x00 : PMU : [STATE_LLC_E] : None : LLC Exclusive cacheline state
Umask-12 : 0x00 : PMU : [STATE_LLC_M] : None : LLC Modified cacheline state
Umask-13 : 0x00 : PMU : [STATE_LLC_F] : None : LLC Forward cacheline state
Umask-14 : 0x00 : PMU : [STATE_CACHE_ANY] : [default] : Any cache line state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254495
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_LLC_VICTIMS
Equiv	 : None
Flags    : None
Desc     : Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.
Code     : 0x37
Umask-00 : 0x2f : PMU : [LOCAL_ALL] : None : Lines Victimized -- Local - All Lines
Umask-01 : 0x22 : PMU : [LOCAL_E] : None : Lines Victimized -- Local - Lines in E State
Umask-02 : 0x28 : PMU : [LOCAL_F] : None : Lines Victimized -- Local - Lines in F State
Umask-03 : 0x21 : PMU : [LOCAL_M] : None : Lines Victimized -- Local - Lines in M State
Umask-04 : 0x24 : PMU : [LOCAL_S] : None : Lines Victimized -- Local - Lines in S State
Umask-05 : 0x8f : PMU : [REMOTE_ALL] : None : Lines Victimized -- Remote - All Lines
Umask-06 : 0x82 : PMU : [REMOTE_E] : None : Lines Victimized -- Remote - Lines in E State
Umask-07 : 0x88 : PMU : [REMOTE_F] : None : Lines Victimized -- Remote - Lines in F State
Umask-08 : 0x81 : PMU : [REMOTE_M] : None : Lines Victimized -- Remote - Lines in M State
Umask-09 : 0x84 : PMU : [REMOTE_S] : None : Lines Victimized -- Remote - Lines in S State
Umask-10 : 0xa2 : PMU : [TOTAL_E] : None : Lines Victimized -- Lines in E State
Umask-11 : 0xa8 : PMU : [TOTAL_F] : None : Lines Victimized -- Lines in F State
Umask-12 : 0xa1 : PMU : [TOTAL_M] : None : Lines Victimized -- Lines in M State
Umask-13 : 0xa4 : PMU : [TOTAL_S] : None : Lines Victimized -- Lines in S State
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254496
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_MISC
Equiv	 : None
Flags    : None
Desc     : Miscellaneous events in the CHA.
Code     : 0x39
Umask-00 : 0x20 : PMU : [CV0_PREF_MISS] : None : Cbo Misc -- CV0 Prefetch Miss
Umask-01 : 0x10 : PMU : [CV0_PREF_VIC] : None : Cbo Misc -- CV0 Prefetch Victim
Umask-02 : 0x08 : PMU : [RFO_HIT_S] : None : Cbo Misc -- RFO HitS
Umask-03 : 0x01 : PMU : [RSPI_WAS_FSE] : None : Cbo Misc -- Silent Snoop Eviction
Umask-04 : 0x02 : PMU : [WC_ALIASING] : None : Cbo Misc -- Write Combining Aliasing
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254497
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_OSB
Equiv	 : None
Flags    : None
Desc     : Count of OSB snoop broadcasts. Counts by 1 per request causing OSB snoops to be broadcast. Does not count all the snoops generated by OSB.
Code     : 0x55
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254498
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_READ_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending reads from the CHA into the iMC.  In order to send reads into the memory controller, the HA must first acquire a credit for the iMCs AD Ingress queuee.
Code     : 0x58
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx READ Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx READ Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx READ Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx READ Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx READ Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx READ Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254499
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_REQUESTS
Equiv	 : None
Flags    : None
Desc     : Counts the total number of read requests made into the Home Agent. Reads include all read opcodes (including RFO).  Writes include all writes (streaming, evictions, HitM, etc).
Code     : 0x50
Umask-00 : 0x10 : PMU : [INVITOE_LOCAL] : None : Read and Write Requests -- InvalItoE Local
Umask-01 : 0x20 : PMU : [INVITOE_REMOTE] : None : Read and Write Requests -- InvalItoE Remote
Umask-02 : 0x03 : PMU : [READS] : [default] : Read and Write Requests -- Reads
Umask-03 : 0x01 : PMU : [READS_LOCAL] : None : Read and Write Requests -- Reads Local
Umask-04 : 0x02 : PMU : [READS_REMOTE] : None : Read and Write Requests -- Reads Remote
Umask-05 : 0x0c : PMU : [WRITES] : None : Read and Write Requests -- Writes
Umask-06 : 0x04 : PMU : [WRITES_LOCAL] : None : Read and Write Requests -- Writes Local
Umask-07 : 0x08 : PMU : [WRITES_REMOTE] : None : Read and Write Requests -- Writes Remote
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254500
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_RING_BOUNCES_HORZ
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.
Code     : 0xa1
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Horizontal Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Horizontal Ring. -- AK
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Horizontal Ring. -- BL
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Horizontal Ring. -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254501
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_RING_BOUNCES_VERT
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.
Code     : 0xa0
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Vertical Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Vertical Ring. -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Vertical Ring. -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Vertical Ring. -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254502
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_RING_SINK_STARVED_HORZ
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa3
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Horizontal Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Horizontal Ring -- AK
Umask-02 : 0x20 : PMU : [AK_AG1] : None : Sink Starvation on Horizontal Ring -- Acknowledgements to Agent 1
Umask-03 : 0x04 : PMU : [BL] : None : Sink Starvation on Horizontal Ring -- BL
Umask-04 : 0x08 : PMU : [IV] : None : Sink Starvation on Horizontal Ring -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254503
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_RING_SINK_STARVED_VERT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa2
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Vertical Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Vertical Ring -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Sink Starvation on Vertical Ring -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Sink Starvation on Vertical Ring -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254504
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_RING_SRC_THRTL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa4
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254505
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_RXC_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts number of allocations per cycle into the specified Ingress queue.
Code     : 0x13
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Allocations -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Allocations -- IRQ
Umask-02 : 0x02 : PMU : [IRQ_REJ] : None : Ingress (from CMS) Allocations -- IRQ Rejected
Umask-03 : 0x10 : PMU : [PRQ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-04 : 0x20 : PMU : [PRQ_REJ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-05 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Allocations -- RRQ
Umask-06 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Allocations -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254506
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_RXC_IPQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x22
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress Probe Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress Probe Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress Probe Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress Probe Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress Probe Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress Probe Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254507
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_RXC_IPQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x23
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress Probe Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress Probe Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress Probe Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress Probe Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress Probe Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress Probe Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress Probe Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress Probe Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254508
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_RXC_IRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x18
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254509
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_RXC_IRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x19
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254510
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_RXC_ISMQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x24
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254511
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_RXC_ISMQ0_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2c
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254512
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_RXC_ISMQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x25
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Rejects -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Rejects -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254513
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_RXC_ISMQ1_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2d
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Retries -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Retries -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254514
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_RXC_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Counts number of entries in the specified Ingress queue in each cycle.
Code     : 0x11
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Occupancy -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Occupancy -- IRQ
Umask-02 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Occupancy -- RRQ
Umask-03 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Occupancy -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254515
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_RXC_OTHER0_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2e
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Other Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Other Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Other Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Other Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Other Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Other Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Other Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Other Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254516
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_RXC_OTHER1_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2f
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Other Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Other Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Other Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Other Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Other Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Other Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Other Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Other Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254517
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_RXC_PRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x20
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254518
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_RXC_PRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x21
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- LLC OR SF Way
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254519
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_RXC_REQ_Q0_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2a
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Request Queue Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Request Queue Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Request Queue Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Request Queue Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Request Queue Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Request Queue Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Request Queue Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Request Queue Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254520
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_RXC_REQ_Q1_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2b
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Request Queue Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Request Queue Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Request Queue Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Request Queue Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Request Queue Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Request Queue Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Request Queue Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Request Queue Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254521
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_RXC_RRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x26
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : RRQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : RRQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : RRQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : RRQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : RRQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : RRQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : RRQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : RRQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254522
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_RXC_RRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x27
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : RRQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : RRQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : RRQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : RRQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : RRQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : RRQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : RRQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : RRQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254523
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_RXC_WBQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x28
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : WBQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : WBQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : WBQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : WBQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : WBQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : WBQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : WBQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : WBQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254524
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_RXC_WBQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x29
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : WBQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : WBQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : WBQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : WBQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : WBQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : WBQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : WBQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : WBQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254525
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_RXR_BUSY_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority
Code     : 0xb4
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-03 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254526
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_RXR_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the CMS Ingress
Code     : 0xb2
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Bypass -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Bypass -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Bypass -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Bypass -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Bypass -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Bypass -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254527
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_RXR_CRD_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.
Code     : 0xb3
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Injection Starvation -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Umask-05 : 0x80 : PMU : [IFV] : None : Transgress Injection Starvation -- IFV - Credit
Umask-06 : 0x08 : PMU : [IV_BNC] : None : Transgress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254528
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_RXR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh
Code     : 0xb1
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Allocations -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Allocations -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Allocations -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Allocations -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Allocations -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Allocations -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254529
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_RXR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh
Code     : 0xb0
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254530
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_SF_EVICTION
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x3d
Umask-00 : 0x02 : PMU : [E_STATE] : None : Snoop Filter Eviction -- E state
Umask-01 : 0x01 : PMU : [M_STATE] : None : Snoop Filter Eviction -- M state
Umask-02 : 0x04 : PMU : [S_STATE] : None : Snoop Filter Eviction -- S state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254531
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_SNOOPS_SENT
Equiv	 : None
Flags    : None
Desc     : Counts the number of snoops issued by the HA.
Code     : 0x51
Umask-00 : 0x01 : PMU : [ALL] : None : Snoops Sent -- All
Umask-01 : 0x10 : PMU : [BCST_LOCAL] : None : Snoops Sent -- Broadcast snoop for Local Requests
Umask-02 : 0x20 : PMU : [BCST_REMOTE] : None : Snoops Sent -- Broadcast snoops for Remote Requests
Umask-03 : 0x40 : PMU : [DIRECT_LOCAL] : None : Snoops Sent -- Directed snoops for Local Requests
Umask-04 : 0x80 : PMU : [DIRECT_REMOTE] : None : Snoops Sent -- Directed snoops for Remote Requests
Umask-05 : 0x04 : PMU : [LOCAL] : None : Snoops Sent -- Broadcast or directed Snoops sent for Local Requests
Umask-06 : 0x08 : PMU : [REMOTE] : None : Snoops Sent -- Broadcast or directed Snoops sent for Remote Requests
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254532
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_SNOOP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the total number of RspI snoop responses received.  Whenever a snoops are issued, one or more snoop responses will be returned depending on the topology of the system.  In systems larger than 2s, when multiple snoops are returned this will count all the snoops that are received.  For example, if 3 snoops were issued and returned RspI, RspS, and RspSFwd; then each of these sub-events would increment by 1.
Code     : 0x5c
Umask-00 : 0x40 : PMU : [RSPCNFLCTS] : None : Snoop Responses Received -- RSPCNFLCT*
Umask-01 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received -- RspFwd
Umask-02 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received -- RspI
Umask-03 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received -- RspIFwd
Umask-04 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received -- RspS
Umask-05 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received -- RspSFwd
Umask-06 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received -- Rsp*Fwd*WB
Umask-07 : 0x10 : PMU : [RSP_WBWB] : None : Snoop Responses Received -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254533
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_SNOOP_RESP_LOCAL
Equiv	 : None
Flags    : None
Desc     : Number of snoop responses received for a Local  request
Code     : 0x5d
Umask-00 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received Local -- RspFwd
Umask-01 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received Local -- RspI
Umask-02 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received Local -- RspIFwd
Umask-03 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received Local -- RspS
Umask-04 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received Local -- RspSFwd
Umask-05 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received Local -- Rsp*FWD*WB
Umask-06 : 0x10 : PMU : [RSP_WB] : None : Snoop Responses Received Local -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254534
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd0
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254535
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd2
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254536
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd4
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254537
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd6
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254538
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_TOR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.
Code     : 0x35
Umask-00 : 0x15 : PMU : [ALL_HIT] : None : TOR Inserts -- Hits from Local
Umask-01 : 0x35 : PMU : [ALL_IO_IA] : None : TOR Inserts -- All from Local iA and IO
Umask-02 : 0x25 : PMU : [ALL_MISS] : None : TOR Inserts -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Inserts -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Inserts -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Inserts -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Inserts -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Inserts -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Inserts -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Inserts -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Inserts -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Inserts -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Inserts -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Inserts -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Inserts -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 696254539
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_TOR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.
Code     : 0x36
Umask-00 : 0x37 : PMU : [ALL] : None : TOR Occupancy -- All from Local
Umask-01 : 0x17 : PMU : [ALL_HIT] : None : TOR Occupancy -- Hits from Local
Umask-02 : 0x27 : PMU : [ALL_MISS] : None : TOR Occupancy -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Occupancy -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Occupancy -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Occupancy -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Occupancy -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Occupancy -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Occupancy -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Occupancy -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Occupancy -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Occupancy -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Occupancy -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Occupancy -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Occupancy -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 696254540
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_TXR_HORZ_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9d
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal ADS Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal ADS Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal ADS Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal ADS Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal ADS Used -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254541
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_TXR_HORZ_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.
Code     : 0x9f
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Bypass Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Bypass Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Bypass Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Bypass Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Bypass Used -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Bypass Used -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254542
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x96
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254543
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x97
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254544
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_TXR_HORZ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x95
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Inserts -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Inserts -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Inserts -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Inserts -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Inserts -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Inserts -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254545
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_TXR_HORZ_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Horizontal Rinng
Code     : 0x99
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress NACKs -- AD - Bounce
Umask-01 : 0x20 : PMU : [AD_CRD] : None : CMS Horizontal Egress NACKs -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress NACKs -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress NACKs -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress NACKs -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress NACKs -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254546
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_TXR_HORZ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x94
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254547
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_TXR_HORZ_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.
Code     : 0x9b
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Injection Starvation -- AD - Bounce
Umask-01 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Injection Starvation -- AK - Bounce
Umask-02 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Injection Starvation -- BL - Bounce
Umask-03 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254548
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_TXR_VERT_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9c
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254549
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_TXR_VERT_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.
Code     : 0x9e
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical ADS Used -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254550
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x92
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Full -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254551
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x93
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254552
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_TXR_VERT_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x91
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Allocations -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Allocations -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Allocations -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Allocations -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Allocations -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Allocations -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Allocations -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254553
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_TXR_VERT_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Vertical Rinng
Code     : 0x98
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress NACKs -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress NACKs -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress NACKs -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress NACKs -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress NACKs -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress NACKs -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress NACKs -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254554
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_TXR_VERT_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x90
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Occupancy -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Occupancy -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Occupancy -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Occupancy -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Occupancy -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Occupancy -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Occupancy -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254555
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_TXR_VERT_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.
Code     : 0x9a
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress Injection Starvation -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254556
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_VERT_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa6
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AD Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AD Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AD Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AD Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254557
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_VERT_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa8
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AK Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AK Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AK Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AK Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254558
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_VERT_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xaa
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical BL Ring in Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical BL Ring in Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical BL Ring in Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical BL Ring in Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254559
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_VERT_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xac
Umask-00 : 0x04 : PMU : [DN] : None : Vertical IV Ring in Use -- Down
Umask-01 : 0x01 : PMU : [UP] : None : Vertical IV Ring in Use -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254560
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_WB_PUSH_MTOI
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was received WbPushMtoI
Code     : 0x56
Umask-00 : 0x01 : PMU : [LLC] : None : WbPushMtoI -- Pushed to LLC
Umask-01 : 0x02 : PMU : [MEM] : None : WbPushMtoI -- Pushed to Memory
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254561
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_WRITE_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending WRITEs from the CHA into the iMC.  In order to send WRITEs into the memory controller, the HA must first acquire a credit for the iMCs BL Ingress queuee.
Code     : 0x5a
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx WRITE Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx WRITE Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx WRITE Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx WRITE Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx WRITE Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx WRITE Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 696254562
PMU name : skx_unc_cha12 (Intel SkylakeX CHA12 uncore)
Name     : UNC_C_XSNP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the number of core cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type. This event can be filtered based on who triggered the initial snoop(s):  from Evictions, Core  or External (i.e. from a remote node) Requests.  And the event can be filtered based on the responses:  RspX_Fwd/HitY where Y is the state prior to the snoop response and X is the state following.
Code     : 0x32
Umask-00 : 0xe4 : PMU : [ANY_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Any RspIFwdFE
Umask-01 : 0xe2 : PMU : [ANY_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Any RspSFwdFE
Umask-02 : 0xe8 : PMU : [ANY_RSPS_FWDM] : None : Core Cross Snoop Responses -- Any RspSFwdM
Umask-03 : 0xe1 : PMU : [ANY_RSP_HITFSE] : None : Core Cross Snoop Responses -- Any RspHitFSE
Umask-04 : 0x44 : PMU : [CORE_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Core RspIFwdFE
Umask-05 : 0x50 : PMU : [CORE_RSPI_FWDM] : None : Core Cross Snoop Responses -- Core RspIFwdM
Umask-06 : 0x42 : PMU : [CORE_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Core RspSFwdFE
Umask-07 : 0x48 : PMU : [CORE_RSPS_FWDM] : None : Core Cross Snoop Responses -- Core RspSFwdM
Umask-08 : 0x41 : PMU : [CORE_RSP_HITFSE] : None : Core Cross Snoop Responses -- Core RspHitFSE
Umask-09 : 0x84 : PMU : [EVICT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Evict RspIFwdFE
Umask-10 : 0x90 : PMU : [EVICT_RSPI_FWDM] : None : Core Cross Snoop Responses -- Evict RspIFwdM
Umask-11 : 0x82 : PMU : [EVICT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Evict RspSFwdFE
Umask-12 : 0x88 : PMU : [EVICT_RSPS_FWDM] : None : Core Cross Snoop Responses -- Evict RspSFwdM
Umask-13 : 0x81 : PMU : [EVICT_RSP_HITFSE] : None : Core Cross Snoop Responses -- Evict RspHitFSE
Umask-14 : 0x24 : PMU : [EXT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- External RspIFwdFE
Umask-15 : 0x30 : PMU : [EXT_RSPI_FWDM] : None : Core Cross Snoop Responses -- External RspIFwdM
Umask-16 : 0x22 : PMU : [EXT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- External RspSFwdFE
Umask-17 : 0x28 : PMU : [EXT_RSPS_FWDM] : None : Core Cross Snoop Responses -- External RspSFwdM
Umask-18 : 0x21 : PMU : [EXT_RSP_HITFSE] : None : Core Cross Snoop Responses -- External RspHitFSE
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351616
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_AG0_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.
Code     : 0x80
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351617
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_AG0_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress
Code     : 0x82
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351618
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_AG0_BL_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.
Code     : 0x88
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351619
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_AG0_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress
Code     : 0x8a
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351620
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_AG1_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.
Code     : 0x84
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351621
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_AG1_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress
Code     : 0x86
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351622
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_AG1_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress
Code     : 0x8e
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351623
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_AG1_BL_CREDITS_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.
Code     : 0x8c
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351624
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_BYPASS_CHA_IMC
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was able to bypass HA pipe on the way to iMC.  This is a latency optimization for situations when there is light loadings on the memory subsystem.  This can be filtered by when the bypass was taken and when it was not.
Code     : 0x57
Umask-00 : 0x02 : PMU : [INTERMEDIATE] : None : CHA to iMC Bypass -- Intermediate bypass Taken
Umask-01 : 0x04 : PMU : [NOT_TAKEN] : None : CHA to iMC Bypass -- Not Taken
Umask-02 : 0x01 : PMU : [TAKEN] : None : CHA to iMC Bypass -- Taken
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351625
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351626
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_CMS_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xc0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351627
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_CORE_PMA
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x17
Umask-00 : 0x01 : PMU : [C1_STATE] : None : Core PMA Events -- C1  State
Umask-01 : 0x02 : PMU : [C1_TRANSITION] : None : Core PMA Events -- C1 Transition
Umask-02 : 0x04 : PMU : [C6_STATE] : None : Core PMA Events -- C6 State
Umask-03 : 0x08 : PMU : [C6_TRANSITION] : None : Core PMA Events -- C6 Transition
Umask-04 : 0x10 : PMU : [GV] : None : Core PMA Events -- GV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351628
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_CORE_SNP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that trigger a configurable number of cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type and what CoreValid bits are set.  For example, if 2 CV bits are set on a data read, the cores must have the data in S state so it is not necessary to snoop them.  However, if only 1 CV bit is set the core my have modified the data.  If the transaction was an RFO, it would need to invalidate the lines.  This event can be filtered based on who triggered the initial snoop(s).
Code     : 0x33
Umask-00 : 0xe2 : PMU : [ANY_GTONE] : None : Core Cross Snoops Issued -- Any Cycle with Multiple Snoops
Umask-01 : 0xe1 : PMU : [ANY_ONE] : None : Core Cross Snoops Issued -- Any Single Snoop
Umask-02 : 0xe4 : PMU : [ANY_REMOTE] : None : Core Cross Snoops Issued -- Any Snoop to Remote Node
Umask-03 : 0x42 : PMU : [CORE_GTONE] : None : Core Cross Snoops Issued -- Multiple Core Requests
Umask-04 : 0x41 : PMU : [CORE_ONE] : None : Core Cross Snoops Issued -- Single Core Requests
Umask-05 : 0x44 : PMU : [CORE_REMOTE] : None : Core Cross Snoops Issued -- Core Request to Remote Node
Umask-06 : 0x82 : PMU : [EVICT_GTONE] : None : Core Cross Snoops Issued -- Multiple Eviction
Umask-07 : 0x81 : PMU : [EVICT_ONE] : None : Core Cross Snoops Issued -- Single Eviction
Umask-08 : 0x84 : PMU : [EVICT_REMOTE] : None : Core Cross Snoops Issued -- Eviction to Remote Node
Umask-09 : 0x22 : PMU : [EXT_GTONE] : None : Core Cross Snoops Issued -- Multiple External Snoops
Umask-10 : 0x21 : PMU : [EXT_ONE] : None : Core Cross Snoops Issued -- Single External Snoops
Umask-11 : 0x24 : PMU : [EXT_REMOTE] : None : Core Cross Snoops Issued -- External Snoop to Remote Node
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351629
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_COUNTER0_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Since occupancy counts can only be captured in the Cbos 0 counter, this event allows a user to capture occupancy related information by filtering the Cb0 occupancy count captured in Counter 0.  The filtering available is found in the control register - threshold, invert and edge detect.  E.g. setting threshold to 1 can effectively monitor how many cycles the monitored queue has an entry.
Code     : 0x1f
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351630
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_DIR_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that looked up the Home Agent directory.  Can be filtered by requests that had to snoop and those that did not have to.
Code     : 0x53
Umask-00 : 0x02 : PMU : [NO_SNP] : None : Directory Lookups -- Snoop Not Needed
Umask-01 : 0x01 : PMU : [SNP] : None : Directory Lookups -- Snoop Needed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351631
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_DIR_UPDATE
Equiv	 : None
Flags    : None
Desc     : Counts the number of directory updates that were required.  These result in writes to the memory controller.
Code     : 0x54
Umask-00 : 0x01 : PMU : [HA] : None : Directory Updates -- from HA pipe
Umask-01 : 0x02 : PMU : [TOR] : None : Directory Updates -- from TOR pipe
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351632
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_EGRESS_ORDERING
Equiv	 : None
Flags    : None
Desc     : Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements
Code     : 0xae
Umask-00 : 0x04 : PMU : [IV_SNOOPGO_DN] : None : Egress Blocking due to Ordering requirements -- Down
Umask-01 : 0x01 : PMU : [IV_SNOOPGO_UP] : None : Egress Blocking due to Ordering requirements -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351633
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_FAST_ASSERTED
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles either the local or incoming distress signals are asserted.  Incoming distress includes up, dn and across.
Code     : 0xa5
Umask-00 : 0x02 : PMU : [HORZ] : None : FaST wire asserted -- Horizontal
Umask-01 : 0x01 : PMU : [VERT] : None : FaST wire asserted -- Vertical
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351634
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_HITME_HIT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5f
Umask-00 : 0x01 : PMU : [EX_RDS] : None : Counts Number of Hits in HitMe Cache -- Exclusive hit and op is RdCode, RdData, RdDataMigratory, RdCur, RdInv*, Inv*
Umask-01 : 0x04 : PMU : [SHARED_OWNREQ] : None : Counts Number of Hits in HitMe Cache -- Shared hit and op is RdInvOwn, RdInv, Inv*
Umask-02 : 0x08 : PMU : [WBMTOE] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoE
Umask-03 : 0x10 : PMU : [WBMTOI_OR_S] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351635
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_HITME_LOOKUP
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5e
Umask-00 : 0x01 : PMU : [READ] : None : Counts Number of times HitMe Cache is accessed -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInvOwn, RdInv, Inv*
Umask-01 : 0x02 : PMU : [WRITE] : None : Counts Number of times HitMe Cache is accessed -- op is WbMtoE, WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351636
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_HITME_MISS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x60
Umask-00 : 0x40 : PMU : [NOTSHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- No SF/LLC HitS/F and op is RdInvOwn
Umask-01 : 0x80 : PMU : [READ_OR_INV] : None : Counts Number of Misses in HitMe Cache -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInv, Inv*
Umask-02 : 0x20 : PMU : [SHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- SF/LLC HitS/F and op is RdInvOwn
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351637
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_HITME_UPDATE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x61
Umask-00 : 0x10 : PMU : [DEALLOCATE] : None : Counts the number of Allocate/Update to HitMe Cache -- Deallocate HtiME Reads without RspFwdI*
Umask-01 : 0x01 : PMU : [DEALLOCATE_RSPFWDI_LOC] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a local request
Umask-02 : 0x08 : PMU : [RDINVOWN] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache on RdInvOwn even if not RspFwdI*
Umask-03 : 0x02 : PMU : [RSPFWDI_REM] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a remote request
Umask-04 : 0x04 : PMU : [SHARED] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache to SHARed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351638
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_HORZ_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa7
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AD Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AD Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AD Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AD Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351639
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_HORZ_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa9
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AK Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AK Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AK Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AK Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351640
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_HORZ_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xab
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal BL Ring in Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal BL Ring in Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal BL Ring in Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal BL Ring in Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351641
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_HORZ_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xad
Umask-00 : 0x01 : PMU : [LEFT] : None : Horizontal IV Ring in Use -- Left
Umask-01 : 0x04 : PMU : [RIGHT] : None : Horizontal IV Ring in Use -- Right
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351642
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_IMC_READS_COUNT
Equiv	 : None
Flags    : None
Desc     : Count of the number of reads issued to any of the memory controller channels.  This can be filtered by the priority of the reads.
Code     : 0x59
Umask-00 : 0x01 : PMU : [NORMAL] : None : HA to iMC Reads Issued -- Normal
Umask-01 : 0x02 : PMU : [PRIORITY] : None : HA to iMC Reads Issued -- ISOCH
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351643
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_IMC_WRITES_COUNT
Equiv	 : None
Flags    : None
Desc     : Counts the total number of writes issued from the HA into the memory controller.  This counts for all four channels.  It can be filtered by full/partial and ISOCH/non-ISOCH.
Code     : 0x5b
Umask-00 : 0x01 : PMU : [FULL] : None : Writes Issued to the iMC by the HA -- Full Line Non-ISOCH
Umask-01 : 0x10 : PMU : [FULL_MIG] : None : Writes Issued to the iMC by the HA -- Full Line MIG
Umask-02 : 0x04 : PMU : [FULL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Full Line
Umask-03 : 0x02 : PMU : [PARTIAL] : None : Writes Issued to the iMC by the HA -- Partial Non-ISOCH
Umask-04 : 0x20 : PMU : [PARTIAL_MIG] : None : Writes Issued to the iMC by the HA -- Partial MIG
Umask-05 : 0x08 : PMU : [PARTIAL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Partial
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351644
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_IODC_ALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x62
Umask-00 : 0x01 : PMU : [INVITOM] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations
Umask-01 : 0x02 : PMU : [IODCFULL] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations dropped due to IODC Full
Umask-02 : 0x04 : PMU : [OSBGATED] : None : Counts Number of times IODC entry allocation is attempted -- Number of IDOC allocation dropped due to OSB gate
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351645
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_IODC_DEALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x63
Umask-00 : 0x10 : PMU : [ALL] : None : Counts number of IODC deallocations -- IODC deallocated due to any reason
Umask-01 : 0x08 : PMU : [SNPOUT] : None : Counts number of IODC deallocations -- IODC deallocated due to conflicting transaction
Umask-02 : 0x01 : PMU : [WBMTOE] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoE
Umask-03 : 0x02 : PMU : [WBMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoI
Umask-04 : 0x04 : PMU : [WBPUSHMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbPushMtoI
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351646
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_LLC_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2.  This has numerous filters available.  Note the non-standard filtering equation.  This event will count requests that lookup the cache multiple times with multiple increments.  One must ALWAYS set umask bit 0 and select a state or states to match.  Otherwise, the event will count nothing.  CHAFilter0[24:21,17] bits correspond to [FMESI] state.
Code     : 0x34
Umask-00 : 0x11 : PMU : [ANY] : [default] : Cache and Snoop Filter Lookups -- Any Request
Umask-01 : 0x03 : PMU : [DATA_READ] : None : Cache and Snoop Filter Lookups -- Data Read Request
Umask-02 : 0x31 : PMU : [LOCAL] : None : Cache and Snoop Filter Lookups -- Local
Umask-03 : 0x91 : PMU : [REMOTE] : None : Cache and Snoop Filter Lookups -- Remote
Umask-04 : 0x09 : PMU : [REMOTE_SNOOP] : None : Cache and Snoop Filter Lookups -- External Snoop Request
Umask-05 : 0x05 : PMU : [WRITE] : None : Cache and Snoop Filter Lookups -- Write Requests
Umask-06 : 0x00 : PMU : [STATE_LLC_I] : None : LLC Invalid cacheline state
Umask-07 : 0x00 : PMU : [STATE_SF_S] : None : SF Shared cacheline state
Umask-08 : 0x00 : PMU : [STATE_SF_E] : None : SF Exclusive cacheline state
Umask-09 : 0x00 : PMU : [STATE_SF_H] : None : SF H cacheline state
Umask-10 : 0x00 : PMU : [STATE_LLC_S] : None : LLC Shared cacheline state
Umask-11 : 0x00 : PMU : [STATE_LLC_E] : None : LLC Exclusive cacheline state
Umask-12 : 0x00 : PMU : [STATE_LLC_M] : None : LLC Modified cacheline state
Umask-13 : 0x00 : PMU : [STATE_LLC_F] : None : LLC Forward cacheline state
Umask-14 : 0x00 : PMU : [STATE_CACHE_ANY] : [default] : Any cache line state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351647
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_LLC_VICTIMS
Equiv	 : None
Flags    : None
Desc     : Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.
Code     : 0x37
Umask-00 : 0x2f : PMU : [LOCAL_ALL] : None : Lines Victimized -- Local - All Lines
Umask-01 : 0x22 : PMU : [LOCAL_E] : None : Lines Victimized -- Local - Lines in E State
Umask-02 : 0x28 : PMU : [LOCAL_F] : None : Lines Victimized -- Local - Lines in F State
Umask-03 : 0x21 : PMU : [LOCAL_M] : None : Lines Victimized -- Local - Lines in M State
Umask-04 : 0x24 : PMU : [LOCAL_S] : None : Lines Victimized -- Local - Lines in S State
Umask-05 : 0x8f : PMU : [REMOTE_ALL] : None : Lines Victimized -- Remote - All Lines
Umask-06 : 0x82 : PMU : [REMOTE_E] : None : Lines Victimized -- Remote - Lines in E State
Umask-07 : 0x88 : PMU : [REMOTE_F] : None : Lines Victimized -- Remote - Lines in F State
Umask-08 : 0x81 : PMU : [REMOTE_M] : None : Lines Victimized -- Remote - Lines in M State
Umask-09 : 0x84 : PMU : [REMOTE_S] : None : Lines Victimized -- Remote - Lines in S State
Umask-10 : 0xa2 : PMU : [TOTAL_E] : None : Lines Victimized -- Lines in E State
Umask-11 : 0xa8 : PMU : [TOTAL_F] : None : Lines Victimized -- Lines in F State
Umask-12 : 0xa1 : PMU : [TOTAL_M] : None : Lines Victimized -- Lines in M State
Umask-13 : 0xa4 : PMU : [TOTAL_S] : None : Lines Victimized -- Lines in S State
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351648
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_MISC
Equiv	 : None
Flags    : None
Desc     : Miscellaneous events in the CHA.
Code     : 0x39
Umask-00 : 0x20 : PMU : [CV0_PREF_MISS] : None : Cbo Misc -- CV0 Prefetch Miss
Umask-01 : 0x10 : PMU : [CV0_PREF_VIC] : None : Cbo Misc -- CV0 Prefetch Victim
Umask-02 : 0x08 : PMU : [RFO_HIT_S] : None : Cbo Misc -- RFO HitS
Umask-03 : 0x01 : PMU : [RSPI_WAS_FSE] : None : Cbo Misc -- Silent Snoop Eviction
Umask-04 : 0x02 : PMU : [WC_ALIASING] : None : Cbo Misc -- Write Combining Aliasing
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351649
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_OSB
Equiv	 : None
Flags    : None
Desc     : Count of OSB snoop broadcasts. Counts by 1 per request causing OSB snoops to be broadcast. Does not count all the snoops generated by OSB.
Code     : 0x55
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351650
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_READ_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending reads from the CHA into the iMC.  In order to send reads into the memory controller, the HA must first acquire a credit for the iMCs AD Ingress queuee.
Code     : 0x58
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx READ Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx READ Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx READ Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx READ Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx READ Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx READ Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351651
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_REQUESTS
Equiv	 : None
Flags    : None
Desc     : Counts the total number of read requests made into the Home Agent. Reads include all read opcodes (including RFO).  Writes include all writes (streaming, evictions, HitM, etc).
Code     : 0x50
Umask-00 : 0x10 : PMU : [INVITOE_LOCAL] : None : Read and Write Requests -- InvalItoE Local
Umask-01 : 0x20 : PMU : [INVITOE_REMOTE] : None : Read and Write Requests -- InvalItoE Remote
Umask-02 : 0x03 : PMU : [READS] : [default] : Read and Write Requests -- Reads
Umask-03 : 0x01 : PMU : [READS_LOCAL] : None : Read and Write Requests -- Reads Local
Umask-04 : 0x02 : PMU : [READS_REMOTE] : None : Read and Write Requests -- Reads Remote
Umask-05 : 0x0c : PMU : [WRITES] : None : Read and Write Requests -- Writes
Umask-06 : 0x04 : PMU : [WRITES_LOCAL] : None : Read and Write Requests -- Writes Local
Umask-07 : 0x08 : PMU : [WRITES_REMOTE] : None : Read and Write Requests -- Writes Remote
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351652
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_RING_BOUNCES_HORZ
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.
Code     : 0xa1
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Horizontal Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Horizontal Ring. -- AK
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Horizontal Ring. -- BL
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Horizontal Ring. -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351653
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_RING_BOUNCES_VERT
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.
Code     : 0xa0
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Vertical Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Vertical Ring. -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Vertical Ring. -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Vertical Ring. -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351654
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_RING_SINK_STARVED_HORZ
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa3
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Horizontal Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Horizontal Ring -- AK
Umask-02 : 0x20 : PMU : [AK_AG1] : None : Sink Starvation on Horizontal Ring -- Acknowledgements to Agent 1
Umask-03 : 0x04 : PMU : [BL] : None : Sink Starvation on Horizontal Ring -- BL
Umask-04 : 0x08 : PMU : [IV] : None : Sink Starvation on Horizontal Ring -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351655
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_RING_SINK_STARVED_VERT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa2
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Vertical Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Vertical Ring -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Sink Starvation on Vertical Ring -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Sink Starvation on Vertical Ring -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351656
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_RING_SRC_THRTL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa4
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351657
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_RXC_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts number of allocations per cycle into the specified Ingress queue.
Code     : 0x13
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Allocations -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Allocations -- IRQ
Umask-02 : 0x02 : PMU : [IRQ_REJ] : None : Ingress (from CMS) Allocations -- IRQ Rejected
Umask-03 : 0x10 : PMU : [PRQ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-04 : 0x20 : PMU : [PRQ_REJ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-05 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Allocations -- RRQ
Umask-06 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Allocations -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351658
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_RXC_IPQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x22
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress Probe Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress Probe Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress Probe Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress Probe Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress Probe Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress Probe Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351659
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_RXC_IPQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x23
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress Probe Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress Probe Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress Probe Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress Probe Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress Probe Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress Probe Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress Probe Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress Probe Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351660
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_RXC_IRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x18
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351661
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_RXC_IRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x19
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351662
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_RXC_ISMQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x24
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351663
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_RXC_ISMQ0_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2c
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351664
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_RXC_ISMQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x25
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Rejects -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Rejects -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351665
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_RXC_ISMQ1_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2d
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Retries -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Retries -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351666
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_RXC_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Counts number of entries in the specified Ingress queue in each cycle.
Code     : 0x11
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Occupancy -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Occupancy -- IRQ
Umask-02 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Occupancy -- RRQ
Umask-03 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Occupancy -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351667
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_RXC_OTHER0_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2e
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Other Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Other Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Other Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Other Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Other Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Other Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Other Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Other Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351668
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_RXC_OTHER1_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2f
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Other Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Other Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Other Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Other Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Other Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Other Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Other Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Other Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351669
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_RXC_PRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x20
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351670
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_RXC_PRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x21
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- LLC OR SF Way
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351671
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_RXC_REQ_Q0_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2a
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Request Queue Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Request Queue Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Request Queue Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Request Queue Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Request Queue Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Request Queue Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Request Queue Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Request Queue Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351672
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_RXC_REQ_Q1_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2b
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Request Queue Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Request Queue Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Request Queue Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Request Queue Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Request Queue Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Request Queue Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Request Queue Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Request Queue Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351673
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_RXC_RRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x26
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : RRQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : RRQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : RRQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : RRQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : RRQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : RRQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : RRQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : RRQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351674
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_RXC_RRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x27
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : RRQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : RRQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : RRQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : RRQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : RRQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : RRQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : RRQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : RRQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351675
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_RXC_WBQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x28
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : WBQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : WBQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : WBQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : WBQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : WBQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : WBQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : WBQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : WBQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351676
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_RXC_WBQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x29
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : WBQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : WBQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : WBQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : WBQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : WBQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : WBQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : WBQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : WBQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351677
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_RXR_BUSY_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority
Code     : 0xb4
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-03 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351678
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_RXR_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the CMS Ingress
Code     : 0xb2
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Bypass -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Bypass -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Bypass -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Bypass -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Bypass -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Bypass -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351679
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_RXR_CRD_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.
Code     : 0xb3
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Injection Starvation -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Umask-05 : 0x80 : PMU : [IFV] : None : Transgress Injection Starvation -- IFV - Credit
Umask-06 : 0x08 : PMU : [IV_BNC] : None : Transgress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351680
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_RXR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh
Code     : 0xb1
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Allocations -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Allocations -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Allocations -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Allocations -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Allocations -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Allocations -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351681
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_RXR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh
Code     : 0xb0
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351682
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_SF_EVICTION
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x3d
Umask-00 : 0x02 : PMU : [E_STATE] : None : Snoop Filter Eviction -- E state
Umask-01 : 0x01 : PMU : [M_STATE] : None : Snoop Filter Eviction -- M state
Umask-02 : 0x04 : PMU : [S_STATE] : None : Snoop Filter Eviction -- S state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351683
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_SNOOPS_SENT
Equiv	 : None
Flags    : None
Desc     : Counts the number of snoops issued by the HA.
Code     : 0x51
Umask-00 : 0x01 : PMU : [ALL] : None : Snoops Sent -- All
Umask-01 : 0x10 : PMU : [BCST_LOCAL] : None : Snoops Sent -- Broadcast snoop for Local Requests
Umask-02 : 0x20 : PMU : [BCST_REMOTE] : None : Snoops Sent -- Broadcast snoops for Remote Requests
Umask-03 : 0x40 : PMU : [DIRECT_LOCAL] : None : Snoops Sent -- Directed snoops for Local Requests
Umask-04 : 0x80 : PMU : [DIRECT_REMOTE] : None : Snoops Sent -- Directed snoops for Remote Requests
Umask-05 : 0x04 : PMU : [LOCAL] : None : Snoops Sent -- Broadcast or directed Snoops sent for Local Requests
Umask-06 : 0x08 : PMU : [REMOTE] : None : Snoops Sent -- Broadcast or directed Snoops sent for Remote Requests
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351684
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_SNOOP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the total number of RspI snoop responses received.  Whenever a snoops are issued, one or more snoop responses will be returned depending on the topology of the system.  In systems larger than 2s, when multiple snoops are returned this will count all the snoops that are received.  For example, if 3 snoops were issued and returned RspI, RspS, and RspSFwd; then each of these sub-events would increment by 1.
Code     : 0x5c
Umask-00 : 0x40 : PMU : [RSPCNFLCTS] : None : Snoop Responses Received -- RSPCNFLCT*
Umask-01 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received -- RspFwd
Umask-02 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received -- RspI
Umask-03 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received -- RspIFwd
Umask-04 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received -- RspS
Umask-05 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received -- RspSFwd
Umask-06 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received -- Rsp*Fwd*WB
Umask-07 : 0x10 : PMU : [RSP_WBWB] : None : Snoop Responses Received -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351685
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_SNOOP_RESP_LOCAL
Equiv	 : None
Flags    : None
Desc     : Number of snoop responses received for a Local  request
Code     : 0x5d
Umask-00 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received Local -- RspFwd
Umask-01 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received Local -- RspI
Umask-02 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received Local -- RspIFwd
Umask-03 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received Local -- RspS
Umask-04 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received Local -- RspSFwd
Umask-05 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received Local -- Rsp*FWD*WB
Umask-06 : 0x10 : PMU : [RSP_WB] : None : Snoop Responses Received Local -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351686
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd0
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351687
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd2
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351688
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd4
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351689
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd6
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351690
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_TOR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.
Code     : 0x35
Umask-00 : 0x15 : PMU : [ALL_HIT] : None : TOR Inserts -- Hits from Local
Umask-01 : 0x35 : PMU : [ALL_IO_IA] : None : TOR Inserts -- All from Local iA and IO
Umask-02 : 0x25 : PMU : [ALL_MISS] : None : TOR Inserts -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Inserts -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Inserts -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Inserts -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Inserts -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Inserts -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Inserts -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Inserts -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Inserts -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Inserts -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Inserts -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Inserts -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Inserts -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 698351691
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_TOR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.
Code     : 0x36
Umask-00 : 0x37 : PMU : [ALL] : None : TOR Occupancy -- All from Local
Umask-01 : 0x17 : PMU : [ALL_HIT] : None : TOR Occupancy -- Hits from Local
Umask-02 : 0x27 : PMU : [ALL_MISS] : None : TOR Occupancy -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Occupancy -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Occupancy -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Occupancy -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Occupancy -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Occupancy -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Occupancy -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Occupancy -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Occupancy -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Occupancy -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Occupancy -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Occupancy -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Occupancy -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 698351692
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_TXR_HORZ_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9d
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal ADS Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal ADS Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal ADS Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal ADS Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal ADS Used -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351693
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_TXR_HORZ_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.
Code     : 0x9f
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Bypass Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Bypass Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Bypass Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Bypass Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Bypass Used -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Bypass Used -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351694
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x96
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351695
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x97
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351696
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_TXR_HORZ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x95
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Inserts -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Inserts -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Inserts -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Inserts -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Inserts -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Inserts -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351697
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_TXR_HORZ_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Horizontal Rinng
Code     : 0x99
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress NACKs -- AD - Bounce
Umask-01 : 0x20 : PMU : [AD_CRD] : None : CMS Horizontal Egress NACKs -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress NACKs -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress NACKs -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress NACKs -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress NACKs -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351698
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_TXR_HORZ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x94
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351699
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_TXR_HORZ_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.
Code     : 0x9b
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Injection Starvation -- AD - Bounce
Umask-01 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Injection Starvation -- AK - Bounce
Umask-02 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Injection Starvation -- BL - Bounce
Umask-03 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351700
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_TXR_VERT_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9c
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351701
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_TXR_VERT_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.
Code     : 0x9e
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical ADS Used -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351702
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x92
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Full -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351703
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x93
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351704
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_TXR_VERT_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x91
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Allocations -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Allocations -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Allocations -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Allocations -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Allocations -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Allocations -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Allocations -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351705
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_TXR_VERT_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Vertical Rinng
Code     : 0x98
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress NACKs -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress NACKs -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress NACKs -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress NACKs -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress NACKs -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress NACKs -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress NACKs -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351706
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_TXR_VERT_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x90
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Occupancy -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Occupancy -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Occupancy -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Occupancy -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Occupancy -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Occupancy -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Occupancy -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351707
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_TXR_VERT_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.
Code     : 0x9a
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress Injection Starvation -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351708
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_VERT_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa6
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AD Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AD Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AD Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AD Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351709
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_VERT_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa8
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AK Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AK Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AK Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AK Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351710
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_VERT_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xaa
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical BL Ring in Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical BL Ring in Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical BL Ring in Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical BL Ring in Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351711
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_VERT_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xac
Umask-00 : 0x04 : PMU : [DN] : None : Vertical IV Ring in Use -- Down
Umask-01 : 0x01 : PMU : [UP] : None : Vertical IV Ring in Use -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351712
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_WB_PUSH_MTOI
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was received WbPushMtoI
Code     : 0x56
Umask-00 : 0x01 : PMU : [LLC] : None : WbPushMtoI -- Pushed to LLC
Umask-01 : 0x02 : PMU : [MEM] : None : WbPushMtoI -- Pushed to Memory
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351713
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_WRITE_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending WRITEs from the CHA into the iMC.  In order to send WRITEs into the memory controller, the HA must first acquire a credit for the iMCs BL Ingress queuee.
Code     : 0x5a
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx WRITE Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx WRITE Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx WRITE Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx WRITE Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx WRITE Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx WRITE Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 698351714
PMU name : skx_unc_cha13 (Intel SkylakeX CHA13 uncore)
Name     : UNC_C_XSNP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the number of core cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type. This event can be filtered based on who triggered the initial snoop(s):  from Evictions, Core  or External (i.e. from a remote node) Requests.  And the event can be filtered based on the responses:  RspX_Fwd/HitY where Y is the state prior to the snoop response and X is the state following.
Code     : 0x32
Umask-00 : 0xe4 : PMU : [ANY_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Any RspIFwdFE
Umask-01 : 0xe2 : PMU : [ANY_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Any RspSFwdFE
Umask-02 : 0xe8 : PMU : [ANY_RSPS_FWDM] : None : Core Cross Snoop Responses -- Any RspSFwdM
Umask-03 : 0xe1 : PMU : [ANY_RSP_HITFSE] : None : Core Cross Snoop Responses -- Any RspHitFSE
Umask-04 : 0x44 : PMU : [CORE_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Core RspIFwdFE
Umask-05 : 0x50 : PMU : [CORE_RSPI_FWDM] : None : Core Cross Snoop Responses -- Core RspIFwdM
Umask-06 : 0x42 : PMU : [CORE_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Core RspSFwdFE
Umask-07 : 0x48 : PMU : [CORE_RSPS_FWDM] : None : Core Cross Snoop Responses -- Core RspSFwdM
Umask-08 : 0x41 : PMU : [CORE_RSP_HITFSE] : None : Core Cross Snoop Responses -- Core RspHitFSE
Umask-09 : 0x84 : PMU : [EVICT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Evict RspIFwdFE
Umask-10 : 0x90 : PMU : [EVICT_RSPI_FWDM] : None : Core Cross Snoop Responses -- Evict RspIFwdM
Umask-11 : 0x82 : PMU : [EVICT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Evict RspSFwdFE
Umask-12 : 0x88 : PMU : [EVICT_RSPS_FWDM] : None : Core Cross Snoop Responses -- Evict RspSFwdM
Umask-13 : 0x81 : PMU : [EVICT_RSP_HITFSE] : None : Core Cross Snoop Responses -- Evict RspHitFSE
Umask-14 : 0x24 : PMU : [EXT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- External RspIFwdFE
Umask-15 : 0x30 : PMU : [EXT_RSPI_FWDM] : None : Core Cross Snoop Responses -- External RspIFwdM
Umask-16 : 0x22 : PMU : [EXT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- External RspSFwdFE
Umask-17 : 0x28 : PMU : [EXT_RSPS_FWDM] : None : Core Cross Snoop Responses -- External RspSFwdM
Umask-18 : 0x21 : PMU : [EXT_RSP_HITFSE] : None : Core Cross Snoop Responses -- External RspHitFSE
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448768
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_AG0_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.
Code     : 0x80
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448769
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_AG0_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress
Code     : 0x82
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448770
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_AG0_BL_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.
Code     : 0x88
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448771
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_AG0_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress
Code     : 0x8a
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448772
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_AG1_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.
Code     : 0x84
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448773
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_AG1_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress
Code     : 0x86
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448774
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_AG1_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress
Code     : 0x8e
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448775
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_AG1_BL_CREDITS_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.
Code     : 0x8c
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448776
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_BYPASS_CHA_IMC
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was able to bypass HA pipe on the way to iMC.  This is a latency optimization for situations when there is light loadings on the memory subsystem.  This can be filtered by when the bypass was taken and when it was not.
Code     : 0x57
Umask-00 : 0x02 : PMU : [INTERMEDIATE] : None : CHA to iMC Bypass -- Intermediate bypass Taken
Umask-01 : 0x04 : PMU : [NOT_TAKEN] : None : CHA to iMC Bypass -- Not Taken
Umask-02 : 0x01 : PMU : [TAKEN] : None : CHA to iMC Bypass -- Taken
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448777
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448778
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_CMS_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xc0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448779
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_CORE_PMA
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x17
Umask-00 : 0x01 : PMU : [C1_STATE] : None : Core PMA Events -- C1  State
Umask-01 : 0x02 : PMU : [C1_TRANSITION] : None : Core PMA Events -- C1 Transition
Umask-02 : 0x04 : PMU : [C6_STATE] : None : Core PMA Events -- C6 State
Umask-03 : 0x08 : PMU : [C6_TRANSITION] : None : Core PMA Events -- C6 Transition
Umask-04 : 0x10 : PMU : [GV] : None : Core PMA Events -- GV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448780
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_CORE_SNP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that trigger a configurable number of cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type and what CoreValid bits are set.  For example, if 2 CV bits are set on a data read, the cores must have the data in S state so it is not necessary to snoop them.  However, if only 1 CV bit is set the core my have modified the data.  If the transaction was an RFO, it would need to invalidate the lines.  This event can be filtered based on who triggered the initial snoop(s).
Code     : 0x33
Umask-00 : 0xe2 : PMU : [ANY_GTONE] : None : Core Cross Snoops Issued -- Any Cycle with Multiple Snoops
Umask-01 : 0xe1 : PMU : [ANY_ONE] : None : Core Cross Snoops Issued -- Any Single Snoop
Umask-02 : 0xe4 : PMU : [ANY_REMOTE] : None : Core Cross Snoops Issued -- Any Snoop to Remote Node
Umask-03 : 0x42 : PMU : [CORE_GTONE] : None : Core Cross Snoops Issued -- Multiple Core Requests
Umask-04 : 0x41 : PMU : [CORE_ONE] : None : Core Cross Snoops Issued -- Single Core Requests
Umask-05 : 0x44 : PMU : [CORE_REMOTE] : None : Core Cross Snoops Issued -- Core Request to Remote Node
Umask-06 : 0x82 : PMU : [EVICT_GTONE] : None : Core Cross Snoops Issued -- Multiple Eviction
Umask-07 : 0x81 : PMU : [EVICT_ONE] : None : Core Cross Snoops Issued -- Single Eviction
Umask-08 : 0x84 : PMU : [EVICT_REMOTE] : None : Core Cross Snoops Issued -- Eviction to Remote Node
Umask-09 : 0x22 : PMU : [EXT_GTONE] : None : Core Cross Snoops Issued -- Multiple External Snoops
Umask-10 : 0x21 : PMU : [EXT_ONE] : None : Core Cross Snoops Issued -- Single External Snoops
Umask-11 : 0x24 : PMU : [EXT_REMOTE] : None : Core Cross Snoops Issued -- External Snoop to Remote Node
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448781
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_COUNTER0_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Since occupancy counts can only be captured in the Cbos 0 counter, this event allows a user to capture occupancy related information by filtering the Cb0 occupancy count captured in Counter 0.  The filtering available is found in the control register - threshold, invert and edge detect.  E.g. setting threshold to 1 can effectively monitor how many cycles the monitored queue has an entry.
Code     : 0x1f
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448782
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_DIR_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that looked up the Home Agent directory.  Can be filtered by requests that had to snoop and those that did not have to.
Code     : 0x53
Umask-00 : 0x02 : PMU : [NO_SNP] : None : Directory Lookups -- Snoop Not Needed
Umask-01 : 0x01 : PMU : [SNP] : None : Directory Lookups -- Snoop Needed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448783
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_DIR_UPDATE
Equiv	 : None
Flags    : None
Desc     : Counts the number of directory updates that were required.  These result in writes to the memory controller.
Code     : 0x54
Umask-00 : 0x01 : PMU : [HA] : None : Directory Updates -- from HA pipe
Umask-01 : 0x02 : PMU : [TOR] : None : Directory Updates -- from TOR pipe
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448784
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_EGRESS_ORDERING
Equiv	 : None
Flags    : None
Desc     : Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements
Code     : 0xae
Umask-00 : 0x04 : PMU : [IV_SNOOPGO_DN] : None : Egress Blocking due to Ordering requirements -- Down
Umask-01 : 0x01 : PMU : [IV_SNOOPGO_UP] : None : Egress Blocking due to Ordering requirements -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448785
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_FAST_ASSERTED
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles either the local or incoming distress signals are asserted.  Incoming distress includes up, dn and across.
Code     : 0xa5
Umask-00 : 0x02 : PMU : [HORZ] : None : FaST wire asserted -- Horizontal
Umask-01 : 0x01 : PMU : [VERT] : None : FaST wire asserted -- Vertical
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448786
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_HITME_HIT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5f
Umask-00 : 0x01 : PMU : [EX_RDS] : None : Counts Number of Hits in HitMe Cache -- Exclusive hit and op is RdCode, RdData, RdDataMigratory, RdCur, RdInv*, Inv*
Umask-01 : 0x04 : PMU : [SHARED_OWNREQ] : None : Counts Number of Hits in HitMe Cache -- Shared hit and op is RdInvOwn, RdInv, Inv*
Umask-02 : 0x08 : PMU : [WBMTOE] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoE
Umask-03 : 0x10 : PMU : [WBMTOI_OR_S] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448787
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_HITME_LOOKUP
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5e
Umask-00 : 0x01 : PMU : [READ] : None : Counts Number of times HitMe Cache is accessed -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInvOwn, RdInv, Inv*
Umask-01 : 0x02 : PMU : [WRITE] : None : Counts Number of times HitMe Cache is accessed -- op is WbMtoE, WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448788
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_HITME_MISS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x60
Umask-00 : 0x40 : PMU : [NOTSHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- No SF/LLC HitS/F and op is RdInvOwn
Umask-01 : 0x80 : PMU : [READ_OR_INV] : None : Counts Number of Misses in HitMe Cache -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInv, Inv*
Umask-02 : 0x20 : PMU : [SHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- SF/LLC HitS/F and op is RdInvOwn
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448789
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_HITME_UPDATE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x61
Umask-00 : 0x10 : PMU : [DEALLOCATE] : None : Counts the number of Allocate/Update to HitMe Cache -- Deallocate HtiME Reads without RspFwdI*
Umask-01 : 0x01 : PMU : [DEALLOCATE_RSPFWDI_LOC] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a local request
Umask-02 : 0x08 : PMU : [RDINVOWN] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache on RdInvOwn even if not RspFwdI*
Umask-03 : 0x02 : PMU : [RSPFWDI_REM] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a remote request
Umask-04 : 0x04 : PMU : [SHARED] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache to SHARed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448790
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_HORZ_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa7
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AD Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AD Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AD Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AD Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448791
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_HORZ_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa9
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AK Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AK Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AK Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AK Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448792
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_HORZ_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xab
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal BL Ring in Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal BL Ring in Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal BL Ring in Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal BL Ring in Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448793
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_HORZ_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xad
Umask-00 : 0x01 : PMU : [LEFT] : None : Horizontal IV Ring in Use -- Left
Umask-01 : 0x04 : PMU : [RIGHT] : None : Horizontal IV Ring in Use -- Right
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448794
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_IMC_READS_COUNT
Equiv	 : None
Flags    : None
Desc     : Count of the number of reads issued to any of the memory controller channels.  This can be filtered by the priority of the reads.
Code     : 0x59
Umask-00 : 0x01 : PMU : [NORMAL] : None : HA to iMC Reads Issued -- Normal
Umask-01 : 0x02 : PMU : [PRIORITY] : None : HA to iMC Reads Issued -- ISOCH
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448795
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_IMC_WRITES_COUNT
Equiv	 : None
Flags    : None
Desc     : Counts the total number of writes issued from the HA into the memory controller.  This counts for all four channels.  It can be filtered by full/partial and ISOCH/non-ISOCH.
Code     : 0x5b
Umask-00 : 0x01 : PMU : [FULL] : None : Writes Issued to the iMC by the HA -- Full Line Non-ISOCH
Umask-01 : 0x10 : PMU : [FULL_MIG] : None : Writes Issued to the iMC by the HA -- Full Line MIG
Umask-02 : 0x04 : PMU : [FULL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Full Line
Umask-03 : 0x02 : PMU : [PARTIAL] : None : Writes Issued to the iMC by the HA -- Partial Non-ISOCH
Umask-04 : 0x20 : PMU : [PARTIAL_MIG] : None : Writes Issued to the iMC by the HA -- Partial MIG
Umask-05 : 0x08 : PMU : [PARTIAL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Partial
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448796
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_IODC_ALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x62
Umask-00 : 0x01 : PMU : [INVITOM] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations
Umask-01 : 0x02 : PMU : [IODCFULL] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations dropped due to IODC Full
Umask-02 : 0x04 : PMU : [OSBGATED] : None : Counts Number of times IODC entry allocation is attempted -- Number of IDOC allocation dropped due to OSB gate
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448797
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_IODC_DEALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x63
Umask-00 : 0x10 : PMU : [ALL] : None : Counts number of IODC deallocations -- IODC deallocated due to any reason
Umask-01 : 0x08 : PMU : [SNPOUT] : None : Counts number of IODC deallocations -- IODC deallocated due to conflicting transaction
Umask-02 : 0x01 : PMU : [WBMTOE] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoE
Umask-03 : 0x02 : PMU : [WBMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoI
Umask-04 : 0x04 : PMU : [WBPUSHMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbPushMtoI
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448798
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_LLC_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2.  This has numerous filters available.  Note the non-standard filtering equation.  This event will count requests that lookup the cache multiple times with multiple increments.  One must ALWAYS set umask bit 0 and select a state or states to match.  Otherwise, the event will count nothing.  CHAFilter0[24:21,17] bits correspond to [FMESI] state.
Code     : 0x34
Umask-00 : 0x11 : PMU : [ANY] : [default] : Cache and Snoop Filter Lookups -- Any Request
Umask-01 : 0x03 : PMU : [DATA_READ] : None : Cache and Snoop Filter Lookups -- Data Read Request
Umask-02 : 0x31 : PMU : [LOCAL] : None : Cache and Snoop Filter Lookups -- Local
Umask-03 : 0x91 : PMU : [REMOTE] : None : Cache and Snoop Filter Lookups -- Remote
Umask-04 : 0x09 : PMU : [REMOTE_SNOOP] : None : Cache and Snoop Filter Lookups -- External Snoop Request
Umask-05 : 0x05 : PMU : [WRITE] : None : Cache and Snoop Filter Lookups -- Write Requests
Umask-06 : 0x00 : PMU : [STATE_LLC_I] : None : LLC Invalid cacheline state
Umask-07 : 0x00 : PMU : [STATE_SF_S] : None : SF Shared cacheline state
Umask-08 : 0x00 : PMU : [STATE_SF_E] : None : SF Exclusive cacheline state
Umask-09 : 0x00 : PMU : [STATE_SF_H] : None : SF H cacheline state
Umask-10 : 0x00 : PMU : [STATE_LLC_S] : None : LLC Shared cacheline state
Umask-11 : 0x00 : PMU : [STATE_LLC_E] : None : LLC Exclusive cacheline state
Umask-12 : 0x00 : PMU : [STATE_LLC_M] : None : LLC Modified cacheline state
Umask-13 : 0x00 : PMU : [STATE_LLC_F] : None : LLC Forward cacheline state
Umask-14 : 0x00 : PMU : [STATE_CACHE_ANY] : [default] : Any cache line state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448799
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_LLC_VICTIMS
Equiv	 : None
Flags    : None
Desc     : Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.
Code     : 0x37
Umask-00 : 0x2f : PMU : [LOCAL_ALL] : None : Lines Victimized -- Local - All Lines
Umask-01 : 0x22 : PMU : [LOCAL_E] : None : Lines Victimized -- Local - Lines in E State
Umask-02 : 0x28 : PMU : [LOCAL_F] : None : Lines Victimized -- Local - Lines in F State
Umask-03 : 0x21 : PMU : [LOCAL_M] : None : Lines Victimized -- Local - Lines in M State
Umask-04 : 0x24 : PMU : [LOCAL_S] : None : Lines Victimized -- Local - Lines in S State
Umask-05 : 0x8f : PMU : [REMOTE_ALL] : None : Lines Victimized -- Remote - All Lines
Umask-06 : 0x82 : PMU : [REMOTE_E] : None : Lines Victimized -- Remote - Lines in E State
Umask-07 : 0x88 : PMU : [REMOTE_F] : None : Lines Victimized -- Remote - Lines in F State
Umask-08 : 0x81 : PMU : [REMOTE_M] : None : Lines Victimized -- Remote - Lines in M State
Umask-09 : 0x84 : PMU : [REMOTE_S] : None : Lines Victimized -- Remote - Lines in S State
Umask-10 : 0xa2 : PMU : [TOTAL_E] : None : Lines Victimized -- Lines in E State
Umask-11 : 0xa8 : PMU : [TOTAL_F] : None : Lines Victimized -- Lines in F State
Umask-12 : 0xa1 : PMU : [TOTAL_M] : None : Lines Victimized -- Lines in M State
Umask-13 : 0xa4 : PMU : [TOTAL_S] : None : Lines Victimized -- Lines in S State
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448800
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_MISC
Equiv	 : None
Flags    : None
Desc     : Miscellaneous events in the CHA.
Code     : 0x39
Umask-00 : 0x20 : PMU : [CV0_PREF_MISS] : None : Cbo Misc -- CV0 Prefetch Miss
Umask-01 : 0x10 : PMU : [CV0_PREF_VIC] : None : Cbo Misc -- CV0 Prefetch Victim
Umask-02 : 0x08 : PMU : [RFO_HIT_S] : None : Cbo Misc -- RFO HitS
Umask-03 : 0x01 : PMU : [RSPI_WAS_FSE] : None : Cbo Misc -- Silent Snoop Eviction
Umask-04 : 0x02 : PMU : [WC_ALIASING] : None : Cbo Misc -- Write Combining Aliasing
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448801
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_OSB
Equiv	 : None
Flags    : None
Desc     : Count of OSB snoop broadcasts. Counts by 1 per request causing OSB snoops to be broadcast. Does not count all the snoops generated by OSB.
Code     : 0x55
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448802
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_READ_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending reads from the CHA into the iMC.  In order to send reads into the memory controller, the HA must first acquire a credit for the iMCs AD Ingress queuee.
Code     : 0x58
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx READ Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx READ Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx READ Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx READ Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx READ Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx READ Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448803
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_REQUESTS
Equiv	 : None
Flags    : None
Desc     : Counts the total number of read requests made into the Home Agent. Reads include all read opcodes (including RFO).  Writes include all writes (streaming, evictions, HitM, etc).
Code     : 0x50
Umask-00 : 0x10 : PMU : [INVITOE_LOCAL] : None : Read and Write Requests -- InvalItoE Local
Umask-01 : 0x20 : PMU : [INVITOE_REMOTE] : None : Read and Write Requests -- InvalItoE Remote
Umask-02 : 0x03 : PMU : [READS] : [default] : Read and Write Requests -- Reads
Umask-03 : 0x01 : PMU : [READS_LOCAL] : None : Read and Write Requests -- Reads Local
Umask-04 : 0x02 : PMU : [READS_REMOTE] : None : Read and Write Requests -- Reads Remote
Umask-05 : 0x0c : PMU : [WRITES] : None : Read and Write Requests -- Writes
Umask-06 : 0x04 : PMU : [WRITES_LOCAL] : None : Read and Write Requests -- Writes Local
Umask-07 : 0x08 : PMU : [WRITES_REMOTE] : None : Read and Write Requests -- Writes Remote
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448804
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_RING_BOUNCES_HORZ
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.
Code     : 0xa1
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Horizontal Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Horizontal Ring. -- AK
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Horizontal Ring. -- BL
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Horizontal Ring. -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448805
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_RING_BOUNCES_VERT
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.
Code     : 0xa0
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Vertical Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Vertical Ring. -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Vertical Ring. -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Vertical Ring. -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448806
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_RING_SINK_STARVED_HORZ
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa3
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Horizontal Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Horizontal Ring -- AK
Umask-02 : 0x20 : PMU : [AK_AG1] : None : Sink Starvation on Horizontal Ring -- Acknowledgements to Agent 1
Umask-03 : 0x04 : PMU : [BL] : None : Sink Starvation on Horizontal Ring -- BL
Umask-04 : 0x08 : PMU : [IV] : None : Sink Starvation on Horizontal Ring -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448807
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_RING_SINK_STARVED_VERT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa2
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Vertical Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Vertical Ring -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Sink Starvation on Vertical Ring -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Sink Starvation on Vertical Ring -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448808
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_RING_SRC_THRTL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa4
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448809
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_RXC_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts number of allocations per cycle into the specified Ingress queue.
Code     : 0x13
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Allocations -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Allocations -- IRQ
Umask-02 : 0x02 : PMU : [IRQ_REJ] : None : Ingress (from CMS) Allocations -- IRQ Rejected
Umask-03 : 0x10 : PMU : [PRQ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-04 : 0x20 : PMU : [PRQ_REJ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-05 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Allocations -- RRQ
Umask-06 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Allocations -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448810
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_RXC_IPQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x22
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress Probe Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress Probe Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress Probe Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress Probe Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress Probe Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress Probe Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448811
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_RXC_IPQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x23
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress Probe Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress Probe Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress Probe Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress Probe Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress Probe Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress Probe Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress Probe Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress Probe Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448812
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_RXC_IRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x18
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448813
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_RXC_IRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x19
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448814
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_RXC_ISMQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x24
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448815
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_RXC_ISMQ0_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2c
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448816
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_RXC_ISMQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x25
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Rejects -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Rejects -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448817
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_RXC_ISMQ1_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2d
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Retries -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Retries -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448818
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_RXC_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Counts number of entries in the specified Ingress queue in each cycle.
Code     : 0x11
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Occupancy -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Occupancy -- IRQ
Umask-02 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Occupancy -- RRQ
Umask-03 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Occupancy -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448819
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_RXC_OTHER0_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2e
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Other Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Other Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Other Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Other Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Other Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Other Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Other Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Other Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448820
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_RXC_OTHER1_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2f
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Other Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Other Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Other Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Other Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Other Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Other Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Other Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Other Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448821
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_RXC_PRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x20
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448822
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_RXC_PRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x21
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- LLC OR SF Way
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448823
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_RXC_REQ_Q0_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2a
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Request Queue Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Request Queue Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Request Queue Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Request Queue Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Request Queue Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Request Queue Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Request Queue Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Request Queue Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448824
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_RXC_REQ_Q1_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2b
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Request Queue Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Request Queue Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Request Queue Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Request Queue Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Request Queue Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Request Queue Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Request Queue Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Request Queue Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448825
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_RXC_RRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x26
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : RRQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : RRQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : RRQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : RRQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : RRQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : RRQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : RRQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : RRQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448826
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_RXC_RRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x27
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : RRQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : RRQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : RRQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : RRQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : RRQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : RRQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : RRQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : RRQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448827
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_RXC_WBQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x28
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : WBQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : WBQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : WBQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : WBQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : WBQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : WBQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : WBQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : WBQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448828
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_RXC_WBQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x29
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : WBQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : WBQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : WBQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : WBQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : WBQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : WBQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : WBQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : WBQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448829
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_RXR_BUSY_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority
Code     : 0xb4
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-03 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448830
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_RXR_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the CMS Ingress
Code     : 0xb2
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Bypass -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Bypass -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Bypass -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Bypass -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Bypass -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Bypass -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448831
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_RXR_CRD_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.
Code     : 0xb3
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Injection Starvation -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Umask-05 : 0x80 : PMU : [IFV] : None : Transgress Injection Starvation -- IFV - Credit
Umask-06 : 0x08 : PMU : [IV_BNC] : None : Transgress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448832
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_RXR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh
Code     : 0xb1
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Allocations -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Allocations -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Allocations -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Allocations -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Allocations -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Allocations -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448833
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_RXR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh
Code     : 0xb0
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448834
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_SF_EVICTION
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x3d
Umask-00 : 0x02 : PMU : [E_STATE] : None : Snoop Filter Eviction -- E state
Umask-01 : 0x01 : PMU : [M_STATE] : None : Snoop Filter Eviction -- M state
Umask-02 : 0x04 : PMU : [S_STATE] : None : Snoop Filter Eviction -- S state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448835
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_SNOOPS_SENT
Equiv	 : None
Flags    : None
Desc     : Counts the number of snoops issued by the HA.
Code     : 0x51
Umask-00 : 0x01 : PMU : [ALL] : None : Snoops Sent -- All
Umask-01 : 0x10 : PMU : [BCST_LOCAL] : None : Snoops Sent -- Broadcast snoop for Local Requests
Umask-02 : 0x20 : PMU : [BCST_REMOTE] : None : Snoops Sent -- Broadcast snoops for Remote Requests
Umask-03 : 0x40 : PMU : [DIRECT_LOCAL] : None : Snoops Sent -- Directed snoops for Local Requests
Umask-04 : 0x80 : PMU : [DIRECT_REMOTE] : None : Snoops Sent -- Directed snoops for Remote Requests
Umask-05 : 0x04 : PMU : [LOCAL] : None : Snoops Sent -- Broadcast or directed Snoops sent for Local Requests
Umask-06 : 0x08 : PMU : [REMOTE] : None : Snoops Sent -- Broadcast or directed Snoops sent for Remote Requests
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448836
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_SNOOP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the total number of RspI snoop responses received.  Whenever a snoops are issued, one or more snoop responses will be returned depending on the topology of the system.  In systems larger than 2s, when multiple snoops are returned this will count all the snoops that are received.  For example, if 3 snoops were issued and returned RspI, RspS, and RspSFwd; then each of these sub-events would increment by 1.
Code     : 0x5c
Umask-00 : 0x40 : PMU : [RSPCNFLCTS] : None : Snoop Responses Received -- RSPCNFLCT*
Umask-01 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received -- RspFwd
Umask-02 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received -- RspI
Umask-03 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received -- RspIFwd
Umask-04 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received -- RspS
Umask-05 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received -- RspSFwd
Umask-06 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received -- Rsp*Fwd*WB
Umask-07 : 0x10 : PMU : [RSP_WBWB] : None : Snoop Responses Received -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448837
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_SNOOP_RESP_LOCAL
Equiv	 : None
Flags    : None
Desc     : Number of snoop responses received for a Local  request
Code     : 0x5d
Umask-00 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received Local -- RspFwd
Umask-01 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received Local -- RspI
Umask-02 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received Local -- RspIFwd
Umask-03 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received Local -- RspS
Umask-04 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received Local -- RspSFwd
Umask-05 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received Local -- Rsp*FWD*WB
Umask-06 : 0x10 : PMU : [RSP_WB] : None : Snoop Responses Received Local -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448838
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd0
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448839
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd2
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448840
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd4
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448841
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd6
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448842
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_TOR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.
Code     : 0x35
Umask-00 : 0x15 : PMU : [ALL_HIT] : None : TOR Inserts -- Hits from Local
Umask-01 : 0x35 : PMU : [ALL_IO_IA] : None : TOR Inserts -- All from Local iA and IO
Umask-02 : 0x25 : PMU : [ALL_MISS] : None : TOR Inserts -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Inserts -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Inserts -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Inserts -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Inserts -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Inserts -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Inserts -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Inserts -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Inserts -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Inserts -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Inserts -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Inserts -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Inserts -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 700448843
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_TOR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.
Code     : 0x36
Umask-00 : 0x37 : PMU : [ALL] : None : TOR Occupancy -- All from Local
Umask-01 : 0x17 : PMU : [ALL_HIT] : None : TOR Occupancy -- Hits from Local
Umask-02 : 0x27 : PMU : [ALL_MISS] : None : TOR Occupancy -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Occupancy -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Occupancy -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Occupancy -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Occupancy -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Occupancy -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Occupancy -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Occupancy -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Occupancy -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Occupancy -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Occupancy -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Occupancy -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Occupancy -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 700448844
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_TXR_HORZ_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9d
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal ADS Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal ADS Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal ADS Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal ADS Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal ADS Used -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448845
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_TXR_HORZ_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.
Code     : 0x9f
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Bypass Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Bypass Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Bypass Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Bypass Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Bypass Used -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Bypass Used -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448846
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x96
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448847
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x97
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448848
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_TXR_HORZ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x95
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Inserts -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Inserts -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Inserts -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Inserts -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Inserts -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Inserts -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448849
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_TXR_HORZ_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Horizontal Rinng
Code     : 0x99
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress NACKs -- AD - Bounce
Umask-01 : 0x20 : PMU : [AD_CRD] : None : CMS Horizontal Egress NACKs -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress NACKs -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress NACKs -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress NACKs -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress NACKs -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448850
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_TXR_HORZ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x94
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448851
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_TXR_HORZ_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.
Code     : 0x9b
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Injection Starvation -- AD - Bounce
Umask-01 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Injection Starvation -- AK - Bounce
Umask-02 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Injection Starvation -- BL - Bounce
Umask-03 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448852
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_TXR_VERT_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9c
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448853
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_TXR_VERT_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.
Code     : 0x9e
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical ADS Used -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448854
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x92
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Full -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448855
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x93
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448856
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_TXR_VERT_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x91
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Allocations -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Allocations -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Allocations -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Allocations -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Allocations -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Allocations -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Allocations -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448857
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_TXR_VERT_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Vertical Rinng
Code     : 0x98
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress NACKs -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress NACKs -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress NACKs -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress NACKs -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress NACKs -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress NACKs -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress NACKs -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448858
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_TXR_VERT_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x90
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Occupancy -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Occupancy -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Occupancy -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Occupancy -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Occupancy -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Occupancy -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Occupancy -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448859
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_TXR_VERT_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.
Code     : 0x9a
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress Injection Starvation -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448860
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_VERT_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa6
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AD Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AD Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AD Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AD Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448861
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_VERT_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa8
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AK Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AK Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AK Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AK Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448862
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_VERT_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xaa
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical BL Ring in Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical BL Ring in Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical BL Ring in Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical BL Ring in Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448863
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_VERT_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xac
Umask-00 : 0x04 : PMU : [DN] : None : Vertical IV Ring in Use -- Down
Umask-01 : 0x01 : PMU : [UP] : None : Vertical IV Ring in Use -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448864
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_WB_PUSH_MTOI
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was received WbPushMtoI
Code     : 0x56
Umask-00 : 0x01 : PMU : [LLC] : None : WbPushMtoI -- Pushed to LLC
Umask-01 : 0x02 : PMU : [MEM] : None : WbPushMtoI -- Pushed to Memory
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448865
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_WRITE_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending WRITEs from the CHA into the iMC.  In order to send WRITEs into the memory controller, the HA must first acquire a credit for the iMCs BL Ingress queuee.
Code     : 0x5a
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx WRITE Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx WRITE Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx WRITE Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx WRITE Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx WRITE Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx WRITE Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 700448866
PMU name : skx_unc_cha14 (Intel SkylakeX CHA14 uncore)
Name     : UNC_C_XSNP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the number of core cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type. This event can be filtered based on who triggered the initial snoop(s):  from Evictions, Core  or External (i.e. from a remote node) Requests.  And the event can be filtered based on the responses:  RspX_Fwd/HitY where Y is the state prior to the snoop response and X is the state following.
Code     : 0x32
Umask-00 : 0xe4 : PMU : [ANY_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Any RspIFwdFE
Umask-01 : 0xe2 : PMU : [ANY_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Any RspSFwdFE
Umask-02 : 0xe8 : PMU : [ANY_RSPS_FWDM] : None : Core Cross Snoop Responses -- Any RspSFwdM
Umask-03 : 0xe1 : PMU : [ANY_RSP_HITFSE] : None : Core Cross Snoop Responses -- Any RspHitFSE
Umask-04 : 0x44 : PMU : [CORE_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Core RspIFwdFE
Umask-05 : 0x50 : PMU : [CORE_RSPI_FWDM] : None : Core Cross Snoop Responses -- Core RspIFwdM
Umask-06 : 0x42 : PMU : [CORE_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Core RspSFwdFE
Umask-07 : 0x48 : PMU : [CORE_RSPS_FWDM] : None : Core Cross Snoop Responses -- Core RspSFwdM
Umask-08 : 0x41 : PMU : [CORE_RSP_HITFSE] : None : Core Cross Snoop Responses -- Core RspHitFSE
Umask-09 : 0x84 : PMU : [EVICT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Evict RspIFwdFE
Umask-10 : 0x90 : PMU : [EVICT_RSPI_FWDM] : None : Core Cross Snoop Responses -- Evict RspIFwdM
Umask-11 : 0x82 : PMU : [EVICT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Evict RspSFwdFE
Umask-12 : 0x88 : PMU : [EVICT_RSPS_FWDM] : None : Core Cross Snoop Responses -- Evict RspSFwdM
Umask-13 : 0x81 : PMU : [EVICT_RSP_HITFSE] : None : Core Cross Snoop Responses -- Evict RspHitFSE
Umask-14 : 0x24 : PMU : [EXT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- External RspIFwdFE
Umask-15 : 0x30 : PMU : [EXT_RSPI_FWDM] : None : Core Cross Snoop Responses -- External RspIFwdM
Umask-16 : 0x22 : PMU : [EXT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- External RspSFwdFE
Umask-17 : 0x28 : PMU : [EXT_RSPS_FWDM] : None : Core Cross Snoop Responses -- External RspSFwdM
Umask-18 : 0x21 : PMU : [EXT_RSP_HITFSE] : None : Core Cross Snoop Responses -- External RspHitFSE
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545920
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_AG0_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.
Code     : 0x80
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545921
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_AG0_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress
Code     : 0x82
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545922
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_AG0_BL_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.
Code     : 0x88
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545923
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_AG0_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress
Code     : 0x8a
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545924
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_AG1_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.
Code     : 0x84
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545925
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_AG1_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress
Code     : 0x86
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545926
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_AG1_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress
Code     : 0x8e
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545927
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_AG1_BL_CREDITS_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.
Code     : 0x8c
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545928
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_BYPASS_CHA_IMC
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was able to bypass HA pipe on the way to iMC.  This is a latency optimization for situations when there is light loadings on the memory subsystem.  This can be filtered by when the bypass was taken and when it was not.
Code     : 0x57
Umask-00 : 0x02 : PMU : [INTERMEDIATE] : None : CHA to iMC Bypass -- Intermediate bypass Taken
Umask-01 : 0x04 : PMU : [NOT_TAKEN] : None : CHA to iMC Bypass -- Not Taken
Umask-02 : 0x01 : PMU : [TAKEN] : None : CHA to iMC Bypass -- Taken
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545929
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545930
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_CMS_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xc0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545931
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_CORE_PMA
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x17
Umask-00 : 0x01 : PMU : [C1_STATE] : None : Core PMA Events -- C1  State
Umask-01 : 0x02 : PMU : [C1_TRANSITION] : None : Core PMA Events -- C1 Transition
Umask-02 : 0x04 : PMU : [C6_STATE] : None : Core PMA Events -- C6 State
Umask-03 : 0x08 : PMU : [C6_TRANSITION] : None : Core PMA Events -- C6 Transition
Umask-04 : 0x10 : PMU : [GV] : None : Core PMA Events -- GV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545932
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_CORE_SNP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that trigger a configurable number of cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type and what CoreValid bits are set.  For example, if 2 CV bits are set on a data read, the cores must have the data in S state so it is not necessary to snoop them.  However, if only 1 CV bit is set the core my have modified the data.  If the transaction was an RFO, it would need to invalidate the lines.  This event can be filtered based on who triggered the initial snoop(s).
Code     : 0x33
Umask-00 : 0xe2 : PMU : [ANY_GTONE] : None : Core Cross Snoops Issued -- Any Cycle with Multiple Snoops
Umask-01 : 0xe1 : PMU : [ANY_ONE] : None : Core Cross Snoops Issued -- Any Single Snoop
Umask-02 : 0xe4 : PMU : [ANY_REMOTE] : None : Core Cross Snoops Issued -- Any Snoop to Remote Node
Umask-03 : 0x42 : PMU : [CORE_GTONE] : None : Core Cross Snoops Issued -- Multiple Core Requests
Umask-04 : 0x41 : PMU : [CORE_ONE] : None : Core Cross Snoops Issued -- Single Core Requests
Umask-05 : 0x44 : PMU : [CORE_REMOTE] : None : Core Cross Snoops Issued -- Core Request to Remote Node
Umask-06 : 0x82 : PMU : [EVICT_GTONE] : None : Core Cross Snoops Issued -- Multiple Eviction
Umask-07 : 0x81 : PMU : [EVICT_ONE] : None : Core Cross Snoops Issued -- Single Eviction
Umask-08 : 0x84 : PMU : [EVICT_REMOTE] : None : Core Cross Snoops Issued -- Eviction to Remote Node
Umask-09 : 0x22 : PMU : [EXT_GTONE] : None : Core Cross Snoops Issued -- Multiple External Snoops
Umask-10 : 0x21 : PMU : [EXT_ONE] : None : Core Cross Snoops Issued -- Single External Snoops
Umask-11 : 0x24 : PMU : [EXT_REMOTE] : None : Core Cross Snoops Issued -- External Snoop to Remote Node
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545933
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_COUNTER0_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Since occupancy counts can only be captured in the Cbos 0 counter, this event allows a user to capture occupancy related information by filtering the Cb0 occupancy count captured in Counter 0.  The filtering available is found in the control register - threshold, invert and edge detect.  E.g. setting threshold to 1 can effectively monitor how many cycles the monitored queue has an entry.
Code     : 0x1f
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545934
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_DIR_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that looked up the Home Agent directory.  Can be filtered by requests that had to snoop and those that did not have to.
Code     : 0x53
Umask-00 : 0x02 : PMU : [NO_SNP] : None : Directory Lookups -- Snoop Not Needed
Umask-01 : 0x01 : PMU : [SNP] : None : Directory Lookups -- Snoop Needed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545935
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_DIR_UPDATE
Equiv	 : None
Flags    : None
Desc     : Counts the number of directory updates that were required.  These result in writes to the memory controller.
Code     : 0x54
Umask-00 : 0x01 : PMU : [HA] : None : Directory Updates -- from HA pipe
Umask-01 : 0x02 : PMU : [TOR] : None : Directory Updates -- from TOR pipe
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545936
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_EGRESS_ORDERING
Equiv	 : None
Flags    : None
Desc     : Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements
Code     : 0xae
Umask-00 : 0x04 : PMU : [IV_SNOOPGO_DN] : None : Egress Blocking due to Ordering requirements -- Down
Umask-01 : 0x01 : PMU : [IV_SNOOPGO_UP] : None : Egress Blocking due to Ordering requirements -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545937
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_FAST_ASSERTED
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles either the local or incoming distress signals are asserted.  Incoming distress includes up, dn and across.
Code     : 0xa5
Umask-00 : 0x02 : PMU : [HORZ] : None : FaST wire asserted -- Horizontal
Umask-01 : 0x01 : PMU : [VERT] : None : FaST wire asserted -- Vertical
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545938
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_HITME_HIT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5f
Umask-00 : 0x01 : PMU : [EX_RDS] : None : Counts Number of Hits in HitMe Cache -- Exclusive hit and op is RdCode, RdData, RdDataMigratory, RdCur, RdInv*, Inv*
Umask-01 : 0x04 : PMU : [SHARED_OWNREQ] : None : Counts Number of Hits in HitMe Cache -- Shared hit and op is RdInvOwn, RdInv, Inv*
Umask-02 : 0x08 : PMU : [WBMTOE] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoE
Umask-03 : 0x10 : PMU : [WBMTOI_OR_S] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545939
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_HITME_LOOKUP
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5e
Umask-00 : 0x01 : PMU : [READ] : None : Counts Number of times HitMe Cache is accessed -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInvOwn, RdInv, Inv*
Umask-01 : 0x02 : PMU : [WRITE] : None : Counts Number of times HitMe Cache is accessed -- op is WbMtoE, WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545940
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_HITME_MISS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x60
Umask-00 : 0x40 : PMU : [NOTSHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- No SF/LLC HitS/F and op is RdInvOwn
Umask-01 : 0x80 : PMU : [READ_OR_INV] : None : Counts Number of Misses in HitMe Cache -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInv, Inv*
Umask-02 : 0x20 : PMU : [SHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- SF/LLC HitS/F and op is RdInvOwn
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545941
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_HITME_UPDATE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x61
Umask-00 : 0x10 : PMU : [DEALLOCATE] : None : Counts the number of Allocate/Update to HitMe Cache -- Deallocate HtiME Reads without RspFwdI*
Umask-01 : 0x01 : PMU : [DEALLOCATE_RSPFWDI_LOC] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a local request
Umask-02 : 0x08 : PMU : [RDINVOWN] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache on RdInvOwn even if not RspFwdI*
Umask-03 : 0x02 : PMU : [RSPFWDI_REM] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a remote request
Umask-04 : 0x04 : PMU : [SHARED] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache to SHARed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545942
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_HORZ_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa7
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AD Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AD Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AD Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AD Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545943
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_HORZ_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa9
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AK Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AK Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AK Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AK Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545944
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_HORZ_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xab
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal BL Ring in Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal BL Ring in Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal BL Ring in Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal BL Ring in Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545945
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_HORZ_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xad
Umask-00 : 0x01 : PMU : [LEFT] : None : Horizontal IV Ring in Use -- Left
Umask-01 : 0x04 : PMU : [RIGHT] : None : Horizontal IV Ring in Use -- Right
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545946
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_IMC_READS_COUNT
Equiv	 : None
Flags    : None
Desc     : Count of the number of reads issued to any of the memory controller channels.  This can be filtered by the priority of the reads.
Code     : 0x59
Umask-00 : 0x01 : PMU : [NORMAL] : None : HA to iMC Reads Issued -- Normal
Umask-01 : 0x02 : PMU : [PRIORITY] : None : HA to iMC Reads Issued -- ISOCH
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545947
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_IMC_WRITES_COUNT
Equiv	 : None
Flags    : None
Desc     : Counts the total number of writes issued from the HA into the memory controller.  This counts for all four channels.  It can be filtered by full/partial and ISOCH/non-ISOCH.
Code     : 0x5b
Umask-00 : 0x01 : PMU : [FULL] : None : Writes Issued to the iMC by the HA -- Full Line Non-ISOCH
Umask-01 : 0x10 : PMU : [FULL_MIG] : None : Writes Issued to the iMC by the HA -- Full Line MIG
Umask-02 : 0x04 : PMU : [FULL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Full Line
Umask-03 : 0x02 : PMU : [PARTIAL] : None : Writes Issued to the iMC by the HA -- Partial Non-ISOCH
Umask-04 : 0x20 : PMU : [PARTIAL_MIG] : None : Writes Issued to the iMC by the HA -- Partial MIG
Umask-05 : 0x08 : PMU : [PARTIAL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Partial
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545948
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_IODC_ALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x62
Umask-00 : 0x01 : PMU : [INVITOM] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations
Umask-01 : 0x02 : PMU : [IODCFULL] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations dropped due to IODC Full
Umask-02 : 0x04 : PMU : [OSBGATED] : None : Counts Number of times IODC entry allocation is attempted -- Number of IDOC allocation dropped due to OSB gate
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545949
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_IODC_DEALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x63
Umask-00 : 0x10 : PMU : [ALL] : None : Counts number of IODC deallocations -- IODC deallocated due to any reason
Umask-01 : 0x08 : PMU : [SNPOUT] : None : Counts number of IODC deallocations -- IODC deallocated due to conflicting transaction
Umask-02 : 0x01 : PMU : [WBMTOE] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoE
Umask-03 : 0x02 : PMU : [WBMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoI
Umask-04 : 0x04 : PMU : [WBPUSHMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbPushMtoI
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545950
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_LLC_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2.  This has numerous filters available.  Note the non-standard filtering equation.  This event will count requests that lookup the cache multiple times with multiple increments.  One must ALWAYS set umask bit 0 and select a state or states to match.  Otherwise, the event will count nothing.  CHAFilter0[24:21,17] bits correspond to [FMESI] state.
Code     : 0x34
Umask-00 : 0x11 : PMU : [ANY] : [default] : Cache and Snoop Filter Lookups -- Any Request
Umask-01 : 0x03 : PMU : [DATA_READ] : None : Cache and Snoop Filter Lookups -- Data Read Request
Umask-02 : 0x31 : PMU : [LOCAL] : None : Cache and Snoop Filter Lookups -- Local
Umask-03 : 0x91 : PMU : [REMOTE] : None : Cache and Snoop Filter Lookups -- Remote
Umask-04 : 0x09 : PMU : [REMOTE_SNOOP] : None : Cache and Snoop Filter Lookups -- External Snoop Request
Umask-05 : 0x05 : PMU : [WRITE] : None : Cache and Snoop Filter Lookups -- Write Requests
Umask-06 : 0x00 : PMU : [STATE_LLC_I] : None : LLC Invalid cacheline state
Umask-07 : 0x00 : PMU : [STATE_SF_S] : None : SF Shared cacheline state
Umask-08 : 0x00 : PMU : [STATE_SF_E] : None : SF Exclusive cacheline state
Umask-09 : 0x00 : PMU : [STATE_SF_H] : None : SF H cacheline state
Umask-10 : 0x00 : PMU : [STATE_LLC_S] : None : LLC Shared cacheline state
Umask-11 : 0x00 : PMU : [STATE_LLC_E] : None : LLC Exclusive cacheline state
Umask-12 : 0x00 : PMU : [STATE_LLC_M] : None : LLC Modified cacheline state
Umask-13 : 0x00 : PMU : [STATE_LLC_F] : None : LLC Forward cacheline state
Umask-14 : 0x00 : PMU : [STATE_CACHE_ANY] : [default] : Any cache line state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545951
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_LLC_VICTIMS
Equiv	 : None
Flags    : None
Desc     : Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.
Code     : 0x37
Umask-00 : 0x2f : PMU : [LOCAL_ALL] : None : Lines Victimized -- Local - All Lines
Umask-01 : 0x22 : PMU : [LOCAL_E] : None : Lines Victimized -- Local - Lines in E State
Umask-02 : 0x28 : PMU : [LOCAL_F] : None : Lines Victimized -- Local - Lines in F State
Umask-03 : 0x21 : PMU : [LOCAL_M] : None : Lines Victimized -- Local - Lines in M State
Umask-04 : 0x24 : PMU : [LOCAL_S] : None : Lines Victimized -- Local - Lines in S State
Umask-05 : 0x8f : PMU : [REMOTE_ALL] : None : Lines Victimized -- Remote - All Lines
Umask-06 : 0x82 : PMU : [REMOTE_E] : None : Lines Victimized -- Remote - Lines in E State
Umask-07 : 0x88 : PMU : [REMOTE_F] : None : Lines Victimized -- Remote - Lines in F State
Umask-08 : 0x81 : PMU : [REMOTE_M] : None : Lines Victimized -- Remote - Lines in M State
Umask-09 : 0x84 : PMU : [REMOTE_S] : None : Lines Victimized -- Remote - Lines in S State
Umask-10 : 0xa2 : PMU : [TOTAL_E] : None : Lines Victimized -- Lines in E State
Umask-11 : 0xa8 : PMU : [TOTAL_F] : None : Lines Victimized -- Lines in F State
Umask-12 : 0xa1 : PMU : [TOTAL_M] : None : Lines Victimized -- Lines in M State
Umask-13 : 0xa4 : PMU : [TOTAL_S] : None : Lines Victimized -- Lines in S State
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545952
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_MISC
Equiv	 : None
Flags    : None
Desc     : Miscellaneous events in the CHA.
Code     : 0x39
Umask-00 : 0x20 : PMU : [CV0_PREF_MISS] : None : Cbo Misc -- CV0 Prefetch Miss
Umask-01 : 0x10 : PMU : [CV0_PREF_VIC] : None : Cbo Misc -- CV0 Prefetch Victim
Umask-02 : 0x08 : PMU : [RFO_HIT_S] : None : Cbo Misc -- RFO HitS
Umask-03 : 0x01 : PMU : [RSPI_WAS_FSE] : None : Cbo Misc -- Silent Snoop Eviction
Umask-04 : 0x02 : PMU : [WC_ALIASING] : None : Cbo Misc -- Write Combining Aliasing
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545953
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_OSB
Equiv	 : None
Flags    : None
Desc     : Count of OSB snoop broadcasts. Counts by 1 per request causing OSB snoops to be broadcast. Does not count all the snoops generated by OSB.
Code     : 0x55
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545954
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_READ_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending reads from the CHA into the iMC.  In order to send reads into the memory controller, the HA must first acquire a credit for the iMCs AD Ingress queuee.
Code     : 0x58
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx READ Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx READ Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx READ Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx READ Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx READ Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx READ Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545955
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_REQUESTS
Equiv	 : None
Flags    : None
Desc     : Counts the total number of read requests made into the Home Agent. Reads include all read opcodes (including RFO).  Writes include all writes (streaming, evictions, HitM, etc).
Code     : 0x50
Umask-00 : 0x10 : PMU : [INVITOE_LOCAL] : None : Read and Write Requests -- InvalItoE Local
Umask-01 : 0x20 : PMU : [INVITOE_REMOTE] : None : Read and Write Requests -- InvalItoE Remote
Umask-02 : 0x03 : PMU : [READS] : [default] : Read and Write Requests -- Reads
Umask-03 : 0x01 : PMU : [READS_LOCAL] : None : Read and Write Requests -- Reads Local
Umask-04 : 0x02 : PMU : [READS_REMOTE] : None : Read and Write Requests -- Reads Remote
Umask-05 : 0x0c : PMU : [WRITES] : None : Read and Write Requests -- Writes
Umask-06 : 0x04 : PMU : [WRITES_LOCAL] : None : Read and Write Requests -- Writes Local
Umask-07 : 0x08 : PMU : [WRITES_REMOTE] : None : Read and Write Requests -- Writes Remote
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545956
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_RING_BOUNCES_HORZ
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.
Code     : 0xa1
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Horizontal Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Horizontal Ring. -- AK
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Horizontal Ring. -- BL
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Horizontal Ring. -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545957
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_RING_BOUNCES_VERT
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.
Code     : 0xa0
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Vertical Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Vertical Ring. -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Vertical Ring. -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Vertical Ring. -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545958
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_RING_SINK_STARVED_HORZ
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa3
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Horizontal Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Horizontal Ring -- AK
Umask-02 : 0x20 : PMU : [AK_AG1] : None : Sink Starvation on Horizontal Ring -- Acknowledgements to Agent 1
Umask-03 : 0x04 : PMU : [BL] : None : Sink Starvation on Horizontal Ring -- BL
Umask-04 : 0x08 : PMU : [IV] : None : Sink Starvation on Horizontal Ring -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545959
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_RING_SINK_STARVED_VERT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa2
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Vertical Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Vertical Ring -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Sink Starvation on Vertical Ring -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Sink Starvation on Vertical Ring -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545960
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_RING_SRC_THRTL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa4
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545961
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_RXC_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts number of allocations per cycle into the specified Ingress queue.
Code     : 0x13
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Allocations -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Allocations -- IRQ
Umask-02 : 0x02 : PMU : [IRQ_REJ] : None : Ingress (from CMS) Allocations -- IRQ Rejected
Umask-03 : 0x10 : PMU : [PRQ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-04 : 0x20 : PMU : [PRQ_REJ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-05 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Allocations -- RRQ
Umask-06 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Allocations -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545962
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_RXC_IPQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x22
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress Probe Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress Probe Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress Probe Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress Probe Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress Probe Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress Probe Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545963
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_RXC_IPQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x23
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress Probe Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress Probe Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress Probe Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress Probe Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress Probe Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress Probe Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress Probe Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress Probe Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545964
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_RXC_IRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x18
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545965
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_RXC_IRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x19
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545966
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_RXC_ISMQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x24
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545967
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_RXC_ISMQ0_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2c
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545968
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_RXC_ISMQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x25
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Rejects -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Rejects -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545969
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_RXC_ISMQ1_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2d
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Retries -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Retries -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545970
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_RXC_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Counts number of entries in the specified Ingress queue in each cycle.
Code     : 0x11
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Occupancy -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Occupancy -- IRQ
Umask-02 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Occupancy -- RRQ
Umask-03 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Occupancy -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545971
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_RXC_OTHER0_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2e
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Other Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Other Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Other Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Other Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Other Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Other Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Other Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Other Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545972
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_RXC_OTHER1_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2f
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Other Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Other Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Other Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Other Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Other Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Other Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Other Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Other Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545973
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_RXC_PRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x20
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545974
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_RXC_PRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x21
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- LLC OR SF Way
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545975
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_RXC_REQ_Q0_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2a
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Request Queue Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Request Queue Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Request Queue Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Request Queue Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Request Queue Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Request Queue Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Request Queue Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Request Queue Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545976
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_RXC_REQ_Q1_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2b
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Request Queue Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Request Queue Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Request Queue Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Request Queue Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Request Queue Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Request Queue Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Request Queue Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Request Queue Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545977
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_RXC_RRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x26
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : RRQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : RRQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : RRQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : RRQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : RRQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : RRQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : RRQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : RRQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545978
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_RXC_RRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x27
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : RRQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : RRQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : RRQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : RRQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : RRQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : RRQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : RRQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : RRQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545979
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_RXC_WBQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x28
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : WBQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : WBQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : WBQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : WBQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : WBQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : WBQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : WBQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : WBQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545980
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_RXC_WBQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x29
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : WBQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : WBQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : WBQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : WBQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : WBQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : WBQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : WBQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : WBQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545981
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_RXR_BUSY_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority
Code     : 0xb4
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-03 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545982
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_RXR_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the CMS Ingress
Code     : 0xb2
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Bypass -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Bypass -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Bypass -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Bypass -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Bypass -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Bypass -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545983
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_RXR_CRD_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.
Code     : 0xb3
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Injection Starvation -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Umask-05 : 0x80 : PMU : [IFV] : None : Transgress Injection Starvation -- IFV - Credit
Umask-06 : 0x08 : PMU : [IV_BNC] : None : Transgress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545984
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_RXR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh
Code     : 0xb1
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Allocations -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Allocations -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Allocations -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Allocations -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Allocations -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Allocations -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545985
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_RXR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh
Code     : 0xb0
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545986
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_SF_EVICTION
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x3d
Umask-00 : 0x02 : PMU : [E_STATE] : None : Snoop Filter Eviction -- E state
Umask-01 : 0x01 : PMU : [M_STATE] : None : Snoop Filter Eviction -- M state
Umask-02 : 0x04 : PMU : [S_STATE] : None : Snoop Filter Eviction -- S state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545987
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_SNOOPS_SENT
Equiv	 : None
Flags    : None
Desc     : Counts the number of snoops issued by the HA.
Code     : 0x51
Umask-00 : 0x01 : PMU : [ALL] : None : Snoops Sent -- All
Umask-01 : 0x10 : PMU : [BCST_LOCAL] : None : Snoops Sent -- Broadcast snoop for Local Requests
Umask-02 : 0x20 : PMU : [BCST_REMOTE] : None : Snoops Sent -- Broadcast snoops for Remote Requests
Umask-03 : 0x40 : PMU : [DIRECT_LOCAL] : None : Snoops Sent -- Directed snoops for Local Requests
Umask-04 : 0x80 : PMU : [DIRECT_REMOTE] : None : Snoops Sent -- Directed snoops for Remote Requests
Umask-05 : 0x04 : PMU : [LOCAL] : None : Snoops Sent -- Broadcast or directed Snoops sent for Local Requests
Umask-06 : 0x08 : PMU : [REMOTE] : None : Snoops Sent -- Broadcast or directed Snoops sent for Remote Requests
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545988
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_SNOOP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the total number of RspI snoop responses received.  Whenever a snoops are issued, one or more snoop responses will be returned depending on the topology of the system.  In systems larger than 2s, when multiple snoops are returned this will count all the snoops that are received.  For example, if 3 snoops were issued and returned RspI, RspS, and RspSFwd; then each of these sub-events would increment by 1.
Code     : 0x5c
Umask-00 : 0x40 : PMU : [RSPCNFLCTS] : None : Snoop Responses Received -- RSPCNFLCT*
Umask-01 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received -- RspFwd
Umask-02 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received -- RspI
Umask-03 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received -- RspIFwd
Umask-04 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received -- RspS
Umask-05 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received -- RspSFwd
Umask-06 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received -- Rsp*Fwd*WB
Umask-07 : 0x10 : PMU : [RSP_WBWB] : None : Snoop Responses Received -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545989
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_SNOOP_RESP_LOCAL
Equiv	 : None
Flags    : None
Desc     : Number of snoop responses received for a Local  request
Code     : 0x5d
Umask-00 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received Local -- RspFwd
Umask-01 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received Local -- RspI
Umask-02 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received Local -- RspIFwd
Umask-03 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received Local -- RspS
Umask-04 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received Local -- RspSFwd
Umask-05 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received Local -- Rsp*FWD*WB
Umask-06 : 0x10 : PMU : [RSP_WB] : None : Snoop Responses Received Local -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545990
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd0
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545991
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd2
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545992
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd4
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545993
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd6
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545994
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_TOR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.
Code     : 0x35
Umask-00 : 0x15 : PMU : [ALL_HIT] : None : TOR Inserts -- Hits from Local
Umask-01 : 0x35 : PMU : [ALL_IO_IA] : None : TOR Inserts -- All from Local iA and IO
Umask-02 : 0x25 : PMU : [ALL_MISS] : None : TOR Inserts -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Inserts -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Inserts -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Inserts -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Inserts -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Inserts -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Inserts -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Inserts -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Inserts -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Inserts -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Inserts -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Inserts -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Inserts -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 702545995
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_TOR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.
Code     : 0x36
Umask-00 : 0x37 : PMU : [ALL] : None : TOR Occupancy -- All from Local
Umask-01 : 0x17 : PMU : [ALL_HIT] : None : TOR Occupancy -- Hits from Local
Umask-02 : 0x27 : PMU : [ALL_MISS] : None : TOR Occupancy -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Occupancy -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Occupancy -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Occupancy -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Occupancy -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Occupancy -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Occupancy -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Occupancy -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Occupancy -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Occupancy -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Occupancy -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Occupancy -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Occupancy -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 702545996
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_TXR_HORZ_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9d
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal ADS Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal ADS Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal ADS Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal ADS Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal ADS Used -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545997
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_TXR_HORZ_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.
Code     : 0x9f
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Bypass Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Bypass Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Bypass Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Bypass Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Bypass Used -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Bypass Used -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545998
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x96
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702545999
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x97
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702546000
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_TXR_HORZ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x95
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Inserts -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Inserts -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Inserts -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Inserts -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Inserts -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Inserts -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702546001
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_TXR_HORZ_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Horizontal Rinng
Code     : 0x99
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress NACKs -- AD - Bounce
Umask-01 : 0x20 : PMU : [AD_CRD] : None : CMS Horizontal Egress NACKs -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress NACKs -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress NACKs -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress NACKs -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress NACKs -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702546002
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_TXR_HORZ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x94
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702546003
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_TXR_HORZ_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.
Code     : 0x9b
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Injection Starvation -- AD - Bounce
Umask-01 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Injection Starvation -- AK - Bounce
Umask-02 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Injection Starvation -- BL - Bounce
Umask-03 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702546004
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_TXR_VERT_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9c
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702546005
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_TXR_VERT_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.
Code     : 0x9e
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical ADS Used -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702546006
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x92
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Full -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702546007
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x93
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702546008
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_TXR_VERT_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x91
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Allocations -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Allocations -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Allocations -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Allocations -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Allocations -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Allocations -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Allocations -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702546009
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_TXR_VERT_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Vertical Rinng
Code     : 0x98
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress NACKs -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress NACKs -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress NACKs -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress NACKs -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress NACKs -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress NACKs -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress NACKs -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702546010
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_TXR_VERT_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x90
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Occupancy -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Occupancy -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Occupancy -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Occupancy -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Occupancy -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Occupancy -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Occupancy -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702546011
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_TXR_VERT_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.
Code     : 0x9a
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress Injection Starvation -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702546012
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_VERT_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa6
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AD Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AD Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AD Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AD Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702546013
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_VERT_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa8
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AK Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AK Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AK Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AK Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702546014
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_VERT_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xaa
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical BL Ring in Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical BL Ring in Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical BL Ring in Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical BL Ring in Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702546015
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_VERT_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xac
Umask-00 : 0x04 : PMU : [DN] : None : Vertical IV Ring in Use -- Down
Umask-01 : 0x01 : PMU : [UP] : None : Vertical IV Ring in Use -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702546016
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_WB_PUSH_MTOI
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was received WbPushMtoI
Code     : 0x56
Umask-00 : 0x01 : PMU : [LLC] : None : WbPushMtoI -- Pushed to LLC
Umask-01 : 0x02 : PMU : [MEM] : None : WbPushMtoI -- Pushed to Memory
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702546017
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_WRITE_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending WRITEs from the CHA into the iMC.  In order to send WRITEs into the memory controller, the HA must first acquire a credit for the iMCs BL Ingress queuee.
Code     : 0x5a
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx WRITE Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx WRITE Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx WRITE Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx WRITE Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx WRITE Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx WRITE Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 702546018
PMU name : skx_unc_cha15 (Intel SkylakeX CHA15 uncore)
Name     : UNC_C_XSNP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the number of core cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type. This event can be filtered based on who triggered the initial snoop(s):  from Evictions, Core  or External (i.e. from a remote node) Requests.  And the event can be filtered based on the responses:  RspX_Fwd/HitY where Y is the state prior to the snoop response and X is the state following.
Code     : 0x32
Umask-00 : 0xe4 : PMU : [ANY_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Any RspIFwdFE
Umask-01 : 0xe2 : PMU : [ANY_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Any RspSFwdFE
Umask-02 : 0xe8 : PMU : [ANY_RSPS_FWDM] : None : Core Cross Snoop Responses -- Any RspSFwdM
Umask-03 : 0xe1 : PMU : [ANY_RSP_HITFSE] : None : Core Cross Snoop Responses -- Any RspHitFSE
Umask-04 : 0x44 : PMU : [CORE_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Core RspIFwdFE
Umask-05 : 0x50 : PMU : [CORE_RSPI_FWDM] : None : Core Cross Snoop Responses -- Core RspIFwdM
Umask-06 : 0x42 : PMU : [CORE_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Core RspSFwdFE
Umask-07 : 0x48 : PMU : [CORE_RSPS_FWDM] : None : Core Cross Snoop Responses -- Core RspSFwdM
Umask-08 : 0x41 : PMU : [CORE_RSP_HITFSE] : None : Core Cross Snoop Responses -- Core RspHitFSE
Umask-09 : 0x84 : PMU : [EVICT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Evict RspIFwdFE
Umask-10 : 0x90 : PMU : [EVICT_RSPI_FWDM] : None : Core Cross Snoop Responses -- Evict RspIFwdM
Umask-11 : 0x82 : PMU : [EVICT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Evict RspSFwdFE
Umask-12 : 0x88 : PMU : [EVICT_RSPS_FWDM] : None : Core Cross Snoop Responses -- Evict RspSFwdM
Umask-13 : 0x81 : PMU : [EVICT_RSP_HITFSE] : None : Core Cross Snoop Responses -- Evict RspHitFSE
Umask-14 : 0x24 : PMU : [EXT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- External RspIFwdFE
Umask-15 : 0x30 : PMU : [EXT_RSPI_FWDM] : None : Core Cross Snoop Responses -- External RspIFwdM
Umask-16 : 0x22 : PMU : [EXT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- External RspSFwdFE
Umask-17 : 0x28 : PMU : [EXT_RSPS_FWDM] : None : Core Cross Snoop Responses -- External RspSFwdM
Umask-18 : 0x21 : PMU : [EXT_RSP_HITFSE] : None : Core Cross Snoop Responses -- External RspHitFSE
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643072
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_AG0_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.
Code     : 0x80
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643073
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_AG0_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress
Code     : 0x82
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643074
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_AG0_BL_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.
Code     : 0x88
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643075
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_AG0_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress
Code     : 0x8a
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643076
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_AG1_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.
Code     : 0x84
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643077
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_AG1_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress
Code     : 0x86
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643078
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_AG1_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress
Code     : 0x8e
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643079
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_AG1_BL_CREDITS_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.
Code     : 0x8c
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643080
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_BYPASS_CHA_IMC
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was able to bypass HA pipe on the way to iMC.  This is a latency optimization for situations when there is light loadings on the memory subsystem.  This can be filtered by when the bypass was taken and when it was not.
Code     : 0x57
Umask-00 : 0x02 : PMU : [INTERMEDIATE] : None : CHA to iMC Bypass -- Intermediate bypass Taken
Umask-01 : 0x04 : PMU : [NOT_TAKEN] : None : CHA to iMC Bypass -- Not Taken
Umask-02 : 0x01 : PMU : [TAKEN] : None : CHA to iMC Bypass -- Taken
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643081
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643082
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_CMS_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xc0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643083
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_CORE_PMA
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x17
Umask-00 : 0x01 : PMU : [C1_STATE] : None : Core PMA Events -- C1  State
Umask-01 : 0x02 : PMU : [C1_TRANSITION] : None : Core PMA Events -- C1 Transition
Umask-02 : 0x04 : PMU : [C6_STATE] : None : Core PMA Events -- C6 State
Umask-03 : 0x08 : PMU : [C6_TRANSITION] : None : Core PMA Events -- C6 Transition
Umask-04 : 0x10 : PMU : [GV] : None : Core PMA Events -- GV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643084
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_CORE_SNP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that trigger a configurable number of cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type and what CoreValid bits are set.  For example, if 2 CV bits are set on a data read, the cores must have the data in S state so it is not necessary to snoop them.  However, if only 1 CV bit is set the core my have modified the data.  If the transaction was an RFO, it would need to invalidate the lines.  This event can be filtered based on who triggered the initial snoop(s).
Code     : 0x33
Umask-00 : 0xe2 : PMU : [ANY_GTONE] : None : Core Cross Snoops Issued -- Any Cycle with Multiple Snoops
Umask-01 : 0xe1 : PMU : [ANY_ONE] : None : Core Cross Snoops Issued -- Any Single Snoop
Umask-02 : 0xe4 : PMU : [ANY_REMOTE] : None : Core Cross Snoops Issued -- Any Snoop to Remote Node
Umask-03 : 0x42 : PMU : [CORE_GTONE] : None : Core Cross Snoops Issued -- Multiple Core Requests
Umask-04 : 0x41 : PMU : [CORE_ONE] : None : Core Cross Snoops Issued -- Single Core Requests
Umask-05 : 0x44 : PMU : [CORE_REMOTE] : None : Core Cross Snoops Issued -- Core Request to Remote Node
Umask-06 : 0x82 : PMU : [EVICT_GTONE] : None : Core Cross Snoops Issued -- Multiple Eviction
Umask-07 : 0x81 : PMU : [EVICT_ONE] : None : Core Cross Snoops Issued -- Single Eviction
Umask-08 : 0x84 : PMU : [EVICT_REMOTE] : None : Core Cross Snoops Issued -- Eviction to Remote Node
Umask-09 : 0x22 : PMU : [EXT_GTONE] : None : Core Cross Snoops Issued -- Multiple External Snoops
Umask-10 : 0x21 : PMU : [EXT_ONE] : None : Core Cross Snoops Issued -- Single External Snoops
Umask-11 : 0x24 : PMU : [EXT_REMOTE] : None : Core Cross Snoops Issued -- External Snoop to Remote Node
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643085
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_COUNTER0_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Since occupancy counts can only be captured in the Cbos 0 counter, this event allows a user to capture occupancy related information by filtering the Cb0 occupancy count captured in Counter 0.  The filtering available is found in the control register - threshold, invert and edge detect.  E.g. setting threshold to 1 can effectively monitor how many cycles the monitored queue has an entry.
Code     : 0x1f
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643086
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_DIR_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that looked up the Home Agent directory.  Can be filtered by requests that had to snoop and those that did not have to.
Code     : 0x53
Umask-00 : 0x02 : PMU : [NO_SNP] : None : Directory Lookups -- Snoop Not Needed
Umask-01 : 0x01 : PMU : [SNP] : None : Directory Lookups -- Snoop Needed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643087
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_DIR_UPDATE
Equiv	 : None
Flags    : None
Desc     : Counts the number of directory updates that were required.  These result in writes to the memory controller.
Code     : 0x54
Umask-00 : 0x01 : PMU : [HA] : None : Directory Updates -- from HA pipe
Umask-01 : 0x02 : PMU : [TOR] : None : Directory Updates -- from TOR pipe
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643088
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_EGRESS_ORDERING
Equiv	 : None
Flags    : None
Desc     : Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements
Code     : 0xae
Umask-00 : 0x04 : PMU : [IV_SNOOPGO_DN] : None : Egress Blocking due to Ordering requirements -- Down
Umask-01 : 0x01 : PMU : [IV_SNOOPGO_UP] : None : Egress Blocking due to Ordering requirements -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643089
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_FAST_ASSERTED
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles either the local or incoming distress signals are asserted.  Incoming distress includes up, dn and across.
Code     : 0xa5
Umask-00 : 0x02 : PMU : [HORZ] : None : FaST wire asserted -- Horizontal
Umask-01 : 0x01 : PMU : [VERT] : None : FaST wire asserted -- Vertical
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643090
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_HITME_HIT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5f
Umask-00 : 0x01 : PMU : [EX_RDS] : None : Counts Number of Hits in HitMe Cache -- Exclusive hit and op is RdCode, RdData, RdDataMigratory, RdCur, RdInv*, Inv*
Umask-01 : 0x04 : PMU : [SHARED_OWNREQ] : None : Counts Number of Hits in HitMe Cache -- Shared hit and op is RdInvOwn, RdInv, Inv*
Umask-02 : 0x08 : PMU : [WBMTOE] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoE
Umask-03 : 0x10 : PMU : [WBMTOI_OR_S] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643091
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_HITME_LOOKUP
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5e
Umask-00 : 0x01 : PMU : [READ] : None : Counts Number of times HitMe Cache is accessed -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInvOwn, RdInv, Inv*
Umask-01 : 0x02 : PMU : [WRITE] : None : Counts Number of times HitMe Cache is accessed -- op is WbMtoE, WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643092
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_HITME_MISS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x60
Umask-00 : 0x40 : PMU : [NOTSHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- No SF/LLC HitS/F and op is RdInvOwn
Umask-01 : 0x80 : PMU : [READ_OR_INV] : None : Counts Number of Misses in HitMe Cache -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInv, Inv*
Umask-02 : 0x20 : PMU : [SHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- SF/LLC HitS/F and op is RdInvOwn
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643093
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_HITME_UPDATE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x61
Umask-00 : 0x10 : PMU : [DEALLOCATE] : None : Counts the number of Allocate/Update to HitMe Cache -- Deallocate HtiME Reads without RspFwdI*
Umask-01 : 0x01 : PMU : [DEALLOCATE_RSPFWDI_LOC] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a local request
Umask-02 : 0x08 : PMU : [RDINVOWN] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache on RdInvOwn even if not RspFwdI*
Umask-03 : 0x02 : PMU : [RSPFWDI_REM] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a remote request
Umask-04 : 0x04 : PMU : [SHARED] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache to SHARed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643094
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_HORZ_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa7
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AD Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AD Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AD Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AD Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643095
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_HORZ_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa9
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AK Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AK Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AK Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AK Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643096
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_HORZ_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xab
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal BL Ring in Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal BL Ring in Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal BL Ring in Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal BL Ring in Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643097
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_HORZ_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xad
Umask-00 : 0x01 : PMU : [LEFT] : None : Horizontal IV Ring in Use -- Left
Umask-01 : 0x04 : PMU : [RIGHT] : None : Horizontal IV Ring in Use -- Right
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643098
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_IMC_READS_COUNT
Equiv	 : None
Flags    : None
Desc     : Count of the number of reads issued to any of the memory controller channels.  This can be filtered by the priority of the reads.
Code     : 0x59
Umask-00 : 0x01 : PMU : [NORMAL] : None : HA to iMC Reads Issued -- Normal
Umask-01 : 0x02 : PMU : [PRIORITY] : None : HA to iMC Reads Issued -- ISOCH
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643099
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_IMC_WRITES_COUNT
Equiv	 : None
Flags    : None
Desc     : Counts the total number of writes issued from the HA into the memory controller.  This counts for all four channels.  It can be filtered by full/partial and ISOCH/non-ISOCH.
Code     : 0x5b
Umask-00 : 0x01 : PMU : [FULL] : None : Writes Issued to the iMC by the HA -- Full Line Non-ISOCH
Umask-01 : 0x10 : PMU : [FULL_MIG] : None : Writes Issued to the iMC by the HA -- Full Line MIG
Umask-02 : 0x04 : PMU : [FULL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Full Line
Umask-03 : 0x02 : PMU : [PARTIAL] : None : Writes Issued to the iMC by the HA -- Partial Non-ISOCH
Umask-04 : 0x20 : PMU : [PARTIAL_MIG] : None : Writes Issued to the iMC by the HA -- Partial MIG
Umask-05 : 0x08 : PMU : [PARTIAL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Partial
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643100
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_IODC_ALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x62
Umask-00 : 0x01 : PMU : [INVITOM] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations
Umask-01 : 0x02 : PMU : [IODCFULL] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations dropped due to IODC Full
Umask-02 : 0x04 : PMU : [OSBGATED] : None : Counts Number of times IODC entry allocation is attempted -- Number of IDOC allocation dropped due to OSB gate
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643101
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_IODC_DEALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x63
Umask-00 : 0x10 : PMU : [ALL] : None : Counts number of IODC deallocations -- IODC deallocated due to any reason
Umask-01 : 0x08 : PMU : [SNPOUT] : None : Counts number of IODC deallocations -- IODC deallocated due to conflicting transaction
Umask-02 : 0x01 : PMU : [WBMTOE] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoE
Umask-03 : 0x02 : PMU : [WBMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoI
Umask-04 : 0x04 : PMU : [WBPUSHMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbPushMtoI
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643102
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_LLC_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2.  This has numerous filters available.  Note the non-standard filtering equation.  This event will count requests that lookup the cache multiple times with multiple increments.  One must ALWAYS set umask bit 0 and select a state or states to match.  Otherwise, the event will count nothing.  CHAFilter0[24:21,17] bits correspond to [FMESI] state.
Code     : 0x34
Umask-00 : 0x11 : PMU : [ANY] : [default] : Cache and Snoop Filter Lookups -- Any Request
Umask-01 : 0x03 : PMU : [DATA_READ] : None : Cache and Snoop Filter Lookups -- Data Read Request
Umask-02 : 0x31 : PMU : [LOCAL] : None : Cache and Snoop Filter Lookups -- Local
Umask-03 : 0x91 : PMU : [REMOTE] : None : Cache and Snoop Filter Lookups -- Remote
Umask-04 : 0x09 : PMU : [REMOTE_SNOOP] : None : Cache and Snoop Filter Lookups -- External Snoop Request
Umask-05 : 0x05 : PMU : [WRITE] : None : Cache and Snoop Filter Lookups -- Write Requests
Umask-06 : 0x00 : PMU : [STATE_LLC_I] : None : LLC Invalid cacheline state
Umask-07 : 0x00 : PMU : [STATE_SF_S] : None : SF Shared cacheline state
Umask-08 : 0x00 : PMU : [STATE_SF_E] : None : SF Exclusive cacheline state
Umask-09 : 0x00 : PMU : [STATE_SF_H] : None : SF H cacheline state
Umask-10 : 0x00 : PMU : [STATE_LLC_S] : None : LLC Shared cacheline state
Umask-11 : 0x00 : PMU : [STATE_LLC_E] : None : LLC Exclusive cacheline state
Umask-12 : 0x00 : PMU : [STATE_LLC_M] : None : LLC Modified cacheline state
Umask-13 : 0x00 : PMU : [STATE_LLC_F] : None : LLC Forward cacheline state
Umask-14 : 0x00 : PMU : [STATE_CACHE_ANY] : [default] : Any cache line state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643103
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_LLC_VICTIMS
Equiv	 : None
Flags    : None
Desc     : Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.
Code     : 0x37
Umask-00 : 0x2f : PMU : [LOCAL_ALL] : None : Lines Victimized -- Local - All Lines
Umask-01 : 0x22 : PMU : [LOCAL_E] : None : Lines Victimized -- Local - Lines in E State
Umask-02 : 0x28 : PMU : [LOCAL_F] : None : Lines Victimized -- Local - Lines in F State
Umask-03 : 0x21 : PMU : [LOCAL_M] : None : Lines Victimized -- Local - Lines in M State
Umask-04 : 0x24 : PMU : [LOCAL_S] : None : Lines Victimized -- Local - Lines in S State
Umask-05 : 0x8f : PMU : [REMOTE_ALL] : None : Lines Victimized -- Remote - All Lines
Umask-06 : 0x82 : PMU : [REMOTE_E] : None : Lines Victimized -- Remote - Lines in E State
Umask-07 : 0x88 : PMU : [REMOTE_F] : None : Lines Victimized -- Remote - Lines in F State
Umask-08 : 0x81 : PMU : [REMOTE_M] : None : Lines Victimized -- Remote - Lines in M State
Umask-09 : 0x84 : PMU : [REMOTE_S] : None : Lines Victimized -- Remote - Lines in S State
Umask-10 : 0xa2 : PMU : [TOTAL_E] : None : Lines Victimized -- Lines in E State
Umask-11 : 0xa8 : PMU : [TOTAL_F] : None : Lines Victimized -- Lines in F State
Umask-12 : 0xa1 : PMU : [TOTAL_M] : None : Lines Victimized -- Lines in M State
Umask-13 : 0xa4 : PMU : [TOTAL_S] : None : Lines Victimized -- Lines in S State
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643104
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_MISC
Equiv	 : None
Flags    : None
Desc     : Miscellaneous events in the CHA.
Code     : 0x39
Umask-00 : 0x20 : PMU : [CV0_PREF_MISS] : None : Cbo Misc -- CV0 Prefetch Miss
Umask-01 : 0x10 : PMU : [CV0_PREF_VIC] : None : Cbo Misc -- CV0 Prefetch Victim
Umask-02 : 0x08 : PMU : [RFO_HIT_S] : None : Cbo Misc -- RFO HitS
Umask-03 : 0x01 : PMU : [RSPI_WAS_FSE] : None : Cbo Misc -- Silent Snoop Eviction
Umask-04 : 0x02 : PMU : [WC_ALIASING] : None : Cbo Misc -- Write Combining Aliasing
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643105
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_OSB
Equiv	 : None
Flags    : None
Desc     : Count of OSB snoop broadcasts. Counts by 1 per request causing OSB snoops to be broadcast. Does not count all the snoops generated by OSB.
Code     : 0x55
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643106
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_READ_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending reads from the CHA into the iMC.  In order to send reads into the memory controller, the HA must first acquire a credit for the iMCs AD Ingress queuee.
Code     : 0x58
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx READ Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx READ Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx READ Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx READ Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx READ Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx READ Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643107
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_REQUESTS
Equiv	 : None
Flags    : None
Desc     : Counts the total number of read requests made into the Home Agent. Reads include all read opcodes (including RFO).  Writes include all writes (streaming, evictions, HitM, etc).
Code     : 0x50
Umask-00 : 0x10 : PMU : [INVITOE_LOCAL] : None : Read and Write Requests -- InvalItoE Local
Umask-01 : 0x20 : PMU : [INVITOE_REMOTE] : None : Read and Write Requests -- InvalItoE Remote
Umask-02 : 0x03 : PMU : [READS] : [default] : Read and Write Requests -- Reads
Umask-03 : 0x01 : PMU : [READS_LOCAL] : None : Read and Write Requests -- Reads Local
Umask-04 : 0x02 : PMU : [READS_REMOTE] : None : Read and Write Requests -- Reads Remote
Umask-05 : 0x0c : PMU : [WRITES] : None : Read and Write Requests -- Writes
Umask-06 : 0x04 : PMU : [WRITES_LOCAL] : None : Read and Write Requests -- Writes Local
Umask-07 : 0x08 : PMU : [WRITES_REMOTE] : None : Read and Write Requests -- Writes Remote
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643108
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_RING_BOUNCES_HORZ
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.
Code     : 0xa1
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Horizontal Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Horizontal Ring. -- AK
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Horizontal Ring. -- BL
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Horizontal Ring. -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643109
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_RING_BOUNCES_VERT
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.
Code     : 0xa0
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Vertical Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Vertical Ring. -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Vertical Ring. -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Vertical Ring. -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643110
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_RING_SINK_STARVED_HORZ
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa3
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Horizontal Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Horizontal Ring -- AK
Umask-02 : 0x20 : PMU : [AK_AG1] : None : Sink Starvation on Horizontal Ring -- Acknowledgements to Agent 1
Umask-03 : 0x04 : PMU : [BL] : None : Sink Starvation on Horizontal Ring -- BL
Umask-04 : 0x08 : PMU : [IV] : None : Sink Starvation on Horizontal Ring -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643111
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_RING_SINK_STARVED_VERT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa2
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Vertical Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Vertical Ring -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Sink Starvation on Vertical Ring -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Sink Starvation on Vertical Ring -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643112
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_RING_SRC_THRTL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa4
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643113
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_RXC_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts number of allocations per cycle into the specified Ingress queue.
Code     : 0x13
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Allocations -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Allocations -- IRQ
Umask-02 : 0x02 : PMU : [IRQ_REJ] : None : Ingress (from CMS) Allocations -- IRQ Rejected
Umask-03 : 0x10 : PMU : [PRQ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-04 : 0x20 : PMU : [PRQ_REJ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-05 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Allocations -- RRQ
Umask-06 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Allocations -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643114
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_RXC_IPQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x22
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress Probe Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress Probe Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress Probe Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress Probe Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress Probe Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress Probe Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643115
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_RXC_IPQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x23
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress Probe Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress Probe Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress Probe Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress Probe Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress Probe Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress Probe Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress Probe Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress Probe Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643116
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_RXC_IRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x18
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643117
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_RXC_IRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x19
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643118
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_RXC_ISMQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x24
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643119
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_RXC_ISMQ0_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2c
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643120
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_RXC_ISMQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x25
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Rejects -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Rejects -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643121
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_RXC_ISMQ1_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2d
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Retries -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Retries -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643122
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_RXC_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Counts number of entries in the specified Ingress queue in each cycle.
Code     : 0x11
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Occupancy -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Occupancy -- IRQ
Umask-02 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Occupancy -- RRQ
Umask-03 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Occupancy -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643123
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_RXC_OTHER0_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2e
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Other Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Other Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Other Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Other Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Other Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Other Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Other Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Other Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643124
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_RXC_OTHER1_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2f
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Other Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Other Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Other Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Other Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Other Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Other Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Other Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Other Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643125
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_RXC_PRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x20
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643126
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_RXC_PRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x21
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- LLC OR SF Way
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643127
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_RXC_REQ_Q0_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2a
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Request Queue Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Request Queue Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Request Queue Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Request Queue Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Request Queue Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Request Queue Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Request Queue Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Request Queue Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643128
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_RXC_REQ_Q1_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2b
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Request Queue Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Request Queue Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Request Queue Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Request Queue Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Request Queue Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Request Queue Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Request Queue Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Request Queue Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643129
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_RXC_RRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x26
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : RRQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : RRQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : RRQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : RRQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : RRQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : RRQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : RRQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : RRQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643130
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_RXC_RRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x27
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : RRQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : RRQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : RRQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : RRQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : RRQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : RRQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : RRQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : RRQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643131
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_RXC_WBQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x28
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : WBQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : WBQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : WBQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : WBQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : WBQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : WBQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : WBQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : WBQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643132
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_RXC_WBQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x29
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : WBQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : WBQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : WBQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : WBQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : WBQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : WBQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : WBQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : WBQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643133
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_RXR_BUSY_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority
Code     : 0xb4
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-03 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643134
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_RXR_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the CMS Ingress
Code     : 0xb2
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Bypass -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Bypass -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Bypass -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Bypass -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Bypass -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Bypass -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643135
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_RXR_CRD_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.
Code     : 0xb3
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Injection Starvation -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Umask-05 : 0x80 : PMU : [IFV] : None : Transgress Injection Starvation -- IFV - Credit
Umask-06 : 0x08 : PMU : [IV_BNC] : None : Transgress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643136
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_RXR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh
Code     : 0xb1
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Allocations -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Allocations -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Allocations -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Allocations -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Allocations -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Allocations -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643137
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_RXR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh
Code     : 0xb0
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643138
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_SF_EVICTION
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x3d
Umask-00 : 0x02 : PMU : [E_STATE] : None : Snoop Filter Eviction -- E state
Umask-01 : 0x01 : PMU : [M_STATE] : None : Snoop Filter Eviction -- M state
Umask-02 : 0x04 : PMU : [S_STATE] : None : Snoop Filter Eviction -- S state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643139
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_SNOOPS_SENT
Equiv	 : None
Flags    : None
Desc     : Counts the number of snoops issued by the HA.
Code     : 0x51
Umask-00 : 0x01 : PMU : [ALL] : None : Snoops Sent -- All
Umask-01 : 0x10 : PMU : [BCST_LOCAL] : None : Snoops Sent -- Broadcast snoop for Local Requests
Umask-02 : 0x20 : PMU : [BCST_REMOTE] : None : Snoops Sent -- Broadcast snoops for Remote Requests
Umask-03 : 0x40 : PMU : [DIRECT_LOCAL] : None : Snoops Sent -- Directed snoops for Local Requests
Umask-04 : 0x80 : PMU : [DIRECT_REMOTE] : None : Snoops Sent -- Directed snoops for Remote Requests
Umask-05 : 0x04 : PMU : [LOCAL] : None : Snoops Sent -- Broadcast or directed Snoops sent for Local Requests
Umask-06 : 0x08 : PMU : [REMOTE] : None : Snoops Sent -- Broadcast or directed Snoops sent for Remote Requests
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643140
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_SNOOP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the total number of RspI snoop responses received.  Whenever a snoops are issued, one or more snoop responses will be returned depending on the topology of the system.  In systems larger than 2s, when multiple snoops are returned this will count all the snoops that are received.  For example, if 3 snoops were issued and returned RspI, RspS, and RspSFwd; then each of these sub-events would increment by 1.
Code     : 0x5c
Umask-00 : 0x40 : PMU : [RSPCNFLCTS] : None : Snoop Responses Received -- RSPCNFLCT*
Umask-01 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received -- RspFwd
Umask-02 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received -- RspI
Umask-03 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received -- RspIFwd
Umask-04 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received -- RspS
Umask-05 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received -- RspSFwd
Umask-06 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received -- Rsp*Fwd*WB
Umask-07 : 0x10 : PMU : [RSP_WBWB] : None : Snoop Responses Received -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643141
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_SNOOP_RESP_LOCAL
Equiv	 : None
Flags    : None
Desc     : Number of snoop responses received for a Local  request
Code     : 0x5d
Umask-00 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received Local -- RspFwd
Umask-01 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received Local -- RspI
Umask-02 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received Local -- RspIFwd
Umask-03 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received Local -- RspS
Umask-04 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received Local -- RspSFwd
Umask-05 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received Local -- Rsp*FWD*WB
Umask-06 : 0x10 : PMU : [RSP_WB] : None : Snoop Responses Received Local -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643142
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd0
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643143
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd2
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643144
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd4
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643145
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd6
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643146
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_TOR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.
Code     : 0x35
Umask-00 : 0x15 : PMU : [ALL_HIT] : None : TOR Inserts -- Hits from Local
Umask-01 : 0x35 : PMU : [ALL_IO_IA] : None : TOR Inserts -- All from Local iA and IO
Umask-02 : 0x25 : PMU : [ALL_MISS] : None : TOR Inserts -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Inserts -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Inserts -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Inserts -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Inserts -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Inserts -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Inserts -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Inserts -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Inserts -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Inserts -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Inserts -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Inserts -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Inserts -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 704643147
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_TOR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.
Code     : 0x36
Umask-00 : 0x37 : PMU : [ALL] : None : TOR Occupancy -- All from Local
Umask-01 : 0x17 : PMU : [ALL_HIT] : None : TOR Occupancy -- Hits from Local
Umask-02 : 0x27 : PMU : [ALL_MISS] : None : TOR Occupancy -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Occupancy -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Occupancy -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Occupancy -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Occupancy -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Occupancy -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Occupancy -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Occupancy -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Occupancy -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Occupancy -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Occupancy -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Occupancy -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Occupancy -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 704643148
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_TXR_HORZ_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9d
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal ADS Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal ADS Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal ADS Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal ADS Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal ADS Used -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643149
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_TXR_HORZ_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.
Code     : 0x9f
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Bypass Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Bypass Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Bypass Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Bypass Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Bypass Used -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Bypass Used -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643150
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x96
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643151
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x97
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643152
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_TXR_HORZ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x95
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Inserts -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Inserts -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Inserts -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Inserts -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Inserts -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Inserts -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643153
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_TXR_HORZ_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Horizontal Rinng
Code     : 0x99
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress NACKs -- AD - Bounce
Umask-01 : 0x20 : PMU : [AD_CRD] : None : CMS Horizontal Egress NACKs -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress NACKs -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress NACKs -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress NACKs -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress NACKs -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643154
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_TXR_HORZ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x94
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643155
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_TXR_HORZ_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.
Code     : 0x9b
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Injection Starvation -- AD - Bounce
Umask-01 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Injection Starvation -- AK - Bounce
Umask-02 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Injection Starvation -- BL - Bounce
Umask-03 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643156
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_TXR_VERT_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9c
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643157
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_TXR_VERT_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.
Code     : 0x9e
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical ADS Used -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643158
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x92
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Full -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643159
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x93
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643160
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_TXR_VERT_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x91
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Allocations -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Allocations -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Allocations -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Allocations -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Allocations -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Allocations -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Allocations -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643161
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_TXR_VERT_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Vertical Rinng
Code     : 0x98
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress NACKs -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress NACKs -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress NACKs -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress NACKs -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress NACKs -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress NACKs -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress NACKs -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643162
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_TXR_VERT_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x90
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Occupancy -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Occupancy -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Occupancy -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Occupancy -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Occupancy -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Occupancy -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Occupancy -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643163
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_TXR_VERT_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.
Code     : 0x9a
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress Injection Starvation -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643164
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_VERT_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa6
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AD Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AD Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AD Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AD Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643165
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_VERT_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa8
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AK Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AK Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AK Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AK Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643166
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_VERT_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xaa
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical BL Ring in Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical BL Ring in Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical BL Ring in Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical BL Ring in Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643167
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_VERT_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xac
Umask-00 : 0x04 : PMU : [DN] : None : Vertical IV Ring in Use -- Down
Umask-01 : 0x01 : PMU : [UP] : None : Vertical IV Ring in Use -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643168
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_WB_PUSH_MTOI
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was received WbPushMtoI
Code     : 0x56
Umask-00 : 0x01 : PMU : [LLC] : None : WbPushMtoI -- Pushed to LLC
Umask-01 : 0x02 : PMU : [MEM] : None : WbPushMtoI -- Pushed to Memory
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643169
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_WRITE_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending WRITEs from the CHA into the iMC.  In order to send WRITEs into the memory controller, the HA must first acquire a credit for the iMCs BL Ingress queuee.
Code     : 0x5a
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx WRITE Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx WRITE Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx WRITE Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx WRITE Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx WRITE Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx WRITE Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 704643170
PMU name : skx_unc_cha16 (Intel SkylakeX CHA16 uncore)
Name     : UNC_C_XSNP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the number of core cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type. This event can be filtered based on who triggered the initial snoop(s):  from Evictions, Core  or External (i.e. from a remote node) Requests.  And the event can be filtered based on the responses:  RspX_Fwd/HitY where Y is the state prior to the snoop response and X is the state following.
Code     : 0x32
Umask-00 : 0xe4 : PMU : [ANY_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Any RspIFwdFE
Umask-01 : 0xe2 : PMU : [ANY_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Any RspSFwdFE
Umask-02 : 0xe8 : PMU : [ANY_RSPS_FWDM] : None : Core Cross Snoop Responses -- Any RspSFwdM
Umask-03 : 0xe1 : PMU : [ANY_RSP_HITFSE] : None : Core Cross Snoop Responses -- Any RspHitFSE
Umask-04 : 0x44 : PMU : [CORE_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Core RspIFwdFE
Umask-05 : 0x50 : PMU : [CORE_RSPI_FWDM] : None : Core Cross Snoop Responses -- Core RspIFwdM
Umask-06 : 0x42 : PMU : [CORE_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Core RspSFwdFE
Umask-07 : 0x48 : PMU : [CORE_RSPS_FWDM] : None : Core Cross Snoop Responses -- Core RspSFwdM
Umask-08 : 0x41 : PMU : [CORE_RSP_HITFSE] : None : Core Cross Snoop Responses -- Core RspHitFSE
Umask-09 : 0x84 : PMU : [EVICT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Evict RspIFwdFE
Umask-10 : 0x90 : PMU : [EVICT_RSPI_FWDM] : None : Core Cross Snoop Responses -- Evict RspIFwdM
Umask-11 : 0x82 : PMU : [EVICT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Evict RspSFwdFE
Umask-12 : 0x88 : PMU : [EVICT_RSPS_FWDM] : None : Core Cross Snoop Responses -- Evict RspSFwdM
Umask-13 : 0x81 : PMU : [EVICT_RSP_HITFSE] : None : Core Cross Snoop Responses -- Evict RspHitFSE
Umask-14 : 0x24 : PMU : [EXT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- External RspIFwdFE
Umask-15 : 0x30 : PMU : [EXT_RSPI_FWDM] : None : Core Cross Snoop Responses -- External RspIFwdM
Umask-16 : 0x22 : PMU : [EXT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- External RspSFwdFE
Umask-17 : 0x28 : PMU : [EXT_RSPS_FWDM] : None : Core Cross Snoop Responses -- External RspSFwdM
Umask-18 : 0x21 : PMU : [EXT_RSP_HITFSE] : None : Core Cross Snoop Responses -- External RspHitFSE
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740224
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_AG0_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.
Code     : 0x80
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740225
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_AG0_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress
Code     : 0x82
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740226
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_AG0_BL_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.
Code     : 0x88
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740227
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_AG0_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress
Code     : 0x8a
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740228
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_AG1_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.
Code     : 0x84
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740229
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_AG1_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress
Code     : 0x86
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740230
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_AG1_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress
Code     : 0x8e
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740231
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_AG1_BL_CREDITS_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.
Code     : 0x8c
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740232
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_BYPASS_CHA_IMC
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was able to bypass HA pipe on the way to iMC.  This is a latency optimization for situations when there is light loadings on the memory subsystem.  This can be filtered by when the bypass was taken and when it was not.
Code     : 0x57
Umask-00 : 0x02 : PMU : [INTERMEDIATE] : None : CHA to iMC Bypass -- Intermediate bypass Taken
Umask-01 : 0x04 : PMU : [NOT_TAKEN] : None : CHA to iMC Bypass -- Not Taken
Umask-02 : 0x01 : PMU : [TAKEN] : None : CHA to iMC Bypass -- Taken
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740233
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740234
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_CMS_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xc0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740235
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_CORE_PMA
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x17
Umask-00 : 0x01 : PMU : [C1_STATE] : None : Core PMA Events -- C1  State
Umask-01 : 0x02 : PMU : [C1_TRANSITION] : None : Core PMA Events -- C1 Transition
Umask-02 : 0x04 : PMU : [C6_STATE] : None : Core PMA Events -- C6 State
Umask-03 : 0x08 : PMU : [C6_TRANSITION] : None : Core PMA Events -- C6 Transition
Umask-04 : 0x10 : PMU : [GV] : None : Core PMA Events -- GV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740236
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_CORE_SNP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that trigger a configurable number of cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type and what CoreValid bits are set.  For example, if 2 CV bits are set on a data read, the cores must have the data in S state so it is not necessary to snoop them.  However, if only 1 CV bit is set the core my have modified the data.  If the transaction was an RFO, it would need to invalidate the lines.  This event can be filtered based on who triggered the initial snoop(s).
Code     : 0x33
Umask-00 : 0xe2 : PMU : [ANY_GTONE] : None : Core Cross Snoops Issued -- Any Cycle with Multiple Snoops
Umask-01 : 0xe1 : PMU : [ANY_ONE] : None : Core Cross Snoops Issued -- Any Single Snoop
Umask-02 : 0xe4 : PMU : [ANY_REMOTE] : None : Core Cross Snoops Issued -- Any Snoop to Remote Node
Umask-03 : 0x42 : PMU : [CORE_GTONE] : None : Core Cross Snoops Issued -- Multiple Core Requests
Umask-04 : 0x41 : PMU : [CORE_ONE] : None : Core Cross Snoops Issued -- Single Core Requests
Umask-05 : 0x44 : PMU : [CORE_REMOTE] : None : Core Cross Snoops Issued -- Core Request to Remote Node
Umask-06 : 0x82 : PMU : [EVICT_GTONE] : None : Core Cross Snoops Issued -- Multiple Eviction
Umask-07 : 0x81 : PMU : [EVICT_ONE] : None : Core Cross Snoops Issued -- Single Eviction
Umask-08 : 0x84 : PMU : [EVICT_REMOTE] : None : Core Cross Snoops Issued -- Eviction to Remote Node
Umask-09 : 0x22 : PMU : [EXT_GTONE] : None : Core Cross Snoops Issued -- Multiple External Snoops
Umask-10 : 0x21 : PMU : [EXT_ONE] : None : Core Cross Snoops Issued -- Single External Snoops
Umask-11 : 0x24 : PMU : [EXT_REMOTE] : None : Core Cross Snoops Issued -- External Snoop to Remote Node
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740237
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_COUNTER0_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Since occupancy counts can only be captured in the Cbos 0 counter, this event allows a user to capture occupancy related information by filtering the Cb0 occupancy count captured in Counter 0.  The filtering available is found in the control register - threshold, invert and edge detect.  E.g. setting threshold to 1 can effectively monitor how many cycles the monitored queue has an entry.
Code     : 0x1f
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740238
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_DIR_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that looked up the Home Agent directory.  Can be filtered by requests that had to snoop and those that did not have to.
Code     : 0x53
Umask-00 : 0x02 : PMU : [NO_SNP] : None : Directory Lookups -- Snoop Not Needed
Umask-01 : 0x01 : PMU : [SNP] : None : Directory Lookups -- Snoop Needed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740239
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_DIR_UPDATE
Equiv	 : None
Flags    : None
Desc     : Counts the number of directory updates that were required.  These result in writes to the memory controller.
Code     : 0x54
Umask-00 : 0x01 : PMU : [HA] : None : Directory Updates -- from HA pipe
Umask-01 : 0x02 : PMU : [TOR] : None : Directory Updates -- from TOR pipe
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740240
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_EGRESS_ORDERING
Equiv	 : None
Flags    : None
Desc     : Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements
Code     : 0xae
Umask-00 : 0x04 : PMU : [IV_SNOOPGO_DN] : None : Egress Blocking due to Ordering requirements -- Down
Umask-01 : 0x01 : PMU : [IV_SNOOPGO_UP] : None : Egress Blocking due to Ordering requirements -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740241
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_FAST_ASSERTED
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles either the local or incoming distress signals are asserted.  Incoming distress includes up, dn and across.
Code     : 0xa5
Umask-00 : 0x02 : PMU : [HORZ] : None : FaST wire asserted -- Horizontal
Umask-01 : 0x01 : PMU : [VERT] : None : FaST wire asserted -- Vertical
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740242
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_HITME_HIT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5f
Umask-00 : 0x01 : PMU : [EX_RDS] : None : Counts Number of Hits in HitMe Cache -- Exclusive hit and op is RdCode, RdData, RdDataMigratory, RdCur, RdInv*, Inv*
Umask-01 : 0x04 : PMU : [SHARED_OWNREQ] : None : Counts Number of Hits in HitMe Cache -- Shared hit and op is RdInvOwn, RdInv, Inv*
Umask-02 : 0x08 : PMU : [WBMTOE] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoE
Umask-03 : 0x10 : PMU : [WBMTOI_OR_S] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740243
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_HITME_LOOKUP
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5e
Umask-00 : 0x01 : PMU : [READ] : None : Counts Number of times HitMe Cache is accessed -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInvOwn, RdInv, Inv*
Umask-01 : 0x02 : PMU : [WRITE] : None : Counts Number of times HitMe Cache is accessed -- op is WbMtoE, WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740244
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_HITME_MISS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x60
Umask-00 : 0x40 : PMU : [NOTSHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- No SF/LLC HitS/F and op is RdInvOwn
Umask-01 : 0x80 : PMU : [READ_OR_INV] : None : Counts Number of Misses in HitMe Cache -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInv, Inv*
Umask-02 : 0x20 : PMU : [SHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- SF/LLC HitS/F and op is RdInvOwn
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740245
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_HITME_UPDATE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x61
Umask-00 : 0x10 : PMU : [DEALLOCATE] : None : Counts the number of Allocate/Update to HitMe Cache -- Deallocate HtiME Reads without RspFwdI*
Umask-01 : 0x01 : PMU : [DEALLOCATE_RSPFWDI_LOC] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a local request
Umask-02 : 0x08 : PMU : [RDINVOWN] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache on RdInvOwn even if not RspFwdI*
Umask-03 : 0x02 : PMU : [RSPFWDI_REM] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a remote request
Umask-04 : 0x04 : PMU : [SHARED] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache to SHARed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740246
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_HORZ_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa7
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AD Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AD Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AD Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AD Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740247
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_HORZ_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa9
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AK Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AK Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AK Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AK Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740248
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_HORZ_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xab
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal BL Ring in Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal BL Ring in Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal BL Ring in Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal BL Ring in Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740249
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_HORZ_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xad
Umask-00 : 0x01 : PMU : [LEFT] : None : Horizontal IV Ring in Use -- Left
Umask-01 : 0x04 : PMU : [RIGHT] : None : Horizontal IV Ring in Use -- Right
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740250
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_IMC_READS_COUNT
Equiv	 : None
Flags    : None
Desc     : Count of the number of reads issued to any of the memory controller channels.  This can be filtered by the priority of the reads.
Code     : 0x59
Umask-00 : 0x01 : PMU : [NORMAL] : None : HA to iMC Reads Issued -- Normal
Umask-01 : 0x02 : PMU : [PRIORITY] : None : HA to iMC Reads Issued -- ISOCH
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740251
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_IMC_WRITES_COUNT
Equiv	 : None
Flags    : None
Desc     : Counts the total number of writes issued from the HA into the memory controller.  This counts for all four channels.  It can be filtered by full/partial and ISOCH/non-ISOCH.
Code     : 0x5b
Umask-00 : 0x01 : PMU : [FULL] : None : Writes Issued to the iMC by the HA -- Full Line Non-ISOCH
Umask-01 : 0x10 : PMU : [FULL_MIG] : None : Writes Issued to the iMC by the HA -- Full Line MIG
Umask-02 : 0x04 : PMU : [FULL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Full Line
Umask-03 : 0x02 : PMU : [PARTIAL] : None : Writes Issued to the iMC by the HA -- Partial Non-ISOCH
Umask-04 : 0x20 : PMU : [PARTIAL_MIG] : None : Writes Issued to the iMC by the HA -- Partial MIG
Umask-05 : 0x08 : PMU : [PARTIAL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Partial
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740252
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_IODC_ALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x62
Umask-00 : 0x01 : PMU : [INVITOM] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations
Umask-01 : 0x02 : PMU : [IODCFULL] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations dropped due to IODC Full
Umask-02 : 0x04 : PMU : [OSBGATED] : None : Counts Number of times IODC entry allocation is attempted -- Number of IDOC allocation dropped due to OSB gate
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740253
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_IODC_DEALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x63
Umask-00 : 0x10 : PMU : [ALL] : None : Counts number of IODC deallocations -- IODC deallocated due to any reason
Umask-01 : 0x08 : PMU : [SNPOUT] : None : Counts number of IODC deallocations -- IODC deallocated due to conflicting transaction
Umask-02 : 0x01 : PMU : [WBMTOE] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoE
Umask-03 : 0x02 : PMU : [WBMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoI
Umask-04 : 0x04 : PMU : [WBPUSHMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbPushMtoI
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740254
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_LLC_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2.  This has numerous filters available.  Note the non-standard filtering equation.  This event will count requests that lookup the cache multiple times with multiple increments.  One must ALWAYS set umask bit 0 and select a state or states to match.  Otherwise, the event will count nothing.  CHAFilter0[24:21,17] bits correspond to [FMESI] state.
Code     : 0x34
Umask-00 : 0x11 : PMU : [ANY] : [default] : Cache and Snoop Filter Lookups -- Any Request
Umask-01 : 0x03 : PMU : [DATA_READ] : None : Cache and Snoop Filter Lookups -- Data Read Request
Umask-02 : 0x31 : PMU : [LOCAL] : None : Cache and Snoop Filter Lookups -- Local
Umask-03 : 0x91 : PMU : [REMOTE] : None : Cache and Snoop Filter Lookups -- Remote
Umask-04 : 0x09 : PMU : [REMOTE_SNOOP] : None : Cache and Snoop Filter Lookups -- External Snoop Request
Umask-05 : 0x05 : PMU : [WRITE] : None : Cache and Snoop Filter Lookups -- Write Requests
Umask-06 : 0x00 : PMU : [STATE_LLC_I] : None : LLC Invalid cacheline state
Umask-07 : 0x00 : PMU : [STATE_SF_S] : None : SF Shared cacheline state
Umask-08 : 0x00 : PMU : [STATE_SF_E] : None : SF Exclusive cacheline state
Umask-09 : 0x00 : PMU : [STATE_SF_H] : None : SF H cacheline state
Umask-10 : 0x00 : PMU : [STATE_LLC_S] : None : LLC Shared cacheline state
Umask-11 : 0x00 : PMU : [STATE_LLC_E] : None : LLC Exclusive cacheline state
Umask-12 : 0x00 : PMU : [STATE_LLC_M] : None : LLC Modified cacheline state
Umask-13 : 0x00 : PMU : [STATE_LLC_F] : None : LLC Forward cacheline state
Umask-14 : 0x00 : PMU : [STATE_CACHE_ANY] : [default] : Any cache line state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740255
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_LLC_VICTIMS
Equiv	 : None
Flags    : None
Desc     : Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.
Code     : 0x37
Umask-00 : 0x2f : PMU : [LOCAL_ALL] : None : Lines Victimized -- Local - All Lines
Umask-01 : 0x22 : PMU : [LOCAL_E] : None : Lines Victimized -- Local - Lines in E State
Umask-02 : 0x28 : PMU : [LOCAL_F] : None : Lines Victimized -- Local - Lines in F State
Umask-03 : 0x21 : PMU : [LOCAL_M] : None : Lines Victimized -- Local - Lines in M State
Umask-04 : 0x24 : PMU : [LOCAL_S] : None : Lines Victimized -- Local - Lines in S State
Umask-05 : 0x8f : PMU : [REMOTE_ALL] : None : Lines Victimized -- Remote - All Lines
Umask-06 : 0x82 : PMU : [REMOTE_E] : None : Lines Victimized -- Remote - Lines in E State
Umask-07 : 0x88 : PMU : [REMOTE_F] : None : Lines Victimized -- Remote - Lines in F State
Umask-08 : 0x81 : PMU : [REMOTE_M] : None : Lines Victimized -- Remote - Lines in M State
Umask-09 : 0x84 : PMU : [REMOTE_S] : None : Lines Victimized -- Remote - Lines in S State
Umask-10 : 0xa2 : PMU : [TOTAL_E] : None : Lines Victimized -- Lines in E State
Umask-11 : 0xa8 : PMU : [TOTAL_F] : None : Lines Victimized -- Lines in F State
Umask-12 : 0xa1 : PMU : [TOTAL_M] : None : Lines Victimized -- Lines in M State
Umask-13 : 0xa4 : PMU : [TOTAL_S] : None : Lines Victimized -- Lines in S State
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740256
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_MISC
Equiv	 : None
Flags    : None
Desc     : Miscellaneous events in the CHA.
Code     : 0x39
Umask-00 : 0x20 : PMU : [CV0_PREF_MISS] : None : Cbo Misc -- CV0 Prefetch Miss
Umask-01 : 0x10 : PMU : [CV0_PREF_VIC] : None : Cbo Misc -- CV0 Prefetch Victim
Umask-02 : 0x08 : PMU : [RFO_HIT_S] : None : Cbo Misc -- RFO HitS
Umask-03 : 0x01 : PMU : [RSPI_WAS_FSE] : None : Cbo Misc -- Silent Snoop Eviction
Umask-04 : 0x02 : PMU : [WC_ALIASING] : None : Cbo Misc -- Write Combining Aliasing
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740257
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_OSB
Equiv	 : None
Flags    : None
Desc     : Count of OSB snoop broadcasts. Counts by 1 per request causing OSB snoops to be broadcast. Does not count all the snoops generated by OSB.
Code     : 0x55
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740258
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_READ_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending reads from the CHA into the iMC.  In order to send reads into the memory controller, the HA must first acquire a credit for the iMCs AD Ingress queuee.
Code     : 0x58
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx READ Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx READ Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx READ Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx READ Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx READ Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx READ Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740259
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_REQUESTS
Equiv	 : None
Flags    : None
Desc     : Counts the total number of read requests made into the Home Agent. Reads include all read opcodes (including RFO).  Writes include all writes (streaming, evictions, HitM, etc).
Code     : 0x50
Umask-00 : 0x10 : PMU : [INVITOE_LOCAL] : None : Read and Write Requests -- InvalItoE Local
Umask-01 : 0x20 : PMU : [INVITOE_REMOTE] : None : Read and Write Requests -- InvalItoE Remote
Umask-02 : 0x03 : PMU : [READS] : [default] : Read and Write Requests -- Reads
Umask-03 : 0x01 : PMU : [READS_LOCAL] : None : Read and Write Requests -- Reads Local
Umask-04 : 0x02 : PMU : [READS_REMOTE] : None : Read and Write Requests -- Reads Remote
Umask-05 : 0x0c : PMU : [WRITES] : None : Read and Write Requests -- Writes
Umask-06 : 0x04 : PMU : [WRITES_LOCAL] : None : Read and Write Requests -- Writes Local
Umask-07 : 0x08 : PMU : [WRITES_REMOTE] : None : Read and Write Requests -- Writes Remote
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740260
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_RING_BOUNCES_HORZ
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.
Code     : 0xa1
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Horizontal Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Horizontal Ring. -- AK
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Horizontal Ring. -- BL
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Horizontal Ring. -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740261
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_RING_BOUNCES_VERT
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.
Code     : 0xa0
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Vertical Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Vertical Ring. -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Vertical Ring. -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Vertical Ring. -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740262
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_RING_SINK_STARVED_HORZ
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa3
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Horizontal Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Horizontal Ring -- AK
Umask-02 : 0x20 : PMU : [AK_AG1] : None : Sink Starvation on Horizontal Ring -- Acknowledgements to Agent 1
Umask-03 : 0x04 : PMU : [BL] : None : Sink Starvation on Horizontal Ring -- BL
Umask-04 : 0x08 : PMU : [IV] : None : Sink Starvation on Horizontal Ring -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740263
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_RING_SINK_STARVED_VERT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa2
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Vertical Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Vertical Ring -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Sink Starvation on Vertical Ring -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Sink Starvation on Vertical Ring -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740264
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_RING_SRC_THRTL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa4
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740265
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_RXC_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts number of allocations per cycle into the specified Ingress queue.
Code     : 0x13
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Allocations -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Allocations -- IRQ
Umask-02 : 0x02 : PMU : [IRQ_REJ] : None : Ingress (from CMS) Allocations -- IRQ Rejected
Umask-03 : 0x10 : PMU : [PRQ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-04 : 0x20 : PMU : [PRQ_REJ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-05 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Allocations -- RRQ
Umask-06 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Allocations -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740266
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_RXC_IPQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x22
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress Probe Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress Probe Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress Probe Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress Probe Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress Probe Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress Probe Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740267
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_RXC_IPQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x23
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress Probe Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress Probe Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress Probe Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress Probe Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress Probe Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress Probe Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress Probe Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress Probe Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740268
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_RXC_IRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x18
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740269
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_RXC_IRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x19
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740270
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_RXC_ISMQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x24
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740271
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_RXC_ISMQ0_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2c
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740272
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_RXC_ISMQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x25
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Rejects -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Rejects -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740273
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_RXC_ISMQ1_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2d
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Retries -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Retries -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740274
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_RXC_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Counts number of entries in the specified Ingress queue in each cycle.
Code     : 0x11
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Occupancy -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Occupancy -- IRQ
Umask-02 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Occupancy -- RRQ
Umask-03 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Occupancy -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740275
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_RXC_OTHER0_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2e
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Other Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Other Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Other Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Other Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Other Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Other Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Other Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Other Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740276
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_RXC_OTHER1_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2f
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Other Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Other Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Other Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Other Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Other Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Other Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Other Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Other Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740277
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_RXC_PRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x20
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740278
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_RXC_PRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x21
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- LLC OR SF Way
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740279
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_RXC_REQ_Q0_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2a
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Request Queue Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Request Queue Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Request Queue Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Request Queue Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Request Queue Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Request Queue Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Request Queue Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Request Queue Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740280
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_RXC_REQ_Q1_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2b
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Request Queue Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Request Queue Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Request Queue Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Request Queue Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Request Queue Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Request Queue Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Request Queue Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Request Queue Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740281
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_RXC_RRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x26
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : RRQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : RRQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : RRQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : RRQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : RRQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : RRQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : RRQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : RRQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740282
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_RXC_RRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x27
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : RRQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : RRQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : RRQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : RRQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : RRQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : RRQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : RRQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : RRQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740283
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_RXC_WBQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x28
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : WBQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : WBQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : WBQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : WBQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : WBQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : WBQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : WBQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : WBQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740284
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_RXC_WBQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x29
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : WBQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : WBQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : WBQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : WBQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : WBQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : WBQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : WBQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : WBQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740285
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_RXR_BUSY_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority
Code     : 0xb4
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-03 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740286
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_RXR_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the CMS Ingress
Code     : 0xb2
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Bypass -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Bypass -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Bypass -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Bypass -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Bypass -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Bypass -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740287
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_RXR_CRD_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.
Code     : 0xb3
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Injection Starvation -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Umask-05 : 0x80 : PMU : [IFV] : None : Transgress Injection Starvation -- IFV - Credit
Umask-06 : 0x08 : PMU : [IV_BNC] : None : Transgress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740288
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_RXR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh
Code     : 0xb1
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Allocations -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Allocations -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Allocations -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Allocations -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Allocations -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Allocations -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740289
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_RXR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh
Code     : 0xb0
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740290
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_SF_EVICTION
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x3d
Umask-00 : 0x02 : PMU : [E_STATE] : None : Snoop Filter Eviction -- E state
Umask-01 : 0x01 : PMU : [M_STATE] : None : Snoop Filter Eviction -- M state
Umask-02 : 0x04 : PMU : [S_STATE] : None : Snoop Filter Eviction -- S state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740291
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_SNOOPS_SENT
Equiv	 : None
Flags    : None
Desc     : Counts the number of snoops issued by the HA.
Code     : 0x51
Umask-00 : 0x01 : PMU : [ALL] : None : Snoops Sent -- All
Umask-01 : 0x10 : PMU : [BCST_LOCAL] : None : Snoops Sent -- Broadcast snoop for Local Requests
Umask-02 : 0x20 : PMU : [BCST_REMOTE] : None : Snoops Sent -- Broadcast snoops for Remote Requests
Umask-03 : 0x40 : PMU : [DIRECT_LOCAL] : None : Snoops Sent -- Directed snoops for Local Requests
Umask-04 : 0x80 : PMU : [DIRECT_REMOTE] : None : Snoops Sent -- Directed snoops for Remote Requests
Umask-05 : 0x04 : PMU : [LOCAL] : None : Snoops Sent -- Broadcast or directed Snoops sent for Local Requests
Umask-06 : 0x08 : PMU : [REMOTE] : None : Snoops Sent -- Broadcast or directed Snoops sent for Remote Requests
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740292
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_SNOOP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the total number of RspI snoop responses received.  Whenever a snoops are issued, one or more snoop responses will be returned depending on the topology of the system.  In systems larger than 2s, when multiple snoops are returned this will count all the snoops that are received.  For example, if 3 snoops were issued and returned RspI, RspS, and RspSFwd; then each of these sub-events would increment by 1.
Code     : 0x5c
Umask-00 : 0x40 : PMU : [RSPCNFLCTS] : None : Snoop Responses Received -- RSPCNFLCT*
Umask-01 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received -- RspFwd
Umask-02 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received -- RspI
Umask-03 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received -- RspIFwd
Umask-04 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received -- RspS
Umask-05 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received -- RspSFwd
Umask-06 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received -- Rsp*Fwd*WB
Umask-07 : 0x10 : PMU : [RSP_WBWB] : None : Snoop Responses Received -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740293
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_SNOOP_RESP_LOCAL
Equiv	 : None
Flags    : None
Desc     : Number of snoop responses received for a Local  request
Code     : 0x5d
Umask-00 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received Local -- RspFwd
Umask-01 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received Local -- RspI
Umask-02 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received Local -- RspIFwd
Umask-03 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received Local -- RspS
Umask-04 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received Local -- RspSFwd
Umask-05 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received Local -- Rsp*FWD*WB
Umask-06 : 0x10 : PMU : [RSP_WB] : None : Snoop Responses Received Local -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740294
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd0
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740295
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd2
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740296
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd4
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740297
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd6
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740298
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_TOR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.
Code     : 0x35
Umask-00 : 0x15 : PMU : [ALL_HIT] : None : TOR Inserts -- Hits from Local
Umask-01 : 0x35 : PMU : [ALL_IO_IA] : None : TOR Inserts -- All from Local iA and IO
Umask-02 : 0x25 : PMU : [ALL_MISS] : None : TOR Inserts -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Inserts -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Inserts -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Inserts -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Inserts -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Inserts -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Inserts -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Inserts -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Inserts -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Inserts -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Inserts -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Inserts -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Inserts -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 706740299
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_TOR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.
Code     : 0x36
Umask-00 : 0x37 : PMU : [ALL] : None : TOR Occupancy -- All from Local
Umask-01 : 0x17 : PMU : [ALL_HIT] : None : TOR Occupancy -- Hits from Local
Umask-02 : 0x27 : PMU : [ALL_MISS] : None : TOR Occupancy -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Occupancy -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Occupancy -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Occupancy -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Occupancy -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Occupancy -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Occupancy -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Occupancy -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Occupancy -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Occupancy -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Occupancy -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Occupancy -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Occupancy -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 706740300
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_TXR_HORZ_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9d
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal ADS Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal ADS Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal ADS Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal ADS Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal ADS Used -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740301
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_TXR_HORZ_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.
Code     : 0x9f
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Bypass Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Bypass Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Bypass Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Bypass Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Bypass Used -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Bypass Used -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740302
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x96
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740303
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x97
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740304
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_TXR_HORZ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x95
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Inserts -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Inserts -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Inserts -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Inserts -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Inserts -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Inserts -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740305
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_TXR_HORZ_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Horizontal Rinng
Code     : 0x99
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress NACKs -- AD - Bounce
Umask-01 : 0x20 : PMU : [AD_CRD] : None : CMS Horizontal Egress NACKs -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress NACKs -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress NACKs -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress NACKs -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress NACKs -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740306
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_TXR_HORZ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x94
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740307
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_TXR_HORZ_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.
Code     : 0x9b
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Injection Starvation -- AD - Bounce
Umask-01 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Injection Starvation -- AK - Bounce
Umask-02 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Injection Starvation -- BL - Bounce
Umask-03 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740308
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_TXR_VERT_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9c
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740309
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_TXR_VERT_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.
Code     : 0x9e
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical ADS Used -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740310
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x92
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Full -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740311
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x93
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740312
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_TXR_VERT_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x91
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Allocations -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Allocations -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Allocations -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Allocations -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Allocations -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Allocations -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Allocations -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740313
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_TXR_VERT_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Vertical Rinng
Code     : 0x98
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress NACKs -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress NACKs -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress NACKs -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress NACKs -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress NACKs -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress NACKs -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress NACKs -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740314
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_TXR_VERT_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x90
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Occupancy -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Occupancy -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Occupancy -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Occupancy -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Occupancy -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Occupancy -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Occupancy -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740315
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_TXR_VERT_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.
Code     : 0x9a
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress Injection Starvation -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740316
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_VERT_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa6
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AD Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AD Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AD Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AD Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740317
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_VERT_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa8
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AK Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AK Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AK Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AK Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740318
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_VERT_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xaa
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical BL Ring in Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical BL Ring in Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical BL Ring in Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical BL Ring in Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740319
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_VERT_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xac
Umask-00 : 0x04 : PMU : [DN] : None : Vertical IV Ring in Use -- Down
Umask-01 : 0x01 : PMU : [UP] : None : Vertical IV Ring in Use -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740320
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_WB_PUSH_MTOI
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was received WbPushMtoI
Code     : 0x56
Umask-00 : 0x01 : PMU : [LLC] : None : WbPushMtoI -- Pushed to LLC
Umask-01 : 0x02 : PMU : [MEM] : None : WbPushMtoI -- Pushed to Memory
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740321
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_WRITE_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending WRITEs from the CHA into the iMC.  In order to send WRITEs into the memory controller, the HA must first acquire a credit for the iMCs BL Ingress queuee.
Code     : 0x5a
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx WRITE Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx WRITE Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx WRITE Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx WRITE Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx WRITE Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx WRITE Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 706740322
PMU name : skx_unc_cha17 (Intel SkylakeX CHA17 uncore)
Name     : UNC_C_XSNP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the number of core cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type. This event can be filtered based on who triggered the initial snoop(s):  from Evictions, Core  or External (i.e. from a remote node) Requests.  And the event can be filtered based on the responses:  RspX_Fwd/HitY where Y is the state prior to the snoop response and X is the state following.
Code     : 0x32
Umask-00 : 0xe4 : PMU : [ANY_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Any RspIFwdFE
Umask-01 : 0xe2 : PMU : [ANY_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Any RspSFwdFE
Umask-02 : 0xe8 : PMU : [ANY_RSPS_FWDM] : None : Core Cross Snoop Responses -- Any RspSFwdM
Umask-03 : 0xe1 : PMU : [ANY_RSP_HITFSE] : None : Core Cross Snoop Responses -- Any RspHitFSE
Umask-04 : 0x44 : PMU : [CORE_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Core RspIFwdFE
Umask-05 : 0x50 : PMU : [CORE_RSPI_FWDM] : None : Core Cross Snoop Responses -- Core RspIFwdM
Umask-06 : 0x42 : PMU : [CORE_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Core RspSFwdFE
Umask-07 : 0x48 : PMU : [CORE_RSPS_FWDM] : None : Core Cross Snoop Responses -- Core RspSFwdM
Umask-08 : 0x41 : PMU : [CORE_RSP_HITFSE] : None : Core Cross Snoop Responses -- Core RspHitFSE
Umask-09 : 0x84 : PMU : [EVICT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Evict RspIFwdFE
Umask-10 : 0x90 : PMU : [EVICT_RSPI_FWDM] : None : Core Cross Snoop Responses -- Evict RspIFwdM
Umask-11 : 0x82 : PMU : [EVICT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Evict RspSFwdFE
Umask-12 : 0x88 : PMU : [EVICT_RSPS_FWDM] : None : Core Cross Snoop Responses -- Evict RspSFwdM
Umask-13 : 0x81 : PMU : [EVICT_RSP_HITFSE] : None : Core Cross Snoop Responses -- Evict RspHitFSE
Umask-14 : 0x24 : PMU : [EXT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- External RspIFwdFE
Umask-15 : 0x30 : PMU : [EXT_RSPI_FWDM] : None : Core Cross Snoop Responses -- External RspIFwdM
Umask-16 : 0x22 : PMU : [EXT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- External RspSFwdFE
Umask-17 : 0x28 : PMU : [EXT_RSPS_FWDM] : None : Core Cross Snoop Responses -- External RspSFwdM
Umask-18 : 0x21 : PMU : [EXT_RSP_HITFSE] : None : Core Cross Snoop Responses -- External RspHitFSE
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837376
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_AG0_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.
Code     : 0x80
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837377
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_AG0_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress
Code     : 0x82
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837378
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_AG0_BL_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.
Code     : 0x88
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837379
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_AG0_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress
Code     : 0x8a
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837380
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_AG1_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.
Code     : 0x84
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837381
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_AG1_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress
Code     : 0x86
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837382
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_AG1_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress
Code     : 0x8e
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837383
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_AG1_BL_CREDITS_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.
Code     : 0x8c
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837384
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_BYPASS_CHA_IMC
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was able to bypass HA pipe on the way to iMC.  This is a latency optimization for situations when there is light loadings on the memory subsystem.  This can be filtered by when the bypass was taken and when it was not.
Code     : 0x57
Umask-00 : 0x02 : PMU : [INTERMEDIATE] : None : CHA to iMC Bypass -- Intermediate bypass Taken
Umask-01 : 0x04 : PMU : [NOT_TAKEN] : None : CHA to iMC Bypass -- Not Taken
Umask-02 : 0x01 : PMU : [TAKEN] : None : CHA to iMC Bypass -- Taken
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837385
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837386
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_CMS_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xc0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837387
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_CORE_PMA
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x17
Umask-00 : 0x01 : PMU : [C1_STATE] : None : Core PMA Events -- C1  State
Umask-01 : 0x02 : PMU : [C1_TRANSITION] : None : Core PMA Events -- C1 Transition
Umask-02 : 0x04 : PMU : [C6_STATE] : None : Core PMA Events -- C6 State
Umask-03 : 0x08 : PMU : [C6_TRANSITION] : None : Core PMA Events -- C6 Transition
Umask-04 : 0x10 : PMU : [GV] : None : Core PMA Events -- GV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837388
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_CORE_SNP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that trigger a configurable number of cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type and what CoreValid bits are set.  For example, if 2 CV bits are set on a data read, the cores must have the data in S state so it is not necessary to snoop them.  However, if only 1 CV bit is set the core my have modified the data.  If the transaction was an RFO, it would need to invalidate the lines.  This event can be filtered based on who triggered the initial snoop(s).
Code     : 0x33
Umask-00 : 0xe2 : PMU : [ANY_GTONE] : None : Core Cross Snoops Issued -- Any Cycle with Multiple Snoops
Umask-01 : 0xe1 : PMU : [ANY_ONE] : None : Core Cross Snoops Issued -- Any Single Snoop
Umask-02 : 0xe4 : PMU : [ANY_REMOTE] : None : Core Cross Snoops Issued -- Any Snoop to Remote Node
Umask-03 : 0x42 : PMU : [CORE_GTONE] : None : Core Cross Snoops Issued -- Multiple Core Requests
Umask-04 : 0x41 : PMU : [CORE_ONE] : None : Core Cross Snoops Issued -- Single Core Requests
Umask-05 : 0x44 : PMU : [CORE_REMOTE] : None : Core Cross Snoops Issued -- Core Request to Remote Node
Umask-06 : 0x82 : PMU : [EVICT_GTONE] : None : Core Cross Snoops Issued -- Multiple Eviction
Umask-07 : 0x81 : PMU : [EVICT_ONE] : None : Core Cross Snoops Issued -- Single Eviction
Umask-08 : 0x84 : PMU : [EVICT_REMOTE] : None : Core Cross Snoops Issued -- Eviction to Remote Node
Umask-09 : 0x22 : PMU : [EXT_GTONE] : None : Core Cross Snoops Issued -- Multiple External Snoops
Umask-10 : 0x21 : PMU : [EXT_ONE] : None : Core Cross Snoops Issued -- Single External Snoops
Umask-11 : 0x24 : PMU : [EXT_REMOTE] : None : Core Cross Snoops Issued -- External Snoop to Remote Node
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837389
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_COUNTER0_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Since occupancy counts can only be captured in the Cbos 0 counter, this event allows a user to capture occupancy related information by filtering the Cb0 occupancy count captured in Counter 0.  The filtering available is found in the control register - threshold, invert and edge detect.  E.g. setting threshold to 1 can effectively monitor how many cycles the monitored queue has an entry.
Code     : 0x1f
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837390
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_DIR_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that looked up the Home Agent directory.  Can be filtered by requests that had to snoop and those that did not have to.
Code     : 0x53
Umask-00 : 0x02 : PMU : [NO_SNP] : None : Directory Lookups -- Snoop Not Needed
Umask-01 : 0x01 : PMU : [SNP] : None : Directory Lookups -- Snoop Needed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837391
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_DIR_UPDATE
Equiv	 : None
Flags    : None
Desc     : Counts the number of directory updates that were required.  These result in writes to the memory controller.
Code     : 0x54
Umask-00 : 0x01 : PMU : [HA] : None : Directory Updates -- from HA pipe
Umask-01 : 0x02 : PMU : [TOR] : None : Directory Updates -- from TOR pipe
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837392
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_EGRESS_ORDERING
Equiv	 : None
Flags    : None
Desc     : Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements
Code     : 0xae
Umask-00 : 0x04 : PMU : [IV_SNOOPGO_DN] : None : Egress Blocking due to Ordering requirements -- Down
Umask-01 : 0x01 : PMU : [IV_SNOOPGO_UP] : None : Egress Blocking due to Ordering requirements -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837393
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_FAST_ASSERTED
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles either the local or incoming distress signals are asserted.  Incoming distress includes up, dn and across.
Code     : 0xa5
Umask-00 : 0x02 : PMU : [HORZ] : None : FaST wire asserted -- Horizontal
Umask-01 : 0x01 : PMU : [VERT] : None : FaST wire asserted -- Vertical
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837394
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_HITME_HIT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5f
Umask-00 : 0x01 : PMU : [EX_RDS] : None : Counts Number of Hits in HitMe Cache -- Exclusive hit and op is RdCode, RdData, RdDataMigratory, RdCur, RdInv*, Inv*
Umask-01 : 0x04 : PMU : [SHARED_OWNREQ] : None : Counts Number of Hits in HitMe Cache -- Shared hit and op is RdInvOwn, RdInv, Inv*
Umask-02 : 0x08 : PMU : [WBMTOE] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoE
Umask-03 : 0x10 : PMU : [WBMTOI_OR_S] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837395
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_HITME_LOOKUP
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5e
Umask-00 : 0x01 : PMU : [READ] : None : Counts Number of times HitMe Cache is accessed -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInvOwn, RdInv, Inv*
Umask-01 : 0x02 : PMU : [WRITE] : None : Counts Number of times HitMe Cache is accessed -- op is WbMtoE, WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837396
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_HITME_MISS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x60
Umask-00 : 0x40 : PMU : [NOTSHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- No SF/LLC HitS/F and op is RdInvOwn
Umask-01 : 0x80 : PMU : [READ_OR_INV] : None : Counts Number of Misses in HitMe Cache -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInv, Inv*
Umask-02 : 0x20 : PMU : [SHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- SF/LLC HitS/F and op is RdInvOwn
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837397
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_HITME_UPDATE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x61
Umask-00 : 0x10 : PMU : [DEALLOCATE] : None : Counts the number of Allocate/Update to HitMe Cache -- Deallocate HtiME Reads without RspFwdI*
Umask-01 : 0x01 : PMU : [DEALLOCATE_RSPFWDI_LOC] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a local request
Umask-02 : 0x08 : PMU : [RDINVOWN] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache on RdInvOwn even if not RspFwdI*
Umask-03 : 0x02 : PMU : [RSPFWDI_REM] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a remote request
Umask-04 : 0x04 : PMU : [SHARED] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache to SHARed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837398
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_HORZ_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa7
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AD Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AD Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AD Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AD Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837399
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_HORZ_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa9
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AK Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AK Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AK Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AK Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837400
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_HORZ_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xab
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal BL Ring in Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal BL Ring in Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal BL Ring in Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal BL Ring in Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837401
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_HORZ_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xad
Umask-00 : 0x01 : PMU : [LEFT] : None : Horizontal IV Ring in Use -- Left
Umask-01 : 0x04 : PMU : [RIGHT] : None : Horizontal IV Ring in Use -- Right
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837402
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_IMC_READS_COUNT
Equiv	 : None
Flags    : None
Desc     : Count of the number of reads issued to any of the memory controller channels.  This can be filtered by the priority of the reads.
Code     : 0x59
Umask-00 : 0x01 : PMU : [NORMAL] : None : HA to iMC Reads Issued -- Normal
Umask-01 : 0x02 : PMU : [PRIORITY] : None : HA to iMC Reads Issued -- ISOCH
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837403
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_IMC_WRITES_COUNT
Equiv	 : None
Flags    : None
Desc     : Counts the total number of writes issued from the HA into the memory controller.  This counts for all four channels.  It can be filtered by full/partial and ISOCH/non-ISOCH.
Code     : 0x5b
Umask-00 : 0x01 : PMU : [FULL] : None : Writes Issued to the iMC by the HA -- Full Line Non-ISOCH
Umask-01 : 0x10 : PMU : [FULL_MIG] : None : Writes Issued to the iMC by the HA -- Full Line MIG
Umask-02 : 0x04 : PMU : [FULL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Full Line
Umask-03 : 0x02 : PMU : [PARTIAL] : None : Writes Issued to the iMC by the HA -- Partial Non-ISOCH
Umask-04 : 0x20 : PMU : [PARTIAL_MIG] : None : Writes Issued to the iMC by the HA -- Partial MIG
Umask-05 : 0x08 : PMU : [PARTIAL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Partial
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837404
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_IODC_ALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x62
Umask-00 : 0x01 : PMU : [INVITOM] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations
Umask-01 : 0x02 : PMU : [IODCFULL] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations dropped due to IODC Full
Umask-02 : 0x04 : PMU : [OSBGATED] : None : Counts Number of times IODC entry allocation is attempted -- Number of IDOC allocation dropped due to OSB gate
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837405
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_IODC_DEALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x63
Umask-00 : 0x10 : PMU : [ALL] : None : Counts number of IODC deallocations -- IODC deallocated due to any reason
Umask-01 : 0x08 : PMU : [SNPOUT] : None : Counts number of IODC deallocations -- IODC deallocated due to conflicting transaction
Umask-02 : 0x01 : PMU : [WBMTOE] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoE
Umask-03 : 0x02 : PMU : [WBMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoI
Umask-04 : 0x04 : PMU : [WBPUSHMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbPushMtoI
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837406
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_LLC_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2.  This has numerous filters available.  Note the non-standard filtering equation.  This event will count requests that lookup the cache multiple times with multiple increments.  One must ALWAYS set umask bit 0 and select a state or states to match.  Otherwise, the event will count nothing.  CHAFilter0[24:21,17] bits correspond to [FMESI] state.
Code     : 0x34
Umask-00 : 0x11 : PMU : [ANY] : [default] : Cache and Snoop Filter Lookups -- Any Request
Umask-01 : 0x03 : PMU : [DATA_READ] : None : Cache and Snoop Filter Lookups -- Data Read Request
Umask-02 : 0x31 : PMU : [LOCAL] : None : Cache and Snoop Filter Lookups -- Local
Umask-03 : 0x91 : PMU : [REMOTE] : None : Cache and Snoop Filter Lookups -- Remote
Umask-04 : 0x09 : PMU : [REMOTE_SNOOP] : None : Cache and Snoop Filter Lookups -- External Snoop Request
Umask-05 : 0x05 : PMU : [WRITE] : None : Cache and Snoop Filter Lookups -- Write Requests
Umask-06 : 0x00 : PMU : [STATE_LLC_I] : None : LLC Invalid cacheline state
Umask-07 : 0x00 : PMU : [STATE_SF_S] : None : SF Shared cacheline state
Umask-08 : 0x00 : PMU : [STATE_SF_E] : None : SF Exclusive cacheline state
Umask-09 : 0x00 : PMU : [STATE_SF_H] : None : SF H cacheline state
Umask-10 : 0x00 : PMU : [STATE_LLC_S] : None : LLC Shared cacheline state
Umask-11 : 0x00 : PMU : [STATE_LLC_E] : None : LLC Exclusive cacheline state
Umask-12 : 0x00 : PMU : [STATE_LLC_M] : None : LLC Modified cacheline state
Umask-13 : 0x00 : PMU : [STATE_LLC_F] : None : LLC Forward cacheline state
Umask-14 : 0x00 : PMU : [STATE_CACHE_ANY] : [default] : Any cache line state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837407
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_LLC_VICTIMS
Equiv	 : None
Flags    : None
Desc     : Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.
Code     : 0x37
Umask-00 : 0x2f : PMU : [LOCAL_ALL] : None : Lines Victimized -- Local - All Lines
Umask-01 : 0x22 : PMU : [LOCAL_E] : None : Lines Victimized -- Local - Lines in E State
Umask-02 : 0x28 : PMU : [LOCAL_F] : None : Lines Victimized -- Local - Lines in F State
Umask-03 : 0x21 : PMU : [LOCAL_M] : None : Lines Victimized -- Local - Lines in M State
Umask-04 : 0x24 : PMU : [LOCAL_S] : None : Lines Victimized -- Local - Lines in S State
Umask-05 : 0x8f : PMU : [REMOTE_ALL] : None : Lines Victimized -- Remote - All Lines
Umask-06 : 0x82 : PMU : [REMOTE_E] : None : Lines Victimized -- Remote - Lines in E State
Umask-07 : 0x88 : PMU : [REMOTE_F] : None : Lines Victimized -- Remote - Lines in F State
Umask-08 : 0x81 : PMU : [REMOTE_M] : None : Lines Victimized -- Remote - Lines in M State
Umask-09 : 0x84 : PMU : [REMOTE_S] : None : Lines Victimized -- Remote - Lines in S State
Umask-10 : 0xa2 : PMU : [TOTAL_E] : None : Lines Victimized -- Lines in E State
Umask-11 : 0xa8 : PMU : [TOTAL_F] : None : Lines Victimized -- Lines in F State
Umask-12 : 0xa1 : PMU : [TOTAL_M] : None : Lines Victimized -- Lines in M State
Umask-13 : 0xa4 : PMU : [TOTAL_S] : None : Lines Victimized -- Lines in S State
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837408
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_MISC
Equiv	 : None
Flags    : None
Desc     : Miscellaneous events in the CHA.
Code     : 0x39
Umask-00 : 0x20 : PMU : [CV0_PREF_MISS] : None : Cbo Misc -- CV0 Prefetch Miss
Umask-01 : 0x10 : PMU : [CV0_PREF_VIC] : None : Cbo Misc -- CV0 Prefetch Victim
Umask-02 : 0x08 : PMU : [RFO_HIT_S] : None : Cbo Misc -- RFO HitS
Umask-03 : 0x01 : PMU : [RSPI_WAS_FSE] : None : Cbo Misc -- Silent Snoop Eviction
Umask-04 : 0x02 : PMU : [WC_ALIASING] : None : Cbo Misc -- Write Combining Aliasing
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837409
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_OSB
Equiv	 : None
Flags    : None
Desc     : Count of OSB snoop broadcasts. Counts by 1 per request causing OSB snoops to be broadcast. Does not count all the snoops generated by OSB.
Code     : 0x55
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837410
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_READ_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending reads from the CHA into the iMC.  In order to send reads into the memory controller, the HA must first acquire a credit for the iMCs AD Ingress queuee.
Code     : 0x58
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx READ Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx READ Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx READ Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx READ Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx READ Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx READ Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837411
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_REQUESTS
Equiv	 : None
Flags    : None
Desc     : Counts the total number of read requests made into the Home Agent. Reads include all read opcodes (including RFO).  Writes include all writes (streaming, evictions, HitM, etc).
Code     : 0x50
Umask-00 : 0x10 : PMU : [INVITOE_LOCAL] : None : Read and Write Requests -- InvalItoE Local
Umask-01 : 0x20 : PMU : [INVITOE_REMOTE] : None : Read and Write Requests -- InvalItoE Remote
Umask-02 : 0x03 : PMU : [READS] : [default] : Read and Write Requests -- Reads
Umask-03 : 0x01 : PMU : [READS_LOCAL] : None : Read and Write Requests -- Reads Local
Umask-04 : 0x02 : PMU : [READS_REMOTE] : None : Read and Write Requests -- Reads Remote
Umask-05 : 0x0c : PMU : [WRITES] : None : Read and Write Requests -- Writes
Umask-06 : 0x04 : PMU : [WRITES_LOCAL] : None : Read and Write Requests -- Writes Local
Umask-07 : 0x08 : PMU : [WRITES_REMOTE] : None : Read and Write Requests -- Writes Remote
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837412
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_RING_BOUNCES_HORZ
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.
Code     : 0xa1
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Horizontal Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Horizontal Ring. -- AK
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Horizontal Ring. -- BL
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Horizontal Ring. -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837413
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_RING_BOUNCES_VERT
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.
Code     : 0xa0
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Vertical Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Vertical Ring. -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Vertical Ring. -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Vertical Ring. -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837414
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_RING_SINK_STARVED_HORZ
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa3
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Horizontal Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Horizontal Ring -- AK
Umask-02 : 0x20 : PMU : [AK_AG1] : None : Sink Starvation on Horizontal Ring -- Acknowledgements to Agent 1
Umask-03 : 0x04 : PMU : [BL] : None : Sink Starvation on Horizontal Ring -- BL
Umask-04 : 0x08 : PMU : [IV] : None : Sink Starvation on Horizontal Ring -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837415
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_RING_SINK_STARVED_VERT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa2
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Vertical Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Vertical Ring -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Sink Starvation on Vertical Ring -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Sink Starvation on Vertical Ring -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837416
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_RING_SRC_THRTL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa4
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837417
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_RXC_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts number of allocations per cycle into the specified Ingress queue.
Code     : 0x13
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Allocations -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Allocations -- IRQ
Umask-02 : 0x02 : PMU : [IRQ_REJ] : None : Ingress (from CMS) Allocations -- IRQ Rejected
Umask-03 : 0x10 : PMU : [PRQ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-04 : 0x20 : PMU : [PRQ_REJ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-05 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Allocations -- RRQ
Umask-06 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Allocations -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837418
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_RXC_IPQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x22
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress Probe Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress Probe Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress Probe Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress Probe Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress Probe Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress Probe Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837419
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_RXC_IPQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x23
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress Probe Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress Probe Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress Probe Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress Probe Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress Probe Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress Probe Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress Probe Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress Probe Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837420
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_RXC_IRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x18
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837421
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_RXC_IRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x19
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837422
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_RXC_ISMQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x24
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837423
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_RXC_ISMQ0_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2c
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837424
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_RXC_ISMQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x25
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Rejects -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Rejects -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837425
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_RXC_ISMQ1_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2d
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Retries -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Retries -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837426
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_RXC_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Counts number of entries in the specified Ingress queue in each cycle.
Code     : 0x11
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Occupancy -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Occupancy -- IRQ
Umask-02 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Occupancy -- RRQ
Umask-03 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Occupancy -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837427
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_RXC_OTHER0_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2e
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Other Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Other Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Other Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Other Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Other Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Other Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Other Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Other Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837428
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_RXC_OTHER1_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2f
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Other Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Other Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Other Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Other Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Other Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Other Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Other Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Other Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837429
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_RXC_PRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x20
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837430
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_RXC_PRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x21
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- LLC OR SF Way
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837431
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_RXC_REQ_Q0_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2a
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Request Queue Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Request Queue Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Request Queue Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Request Queue Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Request Queue Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Request Queue Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Request Queue Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Request Queue Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837432
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_RXC_REQ_Q1_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2b
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Request Queue Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Request Queue Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Request Queue Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Request Queue Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Request Queue Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Request Queue Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Request Queue Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Request Queue Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837433
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_RXC_RRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x26
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : RRQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : RRQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : RRQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : RRQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : RRQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : RRQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : RRQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : RRQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837434
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_RXC_RRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x27
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : RRQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : RRQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : RRQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : RRQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : RRQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : RRQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : RRQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : RRQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837435
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_RXC_WBQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x28
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : WBQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : WBQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : WBQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : WBQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : WBQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : WBQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : WBQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : WBQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837436
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_RXC_WBQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x29
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : WBQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : WBQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : WBQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : WBQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : WBQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : WBQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : WBQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : WBQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837437
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_RXR_BUSY_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority
Code     : 0xb4
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-03 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837438
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_RXR_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the CMS Ingress
Code     : 0xb2
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Bypass -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Bypass -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Bypass -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Bypass -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Bypass -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Bypass -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837439
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_RXR_CRD_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.
Code     : 0xb3
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Injection Starvation -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Umask-05 : 0x80 : PMU : [IFV] : None : Transgress Injection Starvation -- IFV - Credit
Umask-06 : 0x08 : PMU : [IV_BNC] : None : Transgress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837440
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_RXR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh
Code     : 0xb1
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Allocations -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Allocations -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Allocations -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Allocations -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Allocations -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Allocations -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837441
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_RXR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh
Code     : 0xb0
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837442
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_SF_EVICTION
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x3d
Umask-00 : 0x02 : PMU : [E_STATE] : None : Snoop Filter Eviction -- E state
Umask-01 : 0x01 : PMU : [M_STATE] : None : Snoop Filter Eviction -- M state
Umask-02 : 0x04 : PMU : [S_STATE] : None : Snoop Filter Eviction -- S state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837443
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_SNOOPS_SENT
Equiv	 : None
Flags    : None
Desc     : Counts the number of snoops issued by the HA.
Code     : 0x51
Umask-00 : 0x01 : PMU : [ALL] : None : Snoops Sent -- All
Umask-01 : 0x10 : PMU : [BCST_LOCAL] : None : Snoops Sent -- Broadcast snoop for Local Requests
Umask-02 : 0x20 : PMU : [BCST_REMOTE] : None : Snoops Sent -- Broadcast snoops for Remote Requests
Umask-03 : 0x40 : PMU : [DIRECT_LOCAL] : None : Snoops Sent -- Directed snoops for Local Requests
Umask-04 : 0x80 : PMU : [DIRECT_REMOTE] : None : Snoops Sent -- Directed snoops for Remote Requests
Umask-05 : 0x04 : PMU : [LOCAL] : None : Snoops Sent -- Broadcast or directed Snoops sent for Local Requests
Umask-06 : 0x08 : PMU : [REMOTE] : None : Snoops Sent -- Broadcast or directed Snoops sent for Remote Requests
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837444
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_SNOOP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the total number of RspI snoop responses received.  Whenever a snoops are issued, one or more snoop responses will be returned depending on the topology of the system.  In systems larger than 2s, when multiple snoops are returned this will count all the snoops that are received.  For example, if 3 snoops were issued and returned RspI, RspS, and RspSFwd; then each of these sub-events would increment by 1.
Code     : 0x5c
Umask-00 : 0x40 : PMU : [RSPCNFLCTS] : None : Snoop Responses Received -- RSPCNFLCT*
Umask-01 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received -- RspFwd
Umask-02 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received -- RspI
Umask-03 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received -- RspIFwd
Umask-04 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received -- RspS
Umask-05 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received -- RspSFwd
Umask-06 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received -- Rsp*Fwd*WB
Umask-07 : 0x10 : PMU : [RSP_WBWB] : None : Snoop Responses Received -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837445
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_SNOOP_RESP_LOCAL
Equiv	 : None
Flags    : None
Desc     : Number of snoop responses received for a Local  request
Code     : 0x5d
Umask-00 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received Local -- RspFwd
Umask-01 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received Local -- RspI
Umask-02 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received Local -- RspIFwd
Umask-03 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received Local -- RspS
Umask-04 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received Local -- RspSFwd
Umask-05 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received Local -- Rsp*FWD*WB
Umask-06 : 0x10 : PMU : [RSP_WB] : None : Snoop Responses Received Local -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837446
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd0
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837447
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd2
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837448
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd4
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837449
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd6
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837450
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_TOR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.
Code     : 0x35
Umask-00 : 0x15 : PMU : [ALL_HIT] : None : TOR Inserts -- Hits from Local
Umask-01 : 0x35 : PMU : [ALL_IO_IA] : None : TOR Inserts -- All from Local iA and IO
Umask-02 : 0x25 : PMU : [ALL_MISS] : None : TOR Inserts -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Inserts -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Inserts -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Inserts -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Inserts -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Inserts -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Inserts -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Inserts -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Inserts -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Inserts -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Inserts -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Inserts -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Inserts -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 708837451
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_TOR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.
Code     : 0x36
Umask-00 : 0x37 : PMU : [ALL] : None : TOR Occupancy -- All from Local
Umask-01 : 0x17 : PMU : [ALL_HIT] : None : TOR Occupancy -- Hits from Local
Umask-02 : 0x27 : PMU : [ALL_MISS] : None : TOR Occupancy -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Occupancy -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Occupancy -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Occupancy -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Occupancy -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Occupancy -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Occupancy -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Occupancy -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Occupancy -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Occupancy -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Occupancy -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Occupancy -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Occupancy -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 708837452
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_TXR_HORZ_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9d
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal ADS Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal ADS Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal ADS Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal ADS Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal ADS Used -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837453
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_TXR_HORZ_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.
Code     : 0x9f
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Bypass Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Bypass Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Bypass Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Bypass Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Bypass Used -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Bypass Used -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837454
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x96
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837455
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x97
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837456
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_TXR_HORZ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x95
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Inserts -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Inserts -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Inserts -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Inserts -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Inserts -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Inserts -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837457
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_TXR_HORZ_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Horizontal Rinng
Code     : 0x99
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress NACKs -- AD - Bounce
Umask-01 : 0x20 : PMU : [AD_CRD] : None : CMS Horizontal Egress NACKs -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress NACKs -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress NACKs -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress NACKs -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress NACKs -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837458
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_TXR_HORZ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x94
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837459
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_TXR_HORZ_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.
Code     : 0x9b
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Injection Starvation -- AD - Bounce
Umask-01 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Injection Starvation -- AK - Bounce
Umask-02 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Injection Starvation -- BL - Bounce
Umask-03 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837460
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_TXR_VERT_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9c
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837461
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_TXR_VERT_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.
Code     : 0x9e
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical ADS Used -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837462
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x92
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Full -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837463
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x93
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837464
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_TXR_VERT_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x91
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Allocations -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Allocations -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Allocations -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Allocations -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Allocations -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Allocations -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Allocations -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837465
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_TXR_VERT_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Vertical Rinng
Code     : 0x98
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress NACKs -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress NACKs -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress NACKs -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress NACKs -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress NACKs -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress NACKs -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress NACKs -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837466
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_TXR_VERT_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x90
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Occupancy -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Occupancy -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Occupancy -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Occupancy -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Occupancy -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Occupancy -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Occupancy -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837467
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_TXR_VERT_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.
Code     : 0x9a
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress Injection Starvation -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837468
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_VERT_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa6
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AD Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AD Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AD Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AD Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837469
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_VERT_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa8
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AK Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AK Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AK Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AK Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837470
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_VERT_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xaa
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical BL Ring in Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical BL Ring in Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical BL Ring in Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical BL Ring in Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837471
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_VERT_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xac
Umask-00 : 0x04 : PMU : [DN] : None : Vertical IV Ring in Use -- Down
Umask-01 : 0x01 : PMU : [UP] : None : Vertical IV Ring in Use -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837472
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_WB_PUSH_MTOI
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was received WbPushMtoI
Code     : 0x56
Umask-00 : 0x01 : PMU : [LLC] : None : WbPushMtoI -- Pushed to LLC
Umask-01 : 0x02 : PMU : [MEM] : None : WbPushMtoI -- Pushed to Memory
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837473
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_WRITE_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending WRITEs from the CHA into the iMC.  In order to send WRITEs into the memory controller, the HA must first acquire a credit for the iMCs BL Ingress queuee.
Code     : 0x5a
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx WRITE Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx WRITE Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx WRITE Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx WRITE Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx WRITE Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx WRITE Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 708837474
PMU name : skx_unc_cha18 (Intel SkylakeX CHA18 uncore)
Name     : UNC_C_XSNP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the number of core cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type. This event can be filtered based on who triggered the initial snoop(s):  from Evictions, Core  or External (i.e. from a remote node) Requests.  And the event can be filtered based on the responses:  RspX_Fwd/HitY where Y is the state prior to the snoop response and X is the state following.
Code     : 0x32
Umask-00 : 0xe4 : PMU : [ANY_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Any RspIFwdFE
Umask-01 : 0xe2 : PMU : [ANY_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Any RspSFwdFE
Umask-02 : 0xe8 : PMU : [ANY_RSPS_FWDM] : None : Core Cross Snoop Responses -- Any RspSFwdM
Umask-03 : 0xe1 : PMU : [ANY_RSP_HITFSE] : None : Core Cross Snoop Responses -- Any RspHitFSE
Umask-04 : 0x44 : PMU : [CORE_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Core RspIFwdFE
Umask-05 : 0x50 : PMU : [CORE_RSPI_FWDM] : None : Core Cross Snoop Responses -- Core RspIFwdM
Umask-06 : 0x42 : PMU : [CORE_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Core RspSFwdFE
Umask-07 : 0x48 : PMU : [CORE_RSPS_FWDM] : None : Core Cross Snoop Responses -- Core RspSFwdM
Umask-08 : 0x41 : PMU : [CORE_RSP_HITFSE] : None : Core Cross Snoop Responses -- Core RspHitFSE
Umask-09 : 0x84 : PMU : [EVICT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Evict RspIFwdFE
Umask-10 : 0x90 : PMU : [EVICT_RSPI_FWDM] : None : Core Cross Snoop Responses -- Evict RspIFwdM
Umask-11 : 0x82 : PMU : [EVICT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Evict RspSFwdFE
Umask-12 : 0x88 : PMU : [EVICT_RSPS_FWDM] : None : Core Cross Snoop Responses -- Evict RspSFwdM
Umask-13 : 0x81 : PMU : [EVICT_RSP_HITFSE] : None : Core Cross Snoop Responses -- Evict RspHitFSE
Umask-14 : 0x24 : PMU : [EXT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- External RspIFwdFE
Umask-15 : 0x30 : PMU : [EXT_RSPI_FWDM] : None : Core Cross Snoop Responses -- External RspIFwdM
Umask-16 : 0x22 : PMU : [EXT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- External RspSFwdFE
Umask-17 : 0x28 : PMU : [EXT_RSPS_FWDM] : None : Core Cross Snoop Responses -- External RspSFwdM
Umask-18 : 0x21 : PMU : [EXT_RSP_HITFSE] : None : Core Cross Snoop Responses -- External RspHitFSE
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934528
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_AG0_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.
Code     : 0x80
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934529
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_AG0_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress
Code     : 0x82
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934530
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_AG0_BL_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.
Code     : 0x88
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934531
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_AG0_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress
Code     : 0x8a
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934532
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_AG1_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.
Code     : 0x84
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934533
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_AG1_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress
Code     : 0x86
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 AD Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934534
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_AG1_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress
Code     : 0x8e
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934535
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_AG1_BL_CREDITS_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.
Code     : 0x8c
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent1 BL Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent1 BL Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent1 BL Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent1 BL Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent1 BL Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent1 BL Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934536
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_BYPASS_CHA_IMC
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was able to bypass HA pipe on the way to iMC.  This is a latency optimization for situations when there is light loadings on the memory subsystem.  This can be filtered by when the bypass was taken and when it was not.
Code     : 0x57
Umask-00 : 0x02 : PMU : [INTERMEDIATE] : None : CHA to iMC Bypass -- Intermediate bypass Taken
Umask-01 : 0x04 : PMU : [NOT_TAKEN] : None : CHA to iMC Bypass -- Not Taken
Umask-02 : 0x01 : PMU : [TAKEN] : None : CHA to iMC Bypass -- Taken
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934537
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934538
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_CMS_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xc0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934539
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_CORE_PMA
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x17
Umask-00 : 0x01 : PMU : [C1_STATE] : None : Core PMA Events -- C1  State
Umask-01 : 0x02 : PMU : [C1_TRANSITION] : None : Core PMA Events -- C1 Transition
Umask-02 : 0x04 : PMU : [C6_STATE] : None : Core PMA Events -- C6 State
Umask-03 : 0x08 : PMU : [C6_TRANSITION] : None : Core PMA Events -- C6 Transition
Umask-04 : 0x10 : PMU : [GV] : None : Core PMA Events -- GV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934540
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_CORE_SNP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that trigger a configurable number of cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type and what CoreValid bits are set.  For example, if 2 CV bits are set on a data read, the cores must have the data in S state so it is not necessary to snoop them.  However, if only 1 CV bit is set the core my have modified the data.  If the transaction was an RFO, it would need to invalidate the lines.  This event can be filtered based on who triggered the initial snoop(s).
Code     : 0x33
Umask-00 : 0xe2 : PMU : [ANY_GTONE] : None : Core Cross Snoops Issued -- Any Cycle with Multiple Snoops
Umask-01 : 0xe1 : PMU : [ANY_ONE] : None : Core Cross Snoops Issued -- Any Single Snoop
Umask-02 : 0xe4 : PMU : [ANY_REMOTE] : None : Core Cross Snoops Issued -- Any Snoop to Remote Node
Umask-03 : 0x42 : PMU : [CORE_GTONE] : None : Core Cross Snoops Issued -- Multiple Core Requests
Umask-04 : 0x41 : PMU : [CORE_ONE] : None : Core Cross Snoops Issued -- Single Core Requests
Umask-05 : 0x44 : PMU : [CORE_REMOTE] : None : Core Cross Snoops Issued -- Core Request to Remote Node
Umask-06 : 0x82 : PMU : [EVICT_GTONE] : None : Core Cross Snoops Issued -- Multiple Eviction
Umask-07 : 0x81 : PMU : [EVICT_ONE] : None : Core Cross Snoops Issued -- Single Eviction
Umask-08 : 0x84 : PMU : [EVICT_REMOTE] : None : Core Cross Snoops Issued -- Eviction to Remote Node
Umask-09 : 0x22 : PMU : [EXT_GTONE] : None : Core Cross Snoops Issued -- Multiple External Snoops
Umask-10 : 0x21 : PMU : [EXT_ONE] : None : Core Cross Snoops Issued -- Single External Snoops
Umask-11 : 0x24 : PMU : [EXT_REMOTE] : None : Core Cross Snoops Issued -- External Snoop to Remote Node
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934541
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_COUNTER0_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Since occupancy counts can only be captured in the Cbos 0 counter, this event allows a user to capture occupancy related information by filtering the Cb0 occupancy count captured in Counter 0.  The filtering available is found in the control register - threshold, invert and edge detect.  E.g. setting threshold to 1 can effectively monitor how many cycles the monitored queue has an entry.
Code     : 0x1f
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934542
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_DIR_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of transactions that looked up the Home Agent directory.  Can be filtered by requests that had to snoop and those that did not have to.
Code     : 0x53
Umask-00 : 0x02 : PMU : [NO_SNP] : None : Directory Lookups -- Snoop Not Needed
Umask-01 : 0x01 : PMU : [SNP] : None : Directory Lookups -- Snoop Needed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934543
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_DIR_UPDATE
Equiv	 : None
Flags    : None
Desc     : Counts the number of directory updates that were required.  These result in writes to the memory controller.
Code     : 0x54
Umask-00 : 0x01 : PMU : [HA] : None : Directory Updates -- from HA pipe
Umask-01 : 0x02 : PMU : [TOR] : None : Directory Updates -- from TOR pipe
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934544
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_EGRESS_ORDERING
Equiv	 : None
Flags    : None
Desc     : Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements
Code     : 0xae
Umask-00 : 0x04 : PMU : [IV_SNOOPGO_DN] : None : Egress Blocking due to Ordering requirements -- Down
Umask-01 : 0x01 : PMU : [IV_SNOOPGO_UP] : None : Egress Blocking due to Ordering requirements -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934545
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_FAST_ASSERTED
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles either the local or incoming distress signals are asserted.  Incoming distress includes up, dn and across.
Code     : 0xa5
Umask-00 : 0x02 : PMU : [HORZ] : None : FaST wire asserted -- Horizontal
Umask-01 : 0x01 : PMU : [VERT] : None : FaST wire asserted -- Vertical
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934546
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_HITME_HIT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5f
Umask-00 : 0x01 : PMU : [EX_RDS] : None : Counts Number of Hits in HitMe Cache -- Exclusive hit and op is RdCode, RdData, RdDataMigratory, RdCur, RdInv*, Inv*
Umask-01 : 0x04 : PMU : [SHARED_OWNREQ] : None : Counts Number of Hits in HitMe Cache -- Shared hit and op is RdInvOwn, RdInv, Inv*
Umask-02 : 0x08 : PMU : [WBMTOE] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoE
Umask-03 : 0x10 : PMU : [WBMTOI_OR_S] : None : Counts Number of Hits in HitMe Cache -- op is WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934547
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_HITME_LOOKUP
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5e
Umask-00 : 0x01 : PMU : [READ] : None : Counts Number of times HitMe Cache is accessed -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInvOwn, RdInv, Inv*
Umask-01 : 0x02 : PMU : [WRITE] : None : Counts Number of times HitMe Cache is accessed -- op is WbMtoE, WbMtoI, WbPushMtoI, WbFlush, or WbMtoS
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934548
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_HITME_MISS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x60
Umask-00 : 0x40 : PMU : [NOTSHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- No SF/LLC HitS/F and op is RdInvOwn
Umask-01 : 0x80 : PMU : [READ_OR_INV] : None : Counts Number of Misses in HitMe Cache -- op is RdCode, RdData, RdDataMigratory, RdCur, RdInv, Inv*
Umask-02 : 0x20 : PMU : [SHARED_RDINVOWN] : None : Counts Number of Misses in HitMe Cache -- SF/LLC HitS/F and op is RdInvOwn
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934549
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_HITME_UPDATE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x61
Umask-00 : 0x10 : PMU : [DEALLOCATE] : None : Counts the number of Allocate/Update to HitMe Cache -- Deallocate HtiME Reads without RspFwdI*
Umask-01 : 0x01 : PMU : [DEALLOCATE_RSPFWDI_LOC] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a local request
Umask-02 : 0x08 : PMU : [RDINVOWN] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache on RdInvOwn even if not RspFwdI*
Umask-03 : 0x02 : PMU : [RSPFWDI_REM] : None : Counts the number of Allocate/Update to HitMe Cache -- op is RspIFwd or RspIFwdWb for a remote request
Umask-04 : 0x04 : PMU : [SHARED] : None : Counts the number of Allocate/Update to HitMe Cache -- Update HitMe Cache to SHARed
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934550
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_HORZ_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa7
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AD Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AD Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AD Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AD Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934551
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_HORZ_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa9
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AK Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AK Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AK Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AK Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934552
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_HORZ_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xab
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal BL Ring in Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal BL Ring in Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal BL Ring in Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal BL Ring in Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934553
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_HORZ_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xad
Umask-00 : 0x01 : PMU : [LEFT] : None : Horizontal IV Ring in Use -- Left
Umask-01 : 0x04 : PMU : [RIGHT] : None : Horizontal IV Ring in Use -- Right
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934554
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_IMC_READS_COUNT
Equiv	 : None
Flags    : None
Desc     : Count of the number of reads issued to any of the memory controller channels.  This can be filtered by the priority of the reads.
Code     : 0x59
Umask-00 : 0x01 : PMU : [NORMAL] : None : HA to iMC Reads Issued -- Normal
Umask-01 : 0x02 : PMU : [PRIORITY] : None : HA to iMC Reads Issued -- ISOCH
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934555
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_IMC_WRITES_COUNT
Equiv	 : None
Flags    : None
Desc     : Counts the total number of writes issued from the HA into the memory controller.  This counts for all four channels.  It can be filtered by full/partial and ISOCH/non-ISOCH.
Code     : 0x5b
Umask-00 : 0x01 : PMU : [FULL] : None : Writes Issued to the iMC by the HA -- Full Line Non-ISOCH
Umask-01 : 0x10 : PMU : [FULL_MIG] : None : Writes Issued to the iMC by the HA -- Full Line MIG
Umask-02 : 0x04 : PMU : [FULL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Full Line
Umask-03 : 0x02 : PMU : [PARTIAL] : None : Writes Issued to the iMC by the HA -- Partial Non-ISOCH
Umask-04 : 0x20 : PMU : [PARTIAL_MIG] : None : Writes Issued to the iMC by the HA -- Partial MIG
Umask-05 : 0x08 : PMU : [PARTIAL_PRIORITY] : None : Writes Issued to the iMC by the HA -- ISOCH Partial
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934556
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_IODC_ALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x62
Umask-00 : 0x01 : PMU : [INVITOM] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations
Umask-01 : 0x02 : PMU : [IODCFULL] : None : Counts Number of times IODC entry allocation is attempted -- Number of IODC allocations dropped due to IODC Full
Umask-02 : 0x04 : PMU : [OSBGATED] : None : Counts Number of times IODC entry allocation is attempted -- Number of IDOC allocation dropped due to OSB gate
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934557
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_IODC_DEALLOC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x63
Umask-00 : 0x10 : PMU : [ALL] : None : Counts number of IODC deallocations -- IODC deallocated due to any reason
Umask-01 : 0x08 : PMU : [SNPOUT] : None : Counts number of IODC deallocations -- IODC deallocated due to conflicting transaction
Umask-02 : 0x01 : PMU : [WBMTOE] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoE
Umask-03 : 0x02 : PMU : [WBMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbMtoI
Umask-04 : 0x04 : PMU : [WBPUSHMTOI] : None : Counts number of IODC deallocations -- IODC deallocated due to WbPushMtoI
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934558
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_LLC_LOOKUP
Equiv	 : None
Flags    : None
Desc     : Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2.  This has numerous filters available.  Note the non-standard filtering equation.  This event will count requests that lookup the cache multiple times with multiple increments.  One must ALWAYS set umask bit 0 and select a state or states to match.  Otherwise, the event will count nothing.  CHAFilter0[24:21,17] bits correspond to [FMESI] state.
Code     : 0x34
Umask-00 : 0x11 : PMU : [ANY] : [default] : Cache and Snoop Filter Lookups -- Any Request
Umask-01 : 0x03 : PMU : [DATA_READ] : None : Cache and Snoop Filter Lookups -- Data Read Request
Umask-02 : 0x31 : PMU : [LOCAL] : None : Cache and Snoop Filter Lookups -- Local
Umask-03 : 0x91 : PMU : [REMOTE] : None : Cache and Snoop Filter Lookups -- Remote
Umask-04 : 0x09 : PMU : [REMOTE_SNOOP] : None : Cache and Snoop Filter Lookups -- External Snoop Request
Umask-05 : 0x05 : PMU : [WRITE] : None : Cache and Snoop Filter Lookups -- Write Requests
Umask-06 : 0x00 : PMU : [STATE_LLC_I] : None : LLC Invalid cacheline state
Umask-07 : 0x00 : PMU : [STATE_SF_S] : None : SF Shared cacheline state
Umask-08 : 0x00 : PMU : [STATE_SF_E] : None : SF Exclusive cacheline state
Umask-09 : 0x00 : PMU : [STATE_SF_H] : None : SF H cacheline state
Umask-10 : 0x00 : PMU : [STATE_LLC_S] : None : LLC Shared cacheline state
Umask-11 : 0x00 : PMU : [STATE_LLC_E] : None : LLC Exclusive cacheline state
Umask-12 : 0x00 : PMU : [STATE_LLC_M] : None : LLC Modified cacheline state
Umask-13 : 0x00 : PMU : [STATE_LLC_F] : None : LLC Forward cacheline state
Umask-14 : 0x00 : PMU : [STATE_CACHE_ANY] : [default] : Any cache line state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934559
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_LLC_VICTIMS
Equiv	 : None
Flags    : None
Desc     : Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.
Code     : 0x37
Umask-00 : 0x2f : PMU : [LOCAL_ALL] : None : Lines Victimized -- Local - All Lines
Umask-01 : 0x22 : PMU : [LOCAL_E] : None : Lines Victimized -- Local - Lines in E State
Umask-02 : 0x28 : PMU : [LOCAL_F] : None : Lines Victimized -- Local - Lines in F State
Umask-03 : 0x21 : PMU : [LOCAL_M] : None : Lines Victimized -- Local - Lines in M State
Umask-04 : 0x24 : PMU : [LOCAL_S] : None : Lines Victimized -- Local - Lines in S State
Umask-05 : 0x8f : PMU : [REMOTE_ALL] : None : Lines Victimized -- Remote - All Lines
Umask-06 : 0x82 : PMU : [REMOTE_E] : None : Lines Victimized -- Remote - Lines in E State
Umask-07 : 0x88 : PMU : [REMOTE_F] : None : Lines Victimized -- Remote - Lines in F State
Umask-08 : 0x81 : PMU : [REMOTE_M] : None : Lines Victimized -- Remote - Lines in M State
Umask-09 : 0x84 : PMU : [REMOTE_S] : None : Lines Victimized -- Remote - Lines in S State
Umask-10 : 0xa2 : PMU : [TOTAL_E] : None : Lines Victimized -- Lines in E State
Umask-11 : 0xa8 : PMU : [TOTAL_F] : None : Lines Victimized -- Lines in F State
Umask-12 : 0xa1 : PMU : [TOTAL_M] : None : Lines Victimized -- Lines in M State
Umask-13 : 0xa4 : PMU : [TOTAL_S] : None : Lines Victimized -- Lines in S State
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934560
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_MISC
Equiv	 : None
Flags    : None
Desc     : Miscellaneous events in the CHA.
Code     : 0x39
Umask-00 : 0x20 : PMU : [CV0_PREF_MISS] : None : Cbo Misc -- CV0 Prefetch Miss
Umask-01 : 0x10 : PMU : [CV0_PREF_VIC] : None : Cbo Misc -- CV0 Prefetch Victim
Umask-02 : 0x08 : PMU : [RFO_HIT_S] : None : Cbo Misc -- RFO HitS
Umask-03 : 0x01 : PMU : [RSPI_WAS_FSE] : None : Cbo Misc -- Silent Snoop Eviction
Umask-04 : 0x02 : PMU : [WC_ALIASING] : None : Cbo Misc -- Write Combining Aliasing
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934561
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_OSB
Equiv	 : None
Flags    : None
Desc     : Count of OSB snoop broadcasts. Counts by 1 per request causing OSB snoops to be broadcast. Does not count all the snoops generated by OSB.
Code     : 0x55
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934562
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_READ_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending reads from the CHA into the iMC.  In order to send reads into the memory controller, the HA must first acquire a credit for the iMCs AD Ingress queuee.
Code     : 0x58
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx READ Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx READ Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx READ Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx READ Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx READ Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx READ Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934563
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_REQUESTS
Equiv	 : None
Flags    : None
Desc     : Counts the total number of read requests made into the Home Agent. Reads include all read opcodes (including RFO).  Writes include all writes (streaming, evictions, HitM, etc).
Code     : 0x50
Umask-00 : 0x10 : PMU : [INVITOE_LOCAL] : None : Read and Write Requests -- InvalItoE Local
Umask-01 : 0x20 : PMU : [INVITOE_REMOTE] : None : Read and Write Requests -- InvalItoE Remote
Umask-02 : 0x03 : PMU : [READS] : [default] : Read and Write Requests -- Reads
Umask-03 : 0x01 : PMU : [READS_LOCAL] : None : Read and Write Requests -- Reads Local
Umask-04 : 0x02 : PMU : [READS_REMOTE] : None : Read and Write Requests -- Reads Remote
Umask-05 : 0x0c : PMU : [WRITES] : None : Read and Write Requests -- Writes
Umask-06 : 0x04 : PMU : [WRITES_LOCAL] : None : Read and Write Requests -- Writes Local
Umask-07 : 0x08 : PMU : [WRITES_REMOTE] : None : Read and Write Requests -- Writes Remote
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934564
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_RING_BOUNCES_HORZ
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.
Code     : 0xa1
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Horizontal Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Horizontal Ring. -- AK
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Horizontal Ring. -- BL
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Horizontal Ring. -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934565
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_RING_BOUNCES_VERT
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.
Code     : 0xa0
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Vertical Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Vertical Ring. -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Vertical Ring. -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Vertical Ring. -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934566
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_RING_SINK_STARVED_HORZ
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa3
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Horizontal Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Horizontal Ring -- AK
Umask-02 : 0x20 : PMU : [AK_AG1] : None : Sink Starvation on Horizontal Ring -- Acknowledgements to Agent 1
Umask-03 : 0x04 : PMU : [BL] : None : Sink Starvation on Horizontal Ring -- BL
Umask-04 : 0x08 : PMU : [IV] : None : Sink Starvation on Horizontal Ring -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934567
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_RING_SINK_STARVED_VERT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa2
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Vertical Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Vertical Ring -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Sink Starvation on Vertical Ring -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Sink Starvation on Vertical Ring -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934568
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_RING_SRC_THRTL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa4
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934569
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_RXC_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts number of allocations per cycle into the specified Ingress queue.
Code     : 0x13
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Allocations -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Allocations -- IRQ
Umask-02 : 0x02 : PMU : [IRQ_REJ] : None : Ingress (from CMS) Allocations -- IRQ Rejected
Umask-03 : 0x10 : PMU : [PRQ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-04 : 0x20 : PMU : [PRQ_REJ] : None : Ingress (from CMS) Allocations -- PRQ
Umask-05 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Allocations -- RRQ
Umask-06 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Allocations -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934570
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_RXC_IPQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x22
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress Probe Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress Probe Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress Probe Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress Probe Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress Probe Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress Probe Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress Probe Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934571
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_RXC_IPQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x23
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress Probe Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress Probe Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress Probe Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress Probe Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress Probe Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress Probe Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress Probe Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress Probe Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934572
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_RXC_IRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x18
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934573
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_RXC_IRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x19
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934574
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_RXC_ISMQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x24
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934575
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_RXC_ISMQ0_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2c
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : ISMQ Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : ISMQ Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : ISMQ Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : ISMQ Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : ISMQ Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : ISMQ Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : ISMQ Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : ISMQ Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934576
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_RXC_ISMQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x25
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Rejects -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Rejects -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934577
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_RXC_ISMQ1_RETRY
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the ISMQ had to retry.  Transaction pass through the ISMQ as responses for requests that already exist in the Cbo.  Some examples include: when data is returned or when snoop responses come back from the cores.
Code     : 0x2d
Umask-00 : 0x01 : PMU : [ANY0] : None : ISMQ Retries -- ANY0
Umask-01 : 0x02 : PMU : [HA] : None : ISMQ Retries -- HA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934578
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_RXC_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Counts number of entries in the specified Ingress queue in each cycle.
Code     : 0x11
Umask-00 : 0x04 : PMU : [IPQ] : None : Ingress (from CMS) Occupancy -- IPQ
Umask-01 : 0x01 : PMU : [IRQ] : None : Ingress (from CMS) Occupancy -- IRQ
Umask-02 : 0x40 : PMU : [RRQ] : None : Ingress (from CMS) Occupancy -- RRQ
Umask-03 : 0x80 : PMU : [WBQ] : None : Ingress (from CMS) Occupancy -- WBQ
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934579
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_RXC_OTHER0_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2e
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Other Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Other Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Other Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Other Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Other Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Other Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Other Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Other Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934580
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_RXC_OTHER1_RETRY
Equiv	 : None
Flags    : None
Desc     : Retry Queue Inserts of Transactions that were already in another Retry Q (sub-events encode the reason for the next reject)
Code     : 0x2f
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Other Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Other Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Other Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Other Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Other Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Other Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Other Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Other Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934581
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_RXC_PRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x20
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Ingress (from CMS) Request Queue Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Ingress (from CMS) Request Queue Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934582
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_RXC_PRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x21
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Ingress (from CMS) Request Queue Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Ingress (from CMS) Request Queue Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Ingress (from CMS) Request Queue Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Ingress (from CMS) Request Queue Rejects -- LLC OR SF Way
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Ingress (from CMS) Request Queue Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Ingress (from CMS) Request Queue Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934583
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_RXC_REQ_Q0_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2a
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : Request Queue Retries -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : Request Queue Retries -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : Request Queue Retries -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : Request Queue Retries -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : Request Queue Retries -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : Request Queue Retries -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : Request Queue Retries -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : Request Queue Retries -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934584
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_RXC_REQ_Q1_RETRY
Equiv	 : None
Flags    : None
Desc     : REQUESTQ includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMSMQ)
Code     : 0x2b
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : Request Queue Retries -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : Request Queue Retries -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : Request Queue Retries -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : Request Queue Retries -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : Request Queue Retries -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : Request Queue Retries -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : Request Queue Retries -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : Request Queue Retries -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934585
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_RXC_RRQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x26
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : RRQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : RRQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : RRQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : RRQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : RRQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : RRQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : RRQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : RRQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934586
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_RXC_RRQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the RRQ (Remote Response Queue) had to retry.
Code     : 0x27
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : RRQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : RRQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : RRQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : RRQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : RRQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : RRQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : RRQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : RRQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934587
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_RXC_WBQ0_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x28
Umask-00 : 0x01 : PMU : [AD_REQ_VN0] : None : WBQ Rejects -- AD REQ on VN0
Umask-01 : 0x02 : PMU : [AD_RSP_VN0] : None : WBQ Rejects -- AD RSP on VN0
Umask-02 : 0x40 : PMU : [AK_NON_UPI] : None : WBQ Rejects -- Non UPI AK Request
Umask-03 : 0x10 : PMU : [BL_NCB_VN0] : None : WBQ Rejects -- BL NCB on VN0
Umask-04 : 0x20 : PMU : [BL_NCS_VN0] : None : WBQ Rejects -- BL NCS on VN0
Umask-05 : 0x04 : PMU : [BL_RSP_VN0] : None : WBQ Rejects -- BL RSP on VN0
Umask-06 : 0x08 : PMU : [BL_WB_VN0] : None : WBQ Rejects -- BL WB on VN0
Umask-07 : 0x80 : PMU : [IV_NON_UPI] : None : WBQ Rejects -- Non UPI IV Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934588
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_RXC_WBQ1_REJECT
Equiv	 : None
Flags    : None
Desc     : Number of times a transaction flowing through the WBQ (Writeback Queue) had to retry.
Code     : 0x29
Umask-00 : 0x40 : PMU : [ALLOW_SNP] : None : WBQ Rejects -- Allow Snoop
Umask-01 : 0x01 : PMU : [ANY0] : None : WBQ Rejects -- ANY0
Umask-02 : 0x02 : PMU : [HA] : None : WBQ Rejects -- HA
Umask-03 : 0x20 : PMU : [LLC_OR_SF_WAY] : None : WBQ Rejects -- Merging these two together to make room for ANY_REJECT_*0
Umask-04 : 0x04 : PMU : [LLC_VICTIM] : None : WBQ Rejects -- LLC Victim
Umask-05 : 0x80 : PMU : [PA_MATCH] : None : WBQ Rejects -- PhyAddr Match
Umask-06 : 0x08 : PMU : [SF_VICTIM] : None : WBQ Rejects -- SF Victim
Umask-07 : 0x10 : PMU : [VICTIM] : None : WBQ Rejects -- Victim
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934589
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_RXR_BUSY_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority
Code     : 0xb4
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-03 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934590
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_RXR_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the CMS Ingress
Code     : 0xb2
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Bypass -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Bypass -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Bypass -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Bypass -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Bypass -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Bypass -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934591
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_RXR_CRD_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.
Code     : 0xb3
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Injection Starvation -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Umask-05 : 0x80 : PMU : [IFV] : None : Transgress Injection Starvation -- IFV - Credit
Umask-06 : 0x08 : PMU : [IV_BNC] : None : Transgress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934592
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_RXR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh
Code     : 0xb1
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Allocations -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Allocations -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Allocations -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Allocations -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Allocations -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Allocations -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934593
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_RXR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh
Code     : 0xb0
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934594
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_SF_EVICTION
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x3d
Umask-00 : 0x02 : PMU : [E_STATE] : None : Snoop Filter Eviction -- E state
Umask-01 : 0x01 : PMU : [M_STATE] : None : Snoop Filter Eviction -- M state
Umask-02 : 0x04 : PMU : [S_STATE] : None : Snoop Filter Eviction -- S state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934595
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_SNOOPS_SENT
Equiv	 : None
Flags    : None
Desc     : Counts the number of snoops issued by the HA.
Code     : 0x51
Umask-00 : 0x01 : PMU : [ALL] : None : Snoops Sent -- All
Umask-01 : 0x10 : PMU : [BCST_LOCAL] : None : Snoops Sent -- Broadcast snoop for Local Requests
Umask-02 : 0x20 : PMU : [BCST_REMOTE] : None : Snoops Sent -- Broadcast snoops for Remote Requests
Umask-03 : 0x40 : PMU : [DIRECT_LOCAL] : None : Snoops Sent -- Directed snoops for Local Requests
Umask-04 : 0x80 : PMU : [DIRECT_REMOTE] : None : Snoops Sent -- Directed snoops for Remote Requests
Umask-05 : 0x04 : PMU : [LOCAL] : None : Snoops Sent -- Broadcast or directed Snoops sent for Local Requests
Umask-06 : 0x08 : PMU : [REMOTE] : None : Snoops Sent -- Broadcast or directed Snoops sent for Remote Requests
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934596
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_SNOOP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the total number of RspI snoop responses received.  Whenever a snoops are issued, one or more snoop responses will be returned depending on the topology of the system.  In systems larger than 2s, when multiple snoops are returned this will count all the snoops that are received.  For example, if 3 snoops were issued and returned RspI, RspS, and RspSFwd; then each of these sub-events would increment by 1.
Code     : 0x5c
Umask-00 : 0x40 : PMU : [RSPCNFLCTS] : None : Snoop Responses Received -- RSPCNFLCT*
Umask-01 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received -- RspFwd
Umask-02 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received -- RspI
Umask-03 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received -- RspIFwd
Umask-04 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received -- RspS
Umask-05 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received -- RspSFwd
Umask-06 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received -- Rsp*Fwd*WB
Umask-07 : 0x10 : PMU : [RSP_WBWB] : None : Snoop Responses Received -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934597
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_SNOOP_RESP_LOCAL
Equiv	 : None
Flags    : None
Desc     : Number of snoop responses received for a Local  request
Code     : 0x5d
Umask-00 : 0x80 : PMU : [RSPFWD] : None : Snoop Responses Received Local -- RspFwd
Umask-01 : 0x01 : PMU : [RSPI] : None : Snoop Responses Received Local -- RspI
Umask-02 : 0x04 : PMU : [RSPIFWD] : None : Snoop Responses Received Local -- RspIFwd
Umask-03 : 0x02 : PMU : [RSPS] : None : Snoop Responses Received Local -- RspS
Umask-04 : 0x08 : PMU : [RSPSFWD] : None : Snoop Responses Received Local -- RspSFwd
Umask-05 : 0x20 : PMU : [RSP_FWD_WB] : None : Snoop Responses Received Local -- Rsp*FWD*WB
Umask-06 : 0x10 : PMU : [RSP_WB] : None : Snoop Responses Received Local -- Rsp*WB
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934598
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd0
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934599
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_AD_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd2
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934600
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd4
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934601
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_STALL_NO_TXR_HORZ_CRD_BL_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd6
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934602
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_TOR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.
Code     : 0x35
Umask-00 : 0x15 : PMU : [ALL_HIT] : None : TOR Inserts -- Hits from Local
Umask-01 : 0x35 : PMU : [ALL_IO_IA] : None : TOR Inserts -- All from Local iA and IO
Umask-02 : 0x25 : PMU : [ALL_MISS] : None : TOR Inserts -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Inserts -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Inserts -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Inserts -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Inserts -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Inserts -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Inserts -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Inserts -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Inserts -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Inserts -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Inserts -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Inserts -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Inserts -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 710934603
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_TOR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.
Code     : 0x36
Umask-00 : 0x37 : PMU : [ALL] : None : TOR Occupancy -- All from Local
Umask-01 : 0x17 : PMU : [ALL_HIT] : None : TOR Occupancy -- Hits from Local
Umask-02 : 0x27 : PMU : [ALL_MISS] : None : TOR Occupancy -- Misses from Local
Umask-03 : 0x02 : PMU : [EVICT] : None : TOR Occupancy -- SF/LLC Evictions
Umask-04 : 0x10 : PMU : [HIT] : None : TOR Occupancy -- Hit (Not a Miss)
Umask-05 : 0x31 : PMU : [IA] : None : TOR Occupancy -- All from Local iA
Umask-06 : 0x11 : PMU : [IA_HIT] : None : TOR Occupancy -- Hits from Local iA
Umask-07 : 0x21 : PMU : [IA_MISS] : None : TOR Occupancy -- Misses from Local iA
Umask-08 : 0x34 : PMU : [IO] : None : TOR Occupancy -- All from Local IO
Umask-09 : 0x14 : PMU : [IO_HIT] : None : TOR Occupancy -- Hits from Local IO
Umask-10 : 0x24 : PMU : [IO_MISS] : None : TOR Occupancy -- Misses from Local IO
Umask-11 : 0x20 : PMU : [MISS] : None : TOR Occupancy -- Miss
Umask-12 : 0x08 : PMU : [IPQ] : None : TOR Occupancy -- IPQ
Umask-13 : 0x01 : PMU : [IRQ] : None : TOR Occupancy -- IRQ
Umask-14 : 0x04 : PMU : [PRQ] : None : TOR Occupancy -- PRQ
Umask-15 : 0x00 : PMU : [OPC0_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-16 : 0x00 : PMU : [OPC0_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-17 : 0x00 : PMU : [OPC0_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-18 : 0x00 : PMU : [OPC0_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-19 : 0x00 : PMU : [OPC0_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-20 : 0x00 : PMU : [OPC0_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-21 : 0x00 : PMU : [OPC1_SNP_CUR] : None : IPQ Opcode: Snoop request to get uncacheable 'sanpshot' of data
Umask-22 : 0x00 : PMU : [OPC1_SNP_CODE] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in S-state
Umask-23 : 0x00 : PMU : [OPC1_SNP_DATA] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in E or S-state
Umask-24 : 0x00 : PMU : [OPC1_SNP_DATA_MIG] : None : IPQ Opcode: Snoop request to get cacheline intended to be cached in M, E or S-state
Umask-25 : 0x00 : PMU : [OPC1_SNP_INV_OWN] : None : IPQ Opcode: Snoop invalidate own. To get cacheline in M or E-state
Umask-26 : 0x00 : PMU : [OPC1_SNP_INV] : None : IPQ Opcode: Snoop invalidate. To get cacheline intended to be cached in E-state
Umask-27 : 0x00 : PMU : [OPC0_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-28 : 0x00 : PMU : [OPC0_CRD] : None : IRQ Opcode: Demand code read
Umask-29 : 0x00 : PMU : [OPC0_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-30 : 0x00 : PMU : [OPC0_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-31 : 0x00 : PMU : [OPC0_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-32 : 0x00 : PMU : [OPC0_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-33 : 0x00 : PMU : [OPC0_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-34 : 0x00 : PMU : [OPC0_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-35 : 0x00 : PMU : [OPC0_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-36 : 0x00 : PMU : [OPC0_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-37 : 0x00 : PMU : [OPC0_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-38 : 0x00 : PMU : [OPC0_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-39 : 0x00 : PMU : [OPC0_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-40 : 0x00 : PMU : [OPC0_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-41 : 0x00 : PMU : [OPC0_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-42 : 0x00 : PMU : [OPC0_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-43 : 0x00 : PMU : [OPC0_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-44 : 0x00 : PMU : [OPC0_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-45 : 0x00 : PMU : [OPC0_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-46 : 0x00 : PMU : [OPC0_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-47 : 0x00 : PMU : [OPC0_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-48 : 0x00 : PMU : [OPC0_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-49 : 0x00 : PMU : [OPC1_RFO] : None : IRQ Opcode: Demand data RFO (line to be cache in E state)
Umask-50 : 0x00 : PMU : [OPC1_CRD] : None : IRQ Opcode: Demand code read
Umask-51 : 0x00 : PMU : [OPC1_DRD] : None : IRQ Opcode: Demand data read (line to be cached in S or E states)
Umask-52 : 0x00 : PMU : [OPC1_PRD] : None : IRQ Opcode: Partial reads 0-32 bytes uncacheable (IIO can be up to 64 bytes)
Umask-53 : 0x00 : PMU : [OPC1_WCILF] : None : IRQ Opcode: Full cacheline streaming store
Umask-54 : 0x00 : PMU : [OPC1_WCIL] : None : IRQ Opcode: Partial streaming store
Umask-55 : 0x00 : PMU : [OPC1_UCRDF] : None : IRQ Opcode: Uncacheable Reads full cacheline
Umask-56 : 0x00 : PMU : [OPC1_WIL] : None : IRQ Opcode: Write Invalidate Line (Partial)
Umask-57 : 0x00 : PMU : [OPC1_WB_PUSH_HINT] : None : IRQ Opcode: TBD
Umask-58 : 0x00 : PMU : [OPC1_WB_MTOI] : None : IRQ Opcode: Request writeback modified invalidate line, evict fill M-state line from core
Umask-59 : 0x00 : PMU : [OPC1_WB_MTOE] : None : IRQ Opcode: Request writeback modified set to exclusive (combine with any OPCODE umask)
Umask-60 : 0x00 : PMU : [OPC1_WB_EFTOI] : None : IRQ Opcode: Request clean E or F state lines writeback, ownership gone when writeback completes
Umask-61 : 0x00 : PMU : [OPC1_WB_EFTOE] : None : IRQ Opcode: Request clean E or F state lines writeback, core may retain ownership when writeback completes
Umask-62 : 0x00 : PMU : [OPC1_ITOM] : None : IRQ Opcode: Request invalidate line. Request exclusive ownership of the line
Umask-63 : 0x00 : PMU : [OPC1_LLC_PF_RFO] : None : IRQ Opcode: LLC prefetch RFO, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the RFO is initiated
Umask-64 : 0x00 : PMU : [OPC1_LLC_PF_CODE] : None : IRQ Opcode: LLC prefetch code, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the CRd is initiated
Umask-65 : 0x00 : PMU : [OPC1_LLC_PF_DATA] : None : IRQ Opcode: LLC prefetch data, uncore first looks up the line in LLC. For a hit, the LRU is updated. For a miss, the DRd is initiated
Umask-66 : 0x00 : PMU : [OPC1_INT_LOG] : None : IRQ Opcode: Interrupts logically addressed
Umask-67 : 0x00 : PMU : [OPC1_INT_PHY] : None : IRQ Opcode: Interrupts physically addressed
Umask-68 : 0x00 : PMU : [OPC1_PRI_UP] : None : IRQ Opcode: Interrupt priority update
Umask-69 : 0x00 : PMU : [OPC1_SPLIT_LOCK] : None : IRQ Opcode: Request to start split lock sequence
Umask-70 : 0x00 : PMU : [OPC1_LOCK] : None : IRQ Opcode: Request to start IDI lock sequence
Umask-71 : 0x00 : PMU : [OPC0_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-72 : 0x00 : PMU : [OPC0_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-73 : 0x00 : PMU : [OPC0_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-74 : 0x00 : PMU : [OPC0_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-75 : 0x00 : PMU : [OPC0_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-76 : 0x00 : PMU : [OPC0_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-77 : 0x00 : PMU : [OPC0_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-78 : 0x00 : PMU : [OPC0_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-79 : 0x00 : PMU : [OPC0_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-80 : 0x00 : PMU : [OPC0_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Umask-81 : 0x00 : PMU : [OPC1_RD_CUR] : None : PRQ Opcode: Read current. Request cacheline in I-state. Used to obtain a coherent snapshot of an uncached line
Umask-82 : 0x00 : PMU : [OPC1_RD_CODE] : None : PRQ Opcode: Read code. Request cacheline in S-state
Umask-83 : 0x00 : PMU : [OPC1_RD_DATA] : None : PRQ Opcode: Read data. Request cacheline in E or S-state
Umask-84 : 0x00 : PMU : [OPC1_RD_DATA_MIG] : None : PRQ Opcode: Read data migratory. Request cacheline in E or S-state, except peer cache can forward cacheline in M-state without any writeback to memory
Umask-85 : 0x00 : PMU : [OPC1_RD_INV_OWN] : None : PRQ Opcode: Read invalidate own. Invalidate cacheline in M or E-state
Umask-86 : 0x00 : PMU : [OPC1_RD_INV_XTOI] : None : PRQ Opcode: Read invalidate X to I-state
Umask-87 : 0x00 : PMU : [OPC1_RD_PUSH_HINT] : None : PRQ Opcode: Read push hint
Umask-88 : 0x00 : PMU : [OPC1_RD_INV_ITOE] : None : PRQ Opcode: Read invalidate I to E-state
Umask-89 : 0x00 : PMU : [OPC1_RD_INV] : None : PRQ Opcode: Read invalidate. Request cacheline in E-state from home agent
Umask-90 : 0x00 : PMU : [OPC1_RD_INV_ITOM] : None : PRQ Opcode: Read invalidate I to M-state
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x0a : PMU : [isoc] : match isochronous requests (boolean)
Modif-04 : 0x0b : PMU : [nc] : match non-coherent requests (boolean)
Modif-05 : 0x0f : PMU : [loc] : match on local node target (boolean)
Modif-06 : 0x10 : PMU : [rem] : match on remote node target (boolean)
Modif-07 : 0x11 : PMU : [lmem] : local memory cacheable (boolean)
Modif-08 : 0x12 : PMU : [rmem] : remote memory cacheable (boolean)
#-----------------------------
IDX	 : 710934604
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_TXR_HORZ_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9d
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal ADS Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal ADS Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal ADS Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal ADS Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal ADS Used -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934605
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_TXR_HORZ_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.
Code     : 0x9f
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Bypass Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Bypass Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Bypass Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Bypass Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Bypass Used -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Bypass Used -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934606
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x96
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934607
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_TXR_HORZ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x97
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934608
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_TXR_HORZ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x95
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Inserts -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Inserts -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Inserts -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Inserts -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Inserts -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Inserts -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934609
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_TXR_HORZ_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Horizontal Rinng
Code     : 0x99
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress NACKs -- AD - Bounce
Umask-01 : 0x20 : PMU : [AD_CRD] : None : CMS Horizontal Egress NACKs -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress NACKs -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress NACKs -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress NACKs -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress NACKs -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934610
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_TXR_HORZ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x94
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934611
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_TXR_HORZ_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.
Code     : 0x9b
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Injection Starvation -- AD - Bounce
Umask-01 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Injection Starvation -- AK - Bounce
Umask-02 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Injection Starvation -- BL - Bounce
Umask-03 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934612
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_TXR_VERT_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9c
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934613
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_TXR_VERT_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.
Code     : 0x9e
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical ADS Used -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934614
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x92
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Full -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934615
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_TXR_VERT_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x93
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934616
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_TXR_VERT_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x91
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Allocations -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Allocations -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Allocations -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Allocations -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Allocations -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Allocations -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Allocations -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934617
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_TXR_VERT_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Vertical Rinng
Code     : 0x98
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress NACKs -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress NACKs -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress NACKs -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress NACKs -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress NACKs -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress NACKs -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress NACKs -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934618
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_TXR_VERT_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x90
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Occupancy -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Occupancy -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Occupancy -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Occupancy -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Occupancy -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Occupancy -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Occupancy -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934619
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_TXR_VERT_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.
Code     : 0x9a
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress Injection Starvation -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934620
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_VERT_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa6
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AD Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AD Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AD Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AD Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934621
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_VERT_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa8
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AK Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AK Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AK Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AK Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934622
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_VERT_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xaa
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical BL Ring in Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical BL Ring in Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical BL Ring in Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical BL Ring in Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934623
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_VERT_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xac
Umask-00 : 0x04 : PMU : [DN] : None : Vertical IV Ring in Use -- Down
Umask-01 : 0x01 : PMU : [UP] : None : Vertical IV Ring in Use -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934624
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_WB_PUSH_MTOI
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when the CHA was received WbPushMtoI
Code     : 0x56
Umask-00 : 0x01 : PMU : [LLC] : None : WbPushMtoI -- Pushed to LLC
Umask-01 : 0x02 : PMU : [MEM] : None : WbPushMtoI -- Pushed to Memory
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934625
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_WRITE_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Counts the number of times when there are no credits available for sending WRITEs from the CHA into the iMC.  In order to send WRITEs into the memory controller, the HA must first acquire a credit for the iMCs BL Ingress queuee.
Code     : 0x5a
Umask-00 : 0x04 : PMU : [EDC0_SMI2] : None : CHA iMC CHNx WRITE Credits Empty -- EDC0_SMI2
Umask-01 : 0x08 : PMU : [EDC1_SMI3] : None : CHA iMC CHNx WRITE Credits Empty -- EDC1_SMI3
Umask-02 : 0x10 : PMU : [EDC2_SMI4] : None : CHA iMC CHNx WRITE Credits Empty -- EDC2_SMI4
Umask-03 : 0x20 : PMU : [EDC3_SMI5] : None : CHA iMC CHNx WRITE Credits Empty -- EDC3_SMI5
Umask-04 : 0x01 : PMU : [MC0_SMI0] : None : CHA iMC CHNx WRITE Credits Empty -- MC0_SMI0
Umask-05 : 0x02 : PMU : [MC1_SMI1] : None : CHA iMC CHNx WRITE Credits Empty -- MC1_SMI1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 710934626
PMU name : skx_unc_cha19 (Intel SkylakeX CHA19 uncore)
Name     : UNC_C_XSNP_RESP
Equiv	 : None
Flags    : None
Desc     : Counts the number of core cross snoops.  Cores are snooped if the transaction looks up the cache and determines that it is necessary based on the operation type. This event can be filtered based on who triggered the initial snoop(s):  from Evictions, Core  or External (i.e. from a remote node) Requests.  And the event can be filtered based on the responses:  RspX_Fwd/HitY where Y is the state prior to the snoop response and X is the state following.
Code     : 0x32
Umask-00 : 0xe4 : PMU : [ANY_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Any RspIFwdFE
Umask-01 : 0xe2 : PMU : [ANY_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Any RspSFwdFE
Umask-02 : 0xe8 : PMU : [ANY_RSPS_FWDM] : None : Core Cross Snoop Responses -- Any RspSFwdM
Umask-03 : 0xe1 : PMU : [ANY_RSP_HITFSE] : None : Core Cross Snoop Responses -- Any RspHitFSE
Umask-04 : 0x44 : PMU : [CORE_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Core RspIFwdFE
Umask-05 : 0x50 : PMU : [CORE_RSPI_FWDM] : None : Core Cross Snoop Responses -- Core RspIFwdM
Umask-06 : 0x42 : PMU : [CORE_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Core RspSFwdFE
Umask-07 : 0x48 : PMU : [CORE_RSPS_FWDM] : None : Core Cross Snoop Responses -- Core RspSFwdM
Umask-08 : 0x41 : PMU : [CORE_RSP_HITFSE] : None : Core Cross Snoop Responses -- Core RspHitFSE
Umask-09 : 0x84 : PMU : [EVICT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- Evict RspIFwdFE
Umask-10 : 0x90 : PMU : [EVICT_RSPI_FWDM] : None : Core Cross Snoop Responses -- Evict RspIFwdM
Umask-11 : 0x82 : PMU : [EVICT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- Evict RspSFwdFE
Umask-12 : 0x88 : PMU : [EVICT_RSPS_FWDM] : None : Core Cross Snoop Responses -- Evict RspSFwdM
Umask-13 : 0x81 : PMU : [EVICT_RSP_HITFSE] : None : Core Cross Snoop Responses -- Evict RspHitFSE
Umask-14 : 0x24 : PMU : [EXT_RSPI_FWDFE] : None : Core Cross Snoop Responses -- External RspIFwdFE
Umask-15 : 0x30 : PMU : [EXT_RSPI_FWDM] : None : Core Cross Snoop Responses -- External RspIFwdM
Umask-16 : 0x22 : PMU : [EXT_RSPS_FWDFE] : None : Core Cross Snoop Responses -- External RspSFwdFE
Umask-17 : 0x28 : PMU : [EXT_RSPS_FWDM] : None : Core Cross Snoop Responses -- External RspSFwdM
Umask-18 : 0x21 : PMU : [EXT_RSP_HITFSE] : None : Core Cross Snoop Responses -- External RspHitFSE
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 729808896
PMU name : skx_unc_iio0 (Intel SkylakeX IIO0 uncore)
Name     : UNC_IO_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : IIO clockticks
Code     : 0x1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 729808897
PMU name : skx_unc_iio0 (Intel SkylakeX IIO0 uncore)
Name     : UNC_IO_COMP_BUF_INSERTS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xc2
Umask-00 : 0x10000004 : PMU : [PORT0] : None : PCIe Completion Buffer Inserts -- Port 0
Umask-01 : 0x20000004 : PMU : [PORT1] : None : PCIe Completion Buffer Inserts -- Port 1
Umask-02 : 0x40000004 : PMU : [PORT2] : None : PCIe Completion Buffer Inserts -- Port 2
Umask-03 : 0x80000004 : PMU : [PORT3] : None : PCIe Completion Buffer Inserts -- Port 3
Umask-04 : 0xf0000004 : PMU : [ANY_PORT] : [default] : Alias to PORT0:PORT1:PORT2:PORT3
Umask-05 : 0x1000000000 : PMU : [FC_POSTED_REQ] : None : Posted requests
Umask-06 : 0x2000000000 : PMU : [FC_NON_POSTED_REQ] : None : Non-Posted requests
Umask-07 : 0x4000000000 : PMU : [FC_CMPL] : None : Completion requests
Umask-08 : 0x7000000000 : PMU : [FC_ANY] : [default] : Alias to FC_POSTED_REQ:FC_NON_POSTED_REQ:FC_CMPL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 729808898
PMU name : skx_unc_iio0 (Intel SkylakeX IIO0 uncore)
Name     : UNC_IO_COMP_BUF_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xd5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 729808899
PMU name : skx_unc_iio0 (Intel SkylakeX IIO0 uncore)
Name     : UNC_IO_DATA_REQ_BY_CPU
Equiv	 : None
Flags    : None
Desc     : Number of double word (4 bytes) requests initiated by the main die to the attached device.
Code     : 0xc0
Umask-00 : 0x10000040 : PMU : [CFG_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-01 : 0x20000040 : PMU : [CFG_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-02 : 0x40000040 : PMU : [CFG_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-03 : 0x80000040 : PMU : [CFG_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-04 : 0x100000040 : PMU : [CFG_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-05 : 0x200000040 : PMU : [CFG_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-06 : 0x10000010 : PMU : [CFG_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-07 : 0x20000010 : PMU : [CFG_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-08 : 0x40000010 : PMU : [CFG_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-09 : 0x80000010 : PMU : [CFG_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-10 : 0x100000010 : PMU : [CFG_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-11 : 0x200000010 : PMU : [CFG_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-12 : 0x10000080 : PMU : [IO_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-13 : 0x20000080 : PMU : [IO_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-14 : 0x40000080 : PMU : [IO_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-15 : 0x80000080 : PMU : [IO_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-16 : 0x100000080 : PMU : [IO_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-17 : 0x200000080 : PMU : [IO_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-18 : 0x10000020 : PMU : [IO_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-19 : 0x20000020 : PMU : [IO_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-20 : 0x40000020 : PMU : [IO_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-21 : 0x80000020 : PMU : [IO_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-22 : 0x100000020 : PMU : [IO_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-23 : 0x200000020 : PMU : [IO_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-24 : 0x10000004 : PMU : [MEM_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-25 : 0x20000004 : PMU : [MEM_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-26 : 0x40000004 : PMU : [MEM_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-27 : 0x80000004 : PMU : [MEM_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-28 : 0x100000004 : PMU : [MEM_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-29 : 0x200000004 : PMU : [MEM_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-30 : 0x3f0000004 : PMU : [MEM_READ_ANY] : [default] : Alias to MEM_READ_PART0:MEM_READ_PART1:MEM_READ_PART2:MEM_READ_PART3:MEM_READ_VTD0:MEM_READ_VTD1
Umask-31 : 0x10000001 : PMU : [MEM_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-32 : 0x20000001 : PMU : [MEM_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-33 : 0x40000001 : PMU : [MEM_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-34 : 0x80000001 : PMU : [MEM_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-35 : 0x100000001 : PMU : [MEM_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-36 : 0x200000001 : PMU : [MEM_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-37 : 0x3f0000001 : PMU : [MEM_WRITE_ANY] : None : Alias to MEM_WRITE_PART0:MEM_WRITE_PART1:MEM_WRITE_PART2:MEM_WRITE_PART3:MEM_WRITE_VTD0:MEM_WRITE_VTD1
Umask-38 : 0x10000008 : PMU : [PEER_READ_PART0] : None : Another card (different IIO stack) reading from this card.
Umask-39 : 0x20000008 : PMU : [PEER_READ_PART1] : None : Another card (different IIO stack) reading from this card.
Umask-40 : 0x40000008 : PMU : [PEER_READ_PART2] : None : Another card (different IIO stack) reading from this card.
Umask-41 : 0x80000008 : PMU : [PEER_READ_PART3] : None : Another card (different IIO stack) reading from this card.
Umask-42 : 0x100000008 : PMU : [PEER_READ_VTD0] : None : Another card (different IIO stack) reading from this card.
Umask-43 : 0x200000008 : PMU : [PEER_READ_VTD1] : None : Another card (different IIO stack) reading from this card.
Umask-44 : 0x3f0000008 : PMU : [PEER_READ_ANY] : None : Alias to PEER_READ_PART0:PEER_READ_PART1:PEER_READ_PART2:PEER_READ_PART3:PEER_READ_VTD0:PEER_READ_VTD1
Umask-45 : 0x10000002 : PMU : [PEER_WRITE_PART0] : None : Another card (different IIO stack) writing to this card.
Umask-46 : 0x20000002 : PMU : [PEER_WRITE_PART1] : None : Another card (different IIO stack) writing to this card.
Umask-47 : 0x40000002 : PMU : [PEER_WRITE_PART2] : None : Another card (different IIO stack) writing to this card.
Umask-48 : 0x80000002 : PMU : [PEER_WRITE_PART3] : None : Another card (different IIO stack) writing to this card.
Umask-49 : 0x100000002 : PMU : [PEER_WRITE_VTD0] : None : Another card (different IIO stack) writing to this card.
Umask-50 : 0x200000002 : PMU : [PEER_WRITE_VTD1] : None : Another card (different IIO stack) writing to this card.
Umask-51 : 0x3f0000002 : PMU : [PEER_WRITE_ANY] : None : Alias to PEER_WRITE_PART0:PEER_WRITE_PART1:PEER_WRITE_PART2:PEER_WRITE_PART3:PEER_WRITE_VTD0:PEER_WRITE_VTD1
Umask-52 : 0x1000000000 : PMU : [FC_POSTED_REQ] : None : Posted requests
Umask-53 : 0x2000000000 : PMU : [FC_NON_POSTED_REQ] : None : Non-Posted requests
Umask-54 : 0x4000000000 : PMU : [FC_CMPL] : None : Completion requests
Umask-55 : 0x7000000000 : PMU : [FC_ANY] : [default] : Alias to FC_POSTED_REQ:FC_NON_POSTED_REQ:FC_CMPL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 729808900
PMU name : skx_unc_iio0 (Intel SkylakeX IIO0 uncore)
Name     : UNC_IO_DATA_REQ_OF_CPU
Equiv	 : None
Flags    : None
Desc     : Number of double word (4 bytes) requests the attached device made of the main die.
Code     : 0x83
Umask-00 : 0x10000010 : PMU : [ATOMIC_PART0] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-01 : 0x20000010 : PMU : [ATOMIC_PART1] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-02 : 0x40000010 : PMU : [ATOMIC_PART2] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-03 : 0x80000010 : PMU : [ATOMIC_PART3] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-04 : 0x100000010 : PMU : [ATOMIC_VTD0] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-05 : 0x200000010 : PMU : [ATOMIC_VTD1] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-06 : 0x10000020 : PMU : [ATOMICCMP_PART0] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-07 : 0x20000020 : PMU : [ATOMICCMP_PART1] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-08 : 0x40000020 : PMU : [ATOMICCMP_PART2] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-09 : 0x80000020 : PMU : [ATOMICCMP_PART3] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-10 : 0x10000004 : PMU : [MEM_READ_PART0] : None : Data requested of the CPU -- Card reading from DRAM
Umask-11 : 0x20000004 : PMU : [MEM_READ_PART1] : None : Data requested of the CPU -- Card reading from DRAM
Umask-12 : 0x40000004 : PMU : [MEM_READ_PART2] : None : Data requested of the CPU -- Card reading from DRAM
Umask-13 : 0x80000004 : PMU : [MEM_READ_PART3] : None : Data requested of the CPU -- Card reading from DRAM
Umask-14 : 0x100000004 : PMU : [MEM_READ_VTD0] : None : Data requested of the CPU -- Card reading from DRAM
Umask-15 : 0x200000004 : PMU : [MEM_READ_VTD1] : None : Data requested of the CPU -- Card reading from DRAM
Umask-16 : 0x3f0000004 : PMU : [MEM_READ_ANY] : [default] : Alias to MEM_READ_PART0:MEM_READ_PART1:MEM_READ_PART2:MEM_READ_PART3:MEM_READ_VTD0:MEM_READ_VTD1
Umask-17 : 0x10000001 : PMU : [MEM_WRITE_PART0] : None : Data requested of the CPU -- Card writing to DRAM
Umask-18 : 0x20000001 : PMU : [MEM_WRITE_PART1] : None : Data requested of the CPU -- Card writing to DRAM
Umask-19 : 0x40000001 : PMU : [MEM_WRITE_PART2] : None : Data requested of the CPU -- Card writing to DRAM
Umask-20 : 0x80000001 : PMU : [MEM_WRITE_PART3] : None : Data requested of the CPU -- Card writing to DRAM
Umask-21 : 0x100000001 : PMU : [MEM_WRITE_VTD0] : None : Data requested of the CPU -- Card writing to DRAM
Umask-22 : 0x200000001 : PMU : [MEM_WRITE_VTD1] : None : Data requested of the CPU -- Card writing to DRAM
Umask-23 : 0x10000040 : PMU : [MSG_PART0] : None : Data requested of the CPU -- Messages
Umask-24 : 0x20000040 : PMU : [MSG_PART1] : None : Data requested of the CPU -- Messages
Umask-25 : 0x40000040 : PMU : [MSG_PART2] : None : Data requested of the CPU -- Messages
Umask-26 : 0x80000040 : PMU : [MSG_PART3] : None : Data requested of the CPU -- Messages
Umask-27 : 0x100000040 : PMU : [MSG_VTD0] : None : Data requested of the CPU -- Messages
Umask-28 : 0x200000040 : PMU : [MSG_VTD1] : None : Data requested of the CPU -- Messages
Umask-29 : 0x10000008 : PMU : [PEER_READ_PART0] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-30 : 0x20000008 : PMU : [PEER_READ_PART1] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-31 : 0x40000008 : PMU : [PEER_READ_PART2] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-32 : 0x80000008 : PMU : [PEER_READ_PART3] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-33 : 0x100000008 : PMU : [PEER_READ_VTD0] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-34 : 0x200000008 : PMU : [PEER_READ_VTD1] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-35 : 0x10000002 : PMU : [PEER_WRITE_PART0] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-36 : 0x20000002 : PMU : [PEER_WRITE_PART1] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-37 : 0x40000002 : PMU : [PEER_WRITE_PART2] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-38 : 0x80000002 : PMU : [PEER_WRITE_PART3] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-39 : 0x100000002 : PMU : [PEER_WRITE_VTD0] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-40 : 0x200000002 : PMU : [PEER_WRITE_VTD1] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-41 : 0x1000000000 : PMU : [FC_POSTED_REQ] : None : Posted requests
Umask-42 : 0x2000000000 : PMU : [FC_NON_POSTED_REQ] : None : Non-Posted requests
Umask-43 : 0x4000000000 : PMU : [FC_CMPL] : None : Completion requests
Umask-44 : 0x7000000000 : PMU : [FC_ANY] : [default] : Alias to FC_POSTED_REQ:FC_NON_POSTED_REQ:FC_CMPL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 729808901
PMU name : skx_unc_iio0 (Intel SkylakeX IIO0 uncore)
Name     : UNC_IO_LINK_NUM_CORR_ERR
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xf
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 729808902
PMU name : skx_unc_iio0 (Intel SkylakeX IIO0 uncore)
Name     : UNC_IO_LINK_NUM_RETRIES
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xe
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 729808903
PMU name : skx_unc_iio0 (Intel SkylakeX IIO0 uncore)
Name     : UNC_IO_MASK_MATCH
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x21
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 729808904
PMU name : skx_unc_iio0 (Intel SkylakeX IIO0 uncore)
Name     : UNC_IO_MASK_MATCH_AND
Equiv	 : None
Flags    : None
Desc     : Asserted if all bits specified by mask match
Code     : 0x2
Umask-00 : 0x01 : PMU : [BUS0] : None : AND Mask/match for debug bus -- Non-PCIE bus
Umask-01 : 0x08 : PMU : [BUS0_BUS1] : None : AND Mask/match for debug bus -- Non-PCIE bus and PCIE bus
Umask-02 : 0x04 : PMU : [BUS0_NOT_BUS1] : None : AND Mask/match for debug bus -- Non-PCIE bus and !(PCIE bus)
Umask-03 : 0x02 : PMU : [BUS1] : None : AND Mask/match for debug bus -- PCIE bus
Umask-04 : 0x10 : PMU : [NOT_BUS0_BUS1] : None : AND Mask/match for debug bus -- !(Non-PCIE bus) and PCIE bus
Umask-05 : 0x20 : PMU : [NOT_BUS0_NOT_BUS1] : None : AND Mask/match for debug bus -- 
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 729808905
PMU name : skx_unc_iio0 (Intel SkylakeX IIO0 uncore)
Name     : UNC_IO_MASK_MATCH_OR
Equiv	 : None
Flags    : None
Desc     : Asserted if any bits specified by mask match
Code     : 0x3
Umask-00 : 0x01 : PMU : [BUS0] : None : OR Mask/match for debug bus -- Non-PCIE bus
Umask-01 : 0x08 : PMU : [BUS0_BUS1] : None : OR Mask/match for debug bus -- Non-PCIE bus and PCIE bus
Umask-02 : 0x04 : PMU : [BUS0_NOT_BUS1] : None : OR Mask/match for debug bus -- Non-PCIE bus and !(PCIE bus)
Umask-03 : 0x02 : PMU : [BUS1] : None : OR Mask/match for debug bus -- PCIE bus
Umask-04 : 0x10 : PMU : [NOT_BUS0_BUS1] : None : OR Mask/match for debug bus -- !(Non-PCIE bus) and PCIE bus
Umask-05 : 0x20 : PMU : [NOT_BUS0_NOT_BUS1] : None : OR Mask/match for debug bus -- !(Non-PCIE bus) and !(PCIE bus)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 729808906
PMU name : skx_unc_iio0 (Intel SkylakeX IIO0 uncore)
Name     : UNC_IO_NOTHING
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 729808907
PMU name : skx_unc_iio0 (Intel SkylakeX IIO0 uncore)
Name     : UNC_IO_SYMBOL_TIMES
Equiv	 : None
Flags    : None
Desc     : Gen1 - increment once every 4nS, Gen2 - increment once every 2nS, Gen3 - increment once every 1nS
Code     : 0x82
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 729808908
PMU name : skx_unc_iio0 (Intel SkylakeX IIO0 uncore)
Name     : UNC_IO_TXN_REQ_BY_CPU
Equiv	 : None
Flags    : None
Desc     : Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.
Code     : 0xc1
Umask-00 : 0x10000040 : PMU : [CFG_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-01 : 0x20000040 : PMU : [CFG_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-02 : 0x40000040 : PMU : [CFG_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-03 : 0x80000040 : PMU : [CFG_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-04 : 0x100000040 : PMU : [CFG_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-05 : 0x200000040 : PMU : [CFG_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-06 : 0x10000010 : PMU : [CFG_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-07 : 0x20000010 : PMU : [CFG_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-08 : 0x40000010 : PMU : [CFG_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-09 : 0x80000010 : PMU : [CFG_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-10 : 0x100000010 : PMU : [CFG_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-11 : 0x200000010 : PMU : [CFG_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-12 : 0x10000080 : PMU : [IO_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-13 : 0x20000080 : PMU : [IO_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-14 : 0x40000080 : PMU : [IO_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-15 : 0x80000080 : PMU : [IO_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-16 : 0x100000080 : PMU : [IO_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-17 : 0x200000080 : PMU : [IO_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-18 : 0x10000020 : PMU : [IO_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-19 : 0x20000020 : PMU : [IO_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-20 : 0x40000020 : PMU : [IO_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-21 : 0x80000020 : PMU : [IO_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-22 : 0x100000020 : PMU : [IO_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-23 : 0x200000020 : PMU : [IO_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-24 : 0x10000004 : PMU : [MEM_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-25 : 0x20000004 : PMU : [MEM_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-26 : 0x40000004 : PMU : [MEM_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-27 : 0x80000004 : PMU : [MEM_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-28 : 0x100000004 : PMU : [MEM_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-29 : 0x200000004 : PMU : [MEM_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-30 : 0x3f0000004 : PMU : [MEM_READ_ANY] : [default] : Alias to MEM_READ_PART0:MEM_READ_PART1:MEM_READ_PART2:MEM_READ_PART3:MEM_READ_VTD0:MEM_READ_VTD1
Umask-31 : 0x10000001 : PMU : [MEM_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-32 : 0x20000001 : PMU : [MEM_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-33 : 0x40000001 : PMU : [MEM_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-34 : 0x80000001 : PMU : [MEM_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-35 : 0x100000001 : PMU : [MEM_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-36 : 0x200000001 : PMU : [MEM_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-37 : 0x3f0000001 : PMU : [MEM_WRITE_ANY] : None : Alias to MEM_WRITE_PART0:MEM_WRITE_PART1:MEM_WRITE_PART2:MEM_WRITE_PART3:MEM_WRITE_VTD0:MEM_WRITE_VTD1
Umask-38 : 0x10000008 : PMU : [PEER_READ_PART0] : None : Another card (different IIO stack) reading from this card.
Umask-39 : 0x20000008 : PMU : [PEER_READ_PART1] : None : Another card (different IIO stack) reading from this card.
Umask-40 : 0x40000008 : PMU : [PEER_READ_PART2] : None : Another card (different IIO stack) reading from this card.
Umask-41 : 0x80000008 : PMU : [PEER_READ_PART3] : None : Another card (different IIO stack) reading from this card.
Umask-42 : 0x100000008 : PMU : [PEER_READ_VTD0] : None : Another card (different IIO stack) reading from this card.
Umask-43 : 0x200000008 : PMU : [PEER_READ_VTD1] : None : Another card (different IIO stack) reading from this card.
Umask-44 : 0x3f0000008 : PMU : [PEER_READ_ANY] : None : Alias to PEER_READ_PART0:PEER_READ_PART1:PEER_READ_PART2:PEER_READ_PART3:PEER_READ_VTD0:PEER_READ_VTD1
Umask-45 : 0x10000002 : PMU : [PEER_WRITE_PART0] : None : Another card (different IIO stack) writing to this card.
Umask-46 : 0x20000002 : PMU : [PEER_WRITE_PART1] : None : Another card (different IIO stack) writing to this card.
Umask-47 : 0x40000002 : PMU : [PEER_WRITE_PART2] : None : Another card (different IIO stack) writing to this card.
Umask-48 : 0x80000002 : PMU : [PEER_WRITE_PART3] : None : Another card (different IIO stack) writing to this card.
Umask-49 : 0x100000002 : PMU : [PEER_WRITE_VTD0] : None : Another card (different IIO stack) writing to this card.
Umask-50 : 0x200000002 : PMU : [PEER_WRITE_VTD1] : None : Another card (different IIO stack) writing to this card.
Umask-51 : 0x3f0000002 : PMU : [PEER_WRITE_ANY] : None : Alias to PEER_WRITE_PART0:PEER_WRITE_PART1:PEER_WRITE_PART2:PEER_WRITE_PART3:PEER_WRITE_VTD0:PEER_WRITE_VTD1
Umask-52 : 0x1000000000 : PMU : [FC_POSTED_REQ] : None : Posted requests
Umask-53 : 0x2000000000 : PMU : [FC_NON_POSTED_REQ] : None : Non-Posted requests
Umask-54 : 0x4000000000 : PMU : [FC_CMPL] : None : Completion requests
Umask-55 : 0x7000000000 : PMU : [FC_ANY] : [default] : Alias to FC_POSTED_REQ:FC_NON_POSTED_REQ:FC_CMPL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 729808909
PMU name : skx_unc_iio0 (Intel SkylakeX IIO0 uncore)
Name     : UNC_IO_TXN_REQ_OF_CPU
Equiv	 : None
Flags    : None
Desc     : Also known as Inbound.  Number of 64 byte cache line requests initiated by the attached device.
Code     : 0x84
Umask-00 : 0x10000010 : PMU : [ATOMIC_PART0] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-01 : 0x20000010 : PMU : [ATOMIC_PART1] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-02 : 0x40000010 : PMU : [ATOMIC_PART2] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-03 : 0x80000010 : PMU : [ATOMIC_PART3] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-04 : 0x100000010 : PMU : [ATOMIC_VTD0] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-05 : 0x200000010 : PMU : [ATOMIC_VTD1] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-06 : 0x10000020 : PMU : [ATOMICCMP_PART0] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-07 : 0x20000020 : PMU : [ATOMICCMP_PART1] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-08 : 0x40000020 : PMU : [ATOMICCMP_PART2] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-09 : 0x80000020 : PMU : [ATOMICCMP_PART3] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-10 : 0x10000004 : PMU : [MEM_READ_PART0] : None : Data requested of the CPU -- Card reading from DRAM
Umask-11 : 0x20000004 : PMU : [MEM_READ_PART1] : None : Data requested of the CPU -- Card reading from DRAM
Umask-12 : 0x40000004 : PMU : [MEM_READ_PART2] : None : Data requested of the CPU -- Card reading from DRAM
Umask-13 : 0x80000004 : PMU : [MEM_READ_PART3] : None : Data requested of the CPU -- Card reading from DRAM
Umask-14 : 0x100000004 : PMU : [MEM_READ_VTD0] : None : Data requested of the CPU -- Card reading from DRAM
Umask-15 : 0x200000004 : PMU : [MEM_READ_VTD1] : None : Data requested of the CPU -- Card reading from DRAM
Umask-16 : 0x3f0000004 : PMU : [MEM_READ_ANY] : [default] : Alias to MEM_READ_PART0:MEM_READ_PART1:MEM_READ_PART2:MEM_READ_PART3:MEM_READ_VTD0:MEM_READ_VTD1
Umask-17 : 0x10000001 : PMU : [MEM_WRITE_PART0] : None : Data requested of the CPU -- Card writing to DRAM
Umask-18 : 0x20000001 : PMU : [MEM_WRITE_PART1] : None : Data requested of the CPU -- Card writing to DRAM
Umask-19 : 0x40000001 : PMU : [MEM_WRITE_PART2] : None : Data requested of the CPU -- Card writing to DRAM
Umask-20 : 0x80000001 : PMU : [MEM_WRITE_PART3] : None : Data requested of the CPU -- Card writing to DRAM
Umask-21 : 0x100000001 : PMU : [MEM_WRITE_VTD0] : None : Data requested of the CPU -- Card writing to DRAM
Umask-22 : 0x200000001 : PMU : [MEM_WRITE_VTD1] : None : Data requested of the CPU -- Card writing to DRAM
Umask-23 : 0x10000040 : PMU : [MSG_PART0] : None : Data requested of the CPU -- Messages
Umask-24 : 0x20000040 : PMU : [MSG_PART1] : None : Data requested of the CPU -- Messages
Umask-25 : 0x40000040 : PMU : [MSG_PART2] : None : Data requested of the CPU -- Messages
Umask-26 : 0x80000040 : PMU : [MSG_PART3] : None : Data requested of the CPU -- Messages
Umask-27 : 0x100000040 : PMU : [MSG_VTD0] : None : Data requested of the CPU -- Messages
Umask-28 : 0x200000040 : PMU : [MSG_VTD1] : None : Data requested of the CPU -- Messages
Umask-29 : 0x10000008 : PMU : [PEER_READ_PART0] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-30 : 0x20000008 : PMU : [PEER_READ_PART1] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-31 : 0x40000008 : PMU : [PEER_READ_PART2] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-32 : 0x80000008 : PMU : [PEER_READ_PART3] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-33 : 0x100000008 : PMU : [PEER_READ_VTD0] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-34 : 0x200000008 : PMU : [PEER_READ_VTD1] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-35 : 0x10000002 : PMU : [PEER_WRITE_PART0] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-36 : 0x20000002 : PMU : [PEER_WRITE_PART1] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-37 : 0x40000002 : PMU : [PEER_WRITE_PART2] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-38 : 0x80000002 : PMU : [PEER_WRITE_PART3] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-39 : 0x100000002 : PMU : [PEER_WRITE_VTD0] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-40 : 0x200000002 : PMU : [PEER_WRITE_VTD1] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-41 : 0x1000000000 : PMU : [FC_POSTED_REQ] : None : Posted requests
Umask-42 : 0x2000000000 : PMU : [FC_NON_POSTED_REQ] : None : Non-Posted requests
Umask-43 : 0x4000000000 : PMU : [FC_CMPL] : None : Completion requests
Umask-44 : 0x7000000000 : PMU : [FC_ANY] : [default] : Alias to FC_POSTED_REQ:FC_NON_POSTED_REQ:FC_CMPL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 729808910
PMU name : skx_unc_iio0 (Intel SkylakeX IIO0 uncore)
Name     : UNC_IO_VTD_ACCESS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x41
Umask-00 : 0x02 : PMU : [CTXT_MISS] : None : VTd Access -- context cache miss
Umask-01 : 0x04 : PMU : [L1_MISS] : None : VTd Access -- L1 miss
Umask-02 : 0x08 : PMU : [L2_MISS] : None : VTd Access -- L2 miss
Umask-03 : 0x10 : PMU : [L3_MISS] : None : VTd Access -- L3 miss
Umask-04 : 0x01 : PMU : [L4_PAGE_HIT] : None : VTd Access -- Vtd hit
Umask-05 : 0x80 : PMU : [TLB1_MISS] : None : VTd Access -- TLB miss
Umask-06 : 0x40 : PMU : [TLB_FULL] : None : VTd Access -- TLB is full
Umask-07 : 0x20 : PMU : [TLB_MISS] : None : VTd Access -- TLB miss
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 729808911
PMU name : skx_unc_iio0 (Intel SkylakeX IIO0 uncore)
Name     : UNC_IO_VTD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x40
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 731906048
PMU name : skx_unc_iio1 (Intel SkylakeX IIO1 uncore)
Name     : UNC_IO_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : IIO clockticks
Code     : 0x1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 731906049
PMU name : skx_unc_iio1 (Intel SkylakeX IIO1 uncore)
Name     : UNC_IO_COMP_BUF_INSERTS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xc2
Umask-00 : 0x10000004 : PMU : [PORT0] : None : PCIe Completion Buffer Inserts -- Port 0
Umask-01 : 0x20000004 : PMU : [PORT1] : None : PCIe Completion Buffer Inserts -- Port 1
Umask-02 : 0x40000004 : PMU : [PORT2] : None : PCIe Completion Buffer Inserts -- Port 2
Umask-03 : 0x80000004 : PMU : [PORT3] : None : PCIe Completion Buffer Inserts -- Port 3
Umask-04 : 0xf0000004 : PMU : [ANY_PORT] : [default] : Alias to PORT0:PORT1:PORT2:PORT3
Umask-05 : 0x1000000000 : PMU : [FC_POSTED_REQ] : None : Posted requests
Umask-06 : 0x2000000000 : PMU : [FC_NON_POSTED_REQ] : None : Non-Posted requests
Umask-07 : 0x4000000000 : PMU : [FC_CMPL] : None : Completion requests
Umask-08 : 0x7000000000 : PMU : [FC_ANY] : [default] : Alias to FC_POSTED_REQ:FC_NON_POSTED_REQ:FC_CMPL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 731906050
PMU name : skx_unc_iio1 (Intel SkylakeX IIO1 uncore)
Name     : UNC_IO_COMP_BUF_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xd5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 731906051
PMU name : skx_unc_iio1 (Intel SkylakeX IIO1 uncore)
Name     : UNC_IO_DATA_REQ_BY_CPU
Equiv	 : None
Flags    : None
Desc     : Number of double word (4 bytes) requests initiated by the main die to the attached device.
Code     : 0xc0
Umask-00 : 0x10000040 : PMU : [CFG_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-01 : 0x20000040 : PMU : [CFG_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-02 : 0x40000040 : PMU : [CFG_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-03 : 0x80000040 : PMU : [CFG_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-04 : 0x100000040 : PMU : [CFG_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-05 : 0x200000040 : PMU : [CFG_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-06 : 0x10000010 : PMU : [CFG_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-07 : 0x20000010 : PMU : [CFG_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-08 : 0x40000010 : PMU : [CFG_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-09 : 0x80000010 : PMU : [CFG_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-10 : 0x100000010 : PMU : [CFG_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-11 : 0x200000010 : PMU : [CFG_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-12 : 0x10000080 : PMU : [IO_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-13 : 0x20000080 : PMU : [IO_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-14 : 0x40000080 : PMU : [IO_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-15 : 0x80000080 : PMU : [IO_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-16 : 0x100000080 : PMU : [IO_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-17 : 0x200000080 : PMU : [IO_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-18 : 0x10000020 : PMU : [IO_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-19 : 0x20000020 : PMU : [IO_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-20 : 0x40000020 : PMU : [IO_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-21 : 0x80000020 : PMU : [IO_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-22 : 0x100000020 : PMU : [IO_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-23 : 0x200000020 : PMU : [IO_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-24 : 0x10000004 : PMU : [MEM_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-25 : 0x20000004 : PMU : [MEM_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-26 : 0x40000004 : PMU : [MEM_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-27 : 0x80000004 : PMU : [MEM_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-28 : 0x100000004 : PMU : [MEM_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-29 : 0x200000004 : PMU : [MEM_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-30 : 0x3f0000004 : PMU : [MEM_READ_ANY] : [default] : Alias to MEM_READ_PART0:MEM_READ_PART1:MEM_READ_PART2:MEM_READ_PART3:MEM_READ_VTD0:MEM_READ_VTD1
Umask-31 : 0x10000001 : PMU : [MEM_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-32 : 0x20000001 : PMU : [MEM_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-33 : 0x40000001 : PMU : [MEM_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-34 : 0x80000001 : PMU : [MEM_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-35 : 0x100000001 : PMU : [MEM_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-36 : 0x200000001 : PMU : [MEM_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-37 : 0x3f0000001 : PMU : [MEM_WRITE_ANY] : None : Alias to MEM_WRITE_PART0:MEM_WRITE_PART1:MEM_WRITE_PART2:MEM_WRITE_PART3:MEM_WRITE_VTD0:MEM_WRITE_VTD1
Umask-38 : 0x10000008 : PMU : [PEER_READ_PART0] : None : Another card (different IIO stack) reading from this card.
Umask-39 : 0x20000008 : PMU : [PEER_READ_PART1] : None : Another card (different IIO stack) reading from this card.
Umask-40 : 0x40000008 : PMU : [PEER_READ_PART2] : None : Another card (different IIO stack) reading from this card.
Umask-41 : 0x80000008 : PMU : [PEER_READ_PART3] : None : Another card (different IIO stack) reading from this card.
Umask-42 : 0x100000008 : PMU : [PEER_READ_VTD0] : None : Another card (different IIO stack) reading from this card.
Umask-43 : 0x200000008 : PMU : [PEER_READ_VTD1] : None : Another card (different IIO stack) reading from this card.
Umask-44 : 0x3f0000008 : PMU : [PEER_READ_ANY] : None : Alias to PEER_READ_PART0:PEER_READ_PART1:PEER_READ_PART2:PEER_READ_PART3:PEER_READ_VTD0:PEER_READ_VTD1
Umask-45 : 0x10000002 : PMU : [PEER_WRITE_PART0] : None : Another card (different IIO stack) writing to this card.
Umask-46 : 0x20000002 : PMU : [PEER_WRITE_PART1] : None : Another card (different IIO stack) writing to this card.
Umask-47 : 0x40000002 : PMU : [PEER_WRITE_PART2] : None : Another card (different IIO stack) writing to this card.
Umask-48 : 0x80000002 : PMU : [PEER_WRITE_PART3] : None : Another card (different IIO stack) writing to this card.
Umask-49 : 0x100000002 : PMU : [PEER_WRITE_VTD0] : None : Another card (different IIO stack) writing to this card.
Umask-50 : 0x200000002 : PMU : [PEER_WRITE_VTD1] : None : Another card (different IIO stack) writing to this card.
Umask-51 : 0x3f0000002 : PMU : [PEER_WRITE_ANY] : None : Alias to PEER_WRITE_PART0:PEER_WRITE_PART1:PEER_WRITE_PART2:PEER_WRITE_PART3:PEER_WRITE_VTD0:PEER_WRITE_VTD1
Umask-52 : 0x1000000000 : PMU : [FC_POSTED_REQ] : None : Posted requests
Umask-53 : 0x2000000000 : PMU : [FC_NON_POSTED_REQ] : None : Non-Posted requests
Umask-54 : 0x4000000000 : PMU : [FC_CMPL] : None : Completion requests
Umask-55 : 0x7000000000 : PMU : [FC_ANY] : [default] : Alias to FC_POSTED_REQ:FC_NON_POSTED_REQ:FC_CMPL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 731906052
PMU name : skx_unc_iio1 (Intel SkylakeX IIO1 uncore)
Name     : UNC_IO_DATA_REQ_OF_CPU
Equiv	 : None
Flags    : None
Desc     : Number of double word (4 bytes) requests the attached device made of the main die.
Code     : 0x83
Umask-00 : 0x10000010 : PMU : [ATOMIC_PART0] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-01 : 0x20000010 : PMU : [ATOMIC_PART1] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-02 : 0x40000010 : PMU : [ATOMIC_PART2] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-03 : 0x80000010 : PMU : [ATOMIC_PART3] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-04 : 0x100000010 : PMU : [ATOMIC_VTD0] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-05 : 0x200000010 : PMU : [ATOMIC_VTD1] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-06 : 0x10000020 : PMU : [ATOMICCMP_PART0] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-07 : 0x20000020 : PMU : [ATOMICCMP_PART1] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-08 : 0x40000020 : PMU : [ATOMICCMP_PART2] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-09 : 0x80000020 : PMU : [ATOMICCMP_PART3] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-10 : 0x10000004 : PMU : [MEM_READ_PART0] : None : Data requested of the CPU -- Card reading from DRAM
Umask-11 : 0x20000004 : PMU : [MEM_READ_PART1] : None : Data requested of the CPU -- Card reading from DRAM
Umask-12 : 0x40000004 : PMU : [MEM_READ_PART2] : None : Data requested of the CPU -- Card reading from DRAM
Umask-13 : 0x80000004 : PMU : [MEM_READ_PART3] : None : Data requested of the CPU -- Card reading from DRAM
Umask-14 : 0x100000004 : PMU : [MEM_READ_VTD0] : None : Data requested of the CPU -- Card reading from DRAM
Umask-15 : 0x200000004 : PMU : [MEM_READ_VTD1] : None : Data requested of the CPU -- Card reading from DRAM
Umask-16 : 0x3f0000004 : PMU : [MEM_READ_ANY] : [default] : Alias to MEM_READ_PART0:MEM_READ_PART1:MEM_READ_PART2:MEM_READ_PART3:MEM_READ_VTD0:MEM_READ_VTD1
Umask-17 : 0x10000001 : PMU : [MEM_WRITE_PART0] : None : Data requested of the CPU -- Card writing to DRAM
Umask-18 : 0x20000001 : PMU : [MEM_WRITE_PART1] : None : Data requested of the CPU -- Card writing to DRAM
Umask-19 : 0x40000001 : PMU : [MEM_WRITE_PART2] : None : Data requested of the CPU -- Card writing to DRAM
Umask-20 : 0x80000001 : PMU : [MEM_WRITE_PART3] : None : Data requested of the CPU -- Card writing to DRAM
Umask-21 : 0x100000001 : PMU : [MEM_WRITE_VTD0] : None : Data requested of the CPU -- Card writing to DRAM
Umask-22 : 0x200000001 : PMU : [MEM_WRITE_VTD1] : None : Data requested of the CPU -- Card writing to DRAM
Umask-23 : 0x10000040 : PMU : [MSG_PART0] : None : Data requested of the CPU -- Messages
Umask-24 : 0x20000040 : PMU : [MSG_PART1] : None : Data requested of the CPU -- Messages
Umask-25 : 0x40000040 : PMU : [MSG_PART2] : None : Data requested of the CPU -- Messages
Umask-26 : 0x80000040 : PMU : [MSG_PART3] : None : Data requested of the CPU -- Messages
Umask-27 : 0x100000040 : PMU : [MSG_VTD0] : None : Data requested of the CPU -- Messages
Umask-28 : 0x200000040 : PMU : [MSG_VTD1] : None : Data requested of the CPU -- Messages
Umask-29 : 0x10000008 : PMU : [PEER_READ_PART0] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-30 : 0x20000008 : PMU : [PEER_READ_PART1] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-31 : 0x40000008 : PMU : [PEER_READ_PART2] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-32 : 0x80000008 : PMU : [PEER_READ_PART3] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-33 : 0x100000008 : PMU : [PEER_READ_VTD0] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-34 : 0x200000008 : PMU : [PEER_READ_VTD1] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-35 : 0x10000002 : PMU : [PEER_WRITE_PART0] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-36 : 0x20000002 : PMU : [PEER_WRITE_PART1] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-37 : 0x40000002 : PMU : [PEER_WRITE_PART2] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-38 : 0x80000002 : PMU : [PEER_WRITE_PART3] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-39 : 0x100000002 : PMU : [PEER_WRITE_VTD0] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-40 : 0x200000002 : PMU : [PEER_WRITE_VTD1] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-41 : 0x1000000000 : PMU : [FC_POSTED_REQ] : None : Posted requests
Umask-42 : 0x2000000000 : PMU : [FC_NON_POSTED_REQ] : None : Non-Posted requests
Umask-43 : 0x4000000000 : PMU : [FC_CMPL] : None : Completion requests
Umask-44 : 0x7000000000 : PMU : [FC_ANY] : [default] : Alias to FC_POSTED_REQ:FC_NON_POSTED_REQ:FC_CMPL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 731906053
PMU name : skx_unc_iio1 (Intel SkylakeX IIO1 uncore)
Name     : UNC_IO_LINK_NUM_CORR_ERR
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xf
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 731906054
PMU name : skx_unc_iio1 (Intel SkylakeX IIO1 uncore)
Name     : UNC_IO_LINK_NUM_RETRIES
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xe
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 731906055
PMU name : skx_unc_iio1 (Intel SkylakeX IIO1 uncore)
Name     : UNC_IO_MASK_MATCH
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x21
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 731906056
PMU name : skx_unc_iio1 (Intel SkylakeX IIO1 uncore)
Name     : UNC_IO_MASK_MATCH_AND
Equiv	 : None
Flags    : None
Desc     : Asserted if all bits specified by mask match
Code     : 0x2
Umask-00 : 0x01 : PMU : [BUS0] : None : AND Mask/match for debug bus -- Non-PCIE bus
Umask-01 : 0x08 : PMU : [BUS0_BUS1] : None : AND Mask/match for debug bus -- Non-PCIE bus and PCIE bus
Umask-02 : 0x04 : PMU : [BUS0_NOT_BUS1] : None : AND Mask/match for debug bus -- Non-PCIE bus and !(PCIE bus)
Umask-03 : 0x02 : PMU : [BUS1] : None : AND Mask/match for debug bus -- PCIE bus
Umask-04 : 0x10 : PMU : [NOT_BUS0_BUS1] : None : AND Mask/match for debug bus -- !(Non-PCIE bus) and PCIE bus
Umask-05 : 0x20 : PMU : [NOT_BUS0_NOT_BUS1] : None : AND Mask/match for debug bus -- 
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 731906057
PMU name : skx_unc_iio1 (Intel SkylakeX IIO1 uncore)
Name     : UNC_IO_MASK_MATCH_OR
Equiv	 : None
Flags    : None
Desc     : Asserted if any bits specified by mask match
Code     : 0x3
Umask-00 : 0x01 : PMU : [BUS0] : None : OR Mask/match for debug bus -- Non-PCIE bus
Umask-01 : 0x08 : PMU : [BUS0_BUS1] : None : OR Mask/match for debug bus -- Non-PCIE bus and PCIE bus
Umask-02 : 0x04 : PMU : [BUS0_NOT_BUS1] : None : OR Mask/match for debug bus -- Non-PCIE bus and !(PCIE bus)
Umask-03 : 0x02 : PMU : [BUS1] : None : OR Mask/match for debug bus -- PCIE bus
Umask-04 : 0x10 : PMU : [NOT_BUS0_BUS1] : None : OR Mask/match for debug bus -- !(Non-PCIE bus) and PCIE bus
Umask-05 : 0x20 : PMU : [NOT_BUS0_NOT_BUS1] : None : OR Mask/match for debug bus -- !(Non-PCIE bus) and !(PCIE bus)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 731906058
PMU name : skx_unc_iio1 (Intel SkylakeX IIO1 uncore)
Name     : UNC_IO_NOTHING
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 731906059
PMU name : skx_unc_iio1 (Intel SkylakeX IIO1 uncore)
Name     : UNC_IO_SYMBOL_TIMES
Equiv	 : None
Flags    : None
Desc     : Gen1 - increment once every 4nS, Gen2 - increment once every 2nS, Gen3 - increment once every 1nS
Code     : 0x82
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 731906060
PMU name : skx_unc_iio1 (Intel SkylakeX IIO1 uncore)
Name     : UNC_IO_TXN_REQ_BY_CPU
Equiv	 : None
Flags    : None
Desc     : Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.
Code     : 0xc1
Umask-00 : 0x10000040 : PMU : [CFG_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-01 : 0x20000040 : PMU : [CFG_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-02 : 0x40000040 : PMU : [CFG_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-03 : 0x80000040 : PMU : [CFG_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-04 : 0x100000040 : PMU : [CFG_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-05 : 0x200000040 : PMU : [CFG_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-06 : 0x10000010 : PMU : [CFG_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-07 : 0x20000010 : PMU : [CFG_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-08 : 0x40000010 : PMU : [CFG_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-09 : 0x80000010 : PMU : [CFG_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-10 : 0x100000010 : PMU : [CFG_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-11 : 0x200000010 : PMU : [CFG_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-12 : 0x10000080 : PMU : [IO_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-13 : 0x20000080 : PMU : [IO_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-14 : 0x40000080 : PMU : [IO_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-15 : 0x80000080 : PMU : [IO_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-16 : 0x100000080 : PMU : [IO_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-17 : 0x200000080 : PMU : [IO_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-18 : 0x10000020 : PMU : [IO_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-19 : 0x20000020 : PMU : [IO_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-20 : 0x40000020 : PMU : [IO_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-21 : 0x80000020 : PMU : [IO_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-22 : 0x100000020 : PMU : [IO_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-23 : 0x200000020 : PMU : [IO_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-24 : 0x10000004 : PMU : [MEM_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-25 : 0x20000004 : PMU : [MEM_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-26 : 0x40000004 : PMU : [MEM_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-27 : 0x80000004 : PMU : [MEM_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-28 : 0x100000004 : PMU : [MEM_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-29 : 0x200000004 : PMU : [MEM_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-30 : 0x3f0000004 : PMU : [MEM_READ_ANY] : [default] : Alias to MEM_READ_PART0:MEM_READ_PART1:MEM_READ_PART2:MEM_READ_PART3:MEM_READ_VTD0:MEM_READ_VTD1
Umask-31 : 0x10000001 : PMU : [MEM_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-32 : 0x20000001 : PMU : [MEM_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-33 : 0x40000001 : PMU : [MEM_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-34 : 0x80000001 : PMU : [MEM_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-35 : 0x100000001 : PMU : [MEM_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-36 : 0x200000001 : PMU : [MEM_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-37 : 0x3f0000001 : PMU : [MEM_WRITE_ANY] : None : Alias to MEM_WRITE_PART0:MEM_WRITE_PART1:MEM_WRITE_PART2:MEM_WRITE_PART3:MEM_WRITE_VTD0:MEM_WRITE_VTD1
Umask-38 : 0x10000008 : PMU : [PEER_READ_PART0] : None : Another card (different IIO stack) reading from this card.
Umask-39 : 0x20000008 : PMU : [PEER_READ_PART1] : None : Another card (different IIO stack) reading from this card.
Umask-40 : 0x40000008 : PMU : [PEER_READ_PART2] : None : Another card (different IIO stack) reading from this card.
Umask-41 : 0x80000008 : PMU : [PEER_READ_PART3] : None : Another card (different IIO stack) reading from this card.
Umask-42 : 0x100000008 : PMU : [PEER_READ_VTD0] : None : Another card (different IIO stack) reading from this card.
Umask-43 : 0x200000008 : PMU : [PEER_READ_VTD1] : None : Another card (different IIO stack) reading from this card.
Umask-44 : 0x3f0000008 : PMU : [PEER_READ_ANY] : None : Alias to PEER_READ_PART0:PEER_READ_PART1:PEER_READ_PART2:PEER_READ_PART3:PEER_READ_VTD0:PEER_READ_VTD1
Umask-45 : 0x10000002 : PMU : [PEER_WRITE_PART0] : None : Another card (different IIO stack) writing to this card.
Umask-46 : 0x20000002 : PMU : [PEER_WRITE_PART1] : None : Another card (different IIO stack) writing to this card.
Umask-47 : 0x40000002 : PMU : [PEER_WRITE_PART2] : None : Another card (different IIO stack) writing to this card.
Umask-48 : 0x80000002 : PMU : [PEER_WRITE_PART3] : None : Another card (different IIO stack) writing to this card.
Umask-49 : 0x100000002 : PMU : [PEER_WRITE_VTD0] : None : Another card (different IIO stack) writing to this card.
Umask-50 : 0x200000002 : PMU : [PEER_WRITE_VTD1] : None : Another card (different IIO stack) writing to this card.
Umask-51 : 0x3f0000002 : PMU : [PEER_WRITE_ANY] : None : Alias to PEER_WRITE_PART0:PEER_WRITE_PART1:PEER_WRITE_PART2:PEER_WRITE_PART3:PEER_WRITE_VTD0:PEER_WRITE_VTD1
Umask-52 : 0x1000000000 : PMU : [FC_POSTED_REQ] : None : Posted requests
Umask-53 : 0x2000000000 : PMU : [FC_NON_POSTED_REQ] : None : Non-Posted requests
Umask-54 : 0x4000000000 : PMU : [FC_CMPL] : None : Completion requests
Umask-55 : 0x7000000000 : PMU : [FC_ANY] : [default] : Alias to FC_POSTED_REQ:FC_NON_POSTED_REQ:FC_CMPL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 731906061
PMU name : skx_unc_iio1 (Intel SkylakeX IIO1 uncore)
Name     : UNC_IO_TXN_REQ_OF_CPU
Equiv	 : None
Flags    : None
Desc     : Also known as Inbound.  Number of 64 byte cache line requests initiated by the attached device.
Code     : 0x84
Umask-00 : 0x10000010 : PMU : [ATOMIC_PART0] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-01 : 0x20000010 : PMU : [ATOMIC_PART1] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-02 : 0x40000010 : PMU : [ATOMIC_PART2] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-03 : 0x80000010 : PMU : [ATOMIC_PART3] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-04 : 0x100000010 : PMU : [ATOMIC_VTD0] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-05 : 0x200000010 : PMU : [ATOMIC_VTD1] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-06 : 0x10000020 : PMU : [ATOMICCMP_PART0] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-07 : 0x20000020 : PMU : [ATOMICCMP_PART1] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-08 : 0x40000020 : PMU : [ATOMICCMP_PART2] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-09 : 0x80000020 : PMU : [ATOMICCMP_PART3] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-10 : 0x10000004 : PMU : [MEM_READ_PART0] : None : Data requested of the CPU -- Card reading from DRAM
Umask-11 : 0x20000004 : PMU : [MEM_READ_PART1] : None : Data requested of the CPU -- Card reading from DRAM
Umask-12 : 0x40000004 : PMU : [MEM_READ_PART2] : None : Data requested of the CPU -- Card reading from DRAM
Umask-13 : 0x80000004 : PMU : [MEM_READ_PART3] : None : Data requested of the CPU -- Card reading from DRAM
Umask-14 : 0x100000004 : PMU : [MEM_READ_VTD0] : None : Data requested of the CPU -- Card reading from DRAM
Umask-15 : 0x200000004 : PMU : [MEM_READ_VTD1] : None : Data requested of the CPU -- Card reading from DRAM
Umask-16 : 0x3f0000004 : PMU : [MEM_READ_ANY] : [default] : Alias to MEM_READ_PART0:MEM_READ_PART1:MEM_READ_PART2:MEM_READ_PART3:MEM_READ_VTD0:MEM_READ_VTD1
Umask-17 : 0x10000001 : PMU : [MEM_WRITE_PART0] : None : Data requested of the CPU -- Card writing to DRAM
Umask-18 : 0x20000001 : PMU : [MEM_WRITE_PART1] : None : Data requested of the CPU -- Card writing to DRAM
Umask-19 : 0x40000001 : PMU : [MEM_WRITE_PART2] : None : Data requested of the CPU -- Card writing to DRAM
Umask-20 : 0x80000001 : PMU : [MEM_WRITE_PART3] : None : Data requested of the CPU -- Card writing to DRAM
Umask-21 : 0x100000001 : PMU : [MEM_WRITE_VTD0] : None : Data requested of the CPU -- Card writing to DRAM
Umask-22 : 0x200000001 : PMU : [MEM_WRITE_VTD1] : None : Data requested of the CPU -- Card writing to DRAM
Umask-23 : 0x10000040 : PMU : [MSG_PART0] : None : Data requested of the CPU -- Messages
Umask-24 : 0x20000040 : PMU : [MSG_PART1] : None : Data requested of the CPU -- Messages
Umask-25 : 0x40000040 : PMU : [MSG_PART2] : None : Data requested of the CPU -- Messages
Umask-26 : 0x80000040 : PMU : [MSG_PART3] : None : Data requested of the CPU -- Messages
Umask-27 : 0x100000040 : PMU : [MSG_VTD0] : None : Data requested of the CPU -- Messages
Umask-28 : 0x200000040 : PMU : [MSG_VTD1] : None : Data requested of the CPU -- Messages
Umask-29 : 0x10000008 : PMU : [PEER_READ_PART0] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-30 : 0x20000008 : PMU : [PEER_READ_PART1] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-31 : 0x40000008 : PMU : [PEER_READ_PART2] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-32 : 0x80000008 : PMU : [PEER_READ_PART3] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-33 : 0x100000008 : PMU : [PEER_READ_VTD0] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-34 : 0x200000008 : PMU : [PEER_READ_VTD1] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-35 : 0x10000002 : PMU : [PEER_WRITE_PART0] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-36 : 0x20000002 : PMU : [PEER_WRITE_PART1] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-37 : 0x40000002 : PMU : [PEER_WRITE_PART2] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-38 : 0x80000002 : PMU : [PEER_WRITE_PART3] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-39 : 0x100000002 : PMU : [PEER_WRITE_VTD0] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-40 : 0x200000002 : PMU : [PEER_WRITE_VTD1] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-41 : 0x1000000000 : PMU : [FC_POSTED_REQ] : None : Posted requests
Umask-42 : 0x2000000000 : PMU : [FC_NON_POSTED_REQ] : None : Non-Posted requests
Umask-43 : 0x4000000000 : PMU : [FC_CMPL] : None : Completion requests
Umask-44 : 0x7000000000 : PMU : [FC_ANY] : [default] : Alias to FC_POSTED_REQ:FC_NON_POSTED_REQ:FC_CMPL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 731906062
PMU name : skx_unc_iio1 (Intel SkylakeX IIO1 uncore)
Name     : UNC_IO_VTD_ACCESS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x41
Umask-00 : 0x02 : PMU : [CTXT_MISS] : None : VTd Access -- context cache miss
Umask-01 : 0x04 : PMU : [L1_MISS] : None : VTd Access -- L1 miss
Umask-02 : 0x08 : PMU : [L2_MISS] : None : VTd Access -- L2 miss
Umask-03 : 0x10 : PMU : [L3_MISS] : None : VTd Access -- L3 miss
Umask-04 : 0x01 : PMU : [L4_PAGE_HIT] : None : VTd Access -- Vtd hit
Umask-05 : 0x80 : PMU : [TLB1_MISS] : None : VTd Access -- TLB miss
Umask-06 : 0x40 : PMU : [TLB_FULL] : None : VTd Access -- TLB is full
Umask-07 : 0x20 : PMU : [TLB_MISS] : None : VTd Access -- TLB miss
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 731906063
PMU name : skx_unc_iio1 (Intel SkylakeX IIO1 uncore)
Name     : UNC_IO_VTD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x40
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 734003200
PMU name : skx_unc_iio2 (Intel SkylakeX IIO2 uncore)
Name     : UNC_IO_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : IIO clockticks
Code     : 0x1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 734003201
PMU name : skx_unc_iio2 (Intel SkylakeX IIO2 uncore)
Name     : UNC_IO_COMP_BUF_INSERTS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xc2
Umask-00 : 0x10000004 : PMU : [PORT0] : None : PCIe Completion Buffer Inserts -- Port 0
Umask-01 : 0x20000004 : PMU : [PORT1] : None : PCIe Completion Buffer Inserts -- Port 1
Umask-02 : 0x40000004 : PMU : [PORT2] : None : PCIe Completion Buffer Inserts -- Port 2
Umask-03 : 0x80000004 : PMU : [PORT3] : None : PCIe Completion Buffer Inserts -- Port 3
Umask-04 : 0xf0000004 : PMU : [ANY_PORT] : [default] : Alias to PORT0:PORT1:PORT2:PORT3
Umask-05 : 0x1000000000 : PMU : [FC_POSTED_REQ] : None : Posted requests
Umask-06 : 0x2000000000 : PMU : [FC_NON_POSTED_REQ] : None : Non-Posted requests
Umask-07 : 0x4000000000 : PMU : [FC_CMPL] : None : Completion requests
Umask-08 : 0x7000000000 : PMU : [FC_ANY] : [default] : Alias to FC_POSTED_REQ:FC_NON_POSTED_REQ:FC_CMPL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 734003202
PMU name : skx_unc_iio2 (Intel SkylakeX IIO2 uncore)
Name     : UNC_IO_COMP_BUF_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xd5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 734003203
PMU name : skx_unc_iio2 (Intel SkylakeX IIO2 uncore)
Name     : UNC_IO_DATA_REQ_BY_CPU
Equiv	 : None
Flags    : None
Desc     : Number of double word (4 bytes) requests initiated by the main die to the attached device.
Code     : 0xc0
Umask-00 : 0x10000040 : PMU : [CFG_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-01 : 0x20000040 : PMU : [CFG_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-02 : 0x40000040 : PMU : [CFG_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-03 : 0x80000040 : PMU : [CFG_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-04 : 0x100000040 : PMU : [CFG_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-05 : 0x200000040 : PMU : [CFG_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-06 : 0x10000010 : PMU : [CFG_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-07 : 0x20000010 : PMU : [CFG_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-08 : 0x40000010 : PMU : [CFG_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-09 : 0x80000010 : PMU : [CFG_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-10 : 0x100000010 : PMU : [CFG_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-11 : 0x200000010 : PMU : [CFG_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-12 : 0x10000080 : PMU : [IO_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-13 : 0x20000080 : PMU : [IO_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-14 : 0x40000080 : PMU : [IO_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-15 : 0x80000080 : PMU : [IO_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-16 : 0x100000080 : PMU : [IO_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-17 : 0x200000080 : PMU : [IO_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-18 : 0x10000020 : PMU : [IO_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-19 : 0x20000020 : PMU : [IO_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-20 : 0x40000020 : PMU : [IO_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-21 : 0x80000020 : PMU : [IO_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-22 : 0x100000020 : PMU : [IO_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-23 : 0x200000020 : PMU : [IO_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-24 : 0x10000004 : PMU : [MEM_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-25 : 0x20000004 : PMU : [MEM_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-26 : 0x40000004 : PMU : [MEM_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-27 : 0x80000004 : PMU : [MEM_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-28 : 0x100000004 : PMU : [MEM_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-29 : 0x200000004 : PMU : [MEM_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-30 : 0x3f0000004 : PMU : [MEM_READ_ANY] : [default] : Alias to MEM_READ_PART0:MEM_READ_PART1:MEM_READ_PART2:MEM_READ_PART3:MEM_READ_VTD0:MEM_READ_VTD1
Umask-31 : 0x10000001 : PMU : [MEM_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-32 : 0x20000001 : PMU : [MEM_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-33 : 0x40000001 : PMU : [MEM_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-34 : 0x80000001 : PMU : [MEM_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-35 : 0x100000001 : PMU : [MEM_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-36 : 0x200000001 : PMU : [MEM_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-37 : 0x3f0000001 : PMU : [MEM_WRITE_ANY] : None : Alias to MEM_WRITE_PART0:MEM_WRITE_PART1:MEM_WRITE_PART2:MEM_WRITE_PART3:MEM_WRITE_VTD0:MEM_WRITE_VTD1
Umask-38 : 0x10000008 : PMU : [PEER_READ_PART0] : None : Another card (different IIO stack) reading from this card.
Umask-39 : 0x20000008 : PMU : [PEER_READ_PART1] : None : Another card (different IIO stack) reading from this card.
Umask-40 : 0x40000008 : PMU : [PEER_READ_PART2] : None : Another card (different IIO stack) reading from this card.
Umask-41 : 0x80000008 : PMU : [PEER_READ_PART3] : None : Another card (different IIO stack) reading from this card.
Umask-42 : 0x100000008 : PMU : [PEER_READ_VTD0] : None : Another card (different IIO stack) reading from this card.
Umask-43 : 0x200000008 : PMU : [PEER_READ_VTD1] : None : Another card (different IIO stack) reading from this card.
Umask-44 : 0x3f0000008 : PMU : [PEER_READ_ANY] : None : Alias to PEER_READ_PART0:PEER_READ_PART1:PEER_READ_PART2:PEER_READ_PART3:PEER_READ_VTD0:PEER_READ_VTD1
Umask-45 : 0x10000002 : PMU : [PEER_WRITE_PART0] : None : Another card (different IIO stack) writing to this card.
Umask-46 : 0x20000002 : PMU : [PEER_WRITE_PART1] : None : Another card (different IIO stack) writing to this card.
Umask-47 : 0x40000002 : PMU : [PEER_WRITE_PART2] : None : Another card (different IIO stack) writing to this card.
Umask-48 : 0x80000002 : PMU : [PEER_WRITE_PART3] : None : Another card (different IIO stack) writing to this card.
Umask-49 : 0x100000002 : PMU : [PEER_WRITE_VTD0] : None : Another card (different IIO stack) writing to this card.
Umask-50 : 0x200000002 : PMU : [PEER_WRITE_VTD1] : None : Another card (different IIO stack) writing to this card.
Umask-51 : 0x3f0000002 : PMU : [PEER_WRITE_ANY] : None : Alias to PEER_WRITE_PART0:PEER_WRITE_PART1:PEER_WRITE_PART2:PEER_WRITE_PART3:PEER_WRITE_VTD0:PEER_WRITE_VTD1
Umask-52 : 0x1000000000 : PMU : [FC_POSTED_REQ] : None : Posted requests
Umask-53 : 0x2000000000 : PMU : [FC_NON_POSTED_REQ] : None : Non-Posted requests
Umask-54 : 0x4000000000 : PMU : [FC_CMPL] : None : Completion requests
Umask-55 : 0x7000000000 : PMU : [FC_ANY] : [default] : Alias to FC_POSTED_REQ:FC_NON_POSTED_REQ:FC_CMPL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 734003204
PMU name : skx_unc_iio2 (Intel SkylakeX IIO2 uncore)
Name     : UNC_IO_DATA_REQ_OF_CPU
Equiv	 : None
Flags    : None
Desc     : Number of double word (4 bytes) requests the attached device made of the main die.
Code     : 0x83
Umask-00 : 0x10000010 : PMU : [ATOMIC_PART0] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-01 : 0x20000010 : PMU : [ATOMIC_PART1] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-02 : 0x40000010 : PMU : [ATOMIC_PART2] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-03 : 0x80000010 : PMU : [ATOMIC_PART3] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-04 : 0x100000010 : PMU : [ATOMIC_VTD0] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-05 : 0x200000010 : PMU : [ATOMIC_VTD1] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-06 : 0x10000020 : PMU : [ATOMICCMP_PART0] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-07 : 0x20000020 : PMU : [ATOMICCMP_PART1] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-08 : 0x40000020 : PMU : [ATOMICCMP_PART2] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-09 : 0x80000020 : PMU : [ATOMICCMP_PART3] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-10 : 0x10000004 : PMU : [MEM_READ_PART0] : None : Data requested of the CPU -- Card reading from DRAM
Umask-11 : 0x20000004 : PMU : [MEM_READ_PART1] : None : Data requested of the CPU -- Card reading from DRAM
Umask-12 : 0x40000004 : PMU : [MEM_READ_PART2] : None : Data requested of the CPU -- Card reading from DRAM
Umask-13 : 0x80000004 : PMU : [MEM_READ_PART3] : None : Data requested of the CPU -- Card reading from DRAM
Umask-14 : 0x100000004 : PMU : [MEM_READ_VTD0] : None : Data requested of the CPU -- Card reading from DRAM
Umask-15 : 0x200000004 : PMU : [MEM_READ_VTD1] : None : Data requested of the CPU -- Card reading from DRAM
Umask-16 : 0x3f0000004 : PMU : [MEM_READ_ANY] : [default] : Alias to MEM_READ_PART0:MEM_READ_PART1:MEM_READ_PART2:MEM_READ_PART3:MEM_READ_VTD0:MEM_READ_VTD1
Umask-17 : 0x10000001 : PMU : [MEM_WRITE_PART0] : None : Data requested of the CPU -- Card writing to DRAM
Umask-18 : 0x20000001 : PMU : [MEM_WRITE_PART1] : None : Data requested of the CPU -- Card writing to DRAM
Umask-19 : 0x40000001 : PMU : [MEM_WRITE_PART2] : None : Data requested of the CPU -- Card writing to DRAM
Umask-20 : 0x80000001 : PMU : [MEM_WRITE_PART3] : None : Data requested of the CPU -- Card writing to DRAM
Umask-21 : 0x100000001 : PMU : [MEM_WRITE_VTD0] : None : Data requested of the CPU -- Card writing to DRAM
Umask-22 : 0x200000001 : PMU : [MEM_WRITE_VTD1] : None : Data requested of the CPU -- Card writing to DRAM
Umask-23 : 0x10000040 : PMU : [MSG_PART0] : None : Data requested of the CPU -- Messages
Umask-24 : 0x20000040 : PMU : [MSG_PART1] : None : Data requested of the CPU -- Messages
Umask-25 : 0x40000040 : PMU : [MSG_PART2] : None : Data requested of the CPU -- Messages
Umask-26 : 0x80000040 : PMU : [MSG_PART3] : None : Data requested of the CPU -- Messages
Umask-27 : 0x100000040 : PMU : [MSG_VTD0] : None : Data requested of the CPU -- Messages
Umask-28 : 0x200000040 : PMU : [MSG_VTD1] : None : Data requested of the CPU -- Messages
Umask-29 : 0x10000008 : PMU : [PEER_READ_PART0] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-30 : 0x20000008 : PMU : [PEER_READ_PART1] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-31 : 0x40000008 : PMU : [PEER_READ_PART2] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-32 : 0x80000008 : PMU : [PEER_READ_PART3] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-33 : 0x100000008 : PMU : [PEER_READ_VTD0] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-34 : 0x200000008 : PMU : [PEER_READ_VTD1] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-35 : 0x10000002 : PMU : [PEER_WRITE_PART0] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-36 : 0x20000002 : PMU : [PEER_WRITE_PART1] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-37 : 0x40000002 : PMU : [PEER_WRITE_PART2] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-38 : 0x80000002 : PMU : [PEER_WRITE_PART3] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-39 : 0x100000002 : PMU : [PEER_WRITE_VTD0] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-40 : 0x200000002 : PMU : [PEER_WRITE_VTD1] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-41 : 0x1000000000 : PMU : [FC_POSTED_REQ] : None : Posted requests
Umask-42 : 0x2000000000 : PMU : [FC_NON_POSTED_REQ] : None : Non-Posted requests
Umask-43 : 0x4000000000 : PMU : [FC_CMPL] : None : Completion requests
Umask-44 : 0x7000000000 : PMU : [FC_ANY] : [default] : Alias to FC_POSTED_REQ:FC_NON_POSTED_REQ:FC_CMPL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 734003205
PMU name : skx_unc_iio2 (Intel SkylakeX IIO2 uncore)
Name     : UNC_IO_LINK_NUM_CORR_ERR
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xf
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 734003206
PMU name : skx_unc_iio2 (Intel SkylakeX IIO2 uncore)
Name     : UNC_IO_LINK_NUM_RETRIES
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xe
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 734003207
PMU name : skx_unc_iio2 (Intel SkylakeX IIO2 uncore)
Name     : UNC_IO_MASK_MATCH
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x21
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 734003208
PMU name : skx_unc_iio2 (Intel SkylakeX IIO2 uncore)
Name     : UNC_IO_MASK_MATCH_AND
Equiv	 : None
Flags    : None
Desc     : Asserted if all bits specified by mask match
Code     : 0x2
Umask-00 : 0x01 : PMU : [BUS0] : None : AND Mask/match for debug bus -- Non-PCIE bus
Umask-01 : 0x08 : PMU : [BUS0_BUS1] : None : AND Mask/match for debug bus -- Non-PCIE bus and PCIE bus
Umask-02 : 0x04 : PMU : [BUS0_NOT_BUS1] : None : AND Mask/match for debug bus -- Non-PCIE bus and !(PCIE bus)
Umask-03 : 0x02 : PMU : [BUS1] : None : AND Mask/match for debug bus -- PCIE bus
Umask-04 : 0x10 : PMU : [NOT_BUS0_BUS1] : None : AND Mask/match for debug bus -- !(Non-PCIE bus) and PCIE bus
Umask-05 : 0x20 : PMU : [NOT_BUS0_NOT_BUS1] : None : AND Mask/match for debug bus -- 
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 734003209
PMU name : skx_unc_iio2 (Intel SkylakeX IIO2 uncore)
Name     : UNC_IO_MASK_MATCH_OR
Equiv	 : None
Flags    : None
Desc     : Asserted if any bits specified by mask match
Code     : 0x3
Umask-00 : 0x01 : PMU : [BUS0] : None : OR Mask/match for debug bus -- Non-PCIE bus
Umask-01 : 0x08 : PMU : [BUS0_BUS1] : None : OR Mask/match for debug bus -- Non-PCIE bus and PCIE bus
Umask-02 : 0x04 : PMU : [BUS0_NOT_BUS1] : None : OR Mask/match for debug bus -- Non-PCIE bus and !(PCIE bus)
Umask-03 : 0x02 : PMU : [BUS1] : None : OR Mask/match for debug bus -- PCIE bus
Umask-04 : 0x10 : PMU : [NOT_BUS0_BUS1] : None : OR Mask/match for debug bus -- !(Non-PCIE bus) and PCIE bus
Umask-05 : 0x20 : PMU : [NOT_BUS0_NOT_BUS1] : None : OR Mask/match for debug bus -- !(Non-PCIE bus) and !(PCIE bus)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 734003210
PMU name : skx_unc_iio2 (Intel SkylakeX IIO2 uncore)
Name     : UNC_IO_NOTHING
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 734003211
PMU name : skx_unc_iio2 (Intel SkylakeX IIO2 uncore)
Name     : UNC_IO_SYMBOL_TIMES
Equiv	 : None
Flags    : None
Desc     : Gen1 - increment once every 4nS, Gen2 - increment once every 2nS, Gen3 - increment once every 1nS
Code     : 0x82
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 734003212
PMU name : skx_unc_iio2 (Intel SkylakeX IIO2 uncore)
Name     : UNC_IO_TXN_REQ_BY_CPU
Equiv	 : None
Flags    : None
Desc     : Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.
Code     : 0xc1
Umask-00 : 0x10000040 : PMU : [CFG_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-01 : 0x20000040 : PMU : [CFG_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-02 : 0x40000040 : PMU : [CFG_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-03 : 0x80000040 : PMU : [CFG_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-04 : 0x100000040 : PMU : [CFG_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-05 : 0x200000040 : PMU : [CFG_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-06 : 0x10000010 : PMU : [CFG_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-07 : 0x20000010 : PMU : [CFG_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-08 : 0x40000010 : PMU : [CFG_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-09 : 0x80000010 : PMU : [CFG_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-10 : 0x100000010 : PMU : [CFG_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-11 : 0x200000010 : PMU : [CFG_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-12 : 0x10000080 : PMU : [IO_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-13 : 0x20000080 : PMU : [IO_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-14 : 0x40000080 : PMU : [IO_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-15 : 0x80000080 : PMU : [IO_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-16 : 0x100000080 : PMU : [IO_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-17 : 0x200000080 : PMU : [IO_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-18 : 0x10000020 : PMU : [IO_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-19 : 0x20000020 : PMU : [IO_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-20 : 0x40000020 : PMU : [IO_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-21 : 0x80000020 : PMU : [IO_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-22 : 0x100000020 : PMU : [IO_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-23 : 0x200000020 : PMU : [IO_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-24 : 0x10000004 : PMU : [MEM_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-25 : 0x20000004 : PMU : [MEM_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-26 : 0x40000004 : PMU : [MEM_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-27 : 0x80000004 : PMU : [MEM_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-28 : 0x100000004 : PMU : [MEM_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-29 : 0x200000004 : PMU : [MEM_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-30 : 0x3f0000004 : PMU : [MEM_READ_ANY] : [default] : Alias to MEM_READ_PART0:MEM_READ_PART1:MEM_READ_PART2:MEM_READ_PART3:MEM_READ_VTD0:MEM_READ_VTD1
Umask-31 : 0x10000001 : PMU : [MEM_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-32 : 0x20000001 : PMU : [MEM_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-33 : 0x40000001 : PMU : [MEM_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-34 : 0x80000001 : PMU : [MEM_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-35 : 0x100000001 : PMU : [MEM_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-36 : 0x200000001 : PMU : [MEM_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-37 : 0x3f0000001 : PMU : [MEM_WRITE_ANY] : None : Alias to MEM_WRITE_PART0:MEM_WRITE_PART1:MEM_WRITE_PART2:MEM_WRITE_PART3:MEM_WRITE_VTD0:MEM_WRITE_VTD1
Umask-38 : 0x10000008 : PMU : [PEER_READ_PART0] : None : Another card (different IIO stack) reading from this card.
Umask-39 : 0x20000008 : PMU : [PEER_READ_PART1] : None : Another card (different IIO stack) reading from this card.
Umask-40 : 0x40000008 : PMU : [PEER_READ_PART2] : None : Another card (different IIO stack) reading from this card.
Umask-41 : 0x80000008 : PMU : [PEER_READ_PART3] : None : Another card (different IIO stack) reading from this card.
Umask-42 : 0x100000008 : PMU : [PEER_READ_VTD0] : None : Another card (different IIO stack) reading from this card.
Umask-43 : 0x200000008 : PMU : [PEER_READ_VTD1] : None : Another card (different IIO stack) reading from this card.
Umask-44 : 0x3f0000008 : PMU : [PEER_READ_ANY] : None : Alias to PEER_READ_PART0:PEER_READ_PART1:PEER_READ_PART2:PEER_READ_PART3:PEER_READ_VTD0:PEER_READ_VTD1
Umask-45 : 0x10000002 : PMU : [PEER_WRITE_PART0] : None : Another card (different IIO stack) writing to this card.
Umask-46 : 0x20000002 : PMU : [PEER_WRITE_PART1] : None : Another card (different IIO stack) writing to this card.
Umask-47 : 0x40000002 : PMU : [PEER_WRITE_PART2] : None : Another card (different IIO stack) writing to this card.
Umask-48 : 0x80000002 : PMU : [PEER_WRITE_PART3] : None : Another card (different IIO stack) writing to this card.
Umask-49 : 0x100000002 : PMU : [PEER_WRITE_VTD0] : None : Another card (different IIO stack) writing to this card.
Umask-50 : 0x200000002 : PMU : [PEER_WRITE_VTD1] : None : Another card (different IIO stack) writing to this card.
Umask-51 : 0x3f0000002 : PMU : [PEER_WRITE_ANY] : None : Alias to PEER_WRITE_PART0:PEER_WRITE_PART1:PEER_WRITE_PART2:PEER_WRITE_PART3:PEER_WRITE_VTD0:PEER_WRITE_VTD1
Umask-52 : 0x1000000000 : PMU : [FC_POSTED_REQ] : None : Posted requests
Umask-53 : 0x2000000000 : PMU : [FC_NON_POSTED_REQ] : None : Non-Posted requests
Umask-54 : 0x4000000000 : PMU : [FC_CMPL] : None : Completion requests
Umask-55 : 0x7000000000 : PMU : [FC_ANY] : [default] : Alias to FC_POSTED_REQ:FC_NON_POSTED_REQ:FC_CMPL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 734003213
PMU name : skx_unc_iio2 (Intel SkylakeX IIO2 uncore)
Name     : UNC_IO_TXN_REQ_OF_CPU
Equiv	 : None
Flags    : None
Desc     : Also known as Inbound.  Number of 64 byte cache line requests initiated by the attached device.
Code     : 0x84
Umask-00 : 0x10000010 : PMU : [ATOMIC_PART0] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-01 : 0x20000010 : PMU : [ATOMIC_PART1] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-02 : 0x40000010 : PMU : [ATOMIC_PART2] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-03 : 0x80000010 : PMU : [ATOMIC_PART3] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-04 : 0x100000010 : PMU : [ATOMIC_VTD0] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-05 : 0x200000010 : PMU : [ATOMIC_VTD1] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-06 : 0x10000020 : PMU : [ATOMICCMP_PART0] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-07 : 0x20000020 : PMU : [ATOMICCMP_PART1] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-08 : 0x40000020 : PMU : [ATOMICCMP_PART2] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-09 : 0x80000020 : PMU : [ATOMICCMP_PART3] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-10 : 0x10000004 : PMU : [MEM_READ_PART0] : None : Data requested of the CPU -- Card reading from DRAM
Umask-11 : 0x20000004 : PMU : [MEM_READ_PART1] : None : Data requested of the CPU -- Card reading from DRAM
Umask-12 : 0x40000004 : PMU : [MEM_READ_PART2] : None : Data requested of the CPU -- Card reading from DRAM
Umask-13 : 0x80000004 : PMU : [MEM_READ_PART3] : None : Data requested of the CPU -- Card reading from DRAM
Umask-14 : 0x100000004 : PMU : [MEM_READ_VTD0] : None : Data requested of the CPU -- Card reading from DRAM
Umask-15 : 0x200000004 : PMU : [MEM_READ_VTD1] : None : Data requested of the CPU -- Card reading from DRAM
Umask-16 : 0x3f0000004 : PMU : [MEM_READ_ANY] : [default] : Alias to MEM_READ_PART0:MEM_READ_PART1:MEM_READ_PART2:MEM_READ_PART3:MEM_READ_VTD0:MEM_READ_VTD1
Umask-17 : 0x10000001 : PMU : [MEM_WRITE_PART0] : None : Data requested of the CPU -- Card writing to DRAM
Umask-18 : 0x20000001 : PMU : [MEM_WRITE_PART1] : None : Data requested of the CPU -- Card writing to DRAM
Umask-19 : 0x40000001 : PMU : [MEM_WRITE_PART2] : None : Data requested of the CPU -- Card writing to DRAM
Umask-20 : 0x80000001 : PMU : [MEM_WRITE_PART3] : None : Data requested of the CPU -- Card writing to DRAM
Umask-21 : 0x100000001 : PMU : [MEM_WRITE_VTD0] : None : Data requested of the CPU -- Card writing to DRAM
Umask-22 : 0x200000001 : PMU : [MEM_WRITE_VTD1] : None : Data requested of the CPU -- Card writing to DRAM
Umask-23 : 0x10000040 : PMU : [MSG_PART0] : None : Data requested of the CPU -- Messages
Umask-24 : 0x20000040 : PMU : [MSG_PART1] : None : Data requested of the CPU -- Messages
Umask-25 : 0x40000040 : PMU : [MSG_PART2] : None : Data requested of the CPU -- Messages
Umask-26 : 0x80000040 : PMU : [MSG_PART3] : None : Data requested of the CPU -- Messages
Umask-27 : 0x100000040 : PMU : [MSG_VTD0] : None : Data requested of the CPU -- Messages
Umask-28 : 0x200000040 : PMU : [MSG_VTD1] : None : Data requested of the CPU -- Messages
Umask-29 : 0x10000008 : PMU : [PEER_READ_PART0] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-30 : 0x20000008 : PMU : [PEER_READ_PART1] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-31 : 0x40000008 : PMU : [PEER_READ_PART2] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-32 : 0x80000008 : PMU : [PEER_READ_PART3] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-33 : 0x100000008 : PMU : [PEER_READ_VTD0] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-34 : 0x200000008 : PMU : [PEER_READ_VTD1] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-35 : 0x10000002 : PMU : [PEER_WRITE_PART0] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-36 : 0x20000002 : PMU : [PEER_WRITE_PART1] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-37 : 0x40000002 : PMU : [PEER_WRITE_PART2] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-38 : 0x80000002 : PMU : [PEER_WRITE_PART3] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-39 : 0x100000002 : PMU : [PEER_WRITE_VTD0] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-40 : 0x200000002 : PMU : [PEER_WRITE_VTD1] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-41 : 0x1000000000 : PMU : [FC_POSTED_REQ] : None : Posted requests
Umask-42 : 0x2000000000 : PMU : [FC_NON_POSTED_REQ] : None : Non-Posted requests
Umask-43 : 0x4000000000 : PMU : [FC_CMPL] : None : Completion requests
Umask-44 : 0x7000000000 : PMU : [FC_ANY] : [default] : Alias to FC_POSTED_REQ:FC_NON_POSTED_REQ:FC_CMPL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 734003214
PMU name : skx_unc_iio2 (Intel SkylakeX IIO2 uncore)
Name     : UNC_IO_VTD_ACCESS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x41
Umask-00 : 0x02 : PMU : [CTXT_MISS] : None : VTd Access -- context cache miss
Umask-01 : 0x04 : PMU : [L1_MISS] : None : VTd Access -- L1 miss
Umask-02 : 0x08 : PMU : [L2_MISS] : None : VTd Access -- L2 miss
Umask-03 : 0x10 : PMU : [L3_MISS] : None : VTd Access -- L3 miss
Umask-04 : 0x01 : PMU : [L4_PAGE_HIT] : None : VTd Access -- Vtd hit
Umask-05 : 0x80 : PMU : [TLB1_MISS] : None : VTd Access -- TLB miss
Umask-06 : 0x40 : PMU : [TLB_FULL] : None : VTd Access -- TLB is full
Umask-07 : 0x20 : PMU : [TLB_MISS] : None : VTd Access -- TLB miss
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 734003215
PMU name : skx_unc_iio2 (Intel SkylakeX IIO2 uncore)
Name     : UNC_IO_VTD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x40
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 736100352
PMU name : skx_unc_iio3 (Intel SkylakeX IIO3 uncore)
Name     : UNC_IO_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : IIO clockticks
Code     : 0x1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 736100353
PMU name : skx_unc_iio3 (Intel SkylakeX IIO3 uncore)
Name     : UNC_IO_COMP_BUF_INSERTS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xc2
Umask-00 : 0x10000004 : PMU : [PORT0] : None : PCIe Completion Buffer Inserts -- Port 0
Umask-01 : 0x20000004 : PMU : [PORT1] : None : PCIe Completion Buffer Inserts -- Port 1
Umask-02 : 0x40000004 : PMU : [PORT2] : None : PCIe Completion Buffer Inserts -- Port 2
Umask-03 : 0x80000004 : PMU : [PORT3] : None : PCIe Completion Buffer Inserts -- Port 3
Umask-04 : 0xf0000004 : PMU : [ANY_PORT] : [default] : Alias to PORT0:PORT1:PORT2:PORT3
Umask-05 : 0x1000000000 : PMU : [FC_POSTED_REQ] : None : Posted requests
Umask-06 : 0x2000000000 : PMU : [FC_NON_POSTED_REQ] : None : Non-Posted requests
Umask-07 : 0x4000000000 : PMU : [FC_CMPL] : None : Completion requests
Umask-08 : 0x7000000000 : PMU : [FC_ANY] : [default] : Alias to FC_POSTED_REQ:FC_NON_POSTED_REQ:FC_CMPL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 736100354
PMU name : skx_unc_iio3 (Intel SkylakeX IIO3 uncore)
Name     : UNC_IO_COMP_BUF_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xd5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 736100355
PMU name : skx_unc_iio3 (Intel SkylakeX IIO3 uncore)
Name     : UNC_IO_DATA_REQ_BY_CPU
Equiv	 : None
Flags    : None
Desc     : Number of double word (4 bytes) requests initiated by the main die to the attached device.
Code     : 0xc0
Umask-00 : 0x10000040 : PMU : [CFG_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-01 : 0x20000040 : PMU : [CFG_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-02 : 0x40000040 : PMU : [CFG_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-03 : 0x80000040 : PMU : [CFG_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-04 : 0x100000040 : PMU : [CFG_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-05 : 0x200000040 : PMU : [CFG_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-06 : 0x10000010 : PMU : [CFG_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-07 : 0x20000010 : PMU : [CFG_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-08 : 0x40000010 : PMU : [CFG_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-09 : 0x80000010 : PMU : [CFG_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-10 : 0x100000010 : PMU : [CFG_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-11 : 0x200000010 : PMU : [CFG_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-12 : 0x10000080 : PMU : [IO_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-13 : 0x20000080 : PMU : [IO_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-14 : 0x40000080 : PMU : [IO_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-15 : 0x80000080 : PMU : [IO_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-16 : 0x100000080 : PMU : [IO_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-17 : 0x200000080 : PMU : [IO_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-18 : 0x10000020 : PMU : [IO_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-19 : 0x20000020 : PMU : [IO_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-20 : 0x40000020 : PMU : [IO_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-21 : 0x80000020 : PMU : [IO_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-22 : 0x100000020 : PMU : [IO_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-23 : 0x200000020 : PMU : [IO_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-24 : 0x10000004 : PMU : [MEM_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-25 : 0x20000004 : PMU : [MEM_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-26 : 0x40000004 : PMU : [MEM_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-27 : 0x80000004 : PMU : [MEM_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-28 : 0x100000004 : PMU : [MEM_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-29 : 0x200000004 : PMU : [MEM_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-30 : 0x3f0000004 : PMU : [MEM_READ_ANY] : [default] : Alias to MEM_READ_PART0:MEM_READ_PART1:MEM_READ_PART2:MEM_READ_PART3:MEM_READ_VTD0:MEM_READ_VTD1
Umask-31 : 0x10000001 : PMU : [MEM_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-32 : 0x20000001 : PMU : [MEM_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-33 : 0x40000001 : PMU : [MEM_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-34 : 0x80000001 : PMU : [MEM_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-35 : 0x100000001 : PMU : [MEM_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-36 : 0x200000001 : PMU : [MEM_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-37 : 0x3f0000001 : PMU : [MEM_WRITE_ANY] : None : Alias to MEM_WRITE_PART0:MEM_WRITE_PART1:MEM_WRITE_PART2:MEM_WRITE_PART3:MEM_WRITE_VTD0:MEM_WRITE_VTD1
Umask-38 : 0x10000008 : PMU : [PEER_READ_PART0] : None : Another card (different IIO stack) reading from this card.
Umask-39 : 0x20000008 : PMU : [PEER_READ_PART1] : None : Another card (different IIO stack) reading from this card.
Umask-40 : 0x40000008 : PMU : [PEER_READ_PART2] : None : Another card (different IIO stack) reading from this card.
Umask-41 : 0x80000008 : PMU : [PEER_READ_PART3] : None : Another card (different IIO stack) reading from this card.
Umask-42 : 0x100000008 : PMU : [PEER_READ_VTD0] : None : Another card (different IIO stack) reading from this card.
Umask-43 : 0x200000008 : PMU : [PEER_READ_VTD1] : None : Another card (different IIO stack) reading from this card.
Umask-44 : 0x3f0000008 : PMU : [PEER_READ_ANY] : None : Alias to PEER_READ_PART0:PEER_READ_PART1:PEER_READ_PART2:PEER_READ_PART3:PEER_READ_VTD0:PEER_READ_VTD1
Umask-45 : 0x10000002 : PMU : [PEER_WRITE_PART0] : None : Another card (different IIO stack) writing to this card.
Umask-46 : 0x20000002 : PMU : [PEER_WRITE_PART1] : None : Another card (different IIO stack) writing to this card.
Umask-47 : 0x40000002 : PMU : [PEER_WRITE_PART2] : None : Another card (different IIO stack) writing to this card.
Umask-48 : 0x80000002 : PMU : [PEER_WRITE_PART3] : None : Another card (different IIO stack) writing to this card.
Umask-49 : 0x100000002 : PMU : [PEER_WRITE_VTD0] : None : Another card (different IIO stack) writing to this card.
Umask-50 : 0x200000002 : PMU : [PEER_WRITE_VTD1] : None : Another card (different IIO stack) writing to this card.
Umask-51 : 0x3f0000002 : PMU : [PEER_WRITE_ANY] : None : Alias to PEER_WRITE_PART0:PEER_WRITE_PART1:PEER_WRITE_PART2:PEER_WRITE_PART3:PEER_WRITE_VTD0:PEER_WRITE_VTD1
Umask-52 : 0x1000000000 : PMU : [FC_POSTED_REQ] : None : Posted requests
Umask-53 : 0x2000000000 : PMU : [FC_NON_POSTED_REQ] : None : Non-Posted requests
Umask-54 : 0x4000000000 : PMU : [FC_CMPL] : None : Completion requests
Umask-55 : 0x7000000000 : PMU : [FC_ANY] : [default] : Alias to FC_POSTED_REQ:FC_NON_POSTED_REQ:FC_CMPL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 736100356
PMU name : skx_unc_iio3 (Intel SkylakeX IIO3 uncore)
Name     : UNC_IO_DATA_REQ_OF_CPU
Equiv	 : None
Flags    : None
Desc     : Number of double word (4 bytes) requests the attached device made of the main die.
Code     : 0x83
Umask-00 : 0x10000010 : PMU : [ATOMIC_PART0] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-01 : 0x20000010 : PMU : [ATOMIC_PART1] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-02 : 0x40000010 : PMU : [ATOMIC_PART2] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-03 : 0x80000010 : PMU : [ATOMIC_PART3] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-04 : 0x100000010 : PMU : [ATOMIC_VTD0] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-05 : 0x200000010 : PMU : [ATOMIC_VTD1] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-06 : 0x10000020 : PMU : [ATOMICCMP_PART0] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-07 : 0x20000020 : PMU : [ATOMICCMP_PART1] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-08 : 0x40000020 : PMU : [ATOMICCMP_PART2] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-09 : 0x80000020 : PMU : [ATOMICCMP_PART3] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-10 : 0x10000004 : PMU : [MEM_READ_PART0] : None : Data requested of the CPU -- Card reading from DRAM
Umask-11 : 0x20000004 : PMU : [MEM_READ_PART1] : None : Data requested of the CPU -- Card reading from DRAM
Umask-12 : 0x40000004 : PMU : [MEM_READ_PART2] : None : Data requested of the CPU -- Card reading from DRAM
Umask-13 : 0x80000004 : PMU : [MEM_READ_PART3] : None : Data requested of the CPU -- Card reading from DRAM
Umask-14 : 0x100000004 : PMU : [MEM_READ_VTD0] : None : Data requested of the CPU -- Card reading from DRAM
Umask-15 : 0x200000004 : PMU : [MEM_READ_VTD1] : None : Data requested of the CPU -- Card reading from DRAM
Umask-16 : 0x3f0000004 : PMU : [MEM_READ_ANY] : [default] : Alias to MEM_READ_PART0:MEM_READ_PART1:MEM_READ_PART2:MEM_READ_PART3:MEM_READ_VTD0:MEM_READ_VTD1
Umask-17 : 0x10000001 : PMU : [MEM_WRITE_PART0] : None : Data requested of the CPU -- Card writing to DRAM
Umask-18 : 0x20000001 : PMU : [MEM_WRITE_PART1] : None : Data requested of the CPU -- Card writing to DRAM
Umask-19 : 0x40000001 : PMU : [MEM_WRITE_PART2] : None : Data requested of the CPU -- Card writing to DRAM
Umask-20 : 0x80000001 : PMU : [MEM_WRITE_PART3] : None : Data requested of the CPU -- Card writing to DRAM
Umask-21 : 0x100000001 : PMU : [MEM_WRITE_VTD0] : None : Data requested of the CPU -- Card writing to DRAM
Umask-22 : 0x200000001 : PMU : [MEM_WRITE_VTD1] : None : Data requested of the CPU -- Card writing to DRAM
Umask-23 : 0x10000040 : PMU : [MSG_PART0] : None : Data requested of the CPU -- Messages
Umask-24 : 0x20000040 : PMU : [MSG_PART1] : None : Data requested of the CPU -- Messages
Umask-25 : 0x40000040 : PMU : [MSG_PART2] : None : Data requested of the CPU -- Messages
Umask-26 : 0x80000040 : PMU : [MSG_PART3] : None : Data requested of the CPU -- Messages
Umask-27 : 0x100000040 : PMU : [MSG_VTD0] : None : Data requested of the CPU -- Messages
Umask-28 : 0x200000040 : PMU : [MSG_VTD1] : None : Data requested of the CPU -- Messages
Umask-29 : 0x10000008 : PMU : [PEER_READ_PART0] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-30 : 0x20000008 : PMU : [PEER_READ_PART1] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-31 : 0x40000008 : PMU : [PEER_READ_PART2] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-32 : 0x80000008 : PMU : [PEER_READ_PART3] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-33 : 0x100000008 : PMU : [PEER_READ_VTD0] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-34 : 0x200000008 : PMU : [PEER_READ_VTD1] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-35 : 0x10000002 : PMU : [PEER_WRITE_PART0] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-36 : 0x20000002 : PMU : [PEER_WRITE_PART1] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-37 : 0x40000002 : PMU : [PEER_WRITE_PART2] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-38 : 0x80000002 : PMU : [PEER_WRITE_PART3] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-39 : 0x100000002 : PMU : [PEER_WRITE_VTD0] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-40 : 0x200000002 : PMU : [PEER_WRITE_VTD1] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-41 : 0x1000000000 : PMU : [FC_POSTED_REQ] : None : Posted requests
Umask-42 : 0x2000000000 : PMU : [FC_NON_POSTED_REQ] : None : Non-Posted requests
Umask-43 : 0x4000000000 : PMU : [FC_CMPL] : None : Completion requests
Umask-44 : 0x7000000000 : PMU : [FC_ANY] : [default] : Alias to FC_POSTED_REQ:FC_NON_POSTED_REQ:FC_CMPL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 736100357
PMU name : skx_unc_iio3 (Intel SkylakeX IIO3 uncore)
Name     : UNC_IO_LINK_NUM_CORR_ERR
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xf
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 736100358
PMU name : skx_unc_iio3 (Intel SkylakeX IIO3 uncore)
Name     : UNC_IO_LINK_NUM_RETRIES
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xe
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 736100359
PMU name : skx_unc_iio3 (Intel SkylakeX IIO3 uncore)
Name     : UNC_IO_MASK_MATCH
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x21
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 736100360
PMU name : skx_unc_iio3 (Intel SkylakeX IIO3 uncore)
Name     : UNC_IO_MASK_MATCH_AND
Equiv	 : None
Flags    : None
Desc     : Asserted if all bits specified by mask match
Code     : 0x2
Umask-00 : 0x01 : PMU : [BUS0] : None : AND Mask/match for debug bus -- Non-PCIE bus
Umask-01 : 0x08 : PMU : [BUS0_BUS1] : None : AND Mask/match for debug bus -- Non-PCIE bus and PCIE bus
Umask-02 : 0x04 : PMU : [BUS0_NOT_BUS1] : None : AND Mask/match for debug bus -- Non-PCIE bus and !(PCIE bus)
Umask-03 : 0x02 : PMU : [BUS1] : None : AND Mask/match for debug bus -- PCIE bus
Umask-04 : 0x10 : PMU : [NOT_BUS0_BUS1] : None : AND Mask/match for debug bus -- !(Non-PCIE bus) and PCIE bus
Umask-05 : 0x20 : PMU : [NOT_BUS0_NOT_BUS1] : None : AND Mask/match for debug bus -- 
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 736100361
PMU name : skx_unc_iio3 (Intel SkylakeX IIO3 uncore)
Name     : UNC_IO_MASK_MATCH_OR
Equiv	 : None
Flags    : None
Desc     : Asserted if any bits specified by mask match
Code     : 0x3
Umask-00 : 0x01 : PMU : [BUS0] : None : OR Mask/match for debug bus -- Non-PCIE bus
Umask-01 : 0x08 : PMU : [BUS0_BUS1] : None : OR Mask/match for debug bus -- Non-PCIE bus and PCIE bus
Umask-02 : 0x04 : PMU : [BUS0_NOT_BUS1] : None : OR Mask/match for debug bus -- Non-PCIE bus and !(PCIE bus)
Umask-03 : 0x02 : PMU : [BUS1] : None : OR Mask/match for debug bus -- PCIE bus
Umask-04 : 0x10 : PMU : [NOT_BUS0_BUS1] : None : OR Mask/match for debug bus -- !(Non-PCIE bus) and PCIE bus
Umask-05 : 0x20 : PMU : [NOT_BUS0_NOT_BUS1] : None : OR Mask/match for debug bus -- !(Non-PCIE bus) and !(PCIE bus)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 736100362
PMU name : skx_unc_iio3 (Intel SkylakeX IIO3 uncore)
Name     : UNC_IO_NOTHING
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 736100363
PMU name : skx_unc_iio3 (Intel SkylakeX IIO3 uncore)
Name     : UNC_IO_SYMBOL_TIMES
Equiv	 : None
Flags    : None
Desc     : Gen1 - increment once every 4nS, Gen2 - increment once every 2nS, Gen3 - increment once every 1nS
Code     : 0x82
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 736100364
PMU name : skx_unc_iio3 (Intel SkylakeX IIO3 uncore)
Name     : UNC_IO_TXN_REQ_BY_CPU
Equiv	 : None
Flags    : None
Desc     : Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.
Code     : 0xc1
Umask-00 : 0x10000040 : PMU : [CFG_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-01 : 0x20000040 : PMU : [CFG_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-02 : 0x40000040 : PMU : [CFG_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-03 : 0x80000040 : PMU : [CFG_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-04 : 0x100000040 : PMU : [CFG_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-05 : 0x200000040 : PMU : [CFG_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-06 : 0x10000010 : PMU : [CFG_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-07 : 0x20000010 : PMU : [CFG_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-08 : 0x40000010 : PMU : [CFG_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-09 : 0x80000010 : PMU : [CFG_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-10 : 0x100000010 : PMU : [CFG_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-11 : 0x200000010 : PMU : [CFG_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-12 : 0x10000080 : PMU : [IO_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-13 : 0x20000080 : PMU : [IO_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-14 : 0x40000080 : PMU : [IO_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-15 : 0x80000080 : PMU : [IO_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-16 : 0x100000080 : PMU : [IO_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-17 : 0x200000080 : PMU : [IO_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-18 : 0x10000020 : PMU : [IO_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-19 : 0x20000020 : PMU : [IO_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-20 : 0x40000020 : PMU : [IO_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-21 : 0x80000020 : PMU : [IO_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-22 : 0x100000020 : PMU : [IO_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-23 : 0x200000020 : PMU : [IO_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-24 : 0x10000004 : PMU : [MEM_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-25 : 0x20000004 : PMU : [MEM_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-26 : 0x40000004 : PMU : [MEM_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-27 : 0x80000004 : PMU : [MEM_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-28 : 0x100000004 : PMU : [MEM_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-29 : 0x200000004 : PMU : [MEM_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-30 : 0x3f0000004 : PMU : [MEM_READ_ANY] : [default] : Alias to MEM_READ_PART0:MEM_READ_PART1:MEM_READ_PART2:MEM_READ_PART3:MEM_READ_VTD0:MEM_READ_VTD1
Umask-31 : 0x10000001 : PMU : [MEM_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-32 : 0x20000001 : PMU : [MEM_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-33 : 0x40000001 : PMU : [MEM_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-34 : 0x80000001 : PMU : [MEM_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-35 : 0x100000001 : PMU : [MEM_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-36 : 0x200000001 : PMU : [MEM_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-37 : 0x3f0000001 : PMU : [MEM_WRITE_ANY] : None : Alias to MEM_WRITE_PART0:MEM_WRITE_PART1:MEM_WRITE_PART2:MEM_WRITE_PART3:MEM_WRITE_VTD0:MEM_WRITE_VTD1
Umask-38 : 0x10000008 : PMU : [PEER_READ_PART0] : None : Another card (different IIO stack) reading from this card.
Umask-39 : 0x20000008 : PMU : [PEER_READ_PART1] : None : Another card (different IIO stack) reading from this card.
Umask-40 : 0x40000008 : PMU : [PEER_READ_PART2] : None : Another card (different IIO stack) reading from this card.
Umask-41 : 0x80000008 : PMU : [PEER_READ_PART3] : None : Another card (different IIO stack) reading from this card.
Umask-42 : 0x100000008 : PMU : [PEER_READ_VTD0] : None : Another card (different IIO stack) reading from this card.
Umask-43 : 0x200000008 : PMU : [PEER_READ_VTD1] : None : Another card (different IIO stack) reading from this card.
Umask-44 : 0x3f0000008 : PMU : [PEER_READ_ANY] : None : Alias to PEER_READ_PART0:PEER_READ_PART1:PEER_READ_PART2:PEER_READ_PART3:PEER_READ_VTD0:PEER_READ_VTD1
Umask-45 : 0x10000002 : PMU : [PEER_WRITE_PART0] : None : Another card (different IIO stack) writing to this card.
Umask-46 : 0x20000002 : PMU : [PEER_WRITE_PART1] : None : Another card (different IIO stack) writing to this card.
Umask-47 : 0x40000002 : PMU : [PEER_WRITE_PART2] : None : Another card (different IIO stack) writing to this card.
Umask-48 : 0x80000002 : PMU : [PEER_WRITE_PART3] : None : Another card (different IIO stack) writing to this card.
Umask-49 : 0x100000002 : PMU : [PEER_WRITE_VTD0] : None : Another card (different IIO stack) writing to this card.
Umask-50 : 0x200000002 : PMU : [PEER_WRITE_VTD1] : None : Another card (different IIO stack) writing to this card.
Umask-51 : 0x3f0000002 : PMU : [PEER_WRITE_ANY] : None : Alias to PEER_WRITE_PART0:PEER_WRITE_PART1:PEER_WRITE_PART2:PEER_WRITE_PART3:PEER_WRITE_VTD0:PEER_WRITE_VTD1
Umask-52 : 0x1000000000 : PMU : [FC_POSTED_REQ] : None : Posted requests
Umask-53 : 0x2000000000 : PMU : [FC_NON_POSTED_REQ] : None : Non-Posted requests
Umask-54 : 0x4000000000 : PMU : [FC_CMPL] : None : Completion requests
Umask-55 : 0x7000000000 : PMU : [FC_ANY] : [default] : Alias to FC_POSTED_REQ:FC_NON_POSTED_REQ:FC_CMPL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 736100365
PMU name : skx_unc_iio3 (Intel SkylakeX IIO3 uncore)
Name     : UNC_IO_TXN_REQ_OF_CPU
Equiv	 : None
Flags    : None
Desc     : Also known as Inbound.  Number of 64 byte cache line requests initiated by the attached device.
Code     : 0x84
Umask-00 : 0x10000010 : PMU : [ATOMIC_PART0] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-01 : 0x20000010 : PMU : [ATOMIC_PART1] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-02 : 0x40000010 : PMU : [ATOMIC_PART2] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-03 : 0x80000010 : PMU : [ATOMIC_PART3] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-04 : 0x100000010 : PMU : [ATOMIC_VTD0] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-05 : 0x200000010 : PMU : [ATOMIC_VTD1] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-06 : 0x10000020 : PMU : [ATOMICCMP_PART0] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-07 : 0x20000020 : PMU : [ATOMICCMP_PART1] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-08 : 0x40000020 : PMU : [ATOMICCMP_PART2] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-09 : 0x80000020 : PMU : [ATOMICCMP_PART3] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-10 : 0x10000004 : PMU : [MEM_READ_PART0] : None : Data requested of the CPU -- Card reading from DRAM
Umask-11 : 0x20000004 : PMU : [MEM_READ_PART1] : None : Data requested of the CPU -- Card reading from DRAM
Umask-12 : 0x40000004 : PMU : [MEM_READ_PART2] : None : Data requested of the CPU -- Card reading from DRAM
Umask-13 : 0x80000004 : PMU : [MEM_READ_PART3] : None : Data requested of the CPU -- Card reading from DRAM
Umask-14 : 0x100000004 : PMU : [MEM_READ_VTD0] : None : Data requested of the CPU -- Card reading from DRAM
Umask-15 : 0x200000004 : PMU : [MEM_READ_VTD1] : None : Data requested of the CPU -- Card reading from DRAM
Umask-16 : 0x3f0000004 : PMU : [MEM_READ_ANY] : [default] : Alias to MEM_READ_PART0:MEM_READ_PART1:MEM_READ_PART2:MEM_READ_PART3:MEM_READ_VTD0:MEM_READ_VTD1
Umask-17 : 0x10000001 : PMU : [MEM_WRITE_PART0] : None : Data requested of the CPU -- Card writing to DRAM
Umask-18 : 0x20000001 : PMU : [MEM_WRITE_PART1] : None : Data requested of the CPU -- Card writing to DRAM
Umask-19 : 0x40000001 : PMU : [MEM_WRITE_PART2] : None : Data requested of the CPU -- Card writing to DRAM
Umask-20 : 0x80000001 : PMU : [MEM_WRITE_PART3] : None : Data requested of the CPU -- Card writing to DRAM
Umask-21 : 0x100000001 : PMU : [MEM_WRITE_VTD0] : None : Data requested of the CPU -- Card writing to DRAM
Umask-22 : 0x200000001 : PMU : [MEM_WRITE_VTD1] : None : Data requested of the CPU -- Card writing to DRAM
Umask-23 : 0x10000040 : PMU : [MSG_PART0] : None : Data requested of the CPU -- Messages
Umask-24 : 0x20000040 : PMU : [MSG_PART1] : None : Data requested of the CPU -- Messages
Umask-25 : 0x40000040 : PMU : [MSG_PART2] : None : Data requested of the CPU -- Messages
Umask-26 : 0x80000040 : PMU : [MSG_PART3] : None : Data requested of the CPU -- Messages
Umask-27 : 0x100000040 : PMU : [MSG_VTD0] : None : Data requested of the CPU -- Messages
Umask-28 : 0x200000040 : PMU : [MSG_VTD1] : None : Data requested of the CPU -- Messages
Umask-29 : 0x10000008 : PMU : [PEER_READ_PART0] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-30 : 0x20000008 : PMU : [PEER_READ_PART1] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-31 : 0x40000008 : PMU : [PEER_READ_PART2] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-32 : 0x80000008 : PMU : [PEER_READ_PART3] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-33 : 0x100000008 : PMU : [PEER_READ_VTD0] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-34 : 0x200000008 : PMU : [PEER_READ_VTD1] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-35 : 0x10000002 : PMU : [PEER_WRITE_PART0] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-36 : 0x20000002 : PMU : [PEER_WRITE_PART1] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-37 : 0x40000002 : PMU : [PEER_WRITE_PART2] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-38 : 0x80000002 : PMU : [PEER_WRITE_PART3] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-39 : 0x100000002 : PMU : [PEER_WRITE_VTD0] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-40 : 0x200000002 : PMU : [PEER_WRITE_VTD1] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-41 : 0x1000000000 : PMU : [FC_POSTED_REQ] : None : Posted requests
Umask-42 : 0x2000000000 : PMU : [FC_NON_POSTED_REQ] : None : Non-Posted requests
Umask-43 : 0x4000000000 : PMU : [FC_CMPL] : None : Completion requests
Umask-44 : 0x7000000000 : PMU : [FC_ANY] : [default] : Alias to FC_POSTED_REQ:FC_NON_POSTED_REQ:FC_CMPL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 736100366
PMU name : skx_unc_iio3 (Intel SkylakeX IIO3 uncore)
Name     : UNC_IO_VTD_ACCESS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x41
Umask-00 : 0x02 : PMU : [CTXT_MISS] : None : VTd Access -- context cache miss
Umask-01 : 0x04 : PMU : [L1_MISS] : None : VTd Access -- L1 miss
Umask-02 : 0x08 : PMU : [L2_MISS] : None : VTd Access -- L2 miss
Umask-03 : 0x10 : PMU : [L3_MISS] : None : VTd Access -- L3 miss
Umask-04 : 0x01 : PMU : [L4_PAGE_HIT] : None : VTd Access -- Vtd hit
Umask-05 : 0x80 : PMU : [TLB1_MISS] : None : VTd Access -- TLB miss
Umask-06 : 0x40 : PMU : [TLB_FULL] : None : VTd Access -- TLB is full
Umask-07 : 0x20 : PMU : [TLB_MISS] : None : VTd Access -- TLB miss
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 736100367
PMU name : skx_unc_iio3 (Intel SkylakeX IIO3 uncore)
Name     : UNC_IO_VTD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x40
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 738197504
PMU name : skx_unc_iio4 (Intel SkylakeX IIO4 uncore)
Name     : UNC_IO_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : IIO clockticks
Code     : 0x1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 738197505
PMU name : skx_unc_iio4 (Intel SkylakeX IIO4 uncore)
Name     : UNC_IO_COMP_BUF_INSERTS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xc2
Umask-00 : 0x10000004 : PMU : [PORT0] : None : PCIe Completion Buffer Inserts -- Port 0
Umask-01 : 0x20000004 : PMU : [PORT1] : None : PCIe Completion Buffer Inserts -- Port 1
Umask-02 : 0x40000004 : PMU : [PORT2] : None : PCIe Completion Buffer Inserts -- Port 2
Umask-03 : 0x80000004 : PMU : [PORT3] : None : PCIe Completion Buffer Inserts -- Port 3
Umask-04 : 0xf0000004 : PMU : [ANY_PORT] : [default] : Alias to PORT0:PORT1:PORT2:PORT3
Umask-05 : 0x1000000000 : PMU : [FC_POSTED_REQ] : None : Posted requests
Umask-06 : 0x2000000000 : PMU : [FC_NON_POSTED_REQ] : None : Non-Posted requests
Umask-07 : 0x4000000000 : PMU : [FC_CMPL] : None : Completion requests
Umask-08 : 0x7000000000 : PMU : [FC_ANY] : [default] : Alias to FC_POSTED_REQ:FC_NON_POSTED_REQ:FC_CMPL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 738197506
PMU name : skx_unc_iio4 (Intel SkylakeX IIO4 uncore)
Name     : UNC_IO_COMP_BUF_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xd5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 738197507
PMU name : skx_unc_iio4 (Intel SkylakeX IIO4 uncore)
Name     : UNC_IO_DATA_REQ_BY_CPU
Equiv	 : None
Flags    : None
Desc     : Number of double word (4 bytes) requests initiated by the main die to the attached device.
Code     : 0xc0
Umask-00 : 0x10000040 : PMU : [CFG_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-01 : 0x20000040 : PMU : [CFG_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-02 : 0x40000040 : PMU : [CFG_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-03 : 0x80000040 : PMU : [CFG_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-04 : 0x100000040 : PMU : [CFG_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-05 : 0x200000040 : PMU : [CFG_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-06 : 0x10000010 : PMU : [CFG_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-07 : 0x20000010 : PMU : [CFG_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-08 : 0x40000010 : PMU : [CFG_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-09 : 0x80000010 : PMU : [CFG_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-10 : 0x100000010 : PMU : [CFG_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-11 : 0x200000010 : PMU : [CFG_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-12 : 0x10000080 : PMU : [IO_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-13 : 0x20000080 : PMU : [IO_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-14 : 0x40000080 : PMU : [IO_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-15 : 0x80000080 : PMU : [IO_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-16 : 0x100000080 : PMU : [IO_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-17 : 0x200000080 : PMU : [IO_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-18 : 0x10000020 : PMU : [IO_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-19 : 0x20000020 : PMU : [IO_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-20 : 0x40000020 : PMU : [IO_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-21 : 0x80000020 : PMU : [IO_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-22 : 0x100000020 : PMU : [IO_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-23 : 0x200000020 : PMU : [IO_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-24 : 0x10000004 : PMU : [MEM_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-25 : 0x20000004 : PMU : [MEM_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-26 : 0x40000004 : PMU : [MEM_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-27 : 0x80000004 : PMU : [MEM_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-28 : 0x100000004 : PMU : [MEM_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-29 : 0x200000004 : PMU : [MEM_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-30 : 0x3f0000004 : PMU : [MEM_READ_ANY] : [default] : Alias to MEM_READ_PART0:MEM_READ_PART1:MEM_READ_PART2:MEM_READ_PART3:MEM_READ_VTD0:MEM_READ_VTD1
Umask-31 : 0x10000001 : PMU : [MEM_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-32 : 0x20000001 : PMU : [MEM_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-33 : 0x40000001 : PMU : [MEM_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-34 : 0x80000001 : PMU : [MEM_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-35 : 0x100000001 : PMU : [MEM_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-36 : 0x200000001 : PMU : [MEM_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-37 : 0x3f0000001 : PMU : [MEM_WRITE_ANY] : None : Alias to MEM_WRITE_PART0:MEM_WRITE_PART1:MEM_WRITE_PART2:MEM_WRITE_PART3:MEM_WRITE_VTD0:MEM_WRITE_VTD1
Umask-38 : 0x10000008 : PMU : [PEER_READ_PART0] : None : Another card (different IIO stack) reading from this card.
Umask-39 : 0x20000008 : PMU : [PEER_READ_PART1] : None : Another card (different IIO stack) reading from this card.
Umask-40 : 0x40000008 : PMU : [PEER_READ_PART2] : None : Another card (different IIO stack) reading from this card.
Umask-41 : 0x80000008 : PMU : [PEER_READ_PART3] : None : Another card (different IIO stack) reading from this card.
Umask-42 : 0x100000008 : PMU : [PEER_READ_VTD0] : None : Another card (different IIO stack) reading from this card.
Umask-43 : 0x200000008 : PMU : [PEER_READ_VTD1] : None : Another card (different IIO stack) reading from this card.
Umask-44 : 0x3f0000008 : PMU : [PEER_READ_ANY] : None : Alias to PEER_READ_PART0:PEER_READ_PART1:PEER_READ_PART2:PEER_READ_PART3:PEER_READ_VTD0:PEER_READ_VTD1
Umask-45 : 0x10000002 : PMU : [PEER_WRITE_PART0] : None : Another card (different IIO stack) writing to this card.
Umask-46 : 0x20000002 : PMU : [PEER_WRITE_PART1] : None : Another card (different IIO stack) writing to this card.
Umask-47 : 0x40000002 : PMU : [PEER_WRITE_PART2] : None : Another card (different IIO stack) writing to this card.
Umask-48 : 0x80000002 : PMU : [PEER_WRITE_PART3] : None : Another card (different IIO stack) writing to this card.
Umask-49 : 0x100000002 : PMU : [PEER_WRITE_VTD0] : None : Another card (different IIO stack) writing to this card.
Umask-50 : 0x200000002 : PMU : [PEER_WRITE_VTD1] : None : Another card (different IIO stack) writing to this card.
Umask-51 : 0x3f0000002 : PMU : [PEER_WRITE_ANY] : None : Alias to PEER_WRITE_PART0:PEER_WRITE_PART1:PEER_WRITE_PART2:PEER_WRITE_PART3:PEER_WRITE_VTD0:PEER_WRITE_VTD1
Umask-52 : 0x1000000000 : PMU : [FC_POSTED_REQ] : None : Posted requests
Umask-53 : 0x2000000000 : PMU : [FC_NON_POSTED_REQ] : None : Non-Posted requests
Umask-54 : 0x4000000000 : PMU : [FC_CMPL] : None : Completion requests
Umask-55 : 0x7000000000 : PMU : [FC_ANY] : [default] : Alias to FC_POSTED_REQ:FC_NON_POSTED_REQ:FC_CMPL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 738197508
PMU name : skx_unc_iio4 (Intel SkylakeX IIO4 uncore)
Name     : UNC_IO_DATA_REQ_OF_CPU
Equiv	 : None
Flags    : None
Desc     : Number of double word (4 bytes) requests the attached device made of the main die.
Code     : 0x83
Umask-00 : 0x10000010 : PMU : [ATOMIC_PART0] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-01 : 0x20000010 : PMU : [ATOMIC_PART1] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-02 : 0x40000010 : PMU : [ATOMIC_PART2] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-03 : 0x80000010 : PMU : [ATOMIC_PART3] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-04 : 0x100000010 : PMU : [ATOMIC_VTD0] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-05 : 0x200000010 : PMU : [ATOMIC_VTD1] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-06 : 0x10000020 : PMU : [ATOMICCMP_PART0] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-07 : 0x20000020 : PMU : [ATOMICCMP_PART1] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-08 : 0x40000020 : PMU : [ATOMICCMP_PART2] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-09 : 0x80000020 : PMU : [ATOMICCMP_PART3] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-10 : 0x10000004 : PMU : [MEM_READ_PART0] : None : Data requested of the CPU -- Card reading from DRAM
Umask-11 : 0x20000004 : PMU : [MEM_READ_PART1] : None : Data requested of the CPU -- Card reading from DRAM
Umask-12 : 0x40000004 : PMU : [MEM_READ_PART2] : None : Data requested of the CPU -- Card reading from DRAM
Umask-13 : 0x80000004 : PMU : [MEM_READ_PART3] : None : Data requested of the CPU -- Card reading from DRAM
Umask-14 : 0x100000004 : PMU : [MEM_READ_VTD0] : None : Data requested of the CPU -- Card reading from DRAM
Umask-15 : 0x200000004 : PMU : [MEM_READ_VTD1] : None : Data requested of the CPU -- Card reading from DRAM
Umask-16 : 0x3f0000004 : PMU : [MEM_READ_ANY] : [default] : Alias to MEM_READ_PART0:MEM_READ_PART1:MEM_READ_PART2:MEM_READ_PART3:MEM_READ_VTD0:MEM_READ_VTD1
Umask-17 : 0x10000001 : PMU : [MEM_WRITE_PART0] : None : Data requested of the CPU -- Card writing to DRAM
Umask-18 : 0x20000001 : PMU : [MEM_WRITE_PART1] : None : Data requested of the CPU -- Card writing to DRAM
Umask-19 : 0x40000001 : PMU : [MEM_WRITE_PART2] : None : Data requested of the CPU -- Card writing to DRAM
Umask-20 : 0x80000001 : PMU : [MEM_WRITE_PART3] : None : Data requested of the CPU -- Card writing to DRAM
Umask-21 : 0x100000001 : PMU : [MEM_WRITE_VTD0] : None : Data requested of the CPU -- Card writing to DRAM
Umask-22 : 0x200000001 : PMU : [MEM_WRITE_VTD1] : None : Data requested of the CPU -- Card writing to DRAM
Umask-23 : 0x10000040 : PMU : [MSG_PART0] : None : Data requested of the CPU -- Messages
Umask-24 : 0x20000040 : PMU : [MSG_PART1] : None : Data requested of the CPU -- Messages
Umask-25 : 0x40000040 : PMU : [MSG_PART2] : None : Data requested of the CPU -- Messages
Umask-26 : 0x80000040 : PMU : [MSG_PART3] : None : Data requested of the CPU -- Messages
Umask-27 : 0x100000040 : PMU : [MSG_VTD0] : None : Data requested of the CPU -- Messages
Umask-28 : 0x200000040 : PMU : [MSG_VTD1] : None : Data requested of the CPU -- Messages
Umask-29 : 0x10000008 : PMU : [PEER_READ_PART0] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-30 : 0x20000008 : PMU : [PEER_READ_PART1] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-31 : 0x40000008 : PMU : [PEER_READ_PART2] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-32 : 0x80000008 : PMU : [PEER_READ_PART3] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-33 : 0x100000008 : PMU : [PEER_READ_VTD0] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-34 : 0x200000008 : PMU : [PEER_READ_VTD1] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-35 : 0x10000002 : PMU : [PEER_WRITE_PART0] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-36 : 0x20000002 : PMU : [PEER_WRITE_PART1] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-37 : 0x40000002 : PMU : [PEER_WRITE_PART2] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-38 : 0x80000002 : PMU : [PEER_WRITE_PART3] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-39 : 0x100000002 : PMU : [PEER_WRITE_VTD0] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-40 : 0x200000002 : PMU : [PEER_WRITE_VTD1] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-41 : 0x1000000000 : PMU : [FC_POSTED_REQ] : None : Posted requests
Umask-42 : 0x2000000000 : PMU : [FC_NON_POSTED_REQ] : None : Non-Posted requests
Umask-43 : 0x4000000000 : PMU : [FC_CMPL] : None : Completion requests
Umask-44 : 0x7000000000 : PMU : [FC_ANY] : [default] : Alias to FC_POSTED_REQ:FC_NON_POSTED_REQ:FC_CMPL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 738197509
PMU name : skx_unc_iio4 (Intel SkylakeX IIO4 uncore)
Name     : UNC_IO_LINK_NUM_CORR_ERR
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xf
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 738197510
PMU name : skx_unc_iio4 (Intel SkylakeX IIO4 uncore)
Name     : UNC_IO_LINK_NUM_RETRIES
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xe
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 738197511
PMU name : skx_unc_iio4 (Intel SkylakeX IIO4 uncore)
Name     : UNC_IO_MASK_MATCH
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x21
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 738197512
PMU name : skx_unc_iio4 (Intel SkylakeX IIO4 uncore)
Name     : UNC_IO_MASK_MATCH_AND
Equiv	 : None
Flags    : None
Desc     : Asserted if all bits specified by mask match
Code     : 0x2
Umask-00 : 0x01 : PMU : [BUS0] : None : AND Mask/match for debug bus -- Non-PCIE bus
Umask-01 : 0x08 : PMU : [BUS0_BUS1] : None : AND Mask/match for debug bus -- Non-PCIE bus and PCIE bus
Umask-02 : 0x04 : PMU : [BUS0_NOT_BUS1] : None : AND Mask/match for debug bus -- Non-PCIE bus and !(PCIE bus)
Umask-03 : 0x02 : PMU : [BUS1] : None : AND Mask/match for debug bus -- PCIE bus
Umask-04 : 0x10 : PMU : [NOT_BUS0_BUS1] : None : AND Mask/match for debug bus -- !(Non-PCIE bus) and PCIE bus
Umask-05 : 0x20 : PMU : [NOT_BUS0_NOT_BUS1] : None : AND Mask/match for debug bus -- 
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 738197513
PMU name : skx_unc_iio4 (Intel SkylakeX IIO4 uncore)
Name     : UNC_IO_MASK_MATCH_OR
Equiv	 : None
Flags    : None
Desc     : Asserted if any bits specified by mask match
Code     : 0x3
Umask-00 : 0x01 : PMU : [BUS0] : None : OR Mask/match for debug bus -- Non-PCIE bus
Umask-01 : 0x08 : PMU : [BUS0_BUS1] : None : OR Mask/match for debug bus -- Non-PCIE bus and PCIE bus
Umask-02 : 0x04 : PMU : [BUS0_NOT_BUS1] : None : OR Mask/match for debug bus -- Non-PCIE bus and !(PCIE bus)
Umask-03 : 0x02 : PMU : [BUS1] : None : OR Mask/match for debug bus -- PCIE bus
Umask-04 : 0x10 : PMU : [NOT_BUS0_BUS1] : None : OR Mask/match for debug bus -- !(Non-PCIE bus) and PCIE bus
Umask-05 : 0x20 : PMU : [NOT_BUS0_NOT_BUS1] : None : OR Mask/match for debug bus -- !(Non-PCIE bus) and !(PCIE bus)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 738197514
PMU name : skx_unc_iio4 (Intel SkylakeX IIO4 uncore)
Name     : UNC_IO_NOTHING
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 738197515
PMU name : skx_unc_iio4 (Intel SkylakeX IIO4 uncore)
Name     : UNC_IO_SYMBOL_TIMES
Equiv	 : None
Flags    : None
Desc     : Gen1 - increment once every 4nS, Gen2 - increment once every 2nS, Gen3 - increment once every 1nS
Code     : 0x82
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 738197516
PMU name : skx_unc_iio4 (Intel SkylakeX IIO4 uncore)
Name     : UNC_IO_TXN_REQ_BY_CPU
Equiv	 : None
Flags    : None
Desc     : Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.
Code     : 0xc1
Umask-00 : 0x10000040 : PMU : [CFG_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-01 : 0x20000040 : PMU : [CFG_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-02 : 0x40000040 : PMU : [CFG_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-03 : 0x80000040 : PMU : [CFG_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-04 : 0x100000040 : PMU : [CFG_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-05 : 0x200000040 : PMU : [CFG_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-06 : 0x10000010 : PMU : [CFG_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-07 : 0x20000010 : PMU : [CFG_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-08 : 0x40000010 : PMU : [CFG_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-09 : 0x80000010 : PMU : [CFG_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-10 : 0x100000010 : PMU : [CFG_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-11 : 0x200000010 : PMU : [CFG_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-12 : 0x10000080 : PMU : [IO_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-13 : 0x20000080 : PMU : [IO_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-14 : 0x40000080 : PMU : [IO_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-15 : 0x80000080 : PMU : [IO_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-16 : 0x100000080 : PMU : [IO_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-17 : 0x200000080 : PMU : [IO_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-18 : 0x10000020 : PMU : [IO_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-19 : 0x20000020 : PMU : [IO_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-20 : 0x40000020 : PMU : [IO_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-21 : 0x80000020 : PMU : [IO_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-22 : 0x100000020 : PMU : [IO_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-23 : 0x200000020 : PMU : [IO_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-24 : 0x10000004 : PMU : [MEM_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-25 : 0x20000004 : PMU : [MEM_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-26 : 0x40000004 : PMU : [MEM_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-27 : 0x80000004 : PMU : [MEM_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-28 : 0x100000004 : PMU : [MEM_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-29 : 0x200000004 : PMU : [MEM_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-30 : 0x3f0000004 : PMU : [MEM_READ_ANY] : [default] : Alias to MEM_READ_PART0:MEM_READ_PART1:MEM_READ_PART2:MEM_READ_PART3:MEM_READ_VTD0:MEM_READ_VTD1
Umask-31 : 0x10000001 : PMU : [MEM_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-32 : 0x20000001 : PMU : [MEM_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-33 : 0x40000001 : PMU : [MEM_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-34 : 0x80000001 : PMU : [MEM_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-35 : 0x100000001 : PMU : [MEM_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-36 : 0x200000001 : PMU : [MEM_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-37 : 0x3f0000001 : PMU : [MEM_WRITE_ANY] : None : Alias to MEM_WRITE_PART0:MEM_WRITE_PART1:MEM_WRITE_PART2:MEM_WRITE_PART3:MEM_WRITE_VTD0:MEM_WRITE_VTD1
Umask-38 : 0x10000008 : PMU : [PEER_READ_PART0] : None : Another card (different IIO stack) reading from this card.
Umask-39 : 0x20000008 : PMU : [PEER_READ_PART1] : None : Another card (different IIO stack) reading from this card.
Umask-40 : 0x40000008 : PMU : [PEER_READ_PART2] : None : Another card (different IIO stack) reading from this card.
Umask-41 : 0x80000008 : PMU : [PEER_READ_PART3] : None : Another card (different IIO stack) reading from this card.
Umask-42 : 0x100000008 : PMU : [PEER_READ_VTD0] : None : Another card (different IIO stack) reading from this card.
Umask-43 : 0x200000008 : PMU : [PEER_READ_VTD1] : None : Another card (different IIO stack) reading from this card.
Umask-44 : 0x3f0000008 : PMU : [PEER_READ_ANY] : None : Alias to PEER_READ_PART0:PEER_READ_PART1:PEER_READ_PART2:PEER_READ_PART3:PEER_READ_VTD0:PEER_READ_VTD1
Umask-45 : 0x10000002 : PMU : [PEER_WRITE_PART0] : None : Another card (different IIO stack) writing to this card.
Umask-46 : 0x20000002 : PMU : [PEER_WRITE_PART1] : None : Another card (different IIO stack) writing to this card.
Umask-47 : 0x40000002 : PMU : [PEER_WRITE_PART2] : None : Another card (different IIO stack) writing to this card.
Umask-48 : 0x80000002 : PMU : [PEER_WRITE_PART3] : None : Another card (different IIO stack) writing to this card.
Umask-49 : 0x100000002 : PMU : [PEER_WRITE_VTD0] : None : Another card (different IIO stack) writing to this card.
Umask-50 : 0x200000002 : PMU : [PEER_WRITE_VTD1] : None : Another card (different IIO stack) writing to this card.
Umask-51 : 0x3f0000002 : PMU : [PEER_WRITE_ANY] : None : Alias to PEER_WRITE_PART0:PEER_WRITE_PART1:PEER_WRITE_PART2:PEER_WRITE_PART3:PEER_WRITE_VTD0:PEER_WRITE_VTD1
Umask-52 : 0x1000000000 : PMU : [FC_POSTED_REQ] : None : Posted requests
Umask-53 : 0x2000000000 : PMU : [FC_NON_POSTED_REQ] : None : Non-Posted requests
Umask-54 : 0x4000000000 : PMU : [FC_CMPL] : None : Completion requests
Umask-55 : 0x7000000000 : PMU : [FC_ANY] : [default] : Alias to FC_POSTED_REQ:FC_NON_POSTED_REQ:FC_CMPL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 738197517
PMU name : skx_unc_iio4 (Intel SkylakeX IIO4 uncore)
Name     : UNC_IO_TXN_REQ_OF_CPU
Equiv	 : None
Flags    : None
Desc     : Also known as Inbound.  Number of 64 byte cache line requests initiated by the attached device.
Code     : 0x84
Umask-00 : 0x10000010 : PMU : [ATOMIC_PART0] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-01 : 0x20000010 : PMU : [ATOMIC_PART1] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-02 : 0x40000010 : PMU : [ATOMIC_PART2] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-03 : 0x80000010 : PMU : [ATOMIC_PART3] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-04 : 0x100000010 : PMU : [ATOMIC_VTD0] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-05 : 0x200000010 : PMU : [ATOMIC_VTD1] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-06 : 0x10000020 : PMU : [ATOMICCMP_PART0] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-07 : 0x20000020 : PMU : [ATOMICCMP_PART1] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-08 : 0x40000020 : PMU : [ATOMICCMP_PART2] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-09 : 0x80000020 : PMU : [ATOMICCMP_PART3] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-10 : 0x10000004 : PMU : [MEM_READ_PART0] : None : Data requested of the CPU -- Card reading from DRAM
Umask-11 : 0x20000004 : PMU : [MEM_READ_PART1] : None : Data requested of the CPU -- Card reading from DRAM
Umask-12 : 0x40000004 : PMU : [MEM_READ_PART2] : None : Data requested of the CPU -- Card reading from DRAM
Umask-13 : 0x80000004 : PMU : [MEM_READ_PART3] : None : Data requested of the CPU -- Card reading from DRAM
Umask-14 : 0x100000004 : PMU : [MEM_READ_VTD0] : None : Data requested of the CPU -- Card reading from DRAM
Umask-15 : 0x200000004 : PMU : [MEM_READ_VTD1] : None : Data requested of the CPU -- Card reading from DRAM
Umask-16 : 0x3f0000004 : PMU : [MEM_READ_ANY] : [default] : Alias to MEM_READ_PART0:MEM_READ_PART1:MEM_READ_PART2:MEM_READ_PART3:MEM_READ_VTD0:MEM_READ_VTD1
Umask-17 : 0x10000001 : PMU : [MEM_WRITE_PART0] : None : Data requested of the CPU -- Card writing to DRAM
Umask-18 : 0x20000001 : PMU : [MEM_WRITE_PART1] : None : Data requested of the CPU -- Card writing to DRAM
Umask-19 : 0x40000001 : PMU : [MEM_WRITE_PART2] : None : Data requested of the CPU -- Card writing to DRAM
Umask-20 : 0x80000001 : PMU : [MEM_WRITE_PART3] : None : Data requested of the CPU -- Card writing to DRAM
Umask-21 : 0x100000001 : PMU : [MEM_WRITE_VTD0] : None : Data requested of the CPU -- Card writing to DRAM
Umask-22 : 0x200000001 : PMU : [MEM_WRITE_VTD1] : None : Data requested of the CPU -- Card writing to DRAM
Umask-23 : 0x10000040 : PMU : [MSG_PART0] : None : Data requested of the CPU -- Messages
Umask-24 : 0x20000040 : PMU : [MSG_PART1] : None : Data requested of the CPU -- Messages
Umask-25 : 0x40000040 : PMU : [MSG_PART2] : None : Data requested of the CPU -- Messages
Umask-26 : 0x80000040 : PMU : [MSG_PART3] : None : Data requested of the CPU -- Messages
Umask-27 : 0x100000040 : PMU : [MSG_VTD0] : None : Data requested of the CPU -- Messages
Umask-28 : 0x200000040 : PMU : [MSG_VTD1] : None : Data requested of the CPU -- Messages
Umask-29 : 0x10000008 : PMU : [PEER_READ_PART0] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-30 : 0x20000008 : PMU : [PEER_READ_PART1] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-31 : 0x40000008 : PMU : [PEER_READ_PART2] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-32 : 0x80000008 : PMU : [PEER_READ_PART3] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-33 : 0x100000008 : PMU : [PEER_READ_VTD0] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-34 : 0x200000008 : PMU : [PEER_READ_VTD1] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-35 : 0x10000002 : PMU : [PEER_WRITE_PART0] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-36 : 0x20000002 : PMU : [PEER_WRITE_PART1] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-37 : 0x40000002 : PMU : [PEER_WRITE_PART2] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-38 : 0x80000002 : PMU : [PEER_WRITE_PART3] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-39 : 0x100000002 : PMU : [PEER_WRITE_VTD0] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-40 : 0x200000002 : PMU : [PEER_WRITE_VTD1] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-41 : 0x1000000000 : PMU : [FC_POSTED_REQ] : None : Posted requests
Umask-42 : 0x2000000000 : PMU : [FC_NON_POSTED_REQ] : None : Non-Posted requests
Umask-43 : 0x4000000000 : PMU : [FC_CMPL] : None : Completion requests
Umask-44 : 0x7000000000 : PMU : [FC_ANY] : [default] : Alias to FC_POSTED_REQ:FC_NON_POSTED_REQ:FC_CMPL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 738197518
PMU name : skx_unc_iio4 (Intel SkylakeX IIO4 uncore)
Name     : UNC_IO_VTD_ACCESS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x41
Umask-00 : 0x02 : PMU : [CTXT_MISS] : None : VTd Access -- context cache miss
Umask-01 : 0x04 : PMU : [L1_MISS] : None : VTd Access -- L1 miss
Umask-02 : 0x08 : PMU : [L2_MISS] : None : VTd Access -- L2 miss
Umask-03 : 0x10 : PMU : [L3_MISS] : None : VTd Access -- L3 miss
Umask-04 : 0x01 : PMU : [L4_PAGE_HIT] : None : VTd Access -- Vtd hit
Umask-05 : 0x80 : PMU : [TLB1_MISS] : None : VTd Access -- TLB miss
Umask-06 : 0x40 : PMU : [TLB_FULL] : None : VTd Access -- TLB is full
Umask-07 : 0x20 : PMU : [TLB_MISS] : None : VTd Access -- TLB miss
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 738197519
PMU name : skx_unc_iio4 (Intel SkylakeX IIO4 uncore)
Name     : UNC_IO_VTD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x40
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 740294656
PMU name : skx_unc_iio5 (Intel SkylakeX IIO5 uncore)
Name     : UNC_IO_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : IIO clockticks
Code     : 0x1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 740294657
PMU name : skx_unc_iio5 (Intel SkylakeX IIO5 uncore)
Name     : UNC_IO_COMP_BUF_INSERTS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xc2
Umask-00 : 0x10000004 : PMU : [PORT0] : None : PCIe Completion Buffer Inserts -- Port 0
Umask-01 : 0x20000004 : PMU : [PORT1] : None : PCIe Completion Buffer Inserts -- Port 1
Umask-02 : 0x40000004 : PMU : [PORT2] : None : PCIe Completion Buffer Inserts -- Port 2
Umask-03 : 0x80000004 : PMU : [PORT3] : None : PCIe Completion Buffer Inserts -- Port 3
Umask-04 : 0xf0000004 : PMU : [ANY_PORT] : [default] : Alias to PORT0:PORT1:PORT2:PORT3
Umask-05 : 0x1000000000 : PMU : [FC_POSTED_REQ] : None : Posted requests
Umask-06 : 0x2000000000 : PMU : [FC_NON_POSTED_REQ] : None : Non-Posted requests
Umask-07 : 0x4000000000 : PMU : [FC_CMPL] : None : Completion requests
Umask-08 : 0x7000000000 : PMU : [FC_ANY] : [default] : Alias to FC_POSTED_REQ:FC_NON_POSTED_REQ:FC_CMPL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 740294658
PMU name : skx_unc_iio5 (Intel SkylakeX IIO5 uncore)
Name     : UNC_IO_COMP_BUF_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xd5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 740294659
PMU name : skx_unc_iio5 (Intel SkylakeX IIO5 uncore)
Name     : UNC_IO_DATA_REQ_BY_CPU
Equiv	 : None
Flags    : None
Desc     : Number of double word (4 bytes) requests initiated by the main die to the attached device.
Code     : 0xc0
Umask-00 : 0x10000040 : PMU : [CFG_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-01 : 0x20000040 : PMU : [CFG_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-02 : 0x40000040 : PMU : [CFG_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-03 : 0x80000040 : PMU : [CFG_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-04 : 0x100000040 : PMU : [CFG_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-05 : 0x200000040 : PMU : [CFG_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-06 : 0x10000010 : PMU : [CFG_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-07 : 0x20000010 : PMU : [CFG_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-08 : 0x40000010 : PMU : [CFG_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-09 : 0x80000010 : PMU : [CFG_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-10 : 0x100000010 : PMU : [CFG_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-11 : 0x200000010 : PMU : [CFG_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-12 : 0x10000080 : PMU : [IO_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-13 : 0x20000080 : PMU : [IO_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-14 : 0x40000080 : PMU : [IO_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-15 : 0x80000080 : PMU : [IO_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-16 : 0x100000080 : PMU : [IO_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-17 : 0x200000080 : PMU : [IO_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-18 : 0x10000020 : PMU : [IO_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-19 : 0x20000020 : PMU : [IO_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-20 : 0x40000020 : PMU : [IO_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-21 : 0x80000020 : PMU : [IO_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-22 : 0x100000020 : PMU : [IO_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-23 : 0x200000020 : PMU : [IO_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-24 : 0x10000004 : PMU : [MEM_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-25 : 0x20000004 : PMU : [MEM_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-26 : 0x40000004 : PMU : [MEM_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-27 : 0x80000004 : PMU : [MEM_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-28 : 0x100000004 : PMU : [MEM_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-29 : 0x200000004 : PMU : [MEM_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-30 : 0x3f0000004 : PMU : [MEM_READ_ANY] : [default] : Alias to MEM_READ_PART0:MEM_READ_PART1:MEM_READ_PART2:MEM_READ_PART3:MEM_READ_VTD0:MEM_READ_VTD1
Umask-31 : 0x10000001 : PMU : [MEM_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-32 : 0x20000001 : PMU : [MEM_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-33 : 0x40000001 : PMU : [MEM_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-34 : 0x80000001 : PMU : [MEM_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-35 : 0x100000001 : PMU : [MEM_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-36 : 0x200000001 : PMU : [MEM_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-37 : 0x3f0000001 : PMU : [MEM_WRITE_ANY] : None : Alias to MEM_WRITE_PART0:MEM_WRITE_PART1:MEM_WRITE_PART2:MEM_WRITE_PART3:MEM_WRITE_VTD0:MEM_WRITE_VTD1
Umask-38 : 0x10000008 : PMU : [PEER_READ_PART0] : None : Another card (different IIO stack) reading from this card.
Umask-39 : 0x20000008 : PMU : [PEER_READ_PART1] : None : Another card (different IIO stack) reading from this card.
Umask-40 : 0x40000008 : PMU : [PEER_READ_PART2] : None : Another card (different IIO stack) reading from this card.
Umask-41 : 0x80000008 : PMU : [PEER_READ_PART3] : None : Another card (different IIO stack) reading from this card.
Umask-42 : 0x100000008 : PMU : [PEER_READ_VTD0] : None : Another card (different IIO stack) reading from this card.
Umask-43 : 0x200000008 : PMU : [PEER_READ_VTD1] : None : Another card (different IIO stack) reading from this card.
Umask-44 : 0x3f0000008 : PMU : [PEER_READ_ANY] : None : Alias to PEER_READ_PART0:PEER_READ_PART1:PEER_READ_PART2:PEER_READ_PART3:PEER_READ_VTD0:PEER_READ_VTD1
Umask-45 : 0x10000002 : PMU : [PEER_WRITE_PART0] : None : Another card (different IIO stack) writing to this card.
Umask-46 : 0x20000002 : PMU : [PEER_WRITE_PART1] : None : Another card (different IIO stack) writing to this card.
Umask-47 : 0x40000002 : PMU : [PEER_WRITE_PART2] : None : Another card (different IIO stack) writing to this card.
Umask-48 : 0x80000002 : PMU : [PEER_WRITE_PART3] : None : Another card (different IIO stack) writing to this card.
Umask-49 : 0x100000002 : PMU : [PEER_WRITE_VTD0] : None : Another card (different IIO stack) writing to this card.
Umask-50 : 0x200000002 : PMU : [PEER_WRITE_VTD1] : None : Another card (different IIO stack) writing to this card.
Umask-51 : 0x3f0000002 : PMU : [PEER_WRITE_ANY] : None : Alias to PEER_WRITE_PART0:PEER_WRITE_PART1:PEER_WRITE_PART2:PEER_WRITE_PART3:PEER_WRITE_VTD0:PEER_WRITE_VTD1
Umask-52 : 0x1000000000 : PMU : [FC_POSTED_REQ] : None : Posted requests
Umask-53 : 0x2000000000 : PMU : [FC_NON_POSTED_REQ] : None : Non-Posted requests
Umask-54 : 0x4000000000 : PMU : [FC_CMPL] : None : Completion requests
Umask-55 : 0x7000000000 : PMU : [FC_ANY] : [default] : Alias to FC_POSTED_REQ:FC_NON_POSTED_REQ:FC_CMPL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 740294660
PMU name : skx_unc_iio5 (Intel SkylakeX IIO5 uncore)
Name     : UNC_IO_DATA_REQ_OF_CPU
Equiv	 : None
Flags    : None
Desc     : Number of double word (4 bytes) requests the attached device made of the main die.
Code     : 0x83
Umask-00 : 0x10000010 : PMU : [ATOMIC_PART0] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-01 : 0x20000010 : PMU : [ATOMIC_PART1] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-02 : 0x40000010 : PMU : [ATOMIC_PART2] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-03 : 0x80000010 : PMU : [ATOMIC_PART3] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-04 : 0x100000010 : PMU : [ATOMIC_VTD0] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-05 : 0x200000010 : PMU : [ATOMIC_VTD1] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-06 : 0x10000020 : PMU : [ATOMICCMP_PART0] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-07 : 0x20000020 : PMU : [ATOMICCMP_PART1] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-08 : 0x40000020 : PMU : [ATOMICCMP_PART2] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-09 : 0x80000020 : PMU : [ATOMICCMP_PART3] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-10 : 0x10000004 : PMU : [MEM_READ_PART0] : None : Data requested of the CPU -- Card reading from DRAM
Umask-11 : 0x20000004 : PMU : [MEM_READ_PART1] : None : Data requested of the CPU -- Card reading from DRAM
Umask-12 : 0x40000004 : PMU : [MEM_READ_PART2] : None : Data requested of the CPU -- Card reading from DRAM
Umask-13 : 0x80000004 : PMU : [MEM_READ_PART3] : None : Data requested of the CPU -- Card reading from DRAM
Umask-14 : 0x100000004 : PMU : [MEM_READ_VTD0] : None : Data requested of the CPU -- Card reading from DRAM
Umask-15 : 0x200000004 : PMU : [MEM_READ_VTD1] : None : Data requested of the CPU -- Card reading from DRAM
Umask-16 : 0x3f0000004 : PMU : [MEM_READ_ANY] : [default] : Alias to MEM_READ_PART0:MEM_READ_PART1:MEM_READ_PART2:MEM_READ_PART3:MEM_READ_VTD0:MEM_READ_VTD1
Umask-17 : 0x10000001 : PMU : [MEM_WRITE_PART0] : None : Data requested of the CPU -- Card writing to DRAM
Umask-18 : 0x20000001 : PMU : [MEM_WRITE_PART1] : None : Data requested of the CPU -- Card writing to DRAM
Umask-19 : 0x40000001 : PMU : [MEM_WRITE_PART2] : None : Data requested of the CPU -- Card writing to DRAM
Umask-20 : 0x80000001 : PMU : [MEM_WRITE_PART3] : None : Data requested of the CPU -- Card writing to DRAM
Umask-21 : 0x100000001 : PMU : [MEM_WRITE_VTD0] : None : Data requested of the CPU -- Card writing to DRAM
Umask-22 : 0x200000001 : PMU : [MEM_WRITE_VTD1] : None : Data requested of the CPU -- Card writing to DRAM
Umask-23 : 0x10000040 : PMU : [MSG_PART0] : None : Data requested of the CPU -- Messages
Umask-24 : 0x20000040 : PMU : [MSG_PART1] : None : Data requested of the CPU -- Messages
Umask-25 : 0x40000040 : PMU : [MSG_PART2] : None : Data requested of the CPU -- Messages
Umask-26 : 0x80000040 : PMU : [MSG_PART3] : None : Data requested of the CPU -- Messages
Umask-27 : 0x100000040 : PMU : [MSG_VTD0] : None : Data requested of the CPU -- Messages
Umask-28 : 0x200000040 : PMU : [MSG_VTD1] : None : Data requested of the CPU -- Messages
Umask-29 : 0x10000008 : PMU : [PEER_READ_PART0] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-30 : 0x20000008 : PMU : [PEER_READ_PART1] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-31 : 0x40000008 : PMU : [PEER_READ_PART2] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-32 : 0x80000008 : PMU : [PEER_READ_PART3] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-33 : 0x100000008 : PMU : [PEER_READ_VTD0] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-34 : 0x200000008 : PMU : [PEER_READ_VTD1] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-35 : 0x10000002 : PMU : [PEER_WRITE_PART0] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-36 : 0x20000002 : PMU : [PEER_WRITE_PART1] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-37 : 0x40000002 : PMU : [PEER_WRITE_PART2] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-38 : 0x80000002 : PMU : [PEER_WRITE_PART3] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-39 : 0x100000002 : PMU : [PEER_WRITE_VTD0] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-40 : 0x200000002 : PMU : [PEER_WRITE_VTD1] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-41 : 0x1000000000 : PMU : [FC_POSTED_REQ] : None : Posted requests
Umask-42 : 0x2000000000 : PMU : [FC_NON_POSTED_REQ] : None : Non-Posted requests
Umask-43 : 0x4000000000 : PMU : [FC_CMPL] : None : Completion requests
Umask-44 : 0x7000000000 : PMU : [FC_ANY] : [default] : Alias to FC_POSTED_REQ:FC_NON_POSTED_REQ:FC_CMPL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 740294661
PMU name : skx_unc_iio5 (Intel SkylakeX IIO5 uncore)
Name     : UNC_IO_LINK_NUM_CORR_ERR
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xf
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 740294662
PMU name : skx_unc_iio5 (Intel SkylakeX IIO5 uncore)
Name     : UNC_IO_LINK_NUM_RETRIES
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xe
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 740294663
PMU name : skx_unc_iio5 (Intel SkylakeX IIO5 uncore)
Name     : UNC_IO_MASK_MATCH
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x21
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 740294664
PMU name : skx_unc_iio5 (Intel SkylakeX IIO5 uncore)
Name     : UNC_IO_MASK_MATCH_AND
Equiv	 : None
Flags    : None
Desc     : Asserted if all bits specified by mask match
Code     : 0x2
Umask-00 : 0x01 : PMU : [BUS0] : None : AND Mask/match for debug bus -- Non-PCIE bus
Umask-01 : 0x08 : PMU : [BUS0_BUS1] : None : AND Mask/match for debug bus -- Non-PCIE bus and PCIE bus
Umask-02 : 0x04 : PMU : [BUS0_NOT_BUS1] : None : AND Mask/match for debug bus -- Non-PCIE bus and !(PCIE bus)
Umask-03 : 0x02 : PMU : [BUS1] : None : AND Mask/match for debug bus -- PCIE bus
Umask-04 : 0x10 : PMU : [NOT_BUS0_BUS1] : None : AND Mask/match for debug bus -- !(Non-PCIE bus) and PCIE bus
Umask-05 : 0x20 : PMU : [NOT_BUS0_NOT_BUS1] : None : AND Mask/match for debug bus -- 
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 740294665
PMU name : skx_unc_iio5 (Intel SkylakeX IIO5 uncore)
Name     : UNC_IO_MASK_MATCH_OR
Equiv	 : None
Flags    : None
Desc     : Asserted if any bits specified by mask match
Code     : 0x3
Umask-00 : 0x01 : PMU : [BUS0] : None : OR Mask/match for debug bus -- Non-PCIE bus
Umask-01 : 0x08 : PMU : [BUS0_BUS1] : None : OR Mask/match for debug bus -- Non-PCIE bus and PCIE bus
Umask-02 : 0x04 : PMU : [BUS0_NOT_BUS1] : None : OR Mask/match for debug bus -- Non-PCIE bus and !(PCIE bus)
Umask-03 : 0x02 : PMU : [BUS1] : None : OR Mask/match for debug bus -- PCIE bus
Umask-04 : 0x10 : PMU : [NOT_BUS0_BUS1] : None : OR Mask/match for debug bus -- !(Non-PCIE bus) and PCIE bus
Umask-05 : 0x20 : PMU : [NOT_BUS0_NOT_BUS1] : None : OR Mask/match for debug bus -- !(Non-PCIE bus) and !(PCIE bus)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 740294666
PMU name : skx_unc_iio5 (Intel SkylakeX IIO5 uncore)
Name     : UNC_IO_NOTHING
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 740294667
PMU name : skx_unc_iio5 (Intel SkylakeX IIO5 uncore)
Name     : UNC_IO_SYMBOL_TIMES
Equiv	 : None
Flags    : None
Desc     : Gen1 - increment once every 4nS, Gen2 - increment once every 2nS, Gen3 - increment once every 1nS
Code     : 0x82
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 740294668
PMU name : skx_unc_iio5 (Intel SkylakeX IIO5 uncore)
Name     : UNC_IO_TXN_REQ_BY_CPU
Equiv	 : None
Flags    : None
Desc     : Also known as Outbound.  Number of requests, to the attached device, initiated by the main die.
Code     : 0xc1
Umask-00 : 0x10000040 : PMU : [CFG_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-01 : 0x20000040 : PMU : [CFG_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-02 : 0x40000040 : PMU : [CFG_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-03 : 0x80000040 : PMU : [CFG_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-04 : 0x100000040 : PMU : [CFG_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-05 : 0x200000040 : PMU : [CFG_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards PCICFG spacce
Umask-06 : 0x10000010 : PMU : [CFG_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-07 : 0x20000010 : PMU : [CFG_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-08 : 0x40000010 : PMU : [CFG_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-09 : 0x80000010 : PMU : [CFG_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-10 : 0x100000010 : PMU : [CFG_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-11 : 0x200000010 : PMU : [CFG_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards PCICFG spacce
Umask-12 : 0x10000080 : PMU : [IO_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-13 : 0x20000080 : PMU : [IO_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-14 : 0x40000080 : PMU : [IO_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-15 : 0x80000080 : PMU : [IO_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-16 : 0x100000080 : PMU : [IO_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-17 : 0x200000080 : PMU : [IO_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards IO spacce
Umask-18 : 0x10000020 : PMU : [IO_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-19 : 0x20000020 : PMU : [IO_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-20 : 0x40000020 : PMU : [IO_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-21 : 0x80000020 : PMU : [IO_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-22 : 0x100000020 : PMU : [IO_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-23 : 0x200000020 : PMU : [IO_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards IO spacce
Umask-24 : 0x10000004 : PMU : [MEM_READ_PART0] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-25 : 0x20000004 : PMU : [MEM_READ_PART1] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-26 : 0x40000004 : PMU : [MEM_READ_PART2] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-27 : 0x80000004 : PMU : [MEM_READ_PART3] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-28 : 0x100000004 : PMU : [MEM_READ_VTD0] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-29 : 0x200000004 : PMU : [MEM_READ_VTD1] : None : Data requested by the CPU -- Core reading from Cards MMIO spacce
Umask-30 : 0x3f0000004 : PMU : [MEM_READ_ANY] : [default] : Alias to MEM_READ_PART0:MEM_READ_PART1:MEM_READ_PART2:MEM_READ_PART3:MEM_READ_VTD0:MEM_READ_VTD1
Umask-31 : 0x10000001 : PMU : [MEM_WRITE_PART0] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-32 : 0x20000001 : PMU : [MEM_WRITE_PART1] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-33 : 0x40000001 : PMU : [MEM_WRITE_PART2] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-34 : 0x80000001 : PMU : [MEM_WRITE_PART3] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-35 : 0x100000001 : PMU : [MEM_WRITE_VTD0] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-36 : 0x200000001 : PMU : [MEM_WRITE_VTD1] : None : Data requested by the CPU -- Core writing to Cards MMIO spacce
Umask-37 : 0x3f0000001 : PMU : [MEM_WRITE_ANY] : None : Alias to MEM_WRITE_PART0:MEM_WRITE_PART1:MEM_WRITE_PART2:MEM_WRITE_PART3:MEM_WRITE_VTD0:MEM_WRITE_VTD1
Umask-38 : 0x10000008 : PMU : [PEER_READ_PART0] : None : Another card (different IIO stack) reading from this card.
Umask-39 : 0x20000008 : PMU : [PEER_READ_PART1] : None : Another card (different IIO stack) reading from this card.
Umask-40 : 0x40000008 : PMU : [PEER_READ_PART2] : None : Another card (different IIO stack) reading from this card.
Umask-41 : 0x80000008 : PMU : [PEER_READ_PART3] : None : Another card (different IIO stack) reading from this card.
Umask-42 : 0x100000008 : PMU : [PEER_READ_VTD0] : None : Another card (different IIO stack) reading from this card.
Umask-43 : 0x200000008 : PMU : [PEER_READ_VTD1] : None : Another card (different IIO stack) reading from this card.
Umask-44 : 0x3f0000008 : PMU : [PEER_READ_ANY] : None : Alias to PEER_READ_PART0:PEER_READ_PART1:PEER_READ_PART2:PEER_READ_PART3:PEER_READ_VTD0:PEER_READ_VTD1
Umask-45 : 0x10000002 : PMU : [PEER_WRITE_PART0] : None : Another card (different IIO stack) writing to this card.
Umask-46 : 0x20000002 : PMU : [PEER_WRITE_PART1] : None : Another card (different IIO stack) writing to this card.
Umask-47 : 0x40000002 : PMU : [PEER_WRITE_PART2] : None : Another card (different IIO stack) writing to this card.
Umask-48 : 0x80000002 : PMU : [PEER_WRITE_PART3] : None : Another card (different IIO stack) writing to this card.
Umask-49 : 0x100000002 : PMU : [PEER_WRITE_VTD0] : None : Another card (different IIO stack) writing to this card.
Umask-50 : 0x200000002 : PMU : [PEER_WRITE_VTD1] : None : Another card (different IIO stack) writing to this card.
Umask-51 : 0x3f0000002 : PMU : [PEER_WRITE_ANY] : None : Alias to PEER_WRITE_PART0:PEER_WRITE_PART1:PEER_WRITE_PART2:PEER_WRITE_PART3:PEER_WRITE_VTD0:PEER_WRITE_VTD1
Umask-52 : 0x1000000000 : PMU : [FC_POSTED_REQ] : None : Posted requests
Umask-53 : 0x2000000000 : PMU : [FC_NON_POSTED_REQ] : None : Non-Posted requests
Umask-54 : 0x4000000000 : PMU : [FC_CMPL] : None : Completion requests
Umask-55 : 0x7000000000 : PMU : [FC_ANY] : [default] : Alias to FC_POSTED_REQ:FC_NON_POSTED_REQ:FC_CMPL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 740294669
PMU name : skx_unc_iio5 (Intel SkylakeX IIO5 uncore)
Name     : UNC_IO_TXN_REQ_OF_CPU
Equiv	 : None
Flags    : None
Desc     : Also known as Inbound.  Number of 64 byte cache line requests initiated by the attached device.
Code     : 0x84
Umask-00 : 0x10000010 : PMU : [ATOMIC_PART0] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-01 : 0x20000010 : PMU : [ATOMIC_PART1] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-02 : 0x40000010 : PMU : [ATOMIC_PART2] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-03 : 0x80000010 : PMU : [ATOMIC_PART3] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-04 : 0x100000010 : PMU : [ATOMIC_VTD0] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-05 : 0x200000010 : PMU : [ATOMIC_VTD1] : None : Data requested of the CPU -- Atomic requests targeting DRAM
Umask-06 : 0x10000020 : PMU : [ATOMICCMP_PART0] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-07 : 0x20000020 : PMU : [ATOMICCMP_PART1] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-08 : 0x40000020 : PMU : [ATOMICCMP_PART2] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-09 : 0x80000020 : PMU : [ATOMICCMP_PART3] : None : Data requested of the CPU -- Completion of atomic requests targeting DRAM
Umask-10 : 0x10000004 : PMU : [MEM_READ_PART0] : None : Data requested of the CPU -- Card reading from DRAM
Umask-11 : 0x20000004 : PMU : [MEM_READ_PART1] : None : Data requested of the CPU -- Card reading from DRAM
Umask-12 : 0x40000004 : PMU : [MEM_READ_PART2] : None : Data requested of the CPU -- Card reading from DRAM
Umask-13 : 0x80000004 : PMU : [MEM_READ_PART3] : None : Data requested of the CPU -- Card reading from DRAM
Umask-14 : 0x100000004 : PMU : [MEM_READ_VTD0] : None : Data requested of the CPU -- Card reading from DRAM
Umask-15 : 0x200000004 : PMU : [MEM_READ_VTD1] : None : Data requested of the CPU -- Card reading from DRAM
Umask-16 : 0x3f0000004 : PMU : [MEM_READ_ANY] : [default] : Alias to MEM_READ_PART0:MEM_READ_PART1:MEM_READ_PART2:MEM_READ_PART3:MEM_READ_VTD0:MEM_READ_VTD1
Umask-17 : 0x10000001 : PMU : [MEM_WRITE_PART0] : None : Data requested of the CPU -- Card writing to DRAM
Umask-18 : 0x20000001 : PMU : [MEM_WRITE_PART1] : None : Data requested of the CPU -- Card writing to DRAM
Umask-19 : 0x40000001 : PMU : [MEM_WRITE_PART2] : None : Data requested of the CPU -- Card writing to DRAM
Umask-20 : 0x80000001 : PMU : [MEM_WRITE_PART3] : None : Data requested of the CPU -- Card writing to DRAM
Umask-21 : 0x100000001 : PMU : [MEM_WRITE_VTD0] : None : Data requested of the CPU -- Card writing to DRAM
Umask-22 : 0x200000001 : PMU : [MEM_WRITE_VTD1] : None : Data requested of the CPU -- Card writing to DRAM
Umask-23 : 0x10000040 : PMU : [MSG_PART0] : None : Data requested of the CPU -- Messages
Umask-24 : 0x20000040 : PMU : [MSG_PART1] : None : Data requested of the CPU -- Messages
Umask-25 : 0x40000040 : PMU : [MSG_PART2] : None : Data requested of the CPU -- Messages
Umask-26 : 0x80000040 : PMU : [MSG_PART3] : None : Data requested of the CPU -- Messages
Umask-27 : 0x100000040 : PMU : [MSG_VTD0] : None : Data requested of the CPU -- Messages
Umask-28 : 0x200000040 : PMU : [MSG_VTD1] : None : Data requested of the CPU -- Messages
Umask-29 : 0x10000008 : PMU : [PEER_READ_PART0] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-30 : 0x20000008 : PMU : [PEER_READ_PART1] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-31 : 0x40000008 : PMU : [PEER_READ_PART2] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-32 : 0x80000008 : PMU : [PEER_READ_PART3] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-33 : 0x100000008 : PMU : [PEER_READ_VTD0] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-34 : 0x200000008 : PMU : [PEER_READ_VTD1] : None : Data requested of the CPU -- Card reading from another Card (same or different stack)
Umask-35 : 0x10000002 : PMU : [PEER_WRITE_PART0] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-36 : 0x20000002 : PMU : [PEER_WRITE_PART1] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-37 : 0x40000002 : PMU : [PEER_WRITE_PART2] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-38 : 0x80000002 : PMU : [PEER_WRITE_PART3] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-39 : 0x100000002 : PMU : [PEER_WRITE_VTD0] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-40 : 0x200000002 : PMU : [PEER_WRITE_VTD1] : None : Data requested of the CPU -- Card writing to another Card (same or different stack)
Umask-41 : 0x1000000000 : PMU : [FC_POSTED_REQ] : None : Posted requests
Umask-42 : 0x2000000000 : PMU : [FC_NON_POSTED_REQ] : None : Non-Posted requests
Umask-43 : 0x4000000000 : PMU : [FC_CMPL] : None : Completion requests
Umask-44 : 0x7000000000 : PMU : [FC_ANY] : [default] : Alias to FC_POSTED_REQ:FC_NON_POSTED_REQ:FC_CMPL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 740294670
PMU name : skx_unc_iio5 (Intel SkylakeX IIO5 uncore)
Name     : UNC_IO_VTD_ACCESS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x41
Umask-00 : 0x02 : PMU : [CTXT_MISS] : None : VTd Access -- context cache miss
Umask-01 : 0x04 : PMU : [L1_MISS] : None : VTd Access -- L1 miss
Umask-02 : 0x08 : PMU : [L2_MISS] : None : VTd Access -- L2 miss
Umask-03 : 0x10 : PMU : [L3_MISS] : None : VTd Access -- L3 miss
Umask-04 : 0x01 : PMU : [L4_PAGE_HIT] : None : VTd Access -- Vtd hit
Umask-05 : 0x80 : PMU : [TLB1_MISS] : None : VTd Access -- TLB miss
Umask-06 : 0x40 : PMU : [TLB_FULL] : None : VTd Access -- TLB is full
Umask-07 : 0x20 : PMU : [TLB_MISS] : None : VTd Access -- TLB miss
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 740294671
PMU name : skx_unc_iio5 (Intel SkylakeX IIO5 uncore)
Name     : UNC_IO_VTD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x40
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391808
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_ACT_COUNT
Equiv	 : None
Flags    : None
Desc     : Counts the number of DRAM Activate commands sent on this channel.  Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.
Code     : 0x1
Umask-00 : 0x08 : PMU : [BYP] : None : DRAM Activate Count -- Activate due to Bypass
Umask-01 : 0x01 : PMU : [RD] : None : DRAM Activate Count -- Activate due to Read
Umask-02 : 0x02 : PMU : [WR] : None : DRAM Activate Count -- Activate due to Write
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391809
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_BYP_CMDS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa1
Umask-00 : 0x01 : PMU : [ACT] : None : ACT command issued by 2 cycle bypass
Umask-01 : 0x02 : PMU : [CAS] : None : CAS command issued by 2 cycle bypass
Umask-02 : 0x04 : PMU : [PRE] : None : PRE command issued by 2 cycle bypass
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391810
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_CAS_COUNT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x4
Umask-00 : 0x0f : PMU : [ALL] : None : DRAM CAS (Column Address Strobe) Commands. -- All CASes issued.
Umask-01 : 0x03 : PMU : [RD] : None : DRAM CAS (Column Address Strobe) Commands. -- All DRAM Reads (includes underfills)
Umask-02 : 0x40 : PMU : [RD_ISOCH] : None : DRAM CAS (Column Address Strobe) Commands. -- Read CAS issued in Read ISOCH Mode
Umask-03 : 0x01 : PMU : [RD_REG] : None : DRAM CAS (Column Address Strobe) Commands. -- All read CAS (w/ and w/out auto-pre)
Umask-04 : 0x20 : PMU : [RD_RMM] : None : DRAM CAS (Column Address Strobe) Commands. -- Read CAS issued in RMM
Umask-05 : 0x02 : PMU : [RD_UNDERFILL] : None : DRAM CAS (Column Address Strobe) Commands. -- Underfill Read Issued
Umask-06 : 0x10 : PMU : [RD_WMM] : None : DRAM CAS (Column Address Strobe) Commands. -- Read CAS issued in WMM
Umask-07 : 0x0c : PMU : [WR] : None : DRAM CAS (Column Address Strobe) Commands. -- All DRAM WR_CAS (both Modes)
Umask-08 : 0x80 : PMU : [WR_ISOCH] : None : DRAM CAS (Column Address Strobe) Commands. -- Read CAS issued in Write ISOCH Mode
Umask-09 : 0x08 : PMU : [WR_RMM] : None : DRAM CAS (Column Address Strobe) Commands. -- DRAM WR_CAS (w/ and w/out auto-pre) in Read Major Mode
Umask-10 : 0x04 : PMU : [WR_WMM] : None : DRAM CAS (Column Address Strobe) Commands. -- DRAM WR_CAS (w/ and w/out auto-pre) in Write Major Mode
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391811
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_DCLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : DRAM Clock ticks, fixed counter. Counts at half the DDR speed. Speed never changes
Code     : 0xff
#-----------------------------
IDX	 : 742391812
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : DRAM Clock ticks, generic counters
Code     : 0x0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391813
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_DRAM_PRE_ALL
Equiv	 : None
Flags    : None
Desc     : Counts the number of times that the precharge all command was sent.
Code     : 0x6
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391814
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_DRAM_REFRESH
Equiv	 : None
Flags    : None
Desc     : Counts the number of refreshes issued.
Code     : 0x5
Umask-00 : 0x04 : PMU : [HIGH] : None : Number of DRAM Refreshes Issued -- 
Umask-01 : 0x02 : PMU : [PANIC] : None : Number of DRAM Refreshes Issued -- 
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391815
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_ECC_CORRECTABLE_ERRORS
Equiv	 : None
Flags    : None
Desc     : Counts the number of ECC errors detected and corrected by the iMC on this channel.  This counter is only useful with ECC DRAM devices.  This count will increment one time for each correction regardless of the number of bits corrected.  The iMC can correct up to 4 bit errors in independent channel mode and 8 bit erros in lockstep mode.
Code     : 0x9
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391816
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_MAJOR_MODES
Equiv	 : None
Flags    : None
Desc     : Counts the total number of cycles spent in a major mode (selected by a filter) on the given channel.  Major modes are channel-wide, and not a per-rank (or dimm or bank) mode.
Code     : 0x7
Umask-00 : 0x08 : PMU : [ISOCH] : None : Cycles in a Major Mode -- Isoch Major Mode
Umask-01 : 0x04 : PMU : [PARTIAL] : None : Cycles in a Major Mode -- Partial Major Mode
Umask-02 : 0x01 : PMU : [READ] : None : Cycles in a Major Mode -- Read Major Mode
Umask-03 : 0x02 : PMU : [WRITE] : None : Cycles in a Major Mode -- Write Major Mode
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391817
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_POWER_CHANNEL_DLLOFF
Equiv	 : None
Flags    : None
Desc     : Number of cycles when all the ranks in the channel are in CKE Slow (DLLOFF) mode.
Code     : 0x84
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391818
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_POWER_CHANNEL_PPD
Equiv	 : None
Flags    : None
Desc     : Number of cycles when all the ranks in the channel are in PPD mode.  If IBT=off is enabled, then this can be used to count those cycles.  If it is not enabled, then this can count the number of cycles when that could have been taken advantage of.
Code     : 0x85
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391819
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_POWER_CKE_CYCLES
Equiv	 : None
Flags    : None
Desc     : Number of cycles spent in CKE ON mode.  The filter allows you to select a rank to monitor.  If multiple ranks are in CKE ON mode at one time, the counter will ONLY increment by one rather than doing accumulation.  Multiple counters will need to be used to track multiple ranks simultaneously.  There is no distinction between the different CKE modes (APD, PPDS, PPDF).  This can be determined based on the system programming.  These events should commonly be used with Invert to get the number of cycles in power saving mode.  Edge Detect is also useful here.  Make sure that you do NOT use Invert with Edge Detect (this just confuses the system and is not necessary).
Code     : 0x83
Umask-00 : 0x01 : PMU : [RANK0] : None : Rank0 -- DIMM ID
Umask-01 : 0x02 : PMU : [RANK1] : None : Rank1 -- DIMM ID
Umask-02 : 0x04 : PMU : [RANK2] : None : Rank2 -- DIMM ID
Umask-03 : 0x08 : PMU : [RANK3] : None : Rank3 -- DIMM ID
Umask-04 : 0x10 : PMU : [RANK4] : None : Rank4 -- DIMM ID
Umask-05 : 0x20 : PMU : [RANK5] : None : Rank5 -- DIMM ID
Umask-06 : 0x40 : PMU : [RANK6] : None : Rank6 -- DIMM ID
Umask-07 : 0x80 : PMU : [RANK7] : None : Rank7 -- DIMM ID
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391820
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_POWER_CRITICAL_THROTTLE_CYCLES
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles when the iMC is in critical thermal throttling.  When this happens, all traffic is blocked.  This should be rare unless something bad is going on in the platform.  There is no filtering by rank for this event.
Code     : 0x86
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391821
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_POWER_PCU_THROTTLING
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x42
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391822
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_POWER_SELF_REFRESH
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles when the iMC is in self-refresh and the iMC still has a clock.  This happens in some package C-states.  For example, the PCU may ask the iMC to enter self-refresh even though some of the cores are still processing.  One use of this is for Monroe technology.  Self-refresh is required during package C3 and C6, but there is no clock in the iMC at this time, so it is not possible to count these cases.
Code     : 0x43
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391823
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_POWER_THROTTLE_CYCLES
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles while the iMC is being throttled by either thermal constraints or by the PCU throttling.  It is not possible to distinguish between the two.  This can be filtered by rank.  If multiple ranks are selected and are being throttled at the same time, the counter will only increment by 1.
Code     : 0x41
Umask-00 : 0x01 : PMU : [RANK0] : None : Rank0 -- DIMM ID
Umask-01 : 0x02 : PMU : [RANK1] : None : Rank1 -- DIMM ID
Umask-02 : 0x04 : PMU : [RANK2] : None : Rank2 -- DIMM ID
Umask-03 : 0x08 : PMU : [RANK3] : None : Rank3 -- DIMM ID
Umask-04 : 0x10 : PMU : [RANK4] : None : Rank4 -- DIMM ID
Umask-05 : 0x20 : PMU : [RANK5] : None : Rank5 -- DIMM ID
Umask-06 : 0x40 : PMU : [RANK6] : None : Rank6 -- DIMM ID
Umask-07 : 0x80 : PMU : [RANK7] : None : Rank7 -- DIMM ID
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391824
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_PREEMPTION
Equiv	 : None
Flags    : None
Desc     : Counts the number of times a read in the iMC preempts another read or write.  Generally reads to an open page are issued ahead of requests to closed pages.  This improves the page hit rate of the system.  However, high priority requests can cause pages of active requests to be closed in order to get them out.  This will reduce the latency of the high-priority request at the expense of lower bandwidth and increased overall average latency.
Code     : 0x8
Umask-00 : 0x01 : PMU : [RD_PREEMPT_RD] : None : Read Preemption Count -- Read over Read Preemption
Umask-01 : 0x02 : PMU : [RD_PREEMPT_WR] : None : Read Preemption Count -- Read over Write Preemption
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391825
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_PRE_COUNT
Equiv	 : None
Flags    : None
Desc     : Counts the number of DRAM Precharge commands sent on this channel.
Code     : 0x2
Umask-00 : 0x10 : PMU : [BYP] : None : DRAM Precharge commands. -- Precharge due to bypass
Umask-01 : 0x02 : PMU : [PAGE_CLOSE] : None : DRAM Precharge commands. -- Precharge due to timer expiration
Umask-02 : 0x01 : PMU : [PAGE_MISS] : None : DRAM Precharge commands. -- Precharges due to page miss
Umask-03 : 0x04 : PMU : [RD] : None : DRAM Precharge commands. -- Precharge due to read
Umask-04 : 0x08 : PMU : [WR] : None : DRAM Precharge commands. -- Precharge due to write
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391826
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_RD_CAS_PRIO
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa0
Umask-00 : 0x04 : PMU : [HIGH] : None :  -- Read CAS issued with HIGH priority
Umask-01 : 0x01 : PMU : [LOW] : None :  -- Read CAS issued with LOW priority
Umask-02 : 0x02 : PMU : [MED] : None :  -- Read CAS issued with MEDIUM priority
Umask-03 : 0x08 : PMU : [PANIC] : None :  -- Read CAS issued with PANIC NON ISOCH priority (starved)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391827
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_RD_CAS_RANK0
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb0
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391828
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_RD_CAS_RANK1
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb1
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391829
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_RD_CAS_RANK2
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb2
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391830
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_RD_CAS_RANK3
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb3
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391831
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_RD_CAS_RANK4
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb4
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391832
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_RD_CAS_RANK5
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb5
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391833
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_RD_CAS_RANK6
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb6
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391834
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_RD_CAS_RANK7
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb7
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391835
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_RPQ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles when the Read Pending Queue is full.  When the RPQ is full, the HA will not be able to issue any additional read requests into the iMC.  This count should be similar count in the HA which tracks the number of cycles that the HA has no RPQ credits, just somewhat smaller to account for the credit return overhead.  We generally do not expect to see RPQ become full except for potentially during Write Major Mode or while running with slow DRAM.  This event only tracks non-ISOC queue entries.
Code     : 0x12
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391836
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_RPQ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Read Pending Queue is not empty.  This can then be used to calculate the average occupancy (in conjunction with the Read Pending Queue Occupancy count).  The RPQ is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after the CAS command has been issued to memory.  This filter is to be used in conjunction with the occupancy filter so that one can correctly track the average occupancies for schedulable entries and scheduled requests.
Code     : 0x11
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391837
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_RPQ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of allocations into the Read Pending Queue.  This queue is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after the CAS command has been issued to memory.  This includes both ISOCH and non-ISOCH requests.
Code     : 0x10
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391838
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_RPQ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Accumulates the occupancies of the Read Pending Queue each cycle.  This can then be used to calculate both the average occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations).  The RPQ is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after the CAS command has been issued to memory.
Code     : 0x80
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391839
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_WMM_TO_RMM
Equiv	 : None
Flags    : None
Desc     : Transitions from WMM to RMM because of low threshold
Code     : 0xc0
Umask-00 : 0x01 : PMU : [LOW_THRESH] : None : Transition from WMM to RMM because of low threshold -- Transition from WMM to RMM because of starve counter
Umask-01 : 0x02 : PMU : [STARVE] : None : Transition from WMM to RMM because of low threshold -- 
Umask-02 : 0x04 : PMU : [VMSE_RETRY] : None : Transition from WMM to RMM because of low threshold -- 
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391840
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_WPQ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles when the Write Pending Queue is full.  When the WPQ is full, the HA will not be able to issue any additional write requests into the iMC.  This count should be similar count in the CHA which tracks the number of cycles that the CHA has no WPQ credits, just somewhat smaller to account for the credit return overhead.
Code     : 0x22
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391841
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_WPQ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Write Pending Queue is not empty.  This can then be used to calculate the average queue occupancy (in conjunction with the WPQ Occupancy Accumulation count).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.  This is not to be confused with actually performing the write to DRAM.  Therefore, the average latency for this queue is actually not useful for deconstruction intermediate write latencieies.
Code     : 0x21
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391842
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_WPQ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of allocations into the Write Pending Queue.  This can then be used to calculate the average queuing latency (in conjunction with the WPQ occupancy count).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMiMC.
Code     : 0x20
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391843
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_WPQ_READ_HIT
Equiv	 : None
Flags    : None
Desc     : Counts the number of times a request hits in the WPQ (write-pending queue).  The iMC allows writes and reads to pass up other writes to different addresses.  Before a read or a write is issued, it will first CAM the WPQ to see if there is a write pending to that address.  When reads hit, they are able to directly pull their data from the WPQ instead of going to memory.  Writes that hit will overwrite the existing data.  Partial writes that hit will not need to do underfill reads and will simply update their relevant sections.
Code     : 0x23
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391844
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_WPQ_WRITE_HIT
Equiv	 : None
Flags    : None
Desc     : Counts the number of times a request hits in the WPQ (write-pending queue).  The iMC allows writes and reads to pass up other writes to different addresses.  Before a read or a write is issued, it will first CAM the WPQ to see if there is a write pending to that address.  When reads hit, they are able to directly pull their data from the WPQ instead of going to memory.  Writes that hit will overwrite the existing data.  Partial writes that hit will not need to do underfill reads and will simply update their relevant sections.
Code     : 0x24
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391845
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_WRONG_MM
Equiv	 : None
Flags    : None
Desc     : Number of times not getting the requested major mode
Code     : 0xc1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391846
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_WR_CAS_RANK0
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xb8
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391847
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_WR_CAS_RANK1
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xb9
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391848
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_WR_CAS_RANK2
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xba
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391849
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_WR_CAS_RANK3
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xbb
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391850
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_WR_CAS_RANK4
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xbc
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391851
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_WR_CAS_RANK5
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xbd
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391852
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_WR_CAS_RANK6
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xbe
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 742391853
PMU name : skx_unc_imc0 (Intel SkylakeX IMC0 uncore)
Name     : UNC_M_WR_CAS_RANK7
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xbf
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488960
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_ACT_COUNT
Equiv	 : None
Flags    : None
Desc     : Counts the number of DRAM Activate commands sent on this channel.  Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.
Code     : 0x1
Umask-00 : 0x08 : PMU : [BYP] : None : DRAM Activate Count -- Activate due to Bypass
Umask-01 : 0x01 : PMU : [RD] : None : DRAM Activate Count -- Activate due to Read
Umask-02 : 0x02 : PMU : [WR] : None : DRAM Activate Count -- Activate due to Write
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488961
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_BYP_CMDS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa1
Umask-00 : 0x01 : PMU : [ACT] : None : ACT command issued by 2 cycle bypass
Umask-01 : 0x02 : PMU : [CAS] : None : CAS command issued by 2 cycle bypass
Umask-02 : 0x04 : PMU : [PRE] : None : PRE command issued by 2 cycle bypass
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488962
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_CAS_COUNT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x4
Umask-00 : 0x0f : PMU : [ALL] : None : DRAM CAS (Column Address Strobe) Commands. -- All CASes issued.
Umask-01 : 0x03 : PMU : [RD] : None : DRAM CAS (Column Address Strobe) Commands. -- All DRAM Reads (includes underfills)
Umask-02 : 0x40 : PMU : [RD_ISOCH] : None : DRAM CAS (Column Address Strobe) Commands. -- Read CAS issued in Read ISOCH Mode
Umask-03 : 0x01 : PMU : [RD_REG] : None : DRAM CAS (Column Address Strobe) Commands. -- All read CAS (w/ and w/out auto-pre)
Umask-04 : 0x20 : PMU : [RD_RMM] : None : DRAM CAS (Column Address Strobe) Commands. -- Read CAS issued in RMM
Umask-05 : 0x02 : PMU : [RD_UNDERFILL] : None : DRAM CAS (Column Address Strobe) Commands. -- Underfill Read Issued
Umask-06 : 0x10 : PMU : [RD_WMM] : None : DRAM CAS (Column Address Strobe) Commands. -- Read CAS issued in WMM
Umask-07 : 0x0c : PMU : [WR] : None : DRAM CAS (Column Address Strobe) Commands. -- All DRAM WR_CAS (both Modes)
Umask-08 : 0x80 : PMU : [WR_ISOCH] : None : DRAM CAS (Column Address Strobe) Commands. -- Read CAS issued in Write ISOCH Mode
Umask-09 : 0x08 : PMU : [WR_RMM] : None : DRAM CAS (Column Address Strobe) Commands. -- DRAM WR_CAS (w/ and w/out auto-pre) in Read Major Mode
Umask-10 : 0x04 : PMU : [WR_WMM] : None : DRAM CAS (Column Address Strobe) Commands. -- DRAM WR_CAS (w/ and w/out auto-pre) in Write Major Mode
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488963
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_DCLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : DRAM Clock ticks, fixed counter. Counts at half the DDR speed. Speed never changes
Code     : 0xff
#-----------------------------
IDX	 : 744488964
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : DRAM Clock ticks, generic counters
Code     : 0x0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488965
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_DRAM_PRE_ALL
Equiv	 : None
Flags    : None
Desc     : Counts the number of times that the precharge all command was sent.
Code     : 0x6
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488966
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_DRAM_REFRESH
Equiv	 : None
Flags    : None
Desc     : Counts the number of refreshes issued.
Code     : 0x5
Umask-00 : 0x04 : PMU : [HIGH] : None : Number of DRAM Refreshes Issued -- 
Umask-01 : 0x02 : PMU : [PANIC] : None : Number of DRAM Refreshes Issued -- 
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488967
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_ECC_CORRECTABLE_ERRORS
Equiv	 : None
Flags    : None
Desc     : Counts the number of ECC errors detected and corrected by the iMC on this channel.  This counter is only useful with ECC DRAM devices.  This count will increment one time for each correction regardless of the number of bits corrected.  The iMC can correct up to 4 bit errors in independent channel mode and 8 bit erros in lockstep mode.
Code     : 0x9
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488968
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_MAJOR_MODES
Equiv	 : None
Flags    : None
Desc     : Counts the total number of cycles spent in a major mode (selected by a filter) on the given channel.  Major modes are channel-wide, and not a per-rank (or dimm or bank) mode.
Code     : 0x7
Umask-00 : 0x08 : PMU : [ISOCH] : None : Cycles in a Major Mode -- Isoch Major Mode
Umask-01 : 0x04 : PMU : [PARTIAL] : None : Cycles in a Major Mode -- Partial Major Mode
Umask-02 : 0x01 : PMU : [READ] : None : Cycles in a Major Mode -- Read Major Mode
Umask-03 : 0x02 : PMU : [WRITE] : None : Cycles in a Major Mode -- Write Major Mode
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488969
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_POWER_CHANNEL_DLLOFF
Equiv	 : None
Flags    : None
Desc     : Number of cycles when all the ranks in the channel are in CKE Slow (DLLOFF) mode.
Code     : 0x84
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488970
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_POWER_CHANNEL_PPD
Equiv	 : None
Flags    : None
Desc     : Number of cycles when all the ranks in the channel are in PPD mode.  If IBT=off is enabled, then this can be used to count those cycles.  If it is not enabled, then this can count the number of cycles when that could have been taken advantage of.
Code     : 0x85
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488971
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_POWER_CKE_CYCLES
Equiv	 : None
Flags    : None
Desc     : Number of cycles spent in CKE ON mode.  The filter allows you to select a rank to monitor.  If multiple ranks are in CKE ON mode at one time, the counter will ONLY increment by one rather than doing accumulation.  Multiple counters will need to be used to track multiple ranks simultaneously.  There is no distinction between the different CKE modes (APD, PPDS, PPDF).  This can be determined based on the system programming.  These events should commonly be used with Invert to get the number of cycles in power saving mode.  Edge Detect is also useful here.  Make sure that you do NOT use Invert with Edge Detect (this just confuses the system and is not necessary).
Code     : 0x83
Umask-00 : 0x01 : PMU : [RANK0] : None : Rank0 -- DIMM ID
Umask-01 : 0x02 : PMU : [RANK1] : None : Rank1 -- DIMM ID
Umask-02 : 0x04 : PMU : [RANK2] : None : Rank2 -- DIMM ID
Umask-03 : 0x08 : PMU : [RANK3] : None : Rank3 -- DIMM ID
Umask-04 : 0x10 : PMU : [RANK4] : None : Rank4 -- DIMM ID
Umask-05 : 0x20 : PMU : [RANK5] : None : Rank5 -- DIMM ID
Umask-06 : 0x40 : PMU : [RANK6] : None : Rank6 -- DIMM ID
Umask-07 : 0x80 : PMU : [RANK7] : None : Rank7 -- DIMM ID
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488972
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_POWER_CRITICAL_THROTTLE_CYCLES
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles when the iMC is in critical thermal throttling.  When this happens, all traffic is blocked.  This should be rare unless something bad is going on in the platform.  There is no filtering by rank for this event.
Code     : 0x86
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488973
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_POWER_PCU_THROTTLING
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x42
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488974
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_POWER_SELF_REFRESH
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles when the iMC is in self-refresh and the iMC still has a clock.  This happens in some package C-states.  For example, the PCU may ask the iMC to enter self-refresh even though some of the cores are still processing.  One use of this is for Monroe technology.  Self-refresh is required during package C3 and C6, but there is no clock in the iMC at this time, so it is not possible to count these cases.
Code     : 0x43
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488975
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_POWER_THROTTLE_CYCLES
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles while the iMC is being throttled by either thermal constraints or by the PCU throttling.  It is not possible to distinguish between the two.  This can be filtered by rank.  If multiple ranks are selected and are being throttled at the same time, the counter will only increment by 1.
Code     : 0x41
Umask-00 : 0x01 : PMU : [RANK0] : None : Rank0 -- DIMM ID
Umask-01 : 0x02 : PMU : [RANK1] : None : Rank1 -- DIMM ID
Umask-02 : 0x04 : PMU : [RANK2] : None : Rank2 -- DIMM ID
Umask-03 : 0x08 : PMU : [RANK3] : None : Rank3 -- DIMM ID
Umask-04 : 0x10 : PMU : [RANK4] : None : Rank4 -- DIMM ID
Umask-05 : 0x20 : PMU : [RANK5] : None : Rank5 -- DIMM ID
Umask-06 : 0x40 : PMU : [RANK6] : None : Rank6 -- DIMM ID
Umask-07 : 0x80 : PMU : [RANK7] : None : Rank7 -- DIMM ID
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488976
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_PREEMPTION
Equiv	 : None
Flags    : None
Desc     : Counts the number of times a read in the iMC preempts another read or write.  Generally reads to an open page are issued ahead of requests to closed pages.  This improves the page hit rate of the system.  However, high priority requests can cause pages of active requests to be closed in order to get them out.  This will reduce the latency of the high-priority request at the expense of lower bandwidth and increased overall average latency.
Code     : 0x8
Umask-00 : 0x01 : PMU : [RD_PREEMPT_RD] : None : Read Preemption Count -- Read over Read Preemption
Umask-01 : 0x02 : PMU : [RD_PREEMPT_WR] : None : Read Preemption Count -- Read over Write Preemption
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488977
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_PRE_COUNT
Equiv	 : None
Flags    : None
Desc     : Counts the number of DRAM Precharge commands sent on this channel.
Code     : 0x2
Umask-00 : 0x10 : PMU : [BYP] : None : DRAM Precharge commands. -- Precharge due to bypass
Umask-01 : 0x02 : PMU : [PAGE_CLOSE] : None : DRAM Precharge commands. -- Precharge due to timer expiration
Umask-02 : 0x01 : PMU : [PAGE_MISS] : None : DRAM Precharge commands. -- Precharges due to page miss
Umask-03 : 0x04 : PMU : [RD] : None : DRAM Precharge commands. -- Precharge due to read
Umask-04 : 0x08 : PMU : [WR] : None : DRAM Precharge commands. -- Precharge due to write
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488978
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_RD_CAS_PRIO
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa0
Umask-00 : 0x04 : PMU : [HIGH] : None :  -- Read CAS issued with HIGH priority
Umask-01 : 0x01 : PMU : [LOW] : None :  -- Read CAS issued with LOW priority
Umask-02 : 0x02 : PMU : [MED] : None :  -- Read CAS issued with MEDIUM priority
Umask-03 : 0x08 : PMU : [PANIC] : None :  -- Read CAS issued with PANIC NON ISOCH priority (starved)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488979
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_RD_CAS_RANK0
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb0
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488980
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_RD_CAS_RANK1
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb1
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488981
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_RD_CAS_RANK2
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb2
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488982
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_RD_CAS_RANK3
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb3
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488983
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_RD_CAS_RANK4
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb4
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488984
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_RD_CAS_RANK5
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb5
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488985
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_RD_CAS_RANK6
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb6
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488986
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_RD_CAS_RANK7
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb7
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488987
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_RPQ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles when the Read Pending Queue is full.  When the RPQ is full, the HA will not be able to issue any additional read requests into the iMC.  This count should be similar count in the HA which tracks the number of cycles that the HA has no RPQ credits, just somewhat smaller to account for the credit return overhead.  We generally do not expect to see RPQ become full except for potentially during Write Major Mode or while running with slow DRAM.  This event only tracks non-ISOC queue entries.
Code     : 0x12
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488988
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_RPQ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Read Pending Queue is not empty.  This can then be used to calculate the average occupancy (in conjunction with the Read Pending Queue Occupancy count).  The RPQ is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after the CAS command has been issued to memory.  This filter is to be used in conjunction with the occupancy filter so that one can correctly track the average occupancies for schedulable entries and scheduled requests.
Code     : 0x11
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488989
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_RPQ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of allocations into the Read Pending Queue.  This queue is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after the CAS command has been issued to memory.  This includes both ISOCH and non-ISOCH requests.
Code     : 0x10
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488990
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_RPQ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Accumulates the occupancies of the Read Pending Queue each cycle.  This can then be used to calculate both the average occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations).  The RPQ is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after the CAS command has been issued to memory.
Code     : 0x80
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488991
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_WMM_TO_RMM
Equiv	 : None
Flags    : None
Desc     : Transitions from WMM to RMM because of low threshold
Code     : 0xc0
Umask-00 : 0x01 : PMU : [LOW_THRESH] : None : Transition from WMM to RMM because of low threshold -- Transition from WMM to RMM because of starve counter
Umask-01 : 0x02 : PMU : [STARVE] : None : Transition from WMM to RMM because of low threshold -- 
Umask-02 : 0x04 : PMU : [VMSE_RETRY] : None : Transition from WMM to RMM because of low threshold -- 
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488992
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_WPQ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles when the Write Pending Queue is full.  When the WPQ is full, the HA will not be able to issue any additional write requests into the iMC.  This count should be similar count in the CHA which tracks the number of cycles that the CHA has no WPQ credits, just somewhat smaller to account for the credit return overhead.
Code     : 0x22
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488993
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_WPQ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Write Pending Queue is not empty.  This can then be used to calculate the average queue occupancy (in conjunction with the WPQ Occupancy Accumulation count).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.  This is not to be confused with actually performing the write to DRAM.  Therefore, the average latency for this queue is actually not useful for deconstruction intermediate write latencieies.
Code     : 0x21
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488994
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_WPQ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of allocations into the Write Pending Queue.  This can then be used to calculate the average queuing latency (in conjunction with the WPQ occupancy count).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMiMC.
Code     : 0x20
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488995
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_WPQ_READ_HIT
Equiv	 : None
Flags    : None
Desc     : Counts the number of times a request hits in the WPQ (write-pending queue).  The iMC allows writes and reads to pass up other writes to different addresses.  Before a read or a write is issued, it will first CAM the WPQ to see if there is a write pending to that address.  When reads hit, they are able to directly pull their data from the WPQ instead of going to memory.  Writes that hit will overwrite the existing data.  Partial writes that hit will not need to do underfill reads and will simply update their relevant sections.
Code     : 0x23
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488996
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_WPQ_WRITE_HIT
Equiv	 : None
Flags    : None
Desc     : Counts the number of times a request hits in the WPQ (write-pending queue).  The iMC allows writes and reads to pass up other writes to different addresses.  Before a read or a write is issued, it will first CAM the WPQ to see if there is a write pending to that address.  When reads hit, they are able to directly pull their data from the WPQ instead of going to memory.  Writes that hit will overwrite the existing data.  Partial writes that hit will not need to do underfill reads and will simply update their relevant sections.
Code     : 0x24
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488997
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_WRONG_MM
Equiv	 : None
Flags    : None
Desc     : Number of times not getting the requested major mode
Code     : 0xc1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488998
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_WR_CAS_RANK0
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xb8
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744488999
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_WR_CAS_RANK1
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xb9
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744489000
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_WR_CAS_RANK2
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xba
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744489001
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_WR_CAS_RANK3
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xbb
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744489002
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_WR_CAS_RANK4
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xbc
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744489003
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_WR_CAS_RANK5
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xbd
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744489004
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_WR_CAS_RANK6
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xbe
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 744489005
PMU name : skx_unc_imc1 (Intel SkylakeX IMC1 uncore)
Name     : UNC_M_WR_CAS_RANK7
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xbf
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586112
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_ACT_COUNT
Equiv	 : None
Flags    : None
Desc     : Counts the number of DRAM Activate commands sent on this channel.  Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.
Code     : 0x1
Umask-00 : 0x08 : PMU : [BYP] : None : DRAM Activate Count -- Activate due to Bypass
Umask-01 : 0x01 : PMU : [RD] : None : DRAM Activate Count -- Activate due to Read
Umask-02 : 0x02 : PMU : [WR] : None : DRAM Activate Count -- Activate due to Write
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586113
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_BYP_CMDS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa1
Umask-00 : 0x01 : PMU : [ACT] : None : ACT command issued by 2 cycle bypass
Umask-01 : 0x02 : PMU : [CAS] : None : CAS command issued by 2 cycle bypass
Umask-02 : 0x04 : PMU : [PRE] : None : PRE command issued by 2 cycle bypass
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586114
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_CAS_COUNT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x4
Umask-00 : 0x0f : PMU : [ALL] : None : DRAM CAS (Column Address Strobe) Commands. -- All CASes issued.
Umask-01 : 0x03 : PMU : [RD] : None : DRAM CAS (Column Address Strobe) Commands. -- All DRAM Reads (includes underfills)
Umask-02 : 0x40 : PMU : [RD_ISOCH] : None : DRAM CAS (Column Address Strobe) Commands. -- Read CAS issued in Read ISOCH Mode
Umask-03 : 0x01 : PMU : [RD_REG] : None : DRAM CAS (Column Address Strobe) Commands. -- All read CAS (w/ and w/out auto-pre)
Umask-04 : 0x20 : PMU : [RD_RMM] : None : DRAM CAS (Column Address Strobe) Commands. -- Read CAS issued in RMM
Umask-05 : 0x02 : PMU : [RD_UNDERFILL] : None : DRAM CAS (Column Address Strobe) Commands. -- Underfill Read Issued
Umask-06 : 0x10 : PMU : [RD_WMM] : None : DRAM CAS (Column Address Strobe) Commands. -- Read CAS issued in WMM
Umask-07 : 0x0c : PMU : [WR] : None : DRAM CAS (Column Address Strobe) Commands. -- All DRAM WR_CAS (both Modes)
Umask-08 : 0x80 : PMU : [WR_ISOCH] : None : DRAM CAS (Column Address Strobe) Commands. -- Read CAS issued in Write ISOCH Mode
Umask-09 : 0x08 : PMU : [WR_RMM] : None : DRAM CAS (Column Address Strobe) Commands. -- DRAM WR_CAS (w/ and w/out auto-pre) in Read Major Mode
Umask-10 : 0x04 : PMU : [WR_WMM] : None : DRAM CAS (Column Address Strobe) Commands. -- DRAM WR_CAS (w/ and w/out auto-pre) in Write Major Mode
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586115
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_DCLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : DRAM Clock ticks, fixed counter. Counts at half the DDR speed. Speed never changes
Code     : 0xff
#-----------------------------
IDX	 : 746586116
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : DRAM Clock ticks, generic counters
Code     : 0x0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586117
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_DRAM_PRE_ALL
Equiv	 : None
Flags    : None
Desc     : Counts the number of times that the precharge all command was sent.
Code     : 0x6
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586118
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_DRAM_REFRESH
Equiv	 : None
Flags    : None
Desc     : Counts the number of refreshes issued.
Code     : 0x5
Umask-00 : 0x04 : PMU : [HIGH] : None : Number of DRAM Refreshes Issued -- 
Umask-01 : 0x02 : PMU : [PANIC] : None : Number of DRAM Refreshes Issued -- 
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586119
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_ECC_CORRECTABLE_ERRORS
Equiv	 : None
Flags    : None
Desc     : Counts the number of ECC errors detected and corrected by the iMC on this channel.  This counter is only useful with ECC DRAM devices.  This count will increment one time for each correction regardless of the number of bits corrected.  The iMC can correct up to 4 bit errors in independent channel mode and 8 bit erros in lockstep mode.
Code     : 0x9
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586120
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_MAJOR_MODES
Equiv	 : None
Flags    : None
Desc     : Counts the total number of cycles spent in a major mode (selected by a filter) on the given channel.  Major modes are channel-wide, and not a per-rank (or dimm or bank) mode.
Code     : 0x7
Umask-00 : 0x08 : PMU : [ISOCH] : None : Cycles in a Major Mode -- Isoch Major Mode
Umask-01 : 0x04 : PMU : [PARTIAL] : None : Cycles in a Major Mode -- Partial Major Mode
Umask-02 : 0x01 : PMU : [READ] : None : Cycles in a Major Mode -- Read Major Mode
Umask-03 : 0x02 : PMU : [WRITE] : None : Cycles in a Major Mode -- Write Major Mode
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586121
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_POWER_CHANNEL_DLLOFF
Equiv	 : None
Flags    : None
Desc     : Number of cycles when all the ranks in the channel are in CKE Slow (DLLOFF) mode.
Code     : 0x84
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586122
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_POWER_CHANNEL_PPD
Equiv	 : None
Flags    : None
Desc     : Number of cycles when all the ranks in the channel are in PPD mode.  If IBT=off is enabled, then this can be used to count those cycles.  If it is not enabled, then this can count the number of cycles when that could have been taken advantage of.
Code     : 0x85
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586123
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_POWER_CKE_CYCLES
Equiv	 : None
Flags    : None
Desc     : Number of cycles spent in CKE ON mode.  The filter allows you to select a rank to monitor.  If multiple ranks are in CKE ON mode at one time, the counter will ONLY increment by one rather than doing accumulation.  Multiple counters will need to be used to track multiple ranks simultaneously.  There is no distinction between the different CKE modes (APD, PPDS, PPDF).  This can be determined based on the system programming.  These events should commonly be used with Invert to get the number of cycles in power saving mode.  Edge Detect is also useful here.  Make sure that you do NOT use Invert with Edge Detect (this just confuses the system and is not necessary).
Code     : 0x83
Umask-00 : 0x01 : PMU : [RANK0] : None : Rank0 -- DIMM ID
Umask-01 : 0x02 : PMU : [RANK1] : None : Rank1 -- DIMM ID
Umask-02 : 0x04 : PMU : [RANK2] : None : Rank2 -- DIMM ID
Umask-03 : 0x08 : PMU : [RANK3] : None : Rank3 -- DIMM ID
Umask-04 : 0x10 : PMU : [RANK4] : None : Rank4 -- DIMM ID
Umask-05 : 0x20 : PMU : [RANK5] : None : Rank5 -- DIMM ID
Umask-06 : 0x40 : PMU : [RANK6] : None : Rank6 -- DIMM ID
Umask-07 : 0x80 : PMU : [RANK7] : None : Rank7 -- DIMM ID
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586124
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_POWER_CRITICAL_THROTTLE_CYCLES
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles when the iMC is in critical thermal throttling.  When this happens, all traffic is blocked.  This should be rare unless something bad is going on in the platform.  There is no filtering by rank for this event.
Code     : 0x86
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586125
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_POWER_PCU_THROTTLING
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x42
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586126
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_POWER_SELF_REFRESH
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles when the iMC is in self-refresh and the iMC still has a clock.  This happens in some package C-states.  For example, the PCU may ask the iMC to enter self-refresh even though some of the cores are still processing.  One use of this is for Monroe technology.  Self-refresh is required during package C3 and C6, but there is no clock in the iMC at this time, so it is not possible to count these cases.
Code     : 0x43
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586127
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_POWER_THROTTLE_CYCLES
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles while the iMC is being throttled by either thermal constraints or by the PCU throttling.  It is not possible to distinguish between the two.  This can be filtered by rank.  If multiple ranks are selected and are being throttled at the same time, the counter will only increment by 1.
Code     : 0x41
Umask-00 : 0x01 : PMU : [RANK0] : None : Rank0 -- DIMM ID
Umask-01 : 0x02 : PMU : [RANK1] : None : Rank1 -- DIMM ID
Umask-02 : 0x04 : PMU : [RANK2] : None : Rank2 -- DIMM ID
Umask-03 : 0x08 : PMU : [RANK3] : None : Rank3 -- DIMM ID
Umask-04 : 0x10 : PMU : [RANK4] : None : Rank4 -- DIMM ID
Umask-05 : 0x20 : PMU : [RANK5] : None : Rank5 -- DIMM ID
Umask-06 : 0x40 : PMU : [RANK6] : None : Rank6 -- DIMM ID
Umask-07 : 0x80 : PMU : [RANK7] : None : Rank7 -- DIMM ID
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586128
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_PREEMPTION
Equiv	 : None
Flags    : None
Desc     : Counts the number of times a read in the iMC preempts another read or write.  Generally reads to an open page are issued ahead of requests to closed pages.  This improves the page hit rate of the system.  However, high priority requests can cause pages of active requests to be closed in order to get them out.  This will reduce the latency of the high-priority request at the expense of lower bandwidth and increased overall average latency.
Code     : 0x8
Umask-00 : 0x01 : PMU : [RD_PREEMPT_RD] : None : Read Preemption Count -- Read over Read Preemption
Umask-01 : 0x02 : PMU : [RD_PREEMPT_WR] : None : Read Preemption Count -- Read over Write Preemption
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586129
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_PRE_COUNT
Equiv	 : None
Flags    : None
Desc     : Counts the number of DRAM Precharge commands sent on this channel.
Code     : 0x2
Umask-00 : 0x10 : PMU : [BYP] : None : DRAM Precharge commands. -- Precharge due to bypass
Umask-01 : 0x02 : PMU : [PAGE_CLOSE] : None : DRAM Precharge commands. -- Precharge due to timer expiration
Umask-02 : 0x01 : PMU : [PAGE_MISS] : None : DRAM Precharge commands. -- Precharges due to page miss
Umask-03 : 0x04 : PMU : [RD] : None : DRAM Precharge commands. -- Precharge due to read
Umask-04 : 0x08 : PMU : [WR] : None : DRAM Precharge commands. -- Precharge due to write
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586130
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_RD_CAS_PRIO
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa0
Umask-00 : 0x04 : PMU : [HIGH] : None :  -- Read CAS issued with HIGH priority
Umask-01 : 0x01 : PMU : [LOW] : None :  -- Read CAS issued with LOW priority
Umask-02 : 0x02 : PMU : [MED] : None :  -- Read CAS issued with MEDIUM priority
Umask-03 : 0x08 : PMU : [PANIC] : None :  -- Read CAS issued with PANIC NON ISOCH priority (starved)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586131
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_RD_CAS_RANK0
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb0
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586132
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_RD_CAS_RANK1
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb1
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586133
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_RD_CAS_RANK2
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb2
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586134
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_RD_CAS_RANK3
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb3
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586135
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_RD_CAS_RANK4
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb4
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586136
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_RD_CAS_RANK5
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb5
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586137
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_RD_CAS_RANK6
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb6
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586138
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_RD_CAS_RANK7
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb7
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586139
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_RPQ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles when the Read Pending Queue is full.  When the RPQ is full, the HA will not be able to issue any additional read requests into the iMC.  This count should be similar count in the HA which tracks the number of cycles that the HA has no RPQ credits, just somewhat smaller to account for the credit return overhead.  We generally do not expect to see RPQ become full except for potentially during Write Major Mode or while running with slow DRAM.  This event only tracks non-ISOC queue entries.
Code     : 0x12
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586140
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_RPQ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Read Pending Queue is not empty.  This can then be used to calculate the average occupancy (in conjunction with the Read Pending Queue Occupancy count).  The RPQ is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after the CAS command has been issued to memory.  This filter is to be used in conjunction with the occupancy filter so that one can correctly track the average occupancies for schedulable entries and scheduled requests.
Code     : 0x11
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586141
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_RPQ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of allocations into the Read Pending Queue.  This queue is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after the CAS command has been issued to memory.  This includes both ISOCH and non-ISOCH requests.
Code     : 0x10
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586142
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_RPQ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Accumulates the occupancies of the Read Pending Queue each cycle.  This can then be used to calculate both the average occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations).  The RPQ is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after the CAS command has been issued to memory.
Code     : 0x80
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586143
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_WMM_TO_RMM
Equiv	 : None
Flags    : None
Desc     : Transitions from WMM to RMM because of low threshold
Code     : 0xc0
Umask-00 : 0x01 : PMU : [LOW_THRESH] : None : Transition from WMM to RMM because of low threshold -- Transition from WMM to RMM because of starve counter
Umask-01 : 0x02 : PMU : [STARVE] : None : Transition from WMM to RMM because of low threshold -- 
Umask-02 : 0x04 : PMU : [VMSE_RETRY] : None : Transition from WMM to RMM because of low threshold -- 
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586144
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_WPQ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles when the Write Pending Queue is full.  When the WPQ is full, the HA will not be able to issue any additional write requests into the iMC.  This count should be similar count in the CHA which tracks the number of cycles that the CHA has no WPQ credits, just somewhat smaller to account for the credit return overhead.
Code     : 0x22
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586145
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_WPQ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Write Pending Queue is not empty.  This can then be used to calculate the average queue occupancy (in conjunction with the WPQ Occupancy Accumulation count).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.  This is not to be confused with actually performing the write to DRAM.  Therefore, the average latency for this queue is actually not useful for deconstruction intermediate write latencieies.
Code     : 0x21
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586146
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_WPQ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of allocations into the Write Pending Queue.  This can then be used to calculate the average queuing latency (in conjunction with the WPQ occupancy count).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMiMC.
Code     : 0x20
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586147
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_WPQ_READ_HIT
Equiv	 : None
Flags    : None
Desc     : Counts the number of times a request hits in the WPQ (write-pending queue).  The iMC allows writes and reads to pass up other writes to different addresses.  Before a read or a write is issued, it will first CAM the WPQ to see if there is a write pending to that address.  When reads hit, they are able to directly pull their data from the WPQ instead of going to memory.  Writes that hit will overwrite the existing data.  Partial writes that hit will not need to do underfill reads and will simply update their relevant sections.
Code     : 0x23
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586148
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_WPQ_WRITE_HIT
Equiv	 : None
Flags    : None
Desc     : Counts the number of times a request hits in the WPQ (write-pending queue).  The iMC allows writes and reads to pass up other writes to different addresses.  Before a read or a write is issued, it will first CAM the WPQ to see if there is a write pending to that address.  When reads hit, they are able to directly pull their data from the WPQ instead of going to memory.  Writes that hit will overwrite the existing data.  Partial writes that hit will not need to do underfill reads and will simply update their relevant sections.
Code     : 0x24
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586149
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_WRONG_MM
Equiv	 : None
Flags    : None
Desc     : Number of times not getting the requested major mode
Code     : 0xc1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586150
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_WR_CAS_RANK0
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xb8
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586151
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_WR_CAS_RANK1
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xb9
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586152
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_WR_CAS_RANK2
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xba
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586153
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_WR_CAS_RANK3
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xbb
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586154
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_WR_CAS_RANK4
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xbc
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586155
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_WR_CAS_RANK5
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xbd
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586156
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_WR_CAS_RANK6
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xbe
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 746586157
PMU name : skx_unc_imc2 (Intel SkylakeX IMC2 uncore)
Name     : UNC_M_WR_CAS_RANK7
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xbf
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683264
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_ACT_COUNT
Equiv	 : None
Flags    : None
Desc     : Counts the number of DRAM Activate commands sent on this channel.  Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.
Code     : 0x1
Umask-00 : 0x08 : PMU : [BYP] : None : DRAM Activate Count -- Activate due to Bypass
Umask-01 : 0x01 : PMU : [RD] : None : DRAM Activate Count -- Activate due to Read
Umask-02 : 0x02 : PMU : [WR] : None : DRAM Activate Count -- Activate due to Write
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683265
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_BYP_CMDS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa1
Umask-00 : 0x01 : PMU : [ACT] : None : ACT command issued by 2 cycle bypass
Umask-01 : 0x02 : PMU : [CAS] : None : CAS command issued by 2 cycle bypass
Umask-02 : 0x04 : PMU : [PRE] : None : PRE command issued by 2 cycle bypass
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683266
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_CAS_COUNT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x4
Umask-00 : 0x0f : PMU : [ALL] : None : DRAM CAS (Column Address Strobe) Commands. -- All CASes issued.
Umask-01 : 0x03 : PMU : [RD] : None : DRAM CAS (Column Address Strobe) Commands. -- All DRAM Reads (includes underfills)
Umask-02 : 0x40 : PMU : [RD_ISOCH] : None : DRAM CAS (Column Address Strobe) Commands. -- Read CAS issued in Read ISOCH Mode
Umask-03 : 0x01 : PMU : [RD_REG] : None : DRAM CAS (Column Address Strobe) Commands. -- All read CAS (w/ and w/out auto-pre)
Umask-04 : 0x20 : PMU : [RD_RMM] : None : DRAM CAS (Column Address Strobe) Commands. -- Read CAS issued in RMM
Umask-05 : 0x02 : PMU : [RD_UNDERFILL] : None : DRAM CAS (Column Address Strobe) Commands. -- Underfill Read Issued
Umask-06 : 0x10 : PMU : [RD_WMM] : None : DRAM CAS (Column Address Strobe) Commands. -- Read CAS issued in WMM
Umask-07 : 0x0c : PMU : [WR] : None : DRAM CAS (Column Address Strobe) Commands. -- All DRAM WR_CAS (both Modes)
Umask-08 : 0x80 : PMU : [WR_ISOCH] : None : DRAM CAS (Column Address Strobe) Commands. -- Read CAS issued in Write ISOCH Mode
Umask-09 : 0x08 : PMU : [WR_RMM] : None : DRAM CAS (Column Address Strobe) Commands. -- DRAM WR_CAS (w/ and w/out auto-pre) in Read Major Mode
Umask-10 : 0x04 : PMU : [WR_WMM] : None : DRAM CAS (Column Address Strobe) Commands. -- DRAM WR_CAS (w/ and w/out auto-pre) in Write Major Mode
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683267
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_DCLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : DRAM Clock ticks, fixed counter. Counts at half the DDR speed. Speed never changes
Code     : 0xff
#-----------------------------
IDX	 : 748683268
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : DRAM Clock ticks, generic counters
Code     : 0x0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683269
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_DRAM_PRE_ALL
Equiv	 : None
Flags    : None
Desc     : Counts the number of times that the precharge all command was sent.
Code     : 0x6
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683270
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_DRAM_REFRESH
Equiv	 : None
Flags    : None
Desc     : Counts the number of refreshes issued.
Code     : 0x5
Umask-00 : 0x04 : PMU : [HIGH] : None : Number of DRAM Refreshes Issued -- 
Umask-01 : 0x02 : PMU : [PANIC] : None : Number of DRAM Refreshes Issued -- 
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683271
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_ECC_CORRECTABLE_ERRORS
Equiv	 : None
Flags    : None
Desc     : Counts the number of ECC errors detected and corrected by the iMC on this channel.  This counter is only useful with ECC DRAM devices.  This count will increment one time for each correction regardless of the number of bits corrected.  The iMC can correct up to 4 bit errors in independent channel mode and 8 bit erros in lockstep mode.
Code     : 0x9
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683272
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_MAJOR_MODES
Equiv	 : None
Flags    : None
Desc     : Counts the total number of cycles spent in a major mode (selected by a filter) on the given channel.  Major modes are channel-wide, and not a per-rank (or dimm or bank) mode.
Code     : 0x7
Umask-00 : 0x08 : PMU : [ISOCH] : None : Cycles in a Major Mode -- Isoch Major Mode
Umask-01 : 0x04 : PMU : [PARTIAL] : None : Cycles in a Major Mode -- Partial Major Mode
Umask-02 : 0x01 : PMU : [READ] : None : Cycles in a Major Mode -- Read Major Mode
Umask-03 : 0x02 : PMU : [WRITE] : None : Cycles in a Major Mode -- Write Major Mode
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683273
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_POWER_CHANNEL_DLLOFF
Equiv	 : None
Flags    : None
Desc     : Number of cycles when all the ranks in the channel are in CKE Slow (DLLOFF) mode.
Code     : 0x84
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683274
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_POWER_CHANNEL_PPD
Equiv	 : None
Flags    : None
Desc     : Number of cycles when all the ranks in the channel are in PPD mode.  If IBT=off is enabled, then this can be used to count those cycles.  If it is not enabled, then this can count the number of cycles when that could have been taken advantage of.
Code     : 0x85
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683275
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_POWER_CKE_CYCLES
Equiv	 : None
Flags    : None
Desc     : Number of cycles spent in CKE ON mode.  The filter allows you to select a rank to monitor.  If multiple ranks are in CKE ON mode at one time, the counter will ONLY increment by one rather than doing accumulation.  Multiple counters will need to be used to track multiple ranks simultaneously.  There is no distinction between the different CKE modes (APD, PPDS, PPDF).  This can be determined based on the system programming.  These events should commonly be used with Invert to get the number of cycles in power saving mode.  Edge Detect is also useful here.  Make sure that you do NOT use Invert with Edge Detect (this just confuses the system and is not necessary).
Code     : 0x83
Umask-00 : 0x01 : PMU : [RANK0] : None : Rank0 -- DIMM ID
Umask-01 : 0x02 : PMU : [RANK1] : None : Rank1 -- DIMM ID
Umask-02 : 0x04 : PMU : [RANK2] : None : Rank2 -- DIMM ID
Umask-03 : 0x08 : PMU : [RANK3] : None : Rank3 -- DIMM ID
Umask-04 : 0x10 : PMU : [RANK4] : None : Rank4 -- DIMM ID
Umask-05 : 0x20 : PMU : [RANK5] : None : Rank5 -- DIMM ID
Umask-06 : 0x40 : PMU : [RANK6] : None : Rank6 -- DIMM ID
Umask-07 : 0x80 : PMU : [RANK7] : None : Rank7 -- DIMM ID
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683276
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_POWER_CRITICAL_THROTTLE_CYCLES
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles when the iMC is in critical thermal throttling.  When this happens, all traffic is blocked.  This should be rare unless something bad is going on in the platform.  There is no filtering by rank for this event.
Code     : 0x86
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683277
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_POWER_PCU_THROTTLING
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x42
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683278
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_POWER_SELF_REFRESH
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles when the iMC is in self-refresh and the iMC still has a clock.  This happens in some package C-states.  For example, the PCU may ask the iMC to enter self-refresh even though some of the cores are still processing.  One use of this is for Monroe technology.  Self-refresh is required during package C3 and C6, but there is no clock in the iMC at this time, so it is not possible to count these cases.
Code     : 0x43
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683279
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_POWER_THROTTLE_CYCLES
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles while the iMC is being throttled by either thermal constraints or by the PCU throttling.  It is not possible to distinguish between the two.  This can be filtered by rank.  If multiple ranks are selected and are being throttled at the same time, the counter will only increment by 1.
Code     : 0x41
Umask-00 : 0x01 : PMU : [RANK0] : None : Rank0 -- DIMM ID
Umask-01 : 0x02 : PMU : [RANK1] : None : Rank1 -- DIMM ID
Umask-02 : 0x04 : PMU : [RANK2] : None : Rank2 -- DIMM ID
Umask-03 : 0x08 : PMU : [RANK3] : None : Rank3 -- DIMM ID
Umask-04 : 0x10 : PMU : [RANK4] : None : Rank4 -- DIMM ID
Umask-05 : 0x20 : PMU : [RANK5] : None : Rank5 -- DIMM ID
Umask-06 : 0x40 : PMU : [RANK6] : None : Rank6 -- DIMM ID
Umask-07 : 0x80 : PMU : [RANK7] : None : Rank7 -- DIMM ID
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683280
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_PREEMPTION
Equiv	 : None
Flags    : None
Desc     : Counts the number of times a read in the iMC preempts another read or write.  Generally reads to an open page are issued ahead of requests to closed pages.  This improves the page hit rate of the system.  However, high priority requests can cause pages of active requests to be closed in order to get them out.  This will reduce the latency of the high-priority request at the expense of lower bandwidth and increased overall average latency.
Code     : 0x8
Umask-00 : 0x01 : PMU : [RD_PREEMPT_RD] : None : Read Preemption Count -- Read over Read Preemption
Umask-01 : 0x02 : PMU : [RD_PREEMPT_WR] : None : Read Preemption Count -- Read over Write Preemption
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683281
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_PRE_COUNT
Equiv	 : None
Flags    : None
Desc     : Counts the number of DRAM Precharge commands sent on this channel.
Code     : 0x2
Umask-00 : 0x10 : PMU : [BYP] : None : DRAM Precharge commands. -- Precharge due to bypass
Umask-01 : 0x02 : PMU : [PAGE_CLOSE] : None : DRAM Precharge commands. -- Precharge due to timer expiration
Umask-02 : 0x01 : PMU : [PAGE_MISS] : None : DRAM Precharge commands. -- Precharges due to page miss
Umask-03 : 0x04 : PMU : [RD] : None : DRAM Precharge commands. -- Precharge due to read
Umask-04 : 0x08 : PMU : [WR] : None : DRAM Precharge commands. -- Precharge due to write
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683282
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_RD_CAS_PRIO
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa0
Umask-00 : 0x04 : PMU : [HIGH] : None :  -- Read CAS issued with HIGH priority
Umask-01 : 0x01 : PMU : [LOW] : None :  -- Read CAS issued with LOW priority
Umask-02 : 0x02 : PMU : [MED] : None :  -- Read CAS issued with MEDIUM priority
Umask-03 : 0x08 : PMU : [PANIC] : None :  -- Read CAS issued with PANIC NON ISOCH priority (starved)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683283
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_RD_CAS_RANK0
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb0
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683284
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_RD_CAS_RANK1
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb1
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683285
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_RD_CAS_RANK2
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb2
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683286
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_RD_CAS_RANK3
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb3
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683287
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_RD_CAS_RANK4
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb4
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683288
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_RD_CAS_RANK5
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb5
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683289
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_RD_CAS_RANK6
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb6
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683290
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_RD_CAS_RANK7
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb7
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683291
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_RPQ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles when the Read Pending Queue is full.  When the RPQ is full, the HA will not be able to issue any additional read requests into the iMC.  This count should be similar count in the HA which tracks the number of cycles that the HA has no RPQ credits, just somewhat smaller to account for the credit return overhead.  We generally do not expect to see RPQ become full except for potentially during Write Major Mode or while running with slow DRAM.  This event only tracks non-ISOC queue entries.
Code     : 0x12
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683292
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_RPQ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Read Pending Queue is not empty.  This can then be used to calculate the average occupancy (in conjunction with the Read Pending Queue Occupancy count).  The RPQ is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after the CAS command has been issued to memory.  This filter is to be used in conjunction with the occupancy filter so that one can correctly track the average occupancies for schedulable entries and scheduled requests.
Code     : 0x11
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683293
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_RPQ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of allocations into the Read Pending Queue.  This queue is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after the CAS command has been issued to memory.  This includes both ISOCH and non-ISOCH requests.
Code     : 0x10
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683294
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_RPQ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Accumulates the occupancies of the Read Pending Queue each cycle.  This can then be used to calculate both the average occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations).  The RPQ is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after the CAS command has been issued to memory.
Code     : 0x80
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683295
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_WMM_TO_RMM
Equiv	 : None
Flags    : None
Desc     : Transitions from WMM to RMM because of low threshold
Code     : 0xc0
Umask-00 : 0x01 : PMU : [LOW_THRESH] : None : Transition from WMM to RMM because of low threshold -- Transition from WMM to RMM because of starve counter
Umask-01 : 0x02 : PMU : [STARVE] : None : Transition from WMM to RMM because of low threshold -- 
Umask-02 : 0x04 : PMU : [VMSE_RETRY] : None : Transition from WMM to RMM because of low threshold -- 
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683296
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_WPQ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles when the Write Pending Queue is full.  When the WPQ is full, the HA will not be able to issue any additional write requests into the iMC.  This count should be similar count in the CHA which tracks the number of cycles that the CHA has no WPQ credits, just somewhat smaller to account for the credit return overhead.
Code     : 0x22
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683297
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_WPQ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Write Pending Queue is not empty.  This can then be used to calculate the average queue occupancy (in conjunction with the WPQ Occupancy Accumulation count).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.  This is not to be confused with actually performing the write to DRAM.  Therefore, the average latency for this queue is actually not useful for deconstruction intermediate write latencieies.
Code     : 0x21
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683298
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_WPQ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of allocations into the Write Pending Queue.  This can then be used to calculate the average queuing latency (in conjunction with the WPQ occupancy count).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMiMC.
Code     : 0x20
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683299
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_WPQ_READ_HIT
Equiv	 : None
Flags    : None
Desc     : Counts the number of times a request hits in the WPQ (write-pending queue).  The iMC allows writes and reads to pass up other writes to different addresses.  Before a read or a write is issued, it will first CAM the WPQ to see if there is a write pending to that address.  When reads hit, they are able to directly pull their data from the WPQ instead of going to memory.  Writes that hit will overwrite the existing data.  Partial writes that hit will not need to do underfill reads and will simply update their relevant sections.
Code     : 0x23
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683300
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_WPQ_WRITE_HIT
Equiv	 : None
Flags    : None
Desc     : Counts the number of times a request hits in the WPQ (write-pending queue).  The iMC allows writes and reads to pass up other writes to different addresses.  Before a read or a write is issued, it will first CAM the WPQ to see if there is a write pending to that address.  When reads hit, they are able to directly pull their data from the WPQ instead of going to memory.  Writes that hit will overwrite the existing data.  Partial writes that hit will not need to do underfill reads and will simply update their relevant sections.
Code     : 0x24
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683301
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_WRONG_MM
Equiv	 : None
Flags    : None
Desc     : Number of times not getting the requested major mode
Code     : 0xc1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683302
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_WR_CAS_RANK0
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xb8
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683303
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_WR_CAS_RANK1
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xb9
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683304
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_WR_CAS_RANK2
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xba
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683305
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_WR_CAS_RANK3
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xbb
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683306
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_WR_CAS_RANK4
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xbc
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683307
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_WR_CAS_RANK5
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xbd
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683308
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_WR_CAS_RANK6
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xbe
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 748683309
PMU name : skx_unc_imc3 (Intel SkylakeX IMC3 uncore)
Name     : UNC_M_WR_CAS_RANK7
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xbf
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780416
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_ACT_COUNT
Equiv	 : None
Flags    : None
Desc     : Counts the number of DRAM Activate commands sent on this channel.  Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.
Code     : 0x1
Umask-00 : 0x08 : PMU : [BYP] : None : DRAM Activate Count -- Activate due to Bypass
Umask-01 : 0x01 : PMU : [RD] : None : DRAM Activate Count -- Activate due to Read
Umask-02 : 0x02 : PMU : [WR] : None : DRAM Activate Count -- Activate due to Write
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780417
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_BYP_CMDS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa1
Umask-00 : 0x01 : PMU : [ACT] : None : ACT command issued by 2 cycle bypass
Umask-01 : 0x02 : PMU : [CAS] : None : CAS command issued by 2 cycle bypass
Umask-02 : 0x04 : PMU : [PRE] : None : PRE command issued by 2 cycle bypass
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780418
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_CAS_COUNT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x4
Umask-00 : 0x0f : PMU : [ALL] : None : DRAM CAS (Column Address Strobe) Commands. -- All CASes issued.
Umask-01 : 0x03 : PMU : [RD] : None : DRAM CAS (Column Address Strobe) Commands. -- All DRAM Reads (includes underfills)
Umask-02 : 0x40 : PMU : [RD_ISOCH] : None : DRAM CAS (Column Address Strobe) Commands. -- Read CAS issued in Read ISOCH Mode
Umask-03 : 0x01 : PMU : [RD_REG] : None : DRAM CAS (Column Address Strobe) Commands. -- All read CAS (w/ and w/out auto-pre)
Umask-04 : 0x20 : PMU : [RD_RMM] : None : DRAM CAS (Column Address Strobe) Commands. -- Read CAS issued in RMM
Umask-05 : 0x02 : PMU : [RD_UNDERFILL] : None : DRAM CAS (Column Address Strobe) Commands. -- Underfill Read Issued
Umask-06 : 0x10 : PMU : [RD_WMM] : None : DRAM CAS (Column Address Strobe) Commands. -- Read CAS issued in WMM
Umask-07 : 0x0c : PMU : [WR] : None : DRAM CAS (Column Address Strobe) Commands. -- All DRAM WR_CAS (both Modes)
Umask-08 : 0x80 : PMU : [WR_ISOCH] : None : DRAM CAS (Column Address Strobe) Commands. -- Read CAS issued in Write ISOCH Mode
Umask-09 : 0x08 : PMU : [WR_RMM] : None : DRAM CAS (Column Address Strobe) Commands. -- DRAM WR_CAS (w/ and w/out auto-pre) in Read Major Mode
Umask-10 : 0x04 : PMU : [WR_WMM] : None : DRAM CAS (Column Address Strobe) Commands. -- DRAM WR_CAS (w/ and w/out auto-pre) in Write Major Mode
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780419
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_DCLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : DRAM Clock ticks, fixed counter. Counts at half the DDR speed. Speed never changes
Code     : 0xff
#-----------------------------
IDX	 : 750780420
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : DRAM Clock ticks, generic counters
Code     : 0x0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780421
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_DRAM_PRE_ALL
Equiv	 : None
Flags    : None
Desc     : Counts the number of times that the precharge all command was sent.
Code     : 0x6
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780422
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_DRAM_REFRESH
Equiv	 : None
Flags    : None
Desc     : Counts the number of refreshes issued.
Code     : 0x5
Umask-00 : 0x04 : PMU : [HIGH] : None : Number of DRAM Refreshes Issued -- 
Umask-01 : 0x02 : PMU : [PANIC] : None : Number of DRAM Refreshes Issued -- 
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780423
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_ECC_CORRECTABLE_ERRORS
Equiv	 : None
Flags    : None
Desc     : Counts the number of ECC errors detected and corrected by the iMC on this channel.  This counter is only useful with ECC DRAM devices.  This count will increment one time for each correction regardless of the number of bits corrected.  The iMC can correct up to 4 bit errors in independent channel mode and 8 bit erros in lockstep mode.
Code     : 0x9
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780424
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_MAJOR_MODES
Equiv	 : None
Flags    : None
Desc     : Counts the total number of cycles spent in a major mode (selected by a filter) on the given channel.  Major modes are channel-wide, and not a per-rank (or dimm or bank) mode.
Code     : 0x7
Umask-00 : 0x08 : PMU : [ISOCH] : None : Cycles in a Major Mode -- Isoch Major Mode
Umask-01 : 0x04 : PMU : [PARTIAL] : None : Cycles in a Major Mode -- Partial Major Mode
Umask-02 : 0x01 : PMU : [READ] : None : Cycles in a Major Mode -- Read Major Mode
Umask-03 : 0x02 : PMU : [WRITE] : None : Cycles in a Major Mode -- Write Major Mode
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780425
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_POWER_CHANNEL_DLLOFF
Equiv	 : None
Flags    : None
Desc     : Number of cycles when all the ranks in the channel are in CKE Slow (DLLOFF) mode.
Code     : 0x84
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780426
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_POWER_CHANNEL_PPD
Equiv	 : None
Flags    : None
Desc     : Number of cycles when all the ranks in the channel are in PPD mode.  If IBT=off is enabled, then this can be used to count those cycles.  If it is not enabled, then this can count the number of cycles when that could have been taken advantage of.
Code     : 0x85
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780427
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_POWER_CKE_CYCLES
Equiv	 : None
Flags    : None
Desc     : Number of cycles spent in CKE ON mode.  The filter allows you to select a rank to monitor.  If multiple ranks are in CKE ON mode at one time, the counter will ONLY increment by one rather than doing accumulation.  Multiple counters will need to be used to track multiple ranks simultaneously.  There is no distinction between the different CKE modes (APD, PPDS, PPDF).  This can be determined based on the system programming.  These events should commonly be used with Invert to get the number of cycles in power saving mode.  Edge Detect is also useful here.  Make sure that you do NOT use Invert with Edge Detect (this just confuses the system and is not necessary).
Code     : 0x83
Umask-00 : 0x01 : PMU : [RANK0] : None : Rank0 -- DIMM ID
Umask-01 : 0x02 : PMU : [RANK1] : None : Rank1 -- DIMM ID
Umask-02 : 0x04 : PMU : [RANK2] : None : Rank2 -- DIMM ID
Umask-03 : 0x08 : PMU : [RANK3] : None : Rank3 -- DIMM ID
Umask-04 : 0x10 : PMU : [RANK4] : None : Rank4 -- DIMM ID
Umask-05 : 0x20 : PMU : [RANK5] : None : Rank5 -- DIMM ID
Umask-06 : 0x40 : PMU : [RANK6] : None : Rank6 -- DIMM ID
Umask-07 : 0x80 : PMU : [RANK7] : None : Rank7 -- DIMM ID
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780428
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_POWER_CRITICAL_THROTTLE_CYCLES
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles when the iMC is in critical thermal throttling.  When this happens, all traffic is blocked.  This should be rare unless something bad is going on in the platform.  There is no filtering by rank for this event.
Code     : 0x86
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780429
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_POWER_PCU_THROTTLING
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x42
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780430
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_POWER_SELF_REFRESH
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles when the iMC is in self-refresh and the iMC still has a clock.  This happens in some package C-states.  For example, the PCU may ask the iMC to enter self-refresh even though some of the cores are still processing.  One use of this is for Monroe technology.  Self-refresh is required during package C3 and C6, but there is no clock in the iMC at this time, so it is not possible to count these cases.
Code     : 0x43
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780431
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_POWER_THROTTLE_CYCLES
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles while the iMC is being throttled by either thermal constraints or by the PCU throttling.  It is not possible to distinguish between the two.  This can be filtered by rank.  If multiple ranks are selected and are being throttled at the same time, the counter will only increment by 1.
Code     : 0x41
Umask-00 : 0x01 : PMU : [RANK0] : None : Rank0 -- DIMM ID
Umask-01 : 0x02 : PMU : [RANK1] : None : Rank1 -- DIMM ID
Umask-02 : 0x04 : PMU : [RANK2] : None : Rank2 -- DIMM ID
Umask-03 : 0x08 : PMU : [RANK3] : None : Rank3 -- DIMM ID
Umask-04 : 0x10 : PMU : [RANK4] : None : Rank4 -- DIMM ID
Umask-05 : 0x20 : PMU : [RANK5] : None : Rank5 -- DIMM ID
Umask-06 : 0x40 : PMU : [RANK6] : None : Rank6 -- DIMM ID
Umask-07 : 0x80 : PMU : [RANK7] : None : Rank7 -- DIMM ID
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780432
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_PREEMPTION
Equiv	 : None
Flags    : None
Desc     : Counts the number of times a read in the iMC preempts another read or write.  Generally reads to an open page are issued ahead of requests to closed pages.  This improves the page hit rate of the system.  However, high priority requests can cause pages of active requests to be closed in order to get them out.  This will reduce the latency of the high-priority request at the expense of lower bandwidth and increased overall average latency.
Code     : 0x8
Umask-00 : 0x01 : PMU : [RD_PREEMPT_RD] : None : Read Preemption Count -- Read over Read Preemption
Umask-01 : 0x02 : PMU : [RD_PREEMPT_WR] : None : Read Preemption Count -- Read over Write Preemption
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780433
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_PRE_COUNT
Equiv	 : None
Flags    : None
Desc     : Counts the number of DRAM Precharge commands sent on this channel.
Code     : 0x2
Umask-00 : 0x10 : PMU : [BYP] : None : DRAM Precharge commands. -- Precharge due to bypass
Umask-01 : 0x02 : PMU : [PAGE_CLOSE] : None : DRAM Precharge commands. -- Precharge due to timer expiration
Umask-02 : 0x01 : PMU : [PAGE_MISS] : None : DRAM Precharge commands. -- Precharges due to page miss
Umask-03 : 0x04 : PMU : [RD] : None : DRAM Precharge commands. -- Precharge due to read
Umask-04 : 0x08 : PMU : [WR] : None : DRAM Precharge commands. -- Precharge due to write
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780434
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_RD_CAS_PRIO
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa0
Umask-00 : 0x04 : PMU : [HIGH] : None :  -- Read CAS issued with HIGH priority
Umask-01 : 0x01 : PMU : [LOW] : None :  -- Read CAS issued with LOW priority
Umask-02 : 0x02 : PMU : [MED] : None :  -- Read CAS issued with MEDIUM priority
Umask-03 : 0x08 : PMU : [PANIC] : None :  -- Read CAS issued with PANIC NON ISOCH priority (starved)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780435
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_RD_CAS_RANK0
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb0
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780436
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_RD_CAS_RANK1
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb1
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780437
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_RD_CAS_RANK2
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb2
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780438
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_RD_CAS_RANK3
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb3
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780439
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_RD_CAS_RANK4
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb4
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780440
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_RD_CAS_RANK5
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb5
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780441
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_RD_CAS_RANK6
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb6
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780442
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_RD_CAS_RANK7
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb7
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780443
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_RPQ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles when the Read Pending Queue is full.  When the RPQ is full, the HA will not be able to issue any additional read requests into the iMC.  This count should be similar count in the HA which tracks the number of cycles that the HA has no RPQ credits, just somewhat smaller to account for the credit return overhead.  We generally do not expect to see RPQ become full except for potentially during Write Major Mode or while running with slow DRAM.  This event only tracks non-ISOC queue entries.
Code     : 0x12
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780444
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_RPQ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Read Pending Queue is not empty.  This can then be used to calculate the average occupancy (in conjunction with the Read Pending Queue Occupancy count).  The RPQ is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after the CAS command has been issued to memory.  This filter is to be used in conjunction with the occupancy filter so that one can correctly track the average occupancies for schedulable entries and scheduled requests.
Code     : 0x11
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780445
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_RPQ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of allocations into the Read Pending Queue.  This queue is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after the CAS command has been issued to memory.  This includes both ISOCH and non-ISOCH requests.
Code     : 0x10
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780446
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_RPQ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Accumulates the occupancies of the Read Pending Queue each cycle.  This can then be used to calculate both the average occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations).  The RPQ is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after the CAS command has been issued to memory.
Code     : 0x80
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780447
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_WMM_TO_RMM
Equiv	 : None
Flags    : None
Desc     : Transitions from WMM to RMM because of low threshold
Code     : 0xc0
Umask-00 : 0x01 : PMU : [LOW_THRESH] : None : Transition from WMM to RMM because of low threshold -- Transition from WMM to RMM because of starve counter
Umask-01 : 0x02 : PMU : [STARVE] : None : Transition from WMM to RMM because of low threshold -- 
Umask-02 : 0x04 : PMU : [VMSE_RETRY] : None : Transition from WMM to RMM because of low threshold -- 
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780448
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_WPQ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles when the Write Pending Queue is full.  When the WPQ is full, the HA will not be able to issue any additional write requests into the iMC.  This count should be similar count in the CHA which tracks the number of cycles that the CHA has no WPQ credits, just somewhat smaller to account for the credit return overhead.
Code     : 0x22
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780449
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_WPQ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Write Pending Queue is not empty.  This can then be used to calculate the average queue occupancy (in conjunction with the WPQ Occupancy Accumulation count).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.  This is not to be confused with actually performing the write to DRAM.  Therefore, the average latency for this queue is actually not useful for deconstruction intermediate write latencieies.
Code     : 0x21
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780450
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_WPQ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of allocations into the Write Pending Queue.  This can then be used to calculate the average queuing latency (in conjunction with the WPQ occupancy count).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMiMC.
Code     : 0x20
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780451
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_WPQ_READ_HIT
Equiv	 : None
Flags    : None
Desc     : Counts the number of times a request hits in the WPQ (write-pending queue).  The iMC allows writes and reads to pass up other writes to different addresses.  Before a read or a write is issued, it will first CAM the WPQ to see if there is a write pending to that address.  When reads hit, they are able to directly pull their data from the WPQ instead of going to memory.  Writes that hit will overwrite the existing data.  Partial writes that hit will not need to do underfill reads and will simply update their relevant sections.
Code     : 0x23
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780452
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_WPQ_WRITE_HIT
Equiv	 : None
Flags    : None
Desc     : Counts the number of times a request hits in the WPQ (write-pending queue).  The iMC allows writes and reads to pass up other writes to different addresses.  Before a read or a write is issued, it will first CAM the WPQ to see if there is a write pending to that address.  When reads hit, they are able to directly pull their data from the WPQ instead of going to memory.  Writes that hit will overwrite the existing data.  Partial writes that hit will not need to do underfill reads and will simply update their relevant sections.
Code     : 0x24
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780453
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_WRONG_MM
Equiv	 : None
Flags    : None
Desc     : Number of times not getting the requested major mode
Code     : 0xc1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780454
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_WR_CAS_RANK0
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xb8
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780455
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_WR_CAS_RANK1
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xb9
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780456
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_WR_CAS_RANK2
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xba
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780457
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_WR_CAS_RANK3
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xbb
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780458
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_WR_CAS_RANK4
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xbc
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780459
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_WR_CAS_RANK5
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xbd
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780460
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_WR_CAS_RANK6
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xbe
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 750780461
PMU name : skx_unc_imc4 (Intel SkylakeX IMC4 uncore)
Name     : UNC_M_WR_CAS_RANK7
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xbf
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877568
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_ACT_COUNT
Equiv	 : None
Flags    : None
Desc     : Counts the number of DRAM Activate commands sent on this channel.  Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.
Code     : 0x1
Umask-00 : 0x08 : PMU : [BYP] : None : DRAM Activate Count -- Activate due to Bypass
Umask-01 : 0x01 : PMU : [RD] : None : DRAM Activate Count -- Activate due to Read
Umask-02 : 0x02 : PMU : [WR] : None : DRAM Activate Count -- Activate due to Write
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877569
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_BYP_CMDS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa1
Umask-00 : 0x01 : PMU : [ACT] : None : ACT command issued by 2 cycle bypass
Umask-01 : 0x02 : PMU : [CAS] : None : CAS command issued by 2 cycle bypass
Umask-02 : 0x04 : PMU : [PRE] : None : PRE command issued by 2 cycle bypass
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877570
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_CAS_COUNT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x4
Umask-00 : 0x0f : PMU : [ALL] : None : DRAM CAS (Column Address Strobe) Commands. -- All CASes issued.
Umask-01 : 0x03 : PMU : [RD] : None : DRAM CAS (Column Address Strobe) Commands. -- All DRAM Reads (includes underfills)
Umask-02 : 0x40 : PMU : [RD_ISOCH] : None : DRAM CAS (Column Address Strobe) Commands. -- Read CAS issued in Read ISOCH Mode
Umask-03 : 0x01 : PMU : [RD_REG] : None : DRAM CAS (Column Address Strobe) Commands. -- All read CAS (w/ and w/out auto-pre)
Umask-04 : 0x20 : PMU : [RD_RMM] : None : DRAM CAS (Column Address Strobe) Commands. -- Read CAS issued in RMM
Umask-05 : 0x02 : PMU : [RD_UNDERFILL] : None : DRAM CAS (Column Address Strobe) Commands. -- Underfill Read Issued
Umask-06 : 0x10 : PMU : [RD_WMM] : None : DRAM CAS (Column Address Strobe) Commands. -- Read CAS issued in WMM
Umask-07 : 0x0c : PMU : [WR] : None : DRAM CAS (Column Address Strobe) Commands. -- All DRAM WR_CAS (both Modes)
Umask-08 : 0x80 : PMU : [WR_ISOCH] : None : DRAM CAS (Column Address Strobe) Commands. -- Read CAS issued in Write ISOCH Mode
Umask-09 : 0x08 : PMU : [WR_RMM] : None : DRAM CAS (Column Address Strobe) Commands. -- DRAM WR_CAS (w/ and w/out auto-pre) in Read Major Mode
Umask-10 : 0x04 : PMU : [WR_WMM] : None : DRAM CAS (Column Address Strobe) Commands. -- DRAM WR_CAS (w/ and w/out auto-pre) in Write Major Mode
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877571
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_DCLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : DRAM Clock ticks, fixed counter. Counts at half the DDR speed. Speed never changes
Code     : 0xff
#-----------------------------
IDX	 : 752877572
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : DRAM Clock ticks, generic counters
Code     : 0x0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877573
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_DRAM_PRE_ALL
Equiv	 : None
Flags    : None
Desc     : Counts the number of times that the precharge all command was sent.
Code     : 0x6
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877574
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_DRAM_REFRESH
Equiv	 : None
Flags    : None
Desc     : Counts the number of refreshes issued.
Code     : 0x5
Umask-00 : 0x04 : PMU : [HIGH] : None : Number of DRAM Refreshes Issued -- 
Umask-01 : 0x02 : PMU : [PANIC] : None : Number of DRAM Refreshes Issued -- 
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877575
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_ECC_CORRECTABLE_ERRORS
Equiv	 : None
Flags    : None
Desc     : Counts the number of ECC errors detected and corrected by the iMC on this channel.  This counter is only useful with ECC DRAM devices.  This count will increment one time for each correction regardless of the number of bits corrected.  The iMC can correct up to 4 bit errors in independent channel mode and 8 bit erros in lockstep mode.
Code     : 0x9
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877576
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_MAJOR_MODES
Equiv	 : None
Flags    : None
Desc     : Counts the total number of cycles spent in a major mode (selected by a filter) on the given channel.  Major modes are channel-wide, and not a per-rank (or dimm or bank) mode.
Code     : 0x7
Umask-00 : 0x08 : PMU : [ISOCH] : None : Cycles in a Major Mode -- Isoch Major Mode
Umask-01 : 0x04 : PMU : [PARTIAL] : None : Cycles in a Major Mode -- Partial Major Mode
Umask-02 : 0x01 : PMU : [READ] : None : Cycles in a Major Mode -- Read Major Mode
Umask-03 : 0x02 : PMU : [WRITE] : None : Cycles in a Major Mode -- Write Major Mode
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877577
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_POWER_CHANNEL_DLLOFF
Equiv	 : None
Flags    : None
Desc     : Number of cycles when all the ranks in the channel are in CKE Slow (DLLOFF) mode.
Code     : 0x84
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877578
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_POWER_CHANNEL_PPD
Equiv	 : None
Flags    : None
Desc     : Number of cycles when all the ranks in the channel are in PPD mode.  If IBT=off is enabled, then this can be used to count those cycles.  If it is not enabled, then this can count the number of cycles when that could have been taken advantage of.
Code     : 0x85
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877579
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_POWER_CKE_CYCLES
Equiv	 : None
Flags    : None
Desc     : Number of cycles spent in CKE ON mode.  The filter allows you to select a rank to monitor.  If multiple ranks are in CKE ON mode at one time, the counter will ONLY increment by one rather than doing accumulation.  Multiple counters will need to be used to track multiple ranks simultaneously.  There is no distinction between the different CKE modes (APD, PPDS, PPDF).  This can be determined based on the system programming.  These events should commonly be used with Invert to get the number of cycles in power saving mode.  Edge Detect is also useful here.  Make sure that you do NOT use Invert with Edge Detect (this just confuses the system and is not necessary).
Code     : 0x83
Umask-00 : 0x01 : PMU : [RANK0] : None : Rank0 -- DIMM ID
Umask-01 : 0x02 : PMU : [RANK1] : None : Rank1 -- DIMM ID
Umask-02 : 0x04 : PMU : [RANK2] : None : Rank2 -- DIMM ID
Umask-03 : 0x08 : PMU : [RANK3] : None : Rank3 -- DIMM ID
Umask-04 : 0x10 : PMU : [RANK4] : None : Rank4 -- DIMM ID
Umask-05 : 0x20 : PMU : [RANK5] : None : Rank5 -- DIMM ID
Umask-06 : 0x40 : PMU : [RANK6] : None : Rank6 -- DIMM ID
Umask-07 : 0x80 : PMU : [RANK7] : None : Rank7 -- DIMM ID
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877580
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_POWER_CRITICAL_THROTTLE_CYCLES
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles when the iMC is in critical thermal throttling.  When this happens, all traffic is blocked.  This should be rare unless something bad is going on in the platform.  There is no filtering by rank for this event.
Code     : 0x86
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877581
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_POWER_PCU_THROTTLING
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x42
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877582
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_POWER_SELF_REFRESH
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles when the iMC is in self-refresh and the iMC still has a clock.  This happens in some package C-states.  For example, the PCU may ask the iMC to enter self-refresh even though some of the cores are still processing.  One use of this is for Monroe technology.  Self-refresh is required during package C3 and C6, but there is no clock in the iMC at this time, so it is not possible to count these cases.
Code     : 0x43
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877583
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_POWER_THROTTLE_CYCLES
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles while the iMC is being throttled by either thermal constraints or by the PCU throttling.  It is not possible to distinguish between the two.  This can be filtered by rank.  If multiple ranks are selected and are being throttled at the same time, the counter will only increment by 1.
Code     : 0x41
Umask-00 : 0x01 : PMU : [RANK0] : None : Rank0 -- DIMM ID
Umask-01 : 0x02 : PMU : [RANK1] : None : Rank1 -- DIMM ID
Umask-02 : 0x04 : PMU : [RANK2] : None : Rank2 -- DIMM ID
Umask-03 : 0x08 : PMU : [RANK3] : None : Rank3 -- DIMM ID
Umask-04 : 0x10 : PMU : [RANK4] : None : Rank4 -- DIMM ID
Umask-05 : 0x20 : PMU : [RANK5] : None : Rank5 -- DIMM ID
Umask-06 : 0x40 : PMU : [RANK6] : None : Rank6 -- DIMM ID
Umask-07 : 0x80 : PMU : [RANK7] : None : Rank7 -- DIMM ID
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877584
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_PREEMPTION
Equiv	 : None
Flags    : None
Desc     : Counts the number of times a read in the iMC preempts another read or write.  Generally reads to an open page are issued ahead of requests to closed pages.  This improves the page hit rate of the system.  However, high priority requests can cause pages of active requests to be closed in order to get them out.  This will reduce the latency of the high-priority request at the expense of lower bandwidth and increased overall average latency.
Code     : 0x8
Umask-00 : 0x01 : PMU : [RD_PREEMPT_RD] : None : Read Preemption Count -- Read over Read Preemption
Umask-01 : 0x02 : PMU : [RD_PREEMPT_WR] : None : Read Preemption Count -- Read over Write Preemption
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877585
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_PRE_COUNT
Equiv	 : None
Flags    : None
Desc     : Counts the number of DRAM Precharge commands sent on this channel.
Code     : 0x2
Umask-00 : 0x10 : PMU : [BYP] : None : DRAM Precharge commands. -- Precharge due to bypass
Umask-01 : 0x02 : PMU : [PAGE_CLOSE] : None : DRAM Precharge commands. -- Precharge due to timer expiration
Umask-02 : 0x01 : PMU : [PAGE_MISS] : None : DRAM Precharge commands. -- Precharges due to page miss
Umask-03 : 0x04 : PMU : [RD] : None : DRAM Precharge commands. -- Precharge due to read
Umask-04 : 0x08 : PMU : [WR] : None : DRAM Precharge commands. -- Precharge due to write
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877586
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_RD_CAS_PRIO
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa0
Umask-00 : 0x04 : PMU : [HIGH] : None :  -- Read CAS issued with HIGH priority
Umask-01 : 0x01 : PMU : [LOW] : None :  -- Read CAS issued with LOW priority
Umask-02 : 0x02 : PMU : [MED] : None :  -- Read CAS issued with MEDIUM priority
Umask-03 : 0x08 : PMU : [PANIC] : None :  -- Read CAS issued with PANIC NON ISOCH priority (starved)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877587
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_RD_CAS_RANK0
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb0
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877588
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_RD_CAS_RANK1
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb1
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877589
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_RD_CAS_RANK2
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb2
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877590
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_RD_CAS_RANK3
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb3
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877591
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_RD_CAS_RANK4
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb4
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877592
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_RD_CAS_RANK5
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb5
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877593
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_RD_CAS_RANK6
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb6
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877594
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_RD_CAS_RANK7
Equiv	 : None
Flags    : None
Desc     : Read Cass Access to Rank
Code     : 0xb7
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877595
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_RPQ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles when the Read Pending Queue is full.  When the RPQ is full, the HA will not be able to issue any additional read requests into the iMC.  This count should be similar count in the HA which tracks the number of cycles that the HA has no RPQ credits, just somewhat smaller to account for the credit return overhead.  We generally do not expect to see RPQ become full except for potentially during Write Major Mode or while running with slow DRAM.  This event only tracks non-ISOC queue entries.
Code     : 0x12
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877596
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_RPQ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Read Pending Queue is not empty.  This can then be used to calculate the average occupancy (in conjunction with the Read Pending Queue Occupancy count).  The RPQ is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after the CAS command has been issued to memory.  This filter is to be used in conjunction with the occupancy filter so that one can correctly track the average occupancies for schedulable entries and scheduled requests.
Code     : 0x11
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877597
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_RPQ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of allocations into the Read Pending Queue.  This queue is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after the CAS command has been issued to memory.  This includes both ISOCH and non-ISOCH requests.
Code     : 0x10
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877598
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_RPQ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Accumulates the occupancies of the Read Pending Queue each cycle.  This can then be used to calculate both the average occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations).  The RPQ is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after the CAS command has been issued to memory.
Code     : 0x80
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877599
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_WMM_TO_RMM
Equiv	 : None
Flags    : None
Desc     : Transitions from WMM to RMM because of low threshold
Code     : 0xc0
Umask-00 : 0x01 : PMU : [LOW_THRESH] : None : Transition from WMM to RMM because of low threshold -- Transition from WMM to RMM because of starve counter
Umask-01 : 0x02 : PMU : [STARVE] : None : Transition from WMM to RMM because of low threshold -- 
Umask-02 : 0x04 : PMU : [VMSE_RETRY] : None : Transition from WMM to RMM because of low threshold -- 
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877600
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_WPQ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles when the Write Pending Queue is full.  When the WPQ is full, the HA will not be able to issue any additional write requests into the iMC.  This count should be similar count in the CHA which tracks the number of cycles that the CHA has no WPQ credits, just somewhat smaller to account for the credit return overhead.
Code     : 0x22
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877601
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_WPQ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Write Pending Queue is not empty.  This can then be used to calculate the average queue occupancy (in conjunction with the WPQ Occupancy Accumulation count).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.  This is not to be confused with actually performing the write to DRAM.  Therefore, the average latency for this queue is actually not useful for deconstruction intermediate write latencieies.
Code     : 0x21
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877602
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_WPQ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of allocations into the Write Pending Queue.  This can then be used to calculate the average queuing latency (in conjunction with the WPQ occupancy count).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMiMC.
Code     : 0x20
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877603
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_WPQ_READ_HIT
Equiv	 : None
Flags    : None
Desc     : Counts the number of times a request hits in the WPQ (write-pending queue).  The iMC allows writes and reads to pass up other writes to different addresses.  Before a read or a write is issued, it will first CAM the WPQ to see if there is a write pending to that address.  When reads hit, they are able to directly pull their data from the WPQ instead of going to memory.  Writes that hit will overwrite the existing data.  Partial writes that hit will not need to do underfill reads and will simply update their relevant sections.
Code     : 0x23
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877604
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_WPQ_WRITE_HIT
Equiv	 : None
Flags    : None
Desc     : Counts the number of times a request hits in the WPQ (write-pending queue).  The iMC allows writes and reads to pass up other writes to different addresses.  Before a read or a write is issued, it will first CAM the WPQ to see if there is a write pending to that address.  When reads hit, they are able to directly pull their data from the WPQ instead of going to memory.  Writes that hit will overwrite the existing data.  Partial writes that hit will not need to do underfill reads and will simply update their relevant sections.
Code     : 0x24
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877605
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_WRONG_MM
Equiv	 : None
Flags    : None
Desc     : Number of times not getting the requested major mode
Code     : 0xc1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877606
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_WR_CAS_RANK0
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xb8
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877607
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_WR_CAS_RANK1
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xb9
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877608
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_WR_CAS_RANK2
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xba
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877609
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_WR_CAS_RANK3
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xbb
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877610
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_WR_CAS_RANK4
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xbc
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877611
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_WR_CAS_RANK5
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xbd
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877612
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_WR_CAS_RANK6
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xbe
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 752877613
PMU name : skx_unc_imc5 (Intel SkylakeX IMC5 uncore)
Name     : UNC_M_WR_CAS_RANK7
Equiv	 : None
Flags    : None
Desc     : Write VAS to Rank
Code     : 0xbf
Umask-00 : 0x10 : PMU : [ALLBANKS] : None : Access to all banks
Umask-01 : 0x00 : PMU : [BANK0] : None : Access to Bank 0
Umask-02 : 0x01 : PMU : [BANK1] : None : Access to Bank 1
Umask-03 : 0x02 : PMU : [BANK2] : None : Access to Bank 2
Umask-04 : 0x03 : PMU : [BANK3] : None : Access to Bank 3
Umask-05 : 0x04 : PMU : [BANK4] : None : Access to Bank 4
Umask-06 : 0x05 : PMU : [BANK5] : None : Access to Bank 5
Umask-07 : 0x06 : PMU : [BANK6] : None : Access to Bank 6
Umask-08 : 0x07 : PMU : [BANK7] : None : Access to Bank 7
Umask-09 : 0x08 : PMU : [BANK8] : None : Access to Bank 8
Umask-10 : 0x09 : PMU : [BANK9] : None : Access to Bank 9
Umask-11 : 0x0a : PMU : [BANK10] : None : Access to Bank 10
Umask-12 : 0x0b : PMU : [BANK11] : None : Access to Bank 11
Umask-13 : 0x0c : PMU : [BANK12] : None : Access to Bank 12
Umask-14 : 0x0d : PMU : [BANK13] : None : Access to Bank 13
Umask-15 : 0x0e : PMU : [BANK14] : None : Access to Bank 14
Umask-16 : 0x0f : PMU : [BANK15] : None : Access to Bank 15
Umask-17 : 0x11 : PMU : [BANKG0] : None : Access to Bank Group 0 (Banks 0-3)
Umask-18 : 0x12 : PMU : [BANKG1] : None : Access to Bank Group 1 (Banks 4-7)
Umask-19 : 0x13 : PMU : [BANKG2] : None : Access to Bank Group 2 (Banks 8-11)
Umask-20 : 0x14 : PMU : [BANKG3] : None : Access to Bank Group 3 (Banks 12-15)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071872
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_AG0_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.
Code     : 0x80
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071873
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_AG0_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress
Code     : 0x82
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071874
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_AG0_BL_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.
Code     : 0x88
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071875
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_AG0_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress
Code     : 0x8a
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071876
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_AG1_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.
Code     : 0x84
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071877
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_AG1_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress
Code     : 0x86
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071878
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_AG1_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress
Code     : 0x8e
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071879
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_AG1_BL_CREDITS_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.
Code     : 0x8c
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071880
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_BYPASS_M2M_EGRESS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x22
Umask-00 : 0x02 : PMU : [NOT_TAKEN] : None : M2M to iMC Bypass -- Not Taken
Umask-01 : 0x01 : PMU : [TAKEN] : None : M2M to iMC Bypass -- Taken
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071881
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_BYPASS_M2M_INGRESS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x21
Umask-00 : 0x02 : PMU : [NOT_TAKEN] : None : M2M to iMC Bypass -- Not Taken
Umask-01 : 0x01 : PMU : [TAKEN] : None : M2M to iMC Bypass -- Taken
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071882
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071883
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_CMS_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xc0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071884
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_DIRECT2CORE_NOT_TAKEN_DIRSTATE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x24
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071885
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_DIRECT2CORE_TAKEN
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x23
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071886
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_DIRECT2CORE_TXN_OVERRIDE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x25
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071887
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_DIRECT2UPI_NOT_TAKEN_CREDITS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x28
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071888
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_DIRECT2UPI_NOT_TAKEN_DIRSTATE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x27
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071889
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_DIRECT2UPI_TAKEN
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x26
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071890
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_DIRECT2UPI_TXN_OVERRIDE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x29
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071891
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_DIRECTORY_HIT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x2a
Umask-00 : 0x80 : PMU : [CLEAN_A] : None : Directory Hit -- On NonDirty Line in A State
Umask-01 : 0x10 : PMU : [CLEAN_I] : None : Directory Hit -- On NonDirty Line in I State
Umask-02 : 0x40 : PMU : [CLEAN_P] : None : Directory Hit -- On NonDirty Line in L State
Umask-03 : 0x20 : PMU : [CLEAN_S] : None : Directory Hit -- On NonDirty Line in S State
Umask-04 : 0x08 : PMU : [DIRTY_A] : None : Directory Hit -- On Dirty Line in A State
Umask-05 : 0x01 : PMU : [DIRTY_I] : None : Directory Hit -- On Dirty Line in I State
Umask-06 : 0x04 : PMU : [DIRTY_P] : None : Directory Hit -- On Dirty Line in L State
Umask-07 : 0x02 : PMU : [DIRTY_S] : None : Directory Hit -- On Dirty Line in S State
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071892
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_DIRECTORY_LOOKUP
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x2d
Umask-00 : 0x01 : PMU : [ANY] : [default] : Directory Lookups -- Any state
Umask-01 : 0x08 : PMU : [STATE_A] : None : Directory Lookups -- A State
Umask-02 : 0x02 : PMU : [STATE_I] : None : Directory Lookups -- I State
Umask-03 : 0x04 : PMU : [STATE_S] : None : Directory Lookups -- S State
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071893
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_DIRECTORY_MISS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x2b
Umask-00 : 0x80 : PMU : [CLEAN_A] : None : Directory Miss -- On NonDirty Line in A State
Umask-01 : 0x10 : PMU : [CLEAN_I] : None : Directory Miss -- On NonDirty Line in I State
Umask-02 : 0x40 : PMU : [CLEAN_P] : None : Directory Miss -- On NonDirty Line in L State
Umask-03 : 0x20 : PMU : [CLEAN_S] : None : Directory Miss -- On NonDirty Line in S State
Umask-04 : 0x08 : PMU : [DIRTY_A] : None : Directory Miss -- On Dirty Line in A State
Umask-05 : 0x01 : PMU : [DIRTY_I] : None : Directory Miss -- On Dirty Line in I State
Umask-06 : 0x04 : PMU : [DIRTY_P] : None : Directory Miss -- On Dirty Line in L State
Umask-07 : 0x02 : PMU : [DIRTY_S] : None : Directory Miss -- On Dirty Line in S State
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071894
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_DIRECTORY_UPDATE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x2e
Umask-00 : 0x20 : PMU : [A2I] : None : Directory Updates -- A2I
Umask-01 : 0x40 : PMU : [A2S] : None : Directory Updates -- A2S
Umask-02 : 0x01 : PMU : [ANY] : None : Directory Updates -- Any
Umask-03 : 0x04 : PMU : [I2A] : None : Directory Updates -- I2A
Umask-04 : 0x02 : PMU : [I2S] : None : Directory Updates -- I2S
Umask-05 : 0x10 : PMU : [S2A] : None : Directory Updates -- S2A
Umask-06 : 0x08 : PMU : [S2I] : None : Directory Updates -- S2I
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071895
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_EGRESS_ORDERING
Equiv	 : None
Flags    : None
Desc     : Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements
Code     : 0xae
Umask-00 : 0x04 : PMU : [IV_SNOOPGO_DN] : None : Egress Blocking due to Ordering requirements -- Down
Umask-01 : 0x01 : PMU : [IV_SNOOPGO_UP] : None : Egress Blocking due to Ordering requirements -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071896
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_FAST_ASSERTED
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles either the local or incoming distress signals are asserted.  Incoming distress includes up, dn and across.
Code     : 0xa5
Umask-00 : 0x02 : PMU : [HORZ] : None : FaST wire asserted -- Horizontal
Umask-01 : 0x01 : PMU : [VERT] : None : FaST wire asserted -- Vertical
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071897
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_HORZ_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa7
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AD Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AD Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AD Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AD Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071898
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_HORZ_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa9
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AK Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AK Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AK Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AK Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071899
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_HORZ_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xab
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal BL Ring in Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal BL Ring in Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal BL Ring in Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal BL Ring in Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071900
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_HORZ_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xad
Umask-00 : 0x01 : PMU : [LEFT] : None : Horizontal IV Ring in Use -- Left
Umask-01 : 0x04 : PMU : [RIGHT] : None : Horizontal IV Ring in Use -- Right
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071901
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_IMC_READS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x37
Umask-00 : 0x04 : PMU : [ALL] : None : M2M Reads Issued to iMC -- All, regardless of priority.
Umask-01 : 0x10 : PMU : [FROM_TRANSGRESS] : None : M2M Reads Issued to iMC -- All, regardless of priority.
Umask-02 : 0x02 : PMU : [ISOCH] : None : M2M Reads Issued to iMC -- Critical Priority
Umask-03 : 0x01 : PMU : [NORMAL] : None : M2M Reads Issued to iMC -- Normal Priority
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071902
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_IMC_WRITES
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x38
Umask-00 : 0x10 : PMU : [ALL] : None : M2M Writes Issued to iMC -- All Writes
Umask-01 : 0x40 : PMU : [FROM_TRANSGRESS] : None : M2M Writes Issued to iMC -- All, regardless of priority.
Umask-02 : 0x01 : PMU : [FULL] : None : M2M Writes Issued to iMC -- Full Line Non-ISOCH
Umask-03 : 0x04 : PMU : [FULL_ISOCH] : None : M2M Writes Issued to iMC -- ISOCH Full Line
Umask-04 : 0x80 : PMU : [NI] : None : M2M Writes Issued to iMC -- All, regardless of priority.
Umask-05 : 0x02 : PMU : [PARTIAL] : None : M2M Writes Issued to iMC -- Partial Non-ISOCH
Umask-06 : 0x08 : PMU : [PARTIAL_ISOCH] : None : M2M Writes Issued to iMC -- ISOCH Partial
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071903
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_PKT_MATCH
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x4c
Umask-00 : 0x02 : PMU : [MC] : None : Number Packet Header Matches -- MC Match
Umask-01 : 0x01 : PMU : [MESH] : None : Number Packet Header Matches -- Mesh Match
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071904
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_PREFCAM_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x53
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071905
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_PREFCAM_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x54
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071906
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_PREFCAM_DEMAND_PROMOTIONS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x56
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071907
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_PREFCAM_INSERTS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x57
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071908
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_PREFCAM_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x55
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071909
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_RING_BOUNCES_HORZ
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.
Code     : 0xa1
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Horizontal Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Horizontal Ring. -- AK
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Horizontal Ring. -- BL
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Horizontal Ring. -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071910
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_RING_BOUNCES_VERT
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.
Code     : 0xa0
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Vertical Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Vertical Ring. -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Vertical Ring. -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Vertical Ring. -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071911
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_RING_SINK_STARVED_HORZ
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa3
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Horizontal Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Horizontal Ring -- AK
Umask-02 : 0x20 : PMU : [AK_AG1] : None : Sink Starvation on Horizontal Ring -- Acknowledgements to Agent 1
Umask-03 : 0x04 : PMU : [BL] : None : Sink Starvation on Horizontal Ring -- BL
Umask-04 : 0x08 : PMU : [IV] : None : Sink Starvation on Horizontal Ring -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071912
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_RING_SINK_STARVED_VERT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa2
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Vertical Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Vertical Ring -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Sink Starvation on Vertical Ring -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Sink Starvation on Vertical Ring -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071913
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_RING_SRC_THRTL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa4
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071914
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_RPQ_CYCLES_REG_CREDITS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x43
Umask-00 : 0x01 : PMU : [CHN0] : None : M2M to iMC RPQ Cycles w/Credits - Regular -- Channel 0
Umask-01 : 0x02 : PMU : [CHN1] : None : M2M to iMC RPQ Cycles w/Credits - Regular -- Channel 1
Umask-02 : 0x04 : PMU : [CHN2] : None : M2M to iMC RPQ Cycles w/Credits - Regular -- Channel 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071915
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_RPQ_CYCLES_SPEC_CREDITS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x44
Umask-00 : 0x01 : PMU : [CHN0] : None : M2M to iMC RPQ Cycles w/Credits - Special -- Channel 0
Umask-01 : 0x02 : PMU : [CHN1] : None : M2M to iMC RPQ Cycles w/Credits - Special -- Channel 1
Umask-02 : 0x04 : PMU : [CHN2] : None : M2M to iMC RPQ Cycles w/Credits - Special -- Channel 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071916
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_RXC_AD_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x4
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071917
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_RXC_AD_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x3
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071918
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_RXC_AD_INSERTS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071919
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_RXC_AD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071920
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_RXC_BL_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x8
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071921
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_RXC_BL_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x7
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071922
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_RXC_BL_INSERTS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071923
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_RXC_BL_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x6
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071924
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_RXR_BUSY_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority
Code     : 0xb4
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-03 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071925
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_RXR_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the CMS Ingress
Code     : 0xb2
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Bypass -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Bypass -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Bypass -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Bypass -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Bypass -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Bypass -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071926
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_RXR_CRD_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.
Code     : 0xb3
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Injection Starvation -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Umask-05 : 0x80 : PMU : [IFV] : None : Transgress Injection Starvation -- IFV - Credit
Umask-06 : 0x08 : PMU : [IV_BNC] : None : Transgress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071927
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_RXR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh
Code     : 0xb1
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Allocations -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Allocations -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Allocations -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Allocations -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Allocations -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Allocations -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071928
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_RXR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh
Code     : 0xb0
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071929
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_STALL_NO_TXR_HORZ_CRD_AD_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd0
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071930
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_STALL_NO_TXR_HORZ_CRD_AD_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd2
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071931
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_STALL_NO_TXR_HORZ_CRD_BL_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd4
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071932
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_STALL_NO_TXR_HORZ_CRD_BL_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd6
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071933
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TGR_AD_CREDITS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x41
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071934
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TGR_BL_CREDITS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x42
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071935
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TRACKER_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x45
Umask-00 : 0x01 : PMU : [CH0] : None : Tracker Cycles Full -- Channel 0
Umask-01 : 0x02 : PMU : [CH1] : None : Tracker Cycles Full -- Channel 1
Umask-02 : 0x04 : PMU : [CH2] : None : Tracker Cycles Full -- Channel 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071936
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TRACKER_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x46
Umask-00 : 0x01 : PMU : [CH0] : None : Tracker Cycles Not Empty -- Channel 0
Umask-01 : 0x02 : PMU : [CH1] : None : Tracker Cycles Not Empty -- Channel 1
Umask-02 : 0x04 : PMU : [CH2] : None : Tracker Cycles Not Empty -- Channel 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071937
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TRACKER_INSERTS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x49
Umask-00 : 0x01 : PMU : [CH0] : None : Tracker Inserts -- Channel 0
Umask-01 : 0x02 : PMU : [CH1] : None : Tracker Inserts -- Channel 1
Umask-02 : 0x04 : PMU : [CH2] : None : Tracker Inserts -- Channel 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071938
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TRACKER_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x47
Umask-00 : 0x01 : PMU : [CH0] : None : Tracker Occupancy -- Channel 0
Umask-01 : 0x02 : PMU : [CH1] : None : Tracker Occupancy -- Channel 1
Umask-02 : 0x04 : PMU : [CH2] : None : Tracker Occupancy -- Channel 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071939
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TRACKER_PENDING_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x48
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071940
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXC_AD_CREDITS_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071941
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXC_AD_CREDIT_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xe
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071942
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXC_AD_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xc
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071943
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXC_AD_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xb
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071944
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXC_AD_INSERTS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x9
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071945
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXC_AD_NO_CREDIT_CYCLES
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xf
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071946
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXC_AD_NO_CREDIT_STALLED
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x10
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071947
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXC_AD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071948
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXC_AK
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x39
Umask-00 : 0x02 : PMU : [CRD_CBO] : None : Outbound Ring Transactions on AK -- CRD Transactions to Cbo
Umask-01 : 0x01 : PMU : [NDR] : None : Outbound Ring Transactions on AK -- NDR Transactions
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071949
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXC_AK_CREDITS_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x1d
Umask-00 : 0x01 : PMU : [CMS0] : None : AK Egress (to CMS) Credit Acquired -- Common Mesh Stop - Near Side
Umask-01 : 0x02 : PMU : [CMS1] : None : AK Egress (to CMS) Credit Acquired -- Common Mesh Stop - Far Side
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071950
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXC_AK_CREDIT_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x1e
Umask-00 : 0x01 : PMU : [CMS0] : None : AK Egress (to CMS) Credits Occupancy -- Common Mesh Stop - Near Side
Umask-01 : 0x02 : PMU : [CMS1] : None : AK Egress (to CMS) Credits Occupancy -- Common Mesh Stop - Far Side
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071951
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXC_AK_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x14
Umask-00 : 0x03 : PMU : [ALL] : None : AK Egress (to CMS) Full -- All
Umask-01 : 0x01 : PMU : [CMS0] : None : AK Egress (to CMS) Full -- Common Mesh Stop - Near Side
Umask-02 : 0x02 : PMU : [CMS1] : None : AK Egress (to CMS) Full -- Common Mesh Stop - Far Side
Umask-03 : 0x08 : PMU : [RDCRD0] : None : AK Egress (to CMS) Full -- Read Credit Request
Umask-04 : 0x88 : PMU : [RDCRD1] : None : AK Egress (to CMS) Full -- Read Credit Request
Umask-05 : 0x20 : PMU : [WRCMP0] : None : AK Egress (to CMS) Full -- Write Compare Request
Umask-06 : 0xa0 : PMU : [WRCMP1] : None : AK Egress (to CMS) Full -- Write Compare Request
Umask-07 : 0x10 : PMU : [WRCRD0] : None : AK Egress (to CMS) Full -- Write Credit Request
Umask-08 : 0x90 : PMU : [WRCRD1] : None : AK Egress (to CMS) Full -- Write Credit Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071952
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXC_AK_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x13
Umask-00 : 0x03 : PMU : [ALL] : None : AK Egress (to CMS) Not Empty -- All
Umask-01 : 0x01 : PMU : [CMS0] : None : AK Egress (to CMS) Not Empty -- Common Mesh Stop - Near Side
Umask-02 : 0x02 : PMU : [CMS1] : None : AK Egress (to CMS) Not Empty -- Common Mesh Stop - Far Side
Umask-03 : 0x08 : PMU : [RDCRD] : None : AK Egress (to CMS) Not Empty -- Read Credit Request
Umask-04 : 0x20 : PMU : [WRCMP] : None : AK Egress (to CMS) Not Empty -- Write Compare Request
Umask-05 : 0x10 : PMU : [WRCRD] : None : AK Egress (to CMS) Not Empty -- Write Credit Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071953
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXC_AK_INSERTS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x11
Umask-00 : 0x03 : PMU : [ALL] : None : AK Egress (to CMS) Allocations -- All
Umask-01 : 0x01 : PMU : [CMS0] : None : AK Egress (to CMS) Allocations -- Common Mesh Stop - Near Side
Umask-02 : 0x02 : PMU : [CMS1] : None : AK Egress (to CMS) Allocations -- Common Mesh Stop - Far Side
Umask-03 : 0x40 : PMU : [PREF_RD_CAM_HIT] : None : AK Egress (to CMS) Allocations -- Prefetch Read Cam Hit
Umask-04 : 0x08 : PMU : [RDCRD] : None : AK Egress (to CMS) Allocations -- Read Credit Request
Umask-05 : 0x20 : PMU : [WRCMP] : None : AK Egress (to CMS) Allocations -- Write Compare Request
Umask-06 : 0x10 : PMU : [WRCRD] : None : AK Egress (to CMS) Allocations -- Write Credit Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071954
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXC_AK_NO_CREDIT_CYCLES
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x1f
Umask-00 : 0x01 : PMU : [CMS0] : None : Cycles with No AK Egress (to CMS) Credits -- Common Mesh Stop - Near Side
Umask-01 : 0x02 : PMU : [CMS1] : None : Cycles with No AK Egress (to CMS) Credits -- Common Mesh Stop - Far Side
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071955
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXC_AK_NO_CREDIT_STALLED
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x20
Umask-00 : 0x01 : PMU : [CMS0] : None : Cycles Stalled with No AK Egress (to CMS) Credits -- Common Mesh Stop - Near Side
Umask-01 : 0x02 : PMU : [CMS1] : None : Cycles Stalled with No AK Egress (to CMS) Credits -- Common Mesh Stop - Far Side
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071956
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXC_AK_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x12
Umask-00 : 0x03 : PMU : [ALL] : None : AK Egress (to CMS) Occupancy -- All
Umask-01 : 0x01 : PMU : [CMS0] : None : AK Egress (to CMS) Occupancy -- Common Mesh Stop - Near Side
Umask-02 : 0x02 : PMU : [CMS1] : None : AK Egress (to CMS) Occupancy -- Common Mesh Stop - Far Side
Umask-03 : 0x08 : PMU : [RDCRD] : None : AK Egress (to CMS) Occupancy -- Read Credit Request
Umask-04 : 0x20 : PMU : [WRCMP] : None : AK Egress (to CMS) Occupancy -- Write Compare Request
Umask-05 : 0x10 : PMU : [WRCRD] : None : AK Egress (to CMS) Occupancy -- Write Credit Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071957
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXC_AK_SIDEBAND
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x6b
Umask-00 : 0x01 : PMU : [RD] : None : AK Egress (to CMS) Sideband -- 
Umask-01 : 0x02 : PMU : [WR] : None : AK Egress (to CMS) Sideband -- 
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071958
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXC_BL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x40
Umask-00 : 0x01 : PMU : [DRS_CACHE] : None : Outbound DRS Ring Transactions to Cache -- Data to Cache
Umask-01 : 0x02 : PMU : [DRS_CORE] : None : Outbound DRS Ring Transactions to Cache -- Data to Core
Umask-02 : 0x04 : PMU : [DRS_UPI] : None : Outbound DRS Ring Transactions to Cache -- Data to QPI
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071959
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXC_BL_CREDITS_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x19
Umask-00 : 0x01 : PMU : [CMS0] : None : BL Egress (to CMS) Credit Acquired -- Common Mesh Stop - Near Side
Umask-01 : 0x02 : PMU : [CMS1] : None : BL Egress (to CMS) Credit Acquired -- Common Mesh Stop - Far Side
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071960
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXC_BL_CREDIT_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x1a
Umask-00 : 0x01 : PMU : [CMS0] : None : BL Egress (to CMS) Credits Occupancy -- Common Mesh Stop - Near Side
Umask-01 : 0x02 : PMU : [CMS1] : None : BL Egress (to CMS) Credits Occupancy -- Common Mesh Stop - Far Side
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071961
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXC_BL_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x18
Umask-00 : 0x03 : PMU : [ALL] : None : BL Egress (to CMS) Full -- All
Umask-01 : 0x01 : PMU : [CMS0] : None : BL Egress (to CMS) Full -- Common Mesh Stop - Near Side
Umask-02 : 0x02 : PMU : [CMS1] : None : BL Egress (to CMS) Full -- Common Mesh Stop - Far Side
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071962
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXC_BL_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x17
Umask-00 : 0x03 : PMU : [ALL] : None : BL Egress (to CMS) Not Empty -- All
Umask-01 : 0x01 : PMU : [CMS0] : None : BL Egress (to CMS) Not Empty -- Common Mesh Stop - Near Side
Umask-02 : 0x02 : PMU : [CMS1] : None : BL Egress (to CMS) Not Empty -- Common Mesh Stop - Far Side
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071963
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXC_BL_INSERTS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x15
Umask-00 : 0x03 : PMU : [ALL] : None : BL Egress (to CMS) Allocations -- All
Umask-01 : 0x01 : PMU : [CMS0] : None : BL Egress (to CMS) Allocations -- Common Mesh Stop - Near Side
Umask-02 : 0x02 : PMU : [CMS1] : None : BL Egress (to CMS) Allocations -- Common Mesh Stop - Far Side
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071964
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXC_BL_NO_CREDIT_CYCLES
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x1b
Umask-00 : 0x01 : PMU : [CMS0] : None : Cycles with No BL Egress (to CMS) Credits -- Common Mesh Stop - Near Side
Umask-01 : 0x02 : PMU : [CMS1] : None : Cycles with No BL Egress (to CMS) Credits -- Common Mesh Stop - Far Side
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071965
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXC_BL_NO_CREDIT_STALLED
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x1c
Umask-00 : 0x01 : PMU : [CMS0] : None : Cycles Stalled with No BL Egress (to CMS) Credits -- Common Mesh Stop - Near Side
Umask-01 : 0x02 : PMU : [CMS1] : None : Cycles Stalled with No BL Egress (to CMS) Credits -- Common Mesh Stop - Far Side
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071966
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXC_BL_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x16
Umask-00 : 0x03 : PMU : [ALL] : None : BL Egress (to CMS) Occupancy -- All
Umask-01 : 0x01 : PMU : [CMS0] : None : BL Egress (to CMS) Occupancy -- Common Mesh Stop - Near Side
Umask-02 : 0x02 : PMU : [CMS1] : None : BL Egress (to CMS) Occupancy -- Common Mesh Stop - Far Side
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071967
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXR_HORZ_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9d
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal ADS Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal ADS Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal ADS Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal ADS Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal ADS Used -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071968
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXR_HORZ_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.
Code     : 0x9f
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Bypass Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Bypass Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Bypass Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Bypass Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Bypass Used -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Bypass Used -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071969
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXR_HORZ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x96
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071970
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXR_HORZ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x97
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071971
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXR_HORZ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x95
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Inserts -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Inserts -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Inserts -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Inserts -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Inserts -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Inserts -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071972
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXR_HORZ_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Horizontal Rinng
Code     : 0x99
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress NACKs -- AD - Bounce
Umask-01 : 0x20 : PMU : [AD_CRD] : None : CMS Horizontal Egress NACKs -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress NACKs -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress NACKs -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress NACKs -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress NACKs -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071973
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXR_HORZ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x94
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071974
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXR_HORZ_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.
Code     : 0x9b
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Injection Starvation -- AD - Bounce
Umask-01 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Injection Starvation -- AK - Bounce
Umask-02 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Injection Starvation -- BL - Bounce
Umask-03 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071975
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXR_VERT_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9c
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071976
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXR_VERT_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.
Code     : 0x9e
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical ADS Used -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071977
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXR_VERT_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x92
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Full -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071978
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXR_VERT_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x93
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071979
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXR_VERT_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x91
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Allocations -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Allocations -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Allocations -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Allocations -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Allocations -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Allocations -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Allocations -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071980
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXR_VERT_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Vertical Rinng
Code     : 0x98
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress NACKs -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress NACKs -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress NACKs -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress NACKs -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress NACKs -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress NACKs -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress NACKs -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071981
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXR_VERT_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x90
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Occupancy -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Occupancy -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Occupancy -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Occupancy -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Occupancy -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Occupancy -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Occupancy -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071982
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_TXR_VERT_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.
Code     : 0x9a
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress Injection Starvation -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071983
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_VERT_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa6
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AD Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AD Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AD Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AD Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071984
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_VERT_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa8
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AK Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AK Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AK Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AK Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071985
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_VERT_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xaa
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical BL Ring in Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical BL Ring in Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical BL Ring in Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical BL Ring in Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071986
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_VERT_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xac
Umask-00 : 0x04 : PMU : [DN] : None : Vertical IV Ring in Use -- Down
Umask-01 : 0x01 : PMU : [UP] : None : Vertical IV Ring in Use -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071987
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_WPQ_CYCLES_REG_CREDITS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x4d
Umask-00 : 0x01 : PMU : [CHN0] : None : M2M->iMC WPQ Cycles w/Credits - Regular -- Channel 0
Umask-01 : 0x02 : PMU : [CHN1] : None : M2M->iMC WPQ Cycles w/Credits - Regular -- Channel 1
Umask-02 : 0x04 : PMU : [CHN2] : None : M2M->iMC WPQ Cycles w/Credits - Regular -- Channel 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071988
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_WPQ_CYCLES_SPEC_CREDITS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x4e
Umask-00 : 0x01 : PMU : [CHN0] : None : M2M->iMC WPQ Cycles w/Credits - Special -- Channel 0
Umask-01 : 0x02 : PMU : [CHN1] : None : M2M->iMC WPQ Cycles w/Credits - Special -- Channel 1
Umask-02 : 0x04 : PMU : [CHN2] : None : M2M->iMC WPQ Cycles w/Credits - Special -- Channel 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071989
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_WRITE_TRACKER_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x4a
Umask-00 : 0x01 : PMU : [CH0] : None : Write Tracker Cycles Full -- Channel 0
Umask-01 : 0x02 : PMU : [CH1] : None : Write Tracker Cycles Full -- Channel 1
Umask-02 : 0x04 : PMU : [CH2] : None : Write Tracker Cycles Full -- Channel 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071990
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_WRITE_TRACKER_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x4b
Umask-00 : 0x01 : PMU : [CH0] : None : Write Tracker Cycles Not Empty -- Channel 0
Umask-01 : 0x02 : PMU : [CH1] : None : Write Tracker Cycles Not Empty -- Channel 1
Umask-02 : 0x04 : PMU : [CH2] : None : Write Tracker Cycles Not Empty -- Channel 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071991
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_WRITE_TRACKER_INSERTS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x61
Umask-00 : 0x01 : PMU : [CH0] : None : Write Tracker Inserts -- Channel 0
Umask-01 : 0x02 : PMU : [CH1] : None : Write Tracker Inserts -- Channel 1
Umask-02 : 0x04 : PMU : [CH2] : None : Write Tracker Inserts -- Channel 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 757071992
PMU name : skx_unc_m2m0 (Intel SkylakeX M2M0 uncore)
Name     : UNC_M2_WRITE_TRACKER_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x60
Umask-00 : 0x01 : PMU : [CH0] : None : Write Tracker Occupancy -- Channel 0
Umask-01 : 0x02 : PMU : [CH1] : None : Write Tracker Occupancy -- Channel 1
Umask-02 : 0x04 : PMU : [CH2] : None : Write Tracker Occupancy -- Channel 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169024
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_AG0_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.
Code     : 0x80
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169025
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_AG0_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress
Code     : 0x82
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169026
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_AG0_BL_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.
Code     : 0x88
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169027
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_AG0_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress
Code     : 0x8a
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169028
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_AG1_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.
Code     : 0x84
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169029
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_AG1_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress
Code     : 0x86
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169030
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_AG1_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress
Code     : 0x8e
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169031
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_AG1_BL_CREDITS_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.
Code     : 0x8c
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169032
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_BYPASS_M2M_EGRESS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x22
Umask-00 : 0x02 : PMU : [NOT_TAKEN] : None : M2M to iMC Bypass -- Not Taken
Umask-01 : 0x01 : PMU : [TAKEN] : None : M2M to iMC Bypass -- Taken
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169033
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_BYPASS_M2M_INGRESS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x21
Umask-00 : 0x02 : PMU : [NOT_TAKEN] : None : M2M to iMC Bypass -- Not Taken
Umask-01 : 0x01 : PMU : [TAKEN] : None : M2M to iMC Bypass -- Taken
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169034
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169035
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_CMS_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xc0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169036
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_DIRECT2CORE_NOT_TAKEN_DIRSTATE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x24
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169037
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_DIRECT2CORE_TAKEN
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x23
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169038
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_DIRECT2CORE_TXN_OVERRIDE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x25
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169039
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_DIRECT2UPI_NOT_TAKEN_CREDITS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x28
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169040
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_DIRECT2UPI_NOT_TAKEN_DIRSTATE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x27
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169041
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_DIRECT2UPI_TAKEN
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x26
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169042
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_DIRECT2UPI_TXN_OVERRIDE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x29
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169043
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_DIRECTORY_HIT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x2a
Umask-00 : 0x80 : PMU : [CLEAN_A] : None : Directory Hit -- On NonDirty Line in A State
Umask-01 : 0x10 : PMU : [CLEAN_I] : None : Directory Hit -- On NonDirty Line in I State
Umask-02 : 0x40 : PMU : [CLEAN_P] : None : Directory Hit -- On NonDirty Line in L State
Umask-03 : 0x20 : PMU : [CLEAN_S] : None : Directory Hit -- On NonDirty Line in S State
Umask-04 : 0x08 : PMU : [DIRTY_A] : None : Directory Hit -- On Dirty Line in A State
Umask-05 : 0x01 : PMU : [DIRTY_I] : None : Directory Hit -- On Dirty Line in I State
Umask-06 : 0x04 : PMU : [DIRTY_P] : None : Directory Hit -- On Dirty Line in L State
Umask-07 : 0x02 : PMU : [DIRTY_S] : None : Directory Hit -- On Dirty Line in S State
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169044
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_DIRECTORY_LOOKUP
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x2d
Umask-00 : 0x01 : PMU : [ANY] : [default] : Directory Lookups -- Any state
Umask-01 : 0x08 : PMU : [STATE_A] : None : Directory Lookups -- A State
Umask-02 : 0x02 : PMU : [STATE_I] : None : Directory Lookups -- I State
Umask-03 : 0x04 : PMU : [STATE_S] : None : Directory Lookups -- S State
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169045
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_DIRECTORY_MISS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x2b
Umask-00 : 0x80 : PMU : [CLEAN_A] : None : Directory Miss -- On NonDirty Line in A State
Umask-01 : 0x10 : PMU : [CLEAN_I] : None : Directory Miss -- On NonDirty Line in I State
Umask-02 : 0x40 : PMU : [CLEAN_P] : None : Directory Miss -- On NonDirty Line in L State
Umask-03 : 0x20 : PMU : [CLEAN_S] : None : Directory Miss -- On NonDirty Line in S State
Umask-04 : 0x08 : PMU : [DIRTY_A] : None : Directory Miss -- On Dirty Line in A State
Umask-05 : 0x01 : PMU : [DIRTY_I] : None : Directory Miss -- On Dirty Line in I State
Umask-06 : 0x04 : PMU : [DIRTY_P] : None : Directory Miss -- On Dirty Line in L State
Umask-07 : 0x02 : PMU : [DIRTY_S] : None : Directory Miss -- On Dirty Line in S State
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169046
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_DIRECTORY_UPDATE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x2e
Umask-00 : 0x20 : PMU : [A2I] : None : Directory Updates -- A2I
Umask-01 : 0x40 : PMU : [A2S] : None : Directory Updates -- A2S
Umask-02 : 0x01 : PMU : [ANY] : None : Directory Updates -- Any
Umask-03 : 0x04 : PMU : [I2A] : None : Directory Updates -- I2A
Umask-04 : 0x02 : PMU : [I2S] : None : Directory Updates -- I2S
Umask-05 : 0x10 : PMU : [S2A] : None : Directory Updates -- S2A
Umask-06 : 0x08 : PMU : [S2I] : None : Directory Updates -- S2I
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169047
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_EGRESS_ORDERING
Equiv	 : None
Flags    : None
Desc     : Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements
Code     : 0xae
Umask-00 : 0x04 : PMU : [IV_SNOOPGO_DN] : None : Egress Blocking due to Ordering requirements -- Down
Umask-01 : 0x01 : PMU : [IV_SNOOPGO_UP] : None : Egress Blocking due to Ordering requirements -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169048
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_FAST_ASSERTED
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles either the local or incoming distress signals are asserted.  Incoming distress includes up, dn and across.
Code     : 0xa5
Umask-00 : 0x02 : PMU : [HORZ] : None : FaST wire asserted -- Horizontal
Umask-01 : 0x01 : PMU : [VERT] : None : FaST wire asserted -- Vertical
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169049
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_HORZ_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa7
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AD Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AD Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AD Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AD Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169050
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_HORZ_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa9
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AK Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AK Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AK Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AK Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169051
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_HORZ_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xab
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal BL Ring in Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal BL Ring in Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal BL Ring in Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal BL Ring in Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169052
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_HORZ_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xad
Umask-00 : 0x01 : PMU : [LEFT] : None : Horizontal IV Ring in Use -- Left
Umask-01 : 0x04 : PMU : [RIGHT] : None : Horizontal IV Ring in Use -- Right
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169053
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_IMC_READS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x37
Umask-00 : 0x04 : PMU : [ALL] : None : M2M Reads Issued to iMC -- All, regardless of priority.
Umask-01 : 0x10 : PMU : [FROM_TRANSGRESS] : None : M2M Reads Issued to iMC -- All, regardless of priority.
Umask-02 : 0x02 : PMU : [ISOCH] : None : M2M Reads Issued to iMC -- Critical Priority
Umask-03 : 0x01 : PMU : [NORMAL] : None : M2M Reads Issued to iMC -- Normal Priority
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169054
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_IMC_WRITES
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x38
Umask-00 : 0x10 : PMU : [ALL] : None : M2M Writes Issued to iMC -- All Writes
Umask-01 : 0x40 : PMU : [FROM_TRANSGRESS] : None : M2M Writes Issued to iMC -- All, regardless of priority.
Umask-02 : 0x01 : PMU : [FULL] : None : M2M Writes Issued to iMC -- Full Line Non-ISOCH
Umask-03 : 0x04 : PMU : [FULL_ISOCH] : None : M2M Writes Issued to iMC -- ISOCH Full Line
Umask-04 : 0x80 : PMU : [NI] : None : M2M Writes Issued to iMC -- All, regardless of priority.
Umask-05 : 0x02 : PMU : [PARTIAL] : None : M2M Writes Issued to iMC -- Partial Non-ISOCH
Umask-06 : 0x08 : PMU : [PARTIAL_ISOCH] : None : M2M Writes Issued to iMC -- ISOCH Partial
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169055
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_PKT_MATCH
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x4c
Umask-00 : 0x02 : PMU : [MC] : None : Number Packet Header Matches -- MC Match
Umask-01 : 0x01 : PMU : [MESH] : None : Number Packet Header Matches -- Mesh Match
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169056
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_PREFCAM_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x53
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169057
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_PREFCAM_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x54
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169058
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_PREFCAM_DEMAND_PROMOTIONS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x56
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169059
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_PREFCAM_INSERTS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x57
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169060
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_PREFCAM_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x55
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169061
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_RING_BOUNCES_HORZ
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.
Code     : 0xa1
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Horizontal Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Horizontal Ring. -- AK
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Horizontal Ring. -- BL
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Horizontal Ring. -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169062
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_RING_BOUNCES_VERT
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.
Code     : 0xa0
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Vertical Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Vertical Ring. -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Vertical Ring. -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Vertical Ring. -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169063
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_RING_SINK_STARVED_HORZ
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa3
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Horizontal Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Horizontal Ring -- AK
Umask-02 : 0x20 : PMU : [AK_AG1] : None : Sink Starvation on Horizontal Ring -- Acknowledgements to Agent 1
Umask-03 : 0x04 : PMU : [BL] : None : Sink Starvation on Horizontal Ring -- BL
Umask-04 : 0x08 : PMU : [IV] : None : Sink Starvation on Horizontal Ring -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169064
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_RING_SINK_STARVED_VERT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa2
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Vertical Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Vertical Ring -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Sink Starvation on Vertical Ring -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Sink Starvation on Vertical Ring -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169065
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_RING_SRC_THRTL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa4
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169066
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_RPQ_CYCLES_REG_CREDITS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x43
Umask-00 : 0x01 : PMU : [CHN0] : None : M2M to iMC RPQ Cycles w/Credits - Regular -- Channel 0
Umask-01 : 0x02 : PMU : [CHN1] : None : M2M to iMC RPQ Cycles w/Credits - Regular -- Channel 1
Umask-02 : 0x04 : PMU : [CHN2] : None : M2M to iMC RPQ Cycles w/Credits - Regular -- Channel 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169067
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_RPQ_CYCLES_SPEC_CREDITS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x44
Umask-00 : 0x01 : PMU : [CHN0] : None : M2M to iMC RPQ Cycles w/Credits - Special -- Channel 0
Umask-01 : 0x02 : PMU : [CHN1] : None : M2M to iMC RPQ Cycles w/Credits - Special -- Channel 1
Umask-02 : 0x04 : PMU : [CHN2] : None : M2M to iMC RPQ Cycles w/Credits - Special -- Channel 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169068
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_RXC_AD_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x4
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169069
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_RXC_AD_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x3
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169070
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_RXC_AD_INSERTS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169071
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_RXC_AD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169072
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_RXC_BL_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x8
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169073
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_RXC_BL_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x7
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169074
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_RXC_BL_INSERTS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169075
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_RXC_BL_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x6
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169076
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_RXR_BUSY_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority
Code     : 0xb4
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-03 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169077
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_RXR_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the CMS Ingress
Code     : 0xb2
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Bypass -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Bypass -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Bypass -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Bypass -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Bypass -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Bypass -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169078
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_RXR_CRD_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.
Code     : 0xb3
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Injection Starvation -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Umask-05 : 0x80 : PMU : [IFV] : None : Transgress Injection Starvation -- IFV - Credit
Umask-06 : 0x08 : PMU : [IV_BNC] : None : Transgress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169079
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_RXR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh
Code     : 0xb1
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Allocations -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Allocations -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Allocations -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Allocations -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Allocations -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Allocations -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169080
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_RXR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh
Code     : 0xb0
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169081
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_STALL_NO_TXR_HORZ_CRD_AD_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd0
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169082
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_STALL_NO_TXR_HORZ_CRD_AD_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd2
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169083
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_STALL_NO_TXR_HORZ_CRD_BL_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd4
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169084
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_STALL_NO_TXR_HORZ_CRD_BL_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd6
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169085
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TGR_AD_CREDITS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x41
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169086
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TGR_BL_CREDITS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x42
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169087
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TRACKER_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x45
Umask-00 : 0x01 : PMU : [CH0] : None : Tracker Cycles Full -- Channel 0
Umask-01 : 0x02 : PMU : [CH1] : None : Tracker Cycles Full -- Channel 1
Umask-02 : 0x04 : PMU : [CH2] : None : Tracker Cycles Full -- Channel 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169088
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TRACKER_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x46
Umask-00 : 0x01 : PMU : [CH0] : None : Tracker Cycles Not Empty -- Channel 0
Umask-01 : 0x02 : PMU : [CH1] : None : Tracker Cycles Not Empty -- Channel 1
Umask-02 : 0x04 : PMU : [CH2] : None : Tracker Cycles Not Empty -- Channel 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169089
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TRACKER_INSERTS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x49
Umask-00 : 0x01 : PMU : [CH0] : None : Tracker Inserts -- Channel 0
Umask-01 : 0x02 : PMU : [CH1] : None : Tracker Inserts -- Channel 1
Umask-02 : 0x04 : PMU : [CH2] : None : Tracker Inserts -- Channel 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169090
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TRACKER_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x47
Umask-00 : 0x01 : PMU : [CH0] : None : Tracker Occupancy -- Channel 0
Umask-01 : 0x02 : PMU : [CH1] : None : Tracker Occupancy -- Channel 1
Umask-02 : 0x04 : PMU : [CH2] : None : Tracker Occupancy -- Channel 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169091
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TRACKER_PENDING_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x48
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169092
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXC_AD_CREDITS_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169093
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXC_AD_CREDIT_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xe
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169094
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXC_AD_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xc
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169095
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXC_AD_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xb
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169096
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXC_AD_INSERTS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x9
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169097
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXC_AD_NO_CREDIT_CYCLES
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xf
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169098
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXC_AD_NO_CREDIT_STALLED
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x10
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169099
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXC_AD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169100
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXC_AK
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x39
Umask-00 : 0x02 : PMU : [CRD_CBO] : None : Outbound Ring Transactions on AK -- CRD Transactions to Cbo
Umask-01 : 0x01 : PMU : [NDR] : None : Outbound Ring Transactions on AK -- NDR Transactions
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169101
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXC_AK_CREDITS_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x1d
Umask-00 : 0x01 : PMU : [CMS0] : None : AK Egress (to CMS) Credit Acquired -- Common Mesh Stop - Near Side
Umask-01 : 0x02 : PMU : [CMS1] : None : AK Egress (to CMS) Credit Acquired -- Common Mesh Stop - Far Side
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169102
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXC_AK_CREDIT_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x1e
Umask-00 : 0x01 : PMU : [CMS0] : None : AK Egress (to CMS) Credits Occupancy -- Common Mesh Stop - Near Side
Umask-01 : 0x02 : PMU : [CMS1] : None : AK Egress (to CMS) Credits Occupancy -- Common Mesh Stop - Far Side
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169103
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXC_AK_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x14
Umask-00 : 0x03 : PMU : [ALL] : None : AK Egress (to CMS) Full -- All
Umask-01 : 0x01 : PMU : [CMS0] : None : AK Egress (to CMS) Full -- Common Mesh Stop - Near Side
Umask-02 : 0x02 : PMU : [CMS1] : None : AK Egress (to CMS) Full -- Common Mesh Stop - Far Side
Umask-03 : 0x08 : PMU : [RDCRD0] : None : AK Egress (to CMS) Full -- Read Credit Request
Umask-04 : 0x88 : PMU : [RDCRD1] : None : AK Egress (to CMS) Full -- Read Credit Request
Umask-05 : 0x20 : PMU : [WRCMP0] : None : AK Egress (to CMS) Full -- Write Compare Request
Umask-06 : 0xa0 : PMU : [WRCMP1] : None : AK Egress (to CMS) Full -- Write Compare Request
Umask-07 : 0x10 : PMU : [WRCRD0] : None : AK Egress (to CMS) Full -- Write Credit Request
Umask-08 : 0x90 : PMU : [WRCRD1] : None : AK Egress (to CMS) Full -- Write Credit Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169104
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXC_AK_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x13
Umask-00 : 0x03 : PMU : [ALL] : None : AK Egress (to CMS) Not Empty -- All
Umask-01 : 0x01 : PMU : [CMS0] : None : AK Egress (to CMS) Not Empty -- Common Mesh Stop - Near Side
Umask-02 : 0x02 : PMU : [CMS1] : None : AK Egress (to CMS) Not Empty -- Common Mesh Stop - Far Side
Umask-03 : 0x08 : PMU : [RDCRD] : None : AK Egress (to CMS) Not Empty -- Read Credit Request
Umask-04 : 0x20 : PMU : [WRCMP] : None : AK Egress (to CMS) Not Empty -- Write Compare Request
Umask-05 : 0x10 : PMU : [WRCRD] : None : AK Egress (to CMS) Not Empty -- Write Credit Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169105
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXC_AK_INSERTS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x11
Umask-00 : 0x03 : PMU : [ALL] : None : AK Egress (to CMS) Allocations -- All
Umask-01 : 0x01 : PMU : [CMS0] : None : AK Egress (to CMS) Allocations -- Common Mesh Stop - Near Side
Umask-02 : 0x02 : PMU : [CMS1] : None : AK Egress (to CMS) Allocations -- Common Mesh Stop - Far Side
Umask-03 : 0x40 : PMU : [PREF_RD_CAM_HIT] : None : AK Egress (to CMS) Allocations -- Prefetch Read Cam Hit
Umask-04 : 0x08 : PMU : [RDCRD] : None : AK Egress (to CMS) Allocations -- Read Credit Request
Umask-05 : 0x20 : PMU : [WRCMP] : None : AK Egress (to CMS) Allocations -- Write Compare Request
Umask-06 : 0x10 : PMU : [WRCRD] : None : AK Egress (to CMS) Allocations -- Write Credit Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169106
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXC_AK_NO_CREDIT_CYCLES
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x1f
Umask-00 : 0x01 : PMU : [CMS0] : None : Cycles with No AK Egress (to CMS) Credits -- Common Mesh Stop - Near Side
Umask-01 : 0x02 : PMU : [CMS1] : None : Cycles with No AK Egress (to CMS) Credits -- Common Mesh Stop - Far Side
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169107
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXC_AK_NO_CREDIT_STALLED
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x20
Umask-00 : 0x01 : PMU : [CMS0] : None : Cycles Stalled with No AK Egress (to CMS) Credits -- Common Mesh Stop - Near Side
Umask-01 : 0x02 : PMU : [CMS1] : None : Cycles Stalled with No AK Egress (to CMS) Credits -- Common Mesh Stop - Far Side
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169108
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXC_AK_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x12
Umask-00 : 0x03 : PMU : [ALL] : None : AK Egress (to CMS) Occupancy -- All
Umask-01 : 0x01 : PMU : [CMS0] : None : AK Egress (to CMS) Occupancy -- Common Mesh Stop - Near Side
Umask-02 : 0x02 : PMU : [CMS1] : None : AK Egress (to CMS) Occupancy -- Common Mesh Stop - Far Side
Umask-03 : 0x08 : PMU : [RDCRD] : None : AK Egress (to CMS) Occupancy -- Read Credit Request
Umask-04 : 0x20 : PMU : [WRCMP] : None : AK Egress (to CMS) Occupancy -- Write Compare Request
Umask-05 : 0x10 : PMU : [WRCRD] : None : AK Egress (to CMS) Occupancy -- Write Credit Request
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169109
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXC_AK_SIDEBAND
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x6b
Umask-00 : 0x01 : PMU : [RD] : None : AK Egress (to CMS) Sideband -- 
Umask-01 : 0x02 : PMU : [WR] : None : AK Egress (to CMS) Sideband -- 
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169110
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXC_BL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x40
Umask-00 : 0x01 : PMU : [DRS_CACHE] : None : Outbound DRS Ring Transactions to Cache -- Data to Cache
Umask-01 : 0x02 : PMU : [DRS_CORE] : None : Outbound DRS Ring Transactions to Cache -- Data to Core
Umask-02 : 0x04 : PMU : [DRS_UPI] : None : Outbound DRS Ring Transactions to Cache -- Data to QPI
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169111
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXC_BL_CREDITS_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x19
Umask-00 : 0x01 : PMU : [CMS0] : None : BL Egress (to CMS) Credit Acquired -- Common Mesh Stop - Near Side
Umask-01 : 0x02 : PMU : [CMS1] : None : BL Egress (to CMS) Credit Acquired -- Common Mesh Stop - Far Side
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169112
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXC_BL_CREDIT_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x1a
Umask-00 : 0x01 : PMU : [CMS0] : None : BL Egress (to CMS) Credits Occupancy -- Common Mesh Stop - Near Side
Umask-01 : 0x02 : PMU : [CMS1] : None : BL Egress (to CMS) Credits Occupancy -- Common Mesh Stop - Far Side
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169113
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXC_BL_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x18
Umask-00 : 0x03 : PMU : [ALL] : None : BL Egress (to CMS) Full -- All
Umask-01 : 0x01 : PMU : [CMS0] : None : BL Egress (to CMS) Full -- Common Mesh Stop - Near Side
Umask-02 : 0x02 : PMU : [CMS1] : None : BL Egress (to CMS) Full -- Common Mesh Stop - Far Side
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169114
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXC_BL_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x17
Umask-00 : 0x03 : PMU : [ALL] : None : BL Egress (to CMS) Not Empty -- All
Umask-01 : 0x01 : PMU : [CMS0] : None : BL Egress (to CMS) Not Empty -- Common Mesh Stop - Near Side
Umask-02 : 0x02 : PMU : [CMS1] : None : BL Egress (to CMS) Not Empty -- Common Mesh Stop - Far Side
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169115
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXC_BL_INSERTS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x15
Umask-00 : 0x03 : PMU : [ALL] : None : BL Egress (to CMS) Allocations -- All
Umask-01 : 0x01 : PMU : [CMS0] : None : BL Egress (to CMS) Allocations -- Common Mesh Stop - Near Side
Umask-02 : 0x02 : PMU : [CMS1] : None : BL Egress (to CMS) Allocations -- Common Mesh Stop - Far Side
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169116
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXC_BL_NO_CREDIT_CYCLES
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x1b
Umask-00 : 0x01 : PMU : [CMS0] : None : Cycles with No BL Egress (to CMS) Credits -- Common Mesh Stop - Near Side
Umask-01 : 0x02 : PMU : [CMS1] : None : Cycles with No BL Egress (to CMS) Credits -- Common Mesh Stop - Far Side
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169117
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXC_BL_NO_CREDIT_STALLED
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x1c
Umask-00 : 0x01 : PMU : [CMS0] : None : Cycles Stalled with No BL Egress (to CMS) Credits -- Common Mesh Stop - Near Side
Umask-01 : 0x02 : PMU : [CMS1] : None : Cycles Stalled with No BL Egress (to CMS) Credits -- Common Mesh Stop - Far Side
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169118
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXC_BL_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x16
Umask-00 : 0x03 : PMU : [ALL] : None : BL Egress (to CMS) Occupancy -- All
Umask-01 : 0x01 : PMU : [CMS0] : None : BL Egress (to CMS) Occupancy -- Common Mesh Stop - Near Side
Umask-02 : 0x02 : PMU : [CMS1] : None : BL Egress (to CMS) Occupancy -- Common Mesh Stop - Far Side
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169119
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXR_HORZ_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9d
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal ADS Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal ADS Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal ADS Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal ADS Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal ADS Used -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169120
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXR_HORZ_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.
Code     : 0x9f
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Bypass Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Bypass Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Bypass Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Bypass Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Bypass Used -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Bypass Used -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169121
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXR_HORZ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x96
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169122
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXR_HORZ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x97
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169123
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXR_HORZ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x95
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Inserts -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Inserts -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Inserts -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Inserts -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Inserts -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Inserts -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169124
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXR_HORZ_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Horizontal Rinng
Code     : 0x99
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress NACKs -- AD - Bounce
Umask-01 : 0x20 : PMU : [AD_CRD] : None : CMS Horizontal Egress NACKs -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress NACKs -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress NACKs -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress NACKs -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress NACKs -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169125
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXR_HORZ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x94
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169126
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXR_HORZ_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.
Code     : 0x9b
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Injection Starvation -- AD - Bounce
Umask-01 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Injection Starvation -- AK - Bounce
Umask-02 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Injection Starvation -- BL - Bounce
Umask-03 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169127
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXR_VERT_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9c
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169128
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXR_VERT_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.
Code     : 0x9e
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical ADS Used -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169129
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXR_VERT_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x92
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Full -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169130
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXR_VERT_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x93
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169131
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXR_VERT_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x91
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Allocations -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Allocations -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Allocations -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Allocations -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Allocations -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Allocations -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Allocations -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169132
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXR_VERT_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Vertical Rinng
Code     : 0x98
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress NACKs -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress NACKs -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress NACKs -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress NACKs -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress NACKs -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress NACKs -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress NACKs -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169133
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXR_VERT_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x90
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Occupancy -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Occupancy -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Occupancy -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Occupancy -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Occupancy -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Occupancy -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Occupancy -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169134
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_TXR_VERT_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.
Code     : 0x9a
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress Injection Starvation -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169135
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_VERT_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa6
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AD Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AD Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AD Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AD Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169136
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_VERT_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa8
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AK Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AK Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AK Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AK Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169137
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_VERT_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xaa
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical BL Ring in Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical BL Ring in Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical BL Ring in Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical BL Ring in Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169138
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_VERT_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xac
Umask-00 : 0x04 : PMU : [DN] : None : Vertical IV Ring in Use -- Down
Umask-01 : 0x01 : PMU : [UP] : None : Vertical IV Ring in Use -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169139
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_WPQ_CYCLES_REG_CREDITS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x4d
Umask-00 : 0x01 : PMU : [CHN0] : None : M2M->iMC WPQ Cycles w/Credits - Regular -- Channel 0
Umask-01 : 0x02 : PMU : [CHN1] : None : M2M->iMC WPQ Cycles w/Credits - Regular -- Channel 1
Umask-02 : 0x04 : PMU : [CHN2] : None : M2M->iMC WPQ Cycles w/Credits - Regular -- Channel 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169140
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_WPQ_CYCLES_SPEC_CREDITS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x4e
Umask-00 : 0x01 : PMU : [CHN0] : None : M2M->iMC WPQ Cycles w/Credits - Special -- Channel 0
Umask-01 : 0x02 : PMU : [CHN1] : None : M2M->iMC WPQ Cycles w/Credits - Special -- Channel 1
Umask-02 : 0x04 : PMU : [CHN2] : None : M2M->iMC WPQ Cycles w/Credits - Special -- Channel 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169141
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_WRITE_TRACKER_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x4a
Umask-00 : 0x01 : PMU : [CH0] : None : Write Tracker Cycles Full -- Channel 0
Umask-01 : 0x02 : PMU : [CH1] : None : Write Tracker Cycles Full -- Channel 1
Umask-02 : 0x04 : PMU : [CH2] : None : Write Tracker Cycles Full -- Channel 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169142
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_WRITE_TRACKER_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x4b
Umask-00 : 0x01 : PMU : [CH0] : None : Write Tracker Cycles Not Empty -- Channel 0
Umask-01 : 0x02 : PMU : [CH1] : None : Write Tracker Cycles Not Empty -- Channel 1
Umask-02 : 0x04 : PMU : [CH2] : None : Write Tracker Cycles Not Empty -- Channel 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169143
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_WRITE_TRACKER_INSERTS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x61
Umask-00 : 0x01 : PMU : [CH0] : None : Write Tracker Inserts -- Channel 0
Umask-01 : 0x02 : PMU : [CH1] : None : Write Tracker Inserts -- Channel 1
Umask-02 : 0x04 : PMU : [CH2] : None : Write Tracker Inserts -- Channel 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 759169144
PMU name : skx_unc_m2m1 (Intel SkylakeX M2M1 uncore)
Name     : UNC_M2_WRITE_TRACKER_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x60
Umask-00 : 0x01 : PMU : [CH0] : None : Write Tracker Occupancy -- Channel 0
Umask-01 : 0x02 : PMU : [CH1] : None : Write Tracker Occupancy -- Channel 1
Umask-02 : 0x04 : PMU : [CH2] : None : Write Tracker Occupancy -- Channel 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266176
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_AG0_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.
Code     : 0x80
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266177
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_AG0_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress
Code     : 0x82
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266178
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_AG0_BL_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.
Code     : 0x88
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266179
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_AG0_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress
Code     : 0x8a
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266180
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_AG1_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.
Code     : 0x84
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266181
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_AG1_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress
Code     : 0x86
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266182
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_AG1_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress
Code     : 0x8e
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266183
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_AG1_BL_CREDITS_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.
Code     : 0x8c
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266184
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_CHA_AD_CREDITS_EMPTY
Equiv	 : None
Flags    : None
Desc     : No credits available to send to Cbox on the AD Ring (covers higher CBoxes)
Code     : 0x22
Umask-00 : 0x04 : PMU : [REQ] : None : CBox AD Credits Empty -- Requests
Umask-01 : 0x08 : PMU : [SNP] : None : CBox AD Credits Empty -- Snoops
Umask-02 : 0x01 : PMU : [VNA] : None : CBox AD Credits Empty -- VNA Messages
Umask-03 : 0x02 : PMU : [WB] : None : CBox AD Credits Empty -- Writebacks
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266185
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : Counts the number of uclks in the M3 uclk domain.  This could be slightly different than the count in the Ubox because of enable/freeze delays.  However, because the M3 is close to the Ubox, they generally should not diverge by more than a handful of cycles.
Code     : 0x1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266186
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_CMS_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xc0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266187
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_D2C_SENT
Equiv	 : None
Flags    : None
Desc     : Count cases BL sends direct to core
Code     : 0x2b
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266188
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_D2U_SENT
Equiv	 : None
Flags    : None
Desc     : Cases where SMI3 sends D2U command
Code     : 0x2a
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266189
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_EGRESS_ORDERING
Equiv	 : None
Flags    : None
Desc     : Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements
Code     : 0xae
Umask-00 : 0x04 : PMU : [IV_SNOOPGO_DN] : None : Egress Blocking due to Ordering requirements -- Down
Umask-01 : 0x01 : PMU : [IV_SNOOPGO_UP] : None : Egress Blocking due to Ordering requirements -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266190
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_FAST_ASSERTED
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles either the local or incoming distress signals are asserted.  Incoming distress includes up, dn and across.
Code     : 0xa5
Umask-00 : 0x02 : PMU : [HORZ] : None : FaST wire asserted -- Horizontal
Umask-01 : 0x01 : PMU : [VERT] : None : FaST wire asserted -- Vertical
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266191
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_HORZ_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa7
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AD Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AD Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AD Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AD Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266192
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_HORZ_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa9
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AK Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AK Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AK Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AK Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266193
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_HORZ_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xab
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal BL Ring in Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal BL Ring in Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal BL Ring in Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal BL Ring in Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266194
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_HORZ_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xad
Umask-00 : 0x01 : PMU : [LEFT] : None : Horizontal IV Ring in Use -- Left
Umask-01 : 0x04 : PMU : [RIGHT] : None : Horizontal IV Ring in Use -- Right
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266195
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_M2_BL_CREDITS_EMPTY
Equiv	 : None
Flags    : None
Desc     : No vn0 and vna credits available to send to M2
Code     : 0x23
Umask-00 : 0x01 : PMU : [IIO0_IIO1_NCB] : None : M2 BL Credits Empty -- IIO0 and IIO1 share the same ring destination. (1 VN0 credit only)
Umask-01 : 0x02 : PMU : [IIO2_NCB] : None : M2 BL Credits Empty -- IIO2
Umask-02 : 0x04 : PMU : [IIO3_NCB] : None : M2 BL Credits Empty -- IIO3
Umask-03 : 0x08 : PMU : [IIO4_NCB] : None : M2 BL Credits Empty -- IIO4
Umask-04 : 0x10 : PMU : [IIO5_NCB] : None : M2 BL Credits Empty -- IIO5
Umask-05 : 0x20 : PMU : [NCS] : None : M2 BL Credits Empty -- All IIO targets for NCS are in single mask. ORs them together
Umask-06 : 0x40 : PMU : [NCS_SEL] : None : M2 BL Credits Empty -- Selected M2p BL NCS credits
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266196
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_MULTI_SLOT_RCVD
Equiv	 : None
Flags    : None
Desc     : Multi slot flit received - S0, S1 and/or S2 populated (can use AK S0/S1 masks for AK allocations)
Code     : 0x3e
Umask-00 : 0x01 : PMU : [AD_SLOT0] : None : Multi Slot Flit Received -- AD - Slot 0
Umask-01 : 0x02 : PMU : [AD_SLOT1] : None : Multi Slot Flit Received -- AD - Slot 1
Umask-02 : 0x04 : PMU : [AD_SLOT2] : None : Multi Slot Flit Received -- AD - Slot 2
Umask-03 : 0x10 : PMU : [AK_SLOT0] : None : Multi Slot Flit Received -- AK - Slot 0
Umask-04 : 0x20 : PMU : [AK_SLOT2] : None : Multi Slot Flit Received -- AK - Slot 2
Umask-05 : 0x08 : PMU : [BL_SLOT0] : None : Multi Slot Flit Received -- BL - Slot 0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266197
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RING_BOUNCES_HORZ
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.
Code     : 0xa1
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Horizontal Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Horizontal Ring. -- AK
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Horizontal Ring. -- BL
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Horizontal Ring. -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266198
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RING_BOUNCES_VERT
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.
Code     : 0xa0
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Vertical Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Vertical Ring. -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Vertical Ring. -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Vertical Ring. -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266199
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RING_SINK_STARVED_HORZ
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa3
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Horizontal Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Horizontal Ring -- AK
Umask-02 : 0x20 : PMU : [AK_AG1] : None : Sink Starvation on Horizontal Ring -- Acknowledgements to Agent 1
Umask-03 : 0x04 : PMU : [BL] : None : Sink Starvation on Horizontal Ring -- BL
Umask-04 : 0x08 : PMU : [IV] : None : Sink Starvation on Horizontal Ring -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266200
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RING_SINK_STARVED_VERT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa2
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Vertical Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Vertical Ring -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Sink Starvation on Vertical Ring -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Sink Starvation on Vertical Ring -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266201
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RING_SRC_THRTL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa4
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266202
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXC_ARB_LOST_VN0
Equiv	 : None
Flags    : None
Desc     : VN0 message requested but lost arbitration
Code     : 0x4b
Umask-00 : 0x01 : PMU : [AD_REQ] : None : Lost Arb for VN0 -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : Lost Arb for VN0 -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : Lost Arb for VN0 -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : Lost Arb for VN0 -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : Lost Arb for VN0 -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : Lost Arb for VN0 -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : Lost Arb for VN0 -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266203
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXC_ARB_LOST_VN1
Equiv	 : None
Flags    : None
Desc     : VN1 message requested but lost arbitration
Code     : 0x4c
Umask-00 : 0x01 : PMU : [AD_REQ] : None : Lost Arb for VN1 -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : Lost Arb for VN1 -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : Lost Arb for VN1 -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : Lost Arb for VN1 -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : Lost Arb for VN1 -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : Lost Arb for VN1 -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : Lost Arb for VN1 -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266204
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXC_ARB_MISC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x4d
Umask-00 : 0x40 : PMU : [ADBL_PARALLEL_WIN] : None : Arb Miscellaneous -- AD, BL Parallel Win
Umask-01 : 0x04 : PMU : [NO_PROG_AD_VN0] : None : Arb Miscellaneous -- No Progress on Pending AD VN0
Umask-02 : 0x08 : PMU : [NO_PROG_AD_VN1] : None : Arb Miscellaneous -- No Progress on Pending AD VN1
Umask-03 : 0x10 : PMU : [NO_PROG_BL_VN0] : None : Arb Miscellaneous -- No Progress on Pending BL VN0
Umask-04 : 0x20 : PMU : [NO_PROG_BL_VN1] : None : Arb Miscellaneous -- No Progress on Pending BL VN1
Umask-05 : 0x01 : PMU : [PAR_BIAS_VN0] : None : Arb Miscellaneous -- Parallel Bias to VN0
Umask-06 : 0x02 : PMU : [PAR_BIAS_VN1] : None : Arb Miscellaneous -- Parallel Bias to VN1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266205
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXC_ARB_NOAD_REQ_VN0
Equiv	 : None
Flags    : None
Desc     : VN0 message was not able to request arbitration while some other message won arbitration
Code     : 0x49
Umask-00 : 0x01 : PMU : [AD_REQ] : None : Cant Arb for VN0 -- REQ on AAD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : Cant Arb for VN0 -- RSP on AAD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : Cant Arb for VN0 -- SNP on AAD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : Cant Arb for VN0 -- NCB on BBL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : Cant Arb for VN0 -- NCS on BBL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : Cant Arb for VN0 -- RSP on BBL
Umask-06 : 0x10 : PMU : [BL_WB] : None : Cant Arb for VN0 -- WB on BBL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266206
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXC_ARB_NOAD_REQ_VN1
Equiv	 : None
Flags    : None
Desc     : VN1 message was not able to request arbitration while some other message won arbitration
Code     : 0x4a
Umask-00 : 0x01 : PMU : [AD_REQ] : None : Cant Arb for VN1 -- REQ on AAD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : Cant Arb for VN1 -- RSP on AAD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : Cant Arb for VN1 -- SNP on AAD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : Cant Arb for VN1 -- NCB on BBL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : Cant Arb for VN1 -- NCS on BBL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : Cant Arb for VN1 -- RSP on BBL
Umask-06 : 0x10 : PMU : [BL_WB] : None : Cant Arb for VN1 -- WB on BBL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266207
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXC_ARB_NOCRED_VN0
Equiv	 : None
Flags    : None
Desc     : VN0 message is blocked from requesting arbitration due to lack of remote UPI credits
Code     : 0x47
Umask-00 : 0x01 : PMU : [AD_REQ] : None : No Credits to Arb for VN0 -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : No Credits to Arb for VN0 -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : No Credits to Arb for VN0 -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : No Credits to Arb for VN0 -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : No Credits to Arb for VN0 -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : No Credits to Arb for VN0 -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : No Credits to Arb for VN0 -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266208
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXC_ARB_NOCRED_VN1
Equiv	 : None
Flags    : None
Desc     : VN1 message is blocked from requesting arbitration due to lack of remote UPI credits
Code     : 0x48
Umask-00 : 0x01 : PMU : [AD_REQ] : None : No Credits to Arb for VN1 -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : No Credits to Arb for VN1 -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : No Credits to Arb for VN1 -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : No Credits to Arb for VN1 -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : No Credits to Arb for VN1 -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : No Credits to Arb for VN1 -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : No Credits to Arb for VN1 -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266209
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXC_BYPASSED
Equiv	 : None
Flags    : None
Desc     : Number ot times message is bypassed around the Ingress Queue
Code     : 0x40
Umask-00 : 0x02 : PMU : [AD_S0_BL_ARB] : None : Ingress Queue Bypasses -- AD to Slot 0 on BL Arb
Umask-01 : 0x01 : PMU : [AD_S0_IDLE] : None : Ingress Queue Bypasses -- AD to Slot 0 on Idle
Umask-02 : 0x04 : PMU : [AD_S1_BL_SLOT] : None : Ingress Queue Bypasses -- AD + BL to Slot 1
Umask-03 : 0x08 : PMU : [AD_S2_BL_SLOT] : None : Ingress Queue Bypasses -- AD + BL to Slot 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266210
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXC_COLLISION_VN0
Equiv	 : None
Flags    : None
Desc     : Count cases where Ingress VN0 packets lost the contest for Flit Slot 0.
Code     : 0x50
Umask-00 : 0x01 : PMU : [AD_REQ] : None : VN0 message lost contest for flit -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : VN0 message lost contest for flit -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : VN0 message lost contest for flit -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : VN0 message lost contest for flit -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : VN0 message lost contest for flit -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : VN0 message lost contest for flit -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : VN0 message lost contest for flit -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266211
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXC_COLLISION_VN1
Equiv	 : None
Flags    : None
Desc     : Count cases where Ingress VN1 packets lost the contest for Flit Slot 0.
Code     : 0x51
Umask-00 : 0x01 : PMU : [AD_REQ] : None : VN1 message lost contest for flit -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : VN1 message lost contest for flit -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : VN1 message lost contest for flit -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : VN1 message lost contest for flit -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : VN1 message lost contest for flit -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : VN1 message lost contest for flit -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : VN1 message lost contest for flit -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266212
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXC_CRD_MISC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x60
Umask-00 : 0x01 : PMU : [ANY_BGF_FIFO] : None : Miscellaneous Credit Events -- Any In BGF FIFO
Umask-01 : 0x02 : PMU : [ANY_BGF_PATH] : None : Miscellaneous Credit Events -- Any in BGF Path
Umask-02 : 0x04 : PMU : [NO_D2K_FOR_ARB] : None : Miscellaneous Credit Events -- No D2K For Arb
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266213
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXC_CRD_OCC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x61
Umask-00 : 0x10 : PMU : [D2K_CRD] : None : Credit Occupancy -- D2K Credits
Umask-01 : 0x02 : PMU : [FLITS_IN_FIFO] : None : Credit Occupancy -- Packets in BGF FIFO
Umask-02 : 0x04 : PMU : [FLITS_IN_PATH] : None : Credit Occupancy -- Packets in BGF Path
Umask-03 : 0x40 : PMU : [P1P_FIFO] : None : Credit Occupancy -- 
Umask-04 : 0x20 : PMU : [P1P_TOTAL] : None : Credit Occupancy -- 
Umask-05 : 0x08 : PMU : [TxQ_CRD] : None : Credit Occupancy -- Transmit Credits
Umask-06 : 0x01 : PMU : [VNA_IN_USE] : None : Credit Occupancy -- VNA In Use
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266214
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXC_CYCLES_NE_VN0
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles when the UPI Ingress is not empty.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue occupancy.  Multiple ingress buffers can be tracked at a given time using multiple counters.
Code     : 0x43
Umask-00 : 0x01 : PMU : [AD_REQ] : None : VN0 Ingress (from CMS) Queue - Cycles Not Empty -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : VN0 Ingress (from CMS) Queue - Cycles Not Empty -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : VN0 Ingress (from CMS) Queue - Cycles Not Empty -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : VN0 Ingress (from CMS) Queue - Cycles Not Empty -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : VN0 Ingress (from CMS) Queue - Cycles Not Empty -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : VN0 Ingress (from CMS) Queue - Cycles Not Empty -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : VN0 Ingress (from CMS) Queue - Cycles Not Empty -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266215
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXC_CYCLES_NE_VN1
Equiv	 : None
Flags    : None
Desc     : Counts the number of allocations into the UPI VN1  Ingress.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI VN1  Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.
Code     : 0x44
Umask-00 : 0x01 : PMU : [AD_REQ] : None : VN1 Ingress (from CMS) Queue - Cycles Not Empty -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : VN1 Ingress (from CMS) Queue - Cycles Not Empty -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : VN1 Ingress (from CMS) Queue - Cycles Not Empty -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : VN1 Ingress (from CMS) Queue - Cycles Not Empty -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : VN1 Ingress (from CMS) Queue - Cycles Not Empty -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : VN1 Ingress (from CMS) Queue - Cycles Not Empty -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : VN1 Ingress (from CMS) Queue - Cycles Not Empty -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266216
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXC_FLITS_DATA_NOT_SENT
Equiv	 : None
Flags    : None
Desc     : Data flit is ready for transmission but could not be sent
Code     : 0x57
Umask-00 : 0x01 : PMU : [ALL] : [default] : Data Flit Not Sent -- All
Umask-01 : 0x02 : PMU : [NO_BGF] : None : Data Flit Not Sent -- No BGF Credits
Umask-02 : 0x04 : PMU : [NO_TXQ] : None : Data Flit Not Sent -- No TxQ Credits
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266217
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXC_FLITS_GEN_BL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x59
Umask-00 : 0x01 : PMU : [P0_WAIT] : None : Generating BL Data Flit Sequence -- Wait on Pump 0
Umask-01 : 0x10 : PMU : [P1P_AT_LIMIT] : None : Generating BL Data Flit Sequence -- 
Umask-02 : 0x08 : PMU : [P1P_BUSY] : None : Generating BL Data Flit Sequence -- 
Umask-03 : 0x40 : PMU : [P1P_FIFO_FULL] : None : Generating BL Data Flit Sequence -- 
Umask-04 : 0x20 : PMU : [P1P_HOLD_P0] : None : Generating BL Data Flit Sequence -- 
Umask-05 : 0x04 : PMU : [P1P_TO_LIMBO] : None : Generating BL Data Flit Sequence -- 
Umask-06 : 0x02 : PMU : [P1_WAIT] : None : Generating BL Data Flit Sequence -- Wait on Pump 1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266218
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXC_FLITS_MISC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5a
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266219
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXC_FLITS_SENT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x56
Umask-00 : 0x01 : PMU : [1_MSG] : None : Sent Header Flit -- One Message
Umask-01 : 0x08 : PMU : [1_MSG_VNX] : None : Sent Header Flit -- One Message in non-VNA
Umask-02 : 0x02 : PMU : [2_MSGS] : None : Sent Header Flit -- Two Messages
Umask-03 : 0x04 : PMU : [3_MSGS] : None : Sent Header Flit -- Three Messages
Umask-04 : 0x10 : PMU : [SLOTS_1] : None : Sent Header Flit -- 
Umask-05 : 0x20 : PMU : [SLOTS_2] : None : Sent Header Flit -- 
Umask-06 : 0x40 : PMU : [SLOTS_3] : None : Sent Header Flit -- 
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266220
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXC_FLITS_SLOT_BL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x58
Umask-00 : 0x01 : PMU : [ALL] : [default] : Slotting BL Message Into Header Flit -- All
Umask-01 : 0x02 : PMU : [NEED_DATA] : None : Slotting BL Message Into Header Flit -- Needs Data Flit
Umask-02 : 0x04 : PMU : [P0_WAIT] : None : Slotting BL Message Into Header Flit -- Wait on Pump 0
Umask-03 : 0x10 : PMU : [P1_NOT_REQ] : None : Slotting BL Message Into Header Flit -- Don't Need Pump 1
Umask-04 : 0x20 : PMU : [P1_NOT_REQ_BUT_BUBBLE] : None : Slotting BL Message Into Header Flit -- Don't Need Pump 1 - Bubble
Umask-05 : 0x40 : PMU : [P1_NOT_REQ_NOT_AVAIL] : None : Slotting BL Message Into Header Flit -- Don't Need Pump 1 - Not Avail
Umask-06 : 0x08 : PMU : [P1_WAIT] : None : Slotting BL Message Into Header Flit -- Wait on Pump 1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266221
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXC_FLIT_GEN_HDR1
Equiv	 : None
Flags    : None
Desc     : Events related to Header Flit Generation - Set 1
Code     : 0x53
Umask-00 : 0x01 : PMU : [ACCUM] : None : Flit Gen - Header 1 -- Accumulate
Umask-01 : 0x02 : PMU : [ACCUM_READ] : None : Flit Gen - Header 1 -- Accumulate Ready
Umask-02 : 0x04 : PMU : [ACCUM_WASTED] : None : Flit Gen - Header 1 -- Accumulate Wasted
Umask-03 : 0x08 : PMU : [AHEAD_BLOCKED] : None : Flit Gen - Header 1 -- Run-Ahead - Blocked
Umask-04 : 0x10 : PMU : [AHEAD_MSG] : None : Flit Gen - Header 1 -- Run-Ahead - Message
Umask-05 : 0x20 : PMU : [PAR] : None : Flit Gen - Header 1 -- Parallel Ok
Umask-06 : 0x80 : PMU : [PAR_FLIT] : None : Flit Gen - Header 1 -- Parallel Flit Finished
Umask-07 : 0x40 : PMU : [PAR_MSG] : None : Flit Gen - Header 1 -- Parallel Message
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266222
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXC_FLIT_GEN_HDR2
Equiv	 : None
Flags    : None
Desc     : Events related to Header Flit Generation - Set 2
Code     : 0x54
Umask-00 : 0x01 : PMU : [RMSTALL] : None : Flit Gen - Header 2 -- Rate-matching Stall
Umask-01 : 0x02 : PMU : [RMSTALL_NOMSG] : None : Flit Gen - Header 2 -- Rate-matching Stall - No Message
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266223
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXC_FLIT_NOT_SENT
Equiv	 : None
Flags    : None
Desc     : header flit is ready for transmission but could not be sent
Code     : 0x55
Umask-00 : 0x01 : PMU : [ALL] : [default] : Header Not Sent -- All
Umask-01 : 0x02 : PMU : [NO_BGF_CRD] : None : Header Not Sent -- No BGF Credits
Umask-02 : 0x08 : PMU : [NO_BGF_NO_MSG] : None : Header Not Sent -- No BGF Credits + No Extra Message Slotted
Umask-03 : 0x04 : PMU : [NO_TXQ_CRD] : None : Header Not Sent -- No TxQ Credits
Umask-04 : 0x10 : PMU : [NO_TXQ_NO_MSG] : None : Header Not Sent -- No TxQ Credits + No Extra Message Slotted
Umask-05 : 0x20 : PMU : [ONE_TAKEN] : None : Header Not Sent -- Sent - One Slot Taken
Umask-06 : 0x80 : PMU : [THREE_TAKEN] : None : Header Not Sent -- Sent - Three Slots Taken
Umask-07 : 0x40 : PMU : [TWO_TAKEN] : None : Header Not Sent -- Sent - Two Slots Taken
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266224
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXC_HELD
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x52
Umask-00 : 0x40 : PMU : [CANT_SLOT_AD] : None : Message Held -- Cant Slot AAD
Umask-01 : 0x80 : PMU : [CANT_SLOT_BL] : None : Message Held -- Cant Slot BBL
Umask-02 : 0x10 : PMU : [PARALLEL_AD_LOST] : None : Message Held -- Parallel AD Lost
Umask-03 : 0x04 : PMU : [PARALLEL_ATTEMPT] : None : Message Held -- Parallel Attempt
Umask-04 : 0x20 : PMU : [PARALLEL_BL_LOST] : None : Message Held -- Parallel BL Lost
Umask-05 : 0x08 : PMU : [PARALLEL_SUCCESS] : None : Message Held -- Parallel Success
Umask-06 : 0x01 : PMU : [VN0] : None : Message Held -- VN0
Umask-07 : 0x02 : PMU : [VN1] : None : Message Held -- VN1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266225
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXC_INSERTS_VN0
Equiv	 : None
Flags    : None
Desc     : Counts the number of allocations into the UPI Ingress.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.
Code     : 0x41
Umask-00 : 0x01 : PMU : [AD_REQ] : None : VN0 Ingress (from CMS) Queue - Inserts -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : VN0 Ingress (from CMS) Queue - Inserts -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : VN0 Ingress (from CMS) Queue - Inserts -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : VN0 Ingress (from CMS) Queue - Inserts -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : VN0 Ingress (from CMS) Queue - Inserts -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : VN0 Ingress (from CMS) Queue - Inserts -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : VN0 Ingress (from CMS) Queue - Inserts -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266226
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXC_INSERTS_VN1
Equiv	 : None
Flags    : None
Desc     : Counts the number of allocations into the UPI VN1  Ingress.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI VN1  Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.
Code     : 0x42
Umask-00 : 0x01 : PMU : [AD_REQ] : None : VN1 Ingress (from CMS) Queue - Inserts -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : VN1 Ingress (from CMS) Queue - Inserts -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : VN1 Ingress (from CMS) Queue - Inserts -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : VN1 Ingress (from CMS) Queue - Inserts -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : VN1 Ingress (from CMS) Queue - Inserts -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : VN1 Ingress (from CMS) Queue - Inserts -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : VN1 Ingress (from CMS) Queue - Inserts -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266227
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXC_OCCUPANCY_VN0
Equiv	 : None
Flags    : None
Desc     : Accumulates the occupancy of a given UPI VN1  Ingress queue in each cycle.  This tracks one of the three ring Ingress buffers.  This can be used with the UPI VN1  Ingress Not Empty event to calculate average occupancy or the UPI VN1  Ingress Allocations event in order to calculate average queuing latency.
Code     : 0x45
Umask-00 : 0x01 : PMU : [AD_REQ] : None : VN0 Ingress (from CMS) Queue - Occupancy -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : VN0 Ingress (from CMS) Queue - Occupancy -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : VN0 Ingress (from CMS) Queue - Occupancy -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : VN0 Ingress (from CMS) Queue - Occupancy -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : VN0 Ingress (from CMS) Queue - Occupancy -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : VN0 Ingress (from CMS) Queue - Occupancy -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : VN0 Ingress (from CMS) Queue - Occupancy -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266228
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXC_OCCUPANCY_VN1
Equiv	 : None
Flags    : None
Desc     : Accumulates the occupancy of a given UPI VN1  Ingress queue in each cycle.  This tracks one of the three ring Ingress buffers.  This can be used with the UPI VN1  Ingress Not Empty event to calculate average occupancy or the UPI VN1  Ingress Allocations event in order to calculate average queuing latency.
Code     : 0x46
Umask-00 : 0x01 : PMU : [AD_REQ] : None : VN1 Ingress (from CMS) Queue - Occupancy -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : VN1 Ingress (from CMS) Queue - Occupancy -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : VN1 Ingress (from CMS) Queue - Occupancy -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : VN1 Ingress (from CMS) Queue - Occupancy -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : VN1 Ingress (from CMS) Queue - Occupancy -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : VN1 Ingress (from CMS) Queue - Occupancy -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : VN1 Ingress (from CMS) Queue - Occupancy -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266229
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXC_PACKING_MISS_VN0
Equiv	 : None
Flags    : None
Desc     : Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used.
Code     : 0x4e
Umask-00 : 0x01 : PMU : [AD_REQ] : None : VN0 message cant slot into flit -- REQ on AAD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : VN0 message cant slot into flit -- RSP on AAD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : VN0 message cant slot into flit -- SNP on AAD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : VN0 message cant slot into flit -- NCB on BBL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : VN0 message cant slot into flit -- NCS on BBL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : VN0 message cant slot into flit -- RSP on BBL
Umask-06 : 0x10 : PMU : [BL_WB] : None : VN0 message cant slot into flit -- WB on BBL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266230
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXC_PACKING_MISS_VN1
Equiv	 : None
Flags    : None
Desc     : Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used.
Code     : 0x4f
Umask-00 : 0x01 : PMU : [AD_REQ] : None : VN1 message cant slot into flit -- REQ on AAD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : VN1 message cant slot into flit -- RSP on AAD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : VN1 message cant slot into flit -- SNP on AAD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : VN1 message cant slot into flit -- NCB on BBL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : VN1 message cant slot into flit -- NCS on BBL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : VN1 message cant slot into flit -- RSP on BBL
Umask-06 : 0x10 : PMU : [BL_WB] : None : VN1 message cant slot into flit -- WB on BBL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266231
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXC_SMI3_PFTCH
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x62
Umask-00 : 0x02 : PMU : [ARB_LOST] : None : SMI3 Prefetch Messages -- Lost Arbitration
Umask-01 : 0x01 : PMU : [ARRIVED] : None : SMI3 Prefetch Messages -- Arrived
Umask-02 : 0x08 : PMU : [DROP_OLD] : None : SMI3 Prefetch Messages -- Dropped - Old
Umask-03 : 0x10 : PMU : [DROP_WRAP] : None : SMI3 Prefetch Messages -- Dropped - Wrap
Umask-04 : 0x04 : PMU : [SLOTTED] : None : SMI3 Prefetch Messages -- Slotted
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266232
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXC_VNA_CRD
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5b
Umask-00 : 0x20 : PMU : [ANY_IN_USE] : None : Remote VNA Credits -- Any In Use
Umask-01 : 0x02 : PMU : [CORRECTED] : None : Remote VNA Credits -- Corrected
Umask-02 : 0x04 : PMU : [LT1] : None : Remote VNA Credits -- Level < 1
Umask-03 : 0x08 : PMU : [LT4] : None : Remote VNA Credits -- Level < 4
Umask-04 : 0x10 : PMU : [LT5] : None : Remote VNA Credits -- Level < 5
Umask-05 : 0x01 : PMU : [USED] : None : Remote VNA Credits -- Used
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266233
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXR_BUSY_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority
Code     : 0xb4
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-03 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266234
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXR_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the CMS Ingress
Code     : 0xb2
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Bypass -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Bypass -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Bypass -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Bypass -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Bypass -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Bypass -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266235
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXR_CRD_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.
Code     : 0xb3
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Injection Starvation -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Umask-05 : 0x80 : PMU : [IFV] : None : Transgress Injection Starvation -- IFV - Credit
Umask-06 : 0x08 : PMU : [IV_BNC] : None : Transgress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266236
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh
Code     : 0xb1
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Allocations -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Allocations -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Allocations -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Allocations -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Allocations -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Allocations -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266237
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_RXR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh
Code     : 0xb0
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266238
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_STALL_NO_TXR_HORZ_CRD_AD_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd0
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266239
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_STALL_NO_TXR_HORZ_CRD_AD_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd2
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266240
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_STALL_NO_TXR_HORZ_CRD_BL_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd4
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266241
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_STALL_NO_TXR_HORZ_CRD_BL_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd6
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266242
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_TXC_AD_ARB_FAIL
Equiv	 : None
Flags    : None
Desc     : AD arb but no win; arb request asserted but not won
Code     : 0x30
Umask-00 : 0x01 : PMU : [VN0_REQ] : None : Failed ARB for AD -- VN0 REQ Messages
Umask-01 : 0x04 : PMU : [VN0_RSP] : None : Failed ARB for AD -- VN0 RSP Messages
Umask-02 : 0x02 : PMU : [VN0_SNP] : None : Failed ARB for AD -- VN0 SNP Messages
Umask-03 : 0x08 : PMU : [VN0_WB] : None : Failed ARB for AD -- VN0 WB Messages
Umask-04 : 0x10 : PMU : [VN1_REQ] : None : Failed ARB for AD -- VN1 REQ Messages
Umask-05 : 0x40 : PMU : [VN1_RSP] : None : Failed ARB for AD -- VN1 RSP Messages
Umask-06 : 0x20 : PMU : [VN1_SNP] : None : Failed ARB for AD -- VN1 SNP Messages
Umask-07 : 0x80 : PMU : [VN1_WB] : None : Failed ARB for AD -- VN1 WB Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266243
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_TXC_AD_FLQ_BYPASS
Equiv	 : None
Flags    : None
Desc     : Counts cases when the AD flowQ is bypassed (S0, S1 and S2 indicate which slot was bypassed with S0 having the highest priority and S2 the least)
Code     : 0x2c
Umask-00 : 0x01 : PMU : [AD_SLOT0] : None : AD FlowQ Bypass -- 
Umask-01 : 0x02 : PMU : [AD_SLOT1] : None : AD FlowQ Bypass -- 
Umask-02 : 0x04 : PMU : [AD_SLOT2] : None : AD FlowQ Bypass -- 
Umask-03 : 0x08 : PMU : [BL_EARLY_RSP] : None : AD FlowQ Bypass -- 
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266244
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_TXC_AD_FLQ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Egress queue is Not Empty
Code     : 0x27
Umask-00 : 0x01 : PMU : [VN0_REQ] : None : AD Flow Q Not Empty -- VN0 REQ Messages
Umask-01 : 0x04 : PMU : [VN0_RSP] : None : AD Flow Q Not Empty -- VN0 RSP Messages
Umask-02 : 0x02 : PMU : [VN0_SNP] : None : AD Flow Q Not Empty -- VN0 SNP Messages
Umask-03 : 0x08 : PMU : [VN0_WB] : None : AD Flow Q Not Empty -- VN0 WB Messages
Umask-04 : 0x10 : PMU : [VN1_REQ] : None : AD Flow Q Not Empty -- VN1 REQ Messages
Umask-05 : 0x40 : PMU : [VN1_RSP] : None : AD Flow Q Not Empty -- VN1 RSP Messages
Umask-06 : 0x20 : PMU : [VN1_SNP] : None : AD Flow Q Not Empty -- VN1 SNP Messages
Umask-07 : 0x80 : PMU : [VN1_WB] : None : AD Flow Q Not Empty -- VN1 WB Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266245
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_TXC_AD_FLQ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency.  Only a single FlowQ queue can be tracked at any given time.  It is not possible to filter based on direction or polarity.
Code     : 0x2d
Umask-00 : 0x01 : PMU : [VN0_REQ] : None : AD Flow Q Inserts -- VN0 REQ Messages
Umask-01 : 0x04 : PMU : [VN0_RSP] : None : AD Flow Q Inserts -- VN0 RSP Messages
Umask-02 : 0x02 : PMU : [VN0_SNP] : None : AD Flow Q Inserts -- VN0 SNP Messages
Umask-03 : 0x08 : PMU : [VN0_WB] : None : AD Flow Q Inserts -- VN0 WB Messages
Umask-04 : 0x10 : PMU : [VN1_REQ] : None : AD Flow Q Inserts -- VN1 REQ Messages
Umask-05 : 0x40 : PMU : [VN1_RSP] : None : AD Flow Q Inserts -- VN1 RSP Messages
Umask-06 : 0x20 : PMU : [VN1_SNP] : None : AD Flow Q Inserts -- VN1 SNP Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266246
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_TXC_AD_FLQ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x1c
Umask-00 : 0x01 : PMU : [VN0_REQ] : None : AD Flow Q Occupancy -- VN0 REQ Messages
Umask-01 : 0x04 : PMU : [VN0_RSP] : None : AD Flow Q Occupancy -- VN0 RSP Messages
Umask-02 : 0x02 : PMU : [VN0_SNP] : None : AD Flow Q Occupancy -- VN0 SNP Messages
Umask-03 : 0x08 : PMU : [VN0_WB] : None : AD Flow Q Occupancy -- VN0 WB Messages
Umask-04 : 0x10 : PMU : [VN1_REQ] : None : AD Flow Q Occupancy -- VN1 REQ Messages
Umask-05 : 0x40 : PMU : [VN1_RSP] : None : AD Flow Q Occupancy -- VN1 RSP Messages
Umask-06 : 0x20 : PMU : [VN1_SNP] : None : AD Flow Q Occupancy -- VN1 SNP Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266247
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_TXC_AD_SNPF_GRP1_VN1
Equiv	 : None
Flags    : None
Desc     : Number of snpfanout targets and non-idle cycles can be used to calculate average snpfanout latency
Code     : 0x3c
Umask-00 : 0x04 : PMU : [VN0_CHA] : None : Number of Snoop Targets -- CHA on VN0
Umask-01 : 0x40 : PMU : [VN0_NON_IDLE] : None : Number of Snoop Targets -- Non Idle cycles on VN0
Umask-02 : 0x01 : PMU : [VN0_PEER_UPI0] : None : Number of Snoop Targets -- Peer UPI0 on VN0
Umask-03 : 0x02 : PMU : [VN0_PEER_UPI1] : None : Number of Snoop Targets -- Peer UPI1 on VN0
Umask-04 : 0x20 : PMU : [VN1_CHA] : None : Number of Snoop Targets -- CHA on VN1
Umask-05 : 0x80 : PMU : [VN1_NON_IDLE] : None : Number of Snoop Targets -- Non Idle cycles on VN1
Umask-06 : 0x08 : PMU : [VN1_PEER_UPI0] : None : Number of Snoop Targets -- Peer UPI0 on VN1
Umask-07 : 0x10 : PMU : [VN1_PEER_UPI1] : None : Number of Snoop Targets -- Peer UPI1 on VN1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266248
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_TXC_AD_SNPF_GRP2_VN1
Equiv	 : None
Flags    : None
Desc     : Outcome of SnpF pending arbitration
Code     : 0x3d
Umask-00 : 0x01 : PMU : [VN0_SNPFP_NONSNP] : None : Snoop Arbitration -- FlowQ Won
Umask-01 : 0x04 : PMU : [VN0_SNPFP_VN2SNP] : None : Snoop Arbitration -- FlowQ SnpF Won
Umask-02 : 0x02 : PMU : [VN1_SNPFP_NONSNP] : None : Snoop Arbitration -- FlowQ Won
Umask-03 : 0x08 : PMU : [VN1_SNPFP_VN0SNP] : None : Snoop Arbitration -- FlowQ SnpF Won
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266249
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_TXC_AD_SPEC_ARB_CRD_AVAIL
Equiv	 : None
Flags    : None
Desc     : AD speculative arb request with prior cycle credit check complete and credit avail
Code     : 0x34
Umask-00 : 0x01 : PMU : [VN0_REQ] : None : Speculative ARB for AD  -  Credit Available -- VN0 REQ Messages
Umask-01 : 0x02 : PMU : [VN0_SNP] : None : Speculative ARB for AD  -  Credit Available -- VN0 SNP Messages
Umask-02 : 0x08 : PMU : [VN0_WB] : None : Speculative ARB for AD  -  Credit Available -- VN0 WB Messages
Umask-03 : 0x10 : PMU : [VN1_REQ] : None : Speculative ARB for AD  -  Credit Available -- VN1 REQ Messages
Umask-04 : 0x20 : PMU : [VN1_SNP] : None : Speculative ARB for AD  -  Credit Available -- VN1 SNP Messages
Umask-05 : 0x80 : PMU : [VN1_WB] : None : Speculative ARB for AD  -  Credit Available -- VN1 WB Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266250
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_TXC_AD_SPEC_ARB_NEW_MSG
Equiv	 : None
Flags    : None
Desc     : AD speculative arb request due to new message arriving on a specific channel (MC/VN)
Code     : 0x33
Umask-00 : 0x01 : PMU : [VN0_REQ] : None : Speculative ARB for AD  - New Message -- VN0 REQ Messages
Umask-01 : 0x02 : PMU : [VN0_SNP] : None : Speculative ARB for AD  - New Message -- VN0 SNP Messages
Umask-02 : 0x08 : PMU : [VN0_WB] : None : Speculative ARB for AD  - New Message -- VN0 WB Messages
Umask-03 : 0x10 : PMU : [VN1_REQ] : None : Speculative ARB for AD  - New Message -- VN1 REQ Messages
Umask-04 : 0x20 : PMU : [VN1_SNP] : None : Speculative ARB for AD  - New Message -- VN1 SNP Messages
Umask-05 : 0x80 : PMU : [VN1_WB] : None : Speculative ARB for AD  - New Message -- VN1 WB Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266251
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_TXC_AD_SPEC_ARB_NO_OTHER_PEND
Equiv	 : None
Flags    : None
Desc     : AD speculative arb request asserted due to no other channel being active (have a valid entry but don't have credits to send)
Code     : 0x32
Umask-00 : 0x01 : PMU : [VN0_REQ] : None : Speculative ARB for AD  - No Credit -- VN0 REQ Messages
Umask-01 : 0x04 : PMU : [VN0_RSP] : None : Speculative ARB for AD  - No Credit -- VN0 RSP Messages
Umask-02 : 0x02 : PMU : [VN0_SNP] : None : Speculative ARB for AD  - No Credit -- VN0 SNP Messages
Umask-03 : 0x08 : PMU : [VN0_WB] : None : Speculative ARB for AD  - No Credit -- VN0 WB Messages
Umask-04 : 0x10 : PMU : [VN1_REQ] : None : Speculative ARB for AD  - No Credit -- VN1 REQ Messages
Umask-05 : 0x40 : PMU : [VN1_RSP] : None : Speculative ARB for AD  - No Credit -- VN1 RSP Messages
Umask-06 : 0x20 : PMU : [VN1_SNP] : None : Speculative ARB for AD  - No Credit -- VN1 SNP Messages
Umask-07 : 0x80 : PMU : [VN1_WB] : None : Speculative ARB for AD  - No Credit -- VN1 WB Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266252
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_TXC_AK_FLQ_INSERTS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x2f
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266253
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_TXC_AK_FLQ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x1e
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266254
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_TXC_BL_ARB_FAIL
Equiv	 : None
Flags    : None
Desc     : BL arb but no win; arb request asserted but not won
Code     : 0x35
Umask-00 : 0x04 : PMU : [VN0_NCB] : None : Failed ARB for BL -- VN0 NCB Messages
Umask-01 : 0x08 : PMU : [VN0_NCS] : None : Failed ARB for BL -- VN0 NCS Messages
Umask-02 : 0x01 : PMU : [VN0_RSP] : None : Failed ARB for BL -- VN0 RSP Messages
Umask-03 : 0x02 : PMU : [VN0_WB] : None : Failed ARB for BL -- VN0 WB Messages
Umask-04 : 0x40 : PMU : [VN1_NCB] : None : Failed ARB for BL -- VN1 NCS Messages
Umask-05 : 0x80 : PMU : [VN1_NCS] : None : Failed ARB for BL -- VN1 NCB Messages
Umask-06 : 0x10 : PMU : [VN1_RSP] : None : Failed ARB for BL -- VN1 RSP Messages
Umask-07 : 0x20 : PMU : [VN1_WB] : None : Failed ARB for BL -- VN1 WB Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266255
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_TXC_BL_FLQ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Egress queue is Not Empty
Code     : 0x28
Umask-00 : 0x01 : PMU : [VN0_REQ] : None : BL Flow Q Not Empty -- VN0 REQ Messages
Umask-01 : 0x04 : PMU : [VN0_RSP] : None : BL Flow Q Not Empty -- VN0 RSP Messages
Umask-02 : 0x02 : PMU : [VN0_SNP] : None : BL Flow Q Not Empty -- VN0 SNP Messages
Umask-03 : 0x08 : PMU : [VN0_WB] : None : BL Flow Q Not Empty -- VN0 WB Messages
Umask-04 : 0x10 : PMU : [VN1_REQ] : None : BL Flow Q Not Empty -- VN1 REQ Messages
Umask-05 : 0x40 : PMU : [VN1_RSP] : None : BL Flow Q Not Empty -- VN1 RSP Messages
Umask-06 : 0x20 : PMU : [VN1_SNP] : None : BL Flow Q Not Empty -- VN1 SNP Messages
Umask-07 : 0x80 : PMU : [VN1_WB] : None : BL Flow Q Not Empty -- VN1 WB Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266256
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_TXC_BL_FLQ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency.  Only a single FlowQ queue can be tracked at any given time.  It is not possible to filter based on direction or polarity.
Code     : 0x2e
Umask-00 : 0x01 : PMU : [VN0_NCB] : None : BL Flow Q Inserts -- VN0 RSP Messages
Umask-01 : 0x02 : PMU : [VN0_NCS] : None : BL Flow Q Inserts -- VN0 WB Messages
Umask-02 : 0x08 : PMU : [VN0_RSP] : None : BL Flow Q Inserts -- VN0 NCS Messages
Umask-03 : 0x04 : PMU : [VN0_WB] : None : BL Flow Q Inserts -- VN0 NCB Messages
Umask-04 : 0x10 : PMU : [VN1_NCB] : None : BL Flow Q Inserts -- VN1 RSP Messages
Umask-05 : 0x20 : PMU : [VN1_NCS] : None : BL Flow Q Inserts -- VN1 WB Messages
Umask-06 : 0x80 : PMU : [VN1_RSP] : None : BL Flow Q Inserts -- VN1_NCB Messages
Umask-07 : 0x40 : PMU : [VN1_WB] : None : BL Flow Q Inserts -- VN1_NCS Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266257
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_TXC_BL_FLQ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x1d
Umask-00 : 0x04 : PMU : [VN0_NCB] : None : BL Flow Q Occupancy -- VN0 NCB Messages
Umask-01 : 0x08 : PMU : [VN0_NCS] : None : BL Flow Q Occupancy -- VN0 NCS Messages
Umask-02 : 0x01 : PMU : [VN0_RSP] : None : BL Flow Q Occupancy -- VN0 RSP Messages
Umask-03 : 0x02 : PMU : [VN0_WB] : None : BL Flow Q Occupancy -- VN0 WB Messages
Umask-04 : 0x40 : PMU : [VN1_NCB] : None : BL Flow Q Occupancy -- VN1_NCS Messages
Umask-05 : 0x80 : PMU : [VN1_NCS] : None : BL Flow Q Occupancy -- VN1_NCB Messages
Umask-06 : 0x10 : PMU : [VN1_RSP] : None : BL Flow Q Occupancy -- VN1 RSP Messages
Umask-07 : 0x20 : PMU : [VN1_WB] : None : BL Flow Q Occupancy -- VN1 WB Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266258
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_TXC_BL_SPEC_ARB_NEW_MSG
Equiv	 : None
Flags    : None
Desc     : BL speculative arb request due to new message arriving on a specific channel (MC/VN)
Code     : 0x38
Umask-00 : 0x02 : PMU : [VN0_NCB] : None : Speculative ARB for BL  - New Message -- VN0 WB Messages
Umask-01 : 0x08 : PMU : [VN0_NCS] : None : Speculative ARB for BL  - New Message -- VN0 NCS Messages
Umask-02 : 0x01 : PMU : [VN0_WB] : None : Speculative ARB for BL  - New Message -- VN0 WB Messages
Umask-03 : 0x20 : PMU : [VN1_NCB] : None : Speculative ARB for BL  - New Message -- VN1 WB Messages
Umask-04 : 0x80 : PMU : [VN1_NCS] : None : Speculative ARB for BL  - New Message -- VN1 NCB Messages
Umask-05 : 0x10 : PMU : [VN1_WB] : None : Speculative ARB for BL  - New Message -- VN1 RSP Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266259
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_TXC_BL_SPEC_ARB_NO_OTHER_PEND
Equiv	 : None
Flags    : None
Desc     : BL speculative arb request asserted due to no other channel being active (have a valid entry but don't have credits to send)
Code     : 0x37
Umask-00 : 0x04 : PMU : [VN0_NCB] : None : Speculative ARB for AD Failed - No Credit -- VN0 NCB Messages
Umask-01 : 0x08 : PMU : [VN0_NCS] : None : Speculative ARB for AD Failed - No Credit -- VN0 NCS Messages
Umask-02 : 0x01 : PMU : [VN0_RSP] : None : Speculative ARB for AD Failed - No Credit -- VN0 RSP Messages
Umask-03 : 0x02 : PMU : [VN0_WB] : None : Speculative ARB for AD Failed - No Credit -- VN0 WB Messages
Umask-04 : 0x40 : PMU : [VN1_NCB] : None : Speculative ARB for AD Failed - No Credit -- VN1 NCS Messages
Umask-05 : 0x80 : PMU : [VN1_NCS] : None : Speculative ARB for AD Failed - No Credit -- VN1 NCB Messages
Umask-06 : 0x10 : PMU : [VN1_RSP] : None : Speculative ARB for AD Failed - No Credit -- VN1 RSP Messages
Umask-07 : 0x20 : PMU : [VN1_WB] : None : Speculative ARB for AD Failed - No Credit -- VN1 WB Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266260
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_TXR_HORZ_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9d
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal ADS Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal ADS Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal ADS Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal ADS Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal ADS Used -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266261
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_TXR_HORZ_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.
Code     : 0x9f
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Bypass Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Bypass Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Bypass Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Bypass Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Bypass Used -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Bypass Used -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266262
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_TXR_HORZ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x96
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266263
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_TXR_HORZ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x97
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266264
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_TXR_HORZ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x95
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Inserts -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Inserts -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Inserts -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Inserts -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Inserts -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Inserts -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266265
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_TXR_HORZ_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Horizontal Rinng
Code     : 0x99
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress NACKs -- AD - Bounce
Umask-01 : 0x20 : PMU : [AD_CRD] : None : CMS Horizontal Egress NACKs -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress NACKs -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress NACKs -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress NACKs -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress NACKs -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266266
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_TXR_HORZ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x94
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266267
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_TXR_HORZ_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.
Code     : 0x9b
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Injection Starvation -- AD - Bounce
Umask-01 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Injection Starvation -- AK - Bounce
Umask-02 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Injection Starvation -- BL - Bounce
Umask-03 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266268
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_TXR_VERT_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9c
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266269
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_TXR_VERT_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.
Code     : 0x9e
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical ADS Used -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266270
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_TXR_VERT_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x92
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Full -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266271
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_TXR_VERT_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x93
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266272
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_TXR_VERT_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x91
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Allocations -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Allocations -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Allocations -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Allocations -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Allocations -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Allocations -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Allocations -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266273
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_TXR_VERT_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Vertical Rinng
Code     : 0x98
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress NACKs -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress NACKs -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress NACKs -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress NACKs -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress NACKs -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress NACKs -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress NACKs -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266274
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_TXR_VERT_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x90
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Occupancy -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Occupancy -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Occupancy -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Occupancy -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Occupancy -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Occupancy -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Occupancy -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266275
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_TXR_VERT_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.
Code     : 0x9a
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress Injection Starvation -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266276
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_UPI_PEER_AD_CREDITS_EMPTY
Equiv	 : None
Flags    : None
Desc     : No credits available to send to UPIs on the AD Ring
Code     : 0x20
Umask-00 : 0x02 : PMU : [VN0_REQ] : None : UPI0 AD Credits Empty -- VN0 REQ Messages
Umask-01 : 0x08 : PMU : [VN0_RSP] : None : UPI0 AD Credits Empty -- VN0 RSP Messages
Umask-02 : 0x04 : PMU : [VN0_SNP] : None : UPI0 AD Credits Empty -- VN0 SNP Messages
Umask-03 : 0x10 : PMU : [VN1_REQ] : None : UPI0 AD Credits Empty -- VN1 REQ Messages
Umask-04 : 0x40 : PMU : [VN1_RSP] : None : UPI0 AD Credits Empty -- VN1 RSP Messages
Umask-05 : 0x20 : PMU : [VN1_SNP] : None : UPI0 AD Credits Empty -- VN1 SNP Messages
Umask-06 : 0x01 : PMU : [VNA] : None : UPI0 AD Credits Empty -- VNA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266277
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_UPI_PEER_BL_CREDITS_EMPTY
Equiv	 : None
Flags    : None
Desc     : No credits available to send to UPI on the BL Ring (diff between non-SMI and SMI mode)
Code     : 0x21
Umask-00 : 0x04 : PMU : [VN0_NCS_NCB] : None : UPI0 BL Credits Empty -- VN0 RSP Messages
Umask-01 : 0x02 : PMU : [VN0_RSP] : None : UPI0 BL Credits Empty -- VN0 REQ Messages
Umask-02 : 0x08 : PMU : [VN0_WB] : None : UPI0 BL Credits Empty -- VN0 SNP Messages
Umask-03 : 0x20 : PMU : [VN1_NCS_NCB] : None : UPI0 BL Credits Empty -- VN1 RSP Messages
Umask-04 : 0x10 : PMU : [VN1_RSP] : None : UPI0 BL Credits Empty -- VN1 REQ Messages
Umask-05 : 0x40 : PMU : [VN1_WB] : None : UPI0 BL Credits Empty -- VN1 SNP Messages
Umask-06 : 0x01 : PMU : [VNA] : None : UPI0 BL Credits Empty -- VNA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266278
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_UPI_PREFETCH_SPAWN
Equiv	 : None
Flags    : None
Desc     : Count cases where FlowQ causes spawn of Prefetch to iMC/SMI3 target
Code     : 0x29
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266279
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_VERT_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa6
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AD Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AD Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AD Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AD Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266280
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_VERT_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa8
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AK Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AK Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AK Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AK Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266281
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_VERT_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xaa
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical BL Ring in Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical BL Ring in Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical BL Ring in Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical BL Ring in Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266282
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_VERT_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xac
Umask-00 : 0x04 : PMU : [DN] : None : Vertical IV Ring in Use -- Down
Umask-01 : 0x01 : PMU : [UP] : None : Vertical IV Ring in Use -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266283
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_VN0_CREDITS_USED
Equiv	 : None
Flags    : None
Desc     : Number of times a VN0 credit was used on the DRS message channel.  In order for a request to be transferred across UPI, it must be guaranteed to have a flit buffer on the remote socket to sink into.  There are two credit pools, VNA and VN0.  VNA is a shared pool used to achieve high performance.  The VN0 pool has reserved entries for each message class and is used to prevent deadlock.  Requests first attempt to acquire a VNA credit, and then fall back to VN0 if they fail.  This counts the number of times a VN0 credit was used.  Note that a single VN0 credit holds access to potentially multiple flit buffers.  For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits.  A transfer on VN0 will only count a single credit even though it may use multiple buffers.
Code     : 0x5c
Umask-00 : 0x10 : PMU : [NCB] : None : VN0 Credit Used -- WB on BL
Umask-01 : 0x20 : PMU : [NCS] : None : VN0 Credit Used -- NCB on BL
Umask-02 : 0x01 : PMU : [REQ] : None : VN0 Credit Used -- REQ on AD
Umask-03 : 0x04 : PMU : [RSP] : None : VN0 Credit Used -- RSP on AD
Umask-04 : 0x02 : PMU : [SNP] : None : VN0 Credit Used -- SNP on AD
Umask-05 : 0x08 : PMU : [WB] : None : VN0 Credit Used -- RSP on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266284
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_VN0_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Number of Cycles there were no VN0 Credits
Code     : 0x5e
Umask-00 : 0x10 : PMU : [NCB] : None : VN0 No Credits -- WB on BL
Umask-01 : 0x20 : PMU : [NCS] : None : VN0 No Credits -- NCB on BL
Umask-02 : 0x01 : PMU : [REQ] : None : VN0 No Credits -- REQ on AD
Umask-03 : 0x04 : PMU : [RSP] : None : VN0 No Credits -- RSP on AD
Umask-04 : 0x02 : PMU : [SNP] : None : VN0 No Credits -- SNP on AD
Umask-05 : 0x08 : PMU : [WB] : None : VN0 No Credits -- RSP on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266285
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_VN1_CREDITS_USED
Equiv	 : None
Flags    : None
Desc     : Number of times a VN1 credit was used on the WB message channel.  In order for a request to be transferred across QPI, it must be guaranteed to have a flit buffer on the remote socket to sink into.  There are two credit pools, VNA and VN1.  VNA is a shared pool used to achieve high performance.  The VN1 pool has reserved entries for each message class and is used to prevent deadlock.  Requests first attempt to acquire a VNA credit, and then fall back to VN1 if they fail.  This counts the number of times a VN1 credit was used.  Note that a single VN1 credit holds access to potentially multiple flit buffers.  For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits.  A transfer on VN1 will only count a single credit even though it may use multiple buffers.
Code     : 0x5d
Umask-00 : 0x10 : PMU : [NCB] : None : VN1 Credit Used -- WB on BL
Umask-01 : 0x20 : PMU : [NCS] : None : VN1 Credit Used -- NCB on BL
Umask-02 : 0x01 : PMU : [REQ] : None : VN1 Credit Used -- REQ on AD
Umask-03 : 0x04 : PMU : [RSP] : None : VN1 Credit Used -- RSP on AD
Umask-04 : 0x02 : PMU : [SNP] : None : VN1 Credit Used -- SNP on AD
Umask-05 : 0x08 : PMU : [WB] : None : VN1 Credit Used -- RSP on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 761266286
PMU name : skx_unc_m3upi0 (Intel SkylakeX M3UPI0 uncore)
Name     : UNC_M3_VN1_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Number of Cycles there were no VN1 Credits
Code     : 0x5f
Umask-00 : 0x10 : PMU : [NCB] : None : VN1 No Credits -- WB on BL
Umask-01 : 0x20 : PMU : [NCS] : None : VN1 No Credits -- NCB on BL
Umask-02 : 0x01 : PMU : [REQ] : None : VN1 No Credits -- REQ on AD
Umask-03 : 0x04 : PMU : [RSP] : None : VN1 No Credits -- RSP on AD
Umask-04 : 0x02 : PMU : [SNP] : None : VN1 No Credits -- SNP on AD
Umask-05 : 0x08 : PMU : [WB] : None : VN1 No Credits -- RSP on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363328
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_AG0_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.
Code     : 0x80
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363329
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_AG0_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress
Code     : 0x82
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363330
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_AG0_BL_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.
Code     : 0x88
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363331
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_AG0_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress
Code     : 0x8a
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363332
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_AG1_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.
Code     : 0x84
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363333
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_AG1_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress
Code     : 0x86
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363334
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_AG1_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress
Code     : 0x8e
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363335
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_AG1_BL_CREDITS_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.
Code     : 0x8c
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363336
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_CHA_AD_CREDITS_EMPTY
Equiv	 : None
Flags    : None
Desc     : No credits available to send to Cbox on the AD Ring (covers higher CBoxes)
Code     : 0x22
Umask-00 : 0x04 : PMU : [REQ] : None : CBox AD Credits Empty -- Requests
Umask-01 : 0x08 : PMU : [SNP] : None : CBox AD Credits Empty -- Snoops
Umask-02 : 0x01 : PMU : [VNA] : None : CBox AD Credits Empty -- VNA Messages
Umask-03 : 0x02 : PMU : [WB] : None : CBox AD Credits Empty -- Writebacks
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363337
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : Counts the number of uclks in the M3 uclk domain.  This could be slightly different than the count in the Ubox because of enable/freeze delays.  However, because the M3 is close to the Ubox, they generally should not diverge by more than a handful of cycles.
Code     : 0x1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363338
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_CMS_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xc0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363339
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_D2C_SENT
Equiv	 : None
Flags    : None
Desc     : Count cases BL sends direct to core
Code     : 0x2b
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363340
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_D2U_SENT
Equiv	 : None
Flags    : None
Desc     : Cases where SMI3 sends D2U command
Code     : 0x2a
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363341
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_EGRESS_ORDERING
Equiv	 : None
Flags    : None
Desc     : Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements
Code     : 0xae
Umask-00 : 0x04 : PMU : [IV_SNOOPGO_DN] : None : Egress Blocking due to Ordering requirements -- Down
Umask-01 : 0x01 : PMU : [IV_SNOOPGO_UP] : None : Egress Blocking due to Ordering requirements -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363342
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_FAST_ASSERTED
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles either the local or incoming distress signals are asserted.  Incoming distress includes up, dn and across.
Code     : 0xa5
Umask-00 : 0x02 : PMU : [HORZ] : None : FaST wire asserted -- Horizontal
Umask-01 : 0x01 : PMU : [VERT] : None : FaST wire asserted -- Vertical
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363343
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_HORZ_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa7
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AD Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AD Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AD Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AD Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363344
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_HORZ_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa9
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AK Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AK Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AK Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AK Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363345
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_HORZ_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xab
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal BL Ring in Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal BL Ring in Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal BL Ring in Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal BL Ring in Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363346
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_HORZ_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xad
Umask-00 : 0x01 : PMU : [LEFT] : None : Horizontal IV Ring in Use -- Left
Umask-01 : 0x04 : PMU : [RIGHT] : None : Horizontal IV Ring in Use -- Right
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363347
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_M2_BL_CREDITS_EMPTY
Equiv	 : None
Flags    : None
Desc     : No vn0 and vna credits available to send to M2
Code     : 0x23
Umask-00 : 0x01 : PMU : [IIO0_IIO1_NCB] : None : M2 BL Credits Empty -- IIO0 and IIO1 share the same ring destination. (1 VN0 credit only)
Umask-01 : 0x02 : PMU : [IIO2_NCB] : None : M2 BL Credits Empty -- IIO2
Umask-02 : 0x04 : PMU : [IIO3_NCB] : None : M2 BL Credits Empty -- IIO3
Umask-03 : 0x08 : PMU : [IIO4_NCB] : None : M2 BL Credits Empty -- IIO4
Umask-04 : 0x10 : PMU : [IIO5_NCB] : None : M2 BL Credits Empty -- IIO5
Umask-05 : 0x20 : PMU : [NCS] : None : M2 BL Credits Empty -- All IIO targets for NCS are in single mask. ORs them together
Umask-06 : 0x40 : PMU : [NCS_SEL] : None : M2 BL Credits Empty -- Selected M2p BL NCS credits
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363348
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_MULTI_SLOT_RCVD
Equiv	 : None
Flags    : None
Desc     : Multi slot flit received - S0, S1 and/or S2 populated (can use AK S0/S1 masks for AK allocations)
Code     : 0x3e
Umask-00 : 0x01 : PMU : [AD_SLOT0] : None : Multi Slot Flit Received -- AD - Slot 0
Umask-01 : 0x02 : PMU : [AD_SLOT1] : None : Multi Slot Flit Received -- AD - Slot 1
Umask-02 : 0x04 : PMU : [AD_SLOT2] : None : Multi Slot Flit Received -- AD - Slot 2
Umask-03 : 0x10 : PMU : [AK_SLOT0] : None : Multi Slot Flit Received -- AK - Slot 0
Umask-04 : 0x20 : PMU : [AK_SLOT2] : None : Multi Slot Flit Received -- AK - Slot 2
Umask-05 : 0x08 : PMU : [BL_SLOT0] : None : Multi Slot Flit Received -- BL - Slot 0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363349
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RING_BOUNCES_HORZ
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.
Code     : 0xa1
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Horizontal Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Horizontal Ring. -- AK
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Horizontal Ring. -- BL
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Horizontal Ring. -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363350
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RING_BOUNCES_VERT
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.
Code     : 0xa0
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Vertical Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Vertical Ring. -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Vertical Ring. -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Vertical Ring. -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363351
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RING_SINK_STARVED_HORZ
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa3
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Horizontal Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Horizontal Ring -- AK
Umask-02 : 0x20 : PMU : [AK_AG1] : None : Sink Starvation on Horizontal Ring -- Acknowledgements to Agent 1
Umask-03 : 0x04 : PMU : [BL] : None : Sink Starvation on Horizontal Ring -- BL
Umask-04 : 0x08 : PMU : [IV] : None : Sink Starvation on Horizontal Ring -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363352
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RING_SINK_STARVED_VERT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa2
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Vertical Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Vertical Ring -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Sink Starvation on Vertical Ring -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Sink Starvation on Vertical Ring -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363353
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RING_SRC_THRTL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa4
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363354
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXC_ARB_LOST_VN0
Equiv	 : None
Flags    : None
Desc     : VN0 message requested but lost arbitration
Code     : 0x4b
Umask-00 : 0x01 : PMU : [AD_REQ] : None : Lost Arb for VN0 -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : Lost Arb for VN0 -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : Lost Arb for VN0 -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : Lost Arb for VN0 -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : Lost Arb for VN0 -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : Lost Arb for VN0 -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : Lost Arb for VN0 -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363355
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXC_ARB_LOST_VN1
Equiv	 : None
Flags    : None
Desc     : VN1 message requested but lost arbitration
Code     : 0x4c
Umask-00 : 0x01 : PMU : [AD_REQ] : None : Lost Arb for VN1 -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : Lost Arb for VN1 -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : Lost Arb for VN1 -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : Lost Arb for VN1 -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : Lost Arb for VN1 -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : Lost Arb for VN1 -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : Lost Arb for VN1 -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363356
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXC_ARB_MISC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x4d
Umask-00 : 0x40 : PMU : [ADBL_PARALLEL_WIN] : None : Arb Miscellaneous -- AD, BL Parallel Win
Umask-01 : 0x04 : PMU : [NO_PROG_AD_VN0] : None : Arb Miscellaneous -- No Progress on Pending AD VN0
Umask-02 : 0x08 : PMU : [NO_PROG_AD_VN1] : None : Arb Miscellaneous -- No Progress on Pending AD VN1
Umask-03 : 0x10 : PMU : [NO_PROG_BL_VN0] : None : Arb Miscellaneous -- No Progress on Pending BL VN0
Umask-04 : 0x20 : PMU : [NO_PROG_BL_VN1] : None : Arb Miscellaneous -- No Progress on Pending BL VN1
Umask-05 : 0x01 : PMU : [PAR_BIAS_VN0] : None : Arb Miscellaneous -- Parallel Bias to VN0
Umask-06 : 0x02 : PMU : [PAR_BIAS_VN1] : None : Arb Miscellaneous -- Parallel Bias to VN1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363357
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXC_ARB_NOAD_REQ_VN0
Equiv	 : None
Flags    : None
Desc     : VN0 message was not able to request arbitration while some other message won arbitration
Code     : 0x49
Umask-00 : 0x01 : PMU : [AD_REQ] : None : Cant Arb for VN0 -- REQ on AAD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : Cant Arb for VN0 -- RSP on AAD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : Cant Arb for VN0 -- SNP on AAD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : Cant Arb for VN0 -- NCB on BBL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : Cant Arb for VN0 -- NCS on BBL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : Cant Arb for VN0 -- RSP on BBL
Umask-06 : 0x10 : PMU : [BL_WB] : None : Cant Arb for VN0 -- WB on BBL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363358
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXC_ARB_NOAD_REQ_VN1
Equiv	 : None
Flags    : None
Desc     : VN1 message was not able to request arbitration while some other message won arbitration
Code     : 0x4a
Umask-00 : 0x01 : PMU : [AD_REQ] : None : Cant Arb for VN1 -- REQ on AAD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : Cant Arb for VN1 -- RSP on AAD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : Cant Arb for VN1 -- SNP on AAD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : Cant Arb for VN1 -- NCB on BBL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : Cant Arb for VN1 -- NCS on BBL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : Cant Arb for VN1 -- RSP on BBL
Umask-06 : 0x10 : PMU : [BL_WB] : None : Cant Arb for VN1 -- WB on BBL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363359
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXC_ARB_NOCRED_VN0
Equiv	 : None
Flags    : None
Desc     : VN0 message is blocked from requesting arbitration due to lack of remote UPI credits
Code     : 0x47
Umask-00 : 0x01 : PMU : [AD_REQ] : None : No Credits to Arb for VN0 -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : No Credits to Arb for VN0 -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : No Credits to Arb for VN0 -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : No Credits to Arb for VN0 -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : No Credits to Arb for VN0 -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : No Credits to Arb for VN0 -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : No Credits to Arb for VN0 -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363360
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXC_ARB_NOCRED_VN1
Equiv	 : None
Flags    : None
Desc     : VN1 message is blocked from requesting arbitration due to lack of remote UPI credits
Code     : 0x48
Umask-00 : 0x01 : PMU : [AD_REQ] : None : No Credits to Arb for VN1 -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : No Credits to Arb for VN1 -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : No Credits to Arb for VN1 -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : No Credits to Arb for VN1 -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : No Credits to Arb for VN1 -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : No Credits to Arb for VN1 -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : No Credits to Arb for VN1 -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363361
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXC_BYPASSED
Equiv	 : None
Flags    : None
Desc     : Number ot times message is bypassed around the Ingress Queue
Code     : 0x40
Umask-00 : 0x02 : PMU : [AD_S0_BL_ARB] : None : Ingress Queue Bypasses -- AD to Slot 0 on BL Arb
Umask-01 : 0x01 : PMU : [AD_S0_IDLE] : None : Ingress Queue Bypasses -- AD to Slot 0 on Idle
Umask-02 : 0x04 : PMU : [AD_S1_BL_SLOT] : None : Ingress Queue Bypasses -- AD + BL to Slot 1
Umask-03 : 0x08 : PMU : [AD_S2_BL_SLOT] : None : Ingress Queue Bypasses -- AD + BL to Slot 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363362
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXC_COLLISION_VN0
Equiv	 : None
Flags    : None
Desc     : Count cases where Ingress VN0 packets lost the contest for Flit Slot 0.
Code     : 0x50
Umask-00 : 0x01 : PMU : [AD_REQ] : None : VN0 message lost contest for flit -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : VN0 message lost contest for flit -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : VN0 message lost contest for flit -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : VN0 message lost contest for flit -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : VN0 message lost contest for flit -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : VN0 message lost contest for flit -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : VN0 message lost contest for flit -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363363
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXC_COLLISION_VN1
Equiv	 : None
Flags    : None
Desc     : Count cases where Ingress VN1 packets lost the contest for Flit Slot 0.
Code     : 0x51
Umask-00 : 0x01 : PMU : [AD_REQ] : None : VN1 message lost contest for flit -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : VN1 message lost contest for flit -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : VN1 message lost contest for flit -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : VN1 message lost contest for flit -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : VN1 message lost contest for flit -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : VN1 message lost contest for flit -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : VN1 message lost contest for flit -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363364
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXC_CRD_MISC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x60
Umask-00 : 0x01 : PMU : [ANY_BGF_FIFO] : None : Miscellaneous Credit Events -- Any In BGF FIFO
Umask-01 : 0x02 : PMU : [ANY_BGF_PATH] : None : Miscellaneous Credit Events -- Any in BGF Path
Umask-02 : 0x04 : PMU : [NO_D2K_FOR_ARB] : None : Miscellaneous Credit Events -- No D2K For Arb
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363365
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXC_CRD_OCC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x61
Umask-00 : 0x10 : PMU : [D2K_CRD] : None : Credit Occupancy -- D2K Credits
Umask-01 : 0x02 : PMU : [FLITS_IN_FIFO] : None : Credit Occupancy -- Packets in BGF FIFO
Umask-02 : 0x04 : PMU : [FLITS_IN_PATH] : None : Credit Occupancy -- Packets in BGF Path
Umask-03 : 0x40 : PMU : [P1P_FIFO] : None : Credit Occupancy -- 
Umask-04 : 0x20 : PMU : [P1P_TOTAL] : None : Credit Occupancy -- 
Umask-05 : 0x08 : PMU : [TxQ_CRD] : None : Credit Occupancy -- Transmit Credits
Umask-06 : 0x01 : PMU : [VNA_IN_USE] : None : Credit Occupancy -- VNA In Use
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363366
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXC_CYCLES_NE_VN0
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles when the UPI Ingress is not empty.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue occupancy.  Multiple ingress buffers can be tracked at a given time using multiple counters.
Code     : 0x43
Umask-00 : 0x01 : PMU : [AD_REQ] : None : VN0 Ingress (from CMS) Queue - Cycles Not Empty -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : VN0 Ingress (from CMS) Queue - Cycles Not Empty -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : VN0 Ingress (from CMS) Queue - Cycles Not Empty -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : VN0 Ingress (from CMS) Queue - Cycles Not Empty -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : VN0 Ingress (from CMS) Queue - Cycles Not Empty -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : VN0 Ingress (from CMS) Queue - Cycles Not Empty -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : VN0 Ingress (from CMS) Queue - Cycles Not Empty -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363367
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXC_CYCLES_NE_VN1
Equiv	 : None
Flags    : None
Desc     : Counts the number of allocations into the UPI VN1  Ingress.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI VN1  Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.
Code     : 0x44
Umask-00 : 0x01 : PMU : [AD_REQ] : None : VN1 Ingress (from CMS) Queue - Cycles Not Empty -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : VN1 Ingress (from CMS) Queue - Cycles Not Empty -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : VN1 Ingress (from CMS) Queue - Cycles Not Empty -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : VN1 Ingress (from CMS) Queue - Cycles Not Empty -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : VN1 Ingress (from CMS) Queue - Cycles Not Empty -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : VN1 Ingress (from CMS) Queue - Cycles Not Empty -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : VN1 Ingress (from CMS) Queue - Cycles Not Empty -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363368
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXC_FLITS_DATA_NOT_SENT
Equiv	 : None
Flags    : None
Desc     : Data flit is ready for transmission but could not be sent
Code     : 0x57
Umask-00 : 0x01 : PMU : [ALL] : [default] : Data Flit Not Sent -- All
Umask-01 : 0x02 : PMU : [NO_BGF] : None : Data Flit Not Sent -- No BGF Credits
Umask-02 : 0x04 : PMU : [NO_TXQ] : None : Data Flit Not Sent -- No TxQ Credits
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363369
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXC_FLITS_GEN_BL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x59
Umask-00 : 0x01 : PMU : [P0_WAIT] : None : Generating BL Data Flit Sequence -- Wait on Pump 0
Umask-01 : 0x10 : PMU : [P1P_AT_LIMIT] : None : Generating BL Data Flit Sequence -- 
Umask-02 : 0x08 : PMU : [P1P_BUSY] : None : Generating BL Data Flit Sequence -- 
Umask-03 : 0x40 : PMU : [P1P_FIFO_FULL] : None : Generating BL Data Flit Sequence -- 
Umask-04 : 0x20 : PMU : [P1P_HOLD_P0] : None : Generating BL Data Flit Sequence -- 
Umask-05 : 0x04 : PMU : [P1P_TO_LIMBO] : None : Generating BL Data Flit Sequence -- 
Umask-06 : 0x02 : PMU : [P1_WAIT] : None : Generating BL Data Flit Sequence -- Wait on Pump 1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363370
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXC_FLITS_MISC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5a
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363371
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXC_FLITS_SENT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x56
Umask-00 : 0x01 : PMU : [1_MSG] : None : Sent Header Flit -- One Message
Umask-01 : 0x08 : PMU : [1_MSG_VNX] : None : Sent Header Flit -- One Message in non-VNA
Umask-02 : 0x02 : PMU : [2_MSGS] : None : Sent Header Flit -- Two Messages
Umask-03 : 0x04 : PMU : [3_MSGS] : None : Sent Header Flit -- Three Messages
Umask-04 : 0x10 : PMU : [SLOTS_1] : None : Sent Header Flit -- 
Umask-05 : 0x20 : PMU : [SLOTS_2] : None : Sent Header Flit -- 
Umask-06 : 0x40 : PMU : [SLOTS_3] : None : Sent Header Flit -- 
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363372
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXC_FLITS_SLOT_BL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x58
Umask-00 : 0x01 : PMU : [ALL] : [default] : Slotting BL Message Into Header Flit -- All
Umask-01 : 0x02 : PMU : [NEED_DATA] : None : Slotting BL Message Into Header Flit -- Needs Data Flit
Umask-02 : 0x04 : PMU : [P0_WAIT] : None : Slotting BL Message Into Header Flit -- Wait on Pump 0
Umask-03 : 0x10 : PMU : [P1_NOT_REQ] : None : Slotting BL Message Into Header Flit -- Don't Need Pump 1
Umask-04 : 0x20 : PMU : [P1_NOT_REQ_BUT_BUBBLE] : None : Slotting BL Message Into Header Flit -- Don't Need Pump 1 - Bubble
Umask-05 : 0x40 : PMU : [P1_NOT_REQ_NOT_AVAIL] : None : Slotting BL Message Into Header Flit -- Don't Need Pump 1 - Not Avail
Umask-06 : 0x08 : PMU : [P1_WAIT] : None : Slotting BL Message Into Header Flit -- Wait on Pump 1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363373
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXC_FLIT_GEN_HDR1
Equiv	 : None
Flags    : None
Desc     : Events related to Header Flit Generation - Set 1
Code     : 0x53
Umask-00 : 0x01 : PMU : [ACCUM] : None : Flit Gen - Header 1 -- Accumulate
Umask-01 : 0x02 : PMU : [ACCUM_READ] : None : Flit Gen - Header 1 -- Accumulate Ready
Umask-02 : 0x04 : PMU : [ACCUM_WASTED] : None : Flit Gen - Header 1 -- Accumulate Wasted
Umask-03 : 0x08 : PMU : [AHEAD_BLOCKED] : None : Flit Gen - Header 1 -- Run-Ahead - Blocked
Umask-04 : 0x10 : PMU : [AHEAD_MSG] : None : Flit Gen - Header 1 -- Run-Ahead - Message
Umask-05 : 0x20 : PMU : [PAR] : None : Flit Gen - Header 1 -- Parallel Ok
Umask-06 : 0x80 : PMU : [PAR_FLIT] : None : Flit Gen - Header 1 -- Parallel Flit Finished
Umask-07 : 0x40 : PMU : [PAR_MSG] : None : Flit Gen - Header 1 -- Parallel Message
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363374
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXC_FLIT_GEN_HDR2
Equiv	 : None
Flags    : None
Desc     : Events related to Header Flit Generation - Set 2
Code     : 0x54
Umask-00 : 0x01 : PMU : [RMSTALL] : None : Flit Gen - Header 2 -- Rate-matching Stall
Umask-01 : 0x02 : PMU : [RMSTALL_NOMSG] : None : Flit Gen - Header 2 -- Rate-matching Stall - No Message
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363375
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXC_FLIT_NOT_SENT
Equiv	 : None
Flags    : None
Desc     : header flit is ready for transmission but could not be sent
Code     : 0x55
Umask-00 : 0x01 : PMU : [ALL] : [default] : Header Not Sent -- All
Umask-01 : 0x02 : PMU : [NO_BGF_CRD] : None : Header Not Sent -- No BGF Credits
Umask-02 : 0x08 : PMU : [NO_BGF_NO_MSG] : None : Header Not Sent -- No BGF Credits + No Extra Message Slotted
Umask-03 : 0x04 : PMU : [NO_TXQ_CRD] : None : Header Not Sent -- No TxQ Credits
Umask-04 : 0x10 : PMU : [NO_TXQ_NO_MSG] : None : Header Not Sent -- No TxQ Credits + No Extra Message Slotted
Umask-05 : 0x20 : PMU : [ONE_TAKEN] : None : Header Not Sent -- Sent - One Slot Taken
Umask-06 : 0x80 : PMU : [THREE_TAKEN] : None : Header Not Sent -- Sent - Three Slots Taken
Umask-07 : 0x40 : PMU : [TWO_TAKEN] : None : Header Not Sent -- Sent - Two Slots Taken
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363376
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXC_HELD
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x52
Umask-00 : 0x40 : PMU : [CANT_SLOT_AD] : None : Message Held -- Cant Slot AAD
Umask-01 : 0x80 : PMU : [CANT_SLOT_BL] : None : Message Held -- Cant Slot BBL
Umask-02 : 0x10 : PMU : [PARALLEL_AD_LOST] : None : Message Held -- Parallel AD Lost
Umask-03 : 0x04 : PMU : [PARALLEL_ATTEMPT] : None : Message Held -- Parallel Attempt
Umask-04 : 0x20 : PMU : [PARALLEL_BL_LOST] : None : Message Held -- Parallel BL Lost
Umask-05 : 0x08 : PMU : [PARALLEL_SUCCESS] : None : Message Held -- Parallel Success
Umask-06 : 0x01 : PMU : [VN0] : None : Message Held -- VN0
Umask-07 : 0x02 : PMU : [VN1] : None : Message Held -- VN1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363377
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXC_INSERTS_VN0
Equiv	 : None
Flags    : None
Desc     : Counts the number of allocations into the UPI Ingress.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.
Code     : 0x41
Umask-00 : 0x01 : PMU : [AD_REQ] : None : VN0 Ingress (from CMS) Queue - Inserts -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : VN0 Ingress (from CMS) Queue - Inserts -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : VN0 Ingress (from CMS) Queue - Inserts -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : VN0 Ingress (from CMS) Queue - Inserts -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : VN0 Ingress (from CMS) Queue - Inserts -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : VN0 Ingress (from CMS) Queue - Inserts -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : VN0 Ingress (from CMS) Queue - Inserts -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363378
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXC_INSERTS_VN1
Equiv	 : None
Flags    : None
Desc     : Counts the number of allocations into the UPI VN1  Ingress.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI VN1  Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.
Code     : 0x42
Umask-00 : 0x01 : PMU : [AD_REQ] : None : VN1 Ingress (from CMS) Queue - Inserts -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : VN1 Ingress (from CMS) Queue - Inserts -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : VN1 Ingress (from CMS) Queue - Inserts -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : VN1 Ingress (from CMS) Queue - Inserts -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : VN1 Ingress (from CMS) Queue - Inserts -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : VN1 Ingress (from CMS) Queue - Inserts -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : VN1 Ingress (from CMS) Queue - Inserts -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363379
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXC_OCCUPANCY_VN0
Equiv	 : None
Flags    : None
Desc     : Accumulates the occupancy of a given UPI VN1  Ingress queue in each cycle.  This tracks one of the three ring Ingress buffers.  This can be used with the UPI VN1  Ingress Not Empty event to calculate average occupancy or the UPI VN1  Ingress Allocations event in order to calculate average queuing latency.
Code     : 0x45
Umask-00 : 0x01 : PMU : [AD_REQ] : None : VN0 Ingress (from CMS) Queue - Occupancy -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : VN0 Ingress (from CMS) Queue - Occupancy -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : VN0 Ingress (from CMS) Queue - Occupancy -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : VN0 Ingress (from CMS) Queue - Occupancy -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : VN0 Ingress (from CMS) Queue - Occupancy -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : VN0 Ingress (from CMS) Queue - Occupancy -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : VN0 Ingress (from CMS) Queue - Occupancy -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363380
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXC_OCCUPANCY_VN1
Equiv	 : None
Flags    : None
Desc     : Accumulates the occupancy of a given UPI VN1  Ingress queue in each cycle.  This tracks one of the three ring Ingress buffers.  This can be used with the UPI VN1  Ingress Not Empty event to calculate average occupancy or the UPI VN1  Ingress Allocations event in order to calculate average queuing latency.
Code     : 0x46
Umask-00 : 0x01 : PMU : [AD_REQ] : None : VN1 Ingress (from CMS) Queue - Occupancy -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : VN1 Ingress (from CMS) Queue - Occupancy -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : VN1 Ingress (from CMS) Queue - Occupancy -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : VN1 Ingress (from CMS) Queue - Occupancy -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : VN1 Ingress (from CMS) Queue - Occupancy -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : VN1 Ingress (from CMS) Queue - Occupancy -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : VN1 Ingress (from CMS) Queue - Occupancy -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363381
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXC_PACKING_MISS_VN0
Equiv	 : None
Flags    : None
Desc     : Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used.
Code     : 0x4e
Umask-00 : 0x01 : PMU : [AD_REQ] : None : VN0 message cant slot into flit -- REQ on AAD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : VN0 message cant slot into flit -- RSP on AAD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : VN0 message cant slot into flit -- SNP on AAD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : VN0 message cant slot into flit -- NCB on BBL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : VN0 message cant slot into flit -- NCS on BBL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : VN0 message cant slot into flit -- RSP on BBL
Umask-06 : 0x10 : PMU : [BL_WB] : None : VN0 message cant slot into flit -- WB on BBL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363382
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXC_PACKING_MISS_VN1
Equiv	 : None
Flags    : None
Desc     : Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used.
Code     : 0x4f
Umask-00 : 0x01 : PMU : [AD_REQ] : None : VN1 message cant slot into flit -- REQ on AAD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : VN1 message cant slot into flit -- RSP on AAD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : VN1 message cant slot into flit -- SNP on AAD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : VN1 message cant slot into flit -- NCB on BBL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : VN1 message cant slot into flit -- NCS on BBL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : VN1 message cant slot into flit -- RSP on BBL
Umask-06 : 0x10 : PMU : [BL_WB] : None : VN1 message cant slot into flit -- WB on BBL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363383
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXC_SMI3_PFTCH
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x62
Umask-00 : 0x02 : PMU : [ARB_LOST] : None : SMI3 Prefetch Messages -- Lost Arbitration
Umask-01 : 0x01 : PMU : [ARRIVED] : None : SMI3 Prefetch Messages -- Arrived
Umask-02 : 0x08 : PMU : [DROP_OLD] : None : SMI3 Prefetch Messages -- Dropped - Old
Umask-03 : 0x10 : PMU : [DROP_WRAP] : None : SMI3 Prefetch Messages -- Dropped - Wrap
Umask-04 : 0x04 : PMU : [SLOTTED] : None : SMI3 Prefetch Messages -- Slotted
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363384
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXC_VNA_CRD
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5b
Umask-00 : 0x20 : PMU : [ANY_IN_USE] : None : Remote VNA Credits -- Any In Use
Umask-01 : 0x02 : PMU : [CORRECTED] : None : Remote VNA Credits -- Corrected
Umask-02 : 0x04 : PMU : [LT1] : None : Remote VNA Credits -- Level < 1
Umask-03 : 0x08 : PMU : [LT4] : None : Remote VNA Credits -- Level < 4
Umask-04 : 0x10 : PMU : [LT5] : None : Remote VNA Credits -- Level < 5
Umask-05 : 0x01 : PMU : [USED] : None : Remote VNA Credits -- Used
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363385
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXR_BUSY_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority
Code     : 0xb4
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-03 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363386
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXR_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the CMS Ingress
Code     : 0xb2
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Bypass -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Bypass -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Bypass -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Bypass -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Bypass -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Bypass -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363387
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXR_CRD_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.
Code     : 0xb3
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Injection Starvation -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Umask-05 : 0x80 : PMU : [IFV] : None : Transgress Injection Starvation -- IFV - Credit
Umask-06 : 0x08 : PMU : [IV_BNC] : None : Transgress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363388
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh
Code     : 0xb1
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Allocations -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Allocations -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Allocations -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Allocations -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Allocations -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Allocations -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363389
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_RXR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh
Code     : 0xb0
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363390
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_STALL_NO_TXR_HORZ_CRD_AD_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd0
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363391
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_STALL_NO_TXR_HORZ_CRD_AD_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd2
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363392
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_STALL_NO_TXR_HORZ_CRD_BL_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd4
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363393
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_STALL_NO_TXR_HORZ_CRD_BL_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd6
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363394
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_TXC_AD_ARB_FAIL
Equiv	 : None
Flags    : None
Desc     : AD arb but no win; arb request asserted but not won
Code     : 0x30
Umask-00 : 0x01 : PMU : [VN0_REQ] : None : Failed ARB for AD -- VN0 REQ Messages
Umask-01 : 0x04 : PMU : [VN0_RSP] : None : Failed ARB for AD -- VN0 RSP Messages
Umask-02 : 0x02 : PMU : [VN0_SNP] : None : Failed ARB for AD -- VN0 SNP Messages
Umask-03 : 0x08 : PMU : [VN0_WB] : None : Failed ARB for AD -- VN0 WB Messages
Umask-04 : 0x10 : PMU : [VN1_REQ] : None : Failed ARB for AD -- VN1 REQ Messages
Umask-05 : 0x40 : PMU : [VN1_RSP] : None : Failed ARB for AD -- VN1 RSP Messages
Umask-06 : 0x20 : PMU : [VN1_SNP] : None : Failed ARB for AD -- VN1 SNP Messages
Umask-07 : 0x80 : PMU : [VN1_WB] : None : Failed ARB for AD -- VN1 WB Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363395
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_TXC_AD_FLQ_BYPASS
Equiv	 : None
Flags    : None
Desc     : Counts cases when the AD flowQ is bypassed (S0, S1 and S2 indicate which slot was bypassed with S0 having the highest priority and S2 the least)
Code     : 0x2c
Umask-00 : 0x01 : PMU : [AD_SLOT0] : None : AD FlowQ Bypass -- 
Umask-01 : 0x02 : PMU : [AD_SLOT1] : None : AD FlowQ Bypass -- 
Umask-02 : 0x04 : PMU : [AD_SLOT2] : None : AD FlowQ Bypass -- 
Umask-03 : 0x08 : PMU : [BL_EARLY_RSP] : None : AD FlowQ Bypass -- 
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363396
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_TXC_AD_FLQ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Egress queue is Not Empty
Code     : 0x27
Umask-00 : 0x01 : PMU : [VN0_REQ] : None : AD Flow Q Not Empty -- VN0 REQ Messages
Umask-01 : 0x04 : PMU : [VN0_RSP] : None : AD Flow Q Not Empty -- VN0 RSP Messages
Umask-02 : 0x02 : PMU : [VN0_SNP] : None : AD Flow Q Not Empty -- VN0 SNP Messages
Umask-03 : 0x08 : PMU : [VN0_WB] : None : AD Flow Q Not Empty -- VN0 WB Messages
Umask-04 : 0x10 : PMU : [VN1_REQ] : None : AD Flow Q Not Empty -- VN1 REQ Messages
Umask-05 : 0x40 : PMU : [VN1_RSP] : None : AD Flow Q Not Empty -- VN1 RSP Messages
Umask-06 : 0x20 : PMU : [VN1_SNP] : None : AD Flow Q Not Empty -- VN1 SNP Messages
Umask-07 : 0x80 : PMU : [VN1_WB] : None : AD Flow Q Not Empty -- VN1 WB Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363397
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_TXC_AD_FLQ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency.  Only a single FlowQ queue can be tracked at any given time.  It is not possible to filter based on direction or polarity.
Code     : 0x2d
Umask-00 : 0x01 : PMU : [VN0_REQ] : None : AD Flow Q Inserts -- VN0 REQ Messages
Umask-01 : 0x04 : PMU : [VN0_RSP] : None : AD Flow Q Inserts -- VN0 RSP Messages
Umask-02 : 0x02 : PMU : [VN0_SNP] : None : AD Flow Q Inserts -- VN0 SNP Messages
Umask-03 : 0x08 : PMU : [VN0_WB] : None : AD Flow Q Inserts -- VN0 WB Messages
Umask-04 : 0x10 : PMU : [VN1_REQ] : None : AD Flow Q Inserts -- VN1 REQ Messages
Umask-05 : 0x40 : PMU : [VN1_RSP] : None : AD Flow Q Inserts -- VN1 RSP Messages
Umask-06 : 0x20 : PMU : [VN1_SNP] : None : AD Flow Q Inserts -- VN1 SNP Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363398
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_TXC_AD_FLQ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x1c
Umask-00 : 0x01 : PMU : [VN0_REQ] : None : AD Flow Q Occupancy -- VN0 REQ Messages
Umask-01 : 0x04 : PMU : [VN0_RSP] : None : AD Flow Q Occupancy -- VN0 RSP Messages
Umask-02 : 0x02 : PMU : [VN0_SNP] : None : AD Flow Q Occupancy -- VN0 SNP Messages
Umask-03 : 0x08 : PMU : [VN0_WB] : None : AD Flow Q Occupancy -- VN0 WB Messages
Umask-04 : 0x10 : PMU : [VN1_REQ] : None : AD Flow Q Occupancy -- VN1 REQ Messages
Umask-05 : 0x40 : PMU : [VN1_RSP] : None : AD Flow Q Occupancy -- VN1 RSP Messages
Umask-06 : 0x20 : PMU : [VN1_SNP] : None : AD Flow Q Occupancy -- VN1 SNP Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363399
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_TXC_AD_SNPF_GRP1_VN1
Equiv	 : None
Flags    : None
Desc     : Number of snpfanout targets and non-idle cycles can be used to calculate average snpfanout latency
Code     : 0x3c
Umask-00 : 0x04 : PMU : [VN0_CHA] : None : Number of Snoop Targets -- CHA on VN0
Umask-01 : 0x40 : PMU : [VN0_NON_IDLE] : None : Number of Snoop Targets -- Non Idle cycles on VN0
Umask-02 : 0x01 : PMU : [VN0_PEER_UPI0] : None : Number of Snoop Targets -- Peer UPI0 on VN0
Umask-03 : 0x02 : PMU : [VN0_PEER_UPI1] : None : Number of Snoop Targets -- Peer UPI1 on VN0
Umask-04 : 0x20 : PMU : [VN1_CHA] : None : Number of Snoop Targets -- CHA on VN1
Umask-05 : 0x80 : PMU : [VN1_NON_IDLE] : None : Number of Snoop Targets -- Non Idle cycles on VN1
Umask-06 : 0x08 : PMU : [VN1_PEER_UPI0] : None : Number of Snoop Targets -- Peer UPI0 on VN1
Umask-07 : 0x10 : PMU : [VN1_PEER_UPI1] : None : Number of Snoop Targets -- Peer UPI1 on VN1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363400
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_TXC_AD_SNPF_GRP2_VN1
Equiv	 : None
Flags    : None
Desc     : Outcome of SnpF pending arbitration
Code     : 0x3d
Umask-00 : 0x01 : PMU : [VN0_SNPFP_NONSNP] : None : Snoop Arbitration -- FlowQ Won
Umask-01 : 0x04 : PMU : [VN0_SNPFP_VN2SNP] : None : Snoop Arbitration -- FlowQ SnpF Won
Umask-02 : 0x02 : PMU : [VN1_SNPFP_NONSNP] : None : Snoop Arbitration -- FlowQ Won
Umask-03 : 0x08 : PMU : [VN1_SNPFP_VN0SNP] : None : Snoop Arbitration -- FlowQ SnpF Won
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363401
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_TXC_AD_SPEC_ARB_CRD_AVAIL
Equiv	 : None
Flags    : None
Desc     : AD speculative arb request with prior cycle credit check complete and credit avail
Code     : 0x34
Umask-00 : 0x01 : PMU : [VN0_REQ] : None : Speculative ARB for AD  -  Credit Available -- VN0 REQ Messages
Umask-01 : 0x02 : PMU : [VN0_SNP] : None : Speculative ARB for AD  -  Credit Available -- VN0 SNP Messages
Umask-02 : 0x08 : PMU : [VN0_WB] : None : Speculative ARB for AD  -  Credit Available -- VN0 WB Messages
Umask-03 : 0x10 : PMU : [VN1_REQ] : None : Speculative ARB for AD  -  Credit Available -- VN1 REQ Messages
Umask-04 : 0x20 : PMU : [VN1_SNP] : None : Speculative ARB for AD  -  Credit Available -- VN1 SNP Messages
Umask-05 : 0x80 : PMU : [VN1_WB] : None : Speculative ARB for AD  -  Credit Available -- VN1 WB Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363402
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_TXC_AD_SPEC_ARB_NEW_MSG
Equiv	 : None
Flags    : None
Desc     : AD speculative arb request due to new message arriving on a specific channel (MC/VN)
Code     : 0x33
Umask-00 : 0x01 : PMU : [VN0_REQ] : None : Speculative ARB for AD  - New Message -- VN0 REQ Messages
Umask-01 : 0x02 : PMU : [VN0_SNP] : None : Speculative ARB for AD  - New Message -- VN0 SNP Messages
Umask-02 : 0x08 : PMU : [VN0_WB] : None : Speculative ARB for AD  - New Message -- VN0 WB Messages
Umask-03 : 0x10 : PMU : [VN1_REQ] : None : Speculative ARB for AD  - New Message -- VN1 REQ Messages
Umask-04 : 0x20 : PMU : [VN1_SNP] : None : Speculative ARB for AD  - New Message -- VN1 SNP Messages
Umask-05 : 0x80 : PMU : [VN1_WB] : None : Speculative ARB for AD  - New Message -- VN1 WB Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363403
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_TXC_AD_SPEC_ARB_NO_OTHER_PEND
Equiv	 : None
Flags    : None
Desc     : AD speculative arb request asserted due to no other channel being active (have a valid entry but don't have credits to send)
Code     : 0x32
Umask-00 : 0x01 : PMU : [VN0_REQ] : None : Speculative ARB for AD  - No Credit -- VN0 REQ Messages
Umask-01 : 0x04 : PMU : [VN0_RSP] : None : Speculative ARB for AD  - No Credit -- VN0 RSP Messages
Umask-02 : 0x02 : PMU : [VN0_SNP] : None : Speculative ARB for AD  - No Credit -- VN0 SNP Messages
Umask-03 : 0x08 : PMU : [VN0_WB] : None : Speculative ARB for AD  - No Credit -- VN0 WB Messages
Umask-04 : 0x10 : PMU : [VN1_REQ] : None : Speculative ARB for AD  - No Credit -- VN1 REQ Messages
Umask-05 : 0x40 : PMU : [VN1_RSP] : None : Speculative ARB for AD  - No Credit -- VN1 RSP Messages
Umask-06 : 0x20 : PMU : [VN1_SNP] : None : Speculative ARB for AD  - No Credit -- VN1 SNP Messages
Umask-07 : 0x80 : PMU : [VN1_WB] : None : Speculative ARB for AD  - No Credit -- VN1 WB Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363404
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_TXC_AK_FLQ_INSERTS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x2f
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363405
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_TXC_AK_FLQ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x1e
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363406
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_TXC_BL_ARB_FAIL
Equiv	 : None
Flags    : None
Desc     : BL arb but no win; arb request asserted but not won
Code     : 0x35
Umask-00 : 0x04 : PMU : [VN0_NCB] : None : Failed ARB for BL -- VN0 NCB Messages
Umask-01 : 0x08 : PMU : [VN0_NCS] : None : Failed ARB for BL -- VN0 NCS Messages
Umask-02 : 0x01 : PMU : [VN0_RSP] : None : Failed ARB for BL -- VN0 RSP Messages
Umask-03 : 0x02 : PMU : [VN0_WB] : None : Failed ARB for BL -- VN0 WB Messages
Umask-04 : 0x40 : PMU : [VN1_NCB] : None : Failed ARB for BL -- VN1 NCS Messages
Umask-05 : 0x80 : PMU : [VN1_NCS] : None : Failed ARB for BL -- VN1 NCB Messages
Umask-06 : 0x10 : PMU : [VN1_RSP] : None : Failed ARB for BL -- VN1 RSP Messages
Umask-07 : 0x20 : PMU : [VN1_WB] : None : Failed ARB for BL -- VN1 WB Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363407
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_TXC_BL_FLQ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Egress queue is Not Empty
Code     : 0x28
Umask-00 : 0x01 : PMU : [VN0_REQ] : None : BL Flow Q Not Empty -- VN0 REQ Messages
Umask-01 : 0x04 : PMU : [VN0_RSP] : None : BL Flow Q Not Empty -- VN0 RSP Messages
Umask-02 : 0x02 : PMU : [VN0_SNP] : None : BL Flow Q Not Empty -- VN0 SNP Messages
Umask-03 : 0x08 : PMU : [VN0_WB] : None : BL Flow Q Not Empty -- VN0 WB Messages
Umask-04 : 0x10 : PMU : [VN1_REQ] : None : BL Flow Q Not Empty -- VN1 REQ Messages
Umask-05 : 0x40 : PMU : [VN1_RSP] : None : BL Flow Q Not Empty -- VN1 RSP Messages
Umask-06 : 0x20 : PMU : [VN1_SNP] : None : BL Flow Q Not Empty -- VN1 SNP Messages
Umask-07 : 0x80 : PMU : [VN1_WB] : None : BL Flow Q Not Empty -- VN1 WB Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363408
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_TXC_BL_FLQ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency.  Only a single FlowQ queue can be tracked at any given time.  It is not possible to filter based on direction or polarity.
Code     : 0x2e
Umask-00 : 0x01 : PMU : [VN0_NCB] : None : BL Flow Q Inserts -- VN0 RSP Messages
Umask-01 : 0x02 : PMU : [VN0_NCS] : None : BL Flow Q Inserts -- VN0 WB Messages
Umask-02 : 0x08 : PMU : [VN0_RSP] : None : BL Flow Q Inserts -- VN0 NCS Messages
Umask-03 : 0x04 : PMU : [VN0_WB] : None : BL Flow Q Inserts -- VN0 NCB Messages
Umask-04 : 0x10 : PMU : [VN1_NCB] : None : BL Flow Q Inserts -- VN1 RSP Messages
Umask-05 : 0x20 : PMU : [VN1_NCS] : None : BL Flow Q Inserts -- VN1 WB Messages
Umask-06 : 0x80 : PMU : [VN1_RSP] : None : BL Flow Q Inserts -- VN1_NCB Messages
Umask-07 : 0x40 : PMU : [VN1_WB] : None : BL Flow Q Inserts -- VN1_NCS Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363409
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_TXC_BL_FLQ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x1d
Umask-00 : 0x04 : PMU : [VN0_NCB] : None : BL Flow Q Occupancy -- VN0 NCB Messages
Umask-01 : 0x08 : PMU : [VN0_NCS] : None : BL Flow Q Occupancy -- VN0 NCS Messages
Umask-02 : 0x01 : PMU : [VN0_RSP] : None : BL Flow Q Occupancy -- VN0 RSP Messages
Umask-03 : 0x02 : PMU : [VN0_WB] : None : BL Flow Q Occupancy -- VN0 WB Messages
Umask-04 : 0x40 : PMU : [VN1_NCB] : None : BL Flow Q Occupancy -- VN1_NCS Messages
Umask-05 : 0x80 : PMU : [VN1_NCS] : None : BL Flow Q Occupancy -- VN1_NCB Messages
Umask-06 : 0x10 : PMU : [VN1_RSP] : None : BL Flow Q Occupancy -- VN1 RSP Messages
Umask-07 : 0x20 : PMU : [VN1_WB] : None : BL Flow Q Occupancy -- VN1 WB Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363410
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_TXC_BL_SPEC_ARB_NEW_MSG
Equiv	 : None
Flags    : None
Desc     : BL speculative arb request due to new message arriving on a specific channel (MC/VN)
Code     : 0x38
Umask-00 : 0x02 : PMU : [VN0_NCB] : None : Speculative ARB for BL  - New Message -- VN0 WB Messages
Umask-01 : 0x08 : PMU : [VN0_NCS] : None : Speculative ARB for BL  - New Message -- VN0 NCS Messages
Umask-02 : 0x01 : PMU : [VN0_WB] : None : Speculative ARB for BL  - New Message -- VN0 WB Messages
Umask-03 : 0x20 : PMU : [VN1_NCB] : None : Speculative ARB for BL  - New Message -- VN1 WB Messages
Umask-04 : 0x80 : PMU : [VN1_NCS] : None : Speculative ARB for BL  - New Message -- VN1 NCB Messages
Umask-05 : 0x10 : PMU : [VN1_WB] : None : Speculative ARB for BL  - New Message -- VN1 RSP Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363411
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_TXC_BL_SPEC_ARB_NO_OTHER_PEND
Equiv	 : None
Flags    : None
Desc     : BL speculative arb request asserted due to no other channel being active (have a valid entry but don't have credits to send)
Code     : 0x37
Umask-00 : 0x04 : PMU : [VN0_NCB] : None : Speculative ARB for AD Failed - No Credit -- VN0 NCB Messages
Umask-01 : 0x08 : PMU : [VN0_NCS] : None : Speculative ARB for AD Failed - No Credit -- VN0 NCS Messages
Umask-02 : 0x01 : PMU : [VN0_RSP] : None : Speculative ARB for AD Failed - No Credit -- VN0 RSP Messages
Umask-03 : 0x02 : PMU : [VN0_WB] : None : Speculative ARB for AD Failed - No Credit -- VN0 WB Messages
Umask-04 : 0x40 : PMU : [VN1_NCB] : None : Speculative ARB for AD Failed - No Credit -- VN1 NCS Messages
Umask-05 : 0x80 : PMU : [VN1_NCS] : None : Speculative ARB for AD Failed - No Credit -- VN1 NCB Messages
Umask-06 : 0x10 : PMU : [VN1_RSP] : None : Speculative ARB for AD Failed - No Credit -- VN1 RSP Messages
Umask-07 : 0x20 : PMU : [VN1_WB] : None : Speculative ARB for AD Failed - No Credit -- VN1 WB Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363412
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_TXR_HORZ_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9d
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal ADS Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal ADS Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal ADS Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal ADS Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal ADS Used -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363413
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_TXR_HORZ_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.
Code     : 0x9f
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Bypass Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Bypass Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Bypass Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Bypass Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Bypass Used -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Bypass Used -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363414
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_TXR_HORZ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x96
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363415
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_TXR_HORZ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x97
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363416
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_TXR_HORZ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x95
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Inserts -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Inserts -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Inserts -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Inserts -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Inserts -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Inserts -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363417
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_TXR_HORZ_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Horizontal Rinng
Code     : 0x99
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress NACKs -- AD - Bounce
Umask-01 : 0x20 : PMU : [AD_CRD] : None : CMS Horizontal Egress NACKs -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress NACKs -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress NACKs -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress NACKs -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress NACKs -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363418
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_TXR_HORZ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x94
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363419
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_TXR_HORZ_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.
Code     : 0x9b
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Injection Starvation -- AD - Bounce
Umask-01 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Injection Starvation -- AK - Bounce
Umask-02 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Injection Starvation -- BL - Bounce
Umask-03 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363420
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_TXR_VERT_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9c
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363421
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_TXR_VERT_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.
Code     : 0x9e
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical ADS Used -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363422
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_TXR_VERT_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x92
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Full -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363423
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_TXR_VERT_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x93
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363424
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_TXR_VERT_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x91
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Allocations -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Allocations -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Allocations -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Allocations -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Allocations -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Allocations -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Allocations -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363425
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_TXR_VERT_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Vertical Rinng
Code     : 0x98
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress NACKs -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress NACKs -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress NACKs -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress NACKs -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress NACKs -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress NACKs -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress NACKs -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363426
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_TXR_VERT_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x90
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Occupancy -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Occupancy -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Occupancy -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Occupancy -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Occupancy -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Occupancy -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Occupancy -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363427
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_TXR_VERT_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.
Code     : 0x9a
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress Injection Starvation -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363428
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_UPI_PEER_AD_CREDITS_EMPTY
Equiv	 : None
Flags    : None
Desc     : No credits available to send to UPIs on the AD Ring
Code     : 0x20
Umask-00 : 0x02 : PMU : [VN0_REQ] : None : UPI0 AD Credits Empty -- VN0 REQ Messages
Umask-01 : 0x08 : PMU : [VN0_RSP] : None : UPI0 AD Credits Empty -- VN0 RSP Messages
Umask-02 : 0x04 : PMU : [VN0_SNP] : None : UPI0 AD Credits Empty -- VN0 SNP Messages
Umask-03 : 0x10 : PMU : [VN1_REQ] : None : UPI0 AD Credits Empty -- VN1 REQ Messages
Umask-04 : 0x40 : PMU : [VN1_RSP] : None : UPI0 AD Credits Empty -- VN1 RSP Messages
Umask-05 : 0x20 : PMU : [VN1_SNP] : None : UPI0 AD Credits Empty -- VN1 SNP Messages
Umask-06 : 0x01 : PMU : [VNA] : None : UPI0 AD Credits Empty -- VNA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363429
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_UPI_PEER_BL_CREDITS_EMPTY
Equiv	 : None
Flags    : None
Desc     : No credits available to send to UPI on the BL Ring (diff between non-SMI and SMI mode)
Code     : 0x21
Umask-00 : 0x04 : PMU : [VN0_NCS_NCB] : None : UPI0 BL Credits Empty -- VN0 RSP Messages
Umask-01 : 0x02 : PMU : [VN0_RSP] : None : UPI0 BL Credits Empty -- VN0 REQ Messages
Umask-02 : 0x08 : PMU : [VN0_WB] : None : UPI0 BL Credits Empty -- VN0 SNP Messages
Umask-03 : 0x20 : PMU : [VN1_NCS_NCB] : None : UPI0 BL Credits Empty -- VN1 RSP Messages
Umask-04 : 0x10 : PMU : [VN1_RSP] : None : UPI0 BL Credits Empty -- VN1 REQ Messages
Umask-05 : 0x40 : PMU : [VN1_WB] : None : UPI0 BL Credits Empty -- VN1 SNP Messages
Umask-06 : 0x01 : PMU : [VNA] : None : UPI0 BL Credits Empty -- VNA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363430
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_UPI_PREFETCH_SPAWN
Equiv	 : None
Flags    : None
Desc     : Count cases where FlowQ causes spawn of Prefetch to iMC/SMI3 target
Code     : 0x29
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363431
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_VERT_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa6
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AD Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AD Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AD Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AD Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363432
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_VERT_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa8
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AK Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AK Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AK Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AK Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363433
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_VERT_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xaa
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical BL Ring in Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical BL Ring in Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical BL Ring in Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical BL Ring in Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363434
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_VERT_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xac
Umask-00 : 0x04 : PMU : [DN] : None : Vertical IV Ring in Use -- Down
Umask-01 : 0x01 : PMU : [UP] : None : Vertical IV Ring in Use -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363435
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_VN0_CREDITS_USED
Equiv	 : None
Flags    : None
Desc     : Number of times a VN0 credit was used on the DRS message channel.  In order for a request to be transferred across UPI, it must be guaranteed to have a flit buffer on the remote socket to sink into.  There are two credit pools, VNA and VN0.  VNA is a shared pool used to achieve high performance.  The VN0 pool has reserved entries for each message class and is used to prevent deadlock.  Requests first attempt to acquire a VNA credit, and then fall back to VN0 if they fail.  This counts the number of times a VN0 credit was used.  Note that a single VN0 credit holds access to potentially multiple flit buffers.  For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits.  A transfer on VN0 will only count a single credit even though it may use multiple buffers.
Code     : 0x5c
Umask-00 : 0x10 : PMU : [NCB] : None : VN0 Credit Used -- WB on BL
Umask-01 : 0x20 : PMU : [NCS] : None : VN0 Credit Used -- NCB on BL
Umask-02 : 0x01 : PMU : [REQ] : None : VN0 Credit Used -- REQ on AD
Umask-03 : 0x04 : PMU : [RSP] : None : VN0 Credit Used -- RSP on AD
Umask-04 : 0x02 : PMU : [SNP] : None : VN0 Credit Used -- SNP on AD
Umask-05 : 0x08 : PMU : [WB] : None : VN0 Credit Used -- RSP on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363436
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_VN0_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Number of Cycles there were no VN0 Credits
Code     : 0x5e
Umask-00 : 0x10 : PMU : [NCB] : None : VN0 No Credits -- WB on BL
Umask-01 : 0x20 : PMU : [NCS] : None : VN0 No Credits -- NCB on BL
Umask-02 : 0x01 : PMU : [REQ] : None : VN0 No Credits -- REQ on AD
Umask-03 : 0x04 : PMU : [RSP] : None : VN0 No Credits -- RSP on AD
Umask-04 : 0x02 : PMU : [SNP] : None : VN0 No Credits -- SNP on AD
Umask-05 : 0x08 : PMU : [WB] : None : VN0 No Credits -- RSP on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363437
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_VN1_CREDITS_USED
Equiv	 : None
Flags    : None
Desc     : Number of times a VN1 credit was used on the WB message channel.  In order for a request to be transferred across QPI, it must be guaranteed to have a flit buffer on the remote socket to sink into.  There are two credit pools, VNA and VN1.  VNA is a shared pool used to achieve high performance.  The VN1 pool has reserved entries for each message class and is used to prevent deadlock.  Requests first attempt to acquire a VNA credit, and then fall back to VN1 if they fail.  This counts the number of times a VN1 credit was used.  Note that a single VN1 credit holds access to potentially multiple flit buffers.  For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits.  A transfer on VN1 will only count a single credit even though it may use multiple buffers.
Code     : 0x5d
Umask-00 : 0x10 : PMU : [NCB] : None : VN1 Credit Used -- WB on BL
Umask-01 : 0x20 : PMU : [NCS] : None : VN1 Credit Used -- NCB on BL
Umask-02 : 0x01 : PMU : [REQ] : None : VN1 Credit Used -- REQ on AD
Umask-03 : 0x04 : PMU : [RSP] : None : VN1 Credit Used -- RSP on AD
Umask-04 : 0x02 : PMU : [SNP] : None : VN1 Credit Used -- SNP on AD
Umask-05 : 0x08 : PMU : [WB] : None : VN1 Credit Used -- RSP on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 763363438
PMU name : skx_unc_m3upi1 (Intel SkylakeX M3UPI1 uncore)
Name     : UNC_M3_VN1_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Number of Cycles there were no VN1 Credits
Code     : 0x5f
Umask-00 : 0x10 : PMU : [NCB] : None : VN1 No Credits -- WB on BL
Umask-01 : 0x20 : PMU : [NCS] : None : VN1 No Credits -- NCB on BL
Umask-02 : 0x01 : PMU : [REQ] : None : VN1 No Credits -- REQ on AD
Umask-03 : 0x04 : PMU : [RSP] : None : VN1 No Credits -- RSP on AD
Umask-04 : 0x02 : PMU : [SNP] : None : VN1 No Credits -- SNP on AD
Umask-05 : 0x08 : PMU : [WB] : None : VN1 No Credits -- RSP on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460480
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_AG0_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.
Code     : 0x80
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460481
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_AG0_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress
Code     : 0x82
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460482
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_AG0_BL_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.
Code     : 0x88
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460483
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_AG0_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress
Code     : 0x8a
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460484
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_AG1_AD_CRD_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.
Code     : 0x84
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460485
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_AG1_AD_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress
Code     : 0x86
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460486
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_AG1_BL_CRD_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress
Code     : 0x8e
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Occupancy -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Occupancy -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Occupancy -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Occupancy -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Occupancy -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Occupancy -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460487
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_AG1_BL_CREDITS_ACQUIRED
Equiv	 : None
Flags    : None
Desc     : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.
Code     : 0x8c
Umask-00 : 0x01 : PMU : [TGR0] : None : CMS Agent0 Credits Acquired -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : CMS Agent0 Credits Acquired -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : CMS Agent0 Credits Acquired -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : CMS Agent0 Credits Acquired -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : CMS Agent0 Credits Acquired -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : CMS Agent0 Credits Acquired -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460488
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_CHA_AD_CREDITS_EMPTY
Equiv	 : None
Flags    : None
Desc     : No credits available to send to Cbox on the AD Ring (covers higher CBoxes)
Code     : 0x22
Umask-00 : 0x04 : PMU : [REQ] : None : CBox AD Credits Empty -- Requests
Umask-01 : 0x08 : PMU : [SNP] : None : CBox AD Credits Empty -- Snoops
Umask-02 : 0x01 : PMU : [VNA] : None : CBox AD Credits Empty -- VNA Messages
Umask-03 : 0x02 : PMU : [WB] : None : CBox AD Credits Empty -- Writebacks
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460489
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : Counts the number of uclks in the M3 uclk domain.  This could be slightly different than the count in the Ubox because of enable/freeze delays.  However, because the M3 is close to the Ubox, they generally should not diverge by more than a handful of cycles.
Code     : 0x1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460490
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_CMS_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xc0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460491
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_D2C_SENT
Equiv	 : None
Flags    : None
Desc     : Count cases BL sends direct to core
Code     : 0x2b
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460492
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_D2U_SENT
Equiv	 : None
Flags    : None
Desc     : Cases where SMI3 sends D2U command
Code     : 0x2a
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460493
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_EGRESS_ORDERING
Equiv	 : None
Flags    : None
Desc     : Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements
Code     : 0xae
Umask-00 : 0x04 : PMU : [IV_SNOOPGO_DN] : None : Egress Blocking due to Ordering requirements -- Down
Umask-01 : 0x01 : PMU : [IV_SNOOPGO_UP] : None : Egress Blocking due to Ordering requirements -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460494
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_FAST_ASSERTED
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles either the local or incoming distress signals are asserted.  Incoming distress includes up, dn and across.
Code     : 0xa5
Umask-00 : 0x02 : PMU : [HORZ] : None : FaST wire asserted -- Horizontal
Umask-01 : 0x01 : PMU : [VERT] : None : FaST wire asserted -- Vertical
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460495
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_HORZ_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa7
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AD Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AD Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AD Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AD Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460496
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_HORZ_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa9
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal AK Ring In Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal AK Ring In Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal AK Ring In Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal AK Ring In Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460497
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_HORZ_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xab
Umask-00 : 0x01 : PMU : [LEFT_EVEN] : None : Horizontal BL Ring in Use -- Left and Even
Umask-01 : 0x02 : PMU : [LEFT_ODD] : None : Horizontal BL Ring in Use -- Left and Odd
Umask-02 : 0x04 : PMU : [RIGHT_EVEN] : None : Horizontal BL Ring in Use -- Right and Even
Umask-03 : 0x08 : PMU : [RIGHT_ODD] : None : Horizontal BL Ring in Use -- Right and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460498
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_HORZ_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xad
Umask-00 : 0x01 : PMU : [LEFT] : None : Horizontal IV Ring in Use -- Left
Umask-01 : 0x04 : PMU : [RIGHT] : None : Horizontal IV Ring in Use -- Right
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460499
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_M2_BL_CREDITS_EMPTY
Equiv	 : None
Flags    : None
Desc     : No vn0 and vna credits available to send to M2
Code     : 0x23
Umask-00 : 0x01 : PMU : [IIO0_IIO1_NCB] : None : M2 BL Credits Empty -- IIO0 and IIO1 share the same ring destination. (1 VN0 credit only)
Umask-01 : 0x02 : PMU : [IIO2_NCB] : None : M2 BL Credits Empty -- IIO2
Umask-02 : 0x04 : PMU : [IIO3_NCB] : None : M2 BL Credits Empty -- IIO3
Umask-03 : 0x08 : PMU : [IIO4_NCB] : None : M2 BL Credits Empty -- IIO4
Umask-04 : 0x10 : PMU : [IIO5_NCB] : None : M2 BL Credits Empty -- IIO5
Umask-05 : 0x20 : PMU : [NCS] : None : M2 BL Credits Empty -- All IIO targets for NCS are in single mask. ORs them together
Umask-06 : 0x40 : PMU : [NCS_SEL] : None : M2 BL Credits Empty -- Selected M2p BL NCS credits
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460500
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_MULTI_SLOT_RCVD
Equiv	 : None
Flags    : None
Desc     : Multi slot flit received - S0, S1 and/or S2 populated (can use AK S0/S1 masks for AK allocations)
Code     : 0x3e
Umask-00 : 0x01 : PMU : [AD_SLOT0] : None : Multi Slot Flit Received -- AD - Slot 0
Umask-01 : 0x02 : PMU : [AD_SLOT1] : None : Multi Slot Flit Received -- AD - Slot 1
Umask-02 : 0x04 : PMU : [AD_SLOT2] : None : Multi Slot Flit Received -- AD - Slot 2
Umask-03 : 0x10 : PMU : [AK_SLOT0] : None : Multi Slot Flit Received -- AK - Slot 0
Umask-04 : 0x20 : PMU : [AK_SLOT2] : None : Multi Slot Flit Received -- AK - Slot 2
Umask-05 : 0x08 : PMU : [BL_SLOT0] : None : Multi Slot Flit Received -- BL - Slot 0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460501
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RING_BOUNCES_HORZ
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.
Code     : 0xa1
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Horizontal Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Horizontal Ring. -- AK
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Horizontal Ring. -- BL
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Horizontal Ring. -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460502
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RING_BOUNCES_VERT
Equiv	 : None
Flags    : None
Desc     : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.
Code     : 0xa0
Umask-00 : 0x01 : PMU : [AD] : None : Messages that bounced on the Vertical Ring. -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Messages that bounced on the Vertical Ring. -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Messages that bounced on the Vertical Ring. -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Messages that bounced on the Vertical Ring. -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460503
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RING_SINK_STARVED_HORZ
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa3
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Horizontal Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Horizontal Ring -- AK
Umask-02 : 0x20 : PMU : [AK_AG1] : None : Sink Starvation on Horizontal Ring -- Acknowledgements to Agent 1
Umask-03 : 0x04 : PMU : [BL] : None : Sink Starvation on Horizontal Ring -- BL
Umask-04 : 0x08 : PMU : [IV] : None : Sink Starvation on Horizontal Ring -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460504
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RING_SINK_STARVED_VERT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa2
Umask-00 : 0x01 : PMU : [AD] : None : Sink Starvation on Vertical Ring -- AD
Umask-01 : 0x02 : PMU : [AK] : None : Sink Starvation on Vertical Ring -- Acknowledgements to core
Umask-02 : 0x04 : PMU : [BL] : None : Sink Starvation on Vertical Ring -- Data Responses to core
Umask-03 : 0x08 : PMU : [IV] : None : Sink Starvation on Vertical Ring -- Snoops of processors cachee.
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460505
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RING_SRC_THRTL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0xa4
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460506
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXC_ARB_LOST_VN0
Equiv	 : None
Flags    : None
Desc     : VN0 message requested but lost arbitration
Code     : 0x4b
Umask-00 : 0x01 : PMU : [AD_REQ] : None : Lost Arb for VN0 -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : Lost Arb for VN0 -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : Lost Arb for VN0 -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : Lost Arb for VN0 -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : Lost Arb for VN0 -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : Lost Arb for VN0 -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : Lost Arb for VN0 -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460507
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXC_ARB_LOST_VN1
Equiv	 : None
Flags    : None
Desc     : VN1 message requested but lost arbitration
Code     : 0x4c
Umask-00 : 0x01 : PMU : [AD_REQ] : None : Lost Arb for VN1 -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : Lost Arb for VN1 -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : Lost Arb for VN1 -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : Lost Arb for VN1 -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : Lost Arb for VN1 -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : Lost Arb for VN1 -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : Lost Arb for VN1 -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460508
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXC_ARB_MISC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x4d
Umask-00 : 0x40 : PMU : [ADBL_PARALLEL_WIN] : None : Arb Miscellaneous -- AD, BL Parallel Win
Umask-01 : 0x04 : PMU : [NO_PROG_AD_VN0] : None : Arb Miscellaneous -- No Progress on Pending AD VN0
Umask-02 : 0x08 : PMU : [NO_PROG_AD_VN1] : None : Arb Miscellaneous -- No Progress on Pending AD VN1
Umask-03 : 0x10 : PMU : [NO_PROG_BL_VN0] : None : Arb Miscellaneous -- No Progress on Pending BL VN0
Umask-04 : 0x20 : PMU : [NO_PROG_BL_VN1] : None : Arb Miscellaneous -- No Progress on Pending BL VN1
Umask-05 : 0x01 : PMU : [PAR_BIAS_VN0] : None : Arb Miscellaneous -- Parallel Bias to VN0
Umask-06 : 0x02 : PMU : [PAR_BIAS_VN1] : None : Arb Miscellaneous -- Parallel Bias to VN1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460509
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXC_ARB_NOAD_REQ_VN0
Equiv	 : None
Flags    : None
Desc     : VN0 message was not able to request arbitration while some other message won arbitration
Code     : 0x49
Umask-00 : 0x01 : PMU : [AD_REQ] : None : Cant Arb for VN0 -- REQ on AAD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : Cant Arb for VN0 -- RSP on AAD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : Cant Arb for VN0 -- SNP on AAD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : Cant Arb for VN0 -- NCB on BBL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : Cant Arb for VN0 -- NCS on BBL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : Cant Arb for VN0 -- RSP on BBL
Umask-06 : 0x10 : PMU : [BL_WB] : None : Cant Arb for VN0 -- WB on BBL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460510
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXC_ARB_NOAD_REQ_VN1
Equiv	 : None
Flags    : None
Desc     : VN1 message was not able to request arbitration while some other message won arbitration
Code     : 0x4a
Umask-00 : 0x01 : PMU : [AD_REQ] : None : Cant Arb for VN1 -- REQ on AAD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : Cant Arb for VN1 -- RSP on AAD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : Cant Arb for VN1 -- SNP on AAD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : Cant Arb for VN1 -- NCB on BBL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : Cant Arb for VN1 -- NCS on BBL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : Cant Arb for VN1 -- RSP on BBL
Umask-06 : 0x10 : PMU : [BL_WB] : None : Cant Arb for VN1 -- WB on BBL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460511
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXC_ARB_NOCRED_VN0
Equiv	 : None
Flags    : None
Desc     : VN0 message is blocked from requesting arbitration due to lack of remote UPI credits
Code     : 0x47
Umask-00 : 0x01 : PMU : [AD_REQ] : None : No Credits to Arb for VN0 -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : No Credits to Arb for VN0 -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : No Credits to Arb for VN0 -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : No Credits to Arb for VN0 -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : No Credits to Arb for VN0 -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : No Credits to Arb for VN0 -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : No Credits to Arb for VN0 -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460512
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXC_ARB_NOCRED_VN1
Equiv	 : None
Flags    : None
Desc     : VN1 message is blocked from requesting arbitration due to lack of remote UPI credits
Code     : 0x48
Umask-00 : 0x01 : PMU : [AD_REQ] : None : No Credits to Arb for VN1 -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : No Credits to Arb for VN1 -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : No Credits to Arb for VN1 -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : No Credits to Arb for VN1 -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : No Credits to Arb for VN1 -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : No Credits to Arb for VN1 -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : No Credits to Arb for VN1 -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460513
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXC_BYPASSED
Equiv	 : None
Flags    : None
Desc     : Number ot times message is bypassed around the Ingress Queue
Code     : 0x40
Umask-00 : 0x02 : PMU : [AD_S0_BL_ARB] : None : Ingress Queue Bypasses -- AD to Slot 0 on BL Arb
Umask-01 : 0x01 : PMU : [AD_S0_IDLE] : None : Ingress Queue Bypasses -- AD to Slot 0 on Idle
Umask-02 : 0x04 : PMU : [AD_S1_BL_SLOT] : None : Ingress Queue Bypasses -- AD + BL to Slot 1
Umask-03 : 0x08 : PMU : [AD_S2_BL_SLOT] : None : Ingress Queue Bypasses -- AD + BL to Slot 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460514
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXC_COLLISION_VN0
Equiv	 : None
Flags    : None
Desc     : Count cases where Ingress VN0 packets lost the contest for Flit Slot 0.
Code     : 0x50
Umask-00 : 0x01 : PMU : [AD_REQ] : None : VN0 message lost contest for flit -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : VN0 message lost contest for flit -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : VN0 message lost contest for flit -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : VN0 message lost contest for flit -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : VN0 message lost contest for flit -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : VN0 message lost contest for flit -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : VN0 message lost contest for flit -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460515
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXC_COLLISION_VN1
Equiv	 : None
Flags    : None
Desc     : Count cases where Ingress VN1 packets lost the contest for Flit Slot 0.
Code     : 0x51
Umask-00 : 0x01 : PMU : [AD_REQ] : None : VN1 message lost contest for flit -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : VN1 message lost contest for flit -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : VN1 message lost contest for flit -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : VN1 message lost contest for flit -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : VN1 message lost contest for flit -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : VN1 message lost contest for flit -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : VN1 message lost contest for flit -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460516
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXC_CRD_MISC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x60
Umask-00 : 0x01 : PMU : [ANY_BGF_FIFO] : None : Miscellaneous Credit Events -- Any In BGF FIFO
Umask-01 : 0x02 : PMU : [ANY_BGF_PATH] : None : Miscellaneous Credit Events -- Any in BGF Path
Umask-02 : 0x04 : PMU : [NO_D2K_FOR_ARB] : None : Miscellaneous Credit Events -- No D2K For Arb
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460517
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXC_CRD_OCC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x61
Umask-00 : 0x10 : PMU : [D2K_CRD] : None : Credit Occupancy -- D2K Credits
Umask-01 : 0x02 : PMU : [FLITS_IN_FIFO] : None : Credit Occupancy -- Packets in BGF FIFO
Umask-02 : 0x04 : PMU : [FLITS_IN_PATH] : None : Credit Occupancy -- Packets in BGF Path
Umask-03 : 0x40 : PMU : [P1P_FIFO] : None : Credit Occupancy -- 
Umask-04 : 0x20 : PMU : [P1P_TOTAL] : None : Credit Occupancy -- 
Umask-05 : 0x08 : PMU : [TxQ_CRD] : None : Credit Occupancy -- Transmit Credits
Umask-06 : 0x01 : PMU : [VNA_IN_USE] : None : Credit Occupancy -- VNA In Use
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460518
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXC_CYCLES_NE_VN0
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles when the UPI Ingress is not empty.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue occupancy.  Multiple ingress buffers can be tracked at a given time using multiple counters.
Code     : 0x43
Umask-00 : 0x01 : PMU : [AD_REQ] : None : VN0 Ingress (from CMS) Queue - Cycles Not Empty -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : VN0 Ingress (from CMS) Queue - Cycles Not Empty -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : VN0 Ingress (from CMS) Queue - Cycles Not Empty -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : VN0 Ingress (from CMS) Queue - Cycles Not Empty -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : VN0 Ingress (from CMS) Queue - Cycles Not Empty -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : VN0 Ingress (from CMS) Queue - Cycles Not Empty -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : VN0 Ingress (from CMS) Queue - Cycles Not Empty -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460519
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXC_CYCLES_NE_VN1
Equiv	 : None
Flags    : None
Desc     : Counts the number of allocations into the UPI VN1  Ingress.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI VN1  Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.
Code     : 0x44
Umask-00 : 0x01 : PMU : [AD_REQ] : None : VN1 Ingress (from CMS) Queue - Cycles Not Empty -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : VN1 Ingress (from CMS) Queue - Cycles Not Empty -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : VN1 Ingress (from CMS) Queue - Cycles Not Empty -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : VN1 Ingress (from CMS) Queue - Cycles Not Empty -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : VN1 Ingress (from CMS) Queue - Cycles Not Empty -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : VN1 Ingress (from CMS) Queue - Cycles Not Empty -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : VN1 Ingress (from CMS) Queue - Cycles Not Empty -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460520
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXC_FLITS_DATA_NOT_SENT
Equiv	 : None
Flags    : None
Desc     : Data flit is ready for transmission but could not be sent
Code     : 0x57
Umask-00 : 0x01 : PMU : [ALL] : [default] : Data Flit Not Sent -- All
Umask-01 : 0x02 : PMU : [NO_BGF] : None : Data Flit Not Sent -- No BGF Credits
Umask-02 : 0x04 : PMU : [NO_TXQ] : None : Data Flit Not Sent -- No TxQ Credits
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460521
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXC_FLITS_GEN_BL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x59
Umask-00 : 0x01 : PMU : [P0_WAIT] : None : Generating BL Data Flit Sequence -- Wait on Pump 0
Umask-01 : 0x10 : PMU : [P1P_AT_LIMIT] : None : Generating BL Data Flit Sequence -- 
Umask-02 : 0x08 : PMU : [P1P_BUSY] : None : Generating BL Data Flit Sequence -- 
Umask-03 : 0x40 : PMU : [P1P_FIFO_FULL] : None : Generating BL Data Flit Sequence -- 
Umask-04 : 0x20 : PMU : [P1P_HOLD_P0] : None : Generating BL Data Flit Sequence -- 
Umask-05 : 0x04 : PMU : [P1P_TO_LIMBO] : None : Generating BL Data Flit Sequence -- 
Umask-06 : 0x02 : PMU : [P1_WAIT] : None : Generating BL Data Flit Sequence -- Wait on Pump 1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460522
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXC_FLITS_MISC
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5a
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460523
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXC_FLITS_SENT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x56
Umask-00 : 0x01 : PMU : [1_MSG] : None : Sent Header Flit -- One Message
Umask-01 : 0x08 : PMU : [1_MSG_VNX] : None : Sent Header Flit -- One Message in non-VNA
Umask-02 : 0x02 : PMU : [2_MSGS] : None : Sent Header Flit -- Two Messages
Umask-03 : 0x04 : PMU : [3_MSGS] : None : Sent Header Flit -- Three Messages
Umask-04 : 0x10 : PMU : [SLOTS_1] : None : Sent Header Flit -- 
Umask-05 : 0x20 : PMU : [SLOTS_2] : None : Sent Header Flit -- 
Umask-06 : 0x40 : PMU : [SLOTS_3] : None : Sent Header Flit -- 
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460524
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXC_FLITS_SLOT_BL
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x58
Umask-00 : 0x01 : PMU : [ALL] : [default] : Slotting BL Message Into Header Flit -- All
Umask-01 : 0x02 : PMU : [NEED_DATA] : None : Slotting BL Message Into Header Flit -- Needs Data Flit
Umask-02 : 0x04 : PMU : [P0_WAIT] : None : Slotting BL Message Into Header Flit -- Wait on Pump 0
Umask-03 : 0x10 : PMU : [P1_NOT_REQ] : None : Slotting BL Message Into Header Flit -- Don't Need Pump 1
Umask-04 : 0x20 : PMU : [P1_NOT_REQ_BUT_BUBBLE] : None : Slotting BL Message Into Header Flit -- Don't Need Pump 1 - Bubble
Umask-05 : 0x40 : PMU : [P1_NOT_REQ_NOT_AVAIL] : None : Slotting BL Message Into Header Flit -- Don't Need Pump 1 - Not Avail
Umask-06 : 0x08 : PMU : [P1_WAIT] : None : Slotting BL Message Into Header Flit -- Wait on Pump 1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460525
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXC_FLIT_GEN_HDR1
Equiv	 : None
Flags    : None
Desc     : Events related to Header Flit Generation - Set 1
Code     : 0x53
Umask-00 : 0x01 : PMU : [ACCUM] : None : Flit Gen - Header 1 -- Accumulate
Umask-01 : 0x02 : PMU : [ACCUM_READ] : None : Flit Gen - Header 1 -- Accumulate Ready
Umask-02 : 0x04 : PMU : [ACCUM_WASTED] : None : Flit Gen - Header 1 -- Accumulate Wasted
Umask-03 : 0x08 : PMU : [AHEAD_BLOCKED] : None : Flit Gen - Header 1 -- Run-Ahead - Blocked
Umask-04 : 0x10 : PMU : [AHEAD_MSG] : None : Flit Gen - Header 1 -- Run-Ahead - Message
Umask-05 : 0x20 : PMU : [PAR] : None : Flit Gen - Header 1 -- Parallel Ok
Umask-06 : 0x80 : PMU : [PAR_FLIT] : None : Flit Gen - Header 1 -- Parallel Flit Finished
Umask-07 : 0x40 : PMU : [PAR_MSG] : None : Flit Gen - Header 1 -- Parallel Message
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460526
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXC_FLIT_GEN_HDR2
Equiv	 : None
Flags    : None
Desc     : Events related to Header Flit Generation - Set 2
Code     : 0x54
Umask-00 : 0x01 : PMU : [RMSTALL] : None : Flit Gen - Header 2 -- Rate-matching Stall
Umask-01 : 0x02 : PMU : [RMSTALL_NOMSG] : None : Flit Gen - Header 2 -- Rate-matching Stall - No Message
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460527
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXC_FLIT_NOT_SENT
Equiv	 : None
Flags    : None
Desc     : header flit is ready for transmission but could not be sent
Code     : 0x55
Umask-00 : 0x01 : PMU : [ALL] : [default] : Header Not Sent -- All
Umask-01 : 0x02 : PMU : [NO_BGF_CRD] : None : Header Not Sent -- No BGF Credits
Umask-02 : 0x08 : PMU : [NO_BGF_NO_MSG] : None : Header Not Sent -- No BGF Credits + No Extra Message Slotted
Umask-03 : 0x04 : PMU : [NO_TXQ_CRD] : None : Header Not Sent -- No TxQ Credits
Umask-04 : 0x10 : PMU : [NO_TXQ_NO_MSG] : None : Header Not Sent -- No TxQ Credits + No Extra Message Slotted
Umask-05 : 0x20 : PMU : [ONE_TAKEN] : None : Header Not Sent -- Sent - One Slot Taken
Umask-06 : 0x80 : PMU : [THREE_TAKEN] : None : Header Not Sent -- Sent - Three Slots Taken
Umask-07 : 0x40 : PMU : [TWO_TAKEN] : None : Header Not Sent -- Sent - Two Slots Taken
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460528
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXC_HELD
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x52
Umask-00 : 0x40 : PMU : [CANT_SLOT_AD] : None : Message Held -- Cant Slot AAD
Umask-01 : 0x80 : PMU : [CANT_SLOT_BL] : None : Message Held -- Cant Slot BBL
Umask-02 : 0x10 : PMU : [PARALLEL_AD_LOST] : None : Message Held -- Parallel AD Lost
Umask-03 : 0x04 : PMU : [PARALLEL_ATTEMPT] : None : Message Held -- Parallel Attempt
Umask-04 : 0x20 : PMU : [PARALLEL_BL_LOST] : None : Message Held -- Parallel BL Lost
Umask-05 : 0x08 : PMU : [PARALLEL_SUCCESS] : None : Message Held -- Parallel Success
Umask-06 : 0x01 : PMU : [VN0] : None : Message Held -- VN0
Umask-07 : 0x02 : PMU : [VN1] : None : Message Held -- VN1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460529
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXC_INSERTS_VN0
Equiv	 : None
Flags    : None
Desc     : Counts the number of allocations into the UPI Ingress.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.
Code     : 0x41
Umask-00 : 0x01 : PMU : [AD_REQ] : None : VN0 Ingress (from CMS) Queue - Inserts -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : VN0 Ingress (from CMS) Queue - Inserts -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : VN0 Ingress (from CMS) Queue - Inserts -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : VN0 Ingress (from CMS) Queue - Inserts -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : VN0 Ingress (from CMS) Queue - Inserts -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : VN0 Ingress (from CMS) Queue - Inserts -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : VN0 Ingress (from CMS) Queue - Inserts -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460530
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXC_INSERTS_VN1
Equiv	 : None
Flags    : None
Desc     : Counts the number of allocations into the UPI VN1  Ingress.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI VN1  Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.
Code     : 0x42
Umask-00 : 0x01 : PMU : [AD_REQ] : None : VN1 Ingress (from CMS) Queue - Inserts -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : VN1 Ingress (from CMS) Queue - Inserts -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : VN1 Ingress (from CMS) Queue - Inserts -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : VN1 Ingress (from CMS) Queue - Inserts -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : VN1 Ingress (from CMS) Queue - Inserts -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : VN1 Ingress (from CMS) Queue - Inserts -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : VN1 Ingress (from CMS) Queue - Inserts -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460531
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXC_OCCUPANCY_VN0
Equiv	 : None
Flags    : None
Desc     : Accumulates the occupancy of a given UPI VN1  Ingress queue in each cycle.  This tracks one of the three ring Ingress buffers.  This can be used with the UPI VN1  Ingress Not Empty event to calculate average occupancy or the UPI VN1  Ingress Allocations event in order to calculate average queuing latency.
Code     : 0x45
Umask-00 : 0x01 : PMU : [AD_REQ] : None : VN0 Ingress (from CMS) Queue - Occupancy -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : VN0 Ingress (from CMS) Queue - Occupancy -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : VN0 Ingress (from CMS) Queue - Occupancy -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : VN0 Ingress (from CMS) Queue - Occupancy -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : VN0 Ingress (from CMS) Queue - Occupancy -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : VN0 Ingress (from CMS) Queue - Occupancy -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : VN0 Ingress (from CMS) Queue - Occupancy -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460532
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXC_OCCUPANCY_VN1
Equiv	 : None
Flags    : None
Desc     : Accumulates the occupancy of a given UPI VN1  Ingress queue in each cycle.  This tracks one of the three ring Ingress buffers.  This can be used with the UPI VN1  Ingress Not Empty event to calculate average occupancy or the UPI VN1  Ingress Allocations event in order to calculate average queuing latency.
Code     : 0x46
Umask-00 : 0x01 : PMU : [AD_REQ] : None : VN1 Ingress (from CMS) Queue - Occupancy -- REQ on AD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : VN1 Ingress (from CMS) Queue - Occupancy -- RSP on AD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : VN1 Ingress (from CMS) Queue - Occupancy -- SNP on AD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : VN1 Ingress (from CMS) Queue - Occupancy -- NCB on BL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : VN1 Ingress (from CMS) Queue - Occupancy -- NCS on BL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : VN1 Ingress (from CMS) Queue - Occupancy -- RSP on BL
Umask-06 : 0x10 : PMU : [BL_WB] : None : VN1 Ingress (from CMS) Queue - Occupancy -- WB on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460533
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXC_PACKING_MISS_VN0
Equiv	 : None
Flags    : None
Desc     : Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used.
Code     : 0x4e
Umask-00 : 0x01 : PMU : [AD_REQ] : None : VN0 message cant slot into flit -- REQ on AAD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : VN0 message cant slot into flit -- RSP on AAD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : VN0 message cant slot into flit -- SNP on AAD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : VN0 message cant slot into flit -- NCB on BBL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : VN0 message cant slot into flit -- NCS on BBL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : VN0 message cant slot into flit -- RSP on BBL
Umask-06 : 0x10 : PMU : [BL_WB] : None : VN0 message cant slot into flit -- WB on BBL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460534
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXC_PACKING_MISS_VN1
Equiv	 : None
Flags    : None
Desc     : Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used.
Code     : 0x4f
Umask-00 : 0x01 : PMU : [AD_REQ] : None : VN1 message cant slot into flit -- REQ on AAD
Umask-01 : 0x04 : PMU : [AD_RSP] : None : VN1 message cant slot into flit -- RSP on AAD
Umask-02 : 0x02 : PMU : [AD_SNP] : None : VN1 message cant slot into flit -- SNP on AAD
Umask-03 : 0x20 : PMU : [BL_NCB] : None : VN1 message cant slot into flit -- NCB on BBL
Umask-04 : 0x40 : PMU : [BL_NCS] : None : VN1 message cant slot into flit -- NCS on BBL
Umask-05 : 0x08 : PMU : [BL_RSP] : None : VN1 message cant slot into flit -- RSP on BBL
Umask-06 : 0x10 : PMU : [BL_WB] : None : VN1 message cant slot into flit -- WB on BBL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460535
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXC_SMI3_PFTCH
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x62
Umask-00 : 0x02 : PMU : [ARB_LOST] : None : SMI3 Prefetch Messages -- Lost Arbitration
Umask-01 : 0x01 : PMU : [ARRIVED] : None : SMI3 Prefetch Messages -- Arrived
Umask-02 : 0x08 : PMU : [DROP_OLD] : None : SMI3 Prefetch Messages -- Dropped - Old
Umask-03 : 0x10 : PMU : [DROP_WRAP] : None : SMI3 Prefetch Messages -- Dropped - Wrap
Umask-04 : 0x04 : PMU : [SLOTTED] : None : SMI3 Prefetch Messages -- Slotted
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460536
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXC_VNA_CRD
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5b
Umask-00 : 0x20 : PMU : [ANY_IN_USE] : None : Remote VNA Credits -- Any In Use
Umask-01 : 0x02 : PMU : [CORRECTED] : None : Remote VNA Credits -- Corrected
Umask-02 : 0x04 : PMU : [LT1] : None : Remote VNA Credits -- Level < 1
Umask-03 : 0x08 : PMU : [LT4] : None : Remote VNA Credits -- Level < 4
Umask-04 : 0x10 : PMU : [LT5] : None : Remote VNA Credits -- Level < 5
Umask-05 : 0x01 : PMU : [USED] : None : Remote VNA Credits -- Used
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460537
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXR_BUSY_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority
Code     : 0xb4
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-03 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460538
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXR_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the CMS Ingress
Code     : 0xb2
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Bypass -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Bypass -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Bypass -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Bypass -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Bypass -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Bypass -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460539
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXR_CRD_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.
Code     : 0xb3
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Injection Starvation -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Injection Starvation -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Injection Starvation -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Injection Starvation -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Injection Starvation -- BL - Credit
Umask-05 : 0x80 : PMU : [IFV] : None : Transgress Injection Starvation -- IFV - Credit
Umask-06 : 0x08 : PMU : [IV_BNC] : None : Transgress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460540
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXR_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh
Code     : 0xb1
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Allocations -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Allocations -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Allocations -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Allocations -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Allocations -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Allocations -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460541
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_RXR_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh
Code     : 0xb0
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Transgress Ingress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Transgress Ingress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Transgress Ingress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Transgress Ingress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Transgress Ingress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Transgress Ingress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460542
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_STALL_NO_TXR_HORZ_CRD_AD_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd0
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460543
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_STALL_NO_TXR_HORZ_CRD_AD_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd2
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No AD Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460544
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_STALL_NO_TXR_HORZ_CRD_BL_AG0
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd4
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent0 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460545
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_STALL_NO_TXR_HORZ_CRD_BL_AG1
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.
Code     : 0xd6
Umask-00 : 0x01 : PMU : [TGR0] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 0
Umask-01 : 0x02 : PMU : [TGR1] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 1
Umask-02 : 0x04 : PMU : [TGR2] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 2
Umask-03 : 0x08 : PMU : [TGR3] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 3
Umask-04 : 0x10 : PMU : [TGR4] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 4
Umask-05 : 0x20 : PMU : [TGR5] : None : Stall on No BL Agent1 Transgress Credits -- For Transgress 5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460546
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_TXC_AD_ARB_FAIL
Equiv	 : None
Flags    : None
Desc     : AD arb but no win; arb request asserted but not won
Code     : 0x30
Umask-00 : 0x01 : PMU : [VN0_REQ] : None : Failed ARB for AD -- VN0 REQ Messages
Umask-01 : 0x04 : PMU : [VN0_RSP] : None : Failed ARB for AD -- VN0 RSP Messages
Umask-02 : 0x02 : PMU : [VN0_SNP] : None : Failed ARB for AD -- VN0 SNP Messages
Umask-03 : 0x08 : PMU : [VN0_WB] : None : Failed ARB for AD -- VN0 WB Messages
Umask-04 : 0x10 : PMU : [VN1_REQ] : None : Failed ARB for AD -- VN1 REQ Messages
Umask-05 : 0x40 : PMU : [VN1_RSP] : None : Failed ARB for AD -- VN1 RSP Messages
Umask-06 : 0x20 : PMU : [VN1_SNP] : None : Failed ARB for AD -- VN1 SNP Messages
Umask-07 : 0x80 : PMU : [VN1_WB] : None : Failed ARB for AD -- VN1 WB Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460547
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_TXC_AD_FLQ_BYPASS
Equiv	 : None
Flags    : None
Desc     : Counts cases when the AD flowQ is bypassed (S0, S1 and S2 indicate which slot was bypassed with S0 having the highest priority and S2 the least)
Code     : 0x2c
Umask-00 : 0x01 : PMU : [AD_SLOT0] : None : AD FlowQ Bypass -- 
Umask-01 : 0x02 : PMU : [AD_SLOT1] : None : AD FlowQ Bypass -- 
Umask-02 : 0x04 : PMU : [AD_SLOT2] : None : AD FlowQ Bypass -- 
Umask-03 : 0x08 : PMU : [BL_EARLY_RSP] : None : AD FlowQ Bypass -- 
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460548
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_TXC_AD_FLQ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Number of cycles the AD Egress queue is Not Empty
Code     : 0x27
Umask-00 : 0x01 : PMU : [VN0_REQ] : None : AD Flow Q Not Empty -- VN0 REQ Messages
Umask-01 : 0x04 : PMU : [VN0_RSP] : None : AD Flow Q Not Empty -- VN0 RSP Messages
Umask-02 : 0x02 : PMU : [VN0_SNP] : None : AD Flow Q Not Empty -- VN0 SNP Messages
Umask-03 : 0x08 : PMU : [VN0_WB] : None : AD Flow Q Not Empty -- VN0 WB Messages
Umask-04 : 0x10 : PMU : [VN1_REQ] : None : AD Flow Q Not Empty -- VN1 REQ Messages
Umask-05 : 0x40 : PMU : [VN1_RSP] : None : AD Flow Q Not Empty -- VN1 RSP Messages
Umask-06 : 0x20 : PMU : [VN1_SNP] : None : AD Flow Q Not Empty -- VN1 SNP Messages
Umask-07 : 0x80 : PMU : [VN1_WB] : None : AD Flow Q Not Empty -- VN1 WB Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460549
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_TXC_AD_FLQ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency.  Only a single FlowQ queue can be tracked at any given time.  It is not possible to filter based on direction or polarity.
Code     : 0x2d
Umask-00 : 0x01 : PMU : [VN0_REQ] : None : AD Flow Q Inserts -- VN0 REQ Messages
Umask-01 : 0x04 : PMU : [VN0_RSP] : None : AD Flow Q Inserts -- VN0 RSP Messages
Umask-02 : 0x02 : PMU : [VN0_SNP] : None : AD Flow Q Inserts -- VN0 SNP Messages
Umask-03 : 0x08 : PMU : [VN0_WB] : None : AD Flow Q Inserts -- VN0 WB Messages
Umask-04 : 0x10 : PMU : [VN1_REQ] : None : AD Flow Q Inserts -- VN1 REQ Messages
Umask-05 : 0x40 : PMU : [VN1_RSP] : None : AD Flow Q Inserts -- VN1 RSP Messages
Umask-06 : 0x20 : PMU : [VN1_SNP] : None : AD Flow Q Inserts -- VN1 SNP Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460550
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_TXC_AD_FLQ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x1c
Umask-00 : 0x01 : PMU : [VN0_REQ] : None : AD Flow Q Occupancy -- VN0 REQ Messages
Umask-01 : 0x04 : PMU : [VN0_RSP] : None : AD Flow Q Occupancy -- VN0 RSP Messages
Umask-02 : 0x02 : PMU : [VN0_SNP] : None : AD Flow Q Occupancy -- VN0 SNP Messages
Umask-03 : 0x08 : PMU : [VN0_WB] : None : AD Flow Q Occupancy -- VN0 WB Messages
Umask-04 : 0x10 : PMU : [VN1_REQ] : None : AD Flow Q Occupancy -- VN1 REQ Messages
Umask-05 : 0x40 : PMU : [VN1_RSP] : None : AD Flow Q Occupancy -- VN1 RSP Messages
Umask-06 : 0x20 : PMU : [VN1_SNP] : None : AD Flow Q Occupancy -- VN1 SNP Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460551
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_TXC_AD_SNPF_GRP1_VN1
Equiv	 : None
Flags    : None
Desc     : Number of snpfanout targets and non-idle cycles can be used to calculate average snpfanout latency
Code     : 0x3c
Umask-00 : 0x04 : PMU : [VN0_CHA] : None : Number of Snoop Targets -- CHA on VN0
Umask-01 : 0x40 : PMU : [VN0_NON_IDLE] : None : Number of Snoop Targets -- Non Idle cycles on VN0
Umask-02 : 0x01 : PMU : [VN0_PEER_UPI0] : None : Number of Snoop Targets -- Peer UPI0 on VN0
Umask-03 : 0x02 : PMU : [VN0_PEER_UPI1] : None : Number of Snoop Targets -- Peer UPI1 on VN0
Umask-04 : 0x20 : PMU : [VN1_CHA] : None : Number of Snoop Targets -- CHA on VN1
Umask-05 : 0x80 : PMU : [VN1_NON_IDLE] : None : Number of Snoop Targets -- Non Idle cycles on VN1
Umask-06 : 0x08 : PMU : [VN1_PEER_UPI0] : None : Number of Snoop Targets -- Peer UPI0 on VN1
Umask-07 : 0x10 : PMU : [VN1_PEER_UPI1] : None : Number of Snoop Targets -- Peer UPI1 on VN1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460552
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_TXC_AD_SNPF_GRP2_VN1
Equiv	 : None
Flags    : None
Desc     : Outcome of SnpF pending arbitration
Code     : 0x3d
Umask-00 : 0x01 : PMU : [VN0_SNPFP_NONSNP] : None : Snoop Arbitration -- FlowQ Won
Umask-01 : 0x04 : PMU : [VN0_SNPFP_VN2SNP] : None : Snoop Arbitration -- FlowQ SnpF Won
Umask-02 : 0x02 : PMU : [VN1_SNPFP_NONSNP] : None : Snoop Arbitration -- FlowQ Won
Umask-03 : 0x08 : PMU : [VN1_SNPFP_VN0SNP] : None : Snoop Arbitration -- FlowQ SnpF Won
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460553
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_TXC_AD_SPEC_ARB_CRD_AVAIL
Equiv	 : None
Flags    : None
Desc     : AD speculative arb request with prior cycle credit check complete and credit avail
Code     : 0x34
Umask-00 : 0x01 : PMU : [VN0_REQ] : None : Speculative ARB for AD  -  Credit Available -- VN0 REQ Messages
Umask-01 : 0x02 : PMU : [VN0_SNP] : None : Speculative ARB for AD  -  Credit Available -- VN0 SNP Messages
Umask-02 : 0x08 : PMU : [VN0_WB] : None : Speculative ARB for AD  -  Credit Available -- VN0 WB Messages
Umask-03 : 0x10 : PMU : [VN1_REQ] : None : Speculative ARB for AD  -  Credit Available -- VN1 REQ Messages
Umask-04 : 0x20 : PMU : [VN1_SNP] : None : Speculative ARB for AD  -  Credit Available -- VN1 SNP Messages
Umask-05 : 0x80 : PMU : [VN1_WB] : None : Speculative ARB for AD  -  Credit Available -- VN1 WB Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460554
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_TXC_AD_SPEC_ARB_NEW_MSG
Equiv	 : None
Flags    : None
Desc     : AD speculative arb request due to new message arriving on a specific channel (MC/VN)
Code     : 0x33
Umask-00 : 0x01 : PMU : [VN0_REQ] : None : Speculative ARB for AD  - New Message -- VN0 REQ Messages
Umask-01 : 0x02 : PMU : [VN0_SNP] : None : Speculative ARB for AD  - New Message -- VN0 SNP Messages
Umask-02 : 0x08 : PMU : [VN0_WB] : None : Speculative ARB for AD  - New Message -- VN0 WB Messages
Umask-03 : 0x10 : PMU : [VN1_REQ] : None : Speculative ARB for AD  - New Message -- VN1 REQ Messages
Umask-04 : 0x20 : PMU : [VN1_SNP] : None : Speculative ARB for AD  - New Message -- VN1 SNP Messages
Umask-05 : 0x80 : PMU : [VN1_WB] : None : Speculative ARB for AD  - New Message -- VN1 WB Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460555
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_TXC_AD_SPEC_ARB_NO_OTHER_PEND
Equiv	 : None
Flags    : None
Desc     : AD speculative arb request asserted due to no other channel being active (have a valid entry but don't have credits to send)
Code     : 0x32
Umask-00 : 0x01 : PMU : [VN0_REQ] : None : Speculative ARB for AD  - No Credit -- VN0 REQ Messages
Umask-01 : 0x04 : PMU : [VN0_RSP] : None : Speculative ARB for AD  - No Credit -- VN0 RSP Messages
Umask-02 : 0x02 : PMU : [VN0_SNP] : None : Speculative ARB for AD  - No Credit -- VN0 SNP Messages
Umask-03 : 0x08 : PMU : [VN0_WB] : None : Speculative ARB for AD  - No Credit -- VN0 WB Messages
Umask-04 : 0x10 : PMU : [VN1_REQ] : None : Speculative ARB for AD  - No Credit -- VN1 REQ Messages
Umask-05 : 0x40 : PMU : [VN1_RSP] : None : Speculative ARB for AD  - No Credit -- VN1 RSP Messages
Umask-06 : 0x20 : PMU : [VN1_SNP] : None : Speculative ARB for AD  - No Credit -- VN1 SNP Messages
Umask-07 : 0x80 : PMU : [VN1_WB] : None : Speculative ARB for AD  - No Credit -- VN1 WB Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460556
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_TXC_AK_FLQ_INSERTS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x2f
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460557
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_TXC_AK_FLQ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x1e
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460558
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_TXC_BL_ARB_FAIL
Equiv	 : None
Flags    : None
Desc     : BL arb but no win; arb request asserted but not won
Code     : 0x35
Umask-00 : 0x04 : PMU : [VN0_NCB] : None : Failed ARB for BL -- VN0 NCB Messages
Umask-01 : 0x08 : PMU : [VN0_NCS] : None : Failed ARB for BL -- VN0 NCS Messages
Umask-02 : 0x01 : PMU : [VN0_RSP] : None : Failed ARB for BL -- VN0 RSP Messages
Umask-03 : 0x02 : PMU : [VN0_WB] : None : Failed ARB for BL -- VN0 WB Messages
Umask-04 : 0x40 : PMU : [VN1_NCB] : None : Failed ARB for BL -- VN1 NCS Messages
Umask-05 : 0x80 : PMU : [VN1_NCS] : None : Failed ARB for BL -- VN1 NCB Messages
Umask-06 : 0x10 : PMU : [VN1_RSP] : None : Failed ARB for BL -- VN1 RSP Messages
Umask-07 : 0x20 : PMU : [VN1_WB] : None : Failed ARB for BL -- VN1 WB Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460559
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_TXC_BL_FLQ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Number of cycles the BL Egress queue is Not Empty
Code     : 0x28
Umask-00 : 0x01 : PMU : [VN0_REQ] : None : BL Flow Q Not Empty -- VN0 REQ Messages
Umask-01 : 0x04 : PMU : [VN0_RSP] : None : BL Flow Q Not Empty -- VN0 RSP Messages
Umask-02 : 0x02 : PMU : [VN0_SNP] : None : BL Flow Q Not Empty -- VN0 SNP Messages
Umask-03 : 0x08 : PMU : [VN0_WB] : None : BL Flow Q Not Empty -- VN0 WB Messages
Umask-04 : 0x10 : PMU : [VN1_REQ] : None : BL Flow Q Not Empty -- VN1 REQ Messages
Umask-05 : 0x40 : PMU : [VN1_RSP] : None : BL Flow Q Not Empty -- VN1 RSP Messages
Umask-06 : 0x20 : PMU : [VN1_SNP] : None : BL Flow Q Not Empty -- VN1 SNP Messages
Umask-07 : 0x80 : PMU : [VN1_WB] : None : BL Flow Q Not Empty -- VN1 WB Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460560
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_TXC_BL_FLQ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency.  Only a single FlowQ queue can be tracked at any given time.  It is not possible to filter based on direction or polarity.
Code     : 0x2e
Umask-00 : 0x01 : PMU : [VN0_NCB] : None : BL Flow Q Inserts -- VN0 RSP Messages
Umask-01 : 0x02 : PMU : [VN0_NCS] : None : BL Flow Q Inserts -- VN0 WB Messages
Umask-02 : 0x08 : PMU : [VN0_RSP] : None : BL Flow Q Inserts -- VN0 NCS Messages
Umask-03 : 0x04 : PMU : [VN0_WB] : None : BL Flow Q Inserts -- VN0 NCB Messages
Umask-04 : 0x10 : PMU : [VN1_NCB] : None : BL Flow Q Inserts -- VN1 RSP Messages
Umask-05 : 0x20 : PMU : [VN1_NCS] : None : BL Flow Q Inserts -- VN1 WB Messages
Umask-06 : 0x80 : PMU : [VN1_RSP] : None : BL Flow Q Inserts -- VN1_NCB Messages
Umask-07 : 0x40 : PMU : [VN1_WB] : None : BL Flow Q Inserts -- VN1_NCS Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460561
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_TXC_BL_FLQ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x1d
Umask-00 : 0x04 : PMU : [VN0_NCB] : None : BL Flow Q Occupancy -- VN0 NCB Messages
Umask-01 : 0x08 : PMU : [VN0_NCS] : None : BL Flow Q Occupancy -- VN0 NCS Messages
Umask-02 : 0x01 : PMU : [VN0_RSP] : None : BL Flow Q Occupancy -- VN0 RSP Messages
Umask-03 : 0x02 : PMU : [VN0_WB] : None : BL Flow Q Occupancy -- VN0 WB Messages
Umask-04 : 0x40 : PMU : [VN1_NCB] : None : BL Flow Q Occupancy -- VN1_NCS Messages
Umask-05 : 0x80 : PMU : [VN1_NCS] : None : BL Flow Q Occupancy -- VN1_NCB Messages
Umask-06 : 0x10 : PMU : [VN1_RSP] : None : BL Flow Q Occupancy -- VN1 RSP Messages
Umask-07 : 0x20 : PMU : [VN1_WB] : None : BL Flow Q Occupancy -- VN1 WB Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460562
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_TXC_BL_SPEC_ARB_NEW_MSG
Equiv	 : None
Flags    : None
Desc     : BL speculative arb request due to new message arriving on a specific channel (MC/VN)
Code     : 0x38
Umask-00 : 0x02 : PMU : [VN0_NCB] : None : Speculative ARB for BL  - New Message -- VN0 WB Messages
Umask-01 : 0x08 : PMU : [VN0_NCS] : None : Speculative ARB for BL  - New Message -- VN0 NCS Messages
Umask-02 : 0x01 : PMU : [VN0_WB] : None : Speculative ARB for BL  - New Message -- VN0 WB Messages
Umask-03 : 0x20 : PMU : [VN1_NCB] : None : Speculative ARB for BL  - New Message -- VN1 WB Messages
Umask-04 : 0x80 : PMU : [VN1_NCS] : None : Speculative ARB for BL  - New Message -- VN1 NCB Messages
Umask-05 : 0x10 : PMU : [VN1_WB] : None : Speculative ARB for BL  - New Message -- VN1 RSP Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460563
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_TXC_BL_SPEC_ARB_NO_OTHER_PEND
Equiv	 : None
Flags    : None
Desc     : BL speculative arb request asserted due to no other channel being active (have a valid entry but don't have credits to send)
Code     : 0x37
Umask-00 : 0x04 : PMU : [VN0_NCB] : None : Speculative ARB for AD Failed - No Credit -- VN0 NCB Messages
Umask-01 : 0x08 : PMU : [VN0_NCS] : None : Speculative ARB for AD Failed - No Credit -- VN0 NCS Messages
Umask-02 : 0x01 : PMU : [VN0_RSP] : None : Speculative ARB for AD Failed - No Credit -- VN0 RSP Messages
Umask-03 : 0x02 : PMU : [VN0_WB] : None : Speculative ARB for AD Failed - No Credit -- VN0 WB Messages
Umask-04 : 0x40 : PMU : [VN1_NCB] : None : Speculative ARB for AD Failed - No Credit -- VN1 NCS Messages
Umask-05 : 0x80 : PMU : [VN1_NCS] : None : Speculative ARB for AD Failed - No Credit -- VN1 NCB Messages
Umask-06 : 0x10 : PMU : [VN1_RSP] : None : Speculative ARB for AD Failed - No Credit -- VN1 RSP Messages
Umask-07 : 0x20 : PMU : [VN1_WB] : None : Speculative ARB for AD Failed - No Credit -- VN1 WB Messages
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460564
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_TXR_HORZ_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9d
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal ADS Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal ADS Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal ADS Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal ADS Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal ADS Used -- BL - Credit
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460565
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_TXR_HORZ_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.
Code     : 0x9f
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Bypass Used -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Bypass Used -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Bypass Used -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Bypass Used -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Bypass Used -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Bypass Used -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460566
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_TXR_HORZ_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x96
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Full -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Full -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460567
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_TXR_HORZ_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x97
Umask-00 : 0x01 : PMU : [AD_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : Cycles CMS Horizontal Egress Queue is Not Empty -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460568
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_TXR_HORZ_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x95
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Inserts -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Inserts -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Inserts -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Inserts -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Inserts -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Inserts -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460569
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_TXR_HORZ_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Horizontal Rinng
Code     : 0x99
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress NACKs -- AD - Bounce
Umask-01 : 0x20 : PMU : [AD_CRD] : None : CMS Horizontal Egress NACKs -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress NACKs -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress NACKs -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress NACKs -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress NACKs -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460570
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_TXR_HORZ_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.
Code     : 0x94
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Occupancy -- AD - Bounce
Umask-01 : 0x10 : PMU : [AD_CRD] : None : CMS Horizontal Egress Occupancy -- AD - Credit
Umask-02 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Occupancy -- AK - Bounce
Umask-03 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Occupancy -- BL - Bounce
Umask-04 : 0x40 : PMU : [BL_CRD] : None : CMS Horizontal Egress Occupancy -- BL - Credit
Umask-05 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Occupancy -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460571
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_TXR_HORZ_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.
Code     : 0x9b
Umask-00 : 0x01 : PMU : [AD_BNC] : None : CMS Horizontal Egress Injection Starvation -- AD - Bounce
Umask-01 : 0x02 : PMU : [AK_BNC] : None : CMS Horizontal Egress Injection Starvation -- AK - Bounce
Umask-02 : 0x04 : PMU : [BL_BNC] : None : CMS Horizontal Egress Injection Starvation -- BL - Bounce
Umask-03 : 0x08 : PMU : [IV_BNC] : None : CMS Horizontal Egress Injection Starvation -- IV - Bounce
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460572
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_TXR_VERT_ADS_USED
Equiv	 : None
Flags    : None
Desc     : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.
Code     : 0x9c
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460573
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_TXR_VERT_BYPASS
Equiv	 : None
Flags    : None
Desc     : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.
Code     : 0x9e
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical ADS Used -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical ADS Used -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical ADS Used -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical ADS Used -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical ADS Used -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical ADS Used -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical ADS Used -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460574
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_TXR_VERT_CYCLES_FULL
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x92
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Full -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460575
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_TXR_VERT_CYCLES_NE
Equiv	 : None
Flags    : None
Desc     : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x93
Umask-00 : 0x01 : PMU : [AD_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : Cycles CMS Vertical Egress Queue Is Not Empty -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460576
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_TXR_VERT_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x91
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Allocations -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Allocations -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Allocations -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Allocations -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Allocations -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Allocations -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Allocations -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460577
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_TXR_VERT_NACK
Equiv	 : None
Flags    : None
Desc     : Counts number of Egress packets NACKed on to the Vertical Rinng
Code     : 0x98
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress NACKs -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress NACKs -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress NACKs -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress NACKs -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress NACKs -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress NACKs -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress NACKs -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460578
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_TXR_VERT_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.
Code     : 0x90
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vert Egress Occupancy -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vert Egress Occupancy -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vert Egress Occupancy -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vert Egress Occupancy -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vert Egress Occupancy -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vert Egress Occupancy -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vert Egress Occupancy -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460579
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_TXR_VERT_STARVED
Equiv	 : None
Flags    : None
Desc     : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.
Code     : 0x9a
Umask-00 : 0x01 : PMU : [AD_AG0] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 0
Umask-01 : 0x10 : PMU : [AD_AG1] : None : CMS Vertical Egress Injection Starvation -- AD - Agent 1
Umask-02 : 0x02 : PMU : [AK_AG0] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 0
Umask-03 : 0x20 : PMU : [AK_AG1] : None : CMS Vertical Egress Injection Starvation -- AK - Agent 1
Umask-04 : 0x04 : PMU : [BL_AG0] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 0
Umask-05 : 0x40 : PMU : [BL_AG1] : None : CMS Vertical Egress Injection Starvation -- BL - Agent 1
Umask-06 : 0x08 : PMU : [IV] : None : CMS Vertical Egress Injection Starvation -- IV
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460580
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_UPI_PEER_AD_CREDITS_EMPTY
Equiv	 : None
Flags    : None
Desc     : No credits available to send to UPIs on the AD Ring
Code     : 0x20
Umask-00 : 0x02 : PMU : [VN0_REQ] : None : UPI0 AD Credits Empty -- VN0 REQ Messages
Umask-01 : 0x08 : PMU : [VN0_RSP] : None : UPI0 AD Credits Empty -- VN0 RSP Messages
Umask-02 : 0x04 : PMU : [VN0_SNP] : None : UPI0 AD Credits Empty -- VN0 SNP Messages
Umask-03 : 0x10 : PMU : [VN1_REQ] : None : UPI0 AD Credits Empty -- VN1 REQ Messages
Umask-04 : 0x40 : PMU : [VN1_RSP] : None : UPI0 AD Credits Empty -- VN1 RSP Messages
Umask-05 : 0x20 : PMU : [VN1_SNP] : None : UPI0 AD Credits Empty -- VN1 SNP Messages
Umask-06 : 0x01 : PMU : [VNA] : None : UPI0 AD Credits Empty -- VNA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460581
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_UPI_PEER_BL_CREDITS_EMPTY
Equiv	 : None
Flags    : None
Desc     : No credits available to send to UPI on the BL Ring (diff between non-SMI and SMI mode)
Code     : 0x21
Umask-00 : 0x04 : PMU : [VN0_NCS_NCB] : None : UPI0 BL Credits Empty -- VN0 RSP Messages
Umask-01 : 0x02 : PMU : [VN0_RSP] : None : UPI0 BL Credits Empty -- VN0 REQ Messages
Umask-02 : 0x08 : PMU : [VN0_WB] : None : UPI0 BL Credits Empty -- VN0 SNP Messages
Umask-03 : 0x20 : PMU : [VN1_NCS_NCB] : None : UPI0 BL Credits Empty -- VN1 RSP Messages
Umask-04 : 0x10 : PMU : [VN1_RSP] : None : UPI0 BL Credits Empty -- VN1 REQ Messages
Umask-05 : 0x40 : PMU : [VN1_WB] : None : UPI0 BL Credits Empty -- VN1 SNP Messages
Umask-06 : 0x01 : PMU : [VNA] : None : UPI0 BL Credits Empty -- VNA
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460582
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_UPI_PREFETCH_SPAWN
Equiv	 : None
Flags    : None
Desc     : Count cases where FlowQ causes spawn of Prefetch to iMC/SMI3 target
Code     : 0x29
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460583
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_VERT_RING_AD_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa6
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AD Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AD Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AD Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AD Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460584
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_VERT_RING_AK_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xa8
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical AK Ring In Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical AK Ring In Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical AK Ring In Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical AK Ring In Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460585
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_VERT_RING_BL_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the rhe ring.
Code     : 0xaa
Umask-00 : 0x04 : PMU : [DN_EVEN] : None : Vertical BL Ring in Use -- Down and Even
Umask-01 : 0x08 : PMU : [DN_ODD] : None : Vertical BL Ring in Use -- Down and Odd
Umask-02 : 0x01 : PMU : [UP_EVEN] : None : Vertical BL Ring in Use -- Up and Even
Umask-03 : 0x02 : PMU : [UP_ODD] : None : Vertical BL Ring in Use -- Up and Odd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460586
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_VERT_RING_IV_IN_USE
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ DN_ODD.
Code     : 0xac
Umask-00 : 0x04 : PMU : [DN] : None : Vertical IV Ring in Use -- Down
Umask-01 : 0x01 : PMU : [UP] : None : Vertical IV Ring in Use -- Up
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460587
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_VN0_CREDITS_USED
Equiv	 : None
Flags    : None
Desc     : Number of times a VN0 credit was used on the DRS message channel.  In order for a request to be transferred across UPI, it must be guaranteed to have a flit buffer on the remote socket to sink into.  There are two credit pools, VNA and VN0.  VNA is a shared pool used to achieve high performance.  The VN0 pool has reserved entries for each message class and is used to prevent deadlock.  Requests first attempt to acquire a VNA credit, and then fall back to VN0 if they fail.  This counts the number of times a VN0 credit was used.  Note that a single VN0 credit holds access to potentially multiple flit buffers.  For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits.  A transfer on VN0 will only count a single credit even though it may use multiple buffers.
Code     : 0x5c
Umask-00 : 0x10 : PMU : [NCB] : None : VN0 Credit Used -- WB on BL
Umask-01 : 0x20 : PMU : [NCS] : None : VN0 Credit Used -- NCB on BL
Umask-02 : 0x01 : PMU : [REQ] : None : VN0 Credit Used -- REQ on AD
Umask-03 : 0x04 : PMU : [RSP] : None : VN0 Credit Used -- RSP on AD
Umask-04 : 0x02 : PMU : [SNP] : None : VN0 Credit Used -- SNP on AD
Umask-05 : 0x08 : PMU : [WB] : None : VN0 Credit Used -- RSP on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460588
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_VN0_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Number of Cycles there were no VN0 Credits
Code     : 0x5e
Umask-00 : 0x10 : PMU : [NCB] : None : VN0 No Credits -- WB on BL
Umask-01 : 0x20 : PMU : [NCS] : None : VN0 No Credits -- NCB on BL
Umask-02 : 0x01 : PMU : [REQ] : None : VN0 No Credits -- REQ on AD
Umask-03 : 0x04 : PMU : [RSP] : None : VN0 No Credits -- RSP on AD
Umask-04 : 0x02 : PMU : [SNP] : None : VN0 No Credits -- SNP on AD
Umask-05 : 0x08 : PMU : [WB] : None : VN0 No Credits -- RSP on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460589
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_VN1_CREDITS_USED
Equiv	 : None
Flags    : None
Desc     : Number of times a VN1 credit was used on the WB message channel.  In order for a request to be transferred across QPI, it must be guaranteed to have a flit buffer on the remote socket to sink into.  There are two credit pools, VNA and VN1.  VNA is a shared pool used to achieve high performance.  The VN1 pool has reserved entries for each message class and is used to prevent deadlock.  Requests first attempt to acquire a VNA credit, and then fall back to VN1 if they fail.  This counts the number of times a VN1 credit was used.  Note that a single VN1 credit holds access to potentially multiple flit buffers.  For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits.  A transfer on VN1 will only count a single credit even though it may use multiple buffers.
Code     : 0x5d
Umask-00 : 0x10 : PMU : [NCB] : None : VN1 Credit Used -- WB on BL
Umask-01 : 0x20 : PMU : [NCS] : None : VN1 Credit Used -- NCB on BL
Umask-02 : 0x01 : PMU : [REQ] : None : VN1 Credit Used -- REQ on AD
Umask-03 : 0x04 : PMU : [RSP] : None : VN1 Credit Used -- RSP on AD
Umask-04 : 0x02 : PMU : [SNP] : None : VN1 Credit Used -- SNP on AD
Umask-05 : 0x08 : PMU : [WB] : None : VN1 Credit Used -- RSP on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 765460590
PMU name : skx_unc_m3upi2 (Intel SkylakeX M3UPI2 uncore)
Name     : UNC_M3_VN1_NO_CREDITS
Equiv	 : None
Flags    : None
Desc     : Number of Cycles there were no VN1 Credits
Code     : 0x5f
Umask-00 : 0x10 : PMU : [NCB] : None : VN1 No Credits -- WB on BL
Umask-01 : 0x20 : PMU : [NCS] : None : VN1 No Credits -- NCB on BL
Umask-02 : 0x01 : PMU : [REQ] : None : VN1 No Credits -- REQ on AD
Umask-03 : 0x04 : PMU : [RSP] : None : VN1 No Credits -- RSP on AD
Umask-04 : 0x02 : PMU : [SNP] : None : VN1 No Credits -- SNP on AD
Umask-05 : 0x08 : PMU : [WB] : None : VN1 No Credits -- RSP on BL
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 767557632
PMU name : skx_unc_pcu (Intel SkylakeX PCU uncore)
Name     : UNC_P_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : The PCU runs off a fixed 1 GHz clock.  This event counts the number of pclk cycles measured while the counter was enabled.  The pclk, like the Memory Controllers dclk, counts at a constant rate making it a good measure of actual wall timee.
Code     : 0x0
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 767557633
PMU name : skx_unc_pcu (Intel SkylakeX PCU uncore)
Name     : UNC_P_CORE_TRANSITION_CYCLES
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x60
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 767557634
PMU name : skx_unc_pcu (Intel SkylakeX PCU uncore)
Name     : UNC_P_CTS_EVENT0
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x11
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 767557635
PMU name : skx_unc_pcu (Intel SkylakeX PCU uncore)
Name     : UNC_P_CTS_EVENT1
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x12
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 767557636
PMU name : skx_unc_pcu (Intel SkylakeX PCU uncore)
Name     : UNC_P_DEMOTIONS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x30
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 767557637
PMU name : skx_unc_pcu (Intel SkylakeX PCU uncore)
Name     : UNC_P_FIVR_PS_PS0_CYCLES
Equiv	 : None
Flags    : None
Desc     : Cycles spent in phase-shedding power state 0
Code     : 0x75
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 767557638
PMU name : skx_unc_pcu (Intel SkylakeX PCU uncore)
Name     : UNC_P_FIVR_PS_PS1_CYCLES
Equiv	 : None
Flags    : None
Desc     : Cycles spent in phase-shedding power state 1
Code     : 0x76
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 767557639
PMU name : skx_unc_pcu (Intel SkylakeX PCU uncore)
Name     : UNC_P_FIVR_PS_PS2_CYCLES
Equiv	 : None
Flags    : None
Desc     : Cycles spent in phase-shedding power state 2
Code     : 0x77
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 767557640
PMU name : skx_unc_pcu (Intel SkylakeX PCU uncore)
Name     : UNC_P_FIVR_PS_PS3_CYCLES
Equiv	 : None
Flags    : None
Desc     : Cycles spent in phase-shedding power state 3
Code     : 0x78
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 767557641
PMU name : skx_unc_pcu (Intel SkylakeX PCU uncore)
Name     : UNC_P_FREQ_MAX_LIMIT_THERMAL_CYCLES
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles when thermal conditions are the upper limit on frequency.  This is related to the THERMAL_THROTTLE CYCLES_ABOVE_TEMP event, which always counts cycles when we are above the thermal temperature.  This event (STRONGEST_UPPER_LIMIT) is sampled at the output of the algorithm that determines the actual frequency, while THERMAL_THROTTLE looks at the input.
Code     : 0x4
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 767557642
PMU name : skx_unc_pcu (Intel SkylakeX PCU uncore)
Name     : UNC_P_FREQ_MAX_POWER_CYCLES
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles when power is the upper limit on frequency.
Code     : 0x5
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 767557643
PMU name : skx_unc_pcu (Intel SkylakeX PCU uncore)
Name     : UNC_P_FREQ_MIN_IO_P_CYCLES
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles when IO P Limit is preventing us from dropping the frequency lower.  This algorithm monitors the needs to the IO subsystem on both local and remote sockets and will maintain a frequency high enough to maintain good IO BW.  This is necessary for when all the IA cores on a socket are idle but a user still would like to maintain high IO Bandwidth.
Code     : 0x73
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 767557644
PMU name : skx_unc_pcu (Intel SkylakeX PCU uncore)
Name     : UNC_P_FREQ_TRANS_CYCLES
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles when the system is changing frequency.  This can not be filtered by thread ID.  One can also use it with the occupancy counter that monitors number of threads in C0 to estimate the performance impact that frequency transitions had on the system.
Code     : 0x74
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 767557645
PMU name : skx_unc_pcu (Intel SkylakeX PCU uncore)
Name     : UNC_P_MCP_PROCHOT_CYCLES
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x6
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 767557646
PMU name : skx_unc_pcu (Intel SkylakeX PCU uncore)
Name     : UNC_P_MEMORY_PHASE_SHEDDING_CYCLES
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that the PCU has triggered memory phase shedding.  This is a mode that can be run in the iMC physicals that saves power at the expense of additional latency.
Code     : 0x2f
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 767557647
PMU name : skx_unc_pcu (Intel SkylakeX PCU uncore)
Name     : UNC_P_PKG_RESIDENCY_C0_CYCLES
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles when the package was in C0.  This event can be used in conjunction with edge detect to count C0 entrances (or exits using invert).  Residency events do not include transition times.
Code     : 0x2a
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 767557648
PMU name : skx_unc_pcu (Intel SkylakeX PCU uncore)
Name     : UNC_P_PKG_RESIDENCY_C2E_CYCLES
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles when the package was in C2E.  This event can be used in conjunction with edge detect to count C2E entrances (or exits using invert).  Residency events do not include transition times.
Code     : 0x2b
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 767557649
PMU name : skx_unc_pcu (Intel SkylakeX PCU uncore)
Name     : UNC_P_PKG_RESIDENCY_C3_CYCLES
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles when the package was in C3.  This event can be used in conjunction with edge detect to count C3 entrances (or exits using invert).  Residency events do not include transition times.
Code     : 0x2c
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 767557650
PMU name : skx_unc_pcu (Intel SkylakeX PCU uncore)
Name     : UNC_P_PKG_RESIDENCY_C6_CYCLES
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles when the package was in C6.  This event can be used in conjunction with edge detect to count C6 entrances (or exits using invert).  Residency events do not include transition times.
Code     : 0x2d
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 767557651
PMU name : skx_unc_pcu (Intel SkylakeX PCU uncore)
Name     : UNC_P_PMAX_THROTTLED_CYCLES
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x7
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 767557652
PMU name : skx_unc_pcu (Intel SkylakeX PCU uncore)
Name     : UNC_P_PROCHOT_EXTERNAL_CYCLES
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that we are in external PROCHOT mode.  This mode is triggered when a sensor off the die determines that something off-die (like DRAM) is too hot and must throttle to avoid damaging the chip.
Code     : 0xa
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 767557653
PMU name : skx_unc_pcu (Intel SkylakeX PCU uncore)
Name     : UNC_P_PROCHOT_INTERNAL_CYCLES
Equiv	 : None
Flags    : None
Desc     : Counts the number of cycles that we are in internal PROCHOT mode.  This mode is triggered when a sensor on the die determines that we are too hot and must throttle to avoid damaging the chip.
Code     : 0x9
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 767557654
PMU name : skx_unc_pcu (Intel SkylakeX PCU uncore)
Name     : UNC_P_TOTAL_TRANSITION_CYCLES
Equiv	 : None
Flags    : None
Desc     : Number of cycles spent performing core C state transitions across all cores.
Code     : 0x72
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 767557655
PMU name : skx_unc_pcu (Intel SkylakeX PCU uncore)
Name     : UNC_P_FREQ_BAND0_CYCLES
Equiv	 : None
Flags    : None
Desc     : Frequency Residency
Code     : 0xb
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x07 : PMU : [ff] : frequency >= 100Mhz * [0-255] (integer)
#-----------------------------
IDX	 : 767557656
PMU name : skx_unc_pcu (Intel SkylakeX PCU uncore)
Name     : UNC_P_FREQ_BAND1_CYCLES
Equiv	 : None
Flags    : None
Desc     : Frequency Residency
Code     : 0xc
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x07 : PMU : [ff] : frequency >= 100Mhz * [0-255] (integer)
#-----------------------------
IDX	 : 767557657
PMU name : skx_unc_pcu (Intel SkylakeX PCU uncore)
Name     : UNC_P_FREQ_BAND2_CYCLES
Equiv	 : None
Flags    : None
Desc     : Frequency Residency
Code     : 0xd
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x07 : PMU : [ff] : frequency >= 100Mhz * [0-255] (integer)
#-----------------------------
IDX	 : 767557658
PMU name : skx_unc_pcu (Intel SkylakeX PCU uncore)
Name     : UNC_P_FREQ_BAND3_CYCLES
Equiv	 : None
Flags    : None
Desc     : Frequency Residency
Code     : 0xe
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x07 : PMU : [ff] : frequency >= 100Mhz * [0-255] (integer)
#-----------------------------
IDX	 : 767557659
PMU name : skx_unc_pcu (Intel SkylakeX PCU uncore)
Name     : UNC_P_VR_HOT_CYCLES
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x42
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 767557660
PMU name : skx_unc_pcu (Intel SkylakeX PCU uncore)
Name     : UNC_P_POWER_STATE_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : This is an occupancy event that tracks the number of cores that are in the chosen C-State.  It can be used by itself to get the average number of cores in that C-state with threshholding to generate histograms, or with other PCU events and occupancy triggering to capture other details.
Code     : 0x80
Umask-00 : 0x40 : PMU : [CORES_C0] : None : Number of cores in C-State -- C0 and C1
Umask-01 : 0x80 : PMU : [CORES_C3] : None : Number of cores in C-State -- C3
Umask-02 : 0xc0 : PMU : [CORES_C6] : None : Number of cores in C-State -- C6 and C7
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 769654784
PMU name : skx_unc_ubo (Intel SkylakeX U-Box uncore)
Name     : UNC_U_EVENT_MSG
Equiv	 : None
Flags    : None
Desc     : Virtual Logical Wire (legacy) message were received from Uncore.
Code     : 0x42
Umask-00 : 0x08 : PMU : [DOORBELL_RCVD] : None : Message Received -- 
Umask-01 : 0x10 : PMU : [INT_PRIO] : None : Message Received -- 
Umask-02 : 0x04 : PMU : [IPI_RCVD] : None : Message Received -- IPI
Umask-03 : 0x02 : PMU : [MSI_RCVD] : None : Message Received -- MSI
Umask-04 : 0x01 : PMU : [VLW_RCVD] : None : Message Received -- VLW
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 769654785
PMU name : skx_unc_ubo (Intel SkylakeX U-Box uncore)
Name     : UNC_U_LOCK_CYCLES
Equiv	 : None
Flags    : None
Desc     : Number of times an IDI Lock/SplitLock sequence was started
Code     : 0x44
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 769654786
PMU name : skx_unc_ubo (Intel SkylakeX U-Box uncore)
Name     : UNC_U_PHOLD_CYCLES
Equiv	 : None
Flags    : None
Desc     : PHOLD cycles.
Code     : 0x45
Umask-00 : 0x01 : PMU : [ASSERT_TO_ACK] : [default] : Cycles PHOLD Assert to Ack -- Assert to ACK
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 769654787
PMU name : skx_unc_ubo (Intel SkylakeX U-Box uncore)
Name     : UNC_U_RACU_DRNG
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x4c
Umask-00 : 0x04 : PMU : [PFTCH_BUF_EMPTY] : None : TBD
Umask-01 : 0x01 : PMU : [RDRAND] : None : TBD
Umask-02 : 0x02 : PMU : [RDSEED] : None : TBD
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 769654788
PMU name : skx_unc_ubo (Intel SkylakeX U-Box uncore)
Name     : UNC_U_RACU_REQUESTS
Equiv	 : None
Flags    : None
Desc     : Number outstanding register requests within message channel tracker
Code     : 0x46
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 771751936
PMU name : skx_unc_upi0 (Intel SkylakeX UPI0 uncore)
Name     : UNC_UPI_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : Counts the number of clocks in the UPI LL.  This clock runs at 1/8th the GT/s speed of the UPI link.  For example, a 8GT/s link will have qfclk or 1GHz.  Current products do not support dynamic link speeds, so this frequency is fixexed.
Code     : 0x1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 771751937
PMU name : skx_unc_upi0 (Intel SkylakeX UPI0 uncore)
Name     : UNC_UPI_DIRECT_ATTEMPTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of Data Response(DRS) packets UPI attempted to send directly to the core or to a different UPI link.  Note:  This only counts attempts on valid candidates such as DRS packets destined for CHAs.
Code     : 0x12
Umask-00 : 0x01 : PMU : [D2C] : None : Direct packet attempts -- Direct 2 Core
Umask-01 : 0x02 : PMU : [D2U] : None : Direct packet attempts -- Direct 2 UPI
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 771751938
PMU name : skx_unc_upi0 (Intel SkylakeX UPI0 uncore)
Name     : UNC_UPI_FLOWQ_NO_VNA_CRD
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x18
Umask-00 : 0x01 : PMU : [AD_VNA_EQ0] : None : TBD
Umask-01 : 0x02 : PMU : [AD_VNA_EQ1] : None : TBD
Umask-02 : 0x04 : PMU : [AD_VNA_EQ2] : None : TBD
Umask-03 : 0x10 : PMU : [AK_VNA_EQ0] : None : TBD
Umask-04 : 0x20 : PMU : [AK_VNA_EQ1] : None : TBD
Umask-05 : 0x40 : PMU : [AK_VNA_EQ2] : None : TBD
Umask-06 : 0x80 : PMU : [AK_VNA_EQ3] : None : TBD
Umask-07 : 0x08 : PMU : [BL_VNA_EQ0] : None : TBD
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 771751939
PMU name : skx_unc_upi0 (Intel SkylakeX UPI0 uncore)
Name     : UNC_UPI_L1_POWER_CYCLES
Equiv	 : None
Flags    : None
Desc     : Number of UPI qfclk cycles spent in L1 power mode.  L1 is a mode that totally shuts down a UPI link.  Use edge detect to count the number of instances when the UPI link entered L1.  Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another. Because L1 totally shuts down the link, it takes a good amount of time to exit this mode.
Code     : 0x21
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 771751940
PMU name : skx_unc_upi0 (Intel SkylakeX UPI0 uncore)
Name     : UNC_UPI_M3_BYP_BLOCKED
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x14
Umask-00 : 0x08 : PMU : [BGF_CRD] : None : TBD
Umask-01 : 0x01 : PMU : [FLOWQ_AD_VNA_LE2] : None : TBD
Umask-02 : 0x04 : PMU : [FLOWQ_AK_VNA_LE3] : None : TBD
Umask-03 : 0x02 : PMU : [FLOWQ_BL_VNA_EQ0] : None : TBD
Umask-04 : 0x10 : PMU : [GV_BLOCK] : None : TBD
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 771751941
PMU name : skx_unc_upi0 (Intel SkylakeX UPI0 uncore)
Name     : UNC_UPI_M3_CRD_RETURN_BLOCKED
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x16
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 771751942
PMU name : skx_unc_upi0 (Intel SkylakeX UPI0 uncore)
Name     : UNC_UPI_M3_RXQ_BLOCKED
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x15
Umask-00 : 0x20 : PMU : [BGF_CRD] : None : TBD
Umask-01 : 0x02 : PMU : [FLOWQ_AD_VNA_BTW_2_THRESH] : None : TBD
Umask-02 : 0x01 : PMU : [FLOWQ_AD_VNA_LE2] : None : TBD
Umask-03 : 0x10 : PMU : [FLOWQ_AK_VNA_LE3] : None : TBD
Umask-04 : 0x08 : PMU : [FLOWQ_BL_VNA_BTW_0_THRESH] : None : TBD
Umask-05 : 0x04 : PMU : [FLOWQ_BL_VNA_EQ0] : None : TBD
Umask-06 : 0x40 : PMU : [GV_BLOCK] : None : TBD
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 771751943
PMU name : skx_unc_upi0 (Intel SkylakeX UPI0 uncore)
Name     : UNC_UPI_PHY_INIT_CYCLES
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x20
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 771751944
PMU name : skx_unc_upi0 (Intel SkylakeX UPI0 uncore)
Name     : UNC_UPI_POWER_L1_NACK
Equiv	 : None
Flags    : None
Desc     : Counts the number of times a link sends/receives a LinkReqNAck.  When the UPI links would like to change power state, the Tx side initiates a request to the Rx side requesting to change states.  This requests can either be accepted or denied.  If the Rx side replies with an Ack, the power mode will change.  If it replies with NAck, no change will take place.  This can be filtered based on Rx and Tx.  An Rx LinkReqNAck refers to receiving an NAck (meaning this agents Tx originally requested the power change).  A Tx LinkReqNAck refers to sending this command (meaning the peer agents Tx originally requested the power change and this agent accepted itit).
Code     : 0x23
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 771751945
PMU name : skx_unc_upi0 (Intel SkylakeX UPI0 uncore)
Name     : UNC_UPI_POWER_L1_REQ
Equiv	 : None
Flags    : None
Desc     : Counts the number of times a link sends/receives a LinkReqAck.  When the UPI links would like to change power state, the Tx side initiates a request to the Rx side requesting to change states.  This requests can either be accepted or denied.  If the Rx side replies with an Ack, the power mode will change.  If it replies with NAck, no change will take place.  This can be filtered based on Rx and Tx.  An Rx LinkReqAck refers to receiving an Ack (meaning this agents Tx originally requested the power change).  A Tx LinkReqAck refers to sending this command (meaning the peer agents Tx originally requested the power change and this agent accepted itit).
Code     : 0x22
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 771751946
PMU name : skx_unc_upi0 (Intel SkylakeX UPI0 uncore)
Name     : UNC_UPI_REQ_SLOT2_FROM_M3
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x46
Umask-00 : 0x08 : PMU : [ACK] : None : TBD
Umask-01 : 0x02 : PMU : [VN0] : None : TBD
Umask-02 : 0x04 : PMU : [VN1] : None : TBD
Umask-03 : 0x01 : PMU : [VNA] : None : TBD
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 771751947
PMU name : skx_unc_upi0 (Intel SkylakeX UPI0 uncore)
Name     : UNC_UPI_RXL0P_POWER_CYCLES
Equiv	 : None
Flags    : None
Desc     : Number of UPI qfclk cycles spent in L0p power mode.  L0p is a mode where we disable 60% of the UPI lanes, decreasing our bandwidth in order to save power.  It increases snoop and data transfer latencies and decreases overall bandwidth.  This mode can be very useful in NUMA optimized workloads that largely only utilize UPI for snoops and their responses.  Use edge detect to count the number of instances when the UPI link entered L0p.  Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another.
Code     : 0x25
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 771751948
PMU name : skx_unc_upi0 (Intel SkylakeX UPI0 uncore)
Name     : UNC_UPI_RXL0_POWER_CYCLES
Equiv	 : None
Flags    : None
Desc     : Number of UPI qfclk cycles spent in L0 power mode in the Link Layer.  L0 is the default mode which provides the highest performance with the most power.  Use edge detect to count the number of instances that the link entered L0.  Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another.  The phy layer  sometimes leaves L0 for training, which will not be captured by this event.
Code     : 0x24
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 771751949
PMU name : skx_unc_upi0 (Intel SkylakeX UPI0 uncore)
Name     : UNC_UPI_RXL_BASIC_HDR_MATCH
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5
Umask-00 : 0x0e : PMU : [NCB] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass
Umask-01 : 0x0e : PMU : [NCB_OPC_NCWR] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - NCWR
Umask-02 : 0x100001e : PMU : [NCB_OPC_WCWR] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - WCWR
Umask-03 : 0x100008e : PMU : [NCB_OPC_NCMSGB] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - WCWR
Umask-04 : 0x100009e : PMU : [NCB_OPC_INTLOGICAL] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - WCWR
Umask-05 : 0x10000ae : PMU : [NCB_OPC_INTPHYSICAL] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - INTPHYSICAL
Umask-06 : 0x10000be : PMU : [NCB_OPC_INTPRIOUPD] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - INTPRIOUPD
Umask-07 : 0xce : PMU : [NCB_OPC_NCWRPTL] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - NCWRPTL
Umask-08 : 0xfe : PMU : [NCB_OPC_NCP2PB] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - NCP2PB
Umask-09 : 0x0f : PMU : [NCS] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard
Umask-10 : 0x0f : PMU : [NCS_OPC_NCRD] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCRD
Umask-11 : 0x1f : PMU : [NCS_OPC_INTACK] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - INTACK
Umask-12 : 0x100004f : PMU : [NCS_OPC_NCRDPTL] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCRDPTL
Umask-13 : 0x100005f : PMU : [NCS_OPC_NCCFGRD] : None : NCS - NCCFGRD
Umask-14 : 0x100006f : PMU : [NCS_OPC_NCLTRD] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCLTRD
Umask-15 : 0x7f : PMU : [NCS_OPC_IORD] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - IORD
Umask-16 : 0x8f : PMU : [NCS_OPC_MSGS] : None : NCS - MSGS
Umask-17 : 0x9f : PMU : [NCS_OPC_CFGWR] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - CFGWR
Umask-18 : 0xaf : PMU : [NCS_OPC_LTWR] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - LTWR
Umask-19 : 0xbf : PMU : [NCS_OPC_NCIOWR] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCIOWR
Umask-20 : 0xff : PMU : [NCS_OPC_NCP2PS] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCP2PS
Umask-21 : 0x08 : PMU : [REQ] : [default] : Matches on Receive path of a UPI Port -- Request
Umask-22 : 0x78 : PMU : [REQ_OPC_INVITOE] : None : Matches on Receive path of a UPI Port -- Request Opcode - ITOE
Umask-23 : 0xc8 : PMU : [REQ_OPC_RDINV] : None : Matches on Receive path of a UPI Port -- Request Opcode - ReadInv
Umask-24 : 0xaa : PMU : [RSPCNFLT] : None : Matches on Receive path of a UPI Port -- Response - Conflict
Umask-25 : 0x2a : PMU : [RSPI] : None : Matches on Receive path of a UPI Port -- Response - Invalid
Umask-26 : 0x0c : PMU : [RSP_DATA] : None : Matches on Receive path of a UPI Port -- Response - Data
Umask-27 : 0x0c : PMU : [RSP_DATA_OPC_DATA_M] : None : Matches on Receive path of a UPI Port -- Response - Data - DATA_M
Umask-28 : 0x1c : PMU : [RSP_DATA_OPC_DATA_E] : None : Matches on Receive path of a UPI Port -- Response - Data - DATA_E
Umask-29 : 0x2c : PMU : [RSP_DATA_OPC_DATA_SI] : None : Matches on Receive path of a UPI Port -- Response - Data - DATA_SI
Umask-30 : 0x4c : PMU : [RSP_DATA_OPC_DATA_M_CMPO] : None : RSP4 - DATA_M_CMPO
Umask-31 : 0x5c : PMU : [RSP_DATA_OPC_DATA_E_CMPO] : None : Matches on Receive path of a UPI Port -- Response - Data - DATA_E_CMPO
Umask-32 : 0x6c : PMU : [RSP_DATA_OPC_DATA_SI_CMPO] : None : Matches on Receive path of a UPI Port -- Response - Data - DATA_SI_CMPO
Umask-33 : 0xac : PMU : [RSP_DATA_OPC_RSPFWDIWB] : None : Matches on Receive path of a UPI Port -- Response - Data - RSPFWDIWB
Umask-34 : 0xbc : PMU : [RSP_DATA_OPC_RSPFWDSWB] : None : Matches on Receive path of a UPI Port -- Response - Data - RSPFWDIWB
Umask-35 : 0xcc : PMU : [RSP_DATA_OPC_RSPIWB] : None : Matches on Receive path of a UPI Port -- Response - Data - RSPIWB
Umask-36 : 0xdc : PMU : [RSP_DATA_OPC_RSPSWB] : None : Matches on Receive path of a UPI Port -- Response - Data - RSPSWB
Umask-37 : 0xfc : PMU : [RSP_DATA_OPC_DEBUG_DATA] : None : Matches on Receive path of a UPI Port -- Response - Data - DEBUGDATA
Umask-38 : 0x0a : PMU : [RSP_NODATA] : None : Matches on Receive path of a UPI Port -- Response - No Data
Umask-39 : 0x6a : PMU : [RSP_NODATA_OPC_FWDS] : None : Matches on Receive path of a UPI Port -- Response - No Data - FWDS
Umask-40 : 0x8a : PMU : [RSP_NODATA_OPC_MIRCMPU] : None : Matches on Receive path of a UPI Port -- Response - No Data - MIRCMPU
Umask-41 : 0xaa : PMU : [RSP_NODATA_OPC_CNFLT] : None : Matches on Receive path of a UPI Port -- Response - No Data - CNFLT
Umask-42 : 0xda : PMU : [RSP_NODATA_OPC_FWDCNFLTO] : None : Matches on Receive path of a UPI Port -- Response - No Data - FWDCNFLTO
Umask-43 : 0xca : PMU : [RSP_NODATA_OPC_CMPO] : None : Matches on Receive path of a UPI Port -- Response - No Data - CMPO
Umask-44 : 0x09 : PMU : [SNP] : None : Matches on Receive path of a UPI Port -- Snoop
Umask-45 : 0x89 : PMU : [SNP_OPC_FCUR] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FCUR
Umask-46 : 0x99 : PMU : [SNP_OPC_FCODE] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FCODE
Umask-47 : 0xa9 : PMU : [SNP_OPC_FDATA] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FDATA
Umask-48 : 0xb9 : PMU : [SNP_OPC_FDATAMIG] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FDATAMIG
Umask-49 : 0xc9 : PMU : [SNP_OPC_FINVOWN] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FDATA
Umask-50 : 0xd9 : PMU : [SNP_OPC_FINV] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FINV
Umask-51 : 0x0d : PMU : [WB] : None : Matches on Receive path of a UPI Port -- Writeback
Umask-52 : 0x0d : PMU : [WB_OPC_WBMTOI] : None : Matches on Receive path of a UPI Port -- Writeback - MTOI
Umask-53 : 0x1d : PMU : [WB_OPC_WBMTOS] : None : Matches on Receive path of a UPI Port -- Writeback - MTOS
Umask-54 : 0x2d : PMU : [WB_OPC_WBMTOE] : None : Matches on Receive path of a UPI Port -- Writeback - MTOE
Umask-55 : 0x3d : PMU : [WB_OPC_NONSNPWR] : None : Matches on Receive path of a UPI Port -- Writeback - NONSNPWR
Umask-56 : 0x4d : PMU : [WB_OPC_MTOIPTL] : None : Matches on Receive path of a UPI Port -- Writeback - MTOIPTL
Umask-57 : 0x6d : PMU : [WB_OPC_MTOEPTL] : None : Matches on Receive path of a UPI Port -- Writeback - MTOEPTL
Umask-58 : 0x6d : PMU : [WB_OPC_NONSNPWRTL] : None : Matches on Receive path of a UPI Port -- Writeback - NONSNPWRTL
Umask-59 : 0x8d : PMU : [WB_OPC_PUSHMTOI] : None : Matches on Receive path of a UPI Port -- Writeback - PUSHMTOI
Umask-60 : 0xbd : PMU : [WB_OPC_FLUSH] : None : Matches on Receive path of a UPI Port -- Writeback - FLUSH
Umask-61 : 0xcd : PMU : [WB_OPC_EVCTCLN] : None : Matches on Receive path of a UPI Port -- Writeback - EVCTCLN
Umask-62 : 0xdd : PMU : [WB_OPC_NONSNPRD] : None : WB - NONSNPRD
Umask-63 : 0x00 : PMU : [FILT_NONE] : [default] : No extra filter
Umask-64 : 0x00 : PMU : [FILT_LOCAL] : None : Filter packets targeting this socket
Umask-65 : 0x00 : PMU : [FILT_REMOTE] : None : Filter packets targeting another socket
Umask-66 : 0x00 : PMU : [FILT_DATA] : None : Filter on Data packets (mutually exclusive with FILT_NON_DATA)
Umask-67 : 0x00 : PMU : [FILT_NON_DATA] : None : Filter on non-Data packets (mutually exclusive with FILT_DATA)
Umask-68 : 0x00 : PMU : [FILT_DUAL_SLOT] : None : Filter on dual-slot packets (mutually exclusive with FILT_SINGLE_SLOT)
Umask-69 : 0x00 : PMU : [FILT_SINGLE_SLOT] : None : Filter on single-slot packets (mutually exclusive with FILT_DUAL_SLOT)
Umask-70 : 0x00 : PMU : [FILT_ISOCH] : None : Filter on isochronous  packets
Umask-71 : 0x00 : PMU : [FILT_SLOT0] : None : Filter on slot0 packets
Umask-72 : 0x00 : PMU : [FILT_SLOT1] : None : Filter on slot1 packets
Umask-73 : 0x00 : PMU : [FILT_SLOT2] : None : Filter on slot2 packets
Umask-74 : 0x00 : PMU : [FILT_LLCRD_NON_ZERO] : None : Filter on LLCRD nonzero (only applies to slot2 with opcode match)
Umask-75 : 0x00 : PMU : [FILT_IMPL_NULL] : None : Filter on implied NULL (only applies to slot2 with opcode match)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x13 : PMU : [dnid] : destination node id [0-15] (integer)
Modif-04 : 0x14 : PMU : [rcsnid] : destination RCS Node id [0-15] (integer)
#-----------------------------
IDX	 : 771751950
PMU name : skx_unc_upi0 (Intel SkylakeX UPI0 uncore)
Name     : UNC_UPI_RXL_BYPASSED
Equiv	 : None
Flags    : None
Desc     : Counts the number of times that an incoming flit was able to bypass the flit buffer and pass directly and into the Egress.  This is a latency optimization, and should generally be the common case.  If this value is less than the number of flits transferred, it implies that there was queueing getting onto the ring, and thus the transactions saw higher latency.
Code     : 0x31
Umask-00 : 0x01 : PMU : [SLOT0] : None : RxQ Flit Buffer Bypassed -- Slot 0
Umask-01 : 0x02 : PMU : [SLOT1] : None : RxQ Flit Buffer Bypassed -- Slot 1
Umask-02 : 0x04 : PMU : [SLOT2] : None : RxQ Flit Buffer Bypassed -- Slot 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 771751951
PMU name : skx_unc_upi0 (Intel SkylakeX UPI0 uncore)
Name     : UNC_UPI_RXL_CREDITS_CONSUMED_VN0
Equiv	 : None
Flags    : None
Desc     : Counts the number of times that an RxQ VN0 credit was consumed (i.e. message uses a VN0 credit for the Rx Buffer).  This includes packets that went through the RxQ and those that were bypasssed.
Code     : 0x39
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 771751952
PMU name : skx_unc_upi0 (Intel SkylakeX UPI0 uncore)
Name     : UNC_UPI_RXL_CREDITS_CONSUMED_VN1
Equiv	 : None
Flags    : None
Desc     : Counts the number of times that an RxQ VN1 credit was consumed (i.e. message uses a VN1 credit for the Rx Buffer).  This includes packets that went through the RxQ and those that were bypasssed.
Code     : 0x3a
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 771751953
PMU name : skx_unc_upi0 (Intel SkylakeX UPI0 uncore)
Name     : UNC_UPI_RXL_CREDITS_CONSUMED_VNA
Equiv	 : None
Flags    : None
Desc     : Counts the number of times that an RxQ VNA credit was consumed (i.e. message uses a VNA credit for the Rx Buffer).  This includes packets that went through the RxQ and those that were bypasssed.
Code     : 0x38
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 771751954
PMU name : skx_unc_upi0 (Intel SkylakeX UPI0 uncore)
Name     : UNC_UPI_RXL_FLITS
Equiv	 : None
Flags    : None
Desc     : Shows legal flit time (hides impact of L0p and L0c).
Code     : 0x3
Umask-00 : 0x0f : PMU : [ALL_DATA] : [default] : Valid Flits Received -- All Data
Umask-01 : 0x27 : PMU : [ALL_NULL] : None : Valid Flits Received -- All Null Slots
Umask-02 : 0x08 : PMU : [DATA] : None : Valid Flits Received -- Data
Umask-03 : 0x47 : PMU : [IDLE] : None : Valid Flits Received -- Idle
Umask-04 : 0x10 : PMU : [LLCRD] : None : Valid Flits Received -- LLCRD Not Empty
Umask-05 : 0x40 : PMU : [LLCTRL] : None : Valid Flits Received -- LLCTRL
Umask-06 : 0x97 : PMU : [NON_DATA] : None : Valid Flits Received -- All Non Data
Umask-07 : 0x20 : PMU : [NULL] : None : Valid Flits Received -- Slot NULL or LLCRD Empty
Umask-08 : 0x80 : PMU : [PROTHDR] : None : Valid Flits Received -- Protocol Header
Umask-09 : 0x01 : PMU : [SLOT0] : None : Valid Flits Received -- Slot 0
Umask-10 : 0x02 : PMU : [SLOT1] : None : Valid Flits Received -- Slot 1
Umask-11 : 0x04 : PMU : [SLOT2] : None : Valid Flits Received -- Slot 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 771751955
PMU name : skx_unc_upi0 (Intel SkylakeX UPI0 uncore)
Name     : UNC_UPI_RXL_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the UPI Rx Flit Buffer.  Generally, when data is transmitted across UPI, it will bypass the RxQ and pass directly to the ring interface.  If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency.  This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.
Code     : 0x30
Umask-00 : 0x01 : PMU : [SLOT0] : None : RxQ Flit Buffer Allocations -- Slot 0
Umask-01 : 0x02 : PMU : [SLOT1] : None : RxQ Flit Buffer Allocations -- Slot 1
Umask-02 : 0x04 : PMU : [SLOT2] : None : RxQ Flit Buffer Allocations -- Slot 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 771751956
PMU name : skx_unc_upi0 (Intel SkylakeX UPI0 uncore)
Name     : UNC_UPI_RXL_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Accumulates the number of elements in the UPI RxQ in each cycle.  Generally, when data is transmitted across UPI, it will bypass the RxQ and pass directly to the ring interface.  If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency.  This event can be used in conjunction with the Flit Buffer Not Empty event to calculate average occupancy, or with the Flit Buffer Allocations event to track average lifetime.
Code     : 0x32
Umask-00 : 0x01 : PMU : [SLOT0] : None : RxQ Occupancy - All Packets -- Slot 0
Umask-01 : 0x02 : PMU : [SLOT1] : None : RxQ Occupancy - All Packets -- Slot 1
Umask-02 : 0x04 : PMU : [SLOT2] : None : RxQ Occupancy - All Packets -- Slot 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 771751957
PMU name : skx_unc_upi0 (Intel SkylakeX UPI0 uncore)
Name     : UNC_UPI_RXL_SLOT_BYPASS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x33
Umask-00 : 0x01 : PMU : [S0_RXQ1] : None : TBD
Umask-01 : 0x02 : PMU : [S0_RXQ2] : None : TBD
Umask-02 : 0x04 : PMU : [S1_RXQ0] : None : TBD
Umask-03 : 0x08 : PMU : [S1_RXQ2] : None : TBD
Umask-04 : 0x10 : PMU : [S2_RXQ0] : None : TBD
Umask-05 : 0x20 : PMU : [S2_RXQ1] : None : TBD
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 771751958
PMU name : skx_unc_upi0 (Intel SkylakeX UPI0 uncore)
Name     : UNC_UPI_TXL0P_CLK_ACTIVE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x2a
Umask-00 : 0x01 : PMU : [CFG_CTL] : None : TBD
Umask-01 : 0x40 : PMU : [DFX] : None : TBD
Umask-02 : 0x20 : PMU : [RETRY] : None : TBD
Umask-03 : 0x02 : PMU : [RXQ] : None : TBD
Umask-04 : 0x04 : PMU : [RXQ_BYPASS] : None : TBD
Umask-05 : 0x08 : PMU : [RXQ_CRED] : None : TBD
Umask-06 : 0x80 : PMU : [SPARE] : None : TBD
Umask-07 : 0x10 : PMU : [TXQ] : None : TBD
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 771751959
PMU name : skx_unc_upi0 (Intel SkylakeX UPI0 uncore)
Name     : UNC_UPI_TXL0P_POWER_CYCLES
Equiv	 : None
Flags    : None
Desc     : Number of UPI qfclk cycles spent in L0p power mode.  L0p is a mode where we disable 60% of the UPI lanes, decreasing our bandwidth in order to save power.  It increases snoop and data transfer latencies and decreases overall bandwidth.  This mode can be very useful in NUMA optimized workloads that largely only utilize UPI for snoops and their responses.  Use edge detect to count the number of instances when the UPI link entered L0p.  Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another.
Code     : 0x27
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 771751960
PMU name : skx_unc_upi0 (Intel SkylakeX UPI0 uncore)
Name     : UNC_UPI_TXL0P_POWER_CYCLES_LL_ENTER
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x28
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 771751961
PMU name : skx_unc_upi0 (Intel SkylakeX UPI0 uncore)
Name     : UNC_UPI_TXL0P_POWER_CYCLES_M3_EXIT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x29
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 771751962
PMU name : skx_unc_upi0 (Intel SkylakeX UPI0 uncore)
Name     : UNC_UPI_TXL0_POWER_CYCLES
Equiv	 : None
Flags    : None
Desc     : Number of UPI qfclk cycles spent in L0 power mode in the Link Layer.  L0 is the default mode which provides the highest performance with the most power.  Use edge detect to count the number of instances that the link entered L0.  Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another.  The phy layer  sometimes leaves L0 for training, which will not be captured by this event.
Code     : 0x26
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 771751963
PMU name : skx_unc_upi0 (Intel SkylakeX UPI0 uncore)
Name     : UNC_UPI_TXL_BASIC_HDR_MATCH
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x4
Umask-00 : 0x0e : PMU : [NCB] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass
Umask-01 : 0x0e : PMU : [NCB_OPC_NCWR] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - NCWR
Umask-02 : 0x100001e : PMU : [NCB_OPC_WCWR] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - WCWR
Umask-03 : 0x100008e : PMU : [NCB_OPC_NCMSGB] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - WCWR
Umask-04 : 0x100009e : PMU : [NCB_OPC_INTLOGICAL] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - WCWR
Umask-05 : 0x10000ae : PMU : [NCB_OPC_INTPHYSICAL] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - INTPHYSICAL
Umask-06 : 0x10000be : PMU : [NCB_OPC_INTPRIOUPD] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - INTPRIOUPD
Umask-07 : 0xce : PMU : [NCB_OPC_NCWRPTL] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - NCWRPTL
Umask-08 : 0xfe : PMU : [NCB_OPC_NCP2PB] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - NCP2PB
Umask-09 : 0x0f : PMU : [NCS] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard
Umask-10 : 0x0f : PMU : [NCS_OPC_NCRD] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCRD
Umask-11 : 0x1f : PMU : [NCS_OPC_INTACK] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - INTACK
Umask-12 : 0x100004f : PMU : [NCS_OPC_NCRDPTL] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCRDPTL
Umask-13 : 0x100005f : PMU : [NCS_OPC_NCCFGRD] : None : NCS - NCCFGRD
Umask-14 : 0x100006f : PMU : [NCS_OPC_NCLTRD] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCLTRD
Umask-15 : 0x7f : PMU : [NCS_OPC_IORD] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - IORD
Umask-16 : 0x8f : PMU : [NCS_OPC_MSGS] : None : NCS - MSGS
Umask-17 : 0x9f : PMU : [NCS_OPC_CFGWR] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - CFGWR
Umask-18 : 0xaf : PMU : [NCS_OPC_LTWR] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - LTWR
Umask-19 : 0xbf : PMU : [NCS_OPC_NCIOWR] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCIOWR
Umask-20 : 0xff : PMU : [NCS_OPC_NCP2PS] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCP2PS
Umask-21 : 0x08 : PMU : [REQ] : [default] : Matches on Receive path of a UPI Port -- Request
Umask-22 : 0x78 : PMU : [REQ_OPC_INVITOE] : None : Matches on Receive path of a UPI Port -- Request Opcode - ITOE
Umask-23 : 0xc8 : PMU : [REQ_OPC_RDINV] : None : Matches on Receive path of a UPI Port -- Request Opcode - ReadInv
Umask-24 : 0xaa : PMU : [RSPCNFLT] : None : Matches on Receive path of a UPI Port -- Response - Conflict
Umask-25 : 0x2a : PMU : [RSPI] : None : Matches on Receive path of a UPI Port -- Response - Invalid
Umask-26 : 0x0c : PMU : [RSP_DATA] : None : Matches on Receive path of a UPI Port -- Response - Data
Umask-27 : 0x0c : PMU : [RSP_DATA_OPC_DATA_M] : None : Matches on Receive path of a UPI Port -- Response - Data - DATA_M
Umask-28 : 0x1c : PMU : [RSP_DATA_OPC_DATA_E] : None : Matches on Receive path of a UPI Port -- Response - Data - DATA_E
Umask-29 : 0x2c : PMU : [RSP_DATA_OPC_DATA_SI] : None : Matches on Receive path of a UPI Port -- Response - Data - DATA_SI
Umask-30 : 0x4c : PMU : [RSP_DATA_OPC_DATA_M_CMPO] : None : RSP4 - DATA_M_CMPO
Umask-31 : 0x5c : PMU : [RSP_DATA_OPC_DATA_E_CMPO] : None : Matches on Receive path of a UPI Port -- Response - Data - DATA_E_CMPO
Umask-32 : 0x6c : PMU : [RSP_DATA_OPC_DATA_SI_CMPO] : None : Matches on Receive path of a UPI Port -- Response - Data - DATA_SI_CMPO
Umask-33 : 0xac : PMU : [RSP_DATA_OPC_RSPFWDIWB] : None : Matches on Receive path of a UPI Port -- Response - Data - RSPFWDIWB
Umask-34 : 0xbc : PMU : [RSP_DATA_OPC_RSPFWDSWB] : None : Matches on Receive path of a UPI Port -- Response - Data - RSPFWDIWB
Umask-35 : 0xcc : PMU : [RSP_DATA_OPC_RSPIWB] : None : Matches on Receive path of a UPI Port -- Response - Data - RSPIWB
Umask-36 : 0xdc : PMU : [RSP_DATA_OPC_RSPSWB] : None : Matches on Receive path of a UPI Port -- Response - Data - RSPSWB
Umask-37 : 0xfc : PMU : [RSP_DATA_OPC_DEBUG_DATA] : None : Matches on Receive path of a UPI Port -- Response - Data - DEBUGDATA
Umask-38 : 0x0a : PMU : [RSP_NODATA] : None : Matches on Receive path of a UPI Port -- Response - No Data
Umask-39 : 0x6a : PMU : [RSP_NODATA_OPC_FWDS] : None : Matches on Receive path of a UPI Port -- Response - No Data - FWDS
Umask-40 : 0x8a : PMU : [RSP_NODATA_OPC_MIRCMPU] : None : Matches on Receive path of a UPI Port -- Response - No Data - MIRCMPU
Umask-41 : 0xaa : PMU : [RSP_NODATA_OPC_CNFLT] : None : Matches on Receive path of a UPI Port -- Response - No Data - CNFLT
Umask-42 : 0xda : PMU : [RSP_NODATA_OPC_FWDCNFLTO] : None : Matches on Receive path of a UPI Port -- Response - No Data - FWDCNFLTO
Umask-43 : 0xca : PMU : [RSP_NODATA_OPC_CMPO] : None : Matches on Receive path of a UPI Port -- Response - No Data - CMPO
Umask-44 : 0x09 : PMU : [SNP] : None : Matches on Receive path of a UPI Port -- Snoop
Umask-45 : 0x89 : PMU : [SNP_OPC_FCUR] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FCUR
Umask-46 : 0x99 : PMU : [SNP_OPC_FCODE] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FCODE
Umask-47 : 0xa9 : PMU : [SNP_OPC_FDATA] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FDATA
Umask-48 : 0xb9 : PMU : [SNP_OPC_FDATAMIG] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FDATAMIG
Umask-49 : 0xc9 : PMU : [SNP_OPC_FINVOWN] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FDATA
Umask-50 : 0xd9 : PMU : [SNP_OPC_FINV] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FINV
Umask-51 : 0x0d : PMU : [WB] : None : Matches on Receive path of a UPI Port -- Writeback
Umask-52 : 0x0d : PMU : [WB_OPC_WBMTOI] : None : Matches on Receive path of a UPI Port -- Writeback - MTOI
Umask-53 : 0x1d : PMU : [WB_OPC_WBMTOS] : None : Matches on Receive path of a UPI Port -- Writeback - MTOS
Umask-54 : 0x2d : PMU : [WB_OPC_WBMTOE] : None : Matches on Receive path of a UPI Port -- Writeback - MTOE
Umask-55 : 0x3d : PMU : [WB_OPC_NONSNPWR] : None : Matches on Receive path of a UPI Port -- Writeback - NONSNPWR
Umask-56 : 0x4d : PMU : [WB_OPC_MTOIPTL] : None : Matches on Receive path of a UPI Port -- Writeback - MTOIPTL
Umask-57 : 0x6d : PMU : [WB_OPC_MTOEPTL] : None : Matches on Receive path of a UPI Port -- Writeback - MTOEPTL
Umask-58 : 0x6d : PMU : [WB_OPC_NONSNPWRTL] : None : Matches on Receive path of a UPI Port -- Writeback - NONSNPWRTL
Umask-59 : 0x8d : PMU : [WB_OPC_PUSHMTOI] : None : Matches on Receive path of a UPI Port -- Writeback - PUSHMTOI
Umask-60 : 0xbd : PMU : [WB_OPC_FLUSH] : None : Matches on Receive path of a UPI Port -- Writeback - FLUSH
Umask-61 : 0xcd : PMU : [WB_OPC_EVCTCLN] : None : Matches on Receive path of a UPI Port -- Writeback - EVCTCLN
Umask-62 : 0xdd : PMU : [WB_OPC_NONSNPRD] : None : WB - NONSNPRD
Umask-63 : 0x00 : PMU : [FILT_NONE] : [default] : No extra filter
Umask-64 : 0x00 : PMU : [FILT_LOCAL] : None : Filter packets targeting this socket
Umask-65 : 0x00 : PMU : [FILT_REMOTE] : None : Filter packets targeting another socket
Umask-66 : 0x00 : PMU : [FILT_DATA] : None : Filter on Data packets (mutually exclusive with FILT_NON_DATA)
Umask-67 : 0x00 : PMU : [FILT_NON_DATA] : None : Filter on non-Data packets (mutually exclusive with FILT_DATA)
Umask-68 : 0x00 : PMU : [FILT_DUAL_SLOT] : None : Filter on dual-slot packets (mutually exclusive with FILT_SINGLE_SLOT)
Umask-69 : 0x00 : PMU : [FILT_SINGLE_SLOT] : None : Filter on single-slot packets (mutually exclusive with FILT_DUAL_SLOT)
Umask-70 : 0x00 : PMU : [FILT_ISOCH] : None : Filter on isochronous  packets
Umask-71 : 0x00 : PMU : [FILT_SLOT0] : None : Filter on slot0 packets
Umask-72 : 0x00 : PMU : [FILT_SLOT1] : None : Filter on slot1 packets
Umask-73 : 0x00 : PMU : [FILT_SLOT2] : None : Filter on slot2 packets
Umask-74 : 0x00 : PMU : [FILT_LLCRD_NON_ZERO] : None : Filter on LLCRD nonzero (only applies to slot2 with opcode match)
Umask-75 : 0x00 : PMU : [FILT_IMPL_NULL] : None : Filter on implied NULL (only applies to slot2 with opcode match)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x13 : PMU : [dnid] : destination node id [0-15] (integer)
Modif-04 : 0x14 : PMU : [rcsnid] : destination RCS Node id [0-15] (integer)
#-----------------------------
IDX	 : 771751964
PMU name : skx_unc_upi0 (Intel SkylakeX UPI0 uncore)
Name     : UNC_UPI_TXL_BYPASSED
Equiv	 : None
Flags    : None
Desc     : Counts the number of times that an incoming flit was able to bypass the Tx flit buffer and pass directly out the UPI Link. Generally, when data is transmitted across UPI, it will bypass the TxQ and pass directly to the link.  However, the TxQ will be used with L0p and when LLR occurs, increasing latency to transfer out to the link.
Code     : 0x41
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 771751965
PMU name : skx_unc_upi0 (Intel SkylakeX UPI0 uncore)
Name     : UNC_UPI_TXL_FLITS
Equiv	 : None
Flags    : None
Desc     : Shows legal flit time (hides impact of L0p and L0c).
Code     : 0x2
Umask-00 : 0x0f : PMU : [ALL_DATA] : None : Valid Flits Sent -- All Data
Umask-01 : 0x27 : PMU : [ALL_NULL] : None : Valid Flits Sent -- All Null Slots
Umask-02 : 0x08 : PMU : [DATA] : None : Valid Flits Sent -- Data
Umask-03 : 0x47 : PMU : [IDLE] : None : Valid Flits Sent -- Idle
Umask-04 : 0x10 : PMU : [LLCRD] : None : Valid Flits Sent -- LLCRD Not Empty
Umask-05 : 0x40 : PMU : [LLCTRL] : None : Valid Flits Sent -- LLCTRL
Umask-06 : 0x97 : PMU : [NON_DATA] : None : Valid Flits Sent -- All Non Data
Umask-07 : 0x20 : PMU : [NULL] : None : Valid Flits Sent -- Slot NULL or LLCRD Empty
Umask-08 : 0x80 : PMU : [PROTHDR] : None : Valid Flits Sent -- Protocol Header
Umask-09 : 0x01 : PMU : [SLOT0] : None : Valid Flits Sent -- Slot 0
Umask-10 : 0x02 : PMU : [SLOT1] : None : Valid Flits Sent -- Slot 1
Umask-11 : 0x04 : PMU : [SLOT2] : None : Valid Flits Sent -- Slot 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 771751966
PMU name : skx_unc_upi0 (Intel SkylakeX UPI0 uncore)
Name     : UNC_UPI_TXL_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the UPI Tx Flit Buffer.  Generally, when data is transmitted across UPI, it will bypass the TxQ and pass directly to the link.  However, the TxQ will be used with L0p and when LLR occurs, increasing latency to transfer out to the link.  This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.
Code     : 0x40
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 771751967
PMU name : skx_unc_upi0 (Intel SkylakeX UPI0 uncore)
Name     : UNC_UPI_TXL_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Accumulates the number of flits in the TxQ.  Generally, when data is transmitted across UPI, it will bypass the TxQ and pass directly to the link.  However, the TxQ will be used with L0p and when LLR occurs, increasing latency to transfer out to the link. This can be used with the cycles not empty event to track average occupancy, or the allocations event to track average lifetime in the TxQ.
Code     : 0x42
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 771751968
PMU name : skx_unc_upi0 (Intel SkylakeX UPI0 uncore)
Name     : UNC_UPI_VNA_CREDIT_RETURN_BLOCKED_VN01
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x45
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 771751969
PMU name : skx_unc_upi0 (Intel SkylakeX UPI0 uncore)
Name     : UNC_UPI_VNA_CREDIT_RETURN_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of VNA credits in the Rx side that are waitng to be returned back across the link.
Code     : 0x44
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 773849088
PMU name : skx_unc_upi1 (Intel SkylakeX UPI1 uncore)
Name     : UNC_UPI_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : Counts the number of clocks in the UPI LL.  This clock runs at 1/8th the GT/s speed of the UPI link.  For example, a 8GT/s link will have qfclk or 1GHz.  Current products do not support dynamic link speeds, so this frequency is fixexed.
Code     : 0x1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 773849089
PMU name : skx_unc_upi1 (Intel SkylakeX UPI1 uncore)
Name     : UNC_UPI_DIRECT_ATTEMPTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of Data Response(DRS) packets UPI attempted to send directly to the core or to a different UPI link.  Note:  This only counts attempts on valid candidates such as DRS packets destined for CHAs.
Code     : 0x12
Umask-00 : 0x01 : PMU : [D2C] : None : Direct packet attempts -- Direct 2 Core
Umask-01 : 0x02 : PMU : [D2U] : None : Direct packet attempts -- Direct 2 UPI
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 773849090
PMU name : skx_unc_upi1 (Intel SkylakeX UPI1 uncore)
Name     : UNC_UPI_FLOWQ_NO_VNA_CRD
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x18
Umask-00 : 0x01 : PMU : [AD_VNA_EQ0] : None : TBD
Umask-01 : 0x02 : PMU : [AD_VNA_EQ1] : None : TBD
Umask-02 : 0x04 : PMU : [AD_VNA_EQ2] : None : TBD
Umask-03 : 0x10 : PMU : [AK_VNA_EQ0] : None : TBD
Umask-04 : 0x20 : PMU : [AK_VNA_EQ1] : None : TBD
Umask-05 : 0x40 : PMU : [AK_VNA_EQ2] : None : TBD
Umask-06 : 0x80 : PMU : [AK_VNA_EQ3] : None : TBD
Umask-07 : 0x08 : PMU : [BL_VNA_EQ0] : None : TBD
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 773849091
PMU name : skx_unc_upi1 (Intel SkylakeX UPI1 uncore)
Name     : UNC_UPI_L1_POWER_CYCLES
Equiv	 : None
Flags    : None
Desc     : Number of UPI qfclk cycles spent in L1 power mode.  L1 is a mode that totally shuts down a UPI link.  Use edge detect to count the number of instances when the UPI link entered L1.  Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another. Because L1 totally shuts down the link, it takes a good amount of time to exit this mode.
Code     : 0x21
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 773849092
PMU name : skx_unc_upi1 (Intel SkylakeX UPI1 uncore)
Name     : UNC_UPI_M3_BYP_BLOCKED
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x14
Umask-00 : 0x08 : PMU : [BGF_CRD] : None : TBD
Umask-01 : 0x01 : PMU : [FLOWQ_AD_VNA_LE2] : None : TBD
Umask-02 : 0x04 : PMU : [FLOWQ_AK_VNA_LE3] : None : TBD
Umask-03 : 0x02 : PMU : [FLOWQ_BL_VNA_EQ0] : None : TBD
Umask-04 : 0x10 : PMU : [GV_BLOCK] : None : TBD
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 773849093
PMU name : skx_unc_upi1 (Intel SkylakeX UPI1 uncore)
Name     : UNC_UPI_M3_CRD_RETURN_BLOCKED
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x16
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 773849094
PMU name : skx_unc_upi1 (Intel SkylakeX UPI1 uncore)
Name     : UNC_UPI_M3_RXQ_BLOCKED
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x15
Umask-00 : 0x20 : PMU : [BGF_CRD] : None : TBD
Umask-01 : 0x02 : PMU : [FLOWQ_AD_VNA_BTW_2_THRESH] : None : TBD
Umask-02 : 0x01 : PMU : [FLOWQ_AD_VNA_LE2] : None : TBD
Umask-03 : 0x10 : PMU : [FLOWQ_AK_VNA_LE3] : None : TBD
Umask-04 : 0x08 : PMU : [FLOWQ_BL_VNA_BTW_0_THRESH] : None : TBD
Umask-05 : 0x04 : PMU : [FLOWQ_BL_VNA_EQ0] : None : TBD
Umask-06 : 0x40 : PMU : [GV_BLOCK] : None : TBD
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 773849095
PMU name : skx_unc_upi1 (Intel SkylakeX UPI1 uncore)
Name     : UNC_UPI_PHY_INIT_CYCLES
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x20
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 773849096
PMU name : skx_unc_upi1 (Intel SkylakeX UPI1 uncore)
Name     : UNC_UPI_POWER_L1_NACK
Equiv	 : None
Flags    : None
Desc     : Counts the number of times a link sends/receives a LinkReqNAck.  When the UPI links would like to change power state, the Tx side initiates a request to the Rx side requesting to change states.  This requests can either be accepted or denied.  If the Rx side replies with an Ack, the power mode will change.  If it replies with NAck, no change will take place.  This can be filtered based on Rx and Tx.  An Rx LinkReqNAck refers to receiving an NAck (meaning this agents Tx originally requested the power change).  A Tx LinkReqNAck refers to sending this command (meaning the peer agents Tx originally requested the power change and this agent accepted itit).
Code     : 0x23
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 773849097
PMU name : skx_unc_upi1 (Intel SkylakeX UPI1 uncore)
Name     : UNC_UPI_POWER_L1_REQ
Equiv	 : None
Flags    : None
Desc     : Counts the number of times a link sends/receives a LinkReqAck.  When the UPI links would like to change power state, the Tx side initiates a request to the Rx side requesting to change states.  This requests can either be accepted or denied.  If the Rx side replies with an Ack, the power mode will change.  If it replies with NAck, no change will take place.  This can be filtered based on Rx and Tx.  An Rx LinkReqAck refers to receiving an Ack (meaning this agents Tx originally requested the power change).  A Tx LinkReqAck refers to sending this command (meaning the peer agents Tx originally requested the power change and this agent accepted itit).
Code     : 0x22
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 773849098
PMU name : skx_unc_upi1 (Intel SkylakeX UPI1 uncore)
Name     : UNC_UPI_REQ_SLOT2_FROM_M3
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x46
Umask-00 : 0x08 : PMU : [ACK] : None : TBD
Umask-01 : 0x02 : PMU : [VN0] : None : TBD
Umask-02 : 0x04 : PMU : [VN1] : None : TBD
Umask-03 : 0x01 : PMU : [VNA] : None : TBD
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 773849099
PMU name : skx_unc_upi1 (Intel SkylakeX UPI1 uncore)
Name     : UNC_UPI_RXL0P_POWER_CYCLES
Equiv	 : None
Flags    : None
Desc     : Number of UPI qfclk cycles spent in L0p power mode.  L0p is a mode where we disable 60% of the UPI lanes, decreasing our bandwidth in order to save power.  It increases snoop and data transfer latencies and decreases overall bandwidth.  This mode can be very useful in NUMA optimized workloads that largely only utilize UPI for snoops and their responses.  Use edge detect to count the number of instances when the UPI link entered L0p.  Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another.
Code     : 0x25
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 773849100
PMU name : skx_unc_upi1 (Intel SkylakeX UPI1 uncore)
Name     : UNC_UPI_RXL0_POWER_CYCLES
Equiv	 : None
Flags    : None
Desc     : Number of UPI qfclk cycles spent in L0 power mode in the Link Layer.  L0 is the default mode which provides the highest performance with the most power.  Use edge detect to count the number of instances that the link entered L0.  Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another.  The phy layer  sometimes leaves L0 for training, which will not be captured by this event.
Code     : 0x24
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 773849101
PMU name : skx_unc_upi1 (Intel SkylakeX UPI1 uncore)
Name     : UNC_UPI_RXL_BASIC_HDR_MATCH
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5
Umask-00 : 0x0e : PMU : [NCB] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass
Umask-01 : 0x0e : PMU : [NCB_OPC_NCWR] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - NCWR
Umask-02 : 0x100001e : PMU : [NCB_OPC_WCWR] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - WCWR
Umask-03 : 0x100008e : PMU : [NCB_OPC_NCMSGB] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - WCWR
Umask-04 : 0x100009e : PMU : [NCB_OPC_INTLOGICAL] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - WCWR
Umask-05 : 0x10000ae : PMU : [NCB_OPC_INTPHYSICAL] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - INTPHYSICAL
Umask-06 : 0x10000be : PMU : [NCB_OPC_INTPRIOUPD] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - INTPRIOUPD
Umask-07 : 0xce : PMU : [NCB_OPC_NCWRPTL] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - NCWRPTL
Umask-08 : 0xfe : PMU : [NCB_OPC_NCP2PB] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - NCP2PB
Umask-09 : 0x0f : PMU : [NCS] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard
Umask-10 : 0x0f : PMU : [NCS_OPC_NCRD] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCRD
Umask-11 : 0x1f : PMU : [NCS_OPC_INTACK] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - INTACK
Umask-12 : 0x100004f : PMU : [NCS_OPC_NCRDPTL] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCRDPTL
Umask-13 : 0x100005f : PMU : [NCS_OPC_NCCFGRD] : None : NCS - NCCFGRD
Umask-14 : 0x100006f : PMU : [NCS_OPC_NCLTRD] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCLTRD
Umask-15 : 0x7f : PMU : [NCS_OPC_IORD] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - IORD
Umask-16 : 0x8f : PMU : [NCS_OPC_MSGS] : None : NCS - MSGS
Umask-17 : 0x9f : PMU : [NCS_OPC_CFGWR] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - CFGWR
Umask-18 : 0xaf : PMU : [NCS_OPC_LTWR] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - LTWR
Umask-19 : 0xbf : PMU : [NCS_OPC_NCIOWR] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCIOWR
Umask-20 : 0xff : PMU : [NCS_OPC_NCP2PS] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCP2PS
Umask-21 : 0x08 : PMU : [REQ] : [default] : Matches on Receive path of a UPI Port -- Request
Umask-22 : 0x78 : PMU : [REQ_OPC_INVITOE] : None : Matches on Receive path of a UPI Port -- Request Opcode - ITOE
Umask-23 : 0xc8 : PMU : [REQ_OPC_RDINV] : None : Matches on Receive path of a UPI Port -- Request Opcode - ReadInv
Umask-24 : 0xaa : PMU : [RSPCNFLT] : None : Matches on Receive path of a UPI Port -- Response - Conflict
Umask-25 : 0x2a : PMU : [RSPI] : None : Matches on Receive path of a UPI Port -- Response - Invalid
Umask-26 : 0x0c : PMU : [RSP_DATA] : None : Matches on Receive path of a UPI Port -- Response - Data
Umask-27 : 0x0c : PMU : [RSP_DATA_OPC_DATA_M] : None : Matches on Receive path of a UPI Port -- Response - Data - DATA_M
Umask-28 : 0x1c : PMU : [RSP_DATA_OPC_DATA_E] : None : Matches on Receive path of a UPI Port -- Response - Data - DATA_E
Umask-29 : 0x2c : PMU : [RSP_DATA_OPC_DATA_SI] : None : Matches on Receive path of a UPI Port -- Response - Data - DATA_SI
Umask-30 : 0x4c : PMU : [RSP_DATA_OPC_DATA_M_CMPO] : None : RSP4 - DATA_M_CMPO
Umask-31 : 0x5c : PMU : [RSP_DATA_OPC_DATA_E_CMPO] : None : Matches on Receive path of a UPI Port -- Response - Data - DATA_E_CMPO
Umask-32 : 0x6c : PMU : [RSP_DATA_OPC_DATA_SI_CMPO] : None : Matches on Receive path of a UPI Port -- Response - Data - DATA_SI_CMPO
Umask-33 : 0xac : PMU : [RSP_DATA_OPC_RSPFWDIWB] : None : Matches on Receive path of a UPI Port -- Response - Data - RSPFWDIWB
Umask-34 : 0xbc : PMU : [RSP_DATA_OPC_RSPFWDSWB] : None : Matches on Receive path of a UPI Port -- Response - Data - RSPFWDIWB
Umask-35 : 0xcc : PMU : [RSP_DATA_OPC_RSPIWB] : None : Matches on Receive path of a UPI Port -- Response - Data - RSPIWB
Umask-36 : 0xdc : PMU : [RSP_DATA_OPC_RSPSWB] : None : Matches on Receive path of a UPI Port -- Response - Data - RSPSWB
Umask-37 : 0xfc : PMU : [RSP_DATA_OPC_DEBUG_DATA] : None : Matches on Receive path of a UPI Port -- Response - Data - DEBUGDATA
Umask-38 : 0x0a : PMU : [RSP_NODATA] : None : Matches on Receive path of a UPI Port -- Response - No Data
Umask-39 : 0x6a : PMU : [RSP_NODATA_OPC_FWDS] : None : Matches on Receive path of a UPI Port -- Response - No Data - FWDS
Umask-40 : 0x8a : PMU : [RSP_NODATA_OPC_MIRCMPU] : None : Matches on Receive path of a UPI Port -- Response - No Data - MIRCMPU
Umask-41 : 0xaa : PMU : [RSP_NODATA_OPC_CNFLT] : None : Matches on Receive path of a UPI Port -- Response - No Data - CNFLT
Umask-42 : 0xda : PMU : [RSP_NODATA_OPC_FWDCNFLTO] : None : Matches on Receive path of a UPI Port -- Response - No Data - FWDCNFLTO
Umask-43 : 0xca : PMU : [RSP_NODATA_OPC_CMPO] : None : Matches on Receive path of a UPI Port -- Response - No Data - CMPO
Umask-44 : 0x09 : PMU : [SNP] : None : Matches on Receive path of a UPI Port -- Snoop
Umask-45 : 0x89 : PMU : [SNP_OPC_FCUR] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FCUR
Umask-46 : 0x99 : PMU : [SNP_OPC_FCODE] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FCODE
Umask-47 : 0xa9 : PMU : [SNP_OPC_FDATA] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FDATA
Umask-48 : 0xb9 : PMU : [SNP_OPC_FDATAMIG] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FDATAMIG
Umask-49 : 0xc9 : PMU : [SNP_OPC_FINVOWN] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FDATA
Umask-50 : 0xd9 : PMU : [SNP_OPC_FINV] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FINV
Umask-51 : 0x0d : PMU : [WB] : None : Matches on Receive path of a UPI Port -- Writeback
Umask-52 : 0x0d : PMU : [WB_OPC_WBMTOI] : None : Matches on Receive path of a UPI Port -- Writeback - MTOI
Umask-53 : 0x1d : PMU : [WB_OPC_WBMTOS] : None : Matches on Receive path of a UPI Port -- Writeback - MTOS
Umask-54 : 0x2d : PMU : [WB_OPC_WBMTOE] : None : Matches on Receive path of a UPI Port -- Writeback - MTOE
Umask-55 : 0x3d : PMU : [WB_OPC_NONSNPWR] : None : Matches on Receive path of a UPI Port -- Writeback - NONSNPWR
Umask-56 : 0x4d : PMU : [WB_OPC_MTOIPTL] : None : Matches on Receive path of a UPI Port -- Writeback - MTOIPTL
Umask-57 : 0x6d : PMU : [WB_OPC_MTOEPTL] : None : Matches on Receive path of a UPI Port -- Writeback - MTOEPTL
Umask-58 : 0x6d : PMU : [WB_OPC_NONSNPWRTL] : None : Matches on Receive path of a UPI Port -- Writeback - NONSNPWRTL
Umask-59 : 0x8d : PMU : [WB_OPC_PUSHMTOI] : None : Matches on Receive path of a UPI Port -- Writeback - PUSHMTOI
Umask-60 : 0xbd : PMU : [WB_OPC_FLUSH] : None : Matches on Receive path of a UPI Port -- Writeback - FLUSH
Umask-61 : 0xcd : PMU : [WB_OPC_EVCTCLN] : None : Matches on Receive path of a UPI Port -- Writeback - EVCTCLN
Umask-62 : 0xdd : PMU : [WB_OPC_NONSNPRD] : None : WB - NONSNPRD
Umask-63 : 0x00 : PMU : [FILT_NONE] : [default] : No extra filter
Umask-64 : 0x00 : PMU : [FILT_LOCAL] : None : Filter packets targeting this socket
Umask-65 : 0x00 : PMU : [FILT_REMOTE] : None : Filter packets targeting another socket
Umask-66 : 0x00 : PMU : [FILT_DATA] : None : Filter on Data packets (mutually exclusive with FILT_NON_DATA)
Umask-67 : 0x00 : PMU : [FILT_NON_DATA] : None : Filter on non-Data packets (mutually exclusive with FILT_DATA)
Umask-68 : 0x00 : PMU : [FILT_DUAL_SLOT] : None : Filter on dual-slot packets (mutually exclusive with FILT_SINGLE_SLOT)
Umask-69 : 0x00 : PMU : [FILT_SINGLE_SLOT] : None : Filter on single-slot packets (mutually exclusive with FILT_DUAL_SLOT)
Umask-70 : 0x00 : PMU : [FILT_ISOCH] : None : Filter on isochronous  packets
Umask-71 : 0x00 : PMU : [FILT_SLOT0] : None : Filter on slot0 packets
Umask-72 : 0x00 : PMU : [FILT_SLOT1] : None : Filter on slot1 packets
Umask-73 : 0x00 : PMU : [FILT_SLOT2] : None : Filter on slot2 packets
Umask-74 : 0x00 : PMU : [FILT_LLCRD_NON_ZERO] : None : Filter on LLCRD nonzero (only applies to slot2 with opcode match)
Umask-75 : 0x00 : PMU : [FILT_IMPL_NULL] : None : Filter on implied NULL (only applies to slot2 with opcode match)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x13 : PMU : [dnid] : destination node id [0-15] (integer)
Modif-04 : 0x14 : PMU : [rcsnid] : destination RCS Node id [0-15] (integer)
#-----------------------------
IDX	 : 773849102
PMU name : skx_unc_upi1 (Intel SkylakeX UPI1 uncore)
Name     : UNC_UPI_RXL_BYPASSED
Equiv	 : None
Flags    : None
Desc     : Counts the number of times that an incoming flit was able to bypass the flit buffer and pass directly and into the Egress.  This is a latency optimization, and should generally be the common case.  If this value is less than the number of flits transferred, it implies that there was queueing getting onto the ring, and thus the transactions saw higher latency.
Code     : 0x31
Umask-00 : 0x01 : PMU : [SLOT0] : None : RxQ Flit Buffer Bypassed -- Slot 0
Umask-01 : 0x02 : PMU : [SLOT1] : None : RxQ Flit Buffer Bypassed -- Slot 1
Umask-02 : 0x04 : PMU : [SLOT2] : None : RxQ Flit Buffer Bypassed -- Slot 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 773849103
PMU name : skx_unc_upi1 (Intel SkylakeX UPI1 uncore)
Name     : UNC_UPI_RXL_CREDITS_CONSUMED_VN0
Equiv	 : None
Flags    : None
Desc     : Counts the number of times that an RxQ VN0 credit was consumed (i.e. message uses a VN0 credit for the Rx Buffer).  This includes packets that went through the RxQ and those that were bypasssed.
Code     : 0x39
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 773849104
PMU name : skx_unc_upi1 (Intel SkylakeX UPI1 uncore)
Name     : UNC_UPI_RXL_CREDITS_CONSUMED_VN1
Equiv	 : None
Flags    : None
Desc     : Counts the number of times that an RxQ VN1 credit was consumed (i.e. message uses a VN1 credit for the Rx Buffer).  This includes packets that went through the RxQ and those that were bypasssed.
Code     : 0x3a
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 773849105
PMU name : skx_unc_upi1 (Intel SkylakeX UPI1 uncore)
Name     : UNC_UPI_RXL_CREDITS_CONSUMED_VNA
Equiv	 : None
Flags    : None
Desc     : Counts the number of times that an RxQ VNA credit was consumed (i.e. message uses a VNA credit for the Rx Buffer).  This includes packets that went through the RxQ and those that were bypasssed.
Code     : 0x38
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 773849106
PMU name : skx_unc_upi1 (Intel SkylakeX UPI1 uncore)
Name     : UNC_UPI_RXL_FLITS
Equiv	 : None
Flags    : None
Desc     : Shows legal flit time (hides impact of L0p and L0c).
Code     : 0x3
Umask-00 : 0x0f : PMU : [ALL_DATA] : [default] : Valid Flits Received -- All Data
Umask-01 : 0x27 : PMU : [ALL_NULL] : None : Valid Flits Received -- All Null Slots
Umask-02 : 0x08 : PMU : [DATA] : None : Valid Flits Received -- Data
Umask-03 : 0x47 : PMU : [IDLE] : None : Valid Flits Received -- Idle
Umask-04 : 0x10 : PMU : [LLCRD] : None : Valid Flits Received -- LLCRD Not Empty
Umask-05 : 0x40 : PMU : [LLCTRL] : None : Valid Flits Received -- LLCTRL
Umask-06 : 0x97 : PMU : [NON_DATA] : None : Valid Flits Received -- All Non Data
Umask-07 : 0x20 : PMU : [NULL] : None : Valid Flits Received -- Slot NULL or LLCRD Empty
Umask-08 : 0x80 : PMU : [PROTHDR] : None : Valid Flits Received -- Protocol Header
Umask-09 : 0x01 : PMU : [SLOT0] : None : Valid Flits Received -- Slot 0
Umask-10 : 0x02 : PMU : [SLOT1] : None : Valid Flits Received -- Slot 1
Umask-11 : 0x04 : PMU : [SLOT2] : None : Valid Flits Received -- Slot 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 773849107
PMU name : skx_unc_upi1 (Intel SkylakeX UPI1 uncore)
Name     : UNC_UPI_RXL_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the UPI Rx Flit Buffer.  Generally, when data is transmitted across UPI, it will bypass the RxQ and pass directly to the ring interface.  If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency.  This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.
Code     : 0x30
Umask-00 : 0x01 : PMU : [SLOT0] : None : RxQ Flit Buffer Allocations -- Slot 0
Umask-01 : 0x02 : PMU : [SLOT1] : None : RxQ Flit Buffer Allocations -- Slot 1
Umask-02 : 0x04 : PMU : [SLOT2] : None : RxQ Flit Buffer Allocations -- Slot 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 773849108
PMU name : skx_unc_upi1 (Intel SkylakeX UPI1 uncore)
Name     : UNC_UPI_RXL_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Accumulates the number of elements in the UPI RxQ in each cycle.  Generally, when data is transmitted across UPI, it will bypass the RxQ and pass directly to the ring interface.  If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency.  This event can be used in conjunction with the Flit Buffer Not Empty event to calculate average occupancy, or with the Flit Buffer Allocations event to track average lifetime.
Code     : 0x32
Umask-00 : 0x01 : PMU : [SLOT0] : None : RxQ Occupancy - All Packets -- Slot 0
Umask-01 : 0x02 : PMU : [SLOT1] : None : RxQ Occupancy - All Packets -- Slot 1
Umask-02 : 0x04 : PMU : [SLOT2] : None : RxQ Occupancy - All Packets -- Slot 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 773849109
PMU name : skx_unc_upi1 (Intel SkylakeX UPI1 uncore)
Name     : UNC_UPI_RXL_SLOT_BYPASS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x33
Umask-00 : 0x01 : PMU : [S0_RXQ1] : None : TBD
Umask-01 : 0x02 : PMU : [S0_RXQ2] : None : TBD
Umask-02 : 0x04 : PMU : [S1_RXQ0] : None : TBD
Umask-03 : 0x08 : PMU : [S1_RXQ2] : None : TBD
Umask-04 : 0x10 : PMU : [S2_RXQ0] : None : TBD
Umask-05 : 0x20 : PMU : [S2_RXQ1] : None : TBD
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 773849110
PMU name : skx_unc_upi1 (Intel SkylakeX UPI1 uncore)
Name     : UNC_UPI_TXL0P_CLK_ACTIVE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x2a
Umask-00 : 0x01 : PMU : [CFG_CTL] : None : TBD
Umask-01 : 0x40 : PMU : [DFX] : None : TBD
Umask-02 : 0x20 : PMU : [RETRY] : None : TBD
Umask-03 : 0x02 : PMU : [RXQ] : None : TBD
Umask-04 : 0x04 : PMU : [RXQ_BYPASS] : None : TBD
Umask-05 : 0x08 : PMU : [RXQ_CRED] : None : TBD
Umask-06 : 0x80 : PMU : [SPARE] : None : TBD
Umask-07 : 0x10 : PMU : [TXQ] : None : TBD
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 773849111
PMU name : skx_unc_upi1 (Intel SkylakeX UPI1 uncore)
Name     : UNC_UPI_TXL0P_POWER_CYCLES
Equiv	 : None
Flags    : None
Desc     : Number of UPI qfclk cycles spent in L0p power mode.  L0p is a mode where we disable 60% of the UPI lanes, decreasing our bandwidth in order to save power.  It increases snoop and data transfer latencies and decreases overall bandwidth.  This mode can be very useful in NUMA optimized workloads that largely only utilize UPI for snoops and their responses.  Use edge detect to count the number of instances when the UPI link entered L0p.  Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another.
Code     : 0x27
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 773849112
PMU name : skx_unc_upi1 (Intel SkylakeX UPI1 uncore)
Name     : UNC_UPI_TXL0P_POWER_CYCLES_LL_ENTER
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x28
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 773849113
PMU name : skx_unc_upi1 (Intel SkylakeX UPI1 uncore)
Name     : UNC_UPI_TXL0P_POWER_CYCLES_M3_EXIT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x29
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 773849114
PMU name : skx_unc_upi1 (Intel SkylakeX UPI1 uncore)
Name     : UNC_UPI_TXL0_POWER_CYCLES
Equiv	 : None
Flags    : None
Desc     : Number of UPI qfclk cycles spent in L0 power mode in the Link Layer.  L0 is the default mode which provides the highest performance with the most power.  Use edge detect to count the number of instances that the link entered L0.  Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another.  The phy layer  sometimes leaves L0 for training, which will not be captured by this event.
Code     : 0x26
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 773849115
PMU name : skx_unc_upi1 (Intel SkylakeX UPI1 uncore)
Name     : UNC_UPI_TXL_BASIC_HDR_MATCH
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x4
Umask-00 : 0x0e : PMU : [NCB] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass
Umask-01 : 0x0e : PMU : [NCB_OPC_NCWR] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - NCWR
Umask-02 : 0x100001e : PMU : [NCB_OPC_WCWR] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - WCWR
Umask-03 : 0x100008e : PMU : [NCB_OPC_NCMSGB] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - WCWR
Umask-04 : 0x100009e : PMU : [NCB_OPC_INTLOGICAL] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - WCWR
Umask-05 : 0x10000ae : PMU : [NCB_OPC_INTPHYSICAL] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - INTPHYSICAL
Umask-06 : 0x10000be : PMU : [NCB_OPC_INTPRIOUPD] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - INTPRIOUPD
Umask-07 : 0xce : PMU : [NCB_OPC_NCWRPTL] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - NCWRPTL
Umask-08 : 0xfe : PMU : [NCB_OPC_NCP2PB] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - NCP2PB
Umask-09 : 0x0f : PMU : [NCS] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard
Umask-10 : 0x0f : PMU : [NCS_OPC_NCRD] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCRD
Umask-11 : 0x1f : PMU : [NCS_OPC_INTACK] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - INTACK
Umask-12 : 0x100004f : PMU : [NCS_OPC_NCRDPTL] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCRDPTL
Umask-13 : 0x100005f : PMU : [NCS_OPC_NCCFGRD] : None : NCS - NCCFGRD
Umask-14 : 0x100006f : PMU : [NCS_OPC_NCLTRD] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCLTRD
Umask-15 : 0x7f : PMU : [NCS_OPC_IORD] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - IORD
Umask-16 : 0x8f : PMU : [NCS_OPC_MSGS] : None : NCS - MSGS
Umask-17 : 0x9f : PMU : [NCS_OPC_CFGWR] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - CFGWR
Umask-18 : 0xaf : PMU : [NCS_OPC_LTWR] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - LTWR
Umask-19 : 0xbf : PMU : [NCS_OPC_NCIOWR] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCIOWR
Umask-20 : 0xff : PMU : [NCS_OPC_NCP2PS] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCP2PS
Umask-21 : 0x08 : PMU : [REQ] : [default] : Matches on Receive path of a UPI Port -- Request
Umask-22 : 0x78 : PMU : [REQ_OPC_INVITOE] : None : Matches on Receive path of a UPI Port -- Request Opcode - ITOE
Umask-23 : 0xc8 : PMU : [REQ_OPC_RDINV] : None : Matches on Receive path of a UPI Port -- Request Opcode - ReadInv
Umask-24 : 0xaa : PMU : [RSPCNFLT] : None : Matches on Receive path of a UPI Port -- Response - Conflict
Umask-25 : 0x2a : PMU : [RSPI] : None : Matches on Receive path of a UPI Port -- Response - Invalid
Umask-26 : 0x0c : PMU : [RSP_DATA] : None : Matches on Receive path of a UPI Port -- Response - Data
Umask-27 : 0x0c : PMU : [RSP_DATA_OPC_DATA_M] : None : Matches on Receive path of a UPI Port -- Response - Data - DATA_M
Umask-28 : 0x1c : PMU : [RSP_DATA_OPC_DATA_E] : None : Matches on Receive path of a UPI Port -- Response - Data - DATA_E
Umask-29 : 0x2c : PMU : [RSP_DATA_OPC_DATA_SI] : None : Matches on Receive path of a UPI Port -- Response - Data - DATA_SI
Umask-30 : 0x4c : PMU : [RSP_DATA_OPC_DATA_M_CMPO] : None : RSP4 - DATA_M_CMPO
Umask-31 : 0x5c : PMU : [RSP_DATA_OPC_DATA_E_CMPO] : None : Matches on Receive path of a UPI Port -- Response - Data - DATA_E_CMPO
Umask-32 : 0x6c : PMU : [RSP_DATA_OPC_DATA_SI_CMPO] : None : Matches on Receive path of a UPI Port -- Response - Data - DATA_SI_CMPO
Umask-33 : 0xac : PMU : [RSP_DATA_OPC_RSPFWDIWB] : None : Matches on Receive path of a UPI Port -- Response - Data - RSPFWDIWB
Umask-34 : 0xbc : PMU : [RSP_DATA_OPC_RSPFWDSWB] : None : Matches on Receive path of a UPI Port -- Response - Data - RSPFWDIWB
Umask-35 : 0xcc : PMU : [RSP_DATA_OPC_RSPIWB] : None : Matches on Receive path of a UPI Port -- Response - Data - RSPIWB
Umask-36 : 0xdc : PMU : [RSP_DATA_OPC_RSPSWB] : None : Matches on Receive path of a UPI Port -- Response - Data - RSPSWB
Umask-37 : 0xfc : PMU : [RSP_DATA_OPC_DEBUG_DATA] : None : Matches on Receive path of a UPI Port -- Response - Data - DEBUGDATA
Umask-38 : 0x0a : PMU : [RSP_NODATA] : None : Matches on Receive path of a UPI Port -- Response - No Data
Umask-39 : 0x6a : PMU : [RSP_NODATA_OPC_FWDS] : None : Matches on Receive path of a UPI Port -- Response - No Data - FWDS
Umask-40 : 0x8a : PMU : [RSP_NODATA_OPC_MIRCMPU] : None : Matches on Receive path of a UPI Port -- Response - No Data - MIRCMPU
Umask-41 : 0xaa : PMU : [RSP_NODATA_OPC_CNFLT] : None : Matches on Receive path of a UPI Port -- Response - No Data - CNFLT
Umask-42 : 0xda : PMU : [RSP_NODATA_OPC_FWDCNFLTO] : None : Matches on Receive path of a UPI Port -- Response - No Data - FWDCNFLTO
Umask-43 : 0xca : PMU : [RSP_NODATA_OPC_CMPO] : None : Matches on Receive path of a UPI Port -- Response - No Data - CMPO
Umask-44 : 0x09 : PMU : [SNP] : None : Matches on Receive path of a UPI Port -- Snoop
Umask-45 : 0x89 : PMU : [SNP_OPC_FCUR] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FCUR
Umask-46 : 0x99 : PMU : [SNP_OPC_FCODE] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FCODE
Umask-47 : 0xa9 : PMU : [SNP_OPC_FDATA] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FDATA
Umask-48 : 0xb9 : PMU : [SNP_OPC_FDATAMIG] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FDATAMIG
Umask-49 : 0xc9 : PMU : [SNP_OPC_FINVOWN] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FDATA
Umask-50 : 0xd9 : PMU : [SNP_OPC_FINV] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FINV
Umask-51 : 0x0d : PMU : [WB] : None : Matches on Receive path of a UPI Port -- Writeback
Umask-52 : 0x0d : PMU : [WB_OPC_WBMTOI] : None : Matches on Receive path of a UPI Port -- Writeback - MTOI
Umask-53 : 0x1d : PMU : [WB_OPC_WBMTOS] : None : Matches on Receive path of a UPI Port -- Writeback - MTOS
Umask-54 : 0x2d : PMU : [WB_OPC_WBMTOE] : None : Matches on Receive path of a UPI Port -- Writeback - MTOE
Umask-55 : 0x3d : PMU : [WB_OPC_NONSNPWR] : None : Matches on Receive path of a UPI Port -- Writeback - NONSNPWR
Umask-56 : 0x4d : PMU : [WB_OPC_MTOIPTL] : None : Matches on Receive path of a UPI Port -- Writeback - MTOIPTL
Umask-57 : 0x6d : PMU : [WB_OPC_MTOEPTL] : None : Matches on Receive path of a UPI Port -- Writeback - MTOEPTL
Umask-58 : 0x6d : PMU : [WB_OPC_NONSNPWRTL] : None : Matches on Receive path of a UPI Port -- Writeback - NONSNPWRTL
Umask-59 : 0x8d : PMU : [WB_OPC_PUSHMTOI] : None : Matches on Receive path of a UPI Port -- Writeback - PUSHMTOI
Umask-60 : 0xbd : PMU : [WB_OPC_FLUSH] : None : Matches on Receive path of a UPI Port -- Writeback - FLUSH
Umask-61 : 0xcd : PMU : [WB_OPC_EVCTCLN] : None : Matches on Receive path of a UPI Port -- Writeback - EVCTCLN
Umask-62 : 0xdd : PMU : [WB_OPC_NONSNPRD] : None : WB - NONSNPRD
Umask-63 : 0x00 : PMU : [FILT_NONE] : [default] : No extra filter
Umask-64 : 0x00 : PMU : [FILT_LOCAL] : None : Filter packets targeting this socket
Umask-65 : 0x00 : PMU : [FILT_REMOTE] : None : Filter packets targeting another socket
Umask-66 : 0x00 : PMU : [FILT_DATA] : None : Filter on Data packets (mutually exclusive with FILT_NON_DATA)
Umask-67 : 0x00 : PMU : [FILT_NON_DATA] : None : Filter on non-Data packets (mutually exclusive with FILT_DATA)
Umask-68 : 0x00 : PMU : [FILT_DUAL_SLOT] : None : Filter on dual-slot packets (mutually exclusive with FILT_SINGLE_SLOT)
Umask-69 : 0x00 : PMU : [FILT_SINGLE_SLOT] : None : Filter on single-slot packets (mutually exclusive with FILT_DUAL_SLOT)
Umask-70 : 0x00 : PMU : [FILT_ISOCH] : None : Filter on isochronous  packets
Umask-71 : 0x00 : PMU : [FILT_SLOT0] : None : Filter on slot0 packets
Umask-72 : 0x00 : PMU : [FILT_SLOT1] : None : Filter on slot1 packets
Umask-73 : 0x00 : PMU : [FILT_SLOT2] : None : Filter on slot2 packets
Umask-74 : 0x00 : PMU : [FILT_LLCRD_NON_ZERO] : None : Filter on LLCRD nonzero (only applies to slot2 with opcode match)
Umask-75 : 0x00 : PMU : [FILT_IMPL_NULL] : None : Filter on implied NULL (only applies to slot2 with opcode match)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x13 : PMU : [dnid] : destination node id [0-15] (integer)
Modif-04 : 0x14 : PMU : [rcsnid] : destination RCS Node id [0-15] (integer)
#-----------------------------
IDX	 : 773849116
PMU name : skx_unc_upi1 (Intel SkylakeX UPI1 uncore)
Name     : UNC_UPI_TXL_BYPASSED
Equiv	 : None
Flags    : None
Desc     : Counts the number of times that an incoming flit was able to bypass the Tx flit buffer and pass directly out the UPI Link. Generally, when data is transmitted across UPI, it will bypass the TxQ and pass directly to the link.  However, the TxQ will be used with L0p and when LLR occurs, increasing latency to transfer out to the link.
Code     : 0x41
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 773849117
PMU name : skx_unc_upi1 (Intel SkylakeX UPI1 uncore)
Name     : UNC_UPI_TXL_FLITS
Equiv	 : None
Flags    : None
Desc     : Shows legal flit time (hides impact of L0p and L0c).
Code     : 0x2
Umask-00 : 0x0f : PMU : [ALL_DATA] : None : Valid Flits Sent -- All Data
Umask-01 : 0x27 : PMU : [ALL_NULL] : None : Valid Flits Sent -- All Null Slots
Umask-02 : 0x08 : PMU : [DATA] : None : Valid Flits Sent -- Data
Umask-03 : 0x47 : PMU : [IDLE] : None : Valid Flits Sent -- Idle
Umask-04 : 0x10 : PMU : [LLCRD] : None : Valid Flits Sent -- LLCRD Not Empty
Umask-05 : 0x40 : PMU : [LLCTRL] : None : Valid Flits Sent -- LLCTRL
Umask-06 : 0x97 : PMU : [NON_DATA] : None : Valid Flits Sent -- All Non Data
Umask-07 : 0x20 : PMU : [NULL] : None : Valid Flits Sent -- Slot NULL or LLCRD Empty
Umask-08 : 0x80 : PMU : [PROTHDR] : None : Valid Flits Sent -- Protocol Header
Umask-09 : 0x01 : PMU : [SLOT0] : None : Valid Flits Sent -- Slot 0
Umask-10 : 0x02 : PMU : [SLOT1] : None : Valid Flits Sent -- Slot 1
Umask-11 : 0x04 : PMU : [SLOT2] : None : Valid Flits Sent -- Slot 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 773849118
PMU name : skx_unc_upi1 (Intel SkylakeX UPI1 uncore)
Name     : UNC_UPI_TXL_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the UPI Tx Flit Buffer.  Generally, when data is transmitted across UPI, it will bypass the TxQ and pass directly to the link.  However, the TxQ will be used with L0p and when LLR occurs, increasing latency to transfer out to the link.  This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.
Code     : 0x40
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 773849119
PMU name : skx_unc_upi1 (Intel SkylakeX UPI1 uncore)
Name     : UNC_UPI_TXL_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Accumulates the number of flits in the TxQ.  Generally, when data is transmitted across UPI, it will bypass the TxQ and pass directly to the link.  However, the TxQ will be used with L0p and when LLR occurs, increasing latency to transfer out to the link. This can be used with the cycles not empty event to track average occupancy, or the allocations event to track average lifetime in the TxQ.
Code     : 0x42
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 773849120
PMU name : skx_unc_upi1 (Intel SkylakeX UPI1 uncore)
Name     : UNC_UPI_VNA_CREDIT_RETURN_BLOCKED_VN01
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x45
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 773849121
PMU name : skx_unc_upi1 (Intel SkylakeX UPI1 uncore)
Name     : UNC_UPI_VNA_CREDIT_RETURN_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of VNA credits in the Rx side that are waitng to be returned back across the link.
Code     : 0x44
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 775946240
PMU name : skx_unc_upi2 (Intel SkylakeX UPI2 uncore)
Name     : UNC_UPI_CLOCKTICKS
Equiv	 : None
Flags    : None
Desc     : Counts the number of clocks in the UPI LL.  This clock runs at 1/8th the GT/s speed of the UPI link.  For example, a 8GT/s link will have qfclk or 1GHz.  Current products do not support dynamic link speeds, so this frequency is fixexed.
Code     : 0x1
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 775946241
PMU name : skx_unc_upi2 (Intel SkylakeX UPI2 uncore)
Name     : UNC_UPI_DIRECT_ATTEMPTS
Equiv	 : None
Flags    : None
Desc     : Counts the number of Data Response(DRS) packets UPI attempted to send directly to the core or to a different UPI link.  Note:  This only counts attempts on valid candidates such as DRS packets destined for CHAs.
Code     : 0x12
Umask-00 : 0x01 : PMU : [D2C] : None : Direct packet attempts -- Direct 2 Core
Umask-01 : 0x02 : PMU : [D2U] : None : Direct packet attempts -- Direct 2 UPI
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 775946242
PMU name : skx_unc_upi2 (Intel SkylakeX UPI2 uncore)
Name     : UNC_UPI_FLOWQ_NO_VNA_CRD
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x18
Umask-00 : 0x01 : PMU : [AD_VNA_EQ0] : None : TBD
Umask-01 : 0x02 : PMU : [AD_VNA_EQ1] : None : TBD
Umask-02 : 0x04 : PMU : [AD_VNA_EQ2] : None : TBD
Umask-03 : 0x10 : PMU : [AK_VNA_EQ0] : None : TBD
Umask-04 : 0x20 : PMU : [AK_VNA_EQ1] : None : TBD
Umask-05 : 0x40 : PMU : [AK_VNA_EQ2] : None : TBD
Umask-06 : 0x80 : PMU : [AK_VNA_EQ3] : None : TBD
Umask-07 : 0x08 : PMU : [BL_VNA_EQ0] : None : TBD
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 775946243
PMU name : skx_unc_upi2 (Intel SkylakeX UPI2 uncore)
Name     : UNC_UPI_L1_POWER_CYCLES
Equiv	 : None
Flags    : None
Desc     : Number of UPI qfclk cycles spent in L1 power mode.  L1 is a mode that totally shuts down a UPI link.  Use edge detect to count the number of instances when the UPI link entered L1.  Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another. Because L1 totally shuts down the link, it takes a good amount of time to exit this mode.
Code     : 0x21
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 775946244
PMU name : skx_unc_upi2 (Intel SkylakeX UPI2 uncore)
Name     : UNC_UPI_M3_BYP_BLOCKED
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x14
Umask-00 : 0x08 : PMU : [BGF_CRD] : None : TBD
Umask-01 : 0x01 : PMU : [FLOWQ_AD_VNA_LE2] : None : TBD
Umask-02 : 0x04 : PMU : [FLOWQ_AK_VNA_LE3] : None : TBD
Umask-03 : 0x02 : PMU : [FLOWQ_BL_VNA_EQ0] : None : TBD
Umask-04 : 0x10 : PMU : [GV_BLOCK] : None : TBD
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 775946245
PMU name : skx_unc_upi2 (Intel SkylakeX UPI2 uncore)
Name     : UNC_UPI_M3_CRD_RETURN_BLOCKED
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x16
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 775946246
PMU name : skx_unc_upi2 (Intel SkylakeX UPI2 uncore)
Name     : UNC_UPI_M3_RXQ_BLOCKED
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x15
Umask-00 : 0x20 : PMU : [BGF_CRD] : None : TBD
Umask-01 : 0x02 : PMU : [FLOWQ_AD_VNA_BTW_2_THRESH] : None : TBD
Umask-02 : 0x01 : PMU : [FLOWQ_AD_VNA_LE2] : None : TBD
Umask-03 : 0x10 : PMU : [FLOWQ_AK_VNA_LE3] : None : TBD
Umask-04 : 0x08 : PMU : [FLOWQ_BL_VNA_BTW_0_THRESH] : None : TBD
Umask-05 : 0x04 : PMU : [FLOWQ_BL_VNA_EQ0] : None : TBD
Umask-06 : 0x40 : PMU : [GV_BLOCK] : None : TBD
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 775946247
PMU name : skx_unc_upi2 (Intel SkylakeX UPI2 uncore)
Name     : UNC_UPI_PHY_INIT_CYCLES
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x20
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 775946248
PMU name : skx_unc_upi2 (Intel SkylakeX UPI2 uncore)
Name     : UNC_UPI_POWER_L1_NACK
Equiv	 : None
Flags    : None
Desc     : Counts the number of times a link sends/receives a LinkReqNAck.  When the UPI links would like to change power state, the Tx side initiates a request to the Rx side requesting to change states.  This requests can either be accepted or denied.  If the Rx side replies with an Ack, the power mode will change.  If it replies with NAck, no change will take place.  This can be filtered based on Rx and Tx.  An Rx LinkReqNAck refers to receiving an NAck (meaning this agents Tx originally requested the power change).  A Tx LinkReqNAck refers to sending this command (meaning the peer agents Tx originally requested the power change and this agent accepted itit).
Code     : 0x23
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 775946249
PMU name : skx_unc_upi2 (Intel SkylakeX UPI2 uncore)
Name     : UNC_UPI_POWER_L1_REQ
Equiv	 : None
Flags    : None
Desc     : Counts the number of times a link sends/receives a LinkReqAck.  When the UPI links would like to change power state, the Tx side initiates a request to the Rx side requesting to change states.  This requests can either be accepted or denied.  If the Rx side replies with an Ack, the power mode will change.  If it replies with NAck, no change will take place.  This can be filtered based on Rx and Tx.  An Rx LinkReqAck refers to receiving an Ack (meaning this agents Tx originally requested the power change).  A Tx LinkReqAck refers to sending this command (meaning the peer agents Tx originally requested the power change and this agent accepted itit).
Code     : 0x22
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 775946250
PMU name : skx_unc_upi2 (Intel SkylakeX UPI2 uncore)
Name     : UNC_UPI_REQ_SLOT2_FROM_M3
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x46
Umask-00 : 0x08 : PMU : [ACK] : None : TBD
Umask-01 : 0x02 : PMU : [VN0] : None : TBD
Umask-02 : 0x04 : PMU : [VN1] : None : TBD
Umask-03 : 0x01 : PMU : [VNA] : None : TBD
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 775946251
PMU name : skx_unc_upi2 (Intel SkylakeX UPI2 uncore)
Name     : UNC_UPI_RXL0P_POWER_CYCLES
Equiv	 : None
Flags    : None
Desc     : Number of UPI qfclk cycles spent in L0p power mode.  L0p is a mode where we disable 60% of the UPI lanes, decreasing our bandwidth in order to save power.  It increases snoop and data transfer latencies and decreases overall bandwidth.  This mode can be very useful in NUMA optimized workloads that largely only utilize UPI for snoops and their responses.  Use edge detect to count the number of instances when the UPI link entered L0p.  Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another.
Code     : 0x25
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 775946252
PMU name : skx_unc_upi2 (Intel SkylakeX UPI2 uncore)
Name     : UNC_UPI_RXL0_POWER_CYCLES
Equiv	 : None
Flags    : None
Desc     : Number of UPI qfclk cycles spent in L0 power mode in the Link Layer.  L0 is the default mode which provides the highest performance with the most power.  Use edge detect to count the number of instances that the link entered L0.  Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another.  The phy layer  sometimes leaves L0 for training, which will not be captured by this event.
Code     : 0x24
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 775946253
PMU name : skx_unc_upi2 (Intel SkylakeX UPI2 uncore)
Name     : UNC_UPI_RXL_BASIC_HDR_MATCH
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x5
Umask-00 : 0x0e : PMU : [NCB] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass
Umask-01 : 0x0e : PMU : [NCB_OPC_NCWR] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - NCWR
Umask-02 : 0x100001e : PMU : [NCB_OPC_WCWR] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - WCWR
Umask-03 : 0x100008e : PMU : [NCB_OPC_NCMSGB] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - WCWR
Umask-04 : 0x100009e : PMU : [NCB_OPC_INTLOGICAL] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - WCWR
Umask-05 : 0x10000ae : PMU : [NCB_OPC_INTPHYSICAL] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - INTPHYSICAL
Umask-06 : 0x10000be : PMU : [NCB_OPC_INTPRIOUPD] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - INTPRIOUPD
Umask-07 : 0xce : PMU : [NCB_OPC_NCWRPTL] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - NCWRPTL
Umask-08 : 0xfe : PMU : [NCB_OPC_NCP2PB] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - NCP2PB
Umask-09 : 0x0f : PMU : [NCS] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard
Umask-10 : 0x0f : PMU : [NCS_OPC_NCRD] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCRD
Umask-11 : 0x1f : PMU : [NCS_OPC_INTACK] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - INTACK
Umask-12 : 0x100004f : PMU : [NCS_OPC_NCRDPTL] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCRDPTL
Umask-13 : 0x100005f : PMU : [NCS_OPC_NCCFGRD] : None : NCS - NCCFGRD
Umask-14 : 0x100006f : PMU : [NCS_OPC_NCLTRD] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCLTRD
Umask-15 : 0x7f : PMU : [NCS_OPC_IORD] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - IORD
Umask-16 : 0x8f : PMU : [NCS_OPC_MSGS] : None : NCS - MSGS
Umask-17 : 0x9f : PMU : [NCS_OPC_CFGWR] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - CFGWR
Umask-18 : 0xaf : PMU : [NCS_OPC_LTWR] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - LTWR
Umask-19 : 0xbf : PMU : [NCS_OPC_NCIOWR] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCIOWR
Umask-20 : 0xff : PMU : [NCS_OPC_NCP2PS] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCP2PS
Umask-21 : 0x08 : PMU : [REQ] : [default] : Matches on Receive path of a UPI Port -- Request
Umask-22 : 0x78 : PMU : [REQ_OPC_INVITOE] : None : Matches on Receive path of a UPI Port -- Request Opcode - ITOE
Umask-23 : 0xc8 : PMU : [REQ_OPC_RDINV] : None : Matches on Receive path of a UPI Port -- Request Opcode - ReadInv
Umask-24 : 0xaa : PMU : [RSPCNFLT] : None : Matches on Receive path of a UPI Port -- Response - Conflict
Umask-25 : 0x2a : PMU : [RSPI] : None : Matches on Receive path of a UPI Port -- Response - Invalid
Umask-26 : 0x0c : PMU : [RSP_DATA] : None : Matches on Receive path of a UPI Port -- Response - Data
Umask-27 : 0x0c : PMU : [RSP_DATA_OPC_DATA_M] : None : Matches on Receive path of a UPI Port -- Response - Data - DATA_M
Umask-28 : 0x1c : PMU : [RSP_DATA_OPC_DATA_E] : None : Matches on Receive path of a UPI Port -- Response - Data - DATA_E
Umask-29 : 0x2c : PMU : [RSP_DATA_OPC_DATA_SI] : None : Matches on Receive path of a UPI Port -- Response - Data - DATA_SI
Umask-30 : 0x4c : PMU : [RSP_DATA_OPC_DATA_M_CMPO] : None : RSP4 - DATA_M_CMPO
Umask-31 : 0x5c : PMU : [RSP_DATA_OPC_DATA_E_CMPO] : None : Matches on Receive path of a UPI Port -- Response - Data - DATA_E_CMPO
Umask-32 : 0x6c : PMU : [RSP_DATA_OPC_DATA_SI_CMPO] : None : Matches on Receive path of a UPI Port -- Response - Data - DATA_SI_CMPO
Umask-33 : 0xac : PMU : [RSP_DATA_OPC_RSPFWDIWB] : None : Matches on Receive path of a UPI Port -- Response - Data - RSPFWDIWB
Umask-34 : 0xbc : PMU : [RSP_DATA_OPC_RSPFWDSWB] : None : Matches on Receive path of a UPI Port -- Response - Data - RSPFWDIWB
Umask-35 : 0xcc : PMU : [RSP_DATA_OPC_RSPIWB] : None : Matches on Receive path of a UPI Port -- Response - Data - RSPIWB
Umask-36 : 0xdc : PMU : [RSP_DATA_OPC_RSPSWB] : None : Matches on Receive path of a UPI Port -- Response - Data - RSPSWB
Umask-37 : 0xfc : PMU : [RSP_DATA_OPC_DEBUG_DATA] : None : Matches on Receive path of a UPI Port -- Response - Data - DEBUGDATA
Umask-38 : 0x0a : PMU : [RSP_NODATA] : None : Matches on Receive path of a UPI Port -- Response - No Data
Umask-39 : 0x6a : PMU : [RSP_NODATA_OPC_FWDS] : None : Matches on Receive path of a UPI Port -- Response - No Data - FWDS
Umask-40 : 0x8a : PMU : [RSP_NODATA_OPC_MIRCMPU] : None : Matches on Receive path of a UPI Port -- Response - No Data - MIRCMPU
Umask-41 : 0xaa : PMU : [RSP_NODATA_OPC_CNFLT] : None : Matches on Receive path of a UPI Port -- Response - No Data - CNFLT
Umask-42 : 0xda : PMU : [RSP_NODATA_OPC_FWDCNFLTO] : None : Matches on Receive path of a UPI Port -- Response - No Data - FWDCNFLTO
Umask-43 : 0xca : PMU : [RSP_NODATA_OPC_CMPO] : None : Matches on Receive path of a UPI Port -- Response - No Data - CMPO
Umask-44 : 0x09 : PMU : [SNP] : None : Matches on Receive path of a UPI Port -- Snoop
Umask-45 : 0x89 : PMU : [SNP_OPC_FCUR] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FCUR
Umask-46 : 0x99 : PMU : [SNP_OPC_FCODE] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FCODE
Umask-47 : 0xa9 : PMU : [SNP_OPC_FDATA] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FDATA
Umask-48 : 0xb9 : PMU : [SNP_OPC_FDATAMIG] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FDATAMIG
Umask-49 : 0xc9 : PMU : [SNP_OPC_FINVOWN] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FDATA
Umask-50 : 0xd9 : PMU : [SNP_OPC_FINV] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FINV
Umask-51 : 0x0d : PMU : [WB] : None : Matches on Receive path of a UPI Port -- Writeback
Umask-52 : 0x0d : PMU : [WB_OPC_WBMTOI] : None : Matches on Receive path of a UPI Port -- Writeback - MTOI
Umask-53 : 0x1d : PMU : [WB_OPC_WBMTOS] : None : Matches on Receive path of a UPI Port -- Writeback - MTOS
Umask-54 : 0x2d : PMU : [WB_OPC_WBMTOE] : None : Matches on Receive path of a UPI Port -- Writeback - MTOE
Umask-55 : 0x3d : PMU : [WB_OPC_NONSNPWR] : None : Matches on Receive path of a UPI Port -- Writeback - NONSNPWR
Umask-56 : 0x4d : PMU : [WB_OPC_MTOIPTL] : None : Matches on Receive path of a UPI Port -- Writeback - MTOIPTL
Umask-57 : 0x6d : PMU : [WB_OPC_MTOEPTL] : None : Matches on Receive path of a UPI Port -- Writeback - MTOEPTL
Umask-58 : 0x6d : PMU : [WB_OPC_NONSNPWRTL] : None : Matches on Receive path of a UPI Port -- Writeback - NONSNPWRTL
Umask-59 : 0x8d : PMU : [WB_OPC_PUSHMTOI] : None : Matches on Receive path of a UPI Port -- Writeback - PUSHMTOI
Umask-60 : 0xbd : PMU : [WB_OPC_FLUSH] : None : Matches on Receive path of a UPI Port -- Writeback - FLUSH
Umask-61 : 0xcd : PMU : [WB_OPC_EVCTCLN] : None : Matches on Receive path of a UPI Port -- Writeback - EVCTCLN
Umask-62 : 0xdd : PMU : [WB_OPC_NONSNPRD] : None : WB - NONSNPRD
Umask-63 : 0x00 : PMU : [FILT_NONE] : [default] : No extra filter
Umask-64 : 0x00 : PMU : [FILT_LOCAL] : None : Filter packets targeting this socket
Umask-65 : 0x00 : PMU : [FILT_REMOTE] : None : Filter packets targeting another socket
Umask-66 : 0x00 : PMU : [FILT_DATA] : None : Filter on Data packets (mutually exclusive with FILT_NON_DATA)
Umask-67 : 0x00 : PMU : [FILT_NON_DATA] : None : Filter on non-Data packets (mutually exclusive with FILT_DATA)
Umask-68 : 0x00 : PMU : [FILT_DUAL_SLOT] : None : Filter on dual-slot packets (mutually exclusive with FILT_SINGLE_SLOT)
Umask-69 : 0x00 : PMU : [FILT_SINGLE_SLOT] : None : Filter on single-slot packets (mutually exclusive with FILT_DUAL_SLOT)
Umask-70 : 0x00 : PMU : [FILT_ISOCH] : None : Filter on isochronous  packets
Umask-71 : 0x00 : PMU : [FILT_SLOT0] : None : Filter on slot0 packets
Umask-72 : 0x00 : PMU : [FILT_SLOT1] : None : Filter on slot1 packets
Umask-73 : 0x00 : PMU : [FILT_SLOT2] : None : Filter on slot2 packets
Umask-74 : 0x00 : PMU : [FILT_LLCRD_NON_ZERO] : None : Filter on LLCRD nonzero (only applies to slot2 with opcode match)
Umask-75 : 0x00 : PMU : [FILT_IMPL_NULL] : None : Filter on implied NULL (only applies to slot2 with opcode match)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x13 : PMU : [dnid] : destination node id [0-15] (integer)
Modif-04 : 0x14 : PMU : [rcsnid] : destination RCS Node id [0-15] (integer)
#-----------------------------
IDX	 : 775946254
PMU name : skx_unc_upi2 (Intel SkylakeX UPI2 uncore)
Name     : UNC_UPI_RXL_BYPASSED
Equiv	 : None
Flags    : None
Desc     : Counts the number of times that an incoming flit was able to bypass the flit buffer and pass directly and into the Egress.  This is a latency optimization, and should generally be the common case.  If this value is less than the number of flits transferred, it implies that there was queueing getting onto the ring, and thus the transactions saw higher latency.
Code     : 0x31
Umask-00 : 0x01 : PMU : [SLOT0] : None : RxQ Flit Buffer Bypassed -- Slot 0
Umask-01 : 0x02 : PMU : [SLOT1] : None : RxQ Flit Buffer Bypassed -- Slot 1
Umask-02 : 0x04 : PMU : [SLOT2] : None : RxQ Flit Buffer Bypassed -- Slot 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 775946255
PMU name : skx_unc_upi2 (Intel SkylakeX UPI2 uncore)
Name     : UNC_UPI_RXL_CREDITS_CONSUMED_VN0
Equiv	 : None
Flags    : None
Desc     : Counts the number of times that an RxQ VN0 credit was consumed (i.e. message uses a VN0 credit for the Rx Buffer).  This includes packets that went through the RxQ and those that were bypasssed.
Code     : 0x39
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 775946256
PMU name : skx_unc_upi2 (Intel SkylakeX UPI2 uncore)
Name     : UNC_UPI_RXL_CREDITS_CONSUMED_VN1
Equiv	 : None
Flags    : None
Desc     : Counts the number of times that an RxQ VN1 credit was consumed (i.e. message uses a VN1 credit for the Rx Buffer).  This includes packets that went through the RxQ and those that were bypasssed.
Code     : 0x3a
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 775946257
PMU name : skx_unc_upi2 (Intel SkylakeX UPI2 uncore)
Name     : UNC_UPI_RXL_CREDITS_CONSUMED_VNA
Equiv	 : None
Flags    : None
Desc     : Counts the number of times that an RxQ VNA credit was consumed (i.e. message uses a VNA credit for the Rx Buffer).  This includes packets that went through the RxQ and those that were bypasssed.
Code     : 0x38
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 775946258
PMU name : skx_unc_upi2 (Intel SkylakeX UPI2 uncore)
Name     : UNC_UPI_RXL_FLITS
Equiv	 : None
Flags    : None
Desc     : Shows legal flit time (hides impact of L0p and L0c).
Code     : 0x3
Umask-00 : 0x0f : PMU : [ALL_DATA] : [default] : Valid Flits Received -- All Data
Umask-01 : 0x27 : PMU : [ALL_NULL] : None : Valid Flits Received -- All Null Slots
Umask-02 : 0x08 : PMU : [DATA] : None : Valid Flits Received -- Data
Umask-03 : 0x47 : PMU : [IDLE] : None : Valid Flits Received -- Idle
Umask-04 : 0x10 : PMU : [LLCRD] : None : Valid Flits Received -- LLCRD Not Empty
Umask-05 : 0x40 : PMU : [LLCTRL] : None : Valid Flits Received -- LLCTRL
Umask-06 : 0x97 : PMU : [NON_DATA] : None : Valid Flits Received -- All Non Data
Umask-07 : 0x20 : PMU : [NULL] : None : Valid Flits Received -- Slot NULL or LLCRD Empty
Umask-08 : 0x80 : PMU : [PROTHDR] : None : Valid Flits Received -- Protocol Header
Umask-09 : 0x01 : PMU : [SLOT0] : None : Valid Flits Received -- Slot 0
Umask-10 : 0x02 : PMU : [SLOT1] : None : Valid Flits Received -- Slot 1
Umask-11 : 0x04 : PMU : [SLOT2] : None : Valid Flits Received -- Slot 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 775946259
PMU name : skx_unc_upi2 (Intel SkylakeX UPI2 uncore)
Name     : UNC_UPI_RXL_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the UPI Rx Flit Buffer.  Generally, when data is transmitted across UPI, it will bypass the RxQ and pass directly to the ring interface.  If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency.  This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.
Code     : 0x30
Umask-00 : 0x01 : PMU : [SLOT0] : None : RxQ Flit Buffer Allocations -- Slot 0
Umask-01 : 0x02 : PMU : [SLOT1] : None : RxQ Flit Buffer Allocations -- Slot 1
Umask-02 : 0x04 : PMU : [SLOT2] : None : RxQ Flit Buffer Allocations -- Slot 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 775946260
PMU name : skx_unc_upi2 (Intel SkylakeX UPI2 uncore)
Name     : UNC_UPI_RXL_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Accumulates the number of elements in the UPI RxQ in each cycle.  Generally, when data is transmitted across UPI, it will bypass the RxQ and pass directly to the ring interface.  If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency.  This event can be used in conjunction with the Flit Buffer Not Empty event to calculate average occupancy, or with the Flit Buffer Allocations event to track average lifetime.
Code     : 0x32
Umask-00 : 0x01 : PMU : [SLOT0] : None : RxQ Occupancy - All Packets -- Slot 0
Umask-01 : 0x02 : PMU : [SLOT1] : None : RxQ Occupancy - All Packets -- Slot 1
Umask-02 : 0x04 : PMU : [SLOT2] : None : RxQ Occupancy - All Packets -- Slot 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 775946261
PMU name : skx_unc_upi2 (Intel SkylakeX UPI2 uncore)
Name     : UNC_UPI_RXL_SLOT_BYPASS
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x33
Umask-00 : 0x01 : PMU : [S0_RXQ1] : None : TBD
Umask-01 : 0x02 : PMU : [S0_RXQ2] : None : TBD
Umask-02 : 0x04 : PMU : [S1_RXQ0] : None : TBD
Umask-03 : 0x08 : PMU : [S1_RXQ2] : None : TBD
Umask-04 : 0x10 : PMU : [S2_RXQ0] : None : TBD
Umask-05 : 0x20 : PMU : [S2_RXQ1] : None : TBD
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 775946262
PMU name : skx_unc_upi2 (Intel SkylakeX UPI2 uncore)
Name     : UNC_UPI_TXL0P_CLK_ACTIVE
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x2a
Umask-00 : 0x01 : PMU : [CFG_CTL] : None : TBD
Umask-01 : 0x40 : PMU : [DFX] : None : TBD
Umask-02 : 0x20 : PMU : [RETRY] : None : TBD
Umask-03 : 0x02 : PMU : [RXQ] : None : TBD
Umask-04 : 0x04 : PMU : [RXQ_BYPASS] : None : TBD
Umask-05 : 0x08 : PMU : [RXQ_CRED] : None : TBD
Umask-06 : 0x80 : PMU : [SPARE] : None : TBD
Umask-07 : 0x10 : PMU : [TXQ] : None : TBD
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 775946263
PMU name : skx_unc_upi2 (Intel SkylakeX UPI2 uncore)
Name     : UNC_UPI_TXL0P_POWER_CYCLES
Equiv	 : None
Flags    : None
Desc     : Number of UPI qfclk cycles spent in L0p power mode.  L0p is a mode where we disable 60% of the UPI lanes, decreasing our bandwidth in order to save power.  It increases snoop and data transfer latencies and decreases overall bandwidth.  This mode can be very useful in NUMA optimized workloads that largely only utilize UPI for snoops and their responses.  Use edge detect to count the number of instances when the UPI link entered L0p.  Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another.
Code     : 0x27
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 775946264
PMU name : skx_unc_upi2 (Intel SkylakeX UPI2 uncore)
Name     : UNC_UPI_TXL0P_POWER_CYCLES_LL_ENTER
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x28
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 775946265
PMU name : skx_unc_upi2 (Intel SkylakeX UPI2 uncore)
Name     : UNC_UPI_TXL0P_POWER_CYCLES_M3_EXIT
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x29
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 775946266
PMU name : skx_unc_upi2 (Intel SkylakeX UPI2 uncore)
Name     : UNC_UPI_TXL0_POWER_CYCLES
Equiv	 : None
Flags    : None
Desc     : Number of UPI qfclk cycles spent in L0 power mode in the Link Layer.  L0 is the default mode which provides the highest performance with the most power.  Use edge detect to count the number of instances that the link entered L0.  Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another.  The phy layer  sometimes leaves L0 for training, which will not be captured by this event.
Code     : 0x26
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 775946267
PMU name : skx_unc_upi2 (Intel SkylakeX UPI2 uncore)
Name     : UNC_UPI_TXL_BASIC_HDR_MATCH
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x4
Umask-00 : 0x0e : PMU : [NCB] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass
Umask-01 : 0x0e : PMU : [NCB_OPC_NCWR] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - NCWR
Umask-02 : 0x100001e : PMU : [NCB_OPC_WCWR] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - WCWR
Umask-03 : 0x100008e : PMU : [NCB_OPC_NCMSGB] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - WCWR
Umask-04 : 0x100009e : PMU : [NCB_OPC_INTLOGICAL] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - WCWR
Umask-05 : 0x10000ae : PMU : [NCB_OPC_INTPHYSICAL] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - INTPHYSICAL
Umask-06 : 0x10000be : PMU : [NCB_OPC_INTPRIOUPD] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - INTPRIOUPD
Umask-07 : 0xce : PMU : [NCB_OPC_NCWRPTL] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - NCWRPTL
Umask-08 : 0xfe : PMU : [NCB_OPC_NCP2PB] : None : Matches on Receive path of a UPI Port -- Non-Coherent Bypass - NCP2PB
Umask-09 : 0x0f : PMU : [NCS] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard
Umask-10 : 0x0f : PMU : [NCS_OPC_NCRD] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCRD
Umask-11 : 0x1f : PMU : [NCS_OPC_INTACK] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - INTACK
Umask-12 : 0x100004f : PMU : [NCS_OPC_NCRDPTL] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCRDPTL
Umask-13 : 0x100005f : PMU : [NCS_OPC_NCCFGRD] : None : NCS - NCCFGRD
Umask-14 : 0x100006f : PMU : [NCS_OPC_NCLTRD] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCLTRD
Umask-15 : 0x7f : PMU : [NCS_OPC_IORD] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - IORD
Umask-16 : 0x8f : PMU : [NCS_OPC_MSGS] : None : NCS - MSGS
Umask-17 : 0x9f : PMU : [NCS_OPC_CFGWR] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - CFGWR
Umask-18 : 0xaf : PMU : [NCS_OPC_LTWR] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - LTWR
Umask-19 : 0xbf : PMU : [NCS_OPC_NCIOWR] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCIOWR
Umask-20 : 0xff : PMU : [NCS_OPC_NCP2PS] : None : Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCP2PS
Umask-21 : 0x08 : PMU : [REQ] : [default] : Matches on Receive path of a UPI Port -- Request
Umask-22 : 0x78 : PMU : [REQ_OPC_INVITOE] : None : Matches on Receive path of a UPI Port -- Request Opcode - ITOE
Umask-23 : 0xc8 : PMU : [REQ_OPC_RDINV] : None : Matches on Receive path of a UPI Port -- Request Opcode - ReadInv
Umask-24 : 0xaa : PMU : [RSPCNFLT] : None : Matches on Receive path of a UPI Port -- Response - Conflict
Umask-25 : 0x2a : PMU : [RSPI] : None : Matches on Receive path of a UPI Port -- Response - Invalid
Umask-26 : 0x0c : PMU : [RSP_DATA] : None : Matches on Receive path of a UPI Port -- Response - Data
Umask-27 : 0x0c : PMU : [RSP_DATA_OPC_DATA_M] : None : Matches on Receive path of a UPI Port -- Response - Data - DATA_M
Umask-28 : 0x1c : PMU : [RSP_DATA_OPC_DATA_E] : None : Matches on Receive path of a UPI Port -- Response - Data - DATA_E
Umask-29 : 0x2c : PMU : [RSP_DATA_OPC_DATA_SI] : None : Matches on Receive path of a UPI Port -- Response - Data - DATA_SI
Umask-30 : 0x4c : PMU : [RSP_DATA_OPC_DATA_M_CMPO] : None : RSP4 - DATA_M_CMPO
Umask-31 : 0x5c : PMU : [RSP_DATA_OPC_DATA_E_CMPO] : None : Matches on Receive path of a UPI Port -- Response - Data - DATA_E_CMPO
Umask-32 : 0x6c : PMU : [RSP_DATA_OPC_DATA_SI_CMPO] : None : Matches on Receive path of a UPI Port -- Response - Data - DATA_SI_CMPO
Umask-33 : 0xac : PMU : [RSP_DATA_OPC_RSPFWDIWB] : None : Matches on Receive path of a UPI Port -- Response - Data - RSPFWDIWB
Umask-34 : 0xbc : PMU : [RSP_DATA_OPC_RSPFWDSWB] : None : Matches on Receive path of a UPI Port -- Response - Data - RSPFWDIWB
Umask-35 : 0xcc : PMU : [RSP_DATA_OPC_RSPIWB] : None : Matches on Receive path of a UPI Port -- Response - Data - RSPIWB
Umask-36 : 0xdc : PMU : [RSP_DATA_OPC_RSPSWB] : None : Matches on Receive path of a UPI Port -- Response - Data - RSPSWB
Umask-37 : 0xfc : PMU : [RSP_DATA_OPC_DEBUG_DATA] : None : Matches on Receive path of a UPI Port -- Response - Data - DEBUGDATA
Umask-38 : 0x0a : PMU : [RSP_NODATA] : None : Matches on Receive path of a UPI Port -- Response - No Data
Umask-39 : 0x6a : PMU : [RSP_NODATA_OPC_FWDS] : None : Matches on Receive path of a UPI Port -- Response - No Data - FWDS
Umask-40 : 0x8a : PMU : [RSP_NODATA_OPC_MIRCMPU] : None : Matches on Receive path of a UPI Port -- Response - No Data - MIRCMPU
Umask-41 : 0xaa : PMU : [RSP_NODATA_OPC_CNFLT] : None : Matches on Receive path of a UPI Port -- Response - No Data - CNFLT
Umask-42 : 0xda : PMU : [RSP_NODATA_OPC_FWDCNFLTO] : None : Matches on Receive path of a UPI Port -- Response - No Data - FWDCNFLTO
Umask-43 : 0xca : PMU : [RSP_NODATA_OPC_CMPO] : None : Matches on Receive path of a UPI Port -- Response - No Data - CMPO
Umask-44 : 0x09 : PMU : [SNP] : None : Matches on Receive path of a UPI Port -- Snoop
Umask-45 : 0x89 : PMU : [SNP_OPC_FCUR] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FCUR
Umask-46 : 0x99 : PMU : [SNP_OPC_FCODE] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FCODE
Umask-47 : 0xa9 : PMU : [SNP_OPC_FDATA] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FDATA
Umask-48 : 0xb9 : PMU : [SNP_OPC_FDATAMIG] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FDATAMIG
Umask-49 : 0xc9 : PMU : [SNP_OPC_FINVOWN] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FDATA
Umask-50 : 0xd9 : PMU : [SNP_OPC_FINV] : None : Matches on Receive path of a UPI Port -- Snoop Opcode - FINV
Umask-51 : 0x0d : PMU : [WB] : None : Matches on Receive path of a UPI Port -- Writeback
Umask-52 : 0x0d : PMU : [WB_OPC_WBMTOI] : None : Matches on Receive path of a UPI Port -- Writeback - MTOI
Umask-53 : 0x1d : PMU : [WB_OPC_WBMTOS] : None : Matches on Receive path of a UPI Port -- Writeback - MTOS
Umask-54 : 0x2d : PMU : [WB_OPC_WBMTOE] : None : Matches on Receive path of a UPI Port -- Writeback - MTOE
Umask-55 : 0x3d : PMU : [WB_OPC_NONSNPWR] : None : Matches on Receive path of a UPI Port -- Writeback - NONSNPWR
Umask-56 : 0x4d : PMU : [WB_OPC_MTOIPTL] : None : Matches on Receive path of a UPI Port -- Writeback - MTOIPTL
Umask-57 : 0x6d : PMU : [WB_OPC_MTOEPTL] : None : Matches on Receive path of a UPI Port -- Writeback - MTOEPTL
Umask-58 : 0x6d : PMU : [WB_OPC_NONSNPWRTL] : None : Matches on Receive path of a UPI Port -- Writeback - NONSNPWRTL
Umask-59 : 0x8d : PMU : [WB_OPC_PUSHMTOI] : None : Matches on Receive path of a UPI Port -- Writeback - PUSHMTOI
Umask-60 : 0xbd : PMU : [WB_OPC_FLUSH] : None : Matches on Receive path of a UPI Port -- Writeback - FLUSH
Umask-61 : 0xcd : PMU : [WB_OPC_EVCTCLN] : None : Matches on Receive path of a UPI Port -- Writeback - EVCTCLN
Umask-62 : 0xdd : PMU : [WB_OPC_NONSNPRD] : None : WB - NONSNPRD
Umask-63 : 0x00 : PMU : [FILT_NONE] : [default] : No extra filter
Umask-64 : 0x00 : PMU : [FILT_LOCAL] : None : Filter packets targeting this socket
Umask-65 : 0x00 : PMU : [FILT_REMOTE] : None : Filter packets targeting another socket
Umask-66 : 0x00 : PMU : [FILT_DATA] : None : Filter on Data packets (mutually exclusive with FILT_NON_DATA)
Umask-67 : 0x00 : PMU : [FILT_NON_DATA] : None : Filter on non-Data packets (mutually exclusive with FILT_DATA)
Umask-68 : 0x00 : PMU : [FILT_DUAL_SLOT] : None : Filter on dual-slot packets (mutually exclusive with FILT_SINGLE_SLOT)
Umask-69 : 0x00 : PMU : [FILT_SINGLE_SLOT] : None : Filter on single-slot packets (mutually exclusive with FILT_DUAL_SLOT)
Umask-70 : 0x00 : PMU : [FILT_ISOCH] : None : Filter on isochronous  packets
Umask-71 : 0x00 : PMU : [FILT_SLOT0] : None : Filter on slot0 packets
Umask-72 : 0x00 : PMU : [FILT_SLOT1] : None : Filter on slot1 packets
Umask-73 : 0x00 : PMU : [FILT_SLOT2] : None : Filter on slot2 packets
Umask-74 : 0x00 : PMU : [FILT_LLCRD_NON_ZERO] : None : Filter on LLCRD nonzero (only applies to slot2 with opcode match)
Umask-75 : 0x00 : PMU : [FILT_IMPL_NULL] : None : Filter on implied NULL (only applies to slot2 with opcode match)
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
Modif-03 : 0x13 : PMU : [dnid] : destination node id [0-15] (integer)
Modif-04 : 0x14 : PMU : [rcsnid] : destination RCS Node id [0-15] (integer)
#-----------------------------
IDX	 : 775946268
PMU name : skx_unc_upi2 (Intel SkylakeX UPI2 uncore)
Name     : UNC_UPI_TXL_BYPASSED
Equiv	 : None
Flags    : None
Desc     : Counts the number of times that an incoming flit was able to bypass the Tx flit buffer and pass directly out the UPI Link. Generally, when data is transmitted across UPI, it will bypass the TxQ and pass directly to the link.  However, the TxQ will be used with L0p and when LLR occurs, increasing latency to transfer out to the link.
Code     : 0x41
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 775946269
PMU name : skx_unc_upi2 (Intel SkylakeX UPI2 uncore)
Name     : UNC_UPI_TXL_FLITS
Equiv	 : None
Flags    : None
Desc     : Shows legal flit time (hides impact of L0p and L0c).
Code     : 0x2
Umask-00 : 0x0f : PMU : [ALL_DATA] : None : Valid Flits Sent -- All Data
Umask-01 : 0x27 : PMU : [ALL_NULL] : None : Valid Flits Sent -- All Null Slots
Umask-02 : 0x08 : PMU : [DATA] : None : Valid Flits Sent -- Data
Umask-03 : 0x47 : PMU : [IDLE] : None : Valid Flits Sent -- Idle
Umask-04 : 0x10 : PMU : [LLCRD] : None : Valid Flits Sent -- LLCRD Not Empty
Umask-05 : 0x40 : PMU : [LLCTRL] : None : Valid Flits Sent -- LLCTRL
Umask-06 : 0x97 : PMU : [NON_DATA] : None : Valid Flits Sent -- All Non Data
Umask-07 : 0x20 : PMU : [NULL] : None : Valid Flits Sent -- Slot NULL or LLCRD Empty
Umask-08 : 0x80 : PMU : [PROTHDR] : None : Valid Flits Sent -- Protocol Header
Umask-09 : 0x01 : PMU : [SLOT0] : None : Valid Flits Sent -- Slot 0
Umask-10 : 0x02 : PMU : [SLOT1] : None : Valid Flits Sent -- Slot 1
Umask-11 : 0x04 : PMU : [SLOT2] : None : Valid Flits Sent -- Slot 2
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 775946270
PMU name : skx_unc_upi2 (Intel SkylakeX UPI2 uncore)
Name     : UNC_UPI_TXL_INSERTS
Equiv	 : None
Flags    : None
Desc     : Number of allocations into the UPI Tx Flit Buffer.  Generally, when data is transmitted across UPI, it will bypass the TxQ and pass directly to the link.  However, the TxQ will be used with L0p and when LLR occurs, increasing latency to transfer out to the link.  This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.
Code     : 0x40
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 775946271
PMU name : skx_unc_upi2 (Intel SkylakeX UPI2 uncore)
Name     : UNC_UPI_TXL_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Accumulates the number of flits in the TxQ.  Generally, when data is transmitted across UPI, it will bypass the TxQ and pass directly to the link.  However, the TxQ will be used with L0p and when LLR occurs, increasing latency to transfer out to the link. This can be used with the cycles not empty event to track average occupancy, or the allocations event to track average lifetime in the TxQ.
Code     : 0x42
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 775946272
PMU name : skx_unc_upi2 (Intel SkylakeX UPI2 uncore)
Name     : UNC_UPI_VNA_CREDIT_RETURN_BLOCKED_VN01
Equiv	 : None
Flags    : None
Desc     : TBD
Code     : 0x45
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 775946273
PMU name : skx_unc_upi2 (Intel SkylakeX UPI2 uncore)
Name     : UNC_UPI_VNA_CREDIT_RETURN_OCCUPANCY
Equiv	 : None
Flags    : None
Desc     : Number of VNA credits in the Rx side that are waitng to be returned back across the link.
Code     : 0x44
Modif-00 : 0x00 : PMU : [e] : edge detect (boolean)
Modif-01 : 0x01 : PMU : [i] : invert (boolean)
Modif-02 : 0x02 : PMU : [t] : threshold in range [0-255] (integer)
#-----------------------------
IDX	 : 916455424
PMU name : clx (Intel CascadeLake X)
Name     : UNHALTED_CORE_CYCLES
Equiv	 : None
Flags    : None
Desc     : Count core clock cycles whenever the clock signal on the specific core is running (not halted)
Code     : 0x3c
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455425
PMU name : clx (Intel CascadeLake X)
Name     : UNHALTED_REFERENCE_CYCLES
Equiv	 : None
Flags    : None
Desc     : Unhalted reference cycles
Code     : 0x300
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x05 : PMU : [t] : measure any thread (boolean)
#-----------------------------
IDX	 : 916455426
PMU name : clx (Intel CascadeLake X)
Name     : INSTRUCTION_RETIRED
Equiv	 : None
Flags    : None
Desc     : Number of instructions at retirement
Code     : 0xc0
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455427
PMU name : clx (Intel CascadeLake X)
Name     : INSTRUCTIONS_RETIRED
Equiv	 : INSTRUCTION_RETIRED
Flags    : None
Desc     : This is an alias for INSTRUCTION_RETIRED
Code     : 0xc0
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455428
PMU name : clx (Intel CascadeLake X)
Name     : BRANCH_INSTRUCTIONS_RETIRED
Equiv	 : BR_INST_RETIRED:ALL_BRANCHES
Flags    : None
Desc     : Count branch instructions at retirement. Specifically, this event counts the retirement of the last micro-op of a branch instruction
Code     : 0xc4
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455429
PMU name : clx (Intel CascadeLake X)
Name     : MISPREDICTED_BRANCH_RETIRED
Equiv	 : BR_MISP_RETIRED:ALL_BRANCHES
Flags    : None
Desc     : Count mispredicted branch instructions at retirement. Specifically, this event counts at retirement of the last micro-op of a branch instruction in the architectural path of the execution and experienced misprediction in the branch prediction hardware
Code     : 0xc5
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455430
PMU name : clx (Intel CascadeLake X)
Name     : BACLEARS
Equiv	 : None
Flags    : None
Desc     : Branch re-steered
Code     : 0xe6
Umask-00 : 0x01 : PMU : [ANY] : [default] : Number of front-end re-steers due to BPU misprediction
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455431
PMU name : clx (Intel CascadeLake X)
Name     : BR_INST_RETIRED
Equiv	 : None
Flags    : [precise] [hw_smpl] 
Desc     : Branch instructions retired (Precise Event)
Code     : 0xc4
Umask-00 : 0x01 : PMU : [CONDITIONAL] : [precise] [hw_smpl] : Counts all taken and not taken macro conditional branch instructions
Umask-01 : 0x01 : PMU : [COND] : [precise] [hw_smpl] : Alias to CONDITIONAL
Umask-02 : 0x02 : PMU : [NEAR_CALL] : [precise] [hw_smpl] : Counts all macro direct and indirect near calls
Umask-03 : 0x00 : PMU : [ALL_BRANCHES] : [default] [precise] [hw_smpl] : Counts all taken and not taken macro branches including far branches (architectural event)
Umask-04 : 0x08 : PMU : [NEAR_RETURN] : [precise] [hw_smpl] : Counts the number of near ret instructions retired
Umask-05 : 0x10 : PMU : [NOT_TAKEN] : [precise] [hw_smpl] : Counts all not taken macro branch instructions retired
Umask-06 : 0x20 : PMU : [NEAR_TAKEN] : [precise] [hw_smpl] : Counts the number of near branch taken instructions retired
Umask-07 : 0x40 : PMU : [FAR_BRANCH] : [precise] [hw_smpl] : Counts the number of far branch instructions retired
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455432
PMU name : clx (Intel CascadeLake X)
Name     : BR_MISP_RETIRED
Equiv	 : None
Flags    : [precise] [hw_smpl] 
Desc     : Mispredicted retired branches (Precise Event)
Code     : 0xc5
Umask-00 : 0x01 : PMU : [CONDITIONAL] : [precise] [hw_smpl] : All mispredicted macro conditional branch instructions
Umask-01 : 0x01 : PMU : [COND] : [precise] [hw_smpl] : Alias to CONDITIONAL
Umask-02 : 0x00 : PMU : [ALL_BRANCHES] : [default] [precise] [hw_smpl] : All mispredicted macro branches (architectural event)
Umask-03 : 0x20 : PMU : [NEAR_TAKEN] : [precise] [hw_smpl] : Number of near branch instructions retired that were mispredicted and taken
Umask-04 : 0x02 : PMU : [NEAR_CALL] : [precise] [hw_smpl] : Counts both taken and not taken retired mispredicted direct and indirect near calls, including both register and memory indirect.
Umask-05 : 0x08 : PMU : [RET] : [precise] [hw_smpl] : This event counts the number of mispredicted ret instructions retired.
Umask-06 : 0x08 : PMU : [NEAR_RETURN] : [precise] [hw_smpl] : Alias to RET
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455433
PMU name : clx (Intel CascadeLake X)
Name     : BR_MISP_EXEC
Equiv	 : None
Flags    : None
Desc     : Speculative mispredicted branches
Code     : 0x89
Umask-00 : 0xe4 : PMU : [INDIRECT] : None : Speculative mispredicted indirect branches
Umask-01 : 0xff : PMU : [ALL_BRANCHES] : [default] : Speculative and retired mispredicted macro conditional branches
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455434
PMU name : clx (Intel CascadeLake X)
Name     : CPU_CLK_THREAD_UNHALTED
Equiv	 : None
Flags    : None
Desc     : Count core clock cycles whenever the clock signal on the specific core is running (not halted)
Code     : 0x3c
Umask-00 : 0x01 : PMU : [REF_XCLK] : None : Count Xclk pulses (100Mhz) when the core is unhalted
Umask-01 : 0x2001 : PMU : [REF_XCLK_ANY] : None : Alias to REF_XCLK:t
Umask-02 : 0x01 : PMU : [REF_P] : None : Alias to REF_XCLK
Umask-03 : 0x00 : PMU : [THREAD_P] : [default] : Cycles when thread is not halted
Umask-04 : 0x02 : PMU : [ONE_THREAD_ACTIVE] : None : Counts Xclk (100Mhz) pulses when this thread is unhalted and the other thread is halted
Umask-05 : 0x10400 : PMU : [RING0_TRANS] : None : Alias to THREAD_P:e:c=1
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455435
PMU name : clx (Intel CascadeLake X)
Name     : CPU_CLK_UNHALTED
Equiv	 : CPU_CLK_THREAD_UNHALTED
Flags    : None
Desc     : Count core clock cycles whenever the clock signal on the specific core is running (not halted)
Code     : 0x3c
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455436
PMU name : clx (Intel CascadeLake X)
Name     : CYCLE_ACTIVITY
Equiv	 : None
Flags    : None
Desc     : Stalled cycles
Code     : 0xa3
Umask-00 : 0x10001 : PMU : [CYCLES_L2_MISS] : None : Cycles with pending L2 miss demand loads outstanding
Umask-01 : 0x10001 : PMU : [CYCLES_L2_PENDING] : None : Alias to CYCLES_L2_MISS
Umask-02 : 0x20002 : PMU : [CYCLES_L3_MISS] : None : Cycles with L3 cache miss demand loads outstanding
Umask-03 : 0x20002 : PMU : [CYCLES_LDM_PENDING] : None : Alias to CYCLES_L3_MISS
Umask-04 : 0x80008 : PMU : [CYCLES_L1D_MISS] : None : Cycles with pending L1D load cache misses
Umask-05 : 0x80008 : PMU : [CYCLES_L1D_PENDING] : None : Alias to CYCLES_L1D_MISS
Umask-06 : 0x100010 : PMU : [CYCLES_MEM_ANY] : None : Cycles when memory subsystem has at least one outstanding load
Umask-07 : 0xc000c : PMU : [STALLS_L1D_MISS] : None : Execution stalls while at least one L1D demand load cache miss is outstanding
Umask-08 : 0x50005 : PMU : [STALLS_L2_MISS] : None : Execution stalls while at least one L2 demand load is outstanding
Umask-09 : 0x60006 : PMU : [STALLS_L3_MISS] : None : Execution stalls while at least one L3 demand load is outstanding
Umask-10 : 0x140014 : PMU : [STALLS_MEM_ANY] : None : Execution stalls while at least one demand load is outstanding in the memory subsystem
Umask-11 : 0x40004 : PMU : [STALLS_TOTAL] : None : Total execution stalls in cycles
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455437
PMU name : clx (Intel CascadeLake X)
Name     : DTLB_LOAD_MISSES
Equiv	 : None
Flags    : None
Desc     : Data TLB load misses
Code     : 0x8
Umask-00 : 0x01 : PMU : [MISS_CAUSES_A_WALK] : None : Misses in all DTLB levels that cause page walks
Umask-01 : 0x0e : PMU : [WALK_COMPLETED] : None : Number of misses in all TLB levels causing a page walk of any page size that completes
Umask-02 : 0x02 : PMU : [WALK_COMPLETED_4K] : None : Number of misses in all TLB levels causing a page walk of 4KB page size that completes
Umask-03 : 0x04 : PMU : [WALK_COMPLETED_2M_4M] : None : Number of misses in all TLB levels causing a page walk of 2MB/4MB page size that completes
Umask-04 : 0x08 : PMU : [WALK_COMPLETED_1G] : None : Number of misses in all TLB levels causing a page walk of 1GB page size that completes
Umask-05 : 0x10010 : PMU : [WALK_ACTIVE] : None : Cycles with at least one hardware walker active for a load
Umask-06 : 0x10 : PMU : [WALK_DURATION] : None : Cycles when hardware page walker is busy with page walks
Umask-07 : 0x10 : PMU : [WALK_PENDING] : None : Alias to WALK_DURATION
Umask-08 : 0x20 : PMU : [STLB_HIT] : None : Number of cache load STLB hits. No page walk
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455438
PMU name : clx (Intel CascadeLake X)
Name     : DTLB_STORE_MISSES
Equiv	 : None
Flags    : None
Desc     : Data TLB store misses
Code     : 0x49
Umask-00 : 0x01 : PMU : [MISS_CAUSES_A_WALK] : None : Misses in all DTLB levels that cause page walks
Umask-01 : 0x0e : PMU : [WALK_COMPLETED] : None : Number of misses in all TLB levels causing a page walk of any page size that completes
Umask-02 : 0x02 : PMU : [WALK_COMPLETED_4K] : None : Number of misses in all TLB levels causing a page walk of 4KB page size that completes
Umask-03 : 0x04 : PMU : [WALK_COMPLETED_2M_4M] : None : Number of misses in all TLB levels causing a page walk of 2MB/4MB page size that completes
Umask-04 : 0x08 : PMU : [WALK_COMPLETED_1G] : None : Number of misses in all TLB levels causing a page walk of 1GB page size that completes
Umask-05 : 0x10010 : PMU : [WALK_ACTIVE] : None : Cycles with at least one hardware walker active for a load
Umask-06 : 0x10 : PMU : [WALK_DURATION] : None : Cycles when hardware page walker is busy with page walks
Umask-07 : 0x10 : PMU : [WALK_PENDING] : None : Alias to WALK_DURATION
Umask-08 : 0x20 : PMU : [STLB_HIT] : None : Number of cache load STLB hits. No page walk
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455439
PMU name : clx (Intel CascadeLake X)
Name     : FP_ASSIST
Equiv	 : None
Flags    : None
Desc     : X87 floating-point assists
Code     : 0xca
Umask-00 : 0x1001e : PMU : [ANY] : [default] : Cycles with any input/output SEE or FP assists
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455440
PMU name : clx (Intel CascadeLake X)
Name     : HLE_RETIRED
Equiv	 : None
Flags    : [precise] [hw_smpl] 
Desc     : HLE execution (Precise Event)
Code     : 0xc8
Umask-00 : 0x01 : PMU : [START] : [default] : Number of times an HLE execution started
Umask-01 : 0x02 : PMU : [COMMIT] : None : Number of times an HLE execution successfully committed
Umask-02 : 0x04 : PMU : [ABORTED] : [precise] [hw_smpl] : Number of times an HLE execution aborted due to any reasons (multiple categories may count as one) (Precise Event)
Umask-03 : 0x08 : PMU : [ABORTED_MEM] : None : Number of times an HLE execution aborted due to various memory events
Umask-04 : 0x10 : PMU : [ABORTED_TMR] : None : Number of times an HLE execution aborted due to hardware timer expiration
Umask-05 : 0x20 : PMU : [ABORTED_UNFRIENDLY] : None : Number of times an HLE execution aborted due to HLE-unfriendly instructions and certain events such as AD-assists
Umask-06 : 0x40 : PMU : [ABORTED_MEMTYPE] : None : Number of times an HLE execution aborted due to incompatible memory type
Umask-07 : 0x80 : PMU : [ABORTED_EVENTS] : None : Number of times an HLE execution aborted due to none of the other 4 reasons (e.g., interrupt)
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455441
PMU name : clx (Intel CascadeLake X)
Name     : ICACHE_16B
Equiv	 : None
Flags    : None
Desc     : Instruction Cache
Code     : 0x80
Umask-00 : 0x04 : PMU : [IFDATA_STALL] : [default] : Cycles where a code fetch is stalled due to L1 instruction cache miss
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455442
PMU name : clx (Intel CascadeLake X)
Name     : ICACHE_64B
Equiv	 : None
Flags    : None
Desc     : Instruction Cache
Code     : 0x83
Umask-00 : 0x01 : PMU : [IFTAG_HIT] : None : Number of instruction fetch tag lookups that hit in the instruction cache (L1I). Counts at 64-byte cache-line granularity
Umask-01 : 0x02 : PMU : [IFTAG_MISS] : None : Number of instruction fetch tag lookups that miss in the instruction cache (L1I). Counts at 64-byte cache-line granularity
Umask-02 : 0x04 : PMU : [IFTAG_STALL] : None : Cycles where a code fetch is stalled due to L1 instruction cache tag miss
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455443
PMU name : clx (Intel CascadeLake X)
Name     : IDQ
Equiv	 : None
Flags    : None
Desc     : IDQ operations
Code     : 0x79
Umask-00 : 0x04 : PMU : [MITE_UOPS] : None : Number of uops delivered to Instruction Decode Queue (IDQ) from MITE path
Umask-01 : 0x08 : PMU : [DSB_UOPS] : None : Number of uops delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) path
Umask-02 : 0x10 : PMU : [MS_DSB_UOPS] : None : Uops initiated by Decode Stream Buffer (DSB) that are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequencer (MS) is busy
Umask-03 : 0x20 : PMU : [MS_MITE_UOPS] : None : Uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while Microcode Sequencer (MS) is busy
Umask-04 : 0x30 : PMU : [MS_UOPS] : None : Number of Uops were delivered into Instruction Decode Queue (IDQ) from MS, initiated by Decode Stream Buffer (DSB) or MITE
Umask-05 : 0x10030 : PMU : [MS_UOPS_CYCLES] : None : Alias to MS_UOPS:c=1
Umask-06 : 0x10430 : PMU : [MS_SWITCHES] : None : Alias to MS_UOPS:c=1:e
Umask-07 : 0x10004 : PMU : [MITE_UOPS_CYCLES] : None : Alias to MITE_UOPS:c=1
Umask-08 : 0x10008 : PMU : [DSB_UOPS_CYCLES] : None : Alias to DSB_UOPS:c=1
Umask-09 : 0x10010 : PMU : [MS_DSB_UOPS_CYCLES] : None : Alias to MS_DSB_UOPS:c=1
Umask-10 : 0x10410 : PMU : [MS_DSB_OCCUR] : None : Alias to MS_DSB_UOPS:c=1:e=1
Umask-11 : 0x40018 : PMU : [ALL_DSB_CYCLES_4_UOPS] : None : Cycles Decode Stream Buffer (DSB) is delivering 4 Uops
Umask-12 : 0x10018 : PMU : [ALL_DSB_CYCLES_ANY_UOPS] : None : Cycles Decode Stream Buffer (DSB) is delivering any Uop
Umask-13 : 0x40024 : PMU : [ALL_MITE_CYCLES_4_UOPS] : None : Cycles MITE is delivering 4 Uops
Umask-14 : 0x10024 : PMU : [ALL_MITE_CYCLES_ANY_UOPS] : None : Cycles MITE is delivering any Uop
Umask-15 : 0x3c : PMU : [ALL_MITE_UOPS] : None : Number of uops delivered to Instruction Decode Queue (IDQ) from any path
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455444
PMU name : clx (Intel CascadeLake X)
Name     : IDQ_UOPS_NOT_DELIVERED
Equiv	 : None
Flags    : None
Desc     : Uops not delivered
Code     : 0x9c
Umask-00 : 0x01 : PMU : [CORE] : [default] : Count number of non-delivered uops to Resource Allocation Table (RAT)
Umask-01 : 0x40001 : PMU : [CYCLES_0_UOPS_DELIV_CORE] : None : Number of uops not delivered to Resource Allocation Table (RAT) per thread when backend is not stalled
Umask-02 : 0x18001 : PMU : [CYCLES_FE_WAS_OK] : None : Alias to CORE:c=1:i
Umask-03 : 0x30001 : PMU : [CYCLES_LE_1_UOPS_DELIV_CORE] : None : Count cycles per thread when 3 or more uops are not delivered to Resource Allocation Table (RAT) when backend is not stalled
Umask-04 : 0x20001 : PMU : [CYCLES_LE_2_UOPS_DELIV_CORE] : None : Count cycles with less than 2 uops delivered by the front-end
Umask-05 : 0x10001 : PMU : [CYCLES_LE_3_UOPS_DELIV_CORE] : None : Count cycles with less then 3 uops delivered by the front-end
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455445
PMU name : clx (Intel CascadeLake X)
Name     : INST_RETIRED
Equiv	 : None
Flags    : [precise] [hw_smpl] 
Desc     : Number of instructions retired (Precise Event)
Code     : 0xc0
Umask-00 : 0x00 : PMU : [ANY_P] : [default] : Number of instructions retired. General Counter - architectural event
Umask-01 : 0x01 : PMU : [ALL] : [precise] [hw_smpl] : Alias to PREC_DIST
Umask-02 : 0xa8001 : PMU : [TOTAL_CYCLES] : [precise] [hw_smpl] : Alias to PREC_DIST:i=1:c=10
Umask-03 : 0x01 : PMU : [PREC_DIST] : [precise] [hw_smpl] : Precise instruction retired event with HW to reduce effect of PEBS shadow in IP distribution (Precise event)
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455446
PMU name : clx (Intel CascadeLake X)
Name     : INT_MISC
Equiv	 : None
Flags    : None
Desc     : Miscellaneous interruptions
Code     : 0xd
Umask-00 : 0x01 : PMU : [RECOVERY_CYCLES] : None : Cycles waiting for the checkpoints in Resource Allocation Table (RAT) to be recovered after Nuke due to all other cases except JEClear (e.g. whenever a ucode assist is needed like SSE exception, memory disambiguation, etc...)
Umask-01 : 0x2001 : PMU : [RECOVERY_CYCLES_ANY] : None : Alias to RECOVERY_CYCLES:t
Umask-02 : 0x10401 : PMU : [RECOVERY_STALLS_COUNT] : None : Alias to RECOVERY_CYCLES:e:c=1
Umask-03 : 0x80 : PMU : [CLEAR_RESTEER_CYCLES] : None : Number of cycles the issue-stage is waiting for front-end to fetch from resteered path following branch misprediction or machine clear events
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455447
PMU name : clx (Intel CascadeLake X)
Name     : ITLB
Equiv	 : None
Flags    : None
Desc     : Instruction TLB
Code     : 0xae
Umask-00 : 0x01 : PMU : [ITLB_FLUSH] : [default] : Flushing of the Instruction TLB (ITLB) pages independent of page size
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455448
PMU name : clx (Intel CascadeLake X)
Name     : ITLB_MISSES
Equiv	 : None
Flags    : None
Desc     : Instruction TLB misses
Code     : 0x85
Umask-00 : 0x01 : PMU : [MISS_CAUSES_A_WALK] : None : Misses in all DTLB levels that cause page walks
Umask-01 : 0x0e : PMU : [WALK_COMPLETED] : None : Number of misses in all TLB levels causing a page walk of any page size that completes
Umask-02 : 0x02 : PMU : [WALK_COMPLETED_4K] : None : Number of misses in all TLB levels causing a page walk of 4KB page size that completes
Umask-03 : 0x04 : PMU : [WALK_COMPLETED_2M_4M] : None : Number of misses in all TLB levels causing a page walk of 2MB/4MB page size that completes
Umask-04 : 0x08 : PMU : [WALK_COMPLETED_1G] : None : Number of misses in all TLB levels causing a page walk of 1GB page size that completes
Umask-05 : 0x10 : PMU : [WALK_DURATION] : None : Cycles when PMH is busy with page walks
Umask-06 : 0x10 : PMU : [WALK_PENDING] : None : Alias to WALK_DURATION
Umask-07 : 0x10010 : PMU : [WALK_ACTIVE] : None : Alias to WALK_PENDING:c=1
Umask-08 : 0x20 : PMU : [STLB_HIT] : None : Number of cache load STLB hits. No page walk
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455449
PMU name : clx (Intel CascadeLake X)
Name     : L1D
Equiv	 : None
Flags    : None
Desc     : L1D cache
Code     : 0x51
Umask-00 : 0x01 : PMU : [REPLACEMENT] : [default] : L1D Data line replacements
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455450
PMU name : clx (Intel CascadeLake X)
Name     : L1D_PEND_MISS
Equiv	 : None
Flags    : None
Desc     : L1D pending misses
Code     : 0x48
Umask-00 : 0x01 : PMU : [PENDING] : [default] : L1D misses outstanding duration in core cycles
Umask-01 : 0x02 : PMU : [FB_FULL] : None : Number of times a request needed a fill buffer (FB) entry but there was no entry available for it. That is the FB unavailability was dominant reason for blocking the request. A request includes cacheable/uncacheable demands load, store or SW prefetch
Umask-02 : 0x10001 : PMU : [PENDING_CYCLES] : None : Alias to PENDING:c=1
Umask-03 : 0x12001 : PMU : [PENDING_CYCLES_ANY] : None : Alias to PENDING:c=1:t
Umask-04 : 0x10401 : PMU : [OCCURRENCES] : None : Alias to PENDING:c=1:e=1
Umask-05 : 0x10401 : PMU : [EDGE] : None : Alias to PENDING:c=1:e=1
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455451
PMU name : clx (Intel CascadeLake X)
Name     : L2_LINES_IN
Equiv	 : None
Flags    : None
Desc     : L2 lines allocated
Code     : 0xf1
Umask-00 : 0x1f : PMU : [ALL] : [default] : L2 cache lines filling L2
Umask-01 : 0x1f : PMU : [ANY] : None : Alias to ALL
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455452
PMU name : clx (Intel CascadeLake X)
Name     : L2_LINES_OUT
Equiv	 : None
Flags    : None
Desc     : L2 lines evicted
Code     : 0xf2
Umask-00 : 0x02 : PMU : [NON_SILENT] : None : Counts the number of lines that are evicted by L2 cache when triggered by an L2 cache fill. Those lines can be either in modified state or clean state. Modified lines may either be written back to L3 or directly written to memory and not allocated in L3.  Clean lines may either be allocated in L3 or dropped 
Umask-01 : 0x04 : PMU : [USELESS_HWPREF] : None : Alias to USELESS_HWPF
Umask-02 : 0x04 : PMU : [USELESS_HWPF] : None : Counts the number of lines that have been hardware prefetched but not used and now evicted by L2 cache
Umask-03 : 0x01 : PMU : [SILENT] : None : Counts the number of lines that are silently dropped by L2 cache when triggered by an L2 cache fill. These lines are typically in Shared state. This is a per-core event.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455453
PMU name : clx (Intel CascadeLake X)
Name     : L2_RQSTS
Equiv	 : None
Flags    : None
Desc     : L2 requests
Code     : 0x24
Umask-00 : 0x21 : PMU : [DEMAND_DATA_RD_MISS] : None : Demand Data Read requests that miss L2 cache
Umask-01 : 0xc1 : PMU : [DEMAND_DATA_RD_HIT] : None : Demand Data Read requests, initiated by load instructions, that hit L2 cache
Umask-02 : 0x22 : PMU : [DEMAND_RFO_MISS] : None : RFO requests that miss L2 cache
Umask-03 : 0x22 : PMU : [RFO_MISS] : None : Alias to DEMAND_RFO_MISS
Umask-04 : 0xc2 : PMU : [DEMAND_RFO_HIT] : None : RFO requests that hit L2 cache
Umask-05 : 0x42 : PMU : [RFO_HIT] : None : Alias to DEMAND_RFO_HIT
Umask-06 : 0x24 : PMU : [CODE_RD_MISS] : None : L2 cache misses when fetching instructions
Umask-07 : 0x27 : PMU : [ALL_DEMAND_MISS] : None : All demand requests that miss the L2 cache
Umask-08 : 0xc4 : PMU : [CODE_RD_HIT] : None : L2 cache hits when fetching instructions, code reads
Umask-09 : 0x3f : PMU : [MISS] : None : All requests that miss the L2 cache
Umask-10 : 0x38 : PMU : [PF_MISS] : None : Requests from the L1/L2/L3 hardware prefetchers or Load software prefetches that miss L2 cache
Umask-11 : 0xd8 : PMU : [PF_HIT] : None : Requests from the L1/L2/L3 hardware prefetchers or Load software prefetches that hit L2 cache
Umask-12 : 0xe1 : PMU : [ALL_DEMAND_DATA_RD] : None : Any data read request to L2 cache
Umask-13 : 0xe2 : PMU : [ALL_RFO] : None : Any data RFO request to L2 cache
Umask-14 : 0xe4 : PMU : [ALL_CODE_RD] : None : Any code read request to L2 cache
Umask-15 : 0xe7 : PMU : [ALL_DEMAND_REFERENCES] : None : All demand requests to L2 cache 
Umask-16 : 0xf8 : PMU : [ALL_PF] : None : Any L2 HW prefetch request to L2 cache
Umask-17 : 0xff : PMU : [REFERENCES] : [default] : All requests to L2 cache
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455454
PMU name : clx (Intel CascadeLake X)
Name     : L2_TRANS
Equiv	 : None
Flags    : None
Desc     : L2 transactions
Code     : 0xf0
Umask-00 : 0x40 : PMU : [L2_WB] : [default] : L2 writebacks that access L2 cache
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455455
PMU name : clx (Intel CascadeLake X)
Name     : LD_BLOCKS
Equiv	 : None
Flags    : None
Desc     : Blocking loads
Code     : 0x3
Umask-00 : 0x02 : PMU : [STORE_FORWARD] : None : Counts the number of loads blocked by overlapping with store buffer entries that cannot be forwarded
Umask-01 : 0x08 : PMU : [NO_SR] : None : number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455456
PMU name : clx (Intel CascadeLake X)
Name     : LD_BLOCKS_PARTIAL
Equiv	 : None
Flags    : None
Desc     : Partial load blocks
Code     : 0x7
Umask-00 : 0x01 : PMU : [ADDRESS_ALIAS] : [default] : False dependencies in MOB due to partial compare on address
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455457
PMU name : clx (Intel CascadeLake X)
Name     : LOAD_HIT_PRE
Equiv	 : None
Flags    : None
Desc     : Load dispatches
Code     : 0x4c
Umask-00 : 0x01 : PMU : [SW_PF] : [default] : Demand load dispatches that hit L1D fill buffer (FB) allocated for software prefetch
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455458
PMU name : clx (Intel CascadeLake X)
Name     : LOCK_CYCLES
Equiv	 : None
Flags    : None
Desc     : Locked cycles in L1D and L2
Code     : 0x63
Umask-00 : 0x02 : PMU : [CACHE_LOCK_DURATION] : [default] : cycles that the L1D is locked
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455459
PMU name : clx (Intel CascadeLake X)
Name     : LONGEST_LAT_CACHE
Equiv	 : None
Flags    : None
Desc     : L3 cache
Code     : 0x2e
Umask-00 : 0x41 : PMU : [MISS] : None : Core-originated cacheable demand requests missed LLC - architectural event
Umask-01 : 0x4f : PMU : [REFERENCE] : None : Core-originated cacheable demand requests that refer to LLC - architectural event
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455460
PMU name : clx (Intel CascadeLake X)
Name     : MACHINE_CLEARS
Equiv	 : None
Flags    : None
Desc     : Machine clear asserted
Code     : 0xc3
Umask-00 : 0x10401 : PMU : [COUNT] : None : Number of machine clears (Nukes) of any type
Umask-01 : 0x02 : PMU : [MEMORY_ORDERING] : None : Number of Memory Ordering Machine Clears detected
Umask-02 : 0x04 : PMU : [SMC] : None : Number of Self-modifying code (SMC) Machine Clears detected
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455461
PMU name : clx (Intel CascadeLake X)
Name     : MEM_LOAD_L3_HIT_RETIRED
Equiv	 : None
Flags    : [precise] [hw_smpl] 
Desc     : L3 hit load uops retired (Precise Event)
Code     : 0xd2
Umask-00 : 0x01 : PMU : [XSNP_MISS] : [precise] [hw_smpl] : Retired load uops which data sources were L3 hit and cross-core snoop missed in on-pkg core cache
Umask-01 : 0x02 : PMU : [XSNP_HIT] : [precise] [hw_smpl] : Retired load uops which data sources were L3 and cross-core snoop hits in on-pkg core cache
Umask-02 : 0x04 : PMU : [XSNP_HITM] : [precise] [hw_smpl] : Load had HitM Response from a core on same socket (shared L3). (Non PEBS
Umask-03 : 0x08 : PMU : [XSNP_NONE] : [precise] [hw_smpl] : Retired load uops which data sources were hits in L3 without snoops required
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455462
PMU name : clx (Intel CascadeLake X)
Name     : MEM_LOAD_UOPS_L3_HIT_RETIRED
Equiv	 : MEM_LOAD_L3_HIT_RETIRED
Flags    : [precise] [hw_smpl] 
Desc     : L3 hit load uops retired (Precise Event)
Code     : 0xd2
Umask-00 : 0x01 : PMU : [XSNP_MISS] : [precise] [hw_smpl] : Retired load uops which data sources were L3 hit and cross-core snoop missed in on-pkg core cache
Umask-01 : 0x02 : PMU : [XSNP_HIT] : [precise] [hw_smpl] : Retired load uops which data sources were L3 and cross-core snoop hits in on-pkg core cache
Umask-02 : 0x04 : PMU : [XSNP_HITM] : [precise] [hw_smpl] : Load had HitM Response from a core on same socket (shared L3). (Non PEBS
Umask-03 : 0x08 : PMU : [XSNP_NONE] : [precise] [hw_smpl] : Retired load uops which data sources were hits in L3 without snoops required
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455463
PMU name : clx (Intel CascadeLake X)
Name     : MEM_LOAD_UOPS_LLC_HIT_RETIRED
Equiv	 : MEM_LOAD_L3_HIT_RETIRED
Flags    : [precise] [hw_smpl] 
Desc     : L3 hit load uops retired (Precise Event)
Code     : 0xd2
Umask-00 : 0x01 : PMU : [XSNP_MISS] : [precise] [hw_smpl] : Retired load uops which data sources were L3 hit and cross-core snoop missed in on-pkg core cache
Umask-01 : 0x02 : PMU : [XSNP_HIT] : [precise] [hw_smpl] : Retired load uops which data sources were L3 and cross-core snoop hits in on-pkg core cache
Umask-02 : 0x04 : PMU : [XSNP_HITM] : [precise] [hw_smpl] : Load had HitM Response from a core on same socket (shared L3). (Non PEBS
Umask-03 : 0x08 : PMU : [XSNP_NONE] : [precise] [hw_smpl] : Retired load uops which data sources were hits in L3 without snoops required
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455464
PMU name : clx (Intel CascadeLake X)
Name     : MEM_LOAD_L3_MISS_RETIRED
Equiv	 : None
Flags    : [precise] [hw_smpl] 
Desc     : L3 miss load uops retired (Precise Event)
Code     : 0xd3
Umask-00 : 0x01 : PMU : [LOCAL_DRAM] : [precise] [hw_smpl] : Retired load instructions which data sources missed L3 but serviced from local dram
Umask-01 : 0x02 : PMU : [REMOTE_DRAM] : [precise] [hw_smpl] : Retired load instructions which data sources missed L3 but serviced from remote dram
Umask-02 : 0x04 : PMU : [REMOTE_HITM] : [precise] [hw_smpl] : Retired load instructions whose data sources was remote HITM
Umask-03 : 0x08 : PMU : [REMOTE_FWD] : [precise] [hw_smpl] : Retired load instructions whose data sources was forwarded from a remote cache
Umask-04 : 0x10 : PMU : [REMOTE_PMM] : [precise] [hw_smpl] : Retired load instructions with remote persistent memory as the data source which missed all caches
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455465
PMU name : clx (Intel CascadeLake X)
Name     : MEM_LOAD_UOPS_L3_MISS_RETIRED
Equiv	 : MEM_LOAD_L3_MISS_RETIRED
Flags    : [precise] [hw_smpl] 
Desc     : L3 miss load uops retired (Precise Event)
Code     : 0xd3
Umask-00 : 0x01 : PMU : [LOCAL_DRAM] : [precise] [hw_smpl] : Retired load instructions which data sources missed L3 but serviced from local dram
Umask-01 : 0x02 : PMU : [REMOTE_DRAM] : [precise] [hw_smpl] : Retired load instructions which data sources missed L3 but serviced from remote dram
Umask-02 : 0x04 : PMU : [REMOTE_HITM] : [precise] [hw_smpl] : Retired load instructions whose data sources was remote HITM
Umask-03 : 0x08 : PMU : [REMOTE_FWD] : [precise] [hw_smpl] : Retired load instructions whose data sources was forwarded from a remote cache
Umask-04 : 0x10 : PMU : [REMOTE_PMM] : [precise] [hw_smpl] : Retired load instructions with remote persistent memory as the data source which missed all caches
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455466
PMU name : clx (Intel CascadeLake X)
Name     : MEM_LOAD_UOPS_LLC_MISS_RETIRED
Equiv	 : MEM_LOAD_L3_MISS_RETIRED
Flags    : [precise] [hw_smpl] 
Desc     : L3 miss load uops retired (Precise Event)
Code     : 0xd3
Umask-00 : 0x01 : PMU : [LOCAL_DRAM] : [precise] [hw_smpl] : Retired load instructions which data sources missed L3 but serviced from local dram
Umask-01 : 0x02 : PMU : [REMOTE_DRAM] : [precise] [hw_smpl] : Retired load instructions which data sources missed L3 but serviced from remote dram
Umask-02 : 0x04 : PMU : [REMOTE_HITM] : [precise] [hw_smpl] : Retired load instructions whose data sources was remote HITM
Umask-03 : 0x08 : PMU : [REMOTE_FWD] : [precise] [hw_smpl] : Retired load instructions whose data sources was forwarded from a remote cache
Umask-04 : 0x10 : PMU : [REMOTE_PMM] : [precise] [hw_smpl] : Retired load instructions with remote persistent memory as the data source which missed all caches
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455467
PMU name : clx (Intel CascadeLake X)
Name     : MEM_LOAD_RETIRED
Equiv	 : None
Flags    : [precise] [hw_smpl] 
Desc     : Retired load uops (Precise Event)
Code     : 0xd1
Umask-00 : 0x01 : PMU : [L1_HIT] : [precise] [hw_smpl] : Retired load uops with L1 cache hits as data source
Umask-01 : 0x02 : PMU : [L2_HIT] : [precise] [hw_smpl] : Retired load uops with L2 cache hits as data source
Umask-02 : 0x04 : PMU : [L3_HIT] : [precise] [hw_smpl] : Retired load uops with L3 cache hits as data source
Umask-03 : 0x08 : PMU : [L1_MISS] : [precise] [hw_smpl] : Retired load uops which missed the L1D
Umask-04 : 0x10 : PMU : [L2_MISS] : [precise] [hw_smpl] : Retired load uops which missed the L2. Unknown data source excluded
Umask-05 : 0x20 : PMU : [L3_MISS] : [precise] [hw_smpl] : Retired load uops which missed the L3
Umask-06 : 0x40 : PMU : [HIT_LFB] : [precise] [hw_smpl] : Retired load uops which missed L1 but hit line fill buffer (LFB)
Umask-07 : 0x40 : PMU : [FB_HIT] : [precise] [hw_smpl] : Alias to HIT_LFB
Umask-08 : 0x80 : PMU : [LOCAL_PMM] : [precise] [hw_smpl] : Retired load instructions with local persistent memory as the data source where the request missed all the caches
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455468
PMU name : clx (Intel CascadeLake X)
Name     : MEM_LOAD_UOPS_RETIRED
Equiv	 : MEM_LOAD_RETIRED
Flags    : [precise] [hw_smpl] 
Desc     : Retired load uops (Precise Event)
Code     : 0xd1
Umask-00 : 0x01 : PMU : [L1_HIT] : [precise] [hw_smpl] : Retired load uops with L1 cache hits as data source
Umask-01 : 0x02 : PMU : [L2_HIT] : [precise] [hw_smpl] : Retired load uops with L2 cache hits as data source
Umask-02 : 0x04 : PMU : [L3_HIT] : [precise] [hw_smpl] : Retired load uops with L3 cache hits as data source
Umask-03 : 0x08 : PMU : [L1_MISS] : [precise] [hw_smpl] : Retired load uops which missed the L1D
Umask-04 : 0x10 : PMU : [L2_MISS] : [precise] [hw_smpl] : Retired load uops which missed the L2. Unknown data source excluded
Umask-05 : 0x20 : PMU : [L3_MISS] : [precise] [hw_smpl] : Retired load uops which missed the L3
Umask-06 : 0x40 : PMU : [HIT_LFB] : [precise] [hw_smpl] : Retired load uops which missed L1 but hit line fill buffer (LFB)
Umask-07 : 0x40 : PMU : [FB_HIT] : [precise] [hw_smpl] : Alias to HIT_LFB
Umask-08 : 0x80 : PMU : [LOCAL_PMM] : [precise] [hw_smpl] : Retired load instructions with local persistent memory as the data source where the request missed all the caches
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455469
PMU name : clx (Intel CascadeLake X)
Name     : MEM_TRANS_RETIRED
Equiv	 : None
Flags    : [precise] [hw_smpl] 
Desc     : Memory transactions retired (Precise Event)
Code     : 0xcd
Umask-00 : 0x01 : PMU : [LOAD_LATENCY] : [default] [precise] [hw_smpl] : Memory load instructions retired above programmed clocks, minimum threshold value is 3 (Precise Event and ldlat required)
Umask-01 : 0x01 : PMU : [LATENCY_ABOVE_THRESHOLD] : [precise] [hw_smpl] : Alias to LOAD_LATENCY
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x06 : PMU : [ldlat] : load latency threshold (cycles, [3-65535]) (integer)
Modif-07 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-08 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455470
PMU name : clx (Intel CascadeLake X)
Name     : MEM_INST_RETIRED
Equiv	 : None
Flags    : [precise] [hw_smpl] 
Desc     : Memory instructions retired (Precise Event)
Code     : 0xd0
Umask-00 : 0x11 : PMU : [STLB_MISS_LOADS] : [precise] [hw_smpl] : Load uops with true STLB miss retired to architected path
Umask-01 : 0x12 : PMU : [STLB_MISS_STORES] : [precise] [hw_smpl] : Store uops with true STLB miss retired to architected path
Umask-02 : 0x21 : PMU : [LOCK_LOADS] : [precise] [hw_smpl] : Load uops with locked access retired
Umask-03 : 0x41 : PMU : [SPLIT_LOADS] : [precise] [hw_smpl] : Line-splitted load uops retired
Umask-04 : 0x42 : PMU : [SPLIT_STORES] : [precise] [hw_smpl] : Line-splitted store uops retired
Umask-05 : 0x81 : PMU : [ALL_LOADS] : [precise] [hw_smpl] : All load uops retired
Umask-06 : 0x82 : PMU : [ALL_STORES] : [precise] [hw_smpl] : All store uops retired
Umask-07 : 0x83 : PMU : [ANY] : [default] [precise] [hw_smpl] : All retired memory instructions
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455471
PMU name : clx (Intel CascadeLake X)
Name     : MEM_UOPS_RETIRED
Equiv	 : MEM_INST_RETIRED
Flags    : [precise] [hw_smpl] 
Desc     : Memory instructions retired (Precise Event)
Code     : 0xd0
Umask-00 : 0x11 : PMU : [STLB_MISS_LOADS] : [precise] [hw_smpl] : Load uops with true STLB miss retired to architected path
Umask-01 : 0x12 : PMU : [STLB_MISS_STORES] : [precise] [hw_smpl] : Store uops with true STLB miss retired to architected path
Umask-02 : 0x21 : PMU : [LOCK_LOADS] : [precise] [hw_smpl] : Load uops with locked access retired
Umask-03 : 0x41 : PMU : [SPLIT_LOADS] : [precise] [hw_smpl] : Line-splitted load uops retired
Umask-04 : 0x42 : PMU : [SPLIT_STORES] : [precise] [hw_smpl] : Line-splitted store uops retired
Umask-05 : 0x81 : PMU : [ALL_LOADS] : [precise] [hw_smpl] : All load uops retired
Umask-06 : 0x82 : PMU : [ALL_STORES] : [precise] [hw_smpl] : All store uops retired
Umask-07 : 0x83 : PMU : [ANY] : [default] [precise] [hw_smpl] : All retired memory instructions
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455472
PMU name : clx (Intel CascadeLake X)
Name     : MISALIGN_MEM_REF
Equiv	 : None
Flags    : None
Desc     : Misaligned memory references
Code     : 0x5
Umask-00 : 0x01 : PMU : [LOADS] : None : Speculative cache-line split load uops dispatched to the L1D
Umask-01 : 0x02 : PMU : [STORES] : None : Speculative cache-line split store-address uops dispatched to L1D
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455473
PMU name : clx (Intel CascadeLake X)
Name     : MOVE_ELIMINATION
Equiv	 : None
Flags    : None
Desc     : Move Elimination
Code     : 0x58
Umask-00 : 0x01 : PMU : [INT_ELIMINATED] : None : Number of integer Move Elimination candidate uops that were eliminated
Umask-01 : 0x02 : PMU : [SIMD_ELIMINATED] : None : Number of SIMD Move Elimination candidate uops that were eliminated
Umask-02 : 0x04 : PMU : [INT_NOT_ELIMINATED] : None : Number of integer Move Elimination candidate uops that were not eliminated
Umask-03 : 0x08 : PMU : [SIMD_NOT_ELIMINATED] : None : Number of SIMD Move Elimination candidate uops that were not eliminated
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455474
PMU name : clx (Intel CascadeLake X)
Name     : OFFCORE_REQUESTS
Equiv	 : None
Flags    : None
Desc     : Demand Data Read requests sent to uncore
Code     : 0xb0
Umask-00 : 0x01 : PMU : [DEMAND_DATA_RD] : None : Demand data read requests sent to uncore (use with HT off only)
Umask-01 : 0x02 : PMU : [DEMAND_CODE_RD] : None : Demand code read requests sent to uncore (use with HT off only)
Umask-02 : 0x04 : PMU : [DEMAND_RFO] : None : Demand RFOs requests sent to uncore (use with HT off only)
Umask-03 : 0x08 : PMU : [ALL_DATA_RD] : None : Data read requests sent to uncore (use with HT off only)
Umask-04 : 0x80 : PMU : [ALL_REQUESTS] : None : Number of memory transactions that reached the superqueue (SQ)
Umask-05 : 0x10 : PMU : [L3_MISS_DEMAND_DATA_RD] : None : Number of demand data read requests which missed the L3 cache
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455475
PMU name : clx (Intel CascadeLake X)
Name     : OTHER_ASSISTS
Equiv	 : None
Flags    : None
Desc     : Software assist
Code     : 0xc1
Umask-00 : 0x3f : PMU : [ANY] : [default] : Number of times a microcode assist is invoked by HW other than FP-assist. Examples include AD (page Access Dirty) and AVX* related assists
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455476
PMU name : clx (Intel CascadeLake X)
Name     : RESOURCE_STALLS
Equiv	 : None
Flags    : None
Desc     : Cycles Allocation is stalled due to Resource Related reason
Code     : 0xa2
Umask-00 : 0x01 : PMU : [ANY] : [default] : Cycles Allocation is stalled due to Resource Related reason
Umask-01 : 0x01 : PMU : [ALL] : None : Alias to ANY
Umask-02 : 0x04 : PMU : [RS] : None : Stall cycles caused by absence of eligible entries in Reservation Station (RS)
Umask-03 : 0x08 : PMU : [SB] : None : Cycles Allocator is stalled due to Store Buffer full (not including draining from synch)
Umask-04 : 0x10 : PMU : [ROB] : None : ROB full stall cycles
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455477
PMU name : clx (Intel CascadeLake X)
Name     : ROB_MISC_EVENTS
Equiv	 : None
Flags    : None
Desc     : ROB miscellaneous events
Code     : 0xcc
Umask-00 : 0x20 : PMU : [LBR_INSERTS] : None : Count each time an new Last Branch Record (LBR) is inserted
Umask-01 : 0x40 : PMU : [PAUSE_INST] : None : Count number of retired PAUSE instructions (that do not end up with a VMEXIT to the VMM; TSX aborted instructions may be counted). This event is not supported on first SKL and KBL processors
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455478
PMU name : clx (Intel CascadeLake X)
Name     : RS_EVENTS
Equiv	 : None
Flags    : None
Desc     : Reservation Station
Code     : 0x5e
Umask-00 : 0x01 : PMU : [EMPTY_CYCLES] : [default] : Cycles the Reservation Station (RS) is empty for this thread
Umask-01 : 0x18401 : PMU : [EMPTY_END] : None : Number of times the reservation station (RS) was empty
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455479
PMU name : clx (Intel CascadeLake X)
Name     : RTM_RETIRED
Equiv	 : None
Flags    : [precise] [hw_smpl] 
Desc     : Restricted Transaction Memory execution (Precise Event)
Code     : 0xc9
Umask-00 : 0x01 : PMU : [START] : [default] : Number of times an RTM execution started
Umask-01 : 0x02 : PMU : [COMMIT] : None : Number of times an RTM execution successfully committed
Umask-02 : 0x04 : PMU : [ABORTED] : [precise] [hw_smpl] : Number of times an RTM execution aborted due to any reasons (multiple categories may count as one) (Precise Event)
Umask-03 : 0x08 : PMU : [ABORTED_MEM] : None : Number of times an RTM execution aborted due to various memory events
Umask-04 : 0x10 : PMU : [ABORTED_TMR] : None : Number of times an RTM execution aborted due to uncommon conditions
Umask-05 : 0x20 : PMU : [ABORTED_UNFRIENDLY] : None : Number of times an RTM execution aborted due to RTM-unfriendly instructions
Umask-06 : 0x40 : PMU : [ABORTED_MEMTYPE] : None : Number of times an RTM execution aborted due to incompatible memory type
Umask-07 : 0x80 : PMU : [ABORTED_EVENTS] : None : Number of times an RTM execution aborted due to none of the other 4 reasons (e.g., interrupt)
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455480
PMU name : clx (Intel CascadeLake X)
Name     : TLB_FLUSH
Equiv	 : None
Flags    : None
Desc     : TLB flushes
Code     : 0xbd
Umask-00 : 0x01 : PMU : [DTLB_THREAD] : None : Count number of DTLB flushes of thread-specific entries
Umask-01 : 0x20 : PMU : [STLB_ANY] : None : Count number of any STLB flushes
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455481
PMU name : clx (Intel CascadeLake X)
Name     : UOPS_EXECUTED
Equiv	 : None
Flags    : None
Desc     : Uops executed
Code     : 0xb1
Umask-00 : 0x01 : PMU : [THREAD] : [default] : Number of uops executed per thread in each cycle
Umask-01 : 0x10001 : PMU : [THREAD_CYCLES_GE_1] : None : Number of cycles with at least 1 uop is executed per thread
Umask-02 : 0x20001 : PMU : [THREAD_CYCLES_GE_2] : None : Number of cycles with at least 2 uops are executed per thread
Umask-03 : 0x30001 : PMU : [THREAD_CYCLES_GE_3] : None : Number of cycles with at least 3 uops are executed per thread
Umask-04 : 0x40001 : PMU : [THREAD_CYCLES_GE_4] : None : Number of cycles with at least 4 uops are executed per thread
Umask-05 : 0x02 : PMU : [CORE] : None : Number of uops executed from any thread in each cycle
Umask-06 : 0x10002 : PMU : [CORE_CYCLES_GE_1] : None : Number of cycles with at least 1 uop is executed for any thread
Umask-07 : 0x20002 : PMU : [CORE_CYCLES_GE_2] : None : Number of cycles with at least 2 uops are executed for any thread
Umask-08 : 0x30002 : PMU : [CORE_CYCLES_GE_3] : None : Number of cycles with at least 3 uops are executed for any thread
Umask-09 : 0x40002 : PMU : [CORE_CYCLES_GE_4] : None : Number of cycles with at least 4 uops are executed for any thread
Umask-10 : 0x18001 : PMU : [STALL_CYCLES] : None : Alias to THREAD:c=1:i
Umask-11 : 0x18002 : PMU : [CORE_CYCLES_NONE] : None : Alias to CORE:c=1:i
Umask-12 : 0x10 : PMU : [X87] : None : Number of x87 uops executed per thread
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455482
PMU name : clx (Intel CascadeLake X)
Name     : LSD
Equiv	 : None
Flags    : None
Desc     : Loop stream detector
Code     : 0xa8
Umask-00 : 0x01 : PMU : [UOPS] : [default] : Number of uops delivered by the Loop Stream Detector (LSD)
Umask-01 : 0x40001 : PMU : [CYCLES_4_UOPS] : None : Number of cycles the LSD delivered 4 uops which did not come from the decoder
Umask-02 : 0x10001 : PMU : [CYCLES_ACTIVE] : None : Number of cycles the LSD delivered uops which did not come from the decoder
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455483
PMU name : clx (Intel CascadeLake X)
Name     : UOPS_DISPATCHED_PORT
Equiv	 : None
Flags    : None
Desc     : Uops dispatched to specific ports
Code     : 0xa1
Umask-00 : 0x01 : PMU : [PORT_0] : None : Cycles which a Uop is executed on port 0
Umask-01 : 0x02 : PMU : [PORT_1] : None : Cycles which a Uop is executed on port 1
Umask-02 : 0x04 : PMU : [PORT_2] : None : Cycles which a Uop is executed on port 2
Umask-03 : 0x08 : PMU : [PORT_3] : None : Cycles which a Uop is executed on port 3
Umask-04 : 0x10 : PMU : [PORT_4] : None : Cycles which a Uop is executed on port 4
Umask-05 : 0x20 : PMU : [PORT_5] : None : Cycles which a Uop is executed on port 5
Umask-06 : 0x40 : PMU : [PORT_6] : None : Cycles which a Uop is executed on port 6
Umask-07 : 0x80 : PMU : [PORT_7] : None : Cycles which a Uop is executed on port 7
Umask-08 : 0x2001 : PMU : [PORT_0_CORE] : None : Alias to PORT_0:t=1
Umask-09 : 0x2002 : PMU : [PORT_1_CORE] : None : Alias to PORT_1:t=1
Umask-10 : 0x2004 : PMU : [PORT_2_CORE] : None : Alias to PORT_2:t=1
Umask-11 : 0x2008 : PMU : [PORT_3_CORE] : None : Alias to PORT_3:t=1
Umask-12 : 0x2010 : PMU : [PORT_4_CORE] : None : Alias to PORT_4:t=1
Umask-13 : 0x2020 : PMU : [PORT_5_CORE] : None : Alias to PORT_5:t=1
Umask-14 : 0x2040 : PMU : [PORT_6_CORE] : None : Alias to PORT_6:t=1
Umask-15 : 0x2080 : PMU : [PORT_7_CORE] : None : Alias to PORT_7:t=1
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455484
PMU name : clx (Intel CascadeLake X)
Name     : UOPS_DISPATCHED
Equiv	 : UOPS_DISPATCHED_PORT
Flags    : None
Desc     : Uops dispatched to specific ports
Code     : 0xa1
Umask-00 : 0x01 : PMU : [PORT_0] : None : Cycles which a Uop is executed on port 0
Umask-01 : 0x02 : PMU : [PORT_1] : None : Cycles which a Uop is executed on port 1
Umask-02 : 0x04 : PMU : [PORT_2] : None : Cycles which a Uop is executed on port 2
Umask-03 : 0x08 : PMU : [PORT_3] : None : Cycles which a Uop is executed on port 3
Umask-04 : 0x10 : PMU : [PORT_4] : None : Cycles which a Uop is executed on port 4
Umask-05 : 0x20 : PMU : [PORT_5] : None : Cycles which a Uop is executed on port 5
Umask-06 : 0x40 : PMU : [PORT_6] : None : Cycles which a Uop is executed on port 6
Umask-07 : 0x80 : PMU : [PORT_7] : None : Cycles which a Uop is executed on port 7
Umask-08 : 0x2001 : PMU : [PORT_0_CORE] : None : Alias to PORT_0:t=1
Umask-09 : 0x2002 : PMU : [PORT_1_CORE] : None : Alias to PORT_1:t=1
Umask-10 : 0x2004 : PMU : [PORT_2_CORE] : None : Alias to PORT_2:t=1
Umask-11 : 0x2008 : PMU : [PORT_3_CORE] : None : Alias to PORT_3:t=1
Umask-12 : 0x2010 : PMU : [PORT_4_CORE] : None : Alias to PORT_4:t=1
Umask-13 : 0x2020 : PMU : [PORT_5_CORE] : None : Alias to PORT_5:t=1
Umask-14 : 0x2040 : PMU : [PORT_6_CORE] : None : Alias to PORT_6:t=1
Umask-15 : 0x2080 : PMU : [PORT_7_CORE] : None : Alias to PORT_7:t=1
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455485
PMU name : clx (Intel CascadeLake X)
Name     : UOPS_ISSUED
Equiv	 : None
Flags    : None
Desc     : Uops issued
Code     : 0xe
Umask-00 : 0x01 : PMU : [ANY] : [default] : Number of Uops issued by the Resource Allocation Table (RAT) to the Reservation Station (RS)
Umask-01 : 0x01 : PMU : [ALL] : None : Alias to ANY
Umask-02 : 0x02 : PMU : [VECTOR_WIDTH_MISMATCH] : None : Number of blend uops issued by the Resource Allocation table (RAT) to the Reservation Station (RS) in order to preserve upper bits of vector registers
Umask-03 : 0x10 : PMU : [FLAGS_MERGE] : None : Number of flags-merge uops being allocated. Such uops adds delay
Umask-04 : 0x20 : PMU : [SLOW_LEA] : None : Number of slow LEA or similar uops allocated. Such uop has 3 sources regardless if result of LEA instruction or not
Umask-05 : 0x40 : PMU : [SINGLE_MUL] : None : Number of Multiply packed/scalar single precision uops allocated
Umask-06 : 0x18001 : PMU : [STALL_CYCLES] : None : Alias to ANY:c=1:i=1
Umask-07 : 0x1a001 : PMU : [CORE_STALL_CYCLES] : None : Alias to ANY:c=1:i=1:t=1
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455486
PMU name : clx (Intel CascadeLake X)
Name     : ARITH
Equiv	 : None
Flags    : None
Desc     : Arithmetic uop
Code     : 0x14
Umask-00 : 0x10001 : PMU : [DIVIDER_ACTIVE] : [default] : Cycles when divider is busy executing divide or square root operations on integers or floating-points
Umask-01 : 0x10001 : PMU : [FPU_DIV_ACTIVE] : None : Alias to DIVIDER_ACTIVE
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455487
PMU name : clx (Intel CascadeLake X)
Name     : UOPS_RETIRED
Equiv	 : None
Flags    : [precise] [hw_smpl] 
Desc     : Uops retired (Precise Event)
Code     : 0xc2
Umask-00 : 0x01 : PMU : [ALL] : [default] [precise] [hw_smpl] : All uops that actually retired
Umask-01 : 0x01 : PMU : [ANY] : [precise] [hw_smpl] : Alias to ALL
Umask-02 : 0x02 : PMU : [RETIRE_SLOTS] : [precise] [hw_smpl] : number of retirement slots used non PEBS
Umask-03 : 0x18001 : PMU : [STALL_CYCLES] : [precise] [hw_smpl] : Alias to ALL:c=1:i
Umask-04 : 0xa8001 : PMU : [TOTAL_CYCLES] : [precise] [hw_smpl] : Alias to ALL:c=10:i
Umask-05 : 0x18001 : PMU : [CORE_STALL_CYCLES] : [precise] [hw_smpl] : Alias to ALL:c=1:i:t=1
Umask-06 : 0x18401 : PMU : [STALL_OCCURRENCES] : [precise] [hw_smpl] : Alias to ALL:c=1:i=1:e=1
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455488
PMU name : clx (Intel CascadeLake X)
Name     : TX_MEM
Equiv	 : None
Flags    : None
Desc     : Transactional memory aborts
Code     : 0x54
Umask-00 : 0x01 : PMU : [ABORT_CONFLICT] : None : Number of times a transactional abort was signaled due to data conflict on a transactionally accessed address
Umask-01 : 0x02 : PMU : [ABORT_CAPACITY] : None : Number of times a transactional abort was signaled due to data capacity limitation
Umask-02 : 0x04 : PMU : [ABORT_HLE_STORE_TO_ELIDED_LOCK] : None : Number of times a HLE transactional execution aborted due to a non xrelease prefixed instruction writing to an elided lock in the elision buffer
Umask-03 : 0x08 : PMU : [ABORT_HLE_ELISION_BUFFER_NOT_EMPTY] : None : Number of times a HLE transactional execution aborted due to NoAllocatedElisionBuffer being non-zero
Umask-04 : 0x10 : PMU : [ABORT_HLE_ELISION_BUFFER_MISMATCH] : None : Number of times a HLE transaction execution aborted due to xrelease lock not satisfying the address and value requirements in the elision buffer
Umask-05 : 0x20 : PMU : [ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT] : None : Number of times a HLE transaction execution aborted due to an unsupported read alignment from the elision buffer
Umask-06 : 0x40 : PMU : [ABORT_HLE_ELISION_BUFFER_FULL] : None : Number of times a HLE clock could not be elided due to ElisionBufferAvailable being zero
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455489
PMU name : clx (Intel CascadeLake X)
Name     : TX_EXEC
Equiv	 : None
Flags    : None
Desc     : Transactional execution
Code     : 0x5d
Umask-00 : 0x01 : PMU : [MISC1] : None : Number of times a class of instructions that may cause a transactional abort was executed. Since this is the count of execution, it may not always cause a transactional abort
Umask-01 : 0x02 : PMU : [MISC2] : None : Number of times a class of instructions that may cause a transactional abort was executed inside a transactional region
Umask-02 : 0x04 : PMU : [MISC3] : None : Number of times an instruction execution caused the supported nest count to be exceeded
Umask-03 : 0x08 : PMU : [MISC4] : None : Number of times an instruction a xbegin instruction was executed inside HLE transactional region
Umask-04 : 0x10 : PMU : [MISC5] : None : Number of times an instruction with HLE xacquire prefix was executed inside a RTM transactional region
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455490
PMU name : clx (Intel CascadeLake X)
Name     : OFFCORE_REQUESTS_OUTSTANDING
Equiv	 : None
Flags    : None
Desc     : Outstanding offcore requests
Code     : 0x60
Umask-00 : 0x10008 : PMU : [ALL_DATA_RD_CYCLES] : None : Alias to ALL_DATA_RD:c=1
Umask-01 : 0x10002 : PMU : [DEMAND_CODE_RD_CYCLES] : None : Alias to DEMAND_CODE_RD:c=1
Umask-02 : 0x10002 : PMU : [CYCLES_WITH_DEMAND_CODE_RD] : None : Alias to DEMAND_CODE_RD:c=1
Umask-03 : 0x10001 : PMU : [DEMAND_DATA_RD_CYCLES] : None : Alias to DEMAND_DATA_RD:c=1
Umask-04 : 0x10001 : PMU : [CYCLES_WITH_DEMAND_DATA_RD] : None : Alias to DEMAND_DATA_RD:c=1
Umask-05 : 0x08 : PMU : [ALL_DATA_RD] : None : Cacheable data read transactions in the superQ every cycle (use with HT off only)
Umask-06 : 0x02 : PMU : [DEMAND_CODE_RD] : None : Code read transactions in the superQ every cycle (use with HT off only)
Umask-07 : 0x01 : PMU : [DEMAND_DATA_RD] : None : Demand data read transactions in the superQ every cycle (use with HT off only)
Umask-08 : 0x60001 : PMU : [DEMAND_DATA_RD_GE_6] : None : Alias to DEMAND_DATA_RD:c=6
Umask-09 : 0x04 : PMU : [DEMAND_RFO] : None : Outstanding RFO (store) transactions in the superQ every cycle (use with HT off only)
Umask-10 : 0x10004 : PMU : [DEMAND_RFO_CYCLES] : None : Alias to DEMAND_RFO:c=1
Umask-11 : 0x10004 : PMU : [CYCLES_WITH_DEMAND_RFO] : None : Alias to DEMAND_RFO:c=1
Umask-12 : 0x10 : PMU : [L3_MISS_DEMAND_DATA_RD] : None : Number of offcore outstanding demand data read requests missing the L3 cache every cycle
Umask-13 : 0x60010 : PMU : [L3_MISS_DEMAND_DATA_RD_GE_6] : None : Number of cycles in which at least 6 demand data read requests missing the L3
Umask-14 : 0x10010 : PMU : [CYCLES_WITH_L3_MISS_DEMAND_DATA_RD] : None : Cycles with at least 1 Demand Data Read requests who miss L3 cache in the superQ
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455491
PMU name : clx (Intel CascadeLake X)
Name     : ILD_STALL
Equiv	 : None
Flags    : None
Desc     : Instruction Length Decoder stalls
Code     : 0x87
Umask-00 : 0x01 : PMU : [LCP] : [default] : Stall caused by changing prefix length of the instruction
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455492
PMU name : clx (Intel CascadeLake X)
Name     : DSB2MITE_SWITCHES
Equiv	 : None
Flags    : None
Desc     : Number of DSB to MITE switches
Code     : 0xab
Umask-00 : 0x02 : PMU : [PENALTY_CYCLES] : [default] : Number of DSB to MITE switch true penalty cycles
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455493
PMU name : clx (Intel CascadeLake X)
Name     : EPT
Equiv	 : None
Flags    : None
Desc     : Extended page table
Code     : 0x4f
Umask-00 : 0x10 : PMU : [WALK_DURATION] : [default] : Cycles for an extended page table walk of any type
Umask-01 : 0x10 : PMU : [WALK_PENDING] : None : Alias to WALK_DURATION
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455494
PMU name : clx (Intel CascadeLake X)
Name     : FP_ARITH
Equiv	 : FP_ARITH_INST_RETIRED
Flags    : None
Desc     : Floating-point instructions retired
Code     : 0xc7
Umask-00 : 0x01 : PMU : [SCALAR_DOUBLE] : None : Number of scalar double precision floating-point arithmetic instructions (multiply by 1 to get flops)
Umask-01 : 0x02 : PMU : [SCALAR_SINGLE] : None : Number of scalar single precision floating-point arithmetic instructions (multiply by 1 to get flops)
Umask-02 : 0x04 : PMU : [128B_PACKED_DOUBLE] : None : Number of scalar 128-bit packed double precision floating-point arithmetic instructions (multiply by 2 to get flops)
Umask-03 : 0x08 : PMU : [128B_PACKED_SINGLE] : None : Number of scalar 128-bit packed single precision floating-point arithmetic instructions (multiply by 4 to get flops)
Umask-04 : 0x10 : PMU : [256B_PACKED_DOUBLE] : None : Number of scalar 256-bit packed double precision floating-point arithmetic instructions (multiply by 4 to get flops)
Umask-05 : 0x20 : PMU : [256B_PACKED_SINGLE] : None : Number of scalar 256-bit packed single precision floating-point arithmetic instructions (multiply by 8 to get flops)
Umask-06 : 0x40 : PMU : [512B_PACKED_DOUBLE] : None : Number of scalar 512-bit packed double precision floating-point arithmetic instructions (multiply by 8 to get flops)
Umask-07 : 0x80 : PMU : [512B_PACKED_SINGLE] : None : Number of scalar 512-bit packed single precision floating-point arithmetic instructions (multiply by 16 to get flops)
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455495
PMU name : clx (Intel CascadeLake X)
Name     : FP_ARITH_INST_RETIRED
Equiv	 : None
Flags    : None
Desc     : Floating-point instructions retired
Code     : 0xc7
Umask-00 : 0x01 : PMU : [SCALAR_DOUBLE] : None : Number of scalar double precision floating-point arithmetic instructions (multiply by 1 to get flops)
Umask-01 : 0x02 : PMU : [SCALAR_SINGLE] : None : Number of scalar single precision floating-point arithmetic instructions (multiply by 1 to get flops)
Umask-02 : 0x04 : PMU : [128B_PACKED_DOUBLE] : None : Number of scalar 128-bit packed double precision floating-point arithmetic instructions (multiply by 2 to get flops)
Umask-03 : 0x08 : PMU : [128B_PACKED_SINGLE] : None : Number of scalar 128-bit packed single precision floating-point arithmetic instructions (multiply by 4 to get flops)
Umask-04 : 0x10 : PMU : [256B_PACKED_DOUBLE] : None : Number of scalar 256-bit packed double precision floating-point arithmetic instructions (multiply by 4 to get flops)
Umask-05 : 0x20 : PMU : [256B_PACKED_SINGLE] : None : Number of scalar 256-bit packed single precision floating-point arithmetic instructions (multiply by 8 to get flops)
Umask-06 : 0x40 : PMU : [512B_PACKED_DOUBLE] : None : Number of scalar 512-bit packed double precision floating-point arithmetic instructions (multiply by 8 to get flops)
Umask-07 : 0x80 : PMU : [512B_PACKED_SINGLE] : None : Number of scalar 512-bit packed single precision floating-point arithmetic instructions (multiply by 16 to get flops)
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455496
PMU name : clx (Intel CascadeLake X)
Name     : EXE_ACTIVITY
Equiv	 : None
Flags    : None
Desc     : Execution activity
Code     : 0xa6
Umask-00 : 0x02 : PMU : [1_PORTS_UTIL] : None : Cycles with 1 uop executing across all ports and Reservation Station is not empty
Umask-01 : 0x04 : PMU : [2_PORTS_UTIL] : None : Cycles with 2 uops executing across all ports and Reservation Station is not empty
Umask-02 : 0x08 : PMU : [3_PORTS_UTIL] : None : Cycles with 3 uops executing across all ports and Reservation Station is not empty
Umask-03 : 0x10 : PMU : [4_PORTS_UTIL] : None : Cycles with 4 uops executing across all ports and Reservation Station is not empty
Umask-04 : 0x40 : PMU : [BOUND_ON_STORES] : None : Cycles where the store buffer is full and no outstanding load
Umask-05 : 0x01 : PMU : [EXE_BOUND_0_PORTS] : None : Cycles where no uop is executed and the Reservation Station was not empty
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455497
PMU name : clx (Intel CascadeLake X)
Name     : FRONTEND_RETIRED
Equiv	 : None
Flags    : [precise] [hw_smpl] 
Desc     : Precise Front-End activity
Code     : 0x1c6
Umask-00 : 0x11 : PMU : [DSB_MISS] : [precise] [hw_smpl] : Retired instructions experiencing a critical decode stream buffer (DSB) miss. A critical DSB miss can cause stalls in the backend
Umask-01 : 0x01 : PMU : [ANY_DSB_MISS] : [precise] [hw_smpl] : Retired Instructions experiencing a decode stream buffer (DSB) miss.
Umask-02 : 0x14 : PMU : [ITLB_MISS] : [precise] [hw_smpl] : Retired instructions experiencing ITLB true miss
Umask-03 : 0x12 : PMU : [L1I_MISS] : [precise] [hw_smpl] : Retired instructions experiencing L1I cache true miss
Umask-04 : 0x13 : PMU : [L2_MISS] : [precise] [hw_smpl] : Retired instructions experiencing instruction L2 cache true miss
Umask-05 : 0x15 : PMU : [STLB_MISS] : [precise] [hw_smpl] : Retired instructions experiencing STLB (2nd level TLB) true miss
Umask-06 : 0x400006 : PMU : [IDQ_4_BUBBLES] : [precise] [hw_smpl] : Retired instructions after an interval where the front-end did not deliver any uops (4 bubbles) for a period determined by the fe_thres modifier and which was not interrupted by a back-end stall
Umask-07 : 0x300006 : PMU : [IDQ_3_BUBBLES] : [precise] [hw_smpl] : Counts instructions retired after an interval where the front-end did not deliver more than 1 uop (3 bubbles) for a period determined by the fe_thres modifier and which was not interrupted by a back-end stall
Umask-08 : 0x200006 : PMU : [IDQ_2_BUBBLES] : [precise] [hw_smpl] : Counts instructions retired after an interval where the front-end did not deliver more than 2 uops (2 bubbles) for a period determined by the fe_thres modifier and which was not interrupted by a back-end stall
Umask-09 : 0x100006 : PMU : [IDQ_1_BUBBLE] : [precise] [hw_smpl] : Counts instructions retired after an interval where the front-end did not deliver more than 3 uops (1 bubble) for a period determined by the fe_thres modifier and which was not interrupted by a back-end stall
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-06 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
Modif-07 : 0x09 : PMU : [fe_thres] : frontend bubble latency threshold in cycles ([1-4095] (integer)
#-----------------------------
IDX	 : 916455498
PMU name : clx (Intel CascadeLake X)
Name     : HW_INTERRUPTS
Equiv	 : None
Flags    : None
Desc     : Number of hardware interrupts received by the processor
Code     : 0xcb
Umask-00 : 0x01 : PMU : [RECEIVED] : [default] : Number of hardware interrupts received by the processor
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455499
PMU name : clx (Intel CascadeLake X)
Name     : SQ_MISC
Equiv	 : None
Flags    : None
Desc     : SuperQueue miscellaneous
Code     : 0xf4
Umask-00 : 0x10 : PMU : [SPLIT_LOCK] : [default] : Number of split locks in the super queue (SQ)
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455500
PMU name : clx (Intel CascadeLake X)
Name     : MEM_LOAD_MISC_RETIRED
Equiv	 : None
Flags    : [precise] [hw_smpl] 
Desc     : Load retired miscellaneous
Code     : 0xd4
Umask-00 : 0x04 : PMU : [UC] : [default] [precise] [hw_smpl] : Number of uncached load retired
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455502
PMU name : clx (Intel CascadeLake X)
Name     : IDI_MISC
Equiv	 : None
Flags    : None
Desc     : Miscellaneous
Code     : 0xfe
Umask-00 : 0x02 : PMU : [WB_UPGRADE] : None : Counts number of cache lines that are allocated and written back to L3 with the intention that they are more likely to be reused shortly
Umask-01 : 0x04 : PMU : [WB_DOWNGRADE] : None : Counts number of cache lines that are dropped and not written back to L3 as they are deemed to be less likely to be reused shortly
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455504
PMU name : clx (Intel CascadeLake X)
Name     : CORE_POWER
Equiv	 : None
Flags    : None
Desc     : Power power cycles
Code     : 0x28
Umask-00 : 0x07 : PMU : [LVL0_TURBO_LICENSE] : None : Number of core cycles where the core was running in a manner where Turbo may be clipped to the Non-AVX turbo schedule.
Umask-01 : 0x18 : PMU : [LVL1_TURBO_LICENSE] : None : Number of core cycles where the core was running in a manner where Turbo may be clipped to the AVX2 turbo schedule.
Umask-02 : 0x20 : PMU : [LVL2_TURBO_LICENSE] : None : Number of core cycles where the core was running in a manner where Turbo may be clipped to the AVX512 turbo schedule.
Umask-03 : 0x40 : PMU : [THROTTLE] : None : Number of core cycles where the core was throttled due to a pending power level request.
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455505
PMU name : clx (Intel CascadeLake X)
Name     : SW_PREFETCH
Equiv	 : SW_PREFETCH_ACCESS
Flags    : None
Desc     : Software prefetches
Code     : 0x32
Umask-00 : 0x01 : PMU : [NTA] : None : Number of prefetch.nta instructions executed
Umask-01 : 0x02 : PMU : [T0] : None : Number of prefetch.t0 instructions executed
Umask-02 : 0x04 : PMU : [T1_T2] : None : Number prefetch.t1 or prefetch.t2 instructions executed
Umask-03 : 0x08 : PMU : [PREFETCHW] : None : Number prefetch.w instructions executed
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455506
PMU name : clx (Intel CascadeLake X)
Name     : SW_PREFETCH_ACCESS
Equiv	 : None
Flags    : None
Desc     : Software prefetches
Code     : 0x32
Umask-00 : 0x01 : PMU : [NTA] : None : Number of prefetch.nta instructions executed
Umask-01 : 0x02 : PMU : [T0] : None : Number of prefetch.t0 instructions executed
Umask-02 : 0x04 : PMU : [T1_T2] : None : Number prefetch.t1 or prefetch.t2 instructions executed
Umask-03 : 0x08 : PMU : [PREFETCHW] : None : Number prefetch.w instructions executed
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455507
PMU name : clx (Intel CascadeLake X)
Name     : CORE_SNOOP_RESPONSE
Equiv	 : None
Flags    : None
Desc     : Aggregated core snoops
Code     : 0xef
Umask-00 : 0x01 : PMU : [RSP_IHITI] : None : TBD
Umask-01 : 0x02 : PMU : [RSP_IHITFSE] : None : TBD
Umask-02 : 0x04 : PMU : [RSP_SHITFSE] : None : TBD
Umask-03 : 0x08 : PMU : [RSP_SFWDM] : None : TBD
Umask-04 : 0x10 : PMU : [RSP_IFWDM] : None : TBD
Umask-05 : 0x20 : PMU : [RSP_IFWDFE] : None : TBD
Umask-06 : 0x40 : PMU : [RSP_SFWDFE] : None : TBD
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455508
PMU name : clx (Intel CascadeLake X)
Name     : PARTIAL_RAT_STALLS
Equiv	 : None
Flags    : None
Desc     : RAT stalls
Code     : 0x59
Umask-00 : 0x01 : PMU : [SCOREBOARD] : [default] : Count core cycles where the pipeline is stalled due to serialization operations
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455509
PMU name : clx (Intel CascadeLake X)
Name     : OFFCORE_REQUESTS_BUFFER
Equiv	 : None
Flags    : None
Desc     : Offcore requests buffer
Code     : 0xb2
Umask-00 : 0x01 : PMU : [SQ_FULL] : [default] : Number of requests for which the offcore buffer (SQ) is full
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455510
PMU name : clx (Intel CascadeLake X)
Name     : OFFCORE_RESPONSE_0
Equiv	 : None
Flags    : None
Desc     : Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop)
Code     : 0x1b7
Umask-00 : 0x01 : PMU : [DMND_DATA_RD] : None : Request: number of demand and DCU prefetch data reads of full and partial cachelines as well as demand data page table entry cacheline reads. Does not count L2 data read prefetches or instruction fetches
Umask-01 : 0x02 : PMU : [DMND_RFO] : None : Request: number of demand and DCU prefetch reads for ownership (RFO) requests generated by a write to data cacheline. Does not count L2 RFO prefetches
Umask-02 : 0x04 : PMU : [DMND_CODE_RD] : None : Request: number of demand and DCU prefetch instruction cacheline reads. Does not count L2 code read prefetches
Umask-03 : 0x10 : PMU : [PF_L2_DATA_RD] : None : Request: number of data prefetch requests to L2
Umask-04 : 0x20 : PMU : [PF_L2_RFO] : None : Request: number of RFO prefetch requests to L2
Umask-05 : 0x80 : PMU : [PF_L3_DATA_RD] : None : Request: number of data prefetch requests for loads that end up in L3
Umask-06 : 0x100 : PMU : [PF_L3_RFO] : None : Request: number of RFO prefetch requests that end up in L3
Umask-07 : 0x400 : PMU : [PF_L1D_AND_SW] : None : Request: number of L1 data cache hardware prefetch requests and software prefetch requests
Umask-08 : 0x8000 : PMU : [OTHER] : None : Request: counts one of the following transaction types, including L3 invalidate, I/O, full or partial writes, WC or non-temporal stores, CLFLUSH, Fences, lock, unlock, split lock
Umask-09 : 0x85b7 : PMU : [ANY_REQUEST] : [default] : Alias to DMND_DATA_RD:DMND_RFO:DMND_CODE_RD:PF_L2_DATA_RD:PF_L2_RFO:PF_L3_DATA_RD:PF_L3_RFO:PF_L1D_AND_SW:OTHER
Umask-10 : 0x10491 : PMU : [ANY_DATA_RD] : None : Alias to DMND_DATA_RD:PF_L2_DATA_RD:PF_L3_DATA_RD:PF_L1D_AND_SW
Umask-11 : 0x105b3 : PMU : [ANY_DATA] : None : Alias to ANY_DATA_RD:DMND_RFO:PF_L2_RFO:PF_L3_RFO
Umask-12 : 0x10490 : PMU : [ANY_DATA_PF] : None : Alias to PF_L2_DATA_RD:PF_L3_DATA_RD:PF_L1D_AND_SW
Umask-13 : 0x10122 : PMU : [ANY_RFO] : None : Alias to DMND_RFO:PF_L2_RFO:PF_L3_RFO
Umask-14 : 0x10000 : PMU : [ANY_RESPONSE] : [default] : Response: count any response type
Umask-15 : 0x20000 : PMU : [SUPPLIER_NONE] : None : Supplier: counts number of times supplier information is not available
Umask-16 : 0x20000 : PMU : [NO_SUPP] : None : Alias to SUPPLIER_NONE
Umask-17 : 0x40000 : PMU : [L3_HITM] : None : Supplier: counts L3 hits in M-state (initial lookup)
Umask-18 : 0x80000 : PMU : [L3_HITE] : None : Supplier: counts L3 hits in E-state
Umask-19 : 0x100000 : PMU : [L3_HITS] : None : Supplier: counts L3 hits in S-state
Umask-20 : 0x200000 : PMU : [L3_HITF] : None : Supplier: counts L3 hits in F-state
Umask-21 : 0x3c0000 : PMU : [L3_HITMESF] : None : Alias to L3_HITM:L3_HITE:L3_HITS:L3_HITF
Umask-22 : 0x3c0000 : PMU : [L3_HIT] : None : Alias to L3_HITMESF
Umask-23 : 0x4000000 : PMU : [L3_MISS_LOCAL] : None : Supplier: counts L3 misses to local DRAM
Umask-24 : 0x10000000 : PMU : [L3_MISS_REMOTE_HOP1_DRAM] : None : Supplier: counts L3 misses to remote DRAM with 1 hop
Umask-25 : 0x4000000 : PMU : [L3_MISS] : None : Alias to L3_MISS_LOCAL
Umask-26 : 0x80000000 : PMU : [SNP_NONE] : None : Snoop: counts number of times no snoop-related information is available
Umask-27 : 0x100000000 : PMU : [SNP_NOT_NEEDED] : None : Snoop: counts the number of times no snoop was needed to satisfy the request
Umask-28 : 0x200000000 : PMU : [SNP_MISS] : None : Snoop: counts number of times a snoop was needed and it missed all snooped caches
Umask-29 : 0x400000000 : PMU : [SNP_HIT_NO_FWD] : None : Snoop: counts number of times a snoop was needed and it hit in at leas one snooped cache
Umask-30 : 0x800000000 : PMU : [SNP_HIT_WITH_FWD] : None : Snoop: counts number of times a snoop was needed and data was forwarded from a remote socket
Umask-31 : 0x1000000000 : PMU : [SNP_HITM] : None : Snoop: counts number of times a snoop was needed and it hitM-ed in local or remote cache
Umask-32 : 0x2000000000 : PMU : [SNP_NON_DRAM] : None : Snoop:  counts number of times target was a non-DRAM system address. This includes MMIO transactions
Umask-33 : 0x3f80000000 : PMU : [SNP_ANY] : [default] : Alias to SNP_NONE:SNP_NOT_NEEDED:SNP_MISS:SNP_HIT_NO_FWD:SNP_HIT_WITH_FWD:SNP_HITM:SNP_NON_DRAM
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
#-----------------------------
IDX	 : 916455511
PMU name : clx (Intel CascadeLake X)
Name     : OFFCORE_RESPONSE_1
Equiv	 : None
Flags    : None
Desc     : Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop)
Code     : 0x1bb
Umask-00 : 0x01 : PMU : [DMND_DATA_RD] : None : Request: number of demand and DCU prefetch data reads of full and partial cachelines as well as demand data page table entry cacheline reads. Does not count L2 data read prefetches or instruction fetches
Umask-01 : 0x02 : PMU : [DMND_RFO] : None : Request: number of demand and DCU prefetch reads for ownership (RFO) requests generated by a write to data cacheline. Does not count L2 RFO prefetches
Umask-02 : 0x04 : PMU : [DMND_CODE_RD] : None : Request: number of demand and DCU prefetch instruction cacheline reads. Does not count L2 code read prefetches
Umask-03 : 0x10 : PMU : [PF_L2_DATA_RD] : None : Request: number of data prefetch requests to L2
Umask-04 : 0x20 : PMU : [PF_L2_RFO] : None : Request: number of RFO prefetch requests to L2
Umask-05 : 0x80 : PMU : [PF_L3_DATA_RD] : None : Request: number of data prefetch requests for loads that end up in L3
Umask-06 : 0x100 : PMU : [PF_L3_RFO] : None : Request: number of RFO prefetch requests that end up in L3
Umask-07 : 0x400 : PMU : [PF_L1D_AND_SW] : None : Request: number of L1 data cache hardware prefetch requests and software prefetch requests
Umask-08 : 0x8000 : PMU : [OTHER] : None : Request: counts one of the following transaction types, including L3 invalidate, I/O, full or partial writes, WC or non-temporal stores, CLFLUSH, Fences, lock, unlock, split lock
Umask-09 : 0x85b7 : PMU : [ANY_REQUEST] : [default] : Alias to DMND_DATA_RD:DMND_RFO:DMND_CODE_RD:PF_L2_DATA_RD:PF_L2_RFO:PF_L3_DATA_RD:PF_L3_RFO:PF_L1D_AND_SW:OTHER
Umask-10 : 0x10491 : PMU : [ANY_DATA_RD] : None : Alias to DMND_DATA_RD:PF_L2_DATA_RD:PF_L3_DATA_RD:PF_L1D_AND_SW
Umask-11 : 0x105b3 : PMU : [ANY_DATA] : None : Alias to ANY_DATA_RD:DMND_RFO:PF_L2_RFO:PF_L3_RFO
Umask-12 : 0x10490 : PMU : [ANY_DATA_PF] : None : Alias to PF_L2_DATA_RD:PF_L3_DATA_RD:PF_L1D_AND_SW
Umask-13 : 0x10122 : PMU : [ANY_RFO] : None : Alias to DMND_RFO:PF_L2_RFO:PF_L3_RFO
Umask-14 : 0x10000 : PMU : [ANY_RESPONSE] : [default] : Response: count any response type
Umask-15 : 0x20000 : PMU : [SUPPLIER_NONE] : None : Supplier: counts number of times supplier information is not available
Umask-16 : 0x20000 : PMU : [NO_SUPP] : None : Alias to SUPPLIER_NONE
Umask-17 : 0x40000 : PMU : [L3_HITM] : None : Supplier: counts L3 hits in M-state (initial lookup)
Umask-18 : 0x80000 : PMU : [L3_HITE] : None : Supplier: counts L3 hits in E-state
Umask-19 : 0x100000 : PMU : [L3_HITS] : None : Supplier: counts L3 hits in S-state
Umask-20 : 0x200000 : PMU : [L3_HITF] : None : Supplier: counts L3 hits in F-state
Umask-21 : 0x3c0000 : PMU : [L3_HITMESF] : None : Alias to L3_HITM:L3_HITE:L3_HITS:L3_HITF
Umask-22 : 0x3c0000 : PMU : [L3_HIT] : None : Alias to L3_HITMESF
Umask-23 : 0x4000000 : PMU : [L3_MISS_LOCAL] : None : Supplier: counts L3 misses to local DRAM
Umask-24 : 0x10000000 : PMU : [L3_MISS_REMOTE_HOP1_DRAM] : None : Supplier: counts L3 misses to remote DRAM with 1 hop
Umask-25 : 0x4000000 : PMU : [L3_MISS] : None : Alias to L3_MISS_LOCAL
Umask-26 : 0x80000000 : PMU : [SNP_NONE] : None : Snoop: counts number of times no snoop-related information is available
Umask-27 : 0x100000000 : PMU : [SNP_NOT_NEEDED] : None : Snoop: counts the number of times no snoop was needed to satisfy the request
Umask-28 : 0x200000000 : PMU : [SNP_MISS] : None : Snoop: counts number of times a snoop was needed and it missed all snooped caches
Umask-29 : 0x400000000 : PMU : [SNP_HIT_NO_FWD] : None : Snoop: counts number of times a snoop was needed and it hit in at leas one snooped cache
Umask-30 : 0x800000000 : PMU : [SNP_HIT_WITH_FWD] : None : Snoop: counts number of times a snoop was needed and data was forwarded from a remote socket
Umask-31 : 0x1000000000 : PMU : [SNP_HITM] : None : Snoop: counts number of times a snoop was needed and it hitM-ed in local or remote cache
Umask-32 : 0x2000000000 : PMU : [SNP_NON_DRAM] : None : Snoop:  counts number of times target was a non-DRAM system address. This includes MMIO transactions
Umask-33 : 0x3f80000000 : PMU : [SNP_ANY] : [default] : Alias to SNP_NONE:SNP_NOT_NEEDED:SNP_MISS:SNP_HIT_NO_FWD:SNP_HIT_WITH_FWD:SNP_HITM:SNP_NON_DRAM
Modif-00 : 0x00 : PMU : [k] : monitor at priv level 0 (boolean)
Modif-01 : 0x01 : PMU : [u] : monitor at priv level 1, 2, 3 (boolean)
Modif-02 : 0x02 : PMU : [e] : edge level (may require counter-mask >= 1) (boolean)
Modif-03 : 0x03 : PMU : [i] : invert (boolean)
Modif-04 : 0x04 : PMU : [c] : counter-mask in range [0-255] (integer)
Modif-05 : 0x05 : PMU : [t] : measure any thread (boolean)
Modif-06 : 0x07 : PMU : [intx] : monitor only inside transactional memory region (boolean)
Modif-07 : 0x08 : PMU : [intxcp] : do not count occurrences inside aborted transactional memory region (boolean)
