<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3713" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3713{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_3713{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3713{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3713{left:70px;bottom:1084px;}
#t5_3713{left:96px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t6_3713{left:430px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_3713{left:96px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t8_3713{left:70px;bottom:1045px;}
#t9_3713{left:96px;bottom:1048px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ta_3713{left:384px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tb_3713{left:96px;bottom:1031px;letter-spacing:-0.16px;word-spacing:-0.63px;}
#tc_3713{left:96px;bottom:1014px;letter-spacing:-0.15px;word-spacing:-0.33px;}
#td_3713{left:70px;bottom:988px;}
#te_3713{left:96px;bottom:991px;letter-spacing:-0.15px;word-spacing:-0.74px;}
#tf_3713{left:308px;bottom:991px;letter-spacing:-0.15px;word-spacing:-0.79px;}
#tg_3713{left:96px;bottom:975px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#th_3713{left:96px;bottom:958px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ti_3713{left:70px;bottom:932px;}
#tj_3713{left:96px;bottom:935px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tk_3713{left:497px;bottom:935px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tl_3713{left:96px;bottom:918px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#tm_3713{left:96px;bottom:901px;letter-spacing:-0.14px;word-spacing:-1.29px;}
#tn_3713{left:96px;bottom:885px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#to_3713{left:96px;bottom:862px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_3713{left:96px;bottom:845px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tq_3713{left:96px;bottom:828px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tr_3713{left:96px;bottom:811px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#ts_3713{left:70px;bottom:761px;letter-spacing:-0.08px;}
#tt_3713{left:156px;bottom:761px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tu_3713{left:70px;bottom:737px;letter-spacing:-0.19px;word-spacing:-0.29px;}
#tv_3713{left:70px;bottom:391px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tw_3713{left:70px;bottom:374px;letter-spacing:-0.23px;word-spacing:-1.26px;}
#tx_3713{left:257px;bottom:374px;letter-spacing:-0.15px;word-spacing:-1.34px;}
#ty_3713{left:70px;bottom:358px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tz_3713{left:70px;bottom:333px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t10_3713{left:70px;bottom:316px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t11_3713{left:70px;bottom:290px;}
#t12_3713{left:96px;bottom:293px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t13_3713{left:265px;bottom:293px;}
#t14_3713{left:283px;bottom:293px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t15_3713{left:96px;bottom:270px;letter-spacing:-0.13px;word-spacing:-1.05px;}
#t16_3713{left:96px;bottom:254px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t17_3713{left:96px;bottom:229px;}
#t18_3713{left:122px;bottom:229px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t19_3713{left:96px;bottom:205px;letter-spacing:-1.22px;word-spacing:9.56px;}
#t1a_3713{left:96px;bottom:180px;}
#t1b_3713{left:122px;bottom:180px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1c_3713{left:96px;bottom:156px;}
#t1d_3713{left:122px;bottom:156px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1e_3713{left:96px;bottom:131px;}
#t1f_3713{left:122px;bottom:131px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1g_3713{left:122px;bottom:115px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t1h_3713{left:126px;bottom:703px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1i_3713{left:212px;bottom:703px;letter-spacing:0.13px;}
#t1j_3713{left:79px;bottom:680px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#t1k_3713{left:79px;bottom:665px;letter-spacing:-0.14px;}
#t1l_3713{left:230px;bottom:680px;letter-spacing:-0.16px;word-spacing:0.06px;}
#t1m_3713{left:501px;bottom:680px;letter-spacing:-0.15px;}
#t1n_3713{left:680px;bottom:680px;letter-spacing:-0.14px;word-spacing:-0.02px;}
#t1o_3713{left:79px;bottom:641px;}
#t1p_3713{left:230px;bottom:641px;letter-spacing:-0.12px;}
#t1q_3713{left:501px;bottom:641px;letter-spacing:-0.18px;}
#t1r_3713{left:680px;bottom:641px;letter-spacing:-0.17px;}
#t1s_3713{left:79px;bottom:616px;}
#t1t_3713{left:230px;bottom:616px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_3713{left:501px;bottom:616px;letter-spacing:-0.15px;}
#t1v_3713{left:680px;bottom:616px;letter-spacing:-0.17px;}
#t1w_3713{left:79px;bottom:592px;}
#t1x_3713{left:230px;bottom:592px;letter-spacing:-0.12px;}
#t1y_3713{left:387px;bottom:599px;}
#t1z_3713{left:74px;bottom:442px;letter-spacing:-0.14px;}
#t20_3713{left:73px;bottom:423px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#t21_3713{left:501px;bottom:592px;letter-spacing:-0.17px;}
#t22_3713{left:680px;bottom:592px;letter-spacing:-0.17px;}
#t23_3713{left:79px;bottom:567px;}
#t24_3713{left:230px;bottom:567px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t25_3713{left:501px;bottom:567px;letter-spacing:-0.15px;}
#t26_3713{left:680px;bottom:567px;letter-spacing:-0.18px;}
#t27_3713{left:79px;bottom:543px;}
#t28_3713{left:230px;bottom:543px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t29_3713{left:501px;bottom:543px;letter-spacing:-0.16px;}
#t2a_3713{left:680px;bottom:543px;letter-spacing:-0.18px;}
#t2b_3713{left:79px;bottom:519px;}
#t2c_3713{left:230px;bottom:519px;letter-spacing:-0.11px;}
#t2d_3713{left:501px;bottom:519px;letter-spacing:-0.16px;}
#t2e_3713{left:680px;bottom:519px;letter-spacing:-0.17px;}
#t2f_3713{left:79px;bottom:494px;}
#t2g_3713{left:230px;bottom:494px;letter-spacing:-0.12px;}
#t2h_3713{left:501px;bottom:494px;letter-spacing:-0.17px;}
#t2i_3713{left:680px;bottom:494px;letter-spacing:-0.18px;}
#t2j_3713{left:79px;bottom:470px;}
#t2k_3713{left:230px;bottom:470px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2l_3713{left:501px;bottom:470px;letter-spacing:-0.17px;}
#t2m_3713{left:680px;bottom:470px;letter-spacing:-0.14px;}

.s1_3713{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3713{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3713{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3713{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_3713{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_3713{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3713{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3713{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_3713{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.sa_3713{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.sb_3713{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3713" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3713Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3713" style="-webkit-user-select: none;"><object width="935" height="1210" data="3713/3713.svg" type="image/svg+xml" id="pdf3713" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3713" class="t s1_3713">Vol. 3B </span><span id="t2_3713" class="t s1_3713">20-5 </span>
<span id="t3_3713" class="t s2_3713">PERFORMANCE MONITORING </span>
<span id="t4_3713" class="t s3_3713">• </span><span id="t5_3713" class="t s4_3713">INT (APIC interrupt enable) flag (bit 20) — </span><span id="t6_3713" class="t s5_3713">When set, the logical processor generates an exception </span>
<span id="t7_3713" class="t s5_3713">through its local APIC on counter overflow. </span>
<span id="t8_3713" class="t s3_3713">• </span><span id="t9_3713" class="t s4_3713">EN (Enable Counters) Flag (bit 22) — </span><span id="ta_3713" class="t s5_3713">When set, performance counting is enabled in the corresponding </span>
<span id="tb_3713" class="t s5_3713">performance-monitoring counter; when clear, the corresponding counter is disabled. The event logic unit for a </span>
<span id="tc_3713" class="t s5_3713">UMASK must be disabled by setting IA32_PERFEVTSELx[bit 22] = 0, before writing to IA32_PMCx. </span>
<span id="td_3713" class="t s3_3713">• </span><span id="te_3713" class="t s4_3713">INV (invert) flag (bit 23) — </span><span id="tf_3713" class="t s5_3713">When set, inverts the counter-mask (CMASK) comparison, so that both greater </span>
<span id="tg_3713" class="t s5_3713">than or equal to and less than comparisons can be made (0: greater than or equal; 1: less than). Note if </span>
<span id="th_3713" class="t s5_3713">counter-mask is programmed to zero, INV flag is ignored. </span>
<span id="ti_3713" class="t s3_3713">• </span><span id="tj_3713" class="t s4_3713">Counter mask (CMASK) field (bits 24 through 31) — </span><span id="tk_3713" class="t s5_3713">When this field is not zero, a logical processor </span>
<span id="tl_3713" class="t s5_3713">compares this mask to the events count of the detected microarchitectural condition during a single cycle. If </span>
<span id="tm_3713" class="t s5_3713">the event count is greater than or equal to this mask, the counter is incremented by one. Otherwise the counter </span>
<span id="tn_3713" class="t s5_3713">is not incremented. </span>
<span id="to_3713" class="t s5_3713">This mask is intended for software to characterize microarchitectural conditions that can count multiple </span>
<span id="tp_3713" class="t s5_3713">occurrences per cycle (for example, two or more instructions retired per clock; or bus queue occupations). If </span>
<span id="tq_3713" class="t s5_3713">the counter-mask field is 0, then the counter is incremented each cycle by the event count associated with </span>
<span id="tr_3713" class="t s5_3713">multiple occurrences. </span>
<span id="ts_3713" class="t s6_3713">20.2.1.2 </span><span id="tt_3713" class="t s6_3713">Pre-defined Architectural Performance Events </span>
<span id="tu_3713" class="t s5_3713">Table 20-1 lists architecturally defined events. </span>
<span id="tv_3713" class="t s5_3713">A processor that supports architectural performance monitoring may not support all the predefined architectural </span>
<span id="tw_3713" class="t s5_3713">performance events (Table </span><span id="tx_3713" class="t s5_3713">20-1). The number of architectural events is reported through CPUID.0AH:EAX[31:24], </span>
<span id="ty_3713" class="t s5_3713">while non-zero bits in CPUID.0AH:EBX indicate any architectural events that are not available. </span>
<span id="tz_3713" class="t s5_3713">The behavior of each architectural performance event is expected to be consistent on all processors that support </span>
<span id="t10_3713" class="t s5_3713">that event. Minor variations between microarchitectures are noted below: </span>
<span id="t11_3713" class="t s3_3713">• </span><span id="t12_3713" class="t s4_3713">UnHalted Core Cycles </span><span id="t13_3713" class="t s4_3713">— </span><span id="t14_3713" class="t s5_3713">Event select 3CH, Umask 00H </span>
<span id="t15_3713" class="t s5_3713">This event counts core clock cycles when the clock signal on a specific core is running (not halted). The counter </span>
<span id="t16_3713" class="t s5_3713">does not advance in the following conditions: </span>
<span id="t17_3713" class="t s5_3713">— </span><span id="t18_3713" class="t s5_3713">An ACPI C-state other than C0 for normal operation. </span>
<span id="t19_3713" class="t s5_3713">— HLT. </span>
<span id="t1a_3713" class="t s5_3713">— </span><span id="t1b_3713" class="t s5_3713">STPCLK# pin asserted. </span>
<span id="t1c_3713" class="t s5_3713">— </span><span id="t1d_3713" class="t s5_3713">Being throttled by TM1. </span>
<span id="t1e_3713" class="t s5_3713">— </span><span id="t1f_3713" class="t s5_3713">During the frequency switching phase of a performance state transition (see Chapter 15, “Power and </span>
<span id="t1g_3713" class="t s5_3713">Thermal Management”). </span>
<span id="t1h_3713" class="t s7_3713">Table 20-1. </span><span id="t1i_3713" class="t s7_3713">UMask and Event Select Encodings for Pre-Defined Architectural Performance Events </span>
<span id="t1j_3713" class="t s8_3713">Bit Position </span>
<span id="t1k_3713" class="t s8_3713">CPUID.AH.EBX </span>
<span id="t1l_3713" class="t s8_3713">Event Name </span><span id="t1m_3713" class="t s8_3713">UMask </span><span id="t1n_3713" class="t s8_3713">Event Select </span>
<span id="t1o_3713" class="t s9_3713">0 </span><span id="t1p_3713" class="t s9_3713">UnHalted Core Cycles </span><span id="t1q_3713" class="t s9_3713">00H </span><span id="t1r_3713" class="t s9_3713">3CH </span>
<span id="t1s_3713" class="t s9_3713">1 </span><span id="t1t_3713" class="t s9_3713">Instruction Retired </span><span id="t1u_3713" class="t s9_3713">00H </span><span id="t1v_3713" class="t s9_3713">C0H </span>
<span id="t1w_3713" class="t s9_3713">2 </span><span id="t1x_3713" class="t s9_3713">UnHalted Reference Cycles </span>
<span id="t1y_3713" class="t sa_3713">1 </span>
<span id="t1z_3713" class="t sb_3713">NOTES: </span>
<span id="t20_3713" class="t s9_3713">1. Implementations prior to the 12th generation Intel® Core™ processor P-cores count at core crystal clock, TSC, or bus clock frequency. </span>
<span id="t21_3713" class="t s9_3713">01H </span><span id="t22_3713" class="t s9_3713">3CH </span>
<span id="t23_3713" class="t s9_3713">3 </span><span id="t24_3713" class="t s9_3713">LLC Reference </span><span id="t25_3713" class="t s9_3713">4FH </span><span id="t26_3713" class="t s9_3713">2EH </span>
<span id="t27_3713" class="t s9_3713">4 </span><span id="t28_3713" class="t s9_3713">LLC Misses </span><span id="t29_3713" class="t s9_3713">41H </span><span id="t2a_3713" class="t s9_3713">2EH </span>
<span id="t2b_3713" class="t s9_3713">5 </span><span id="t2c_3713" class="t s9_3713">Branch Instruction Retired </span><span id="t2d_3713" class="t s9_3713">00H </span><span id="t2e_3713" class="t s9_3713">C4H </span>
<span id="t2f_3713" class="t s9_3713">6 </span><span id="t2g_3713" class="t s9_3713">Branch Misses Retired </span><span id="t2h_3713" class="t s9_3713">00H </span><span id="t2i_3713" class="t s9_3713">C5H </span>
<span id="t2j_3713" class="t s9_3713">7 </span><span id="t2k_3713" class="t s9_3713">Topdown Slots </span><span id="t2l_3713" class="t s9_3713">01H </span><span id="t2m_3713" class="t s9_3713">A4H </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
