/*cacheå—æ›¿æ¢çš„é€‰æ‹©ã€‚ä½¿ç”¨éšæœºæ›¿æ¢ç®—æ³•ï¼š
    è‹¥å››è·¯ä¸­æœ‰ä¸€è·¯ï¼ˆæˆ–ä»¥ä¸Šï¼‰ä¸ºç©ºï¼Œåˆ™ç›´æ¥æ›¿æ¢ï¼?
    è‹¥å››è·¯å…¨æ»¡ï¼Œåˆ™éšæœºé?‰æ‹©ä¸?è·¯æ›¿æ¢ï¼›
    è¾“å‡ºä¸ºå››è·¯select_signalï¼Œä¸‰è·¯ä¸º0ï¼Œä¸€è·¯ä¸º1ã€?
*/
module Write_Select(
    input[3:0] valids,
    input clk,
    input rst,
    output[3:0] select_signals

);
    wire [3:0] choose;
    reg[1:0] rand_num;
    wire [3:0] rand_choose;

    assign choose[0] = ~valids[0];
    assign choose[1] = ~valids[1] & valids[0];
    assign choose[2] = ~valids[2] & valids[1] & valids[0];
    assign choose[3] = ~valids[3] & valids[2] & valids[1] & valids[0];


    always@(posedge clk or negedge rst) begin
        if(!rst)begin
            rand_num <= 0;
        end
        else begin
            rand_num <= (rand_num+1)%4;
        end
    end

    assign rand_choose[0] = (!rand_num[0]) & (!rand_num[1]);
    assign rand_choose[1] = (!rand_num[0]) & rand_num[1];
    assign rand_choose[2] = rand_num[0] & (!rand_num[1]);
    assign rand_choose[3] = rand_num[0] & rand_num[1];

    assign select_signals = (choose[0]|choose[1]|choose[2]|choose[3])?choose:rand_choose;

endmodule
