// Seed: 3382872132
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wor id_4;
  always $display(id_4, 1 + $display(1, id_4), id_1);
  module_2();
endmodule
module module_1;
  assign id_1 = 1;
  module_0(
      id_1, id_1, id_1
  );
endmodule
module module_2;
  if (1) tri1 id_1;
  else assign id_1 = 1;
  wire id_2, id_3;
  wor id_4;
  id_5(
      id_1, id_4
  );
  assign id_4 = 1'b0;
endmodule
