0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/Student/Will Arthur Jimmy CS m152b/Lab 2/Lab 2.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/Student/Will Arthur Jimmy CS m152b/Lab 2/Lab 2.srcs/sim_1/new/traffictestbench.v,1762369874,verilog,,,,traffictestbench,,,,,,,,
C:/Users/Student/Will Arthur Jimmy CS m152b/Lab 2/Lab 2.srcs/sources_1/new/main.v,1762368448,verilog,,C:/Users/Student/Will Arthur Jimmy CS m152b/Lab 2/Lab 2.srcs/sim_1/new/traffictestbench.v,,ClockDivider;Timer;TrafficController,,,,,,,,
