#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd0ea40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd0ebd0 .scope module, "tb" "tb" 3 71;
 .timescale -12 -12;
L_0xd00220 .functor NOT 1, L_0xd43970, C4<0>, C4<0>, C4<0>;
L_0xd00f20 .functor XOR 2, L_0xd434e0, L_0xd436c0, C4<00>, C4<00>;
L_0xd16560 .functor XOR 2, L_0xd00f20, L_0xd43800, C4<00>, C4<00>;
v0xd42430_0 .net *"_ivl_10", 1 0, L_0xd43800;  1 drivers
v0xd42530_0 .net *"_ivl_12", 1 0, L_0xd16560;  1 drivers
v0xd42610_0 .net *"_ivl_2", 1 0, L_0xd43420;  1 drivers
v0xd426d0_0 .net *"_ivl_4", 1 0, L_0xd434e0;  1 drivers
v0xd427b0_0 .net *"_ivl_6", 1 0, L_0xd436c0;  1 drivers
v0xd428e0_0 .net *"_ivl_8", 1 0, L_0xd00f20;  1 drivers
v0xd429c0_0 .net "a", 0 0, v0xd41550_0;  1 drivers
v0xd42a60_0 .net "b", 0 0, v0xd415f0_0;  1 drivers
v0xd42b00_0 .var "clk", 0 0;
v0xd42ba0_0 .net "q_dut", 0 0, v0xd41fc0_0;  1 drivers
v0xd42c40_0 .net "q_ref", 0 0, L_0xd008a0;  1 drivers
v0xd42ce0_0 .net "state_dut", 0 0, v0xd420b0_0;  1 drivers
v0xd42d80_0 .net "state_ref", 0 0, L_0xd00be0;  1 drivers
v0xd42e50_0 .var/2u "stats1", 223 0;
v0xd42ef0_0 .var/2u "strobe", 0 0;
v0xd42f90_0 .net "tb_match", 0 0, L_0xd43970;  1 drivers
v0xd43030_0 .net "tb_mismatch", 0 0, L_0xd00220;  1 drivers
v0xd430f0_0 .net "wavedrom_enable", 0 0, v0xd41760_0;  1 drivers
v0xd431c0_0 .net "wavedrom_title", 511 0, v0xd41800_0;  1 drivers
L_0xd43420 .concat [ 1 1 0 0], L_0xd00be0, L_0xd008a0;
L_0xd434e0 .concat [ 1 1 0 0], L_0xd00be0, L_0xd008a0;
L_0xd436c0 .concat [ 1 1 0 0], v0xd420b0_0, v0xd41fc0_0;
L_0xd43800 .concat [ 1 1 0 0], L_0xd00be0, L_0xd008a0;
L_0xd43970 .cmp/eeq 2, L_0xd43420, L_0xd16560;
S_0xd15820 .scope module, "good1" "reference_module" 3 116, 3 4 0, S_0xd0ebd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "state";
L_0xd00540 .functor XOR 1, v0xd41550_0, v0xd415f0_0, C4<0>, C4<0>;
L_0xd008a0 .functor XOR 1, L_0xd00540, v0xd00650_0, C4<0>, C4<0>;
L_0xd00be0 .functor BUFZ 1, v0xd00650_0, C4<0>, C4<0>, C4<0>;
v0xcffcb0_0 .net *"_ivl_0", 0 0, L_0xd00540;  1 drivers
v0xcffff0_0 .net "a", 0 0, v0xd41550_0;  alias, 1 drivers
v0xd00330_0 .net "b", 0 0, v0xd415f0_0;  alias, 1 drivers
v0xd00650_0 .var "c", 0 0;
v0xd009b0_0 .net "clk", 0 0, v0xd42b00_0;  1 drivers
v0xd00cf0_0 .net "q", 0 0, L_0xd008a0;  alias, 1 drivers
v0xd01030_0 .net "state", 0 0, L_0xd00be0;  alias, 1 drivers
E_0xd0cf60 .event posedge, v0xd009b0_0;
S_0xd40d60 .scope module, "stim1" "stimulus_gen" 3 111, 3 22 0, S_0xd0ebd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0xd41550_0 .var "a", 0 0;
v0xd415f0_0 .var "b", 0 0;
v0xd41690_0 .net "clk", 0 0, v0xd42b00_0;  alias, 1 drivers
v0xd41760_0 .var "wavedrom_enable", 0 0;
v0xd41800_0 .var "wavedrom_title", 511 0;
E_0xd0d680/0 .event negedge, v0xd009b0_0;
E_0xd0d680/1 .event posedge, v0xd009b0_0;
E_0xd0d680 .event/or E_0xd0d680/0, E_0xd0d680/1;
E_0xd0d8d0 .event negedge, v0xd009b0_0;
S_0xd41050 .scope task, "wavedrom_start" "wavedrom_start" 3 35, 3 35 0, S_0xd40d60;
 .timescale -12 -12;
v0xd41250_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xd41350 .scope task, "wavedrom_stop" "wavedrom_stop" 3 38, 3 38 0, S_0xd40d60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xd41970 .scope module, "top_module1" "top_module" 3 123, 4 1 0, S_0xd0ebd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "state";
v0xd41c30_0 .net "a", 0 0, v0xd41550_0;  alias, 1 drivers
v0xd41d20_0 .net "b", 0 0, v0xd415f0_0;  alias, 1 drivers
v0xd41e30_0 .net "clk", 0 0, v0xd42b00_0;  alias, 1 drivers
v0xd41f20_0 .var "current_state", 0 0;
v0xd41fc0_0 .var "q", 0 0;
v0xd420b0_0 .var "state", 0 0;
S_0xd42210 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 132, 3 132 0, S_0xd0ebd0;
 .timescale -12 -12;
E_0xcf79f0 .event anyedge, v0xd42ef0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd42ef0_0;
    %nor/r;
    %assign/vec4 v0xd42ef0_0, 0;
    %wait E_0xcf79f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd40d60;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd41550_0, 0;
    %wait E_0xd0d8d0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd415f0_0, 0;
    %assign/vec4 v0xd41550_0, 0;
    %wait E_0xd0d8d0;
    %pushi/vec4 3, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd0cf60;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd415f0_0, 0;
    %assign/vec4 v0xd41550_0, 0;
    %wait E_0xd0cf60;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd415f0_0, 0;
    %assign/vec4 v0xd41550_0, 0;
    %wait E_0xd0cf60;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd415f0_0, 0;
    %assign/vec4 v0xd41550_0, 0;
    %wait E_0xd0cf60;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd415f0_0, 0;
    %assign/vec4 v0xd41550_0, 0;
    %wait E_0xd0cf60;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd415f0_0, 0;
    %assign/vec4 v0xd41550_0, 0;
    %wait E_0xd0cf60;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd415f0_0, 0;
    %assign/vec4 v0xd41550_0, 0;
    %wait E_0xd0cf60;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd415f0_0, 0;
    %assign/vec4 v0xd41550_0, 0;
    %wait E_0xd0cf60;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd415f0_0, 0;
    %assign/vec4 v0xd41550_0, 0;
    %wait E_0xd0cf60;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd415f0_0, 0;
    %assign/vec4 v0xd41550_0, 0;
    %wait E_0xd0cf60;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd415f0_0, 0;
    %assign/vec4 v0xd41550_0, 0;
    %wait E_0xd0cf60;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd415f0_0, 0;
    %assign/vec4 v0xd41550_0, 0;
    %wait E_0xd0cf60;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xd415f0_0, 0;
    %assign/vec4 v0xd41550_0, 0;
    %wait E_0xd0d8d0;
    %fork TD_tb.stim1.wavedrom_stop, S_0xd41350;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd0d680;
    %vpi_func 3 65 "$urandom" 32 {0 0 0};
    %pad/u 5;
    %and/r;
    %assign/vec4 v0xd41550_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 66 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xd15820;
T_4 ;
    %wait E_0xd0cf60;
    %load/vec4 v0xcffff0_0;
    %load/vec4 v0xd00330_0;
    %and;
    %load/vec4 v0xcffff0_0;
    %load/vec4 v0xd00650_0;
    %and;
    %or;
    %load/vec4 v0xd00330_0;
    %load/vec4 v0xd00650_0;
    %and;
    %or;
    %assign/vec4 v0xd00650_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0xd41970;
T_5 ;
    %wait E_0xd0cf60;
    %load/vec4 v0xd41c30_0;
    %load/vec4 v0xd41d20_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0xd41f20_0;
    %assign/vec4 v0xd41f20_0, 0;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd41f20_0, 0;
    %jmp T_5.4;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd41f20_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0xd41f20_0;
    %inv;
    %assign/vec4 v0xd41f20_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xd41f20_0;
    %assign/vec4 v0xd41fc0_0, 0;
    %load/vec4 v0xd41f20_0;
    %assign/vec4 v0xd420b0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0xd0ebd0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd42b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd42ef0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xd0ebd0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xd42b00_0;
    %inv;
    %store/vec4 v0xd42b00_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xd0ebd0;
T_8 ;
    %vpi_call/w 3 103 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 104 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd41690_0, v0xd43030_0, v0xd42b00_0, v0xd429c0_0, v0xd42a60_0, v0xd42c40_0, v0xd42ba0_0, v0xd42d80_0, v0xd42ce0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xd0ebd0;
T_9 ;
    %load/vec4 v0xd42e50_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xd42e50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd42e50_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 141 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 142 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_9.1 ;
    %load/vec4 v0xd42e50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xd42e50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd42e50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 143 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 144 "$display", "Hint: Output '%s' has no mismatches.", "state" {0 0 0};
T_9.3 ;
    %load/vec4 v0xd42e50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd42e50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 146 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 147 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd42e50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd42e50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 148 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xd0ebd0;
T_10 ;
    %wait E_0xd0d680;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd42e50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd42e50_0, 4, 32;
    %load/vec4 v0xd42f90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xd42e50_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd42e50_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd42e50_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd42e50_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xd42c40_0;
    %load/vec4 v0xd42c40_0;
    %load/vec4 v0xd42ba0_0;
    %xor;
    %load/vec4 v0xd42c40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xd42e50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 163 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd42e50_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xd42e50_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd42e50_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xd42d80_0;
    %load/vec4 v0xd42d80_0;
    %load/vec4 v0xd42ce0_0;
    %xor;
    %load/vec4 v0xd42d80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xd42e50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 166 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd42e50_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xd42e50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd42e50_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit10/circuit10_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/circuit10/iter0/response2/top_module.sv";
