\hypertarget{union__hw__adc__rn}{}\section{\+\_\+hw\+\_\+adc\+\_\+rn Union Reference}
\label{union__hw__adc__rn}\index{\+\_\+hw\+\_\+adc\+\_\+rn@{\+\_\+hw\+\_\+adc\+\_\+rn}}


H\+W\+\_\+\+A\+D\+C\+\_\+\+Rn -\/ A\+DC Data Result Register (RO)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+adc.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__adc__rn_1_1__hw__adc__rn__bitfields}{\+\_\+hw\+\_\+adc\+\_\+rn\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__adc__rn_addf3924e98a5177b42ab7bc784d4e616}{}\label{union__hw__adc__rn_addf3924e98a5177b42ab7bc784d4e616}

\item 
struct \hyperlink{struct__hw__adc__rn_1_1__hw__adc__rn__bitfields}{\+\_\+hw\+\_\+adc\+\_\+rn\+::\+\_\+hw\+\_\+adc\+\_\+rn\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__adc__rn_a4dddda6be0978f469f673489f2143b22}{}\label{union__hw__adc__rn_a4dddda6be0978f469f673489f2143b22}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+A\+D\+C\+\_\+\+Rn -\/ A\+DC Data Result Register (RO) 

Reset value\+: 0x00000000U

The data result registers (Rn) contain the result of an A\+DC conversion of the channel selected by the corresponding status and channel control register (S\+C1A\+:S\+C1n). For every status and channel control register, there is a corresponding data result register. Unused bits in R n are cleared in unsigned right-\/aligned modes and carry the sign bit (M\+SB) in sign-\/extended 2\textquotesingle{}s complement modes. For example, when configured for 10-\/bit single-\/ended mode, D\mbox{[}15\+:10\mbox{]} are cleared. When configured for 11-\/bit differential mode, D\mbox{[}15\+:10\mbox{]} carry the sign bit, that is, bit 10 extended through bit 15. The following table describes the behavior of the data result registers in the different modes of operation. Data result register description Conversion mode D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Format 16-\/bit differential S D D D D D D D D D D D D D D D Signed 2\textquotesingle{}s complement 16-\/bit single-\/ended D D D D D D D D D D D D D D D D Unsigned right justified 13-\/bit differential S S S S D D D D D D D D D D D D Sign-\/extended 2\textquotesingle{}s complement 12-\/bit single-\/ended 0 0 0 0 D D D D D D D D D D D D Unsigned right-\/justified 11-\/bit differential S S S S S S D D D D D D D D D D Sign-\/extended 2\textquotesingle{}s complement 10-\/bit single-\/ended 0 0 0 0 0 0 D D D D D D D D D D Unsigned right-\/justified 9-\/bit differential S S S S S S S S D D D D D D D D Sign-\/extended 2\textquotesingle{}s complement 8-\/bit single-\/ended 0 0 0 0 0 0 0 0 D D D D D D D D Unsigned right-\/justified S\+: Sign bit or sign bit extension; D\+: Data, which is 2\textquotesingle{}s complement data if indicated 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+adc.\+h\end{DoxyCompactItemize}
