<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: kv_tlu_sizeup</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_kv_tlu_sizeup'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_kv_tlu_sizeup')">kv_tlu_sizeup</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.73</td>
<td class="s9 cl rt"><a href="mod612.html#Line" > 96.97</a></td>
<td class="s6 cl rt"><a href="mod612.html#Cond" > 66.67</a></td>
<td class="s8 cl rt"><a href="mod612.html#Toggle" > 85.63</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod612.html#Branch" > 89.66</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod612.html#inst_tag_31214"  onclick="showContent('inst_tag_31214')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lsu_brg.gen_sizeup.lsu_tlu_szup</a></td>
<td class="s8 cl rt"> 84.73</td>
<td class="s9 cl rt"><a href="mod612.html#Line" > 96.97</a></td>
<td class="s6 cl rt"><a href="mod612.html#Cond" > 66.67</a></td>
<td class="s8 cl rt"><a href="mod612.html#Toggle" > 85.63</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod612.html#Branch" > 89.66</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_kv_tlu_sizeup'>
<hr>
<a name="inst_tag_31214"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy55.html#tag_urg_inst_31214" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lsu_brg.gen_sizeup.lsu_tlu_szup</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.73</td>
<td class="s9 cl rt"><a href="mod612.html#Line" > 96.97</a></td>
<td class="s6 cl rt"><a href="mod612.html#Cond" > 66.67</a></td>
<td class="s8 cl rt"><a href="mod612.html#Toggle" > 85.63</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod612.html#Branch" > 89.66</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.89</td>
<td class="s9 cl rt"> 93.02</td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"> 87.62</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.93</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 85.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod3087.html#inst_tag_231756" >u_lsu_brg</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1398.html#inst_tag_77498" id="tag_urg_inst_77498">u_a_lane_onehot</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2743_7.html#inst_tag_205111" id="tag_urg_inst_205111">u_d_hit_last</a></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2743_7.html#inst_tag_205110" id="tag_urg_inst_205110">u_d_offset</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3480_1.html#inst_tag_258348" id="tag_urg_inst_258348">u_us_d_data</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1671.html#inst_tag_86550" id="tag_urg_inst_86550">u_zdb_a</a></td>
<td class="s6 cl rt"> 69.86</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s8 cl rt"> 82.78</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1671.html#inst_tag_86551" id="tag_urg_inst_86551">u_zdb_d</a></td>
<td class="s7 cl rt"> 71.46</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s8 cl rt"> 89.16</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_kv_tlu_sizeup'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod612.html" >kv_tlu_sizeup</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>33</td><td>32</td><td>96.97</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>28760</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>28769</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>28781</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>28794</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>28794</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>28800</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>28800</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>28887</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>28896</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>28903</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
28759                   always @(posedge clk or negedge resetn) begin
28760      1/1              if (!resetn) begin
28761      1/1                  ds_a_valid &lt;= 1'b0;
28762                       end
28763      1/1              else if (ds_a_valid_en) begin
28764      1/1                  ds_a_valid &lt;= ds_a_valid_nx;
28765                       end
                        MISSING_ELSE
28766                   end
28767                   
28768                   always @(posedge clk) begin
28769      1/1              if (ds_a_ctrl_en) begin
28770      1/1                  ds_a_opcode &lt;= a_opcode;
28771      1/1                  ds_a_param &lt;= a_param;
28772      1/1                  ds_a_user &lt;= a_user;
28773      1/1                  ds_a_size &lt;= a_size;
28774      1/1                  ds_a_address &lt;= a_address;
28775      1/1                  ds_a_source &lt;= a_source;
28776      1/1                  ds_a_corrupt &lt;= a_corrupt;
28777                       end
                        MISSING_ELSE
28778                   end
28779                   
28780                   always @(posedge clk or negedge resetn) begin
28781      1/1              if (!resetn) begin
28782      1/1                  fsm_a_offset &lt;= 5'd0;
28783                       end
28784      1/1              else if (fsm_a_offset_en) begin
28785      <font color = "red">0/1     ==>          fsm_a_offset &lt;= fsm_a_offset_nx;</font>
28786                       end
                        MISSING_ELSE
28787                   end
28788                   
28789                   generate
28790                       genvar i;
28791                       for (i = 0; i &lt; RATIO; i = i + 1) begin:gen_a
28792                           wire [US_DW / 8 - 1:0] a_mask_nx = ({(US_DW / 8){a_lane_sel[i]}} &amp; a_mask);
28793                           always @(posedge clk) begin
28794      1/1                      if (ds_a_data_en[i]) begin
28795      1/1                          ds_a_data[i * US_DW +:US_DW] &lt;= a_data;
28796                               end
                        MISSING_ELSE
***repeat 1
28794      1/1                      if (ds_a_data_en[i]) begin
28795      1/1                          ds_a_data[i * US_DW +:US_DW] &lt;= a_data;
28796                               end
                        MISSING_ELSE
28797                           end
28798                   
28799                           always @(posedge clk) begin
28800      1/1                      if (ds_a_mask_en[i]) begin
28801      1/1                          ds_a_mask[i * (US_DW / 8) +:(US_DW / 8)] &lt;= a_mask_nx;
28802                               end
                        MISSING_ELSE
***repeat 2
28800      1/1                      if (ds_a_mask_en[i]) begin
28801      1/1                          ds_a_mask[i * (US_DW / 8) +:(US_DW / 8)] &lt;= a_mask_nx;
28802                               end
                        MISSING_ELSE
28803                           end
28804                   
28805                       end
28806                   endgenerate
28807                   kv_bin2onehot #(
28808                       .N(RATIO)
28809                   ) u_a_lane_onehot (
28810                       .out(a_lane_onehot),
28811                       .in(a_lane)
28812                   );
28813                   assign a_offset = a_first_lane ? a_address[6:2] : fsm_a_offset[6:2];
28814                   assign a_offset_add_one = a_offset[6:2] + US_BEAT_SIZE;
28815                   assign a_lane = a_offset[DS_MSB:US_IDX];
28816                   assign a_all_lane = a_opcode_get &amp; (a_size &gt;= DS_SIZE);
28817                   assign a_lane_sel = a_lane_onehot | ({RATIO{a_opcode_get}} &amp; a_lane_sel_get);
28818                   assign a_single = (a_size &lt;= US_SIZE);
28819                   assign a_2beats = ((US_DW == 32) &amp; (DS_DW == 64) &amp; (a_size &gt;= 3'd3)) | ((US_DW == 32) &amp; (DS_DW == 128) &amp; (a_size == 3'd3)) | ((US_DW == 32) &amp; (DS_DW == 256) &amp; (a_size == 3'd3)) | ((US_DW == 64) &amp; (DS_DW == 128) &amp; (a_size &gt;= 3'd4)) | ((US_DW == 64) &amp; (DS_DW == 256) &amp; (a_size == 3'd4)) | ((US_DW == 128) &amp; (DS_DW == 256) &amp; (a_size &gt;= 3'd5));
28820                   assign a_4beats = ((US_DW == 32) &amp; (DS_DW == 128) &amp; (a_size &gt;= 3'd4)) | ((US_DW == 32) &amp; (DS_DW == 256) &amp; (a_size == 3'd4)) | ((US_DW == 64) &amp; (DS_DW == 256) &amp; (a_size &gt;= 3'd5));
28821                   assign a_8beats = ((US_DW == 32) &amp; (DS_DW == 256) &amp; (a_size &gt;= 3'd5));
28822                   assign fsm_a_offset_en = a_grant &amp; ~a_single &amp; a_opcode_put;
28823                   assign fsm_a_offset_nx = a_last_lane ? 5'd0 : a_offset_add_one;
28824                   assign a_last_lane = a_single | (a_2beats &amp; a_offset[US_IDX]) | (a_4beats &amp; (&amp;a_offset[US_IDX +:2])) | (a_8beats &amp; (&amp;a_offset[US_IDX +:3]));
28825                   generate
28826                       if ((US_DW == 32) &amp; (DS_DW == 64)) begin:gen_32_64
28827                           assign a_lane_sel_get = ({2{(a_size &gt;= 3'd3)}} &amp; 2'h3);
28828                       end
28829                       else if ((US_DW == 32) &amp; (DS_DW == 128)) begin:gen_32_128
28830                           assign a_lane_sel_get = ({4{(a_size == 3'd3) &amp;&amp; a_lane_onehot[0]}} &amp; 4'h3) | ({4{(a_size == 3'd3) &amp;&amp; a_lane_onehot[2]}} &amp; 4'hc) | ({4{(a_size &gt;= 3'd4)}} &amp; 4'hf);
28831                       end
28832                       else if ((US_DW == 32) &amp; (DS_DW == 256)) begin:gen_32_256
28833                           assign a_lane_sel_get = ({8{(a_size == 3'd3) &amp;&amp; a_lane_onehot[0]}} &amp; 8'h03) | ({8{(a_size == 3'd3) &amp;&amp; a_lane_onehot[2]}} &amp; 8'h0c) | ({8{(a_size == 3'd3) &amp;&amp; a_lane_onehot[4]}} &amp; 8'h30) | ({8{(a_size == 3'd3) &amp;&amp; a_lane_onehot[6]}} &amp; 8'hc0) | ({8{(a_size == 3'd4) &amp;&amp; a_lane_onehot[0]}} &amp; 8'h0f) | ({8{(a_size == 3'd4) &amp;&amp; a_lane_onehot[4]}} &amp; 8'hf0) | ({8{(a_size &gt;= 3'd5)}} &amp; 8'hff);
28834                       end
28835                       else if ((US_DW == 64) &amp; (DS_DW == 128)) begin:gen_64_128
28836                           assign a_lane_sel_get = ({2{(a_size &gt;= 3'd4)}} &amp; 2'h3);
28837                       end
28838                       else if ((US_DW == 64) &amp; (DS_DW == 256)) begin:gen_64_256
28839                           assign a_lane_sel_get = ({4{(a_size == 3'd4) &amp;&amp; a_lane_onehot[0]}} &amp; 4'h3) | ({4{(a_size == 3'd4) &amp;&amp; a_lane_onehot[2]}} &amp; 4'hc) | ({4{(a_size &gt;= 3'd5)}} &amp; 4'hf);
28840                       end
28841                       else if ((US_DW == 128) &amp; (DS_DW == 256)) begin:gen_128_256
28842                           assign a_lane_sel_get = ({2{(a_size &gt;= 3'd5)}} &amp; 2'h3);
28843                       end
28844                   endgenerate
28845                   assign a_first_lane = ~|fsm_a_offset;
28846                   assign ds_a_mask_en = ({RATIO{a_grant &amp; a_first_lane}}) | ({RATIO{a_grant &amp; a_opcode_put}} &amp; a_lane_onehot);
28847                   assign ds_a_data_en = {RATIO{a_grant &amp; a_opcode_put}} &amp; a_lane_onehot;
28848                   assign ds_a_valid_en = ds_a_valid_set | ds_a_valid_clr;
28849                   assign ds_a_valid_nx = ds_a_valid_set | (ds_a_valid &amp; ~ds_a_valid_clr);
28850                   assign ds_a_valid_clr = ds_a_valid &amp; ds_a_ready;
28851                   assign ds_a_valid_set = (a_grant &amp; a_opcode_put &amp; a_last_lane) | (a_grant &amp; a_opcode_get);
28852                   assign ds_a_ctrl_en = ds_a_valid_set;
28853                   assign a_ready = (~ds_a_valid | ds_a_ready) &amp; ~a_hit;
28854                   generate
28855                       if (OST_GET_NUM &gt; 1) begin:gen_free_ptr
28856                           kv_ffs #(
28857                               .WIDTH(OST_GET_NUM)
28858                           ) u_free_ptr (
28859                               .out(free_ptr),
28860                               .in(ent_invalid)
28861                           );
28862                       end
28863                       else begin:gen_free_ptr_stub
28864                           assign free_ptr = ent_invalid[0];
28865                       end
28866                   endgenerate
28867                   generate
28868                       genvar j;
28869                       for (j = 0; j &lt; OST_GET_NUM; j = j + 1) begin:gen_ent
28870                           reg valid;
28871                           wire valid_set;
28872                           wire valid_clr;
28873                           wire valid_en;
28874                           wire valid_nx;
28875                           reg [OW - 1:0] source;
28876                           reg [2:0] size;
28877                           wire us_d_hit;
28878                           wire last;
28879                           wire last_lane;
28880                           reg [6:2] offset;
28881                           wire [6:2] offset_nx;
28882                           wire offset_en;
28883                           wire [6:2] offset_add_one = offset + US_BEAT_SIZE;
28884                           wire [6:2] offset_masked;
28885                           wire us_d_grant_hit = us_d_grant &amp; us_d_hit;
28886                           always @(posedge clk or negedge resetn) begin
28887      1/1                      if (!resetn) begin
28888      1/1                          valid &lt;= 1'b0;
28889                               end
28890      1/1                      else if (valid_en) begin
28891      1/1                          valid &lt;= valid_nx;
28892                               end
                        MISSING_ELSE
28893                           end
28894                   
28895                           always @(posedge clk) begin
28896      1/1                      if (valid_set) begin
28897      1/1                          size &lt;= a_size;
28898      1/1                          source &lt;= a_source;
28899                               end
                        MISSING_ELSE
28900                           end
28901                   
28902                           always @(posedge clk) begin
28903      1/1                      if (offset_en) begin
28904      1/1                          offset &lt;= offset_nx;
28905                               end
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod612.html" >kv_tlu_sizeup</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       28813
 EXPRESSION (a_first_lane ? a_address[6:2] : fsm_a_offset[6:2])
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       28823
 EXPRESSION (a_last_lane ? 5'b0 : a_offset_add_one)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       28913
 EXPRESSION (gen_ent[0].valid_set ? a_address[6:2] : gen_ent[0].offset_add_one)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod612.html" >kv_tlu_sizeup</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">46</td>
<td class="rt">19</td>
<td class="rt">41.30 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">696</td>
<td class="rt">596</td>
<td class="rt">85.63 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">348</td>
<td class="rt">298</td>
<td class="rt">85.63 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">348</td>
<td class="rt">298</td>
<td class="rt">85.63 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">46</td>
<td class="rt">19</td>
<td class="rt">41.30 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">696</td>
<td class="rt">596</td>
<td class="rt">85.63 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">348</td>
<td class="rt">298</td>
<td class="rt">85.63 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">348</td>
<td class="rt">298</td>
<td class="rt">85.63 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>us_a_opcode[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>us_a_opcode[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>us_a_opcode[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>us_a_param[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>us_a_user[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>us_a_user[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>us_a_user[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>us_a_user[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>us_a_size[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>us_a_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>us_a_address[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>us_a_address[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>us_a_address[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>us_a_address[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>us_a_address[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>us_a_address[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>us_a_address[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>us_a_source</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>us_a_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>us_a_mask[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>us_a_corrupt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>us_a_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>us_a_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>us_d_opcode[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>us_d_param[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>us_d_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>us_d_user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>us_d_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>us_d_source</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>us_d_sink[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>us_d_sink[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>us_d_denied</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>us_d_corrupt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>us_d_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>us_d_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_a_opcode[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_a_opcode[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_a_opcode[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_a_param[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_a_user[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_a_user[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_a_user[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_a_user[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_a_user[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_a_size[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_a_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_a_address[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_a_address[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_a_address[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_a_address[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_a_address[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_a_address[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_a_address[30:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_a_address[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_a_data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_a_mask[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_a_source</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_a_corrupt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_a_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_a_ready</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_d_opcode[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ds_d_param[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_d_user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_d_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ds_d_data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ds_d_source</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ds_d_sink[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ds_d_sink[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_d_denied</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_d_corrupt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_d_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ds_d_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod612.html" >kv_tlu_sizeup</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">28813</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">28823</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">28913</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">28760</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">28769</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">28781</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">28794</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">28800</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">28794</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">28800</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">28887</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">28896</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">28903</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28813      assign a_offset = a_first_lane ? a_address[6:2] : fsm_a_offset[6:2];
                                          <font color = "red">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28823      assign fsm_a_offset_nx = a_last_lane ? 5'd0 : a_offset_add_one;
                                                <font color = "red">-1-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28913              assign offset_nx = valid_set ? a_address[6:2] : offset_add_one;
                                                <font color = "green">-1-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28760          if (!resetn) begin
               <font color = "green">-1-</font>  
28761              ds_a_valid <= 1'b0;
           <font color = "green">        ==></font>
28762          end
28763          else if (ds_a_valid_en) begin
                    <font color = "green">-2-</font>  
28764              ds_a_valid <= ds_a_valid_nx;
           <font color = "green">        ==></font>
28765          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28769          if (ds_a_ctrl_en) begin
               <font color = "green">-1-</font>  
28770              ds_a_opcode <= a_opcode;
           <font color = "green">        ==></font>
28771              ds_a_param <= a_param;
28772              ds_a_user <= a_user;
28773              ds_a_size <= a_size;
28774              ds_a_address <= a_address;
28775              ds_a_source <= a_source;
28776              ds_a_corrupt <= a_corrupt;
28777          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28781          if (!resetn) begin
               <font color = "green">-1-</font>  
28782              fsm_a_offset <= 5'd0;
           <font color = "green">        ==></font>
28783          end
28784          else if (fsm_a_offset_en) begin
                    <font color = "red">-2-</font>  
28785              fsm_a_offset <= fsm_a_offset_nx;
           <font color = "red">        ==></font>
28786          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28794                  if (ds_a_data_en[i]) begin
                       <font color = "green">-1-</font>  
28795                      ds_a_data[i * US_DW +:US_DW] <= a_data;
           <font color = "green">                ==></font>
28796                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28800                  if (ds_a_mask_en[i]) begin
                       <font color = "green">-1-</font>  
28801                      ds_a_mask[i * (US_DW / 8) +:(US_DW / 8)] <= a_mask_nx;
           <font color = "green">                ==></font>
28802                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28794                  if (ds_a_data_en[i]) begin
                       <font color = "green">-1-</font>  
28795                      ds_a_data[i * US_DW +:US_DW] <= a_data;
           <font color = "green">                ==></font>
28796                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28800                  if (ds_a_mask_en[i]) begin
                       <font color = "green">-1-</font>  
28801                      ds_a_mask[i * (US_DW / 8) +:(US_DW / 8)] <= a_mask_nx;
           <font color = "green">                ==></font>
28802                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28887                  if (!resetn) begin
                       <font color = "green">-1-</font>  
28888                      valid <= 1'b0;
           <font color = "green">                ==></font>
28889                  end
28890                  else if (valid_en) begin
                            <font color = "green">-2-</font>  
28891                      valid <= valid_nx;
           <font color = "green">                ==></font>
28892                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28896                  if (valid_set) begin
                       <font color = "green">-1-</font>  
28897                      size <= a_size;
           <font color = "green">                ==></font>
28898                      source <= a_source;
28899                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28903                  if (offset_en) begin
                       <font color = "green">-1-</font>  
28904                      offset <= offset_nx;
           <font color = "green">                ==></font>
28905                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_31214">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_kv_tlu_sizeup">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
