{"sha": "08a5aaa2e3b0384f72b118ec42d6fb64d22ca891", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MDhhNWFhYTJlM2IwMzg0ZjcyYjExOGVjNDJkNmZiNjRkMjJjYTg5MQ==", "commit": {"author": {"name": "Adrian Straetling", "email": "straetling@de.ibm.com", "date": "2005-12-14T16:11:14Z"}, "committer": {"name": "Ulrich Weigand", "email": "uweigand@gcc.gnu.org", "date": "2005-12-14T16:11:14Z"}, "message": "s390.md (\"*tstdi_extimm\", [...]): Merge.\n\n2005-12-14  Adrian Straetling  <straetling@de.ibm.com>\n\n\t* config/s390/s390.md (\"*tstdi_extimm\", \"*tstsi_extimm\"): Merge.\n\t(\"*tstdi_cconly_extimm\", \"*tstsi_cconly_extimm\"): Merge.\n\t(\"*tstdi_cconly2\", \"*tstsi_cconly2\"): Merge.\n\tMove other tst* patterns to retain partial order.\n\nFrom-SVN: r108517", "tree": {"sha": "9492d238108627924872c2c6f044744d83f2bc92", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/9492d238108627924872c2c6f044744d83f2bc92"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/08a5aaa2e3b0384f72b118ec42d6fb64d22ca891", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/08a5aaa2e3b0384f72b118ec42d6fb64d22ca891", "html_url": "https://github.com/Rust-GCC/gccrs/commit/08a5aaa2e3b0384f72b118ec42d6fb64d22ca891", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/08a5aaa2e3b0384f72b118ec42d6fb64d22ca891/comments", "author": null, "committer": null, "parents": [{"sha": "1b48c8cc6aa67c74548b9710eb3bed80c073f870", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1b48c8cc6aa67c74548b9710eb3bed80c073f870", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1b48c8cc6aa67c74548b9710eb3bed80c073f870"}], "stats": {"total": 104, "additions": 43, "deletions": 61}, "files": [{"sha": "a86c2a27f8a05cdf8163f61b4477a555ac78a609", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/08a5aaa2e3b0384f72b118ec42d6fb64d22ca891/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/08a5aaa2e3b0384f72b118ec42d6fb64d22ca891/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=08a5aaa2e3b0384f72b118ec42d6fb64d22ca891", "patch": "@@ -1,3 +1,10 @@\n+2005-12-14  Adrian Straetling  <straetling@de.ibm.com>\n+\n+\t* config/s390/s390.md (\"*tstdi_extimm\", \"*tstsi_extimm\"): Merge.\n+\t(\"*tstdi_cconly_extimm\", \"*tstsi_cconly_extimm\"): Merge.\n+\t(\"*tstdi_cconly2\", \"*tstsi_cconly2\"): Merge.\n+\tMove other tst* patterns to retain partial order.\n+\n 2005-12-14  Adrian Straetling  <straetling@de.ibm.com>\n \n \t* config/s390/s390.md (\"d0\", \"1\"): New mode attributes."}, {"sha": "d4e515c50e83922955e19f7102a77eeb9812660d", "filename": "gcc/config/s390/s390.md", "status": "modified", "additions": 36, "deletions": 61, "changes": 97, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/08a5aaa2e3b0384f72b118ec42d6fb64d22ca891/gcc%2Fconfig%2Fs390%2Fs390.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/08a5aaa2e3b0384f72b118ec42d6fb64d22ca891/gcc%2Fconfig%2Fs390%2Fs390.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fs390%2Fs390.md?ref=08a5aaa2e3b0384f72b118ec42d6fb64d22ca891", "patch": "@@ -430,7 +430,11 @@\n   [(set_attr \"op_type\" \"RI\")])\n \n \n+;\n ; Load-and-Test instructions\n+;\n+\n+; tst(di|si) intruction pattern(s).\n \n (define_insn \"*tstdi_sign\"\n   [(set (reg CC_REGNUM)\n@@ -443,28 +447,28 @@\n   \"ltgfr\\t%2,%0\"\n   [(set_attr \"op_type\" \"RRE\")])\n \n-(define_insn \"*tstdi_extimm\"\n+(define_insn \"*tst<mode>_extimm\"\n   [(set (reg CC_REGNUM)\n-        (compare (match_operand:DI 0 \"nonimmediate_operand\" \"d,m\")\n-                 (match_operand:DI 1 \"const0_operand\" \"\")))\n-   (set (match_operand:DI 2 \"register_operand\" \"=d,d\")\n+        (compare (match_operand:GPR 0 \"nonimmediate_operand\" \"d,m\")\n+                 (match_operand:GPR 1 \"const0_operand\" \"\")))\n+   (set (match_operand:GPR 2 \"register_operand\" \"=d,d\")\n         (match_dup 0))]\n-  \"s390_match_ccmode(insn, CCSmode) && TARGET_64BIT && TARGET_EXTIMM\"\n+  \"s390_match_ccmode(insn, CCSmode) && TARGET_EXTIMM\"\n   \"@\n-   ltgr\\t%2,%0\n-   ltg\\t%2,%0\"\n-  [(set_attr \"op_type\" \"RRE,RXY\")])\n+   lt<g>r\\t%2,%0\n+   lt<g>\\t%2,%0\"\n+  [(set_attr \"op_type\" \"RR<E>,RXY\")])\n \n-(define_insn \"*tstdi_cconly_extimm\"\n+(define_insn \"*tst<mode>_cconly_extimm\"\n   [(set (reg CC_REGNUM)\n-        (compare (match_operand:DI 0 \"nonimmediate_operand\" \"d,m\")\n-                 (match_operand:DI 1 \"const0_operand\" \"\")))\n-   (clobber (match_scratch:DI 2 \"=X,d\"))]\n-  \"s390_match_ccmode(insn, CCSmode) && TARGET_64BIT && TARGET_EXTIMM\"\n+        (compare (match_operand:GPR 0 \"nonimmediate_operand\" \"d,m\")\n+                 (match_operand:GPR 1 \"const0_operand\" \"\")))\n+   (clobber (match_scratch:GPR 2 \"=X,d\"))]\n+  \"s390_match_ccmode(insn, CCSmode) && TARGET_EXTIMM\"\n   \"@\n-   ltgr\\t%0,%0\n-   ltg\\t%2,%0\"\n-  [(set_attr \"op_type\" \"RRE,RXY\")])\n+   lt<g>r\\t%0,%0\n+   lt<g>\\t%2,%0\"\n+  [(set_attr \"op_type\" \"RR<E>,RXY\")])\n \n (define_insn \"*tstdi\"\n   [(set (reg CC_REGNUM)\n@@ -476,46 +480,6 @@\n   \"ltgr\\t%2,%0\"\n   [(set_attr \"op_type\" \"RRE\")])\n \n-(define_insn \"*tstdi_cconly\"\n-  [(set (reg CC_REGNUM)\n-        (compare (match_operand:DI 0 \"register_operand\" \"d\")\n-                 (match_operand:DI 1 \"const0_operand\" \"\")))]\n-  \"s390_match_ccmode(insn, CCSmode) && TARGET_64BIT\"\n-  \"ltgr\\t%0,%0\"\n-  [(set_attr \"op_type\" \"RRE\")])\n-\n-(define_insn \"*tstdi_cconly_31\"\n-  [(set (reg CC_REGNUM)\n-        (compare (match_operand:DI 0 \"register_operand\" \"d\")\n-                 (match_operand:DI 1 \"const0_operand\" \"\")))]\n-  \"s390_match_ccmode(insn, CCSmode) && !TARGET_64BIT\"\n-  \"srda\\t%0,0\"\n-  [(set_attr \"op_type\" \"RS\")\n-   (set_attr \"atype\"   \"reg\")])\n-\n-(define_insn \"*tstsi_extimm\"\n-  [(set (reg CC_REGNUM)\n-        (compare (match_operand:SI 0 \"nonimmediate_operand\" \"d,m\")\n-                 (match_operand:SI 1 \"const0_operand\" \"\")))\n-   (set (match_operand:SI 2 \"register_operand\" \"=d,d\")\n-        (match_dup 0))]\n-  \"s390_match_ccmode(insn, CCSmode) && TARGET_EXTIMM\"\n-  \"@\n-   ltr\\t%2,%0\n-   lt\\t%2,%0\"\n-  [(set_attr \"op_type\" \"RR,RXY\")])\n-\n-(define_insn \"*tstsi_cconly_extimm\"\n-  [(set (reg CC_REGNUM)\n-        (compare (match_operand:SI 0 \"nonimmediate_operand\" \"d,m\")\n-                 (match_operand:SI 1 \"const0_operand\" \"\")))\n-   (clobber (match_scratch:SI 2 \"=X,d\"))]\n-  \"s390_match_ccmode(insn, CCSmode) && TARGET_EXTIMM\"\n-  \"@\n-   ltr\\t%0,%0\n-   lt\\t%2,%0\"\n-  [(set_attr \"op_type\" \"RR,RXY\")])\n-\n (define_insn \"*tstsi\"\n   [(set (reg CC_REGNUM)\n         (compare (match_operand:SI 0 \"nonimmediate_operand\" \"d,Q,S\")\n@@ -541,13 +505,24 @@\n    icmy\\t%2,15,%S0\"\n   [(set_attr \"op_type\" \"RR,RS,RSY\")])\n \n-(define_insn \"*tstsi_cconly2\"\n+(define_insn \"*tstdi_cconly_31\"\n+  [(set (reg CC_REGNUM)\n+        (compare (match_operand:DI 0 \"register_operand\" \"d\")\n+                 (match_operand:DI 1 \"const0_operand\" \"\")))]\n+  \"s390_match_ccmode(insn, CCSmode) && !TARGET_64BIT\"\n+  \"srda\\t%0,0\"\n+  [(set_attr \"op_type\" \"RS\")\n+   (set_attr \"atype\"   \"reg\")])\n+\n+(define_insn \"*tst<mode>_cconly2\"\n   [(set (reg CC_REGNUM)\n-        (compare (match_operand:SI 0 \"register_operand\" \"d\")\n-                 (match_operand:SI 1 \"const0_operand\" \"\")))]\n+        (compare (match_operand:GPR 0 \"register_operand\" \"d\")\n+                 (match_operand:GPR 1 \"const0_operand\" \"\")))]\n   \"s390_match_ccmode(insn, CCSmode)\"\n-  \"ltr\\t%0,%0\"\n-  [(set_attr \"op_type\" \"RR\")])\n+  \"lt<g>r\\t%0,%0\"\n+  [(set_attr \"op_type\" \"RR<E>\")])\n+\n+; tst(hi|qi) intruction pattern(s).\n \n (define_insn \"*tst<mode>CCT\"\n   [(set (reg CC_REGNUM)"}]}