
---------- Begin Simulation Statistics ----------
final_tick                               270776195855000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  49715                       # Simulator instruction rate (inst/s)
host_mem_usage                                 804644                       # Number of bytes of host memory used
host_op_rate                                    83022                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   201.15                       # Real time elapsed on the host
host_tick_rate                               44324482                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16699646                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008916                       # Number of seconds simulated
sim_ticks                                  8915801250                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           7                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           9                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  40                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        12     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     27.78%     94.44% # Class of executed instruction
system.cpu.op_class::MemWrite                       1      5.56%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       153354                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        311557                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1223969                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           32                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        60611                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1254889                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       939961                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1223969                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       284008                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1326190                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           35576                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        12667                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6142662                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4083227                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        60678                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1012410                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1373611                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      2188024                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16699628                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     17493601                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.954614                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.318943                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     14009901     80.09%     80.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       947877      5.42%     85.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       118403      0.68%     86.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       191121      1.09%     87.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       480277      2.75%     90.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       253508      1.45%     91.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        68275      0.39%     91.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        50628      0.29%     92.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1373611      7.85%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     17493601                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            9250008                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18108                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           9386149                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2651089                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        28068      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7077496     42.38%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           15      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           77      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       834706      5.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1472440      8.82%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            6      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        40222      0.24%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1392117      8.34%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        20118      0.12%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1492478      8.94%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1432276      8.58%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       789848      4.73%     87.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       194915      1.17%     88.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1861241     11.15%     99.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        63605      0.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16699628                       # Class of committed instruction
system.switch_cpus.commit.refs                2909609                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16699628                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.783158                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.783158                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      13958784                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       19622713                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1013707                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1897027                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          60858                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        872590                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3018433                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 10969                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              287579                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   601                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1326190                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1491272                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              16201890                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         12443                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               12389206                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           63                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1635                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          121716                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.074373                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1538521                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       975537                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.694790                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     17802967                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.166437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.585058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         14271247     80.16%     80.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           311660      1.75%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           187110      1.05%     82.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           215851      1.21%     84.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           327786      1.84%     86.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           277008      1.56%     87.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           430593      2.42%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           100824      0.57%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1680888      9.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     17802967                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16022085                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          9303254                       # number of floating regfile writes
system.switch_cpus.idleCycles                   28615                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        67738                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1087777                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.016335                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3331877                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             287569                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7280487                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3070616                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         4770                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       324160                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     18885527                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3044308                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       109989                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18122866                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          80153                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        702520                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          60858                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        830259                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        19915                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        37977                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          259                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          198                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           34                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       419505                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        65638                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          198                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        19905                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        47833                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          23632481                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              17897876                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.589942                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13941800                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.003718                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               17923247                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         15388394                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         7187823                       # number of integer regfile writes
system.switch_cpus.ipc                       0.560803                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.560803                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        35649      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       7991992     43.83%     44.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           30      0.00%     44.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            94      0.00%     44.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       899076      4.93%     48.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     48.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     48.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     48.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     48.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     48.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     48.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     48.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     48.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     48.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1537299      8.43%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           14      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        41302      0.23%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1395090      7.65%     65.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        20119      0.11%     65.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1499136      8.22%     73.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1436221      7.88%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1075510      5.90%     87.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       228143      1.25%     88.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      2009091     11.02%     99.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        64095      0.35%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       18232861                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9746797                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     19311332                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      9416038                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     10140158                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              308337                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016911                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           99254     32.19%     32.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     32.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     32.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     32.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     32.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     32.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     32.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     32.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     32.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     32.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     32.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     32.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     32.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          53279     17.28%     49.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     49.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     49.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     49.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     49.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     49.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     49.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     49.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     49.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     49.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        71509     23.19%     72.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        19530      6.33%     79.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         4057      1.32%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     80.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          20570      6.67%     86.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          4268      1.38%     88.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        35815     11.62%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           55      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        8758752                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     35298880                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      8481838                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     10931330                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           18885527                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          18232861                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2185767                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        33192                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      3283286                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17802967                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.024147                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.886219                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     12177931     68.40%     68.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1441790      8.10%     76.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1070690      6.01%     82.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       875703      4.92%     87.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       774800      4.35%     91.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       522830      2.94%     94.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       448768      2.52%     97.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       307016      1.72%     98.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       183439      1.03%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17802967                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.022504                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1491525                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   288                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        41869                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        16062                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3070616                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       324160                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         5595909                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 17831582                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        11189821                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19126939                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1506806                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1367793                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         388425                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        131772                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      46944522                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       19337613                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22282896                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2359610                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         651915                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          60858                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2824884                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3155799                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     16839945                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     17008497                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4542536                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             35007642                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38085386                       # The number of ROB writes
system.switch_cpus.timesIdled                     354                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       183583                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       144070                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       368479                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         144070                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 270776195855000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             149178                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        12576                       # Transaction distribution
system.membus.trans_dist::CleanEvict           140778                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9024                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9024                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        149179                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       469759                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       469759                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 469759                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10929792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     10929792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10929792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            158203                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  158203    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              158203                       # Request fanout histogram
system.membus.reqLayer2.occupancy           396285500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          844925500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8915801250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270776195855000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 270776195855000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 270776195855000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            172552                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        49319                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          171                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          301083                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12343                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12343                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           459                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       172094                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       552285                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                553374                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        40320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     14155456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               14195776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          166990                       # Total snoops (count)
system.tol2bus.snoopTraffic                    804864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           351886                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.409422                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.491728                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 207816     59.06%     59.06% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 144070     40.94%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             351886                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          221151000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         276649500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            685500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 270776195855000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           18                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        26675                       # number of demand (read+write) hits
system.l2.demand_hits::total                    26693                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           18                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        26675                       # number of overall hits
system.l2.overall_hits::total                   26693                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          439                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       157759                       # number of demand (read+write) misses
system.l2.demand_misses::total                 158203                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          439                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       157759                       # number of overall misses
system.l2.overall_misses::total                158203                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     39617500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  12821066500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12860684000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     39617500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  12821066500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12860684000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          457                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       184434                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               184896                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          457                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       184434                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              184896                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.960613                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.855368                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.855632                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.960613                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.855368                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.855632                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 90244.874715                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81269.952903                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81292.289021                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 90244.874715                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81269.952903                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81292.289021                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               12576                       # number of writebacks
system.l2.writebacks::total                     12576                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          439                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       157759                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            158198                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          439                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       157759                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           158198                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     35227500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  11243486500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11278714000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     35227500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  11243486500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11278714000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.960613                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.855368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.855605                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.960613                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.855368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.855605                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 80244.874715                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71270.016291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71294.921554                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 80244.874715                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71270.016291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71294.921554                       # average overall mshr miss latency
system.l2.replacements                         166990                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        36743                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36743                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        36743                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36743                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          171                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              171                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          171                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          171                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       130435                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        130435                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         3319                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3319                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         9023                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9024                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    712077000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     712077000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        12342                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12343                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.731081                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.731103                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78917.987366                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78909.242021                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         9023                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9023                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    621847000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    621847000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.731081                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.731022                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68917.987366                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68917.987366                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          439                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              441                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     39617500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39617500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            459                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.960613                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.960784                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 90244.874715                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89835.600907                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          439                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          439                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     35227500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35227500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.960613                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.956427                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 80244.874715                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80244.874715                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        23356                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             23356                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       148736                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          148738                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  12108989500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  12108989500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       172092                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        172094                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.864282                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.864283                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81412.633794                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81411.539082                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       148736                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       148736                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  10621639500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10621639500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.864282                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.864272                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71412.701027                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71412.701027                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 270776195855000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4046.810994                       # Cycle average of tags in use
system.l2.tags.total_refs                      181839                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    166990                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.088921                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              270767280054500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     423.054445                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.027405                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         2.055627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     4.321163                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3617.352354                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.103285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000502                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.883143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987991                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          187                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          362                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          506                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3041                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3118918                       # Number of tag accesses
system.l2.tags.data_accesses                  3118918                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 270776195855000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        28096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     10096576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10124992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        28096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         28224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       804864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          804864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          439                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       157759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              158203                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        12576                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              12576                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             14357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             21535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3151259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1132436190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1135623341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        14357                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3151259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3165616                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       90273883                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             90273883                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       90273883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            14357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            21535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3151259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1132436190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1225897224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     12567.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    157568.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001274404750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          772                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          772                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              322525                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              11795                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      158198                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      12576                       # Number of write requests accepted
system.mem_ctrls.readBursts                    158198                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    12576                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    191                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     9                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              629                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1796619250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  790035000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4759250500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11370.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30120.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   123623                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8961                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.31                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                158198                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                12576                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   95799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        37965                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    287.503543                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   165.939518                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   320.693290                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        16383     43.15%     43.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8052     21.21%     64.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3454      9.10%     73.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2336      6.15%     79.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1223      3.22%     82.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1135      2.99%     85.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          713      1.88%     87.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          593      1.56%     89.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4076     10.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        37965                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          772                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     203.661917                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.250308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    552.360670                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           636     82.38%     82.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           64      8.29%     90.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           35      4.53%     95.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            7      0.91%     96.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.13%     96.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            3      0.39%     96.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.13%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            2      0.26%     97.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            5      0.65%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            3      0.39%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            3      0.39%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.13%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            5      0.65%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            3      0.39%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.13%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           772                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.250000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.232268                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.801061                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              690     89.38%     89.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               16      2.07%     91.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               33      4.27%     95.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               26      3.37%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.52%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.13%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           772                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10112448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  802880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10124672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               804864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1134.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        90.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1135.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     90.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8915680500                       # Total gap between requests
system.mem_ctrls.avgGap                      52207.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        28096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     10084352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       802880                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3151259.119868783280                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1131065141.228893995285                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 90051356.853653490543                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          439                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       157759                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        12576                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     17122000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4742128500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 209190885250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     39002.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30059.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16634135.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            126070980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             67008315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           535371480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           29853180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     703762800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3895266000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        143177760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5500510515                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        616.939562                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    336970000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    297700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8281121000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            145020540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             77068860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           592798500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           35631720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     703762800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3720774180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        290355840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5565412440                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        624.218989                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    716598250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    297700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7901492750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8915791000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270776195855000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1490644                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1490651                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1490644                       # number of overall hits
system.cpu.icache.overall_hits::total         1490651                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          628                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            630                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          628                       # number of overall misses
system.cpu.icache.overall_misses::total           630                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     51533000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     51533000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     51533000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     51533000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1491272                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1491281                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1491272                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1491281                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000421                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000422                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000421                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000422                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 82058.917197                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81798.412698                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 82058.917197                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81798.412698                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          126                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          126                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          171                       # number of writebacks
system.cpu.icache.writebacks::total               171                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          171                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          171                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          171                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          171                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          457                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          457                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          457                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          457                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     40499000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40499000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     40499000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40499000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000306                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000306                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000306                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000306                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 88619.256018                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88619.256018                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 88619.256018                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88619.256018                       # average overall mshr miss latency
system.cpu.icache.replacements                    171                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1490644                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1490651                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          628                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           630                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     51533000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     51533000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1491272                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1491281                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000421                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000422                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 82058.917197                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81798.412698                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          171                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          171                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          457                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          457                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     40499000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40499000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000306                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000306                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 88619.256018                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88619.256018                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270776195855000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008520                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              303325                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               171                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1773.830409                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000038                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008482                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          288                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          276                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2983021                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2983021                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270776195855000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270776195855000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270776195855000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270776195855000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270776195855000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270776195855000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270776195855000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2461594                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2461597                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2461594                       # number of overall hits
system.cpu.dcache.overall_hits::total         2461597                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       770125                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         770128                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       770125                       # number of overall misses
system.cpu.dcache.overall_misses::total        770128                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  51822548917                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  51822548917                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  51822548917                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  51822548917                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3231719                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3231725                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3231719                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3231725                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.238302                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.238302                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.238302                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.238302                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 67291.087703                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67290.825573                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67291.087703                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67290.825573                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       709654                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             21148                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.556554                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        36743                       # number of writebacks
system.cpu.dcache.writebacks::total             36743                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       585689                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       585689                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       585689                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       585689                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       184436                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       184436                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       184436                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       184436                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  13395557417                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13395557417                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  13395557417                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13395557417                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.057071                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.057070                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.057071                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.057070                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 72629.841338                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72629.841338                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 72629.841338                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72629.841338                       # average overall mshr miss latency
system.cpu.dcache.replacements                 183412                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2215463                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2215466                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       757732                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        757734                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  51041997500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  51041997500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2973195                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2973200                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.254854                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.254855                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 67361.544055                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67361.366258                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       585636                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       585636                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       172096                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       172096                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  12629915000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12629915000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.057883                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.057882                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 73388.777194                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73388.777194                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       246131                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         246131                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        12393                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12394                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    780551417                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    780551417                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       258524                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       258525                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.047938                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047941                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 62983.249980                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62978.168227                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           53                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           53                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        12340                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12340                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    765642417                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    765642417                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.047733                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047732                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 62045.576742                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62045.576742                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270776195855000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.033596                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2566668                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            183412                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.994003                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.033593                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000033                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000033                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          203                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          818                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6647886                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6647886                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               270802665252000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  65985                       # Simulator instruction rate (inst/s)
host_mem_usage                                 815236                       # Number of bytes of host memory used
host_op_rate                                   110525                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   606.20                       # Real time elapsed on the host
host_tick_rate                               43664587                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000007                       # Number of instructions simulated
sim_ops                                      67000057                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.026469                       # Number of seconds simulated
sim_ticks                                 26469397000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       468415                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        936995                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3772912                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       195718                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      3881965                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2895071                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3772912                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       877841                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4116420                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          115955                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        46273                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          18575561                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         12704606                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       195755                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3060063                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4184167                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           45                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      7284247                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999997                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50300411                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     51792352                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.971194                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.343410                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     41407608     79.95%     79.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2722041      5.26%     85.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       432850      0.84%     86.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       634471      1.23%     87.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1304887      2.52%     89.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       698630      1.35%     91.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       230663      0.45%     91.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       177035      0.34%     91.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4184167      8.08%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     51792352                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           27065671                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        65144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          29074553                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8047941                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        85714      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     21742509     43.23%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          160      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          211      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2629773      5.23%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           18      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      4195732      8.34%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         1110      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       124907      0.25%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult           12      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            8      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      4072781      8.10%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        52369      0.10%     65.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4213474      8.38%     73.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         8328      0.02%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4134332      8.22%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2529110      5.03%     87.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       702923      1.40%     88.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5518831     10.97%     99.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       288109      0.57%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50300411                       # Class of committed instruction
system.switch_cpus.commit.refs                9038973                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999997                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50300411                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.764627                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.764627                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      40756905                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       60023671                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3306602                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6070811                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         199124                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2483541                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9246393                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 35339                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1176883                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1851                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4116420                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4783922                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              47657962                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         41846                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37770800                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           39                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          292                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          398248                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.077758                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4959525                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3011026                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.713481                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     52816983                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.206143                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.614548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         41995393     79.51%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           868615      1.64%     81.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           602865      1.14%     82.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           676312      1.28%     83.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           984436      1.86%     85.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           959311      1.82%     87.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1330189      2.52%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           312790      0.59%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5087072      9.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     52816983                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          46291106                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         27197806                       # number of floating regfile writes
system.switch_cpus.idleCycles                  121811                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       218448                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3318731                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.043355                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10579287                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1176827                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        21782593                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9427693                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          165                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        19350                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1303586                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57637681                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9402460                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       353812                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      55233950                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         233438                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1819855                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         199124                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2190066                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        70055                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       123454                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          720                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          652                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          180                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1379752                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       312556                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          652                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        65383                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       153065                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          70472147                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              54443366                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.594627                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          41904653                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.028421                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               54553995                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         48579884                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        22646143                       # number of integer regfile writes
system.switch_cpus.ipc                       0.566692                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.566692                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       142420      0.26%      0.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24855707     44.71%     44.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          214      0.00%     44.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           355      0.00%     44.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2829861      5.09%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           18      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4384774      7.89%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         1136      0.00%     57.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       127928      0.23%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult           12      0.00%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            8      0.00%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      4085930      7.35%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        52377      0.09%     65.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4234434      7.62%     73.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         8486      0.02%     73.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4149048      7.46%     80.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3483464      6.27%     86.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       840880      1.51%     88.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6039719     10.87%     99.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       350992      0.63%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       55587763                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        28755350                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     56913247                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     27699766                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     30023827                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1002057                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018027                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          294928     29.43%     29.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     29.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     29.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     29.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     29.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     29.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     29.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     29.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     29.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     29.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         168384     16.80%     46.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     46.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             12      0.00%     46.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          1919      0.19%     46.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     46.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     46.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     46.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     46.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     46.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     46.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       227812     22.73%     69.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        63648      6.35%     75.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            1      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult        11832      1.18%     76.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          79771      7.96%     84.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         22331      2.23%     86.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       127373     12.71%     99.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         4046      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       27692050                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    108196977                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     26743600                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     34951740                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57637201                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          55587763                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          480                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      7337258                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       115659                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          435                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     10322109                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     52816983                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.052460                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.917559                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     35844515     67.87%     67.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4323792      8.19%     76.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3164753      5.99%     82.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2621030      4.96%     87.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2324675      4.40%     91.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1630483      3.09%     94.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1357027      2.57%     97.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       927566      1.76%     98.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       623142      1.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     52816983                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.050038                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4783967                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    71                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       157554                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        69819                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9427693                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1303586                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        17561101                       # number of misc regfile reads
system.switch_cpus.numCycles                 52938794                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        32938211                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      57617731                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4229693                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4329003                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1311639                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        378324                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     142876054                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       59086606                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     68069139                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7365435                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1646989                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         199124                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7983763                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         10451394                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     48695031                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     53754563                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         1447                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           78                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13014163                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           81                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            105156703                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116195408                       # The number of ROB writes
system.switch_cpus.timesIdled                    1900                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       572650                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       431036                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1145467                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         431037                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  26469397000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             446293                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        36928                       # Transaction distribution
system.membus.trans_dist::CleanEvict           431486                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22289                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22289                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        446292                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1405577                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1405577                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1405577                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     32352640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     32352640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                32352640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            468581                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  468581    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              468581                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1191384500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2505299000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  26469397000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26469397000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  26469397000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  26469397000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            538861                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       170232                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2854                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          904816                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            33957                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           33957                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3022                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       535838                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8898                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1709387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1718285                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       376064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     44998400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               45374464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          505252                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2363392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1078069                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.399826                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.489865                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 647030     60.02%     60.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 431038     39.98%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1078069                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          708891500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         854694499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4535495                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  26469397000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1287                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       102949                       # number of demand (read+write) hits
system.l2.demand_hits::total                   104236                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1287                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       102949                       # number of overall hits
system.l2.overall_hits::total                  104236                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1735                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       466846                       # number of demand (read+write) misses
system.l2.demand_misses::total                 468581                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1735                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       466846                       # number of overall misses
system.l2.overall_misses::total                468581                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    149103000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  38225318000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      38374421000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    149103000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  38225318000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     38374421000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3022                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       569795                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               572817                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3022                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       569795                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              572817                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.574123                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.819323                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.818029                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.574123                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.819323                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.818029                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85938.328530                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81879.930427                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81894.957329                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85938.328530                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81879.930427                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81894.957329                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               36928                       # number of writebacks
system.l2.writebacks::total                     36928                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1735                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       466846                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            468581                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1735                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       466846                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           468581                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    131753000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  33556848000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  33688601000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    131753000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  33556848000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  33688601000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.574123                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.819323                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.818029                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.574123                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.819323                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.818029                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75938.328530                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71879.909006                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71894.935988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75938.328530                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71879.909006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71894.935988                       # average overall mshr miss latency
system.l2.replacements                         505252                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       133304                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           133304                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       133304                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       133304                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2854                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2854                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2854                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2854                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       394199                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        394199                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        11668                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11668                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        22289                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               22289                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1787034500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1787034500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        33957                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             33957                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.656389                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.656389                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80175.624748                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80175.624748                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        22289                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          22289                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1564144500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1564144500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.656389                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.656389                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70175.624748                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70175.624748                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1287                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1287                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1735                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1735                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    149103000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    149103000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3022                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3022                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.574123                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.574123                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85938.328530                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85938.328530                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1735                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1735                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    131753000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    131753000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.574123                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.574123                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75938.328530                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75938.328530                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        91281                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             91281                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       444557                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          444557                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  36438283500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  36438283500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       535838                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        535838                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.829648                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.829648                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81965.380142                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81965.380142                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       444557                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       444557                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  31992703500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  31992703500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.829648                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.829648                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71965.357648                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71965.357648                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  26469397000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      807471                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    509348                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.585303                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     615.626135                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.289893                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    11.183513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3467.900459                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.150299                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002730                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.846655                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          202                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          350                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          469                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1896                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1179                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9668972                       # Number of tag accesses
system.l2.tags.data_accesses                  9668972                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26469397000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       111040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     29878144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29989184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       111040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        111040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2363392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2363392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       466846                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              468581                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        36928                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              36928                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4195033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1128780682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1132975715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4195033                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4195033                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       89287716                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             89287716                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       89287716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4195033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1128780682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1222263431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     36867.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1735.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    466296.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001175294500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2268                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2268                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              952282                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              34642                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      468581                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      36928                       # Number of write requests accepted
system.mem_ctrls.readBursts                    468581                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    36928                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    550                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    61                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             30158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             30090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             30684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             31099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             31382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             30543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             30447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            26633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            27256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            27406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1991                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5588021750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2340155000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14363603000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11939.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30689.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   360414                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23948                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                468581                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                36928                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  277886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  149469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   32345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       120527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    268.088246                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.507253                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   301.623955                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        53084     44.04%     44.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        26459     21.95%     66.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11408      9.47%     75.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7867      6.53%     81.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4042      3.35%     85.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3393      2.82%     88.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2052      1.70%     89.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1635      1.36%     91.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10587      8.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       120527                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2268                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     206.127425                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     61.651275                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    472.792371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1783     78.62%     78.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          243     10.71%     89.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          135      5.95%     95.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           20      0.88%     96.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            6      0.26%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           13      0.57%     97.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            4      0.18%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           14      0.62%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           10      0.44%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            7      0.31%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           16      0.71%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            6      0.26%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            3      0.13%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            3      0.13%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.04%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            3      0.13%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2268                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2268                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.252205                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.235625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.770468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2012     88.71%     88.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               43      1.90%     90.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              139      6.13%     96.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               53      2.34%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.71%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.09%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2268                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29953984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   35200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2359040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29989184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2363392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1131.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        89.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1132.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     89.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   26469376000                       # Total gap between requests
system.mem_ctrls.avgGap                      52361.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       111040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     29842944                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2359040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4195033.230262102559                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1127450844.460113763809                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 89123299.635424271226                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1735                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       466846                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        36928                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     60285500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  14303317500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 651991148500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34746.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30638.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17655739.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            409093440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            217430730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1608099360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           92331360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2089161360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11627396940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        372756480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16416269670                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.198098                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    866180500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    883740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  24719476500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            451483620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            239969235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1733641980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          100077840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2089161360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11153673360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        771681600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        16539688995                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        624.860815                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1897637750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    883740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23688019250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    35385188000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270802665252000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6270885                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6270892                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6270885                       # number of overall hits
system.cpu.icache.overall_hits::total         6270892                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4309                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4311                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4309                       # number of overall misses
system.cpu.icache.overall_misses::total          4311                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    260018000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    260018000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    260018000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    260018000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6275194                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6275203                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6275194                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6275203                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000687                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000687                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000687                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000687                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 60343.003017                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60315.008119                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 60343.003017                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60315.008119                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          785                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    71.363636                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3025                       # number of writebacks
system.cpu.icache.writebacks::total              3025                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          830                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          830                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          830                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          830                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3479                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3479                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3479                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3479                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    207740500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    207740500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    207740500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    207740500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000554                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000554                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000554                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000554                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 59712.704800                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59712.704800                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 59712.704800                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59712.704800                       # average overall mshr miss latency
system.cpu.icache.replacements                   3025                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6270885                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6270892                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4309                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4311                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    260018000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    260018000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6275194                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6275203                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000687                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000687                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 60343.003017                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60315.008119                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          830                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          830                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3479                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3479                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    207740500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    207740500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000554                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000554                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 59712.704800                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59712.704800                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270802665252000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.048050                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6274373                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3481                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1802.462798                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000106                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.047943                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000094                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000094                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          129                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          326                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12553887                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12553887                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270802665252000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270802665252000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270802665252000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270802665252000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270802665252000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270802665252000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270802665252000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10243523                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10243526                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10259593                       # number of overall hits
system.cpu.dcache.overall_hits::total        10259596                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3058328                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3058331                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3058666                       # number of overall misses
system.cpu.dcache.overall_misses::total       3058669                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 204612144421                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 204612144421                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 204612144421                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 204612144421                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13301851                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13301857                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13318259                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13318265                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.229917                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.229918                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.229660                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.229660                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 66903.270160                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66903.204532                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 66895.876968                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66895.811355                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3079055                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          235                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             95618                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.201625                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    78.333333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       170047                       # number of writebacks
system.cpu.dcache.writebacks::total            170047                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2304255                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2304255                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2304255                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2304255                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       754073                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       754073                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       754229                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       754229                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  53618492426                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  53618492426                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  53627079426                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  53627079426                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.056689                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.056689                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.056631                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.056631                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 71105.174732                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71105.174732                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 71101.852920                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71101.852920                       # average overall mshr miss latency
system.cpu.dcache.replacements                 753208                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9040481                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9040484                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3011776                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3011778                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 201826252500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 201826252500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12052257                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12052262                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.249893                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.249893                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 67012.371604                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67012.327104                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2303994                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2303994                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       707782                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       707782                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  50891280000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  50891280000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.058726                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.058726                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 71902.478447                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71902.478447                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1203042                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1203042                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        46552                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        46553                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2785891921                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2785891921                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1249594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1249595                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.037254                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037254                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 59844.731075                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59843.445557                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          261                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          261                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        46291                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        46291                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2727212426                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2727212426                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.037045                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037045                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 58914.528224                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58914.528224                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        16070                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         16070                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data          338                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          338                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        16408                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16408                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.020600                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.020600                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data          156                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          156                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      8587000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      8587000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.009508                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009508                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 55044.871795                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 55044.871795                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270802665252000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.133682                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11013828                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            754232                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.602706                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.133680                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000131                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000131                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          209                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          812                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27390762                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27390762                       # Number of data accesses

---------- End Simulation Statistics   ----------
