$date
	Sat Feb 28 12:21:33 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$scope module stim1 $end
$var wire 1 ! clk $end
$upscope $end
$upscope $end
$scope module tb $end
$var wire 1 " tb_mismatch $end
$upscope $end
$scope module tb $end
$var reg 1 ! clk $end
$upscope $end
$scope module tb $end
$var wire 8 # d [7:0] $end
$upscope $end
$scope module tb $end
$var wire 8 $ q_ref [7:0] $end
$upscope $end
$scope module tb $end
$var wire 8 % q_dut [7:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
bx $
bx #
0"
0!
$end
#5
b100100 #
1!
#10
b10000001 #
0!
#15
0"
b10000001 %
b10000001 $
b1001 #
1!
#20
b1100011 #
0!
#25
0"
b1100011 $
b1100011 %
b1101 #
1!
#30
b10001101 #
0!
#35
0"
b10001101 %
b10001101 $
b1100101 #
1!
#40
b10010 #
0!
#45
0"
b10010 $
b10010 %
b1 #
1!
#50
b1101 #
0!
#55
0"
b1101 %
b1101 $
b1110110 #
1!
#60
b111101 #
0!
#65
0"
b111101 $
b111101 %
b11101101 #
1!
#70
b10001100 #
0!
#75
0"
b10001100 %
b10001100 $
b11111001 #
1!
#80
b11000110 #
0!
#85
0"
b11000110 $
b11000110 %
b11000101 #
1!
#90
b10101010 #
0!
#95
0"
b10101010 %
b10101010 $
b11100101 #
1!
#100
b1110111 #
0!
#105
0"
b1110111 $
b1110111 %
b10010 #
1!
#110
b10001111 #
0!
#115
0"
b10001111 %
b10001111 $
b11110010 #
1!
#120
b11001110 #
0!
#125
0"
b11001110 $
b11001110 %
b11101000 #
1!
#130
b11000101 #
0!
#135
0"
b11000101 %
b11000101 $
b1011100 #
1!
#140
b10111101 #
0!
#145
0"
b10111101 $
b10111101 %
b101101 #
1!
#150
b1100101 #
0!
#155
0"
b1100101 %
b1100101 $
b1100011 #
1!
#160
b1010 #
0!
#165
0"
b1010 $
b1010 %
b10000000 #
1!
#170
b100000 #
0!
#175
0"
b100000 %
b100000 $
b10101010 #
1!
#180
b10011101 #
0!
#185
0"
b10011101 $
b10011101 %
b10010110 #
1!
#190
b10011 #
0!
#195
0"
b10011 %
b10011 $
b1101 #
1!
#200
b1010011 #
0!
#205
0"
b1010011 $
b1010011 %
b1101011 #
1!
#206
