{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622376059952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622376059984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 30 21:00:59 2021 " "Processing started: Sun May 30 21:00:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622376059984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622376059984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622376059984 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622376061227 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622376061227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file digital_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_clock " "Found entity 1: digital_clock" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622376078147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622376078147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "date.v 0 0 " "Found 0 design units, including 0 entities, in source file date.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622376078163 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_date.v(74) " "Verilog HDL warning at watch_date.v(74): extended using \"x\" or \"z\"" {  } { { "watch_date.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_date.v" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622376078179 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_date.v(83) " "Verilog HDL warning at watch_date.v(83): extended using \"x\" or \"z\"" {  } { { "watch_date.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_date.v" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622376078180 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_date.v(92) " "Verilog HDL warning at watch_date.v(92): extended using \"x\" or \"z\"" {  } { { "watch_date.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_date.v" 92 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622376078181 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_date.v(101) " "Verilog HDL warning at watch_date.v(101): extended using \"x\" or \"z\"" {  } { { "watch_date.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_date.v" 101 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622376078181 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_date.v(110) " "Verilog HDL warning at watch_date.v(110): extended using \"x\" or \"z\"" {  } { { "watch_date.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_date.v" 110 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622376078181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watch_date.v 1 1 " "Found 1 design units, including 1 entities, in source file watch_date.v" { { "Info" "ISGN_ENTITY_NAME" "1 watch_date " "Found entity 1: watch_date" {  } { { "watch_date.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_date.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622376078184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622376078184 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rstn digital_clock.v(28) " "Verilog HDL Implicit Net warning at digital_clock.v(28): created implicit net for \"rstn\"" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622376078185 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "en_1hz digital_clock.v(33) " "Verilog HDL Implicit Net warning at digital_clock.v(33): created implicit net for \"en_1hz\"" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622376078185 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "en_day digital_clock.v(44) " "Verilog HDL Implicit Net warning at digital_clock.v(44): created implicit net for \"en_day\"" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622376078185 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_clock " "Elaborating entity \"digital_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622376078291 ""}
{ "Warning" "WSGN_SEARCH_FILE" "en_clk.v 1 1 " "Using design file en_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 en_clk " "Found entity 1: en_clk" {  } { { "en_clk.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/en_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622376078362 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622376078362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_clk en_clk:U0 " "Elaborating entity \"en_clk\" for hierarchy \"en_clk:U0\"" {  } { { "digital_clock.v" "U0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622376078364 ""}
{ "Warning" "WSGN_SEARCH_FILE" "watch.v 1 1 " "Using design file watch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 watch " "Found entity 1: watch" {  } { { "watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622376078400 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622376078400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "watch watch:TIME0 " "Elaborating entity \"watch\" for hierarchy \"watch:TIME0\"" {  } { { "digital_clock.v" "TIME0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622376078402 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 watch.v(35) " "Verilog HDL assignment warning at watch.v(35): truncated value with size 32 to match size of target (4)" {  } { { "watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622376078404 "|digital_clock|watch:TIME"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 watch.v(52) " "Verilog HDL assignment warning at watch.v(52): truncated value with size 32 to match size of target (3)" {  } { { "watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622376078404 "|digital_clock|watch:TIME"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 watch.v(69) " "Verilog HDL assignment warning at watch.v(69): truncated value with size 32 to match size of target (4)" {  } { { "watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622376078404 "|digital_clock|watch:TIME"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 watch.v(86) " "Verilog HDL assignment warning at watch.v(86): truncated value with size 32 to match size of target (3)" {  } { { "watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622376078404 "|digital_clock|watch:TIME"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 watch.v(108) " "Verilog HDL assignment warning at watch.v(108): truncated value with size 32 to match size of target (4)" {  } { { "watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622376078404 "|digital_clock|watch:TIME"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 watch.v(124) " "Verilog HDL assignment warning at watch.v(124): truncated value with size 32 to match size of target (2)" {  } { { "watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622376078404 "|digital_clock|watch:TIME"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "watch_date watch_date:TIME1 " "Elaborating entity \"watch_date\" for hierarchy \"watch_date:TIME1\"" {  } { { "digital_clock.v" "TIME1" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622376078407 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "bin_time watch_date.v(17) " "Verilog HDL warning at watch_date.v(17): the port and data declarations for array port \"bin_time\" do not specify the same range for each dimension" {  } { { "watch_date.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_date.v" 17 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1622376078408 "|digital_clock|watch_date:TIME1"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "bin_time watch_date.v(27) " "HDL warning at watch_date.v(27): see declaration for object \"bin_time\"" {  } { { "watch_date.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_date.v" 27 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622376078408 "|digital_clock|watch_date:TIME1"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "watch_date.v(64) " "Verilog HDL Case Statement warning at watch_date.v(64): can't check case statement for completeness because the case expression has too many possible states" {  } { { "watch_date.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_date.v" 64 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1622376078409 "|digital_clock|watch_date:TIME1"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "watch_date.v(101) " "Verilog HDL Casex/Casez warning at watch_date.v(101): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "watch_date.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_date.v" 101 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1622376078409 "|digital_clock|watch_date:TIME1"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "watch_date.v(110) " "Verilog HDL Casex/Casez warning at watch_date.v(110): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "watch_date.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_date.v" 110 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1622376078409 "|digital_clock|watch_date:TIME1"}
{ "Warning" "WSGN_SEARCH_FILE" "en_clk_lcd.v 1 1 " "Using design file en_clk_lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 en_clk_lcd " "Found entity 1: en_clk_lcd" {  } { { "en_clk_lcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/en_clk_lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622376078476 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622376078476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_clk_lcd en_clk_lcd:LCLK " "Elaborating entity \"en_clk_lcd\" for hierarchy \"en_clk_lcd:LCLK\"" {  } { { "digital_clock.v" "LCLK" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622376078479 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_display_list.v 1 1 " "Using design file lcd_display_list.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_list " "Found entity 1: lcd_display_list" {  } { { "lcd_display_list.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/lcd_display_list.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622376078545 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622376078545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_list lcd_display_list:STL " "Elaborating entity \"lcd_display_list\" for hierarchy \"lcd_display_list:STL\"" {  } { { "digital_clock.v" "STL" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622376078549 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer_clk.v 1 1 " "Using design file debouncer_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer_clk " "Found entity 1: debouncer_clk" {  } { { "debouncer_clk.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/debouncer_clk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622376078614 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622376078614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_clk lcd_display_list:STL\|debouncer_clk:SW0 " "Elaborating entity \"debouncer_clk\" for hierarchy \"lcd_display_list:STL\|debouncer_clk:SW0\"" {  } { { "lcd_display_list.v" "SW0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/lcd_display_list.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622376078618 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_div.v 1 1 " "Using design file clk_div.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622376078689 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622376078689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div lcd_display_list:STL\|debouncer_clk:SW0\|clk_div:U0 " "Elaborating entity \"clk_div\" for hierarchy \"lcd_display_list:STL\|debouncer_clk:SW0\|clk_div:U0\"" {  } { { "debouncer_clk.v" "U0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/debouncer_clk.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622376078692 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_ff.v 1 1 " "Using design file d_ff.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622376078749 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622376078749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff lcd_display_list:STL\|debouncer_clk:SW0\|d_ff:U1 " "Elaborating entity \"d_ff\" for hierarchy \"lcd_display_list:STL\|debouncer_clk:SW0\|d_ff:U1\"" {  } { { "debouncer_clk.v" "U1" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/debouncer_clk.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622376078751 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "state STATE lcd_driver.v(34) " "Verilog HDL Declaration information at lcd_driver.v(34): object \"state\" differs only in case from object \"STATE\" in the same scope" {  } { { "lcd_driver.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/lcd_driver.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622376078824 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_driver.v 1 1 " "Using design file lcd_driver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "lcd_driver.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/lcd_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622376078827 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622376078827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver lcd_driver:DRV " "Elaborating entity \"lcd_driver\" for hierarchy \"lcd_driver:DRV\"" {  } { { "digital_clock.v" "DRV" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622376078830 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "STATE lcd_driver.v(201) " "Verilog HDL or VHDL warning at lcd_driver.v(201): object \"STATE\" assigned a value but never read" {  } { { "lcd_driver.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/lcd_driver.v" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622376078832 "|digital_clock|lcd_driver:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 lcd_driver.v(48) " "Verilog HDL assignment warning at lcd_driver.v(48): truncated value with size 32 to match size of target (22)" {  } { { "lcd_driver.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/lcd_driver.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622376078832 "|digital_clock|lcd_driver:comb_4"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "en_day TIME1 " "Port \"en_day\" does not exist in macrofunction \"TIME1\"" {  } { { "digital_clock.v" "TIME1" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 58 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622376078871 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1622376078885 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/output_files/digital_clock.map.smsg " "Generated suppressed messages file C:/Users/cube_/OneDrive/Github/Verilog_watch_second/output_files/digital_clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622376078932 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 26 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622376079007 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 30 21:01:19 2021 " "Processing ended: Sun May 30 21:01:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622376079007 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622376079007 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622376079007 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622376079007 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 26 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 26 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622376079694 ""}
