# Enable internal termination resistor on LVDS 125MHz ref_clk
set_property DIFF_TERM TRUE [get_ports ref_clk_clk_p]
set_property DIFF_TERM TRUE [get_ports ref_clk_clk_n]

# Define I/O standards
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_0_mdio_io]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ref_clk_fsel[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_1_mdio_io]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_0_mdc]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_0]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ref_clk_oe[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_1_mdc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_2_mdio_io]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[3]}]
set_property IOSTANDARD LVDS_25 [get_ports ref_clk_clk_p]
set_property IOSTANDARD LVDS_25 [get_ports ref_clk_clk_n]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_txc]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_txc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_1]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_txc]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_2_mdc]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_2]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_txc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_3_mdc]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_3_mdio_io]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_3]

set_property PACKAGE_PIN U17 [get_ports {rgmii_port_1_rd[0]}]
set_property PACKAGE_PIN V17 [get_ports mdio_io_port_0_mdio_io]
set_property PACKAGE_PIN Y21 [get_ports {rgmii_port_1_rd[2]}]
set_property PACKAGE_PIN T22 [get_ports {ref_clk_fsel[0]}]
set_property PACKAGE_PIN U22 [get_ports mdio_io_port_1_mdio_io]
set_property PACKAGE_PIN AA9 [get_ports rgmii_port_3_rxc]
set_property PACKAGE_PIN AA8 [get_ports rgmii_port_3_rx_ctl]
set_property PACKAGE_PIN AB2 [get_ports {rgmii_port_3_rd[1]}]
set_property PACKAGE_PIN AB1 [get_ports {rgmii_port_3_rd[3]}]
set_property PACKAGE_PIN W16 [get_ports rgmii_port_1_rxc]
set_property PACKAGE_PIN Y16 [get_ports rgmii_port_1_rx_ctl]
set_property PACKAGE_PIN AB19 [get_ports mdio_io_port_0_mdc]
set_property PACKAGE_PIN AB20 [get_ports reset_port_0]
set_property PACKAGE_PIN U15 [get_ports {rgmii_port_1_rd[1]}]
set_property PACKAGE_PIN U16 [get_ports {rgmii_port_1_rd[3]}]
set_property PACKAGE_PIN V22 [get_ports {ref_clk_oe[0]}]
set_property PACKAGE_PIN W22 [get_ports mdio_io_port_1_mdc]
set_property PACKAGE_PIN AA7 [get_ports rgmii_port_2_rxc]
set_property PACKAGE_PIN V12 [get_ports {rgmii_port_2_rd[2]}]
set_property PACKAGE_PIN W12 [get_ports {rgmii_port_2_rd[3]}]
set_property PACKAGE_PIN U12 [get_ports {rgmii_port_3_rd[0]}]
set_property PACKAGE_PIN U11 [get_ports {rgmii_port_3_rd[2]}]
set_property PACKAGE_PIN Y19 [get_ports rgmii_port_0_rxc]
set_property PACKAGE_PIN AA19 [get_ports rgmii_port_0_rx_ctl]
set_property PACKAGE_PIN AA16 [get_ports {rgmii_port_0_rd[2]}]
set_property PACKAGE_PIN AB16 [get_ports {rgmii_port_0_rd[3]}]
set_property PACKAGE_PIN AA17 [get_ports {rgmii_port_0_td[1]}]
set_property PACKAGE_PIN AB17 [get_ports {rgmii_port_0_td[2]}]
set_property PACKAGE_PIN Y15 [get_ports {rgmii_port_1_td[0]}]
set_property PACKAGE_PIN AB14 [get_ports {rgmii_port_1_td[2]}]
set_property PACKAGE_PIN AB15 [get_ports {rgmii_port_1_td[3]}]
set_property PACKAGE_PIN T4 [get_ports rgmii_port_2_rx_ctl]
set_property PACKAGE_PIN U4 [get_ports {rgmii_port_2_rd[0]}]
set_property PACKAGE_PIN U10 [get_ports {rgmii_port_2_td[1]}]
set_property PACKAGE_PIN U9 [get_ports {rgmii_port_2_td[2]}]
set_property PACKAGE_PIN AA12 [get_ports rgmii_port_2_tx_ctl]
set_property PACKAGE_PIN AB12 [get_ports mdio_io_port_2_mdio_io]
set_property PACKAGE_PIN AB11 [get_ports {rgmii_port_3_td[0]}]
set_property PACKAGE_PIN AB10 [get_ports {rgmii_port_3_td[2]}]
set_property PACKAGE_PIN AB9 [get_ports {rgmii_port_3_td[3]}]
set_property PACKAGE_PIN Y18 [get_ports ref_clk_clk_p]
set_property PACKAGE_PIN AA18 [get_ports ref_clk_clk_n]
set_property PACKAGE_PIN V14 [get_ports {rgmii_port_0_rd[0]}]
set_property PACKAGE_PIN V15 [get_ports {rgmii_port_0_rd[1]}]
set_property PACKAGE_PIN V13 [get_ports {rgmii_port_0_td[0]}]
set_property PACKAGE_PIN W13 [get_ports rgmii_port_0_txc]
set_property PACKAGE_PIN T21 [get_ports {rgmii_port_0_td[3]}]
set_property PACKAGE_PIN U21 [get_ports rgmii_port_0_tx_ctl]
set_property PACKAGE_PIN Y14 [get_ports {rgmii_port_1_td[1]}]
set_property PACKAGE_PIN AA14 [get_ports rgmii_port_1_txc]
set_property PACKAGE_PIN Y13 [get_ports rgmii_port_1_tx_ctl]
set_property PACKAGE_PIN AA13 [get_ports reset_port_1]
set_property PACKAGE_PIN R6 [get_ports {rgmii_port_2_rd[1]}]
set_property PACKAGE_PIN T6 [get_ports {rgmii_port_2_td[0]}]
set_property PACKAGE_PIN V5 [get_ports rgmii_port_2_txc]
set_property PACKAGE_PIN V4 [get_ports {rgmii_port_2_td[3]}]
set_property PACKAGE_PIN U6 [get_ports mdio_io_port_2_mdc]
set_property PACKAGE_PIN U5 [get_ports reset_port_2]
set_property PACKAGE_PIN AB5 [get_ports {rgmii_port_3_td[1]}]
set_property PACKAGE_PIN AB4 [get_ports rgmii_port_3_txc]
set_property PACKAGE_PIN AB7 [get_ports rgmii_port_3_tx_ctl]
set_property PACKAGE_PIN AB6 [get_ports mdio_io_port_3_mdc]
set_property PACKAGE_PIN Y4 [get_ports mdio_io_port_3_mdio_io]
set_property PACKAGE_PIN AA4 [get_ports reset_port_3]

create_clock -period 8.000 -name ref_clk_clk_p -waveform {0.000 4.000} [get_ports ref_clk_clk_p]

# IDELAY values for RGMII RX interface of port 2
set_property IDELAY_VALUE 13 [get_cells {*/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd}]
set_property IDELAY_VALUE 13 [get_cells {*/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd}]
set_property IDELAY_VALUE 13 [get_cells {*/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd}]
set_property IDELAY_VALUE 13 [get_cells {*/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd}]
set_property IDELAY_VALUE 13 [get_cells {*/axi_ethernet_2/inst/mac/inst/rgmii_interface/delay_rgmii_rx_ctl}]

