module module_0 (
    input [id_1 : id_1  !=  id_1] id_2,
    output id_3,
    input [id_3 : id_2] id_4
);
endmodule
