Analysis & Synthesis report for Image_Filter_Tool
Fri Feb 10 15:44:56 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: uart_TX:inst|AXI_FIFO:fifo
 13. Parameter Settings for User Entity Instance: uart_RX:inst1|AXI_FIFO:fifo
 14. Parameter Settings for User Entity Instance: 74161:clk_prsclr
 15. Parameter Settings for User Entity Instance: Image_Filter_Tool:filter
 16. Parameter Settings for User Entity Instance: Image_Filter_Tool:filter|RAM_block:ram2
 17. Parameter Settings for User Entity Instance: Image_Filter_Tool:filter|binarization:bin
 18. Parameter Settings for User Entity Instance: Image_Filter_Tool:filter|image_filter:filter
 19. Parameter Settings for User Entity Instance: Image_Filter_Tool:filter|image_filter:filter|fifo:fifo1
 20. Parameter Settings for User Entity Instance: Image_Filter_Tool:filter|image_filter:filter|fifo:fifo2
 21. Parameter Settings for User Entity Instance: Image_Filter_Tool:filter|image_filter:filter|kernel_mac:k_mac
 22. Parameter Settings for User Entity Instance: Image_Filter_Tool:filter|image_filter:filter|kernel_erosion:erode
 23. Parameter Settings for User Entity Instance: Image_Filter_Tool:filter|image_filter:filter|kernel_dilation:dilate
 24. Parameter Settings for User Entity Instance: Image_Filter_Tool:filter|image_filter:filter2
 25. Parameter Settings for User Entity Instance: Image_Filter_Tool:filter|image_filter:filter2|fifo:fifo1
 26. Parameter Settings for User Entity Instance: Image_Filter_Tool:filter|image_filter:filter2|fifo:fifo2
 27. Parameter Settings for User Entity Instance: Image_Filter_Tool:filter|image_filter:filter2|kernel_mac:k_mac
 28. Parameter Settings for User Entity Instance: Image_Filter_Tool:filter|image_filter:filter2|kernel_erosion:erode
 29. Parameter Settings for User Entity Instance: Image_Filter_Tool:filter|image_filter:filter2|kernel_dilation:dilate
 30. Port Connectivity Checks: "Image_Filter_Tool:filter|image_filter:filter2|fifo:fifo2"
 31. Port Connectivity Checks: "Image_Filter_Tool:filter|image_filter:filter2|fifo:fifo1"
 32. Port Connectivity Checks: "Image_Filter_Tool:filter|image_filter:filter2"
 33. Port Connectivity Checks: "Image_Filter_Tool:filter|image_filter:filter|fifo:fifo2"
 34. Port Connectivity Checks: "Image_Filter_Tool:filter|image_filter:filter|fifo:fifo1"
 35. Port Connectivity Checks: "Image_Filter_Tool:filter|image_filter:filter"
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Feb 10 15:44:56 2023       ;
; Quartus Prime Version              ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                      ; Image_Filter_Tool                           ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 872                                         ;
;     Total combinational functions  ; 831                                         ;
;     Dedicated logic registers      ; 687                                         ;
; Total registers                    ; 687                                         ;
; Total pins                         ; 7                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; top                ; Image_Filter_Tool  ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                 ; Library ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------+---------+
; uart_TX.vhd                      ; yes             ; User VHDL File                     ; D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_TX.vhd               ;         ;
; uart_RX.vhd                      ; yes             ; User VHDL File                     ; D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_RX.vhd               ;         ;
; RAM_block.vhd                    ; yes             ; User VHDL File                     ; D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/RAM_block.vhd             ;         ;
; kernel_multiply_adder.vhd        ; yes             ; User VHDL File                     ; D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd ;         ;
; image_filter.vhd                 ; yes             ; User VHDL File                     ; D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd          ;         ;
; fifo.vhd                         ; yes             ; User VHDL File                     ; D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/fifo.vhd                  ;         ;
; erosion.vhd                      ; yes             ; User VHDL File                     ; D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/erosion.vhd               ;         ;
; dilation.vhd                     ; yes             ; User VHDL File                     ; D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/dilation.vhd              ;         ;
; binarization.vhd                 ; yes             ; User VHDL File                     ; D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/binarization.vhd          ;         ;
; Image_Filter_Tool.vhd            ; yes             ; User VHDL File                     ; D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd     ;         ;
; top.bdf                          ; yes             ; User Block Diagram/Schematic File  ; D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf                   ;         ;
; axi_fifo.vhd                     ; yes             ; User VHDL File                     ; D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/axi_fifo.vhd              ;         ;
; 74161.tdf                        ; yes             ; Megafunction                       ; d:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/74161.tdf                           ;         ;
; aglobal.inc                      ; yes             ; Megafunction                       ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal.inc                           ;         ;
; f74161.bdf                       ; yes             ; Megafunction                       ; d:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74161.bdf                          ;         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 872            ;
;                                             ;                ;
; Total combinational functions               ; 831            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 177            ;
;     -- 3 input functions                    ; 571            ;
;     -- <=2 input functions                  ; 83             ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 714            ;
;     -- arithmetic mode                      ; 117            ;
;                                             ;                ;
; Total registers                             ; 687            ;
;     -- Dedicated logic registers            ; 687            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 7              ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 687            ;
; Total fan-out                               ; 4623           ;
; Average fan-out                             ; 3.02           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                   ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name              ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------+-------------+--------------+
; |top                       ; 831 (0)             ; 687 (0)                   ; 0           ; 0            ; 0       ; 0         ; 7    ; 0            ; |top                             ; top         ; work         ;
;    |uart_RX:inst1|         ; 448 (98)            ; 362 (64)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|uart_RX:inst1               ; uart_RX     ; work         ;
;       |AXI_FIFO:fifo|      ; 350 (350)           ; 298 (298)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|uart_RX:inst1|AXI_FIFO:fifo ; AXI_FIFO    ; work         ;
;    |uart_TX:inst|          ; 383 (33)            ; 325 (27)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|uart_TX:inst                ; uart_TX     ; work         ;
;       |AXI_FIFO:fifo|      ; 350 (350)           ; 298 (298)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|uart_TX:inst|AXI_FIFO:fifo  ; AXI_FIFO    ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                             ;
+--------------------------------------------+---------------------------------------------------+
; Register name                              ; Reason for Removal                                ;
+--------------------------------------------+---------------------------------------------------+
; uart_TX:inst|DATAFLL[0]                    ; Stuck at GND due to stuck port data_in            ;
; uart_TX:inst|DATAFLL[9]                    ; Stuck at VCC due to stuck port data_in            ;
; uart_RX:inst1|AXI_FIFO:fifo|valid_out_flag ; Merged with uart_RX:inst1|AXI_FIFO:fifo|valid_out ;
; uart_TX:inst|AXI_FIFO:fifo|valid_out_flag  ; Merged with uart_TX:inst|AXI_FIFO:fifo|valid_out  ;
; Total Number of Removed Registers = 4      ;                                                   ;
+--------------------------------------------+---------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 687   ;
; Number of registers using Synchronous Clear  ; 28    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 634   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------+
; Inverted Register Statistics                           ;
+----------------------------------------------+---------+
; Inverted Register                            ; Fan out ;
+----------------------------------------------+---------+
; uart_TX:inst|TX_LINE                         ; 1       ;
; uart_TX:inst|tx_ready                        ; 19      ;
; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[4] ; 35      ;
; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; 19      ;
; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; 19      ;
; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; 19      ;
; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[3] ; 19      ;
; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[4]  ; 35      ;
; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[1]  ; 19      ;
; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[0]  ; 19      ;
; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[2]  ; 19      ;
; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; 19      ;
; Total number of inverted registers = 12      ;         ;
+----------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_RX:inst1|AXI_FIFO:fifo|stack[31][3] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_RX:inst1|AXI_FIFO:fifo|stack[30][5] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_RX:inst1|AXI_FIFO:fifo|stack[29][3] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_RX:inst1|AXI_FIFO:fifo|stack[28][3] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_RX:inst1|AXI_FIFO:fifo|stack[27][4] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_RX:inst1|AXI_FIFO:fifo|stack[26][1] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_RX:inst1|AXI_FIFO:fifo|stack[25][4] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_RX:inst1|AXI_FIFO:fifo|stack[24][2] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_RX:inst1|AXI_FIFO:fifo|stack[23][7] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_RX:inst1|AXI_FIFO:fifo|stack[22][4] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_RX:inst1|AXI_FIFO:fifo|stack[21][1] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_RX:inst1|AXI_FIFO:fifo|stack[20][7] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_RX:inst1|AXI_FIFO:fifo|stack[19][1] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_RX:inst1|AXI_FIFO:fifo|stack[18][6] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_RX:inst1|AXI_FIFO:fifo|stack[17][3] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_RX:inst1|AXI_FIFO:fifo|stack[16][2] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_RX:inst1|AXI_FIFO:fifo|stack[15][1] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_RX:inst1|AXI_FIFO:fifo|stack[14][0] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_RX:inst1|AXI_FIFO:fifo|stack[13][5] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_RX:inst1|AXI_FIFO:fifo|stack[12][0] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_RX:inst1|AXI_FIFO:fifo|stack[11][1] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_RX:inst1|AXI_FIFO:fifo|stack[10][7] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_RX:inst1|AXI_FIFO:fifo|stack[9][5]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_RX:inst1|AXI_FIFO:fifo|stack[8][6]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_RX:inst1|AXI_FIFO:fifo|stack[7][5]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_RX:inst1|AXI_FIFO:fifo|stack[6][5]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_RX:inst1|AXI_FIFO:fifo|stack[5][4]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_RX:inst1|AXI_FIFO:fifo|stack[4][2]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_RX:inst1|AXI_FIFO:fifo|stack[3][3]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_RX:inst1|AXI_FIFO:fifo|stack[2][6]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_RX:inst1|AXI_FIFO:fifo|stack[1][2]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_TX:inst|AXI_FIFO:fifo|stack[31][1]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_TX:inst|AXI_FIFO:fifo|stack[30][3]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_TX:inst|AXI_FIFO:fifo|stack[29][7]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_TX:inst|AXI_FIFO:fifo|stack[28][4]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_TX:inst|AXI_FIFO:fifo|stack[27][6]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_TX:inst|AXI_FIFO:fifo|stack[26][7]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_TX:inst|AXI_FIFO:fifo|stack[25][6]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_TX:inst|AXI_FIFO:fifo|stack[24][1]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_TX:inst|AXI_FIFO:fifo|stack[23][0]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_TX:inst|AXI_FIFO:fifo|stack[22][1]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_TX:inst|AXI_FIFO:fifo|stack[21][7]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_TX:inst|AXI_FIFO:fifo|stack[20][4]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_TX:inst|AXI_FIFO:fifo|stack[19][7]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_TX:inst|AXI_FIFO:fifo|stack[18][4]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_TX:inst|AXI_FIFO:fifo|stack[17][5]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_TX:inst|AXI_FIFO:fifo|stack[16][7]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_TX:inst|AXI_FIFO:fifo|stack[15][1]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_TX:inst|AXI_FIFO:fifo|stack[14][3]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_TX:inst|AXI_FIFO:fifo|stack[13][3]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_TX:inst|AXI_FIFO:fifo|stack[12][2]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_TX:inst|AXI_FIFO:fifo|stack[11][6]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_TX:inst|AXI_FIFO:fifo|stack[10][3]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_TX:inst|AXI_FIFO:fifo|stack[9][1]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_TX:inst|AXI_FIFO:fifo|stack[8][7]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_TX:inst|AXI_FIFO:fifo|stack[7][2]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_TX:inst|AXI_FIFO:fifo|stack[6][3]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_TX:inst|AXI_FIFO:fifo|stack[5][2]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_TX:inst|AXI_FIFO:fifo|stack[4][4]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_TX:inst|AXI_FIFO:fifo|stack[3][3]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_TX:inst|AXI_FIFO:fifo|stack[2][5]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_TX:inst|AXI_FIFO:fifo|stack[1][7]   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|uart_RX:inst1|INDEX[3]                   ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |top|uart_RX:inst1|PRSCL[5]                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_TX:inst|AXI_FIFO:fifo ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                 ;
; stack_size     ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_RX:inst1|AXI_FIFO:fifo ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                  ;
; stack_size     ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 74161:clk_prsclr ;
+------------------------+--------------+-----------------------+
; Parameter Name         ; Value        ; Type                  ;
+------------------------+--------------+-----------------------+
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped               ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE        ;
+------------------------+--------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Image_Filter_Tool:filter ;
+-----------------+----------------+------------------------------------+
; Parameter Name  ; Value          ; Type                               ;
+-----------------+----------------+------------------------------------+
; addr_width      ; 16             ; Signed Integer                     ;
; data_width      ; 8              ; Signed Integer                     ;
; image_height    ; 260            ; Signed Integer                     ;
; image_width     ; 260            ; Signed Integer                     ;
; image_file_name ; wafer_gray.mif ; String                             ;
+-----------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Image_Filter_Tool:filter|RAM_block:ram2 ;
+-----------------+----------------+---------------------------------------------------+
; Parameter Name  ; Value          ; Type                                              ;
+-----------------+----------------+---------------------------------------------------+
; addr_width      ; 16             ; Signed Integer                                    ;
; data_width      ; 8              ; Signed Integer                                    ;
; image_height    ; 260            ; Signed Integer                                    ;
; image_width     ; 260            ; Signed Integer                                    ;
; image_file_name ; wafer_gray.mif ; String                                            ;
+-----------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Image_Filter_Tool:filter|binarization:bin ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; THRESHOLD      ; 185   ; Signed Integer                                                ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Image_Filter_Tool:filter|image_filter:filter ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; image_width    ; 260   ; Signed Integer                                                   ;
; image_height   ; 260   ; Signed Integer                                                   ;
; length_bits    ; 16    ; Signed Integer                                                   ;
; kernel_width   ; 3     ; Signed Integer                                                   ;
; data_width     ; 8     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Image_Filter_Tool:filter|image_filter:filter|fifo:fifo1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; length         ; 257   ; Signed Integer                                                              ;
; length_bits    ; 16    ; Signed Integer                                                              ;
; data_width     ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Image_Filter_Tool:filter|image_filter:filter|fifo:fifo2 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; length         ; 257   ; Signed Integer                                                              ;
; length_bits    ; 16    ; Signed Integer                                                              ;
; data_width     ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Image_Filter_Tool:filter|image_filter:filter|kernel_mac:k_mac ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Image_Filter_Tool:filter|image_filter:filter|kernel_erosion:erode ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Image_Filter_Tool:filter|image_filter:filter|kernel_dilation:dilate ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Image_Filter_Tool:filter|image_filter:filter2 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; image_width    ; 258   ; Signed Integer                                                    ;
; image_height   ; 258   ; Signed Integer                                                    ;
; length_bits    ; 16    ; Signed Integer                                                    ;
; kernel_width   ; 3     ; Signed Integer                                                    ;
; data_width     ; 8     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Image_Filter_Tool:filter|image_filter:filter2|fifo:fifo1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; length         ; 255   ; Signed Integer                                                               ;
; length_bits    ; 16    ; Signed Integer                                                               ;
; data_width     ; 8     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Image_Filter_Tool:filter|image_filter:filter2|fifo:fifo2 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; length         ; 255   ; Signed Integer                                                               ;
; length_bits    ; 16    ; Signed Integer                                                               ;
; data_width     ; 8     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Image_Filter_Tool:filter|image_filter:filter2|kernel_mac:k_mac ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Image_Filter_Tool:filter|image_filter:filter2|kernel_erosion:erode ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Image_Filter_Tool:filter|image_filter:filter2|kernel_dilation:dilate ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Image_Filter_Tool:filter|image_filter:filter2|fifo:fifo2"                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; stack_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; counter_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Image_Filter_Tool:filter|image_filter:filter2|fifo:fifo1"                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; stack_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; counter_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "Image_Filter_Tool:filter|image_filter:filter2" ;
+------------+-------+----------+-------------------------------------------+
; Port       ; Type  ; Severity ; Details                                   ;
+------------+-------+----------+-------------------------------------------+
; filter_sel ; Input ; Info     ; Stuck at GND                              ;
; type_sel   ; Input ; Info     ; Stuck at GND                              ;
+------------+-------+----------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Image_Filter_Tool:filter|image_filter:filter|fifo:fifo2"                                   ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; stack_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; counter_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Image_Filter_Tool:filter|image_filter:filter|fifo:fifo1"                                   ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; stack_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; counter_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "Image_Filter_Tool:filter|image_filter:filter" ;
+------------+-------+----------+------------------------------------------+
; Port       ; Type  ; Severity ; Details                                  ;
+------------+-------+----------+------------------------------------------+
; filter_sel ; Input ; Info     ; Stuck at GND                             ;
; type_sel   ; Input ; Info     ; Stuck at GND                             ;
+------------+-------+----------+------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 7                           ;
; cycloneiii_ff         ; 687                         ;
;     ENA               ; 607                         ;
;     ENA SCLR          ; 27                          ;
;     SCLR              ; 1                           ;
;     SLD               ; 1                           ;
;     plain             ; 51                          ;
; cycloneiii_lcell_comb ; 832                         ;
;     arith             ; 117                         ;
;         2 data inputs ; 56                          ;
;         3 data inputs ; 61                          ;
;     normal            ; 715                         ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 510                         ;
;         4 data inputs ; 177                         ;
;                       ;                             ;
; Max LUT depth         ; 9.70                        ;
; Average LUT depth     ; 2.05                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Fri Feb 10 15:44:47 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Image_Filter_tool -c Image_Filter_Tool
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file uart_tx.vhd
    Info (12022): Found design unit 1: uart_TX-arch_TX File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_TX.vhd Line: 25
    Info (12023): Found entity 1: uart_TX File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_TX.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file uart_rx.vhd
    Info (12022): Found design unit 1: uart_RX-atch_RX File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_RX.vhd Line: 30
    Info (12023): Found entity 1: uart_RX File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_RX.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file tb_image_filter.vhd
    Info (12022): Found design unit 1: tb_image_filter-behavior File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_image_filter.vhd Line: 17
    Info (12023): Found entity 1: tb_image_filter File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_image_filter.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file tb_fifo.vhd
    Info (12022): Found design unit 1: tb_fifo-behavior File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_fifo.vhd Line: 16
    Info (12023): Found entity 1: tb_fifo File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_fifo.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file tb_double_filter.vhd
    Info (12022): Found design unit 1: tb_image_double_filter-behavior File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_double_filter.vhd Line: 17
    Info (12023): Found entity 1: tb_image_double_filter File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_double_filter.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file register.vhd
    Info (12022): Found design unit 1: reg-behavioral File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/register.vhd Line: 17
    Info (12023): Found entity 1: reg File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/register.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file read_image_tb.vhd
    Info (12022): Found design unit 1: tb_read_image_vhdl-behavior File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/read_image_tb.vhd Line: 17
    Info (12023): Found entity 1: tb_read_image_vhdl File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/read_image_tb.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file read_image.vhd
    Info (12022): Found design unit 1: read_image_VHDL-rtl File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/read_image.vhd Line: 25
    Info (12023): Found entity 1: read_image_VHDL File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/read_image.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ram_block.vhd
    Info (12022): Found design unit 1: RAM_block-behavioral File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/RAM_block.vhd Line: 25
    Info (12023): Found entity 1: RAM_block File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/RAM_block.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file kernel_multiply_adder.vhd
    Info (12022): Found design unit 1: kernel_mac-behavioral File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd Line: 27
    Info (12023): Found entity 1: kernel_mac File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file image_filter.vhd
    Info (12022): Found design unit 1: image_filter-behavioral File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd Line: 28
    Info (12023): Found entity 1: image_filter File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file fifo.vhd
    Info (12022): Found design unit 1: fifo-behavioral File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/fifo.vhd Line: 24
    Info (12023): Found entity 1: fifo File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/fifo.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file erosion.vhd
    Info (12022): Found design unit 1: kernel_erosion-behavioral File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/erosion.vhd Line: 26
    Info (12023): Found entity 1: kernel_erosion File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/erosion.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file dilation.vhd
    Info (12022): Found design unit 1: kernel_dilation-behavioral File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/dilation.vhd Line: 26
    Info (12023): Found entity 1: kernel_dilation File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/dilation.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file binarization.vhd
    Info (12022): Found design unit 1: binarization-behavioral File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/binarization.vhd Line: 18
    Info (12023): Found entity 1: binarization File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/binarization.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file image_filter_tool.vhd
    Info (12022): Found design unit 1: Image_Filter_Tool-behavior File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd Line: 26
    Info (12023): Found entity 1: Image_Filter_Tool File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file top.bdf
    Info (12023): Found entity 1: top
Info (12021): Found 2 design units, including 1 entities, in source file axi_fifo.vhd
    Info (12022): Found design unit 1: AXI_FIFO-behavioral File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/axi_fifo.vhd Line: 24
    Info (12023): Found entity 1: AXI_FIFO File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/axi_fifo.vhd Line: 5
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "uart_TX" for hierarchy "uart_TX:inst"
Warning (10540): VHDL Signal Declaration warning at uart_TX.vhd(18): used explicit default value for signal "VALID_OUT" because signal was never assigned a value File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_TX.vhd Line: 18
Info (12128): Elaborating entity "AXI_FIFO" for hierarchy "uart_TX:inst|AXI_FIFO:fifo" File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_TX.vhd Line: 64
Warning (10540): VHDL Signal Declaration warning at axi_fifo.vhd(19): used explicit default value for signal "ready_out" because signal was never assigned a value File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/axi_fifo.vhd Line: 19
Info (12128): Elaborating entity "uart_RX" for hierarchy "uart_RX:inst1"
Warning (10540): VHDL Signal Declaration warning at uart_RX.vhd(14): used explicit default value for signal "READY_OUT" because signal was never assigned a value File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_RX.vhd Line: 14
Info (12128): Elaborating entity "74161" for hierarchy "74161:clk_prsclr"
Info (12130): Elaborated megafunction instantiation "74161:clk_prsclr"
Info (12128): Elaborating entity "f74161" for hierarchy "74161:clk_prsclr|f74161:sub" File: d:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/74161.tdf Line: 33
Info (12131): Elaborated megafunction instantiation "74161:clk_prsclr|f74161:sub", which is child of megafunction instantiation "74161:clk_prsclr" File: d:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/74161.tdf Line: 33
Info (12128): Elaborating entity "Image_Filter_Tool" for hierarchy "Image_Filter_Tool:filter"
Warning (10540): VHDL Signal Declaration warning at Image_Filter_Tool.vhd(82): used explicit default value for signal "filter_sel" because signal was never assigned a value File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd Line: 82
Warning (10540): VHDL Signal Declaration warning at Image_Filter_Tool.vhd(83): used explicit default value for signal "type_sel" because signal was never assigned a value File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd Line: 83
Warning (10540): VHDL Signal Declaration warning at Image_Filter_Tool.vhd(90): used explicit default value for signal "filter_sel2" because signal was never assigned a value File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd Line: 90
Warning (10540): VHDL Signal Declaration warning at Image_Filter_Tool.vhd(91): used explicit default value for signal "type_sel2" because signal was never assigned a value File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd Line: 91
Info (12128): Elaborating entity "RAM_block" for hierarchy "Image_Filter_Tool:filter|RAM_block:ram2" File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd Line: 109
Info (12128): Elaborating entity "binarization" for hierarchy "Image_Filter_Tool:filter|binarization:bin" File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd Line: 126
Info (12128): Elaborating entity "image_filter" for hierarchy "Image_Filter_Tool:filter|image_filter:filter" File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd Line: 132
Warning (10036): Verilog HDL or VHDL warning at image_filter.vhd(146): object "stack_full1" assigned a value but never read File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd Line: 146
Warning (10036): Verilog HDL or VHDL warning at image_filter.vhd(147): object "counter_out1" assigned a value but never read File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd Line: 147
Warning (10036): Verilog HDL or VHDL warning at image_filter.vhd(153): object "stack_full2" assigned a value but never read File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd Line: 153
Warning (10036): Verilog HDL or VHDL warning at image_filter.vhd(154): object "counter_out2" assigned a value but never read File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd Line: 154
Info (12128): Elaborating entity "fifo" for hierarchy "Image_Filter_Tool:filter|image_filter:filter|fifo:fifo1" File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd Line: 162
Info (12128): Elaborating entity "kernel_mac" for hierarchy "Image_Filter_Tool:filter|image_filter:filter|kernel_mac:k_mac" File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd Line: 190
Info (12128): Elaborating entity "kernel_erosion" for hierarchy "Image_Filter_Tool:filter|image_filter:filter|kernel_erosion:erode" File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd Line: 210
Warning (10036): Verilog HDL or VHDL warning at erosion.vhd(35): object "prod6" assigned a value but never read File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/erosion.vhd Line: 35
Info (12128): Elaborating entity "kernel_dilation" for hierarchy "Image_Filter_Tool:filter|image_filter:filter|kernel_dilation:dilate" File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd Line: 229
Info (12128): Elaborating entity "image_filter" for hierarchy "Image_Filter_Tool:filter|image_filter:filter2" File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd Line: 150
Warning (10036): Verilog HDL or VHDL warning at image_filter.vhd(146): object "stack_full1" assigned a value but never read File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd Line: 146
Warning (10036): Verilog HDL or VHDL warning at image_filter.vhd(147): object "counter_out1" assigned a value but never read File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd Line: 147
Warning (10036): Verilog HDL or VHDL warning at image_filter.vhd(153): object "stack_full2" assigned a value but never read File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd Line: 153
Warning (10036): Verilog HDL or VHDL warning at image_filter.vhd(154): object "counter_out2" assigned a value but never read File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd Line: 154
Info (12128): Elaborating entity "fifo" for hierarchy "Image_Filter_Tool:filter|image_filter:filter2|fifo:fifo1" File: D:/VSCodeRepos/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd Line: 162
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 911 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 904 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 4822 megabytes
    Info: Processing ended: Fri Feb 10 15:44:56 2023
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:22


