C:/Users/chris/OneDrive/Documents/2_CESE/10_Circuitos_Logicos/Guia/Source/10_Contador_estructural/counter4b.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/chris/OneDrive/Documents/2_CESE/10_Circuitos_Logicos/Guia/Source/10_Contador_estructural/counter4b.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity counter4b
-- Compiling architecture counter4b_arq of counter4b

} {} {}} C:/Users/chris/OneDrive/Documents/2_CESE/10_Circuitos_Logicos/Guia/Source/10_Contador_estructural/counter4b_tb.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/chris/OneDrive/Documents/2_CESE/10_Circuitos_Logicos/Guia/Source/10_Contador_estructural/counter4b_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity counter4b_tb
-- Compiling architecture counter4b_arq_tb of counter4b_tb

} {} {}} C:/Users/chris/OneDrive/Documents/2_CESE/10_Circuitos_Logicos/Guia/Source/10_Contador_estructural/ffd.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/chris/OneDrive/Documents/2_CESE/10_Circuitos_Logicos/Guia/Source/10_Contador_estructural/ffd.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ffd
-- Compiling architecture ffd_arq_sync of ffd

} {} {}}
