* XOR CMOS com 10 transistores
.include 32nm_HP.pm

* Fontes de alimentação
Vvdd vdd gnd 0.9

* Fontes para estímulo dos atrasos
Va a gnd PWL(0n 0 2n 0 4n 0 6n 0 6.01n 0.9 8n 0.9 8.01n 0 10n 0 10.01n 0.9 12n 0.9 12.01n 0 14n 0 14.01n 0.9)
Vb b gnd PWL(0n 0 2n 0 2.01n 0.9 4n 0.9 4.01n 0 10n 0 10.01n 0.9 16n 0.9 16.01n 0 18n 0 18.01n 0.9)

* XOR 10 transistores

*malha1
Mp1 x1 a vdd vdd PMOS w=420n L=32n
Mp2 x2  b x1 vdd PMOS w=420n L=32n

Mn1 gnd a x2 gnd NMOS w=140n L=32n
Mn2 gnd b x2 gnd NMOS w=140n L=32n


*malha2
Mp3 x3 a vdd vdd PMOS w=420n L=32n
Mp4 x3 b vdd vdd PMOS w=420n L=32n
Mp5 saida x2 x3 vdd PMOS w=420n L=32n

Mn3 x4  a  saida  gnd NMOS w=140n L=32n
Mn4 gnd b  x4 gnd NMOS w=140n L=32n
Mn5 gnd x2 saida  gnd NMOS w=140n L=32n

* Carga de saída
Cload s gnd 1f

* Simulação
.tran 0.001n 20n

.control
    set xbrushwidth=3
    set color0=white
    run
    plot v(a)+4 v(b)+2 v(s)
	meas tran tplh_A0_B01 trig v(b) val=0.45 rise=1 targ v(saida) val=0.45 rise=1
	eas tran tphl_A0_B10 trig v(b) val=0.45 fall=1 targ v(saida) val=0.45 fall=1
	meas tran tplh_A01_B0 trig v(a) val=0.45 rise=1 targ v(saida) val=0.45 rise=2
	meas tran tphl_A10_B0 trig v(a) val=0.45 fall=1 targ v(saida) val=0.45 fall=2
	* 5. tphl_B1_A01: A sobe com B = 1 ? sa�da cai (10.01ns)
	meas tran tphl_B1_A01 trig v(a) val=0.45 rise=3 targ v(saida) val=0.45 fall=3
	* 6. tplh_B1_A10: A desce com B = 1 ? sa�da sobe (12.01ns)
	meas tran tplh_B1_A10 trig v(a) val=0.45 fall=2 targ v(saida) val=0.45 rise=3
	* 7. tplh_A1_B10: B desce com A = 1 ? sa�da sobe (16.01ns)
	meas tran tplh_A1_B10 trig v(b) val=0.45 fall=2 targ v(saida) val=0.45 rise=4
	* 8. tphl_A1_B01: B sobe com A = 1 ? sa�da cai (18.01ns)
	meas tran tphl_A1_B01 trig v(b) val=0.45 rise=3 targ v(saida) val=0.45 fall=4
.endc


.end
