Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Dec 15 01:20:02 2021
| Host         : jrmerkel-MS-7C02 running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/DOBDO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOBDO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/raReg_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[0].rBank/array_reg/DOADO[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[0].rBank/array_reg/DOADO[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[0].rBank/array_reg/DOBDO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[0].rBank/array_reg/DOBDO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[0].rBank/array_reg/DOBDO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[1].rBank/array_reg/DOADO[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[1].rBank/array_reg/DOADO[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[1].rBank/array_reg/DOBDO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[1].rBank/array_reg/DOBDO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[1].rBank/array_reg/DOBDO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/raReg_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/tagReg_reg[0][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/tagReg_reg[0][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/tagReg_reg[0][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/tagReg_reg[0][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/ifStage/pipeReg_reg[0][valid]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/ifStage/regStall_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.231        0.000                      0                67429        0.024        0.000                      0                67429        8.750        0.000                       0                 17562  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.231        0.000                      0                67317        0.024        0.000                      0                67317        8.750        0.000                       0                 17562  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              16.297        0.000                      0                  112        0.525        0.000                      0                  112  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][phyAddrOut][addr][7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.770ns  (logic 3.680ns (19.605%)  route 15.090ns (80.395%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.744     3.038    design_1_i/RSD_0/inst/main/main/core/mtStage/clk
    SLICE_X14Y29         FDSE                                         r  design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][phyAddrOut][addr][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDSE (Prop_fdse_C_Q)         0.518     3.556 r  design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][phyAddrOut][addr][7]/Q
                         net (fo=34, routed)          1.687     5.243    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_55_0[5]
    SLICE_X6Y28          LUT6 (Prop_lut6_I1_O)        0.124     5.367 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_183/O
                         net (fo=1, routed)           0.000     5.367    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_183_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.900 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000     5.900    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_117_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.129 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_64/CO[2]
                         net (fo=1, routed)           0.743     6.872    design_1_i/RSD_0/inst/main/main/core/storeQueue/request312_out
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.310     7.182 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_32/O
                         net (fo=4, routed)           0.880     8.062    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_32_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.186 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/array_reg_0_15_0_5_i_41/O
                         net (fo=4, routed)           0.791     8.977    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_23_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.124     9.101 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_33/O
                         net (fo=2, routed)           0.742     9.843    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/pipeReg_reg[0][memQueueData][memOpInfo][storeQueuePtr][0]__0_7
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.124     9.967 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_23/O
                         net (fo=4, routed)           0.853    10.820    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/pipeReg_reg[0][memQueueData][memOpInfo][storeQueuePtr][0]__0_3
    SLICE_X8Y31          LUT2 (Prop_lut2_I1_O)        0.150    10.970 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_16/O
                         net (fo=1, routed)           0.661    11.631    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_16_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I0_O)        0.328    11.959 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_11/O
                         net (fo=3, routed)           0.616    12.574    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg_reg[0]_1
    SLICE_X10Y31         LUT6 (Prop_lut6_I1_O)        0.124    12.698 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg[0]_i_2/O
                         net (fo=1, routed)           0.572    13.270    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg[0]_i_2_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.394 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg[0]_i_1/O
                         net (fo=6, routed)           0.865    14.260    design_1_i/RSD_0/inst/main/main/core/mtStage/loadStoreUnitIF\\.storeLoadForwarded[0]_230
    SLICE_X20Y29         LUT4 (Prop_lut4_I0_O)        0.124    14.384 f  design_1_i/RSD_0/inst/main/main/core/mtStage/headStoreHasAllocatedMSHRPipeReg_i_4/O
                         net (fo=2, routed)           0.876    15.260    design_1_i/RSD_0/inst/main/main/core/dCache/arrayMux/loadStoreUnitIF\\.dcReadCancelFromMT_Stage[0]_85
    SLICE_X17Y20         LUT6 (Prop_lut6_I0_O)        0.124    15.384 r  design_1_i/RSD_0/inst/main/main/core/dCache/arrayMux/headStoreHasAllocatedMSHRPipeReg_i_2/O
                         net (fo=48, routed)          0.656    16.041    design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/p_2_in
    SLICE_X18Y24         LUT3 (Prop_lut3_I2_O)        0.124    16.165 r  design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/array_reg_0_31_72_77_i_2/O
                         net (fo=13, routed)          0.843    17.008    design_1_i/RSD_0/inst/main/main/core/dCache/array/genblk1[0].tagArray/pipeReg_reg[0][regValid]_0
    SLICE_X18Y30         LUT4 (Prop_lut4_I3_O)        0.124    17.132 f  design_1_i/RSD_0/inst/main/main/core/dCache/array/genblk1[0].tagArray/pipeReg[0][regValid]_i_3/O
                         net (fo=1, routed)           0.583    17.715    design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][regValid]_0
    SLICE_X17Y30         LUT6 (Prop_lut6_I4_O)        0.124    17.839 f  design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg[0][regValid]_i_1/O
                         net (fo=20, routed)          0.910    18.749    design_1_i/RSD_0/inst/main/main/core/mtStage/loadStoreUnitIF\\.executedLoadRegValid[0]_83
    SLICE_X28Y30         LUT4 (Prop_lut4_I3_O)        0.124    18.873 r  design_1_i/RSD_0/inst/main/main/core/mtStage/array_reg_0_31_222_227_i_1/O
                         net (fo=4, routed)           1.166    20.038    design_1_i/RSD_0/inst/main/main/core/mtStage/wv[208]
    SLICE_X52Y34         LUT6 (Prop_lut6_I4_O)        0.124    20.162 r  design_1_i/RSD_0/inst/main/main/core/mtStage/regTailStorage[4]_i_1/O
                         net (fo=668, routed)         1.646    21.808    design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/WE
    SLICE_X86Y40         RAMD32                                       r  design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.561    22.740    design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/WCLK
    SLICE_X86Y40         RAMD32                                       r  design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/RAMA/CLK
                         clock pessimism              0.129    22.869    
                         clock uncertainty           -0.302    22.567    
    SLICE_X86Y40         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    22.039    design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/RAMA
  -------------------------------------------------------------------
                         required time                         22.039    
                         arrival time                         -21.808    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][phyAddrOut][addr][7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.770ns  (logic 3.680ns (19.605%)  route 15.090ns (80.395%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.744     3.038    design_1_i/RSD_0/inst/main/main/core/mtStage/clk
    SLICE_X14Y29         FDSE                                         r  design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][phyAddrOut][addr][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDSE (Prop_fdse_C_Q)         0.518     3.556 r  design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][phyAddrOut][addr][7]/Q
                         net (fo=34, routed)          1.687     5.243    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_55_0[5]
    SLICE_X6Y28          LUT6 (Prop_lut6_I1_O)        0.124     5.367 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_183/O
                         net (fo=1, routed)           0.000     5.367    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_183_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.900 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000     5.900    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_117_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.129 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_64/CO[2]
                         net (fo=1, routed)           0.743     6.872    design_1_i/RSD_0/inst/main/main/core/storeQueue/request312_out
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.310     7.182 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_32/O
                         net (fo=4, routed)           0.880     8.062    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_32_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.186 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/array_reg_0_15_0_5_i_41/O
                         net (fo=4, routed)           0.791     8.977    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_23_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.124     9.101 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_33/O
                         net (fo=2, routed)           0.742     9.843    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/pipeReg_reg[0][memQueueData][memOpInfo][storeQueuePtr][0]__0_7
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.124     9.967 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_23/O
                         net (fo=4, routed)           0.853    10.820    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/pipeReg_reg[0][memQueueData][memOpInfo][storeQueuePtr][0]__0_3
    SLICE_X8Y31          LUT2 (Prop_lut2_I1_O)        0.150    10.970 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_16/O
                         net (fo=1, routed)           0.661    11.631    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_16_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I0_O)        0.328    11.959 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_11/O
                         net (fo=3, routed)           0.616    12.574    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg_reg[0]_1
    SLICE_X10Y31         LUT6 (Prop_lut6_I1_O)        0.124    12.698 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg[0]_i_2/O
                         net (fo=1, routed)           0.572    13.270    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg[0]_i_2_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.394 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg[0]_i_1/O
                         net (fo=6, routed)           0.865    14.260    design_1_i/RSD_0/inst/main/main/core/mtStage/loadStoreUnitIF\\.storeLoadForwarded[0]_230
    SLICE_X20Y29         LUT4 (Prop_lut4_I0_O)        0.124    14.384 f  design_1_i/RSD_0/inst/main/main/core/mtStage/headStoreHasAllocatedMSHRPipeReg_i_4/O
                         net (fo=2, routed)           0.876    15.260    design_1_i/RSD_0/inst/main/main/core/dCache/arrayMux/loadStoreUnitIF\\.dcReadCancelFromMT_Stage[0]_85
    SLICE_X17Y20         LUT6 (Prop_lut6_I0_O)        0.124    15.384 r  design_1_i/RSD_0/inst/main/main/core/dCache/arrayMux/headStoreHasAllocatedMSHRPipeReg_i_2/O
                         net (fo=48, routed)          0.656    16.041    design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/p_2_in
    SLICE_X18Y24         LUT3 (Prop_lut3_I2_O)        0.124    16.165 r  design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/array_reg_0_31_72_77_i_2/O
                         net (fo=13, routed)          0.843    17.008    design_1_i/RSD_0/inst/main/main/core/dCache/array/genblk1[0].tagArray/pipeReg_reg[0][regValid]_0
    SLICE_X18Y30         LUT4 (Prop_lut4_I3_O)        0.124    17.132 f  design_1_i/RSD_0/inst/main/main/core/dCache/array/genblk1[0].tagArray/pipeReg[0][regValid]_i_3/O
                         net (fo=1, routed)           0.583    17.715    design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][regValid]_0
    SLICE_X17Y30         LUT6 (Prop_lut6_I4_O)        0.124    17.839 f  design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg[0][regValid]_i_1/O
                         net (fo=20, routed)          0.910    18.749    design_1_i/RSD_0/inst/main/main/core/mtStage/loadStoreUnitIF\\.executedLoadRegValid[0]_83
    SLICE_X28Y30         LUT4 (Prop_lut4_I3_O)        0.124    18.873 r  design_1_i/RSD_0/inst/main/main/core/mtStage/array_reg_0_31_222_227_i_1/O
                         net (fo=4, routed)           1.166    20.038    design_1_i/RSD_0/inst/main/main/core/mtStage/wv[208]
    SLICE_X52Y34         LUT6 (Prop_lut6_I4_O)        0.124    20.162 r  design_1_i/RSD_0/inst/main/main/core/mtStage/regTailStorage[4]_i_1/O
                         net (fo=668, routed)         1.646    21.808    design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/WE
    SLICE_X86Y40         RAMD32                                       r  design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.561    22.740    design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/WCLK
    SLICE_X86Y40         RAMD32                                       r  design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/RAMA_D1/CLK
                         clock pessimism              0.129    22.869    
                         clock uncertainty           -0.302    22.567    
    SLICE_X86Y40         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    22.039    design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/RAMA_D1
  -------------------------------------------------------------------
                         required time                         22.039    
                         arrival time                         -21.808    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][phyAddrOut][addr][7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.770ns  (logic 3.680ns (19.605%)  route 15.090ns (80.395%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.744     3.038    design_1_i/RSD_0/inst/main/main/core/mtStage/clk
    SLICE_X14Y29         FDSE                                         r  design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][phyAddrOut][addr][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDSE (Prop_fdse_C_Q)         0.518     3.556 r  design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][phyAddrOut][addr][7]/Q
                         net (fo=34, routed)          1.687     5.243    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_55_0[5]
    SLICE_X6Y28          LUT6 (Prop_lut6_I1_O)        0.124     5.367 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_183/O
                         net (fo=1, routed)           0.000     5.367    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_183_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.900 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000     5.900    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_117_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.129 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_64/CO[2]
                         net (fo=1, routed)           0.743     6.872    design_1_i/RSD_0/inst/main/main/core/storeQueue/request312_out
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.310     7.182 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_32/O
                         net (fo=4, routed)           0.880     8.062    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_32_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.186 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/array_reg_0_15_0_5_i_41/O
                         net (fo=4, routed)           0.791     8.977    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_23_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.124     9.101 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_33/O
                         net (fo=2, routed)           0.742     9.843    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/pipeReg_reg[0][memQueueData][memOpInfo][storeQueuePtr][0]__0_7
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.124     9.967 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_23/O
                         net (fo=4, routed)           0.853    10.820    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/pipeReg_reg[0][memQueueData][memOpInfo][storeQueuePtr][0]__0_3
    SLICE_X8Y31          LUT2 (Prop_lut2_I1_O)        0.150    10.970 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_16/O
                         net (fo=1, routed)           0.661    11.631    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_16_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I0_O)        0.328    11.959 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_11/O
                         net (fo=3, routed)           0.616    12.574    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg_reg[0]_1
    SLICE_X10Y31         LUT6 (Prop_lut6_I1_O)        0.124    12.698 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg[0]_i_2/O
                         net (fo=1, routed)           0.572    13.270    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg[0]_i_2_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.394 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg[0]_i_1/O
                         net (fo=6, routed)           0.865    14.260    design_1_i/RSD_0/inst/main/main/core/mtStage/loadStoreUnitIF\\.storeLoadForwarded[0]_230
    SLICE_X20Y29         LUT4 (Prop_lut4_I0_O)        0.124    14.384 f  design_1_i/RSD_0/inst/main/main/core/mtStage/headStoreHasAllocatedMSHRPipeReg_i_4/O
                         net (fo=2, routed)           0.876    15.260    design_1_i/RSD_0/inst/main/main/core/dCache/arrayMux/loadStoreUnitIF\\.dcReadCancelFromMT_Stage[0]_85
    SLICE_X17Y20         LUT6 (Prop_lut6_I0_O)        0.124    15.384 r  design_1_i/RSD_0/inst/main/main/core/dCache/arrayMux/headStoreHasAllocatedMSHRPipeReg_i_2/O
                         net (fo=48, routed)          0.656    16.041    design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/p_2_in
    SLICE_X18Y24         LUT3 (Prop_lut3_I2_O)        0.124    16.165 r  design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/array_reg_0_31_72_77_i_2/O
                         net (fo=13, routed)          0.843    17.008    design_1_i/RSD_0/inst/main/main/core/dCache/array/genblk1[0].tagArray/pipeReg_reg[0][regValid]_0
    SLICE_X18Y30         LUT4 (Prop_lut4_I3_O)        0.124    17.132 f  design_1_i/RSD_0/inst/main/main/core/dCache/array/genblk1[0].tagArray/pipeReg[0][regValid]_i_3/O
                         net (fo=1, routed)           0.583    17.715    design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][regValid]_0
    SLICE_X17Y30         LUT6 (Prop_lut6_I4_O)        0.124    17.839 f  design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg[0][regValid]_i_1/O
                         net (fo=20, routed)          0.910    18.749    design_1_i/RSD_0/inst/main/main/core/mtStage/loadStoreUnitIF\\.executedLoadRegValid[0]_83
    SLICE_X28Y30         LUT4 (Prop_lut4_I3_O)        0.124    18.873 r  design_1_i/RSD_0/inst/main/main/core/mtStage/array_reg_0_31_222_227_i_1/O
                         net (fo=4, routed)           1.166    20.038    design_1_i/RSD_0/inst/main/main/core/mtStage/wv[208]
    SLICE_X52Y34         LUT6 (Prop_lut6_I4_O)        0.124    20.162 r  design_1_i/RSD_0/inst/main/main/core/mtStage/regTailStorage[4]_i_1/O
                         net (fo=668, routed)         1.646    21.808    design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/WE
    SLICE_X86Y40         RAMD32                                       r  design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.561    22.740    design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/WCLK
    SLICE_X86Y40         RAMD32                                       r  design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/RAMB/CLK
                         clock pessimism              0.129    22.869    
                         clock uncertainty           -0.302    22.567    
    SLICE_X86Y40         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    22.039    design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/RAMB
  -------------------------------------------------------------------
                         required time                         22.039    
                         arrival time                         -21.808    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][phyAddrOut][addr][7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.770ns  (logic 3.680ns (19.605%)  route 15.090ns (80.395%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.744     3.038    design_1_i/RSD_0/inst/main/main/core/mtStage/clk
    SLICE_X14Y29         FDSE                                         r  design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][phyAddrOut][addr][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDSE (Prop_fdse_C_Q)         0.518     3.556 r  design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][phyAddrOut][addr][7]/Q
                         net (fo=34, routed)          1.687     5.243    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_55_0[5]
    SLICE_X6Y28          LUT6 (Prop_lut6_I1_O)        0.124     5.367 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_183/O
                         net (fo=1, routed)           0.000     5.367    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_183_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.900 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000     5.900    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_117_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.129 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_64/CO[2]
                         net (fo=1, routed)           0.743     6.872    design_1_i/RSD_0/inst/main/main/core/storeQueue/request312_out
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.310     7.182 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_32/O
                         net (fo=4, routed)           0.880     8.062    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_32_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.186 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/array_reg_0_15_0_5_i_41/O
                         net (fo=4, routed)           0.791     8.977    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_23_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.124     9.101 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_33/O
                         net (fo=2, routed)           0.742     9.843    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/pipeReg_reg[0][memQueueData][memOpInfo][storeQueuePtr][0]__0_7
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.124     9.967 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_23/O
                         net (fo=4, routed)           0.853    10.820    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/pipeReg_reg[0][memQueueData][memOpInfo][storeQueuePtr][0]__0_3
    SLICE_X8Y31          LUT2 (Prop_lut2_I1_O)        0.150    10.970 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_16/O
                         net (fo=1, routed)           0.661    11.631    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_16_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I0_O)        0.328    11.959 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_11/O
                         net (fo=3, routed)           0.616    12.574    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg_reg[0]_1
    SLICE_X10Y31         LUT6 (Prop_lut6_I1_O)        0.124    12.698 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg[0]_i_2/O
                         net (fo=1, routed)           0.572    13.270    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg[0]_i_2_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.394 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg[0]_i_1/O
                         net (fo=6, routed)           0.865    14.260    design_1_i/RSD_0/inst/main/main/core/mtStage/loadStoreUnitIF\\.storeLoadForwarded[0]_230
    SLICE_X20Y29         LUT4 (Prop_lut4_I0_O)        0.124    14.384 f  design_1_i/RSD_0/inst/main/main/core/mtStage/headStoreHasAllocatedMSHRPipeReg_i_4/O
                         net (fo=2, routed)           0.876    15.260    design_1_i/RSD_0/inst/main/main/core/dCache/arrayMux/loadStoreUnitIF\\.dcReadCancelFromMT_Stage[0]_85
    SLICE_X17Y20         LUT6 (Prop_lut6_I0_O)        0.124    15.384 r  design_1_i/RSD_0/inst/main/main/core/dCache/arrayMux/headStoreHasAllocatedMSHRPipeReg_i_2/O
                         net (fo=48, routed)          0.656    16.041    design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/p_2_in
    SLICE_X18Y24         LUT3 (Prop_lut3_I2_O)        0.124    16.165 r  design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/array_reg_0_31_72_77_i_2/O
                         net (fo=13, routed)          0.843    17.008    design_1_i/RSD_0/inst/main/main/core/dCache/array/genblk1[0].tagArray/pipeReg_reg[0][regValid]_0
    SLICE_X18Y30         LUT4 (Prop_lut4_I3_O)        0.124    17.132 f  design_1_i/RSD_0/inst/main/main/core/dCache/array/genblk1[0].tagArray/pipeReg[0][regValid]_i_3/O
                         net (fo=1, routed)           0.583    17.715    design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][regValid]_0
    SLICE_X17Y30         LUT6 (Prop_lut6_I4_O)        0.124    17.839 f  design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg[0][regValid]_i_1/O
                         net (fo=20, routed)          0.910    18.749    design_1_i/RSD_0/inst/main/main/core/mtStage/loadStoreUnitIF\\.executedLoadRegValid[0]_83
    SLICE_X28Y30         LUT4 (Prop_lut4_I3_O)        0.124    18.873 r  design_1_i/RSD_0/inst/main/main/core/mtStage/array_reg_0_31_222_227_i_1/O
                         net (fo=4, routed)           1.166    20.038    design_1_i/RSD_0/inst/main/main/core/mtStage/wv[208]
    SLICE_X52Y34         LUT6 (Prop_lut6_I4_O)        0.124    20.162 r  design_1_i/RSD_0/inst/main/main/core/mtStage/regTailStorage[4]_i_1/O
                         net (fo=668, routed)         1.646    21.808    design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/WE
    SLICE_X86Y40         RAMD32                                       r  design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.561    22.740    design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/WCLK
    SLICE_X86Y40         RAMD32                                       r  design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/RAMB_D1/CLK
                         clock pessimism              0.129    22.869    
                         clock uncertainty           -0.302    22.567    
    SLICE_X86Y40         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    22.039    design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/RAMB_D1
  -------------------------------------------------------------------
                         required time                         22.039    
                         arrival time                         -21.808    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][phyAddrOut][addr][7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.770ns  (logic 3.680ns (19.605%)  route 15.090ns (80.395%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.744     3.038    design_1_i/RSD_0/inst/main/main/core/mtStage/clk
    SLICE_X14Y29         FDSE                                         r  design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][phyAddrOut][addr][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDSE (Prop_fdse_C_Q)         0.518     3.556 r  design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][phyAddrOut][addr][7]/Q
                         net (fo=34, routed)          1.687     5.243    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_55_0[5]
    SLICE_X6Y28          LUT6 (Prop_lut6_I1_O)        0.124     5.367 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_183/O
                         net (fo=1, routed)           0.000     5.367    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_183_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.900 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000     5.900    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_117_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.129 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_64/CO[2]
                         net (fo=1, routed)           0.743     6.872    design_1_i/RSD_0/inst/main/main/core/storeQueue/request312_out
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.310     7.182 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_32/O
                         net (fo=4, routed)           0.880     8.062    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_32_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.186 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/array_reg_0_15_0_5_i_41/O
                         net (fo=4, routed)           0.791     8.977    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_23_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.124     9.101 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_33/O
                         net (fo=2, routed)           0.742     9.843    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/pipeReg_reg[0][memQueueData][memOpInfo][storeQueuePtr][0]__0_7
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.124     9.967 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_23/O
                         net (fo=4, routed)           0.853    10.820    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/pipeReg_reg[0][memQueueData][memOpInfo][storeQueuePtr][0]__0_3
    SLICE_X8Y31          LUT2 (Prop_lut2_I1_O)        0.150    10.970 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_16/O
                         net (fo=1, routed)           0.661    11.631    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_16_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I0_O)        0.328    11.959 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_11/O
                         net (fo=3, routed)           0.616    12.574    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg_reg[0]_1
    SLICE_X10Y31         LUT6 (Prop_lut6_I1_O)        0.124    12.698 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg[0]_i_2/O
                         net (fo=1, routed)           0.572    13.270    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg[0]_i_2_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.394 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg[0]_i_1/O
                         net (fo=6, routed)           0.865    14.260    design_1_i/RSD_0/inst/main/main/core/mtStage/loadStoreUnitIF\\.storeLoadForwarded[0]_230
    SLICE_X20Y29         LUT4 (Prop_lut4_I0_O)        0.124    14.384 f  design_1_i/RSD_0/inst/main/main/core/mtStage/headStoreHasAllocatedMSHRPipeReg_i_4/O
                         net (fo=2, routed)           0.876    15.260    design_1_i/RSD_0/inst/main/main/core/dCache/arrayMux/loadStoreUnitIF\\.dcReadCancelFromMT_Stage[0]_85
    SLICE_X17Y20         LUT6 (Prop_lut6_I0_O)        0.124    15.384 r  design_1_i/RSD_0/inst/main/main/core/dCache/arrayMux/headStoreHasAllocatedMSHRPipeReg_i_2/O
                         net (fo=48, routed)          0.656    16.041    design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/p_2_in
    SLICE_X18Y24         LUT3 (Prop_lut3_I2_O)        0.124    16.165 r  design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/array_reg_0_31_72_77_i_2/O
                         net (fo=13, routed)          0.843    17.008    design_1_i/RSD_0/inst/main/main/core/dCache/array/genblk1[0].tagArray/pipeReg_reg[0][regValid]_0
    SLICE_X18Y30         LUT4 (Prop_lut4_I3_O)        0.124    17.132 f  design_1_i/RSD_0/inst/main/main/core/dCache/array/genblk1[0].tagArray/pipeReg[0][regValid]_i_3/O
                         net (fo=1, routed)           0.583    17.715    design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][regValid]_0
    SLICE_X17Y30         LUT6 (Prop_lut6_I4_O)        0.124    17.839 f  design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg[0][regValid]_i_1/O
                         net (fo=20, routed)          0.910    18.749    design_1_i/RSD_0/inst/main/main/core/mtStage/loadStoreUnitIF\\.executedLoadRegValid[0]_83
    SLICE_X28Y30         LUT4 (Prop_lut4_I3_O)        0.124    18.873 r  design_1_i/RSD_0/inst/main/main/core/mtStage/array_reg_0_31_222_227_i_1/O
                         net (fo=4, routed)           1.166    20.038    design_1_i/RSD_0/inst/main/main/core/mtStage/wv[208]
    SLICE_X52Y34         LUT6 (Prop_lut6_I4_O)        0.124    20.162 r  design_1_i/RSD_0/inst/main/main/core/mtStage/regTailStorage[4]_i_1/O
                         net (fo=668, routed)         1.646    21.808    design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/WE
    SLICE_X86Y40         RAMD32                                       r  design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.561    22.740    design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/WCLK
    SLICE_X86Y40         RAMD32                                       r  design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/RAMC/CLK
                         clock pessimism              0.129    22.869    
                         clock uncertainty           -0.302    22.567    
    SLICE_X86Y40         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    22.039    design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/RAMC
  -------------------------------------------------------------------
                         required time                         22.039    
                         arrival time                         -21.808    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][phyAddrOut][addr][7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.770ns  (logic 3.680ns (19.605%)  route 15.090ns (80.395%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.744     3.038    design_1_i/RSD_0/inst/main/main/core/mtStage/clk
    SLICE_X14Y29         FDSE                                         r  design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][phyAddrOut][addr][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDSE (Prop_fdse_C_Q)         0.518     3.556 r  design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][phyAddrOut][addr][7]/Q
                         net (fo=34, routed)          1.687     5.243    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_55_0[5]
    SLICE_X6Y28          LUT6 (Prop_lut6_I1_O)        0.124     5.367 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_183/O
                         net (fo=1, routed)           0.000     5.367    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_183_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.900 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000     5.900    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_117_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.129 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_64/CO[2]
                         net (fo=1, routed)           0.743     6.872    design_1_i/RSD_0/inst/main/main/core/storeQueue/request312_out
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.310     7.182 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_32/O
                         net (fo=4, routed)           0.880     8.062    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_32_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.186 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/array_reg_0_15_0_5_i_41/O
                         net (fo=4, routed)           0.791     8.977    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_23_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.124     9.101 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_33/O
                         net (fo=2, routed)           0.742     9.843    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/pipeReg_reg[0][memQueueData][memOpInfo][storeQueuePtr][0]__0_7
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.124     9.967 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_23/O
                         net (fo=4, routed)           0.853    10.820    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/pipeReg_reg[0][memQueueData][memOpInfo][storeQueuePtr][0]__0_3
    SLICE_X8Y31          LUT2 (Prop_lut2_I1_O)        0.150    10.970 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_16/O
                         net (fo=1, routed)           0.661    11.631    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_16_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I0_O)        0.328    11.959 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_11/O
                         net (fo=3, routed)           0.616    12.574    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg_reg[0]_1
    SLICE_X10Y31         LUT6 (Prop_lut6_I1_O)        0.124    12.698 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg[0]_i_2/O
                         net (fo=1, routed)           0.572    13.270    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg[0]_i_2_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.394 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg[0]_i_1/O
                         net (fo=6, routed)           0.865    14.260    design_1_i/RSD_0/inst/main/main/core/mtStage/loadStoreUnitIF\\.storeLoadForwarded[0]_230
    SLICE_X20Y29         LUT4 (Prop_lut4_I0_O)        0.124    14.384 f  design_1_i/RSD_0/inst/main/main/core/mtStage/headStoreHasAllocatedMSHRPipeReg_i_4/O
                         net (fo=2, routed)           0.876    15.260    design_1_i/RSD_0/inst/main/main/core/dCache/arrayMux/loadStoreUnitIF\\.dcReadCancelFromMT_Stage[0]_85
    SLICE_X17Y20         LUT6 (Prop_lut6_I0_O)        0.124    15.384 r  design_1_i/RSD_0/inst/main/main/core/dCache/arrayMux/headStoreHasAllocatedMSHRPipeReg_i_2/O
                         net (fo=48, routed)          0.656    16.041    design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/p_2_in
    SLICE_X18Y24         LUT3 (Prop_lut3_I2_O)        0.124    16.165 r  design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/array_reg_0_31_72_77_i_2/O
                         net (fo=13, routed)          0.843    17.008    design_1_i/RSD_0/inst/main/main/core/dCache/array/genblk1[0].tagArray/pipeReg_reg[0][regValid]_0
    SLICE_X18Y30         LUT4 (Prop_lut4_I3_O)        0.124    17.132 f  design_1_i/RSD_0/inst/main/main/core/dCache/array/genblk1[0].tagArray/pipeReg[0][regValid]_i_3/O
                         net (fo=1, routed)           0.583    17.715    design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][regValid]_0
    SLICE_X17Y30         LUT6 (Prop_lut6_I4_O)        0.124    17.839 f  design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg[0][regValid]_i_1/O
                         net (fo=20, routed)          0.910    18.749    design_1_i/RSD_0/inst/main/main/core/mtStage/loadStoreUnitIF\\.executedLoadRegValid[0]_83
    SLICE_X28Y30         LUT4 (Prop_lut4_I3_O)        0.124    18.873 r  design_1_i/RSD_0/inst/main/main/core/mtStage/array_reg_0_31_222_227_i_1/O
                         net (fo=4, routed)           1.166    20.038    design_1_i/RSD_0/inst/main/main/core/mtStage/wv[208]
    SLICE_X52Y34         LUT6 (Prop_lut6_I4_O)        0.124    20.162 r  design_1_i/RSD_0/inst/main/main/core/mtStage/regTailStorage[4]_i_1/O
                         net (fo=668, routed)         1.646    21.808    design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/WE
    SLICE_X86Y40         RAMD32                                       r  design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.561    22.740    design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/WCLK
    SLICE_X86Y40         RAMD32                                       r  design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/RAMC_D1/CLK
                         clock pessimism              0.129    22.869    
                         clock uncertainty           -0.302    22.567    
    SLICE_X86Y40         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    22.039    design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/RAMC_D1
  -------------------------------------------------------------------
                         required time                         22.039    
                         arrival time                         -21.808    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][phyAddrOut][addr][7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.770ns  (logic 3.680ns (19.605%)  route 15.090ns (80.395%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.744     3.038    design_1_i/RSD_0/inst/main/main/core/mtStage/clk
    SLICE_X14Y29         FDSE                                         r  design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][phyAddrOut][addr][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDSE (Prop_fdse_C_Q)         0.518     3.556 r  design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][phyAddrOut][addr][7]/Q
                         net (fo=34, routed)          1.687     5.243    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_55_0[5]
    SLICE_X6Y28          LUT6 (Prop_lut6_I1_O)        0.124     5.367 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_183/O
                         net (fo=1, routed)           0.000     5.367    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_183_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.900 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000     5.900    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_117_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.129 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_64/CO[2]
                         net (fo=1, routed)           0.743     6.872    design_1_i/RSD_0/inst/main/main/core/storeQueue/request312_out
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.310     7.182 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_32/O
                         net (fo=4, routed)           0.880     8.062    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_32_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.186 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/array_reg_0_15_0_5_i_41/O
                         net (fo=4, routed)           0.791     8.977    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_23_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.124     9.101 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_33/O
                         net (fo=2, routed)           0.742     9.843    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/pipeReg_reg[0][memQueueData][memOpInfo][storeQueuePtr][0]__0_7
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.124     9.967 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_23/O
                         net (fo=4, routed)           0.853    10.820    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/pipeReg_reg[0][memQueueData][memOpInfo][storeQueuePtr][0]__0_3
    SLICE_X8Y31          LUT2 (Prop_lut2_I1_O)        0.150    10.970 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_16/O
                         net (fo=1, routed)           0.661    11.631    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_16_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I0_O)        0.328    11.959 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_11/O
                         net (fo=3, routed)           0.616    12.574    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg_reg[0]_1
    SLICE_X10Y31         LUT6 (Prop_lut6_I1_O)        0.124    12.698 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg[0]_i_2/O
                         net (fo=1, routed)           0.572    13.270    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg[0]_i_2_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.394 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg[0]_i_1/O
                         net (fo=6, routed)           0.865    14.260    design_1_i/RSD_0/inst/main/main/core/mtStage/loadStoreUnitIF\\.storeLoadForwarded[0]_230
    SLICE_X20Y29         LUT4 (Prop_lut4_I0_O)        0.124    14.384 f  design_1_i/RSD_0/inst/main/main/core/mtStage/headStoreHasAllocatedMSHRPipeReg_i_4/O
                         net (fo=2, routed)           0.876    15.260    design_1_i/RSD_0/inst/main/main/core/dCache/arrayMux/loadStoreUnitIF\\.dcReadCancelFromMT_Stage[0]_85
    SLICE_X17Y20         LUT6 (Prop_lut6_I0_O)        0.124    15.384 r  design_1_i/RSD_0/inst/main/main/core/dCache/arrayMux/headStoreHasAllocatedMSHRPipeReg_i_2/O
                         net (fo=48, routed)          0.656    16.041    design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/p_2_in
    SLICE_X18Y24         LUT3 (Prop_lut3_I2_O)        0.124    16.165 r  design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/array_reg_0_31_72_77_i_2/O
                         net (fo=13, routed)          0.843    17.008    design_1_i/RSD_0/inst/main/main/core/dCache/array/genblk1[0].tagArray/pipeReg_reg[0][regValid]_0
    SLICE_X18Y30         LUT4 (Prop_lut4_I3_O)        0.124    17.132 f  design_1_i/RSD_0/inst/main/main/core/dCache/array/genblk1[0].tagArray/pipeReg[0][regValid]_i_3/O
                         net (fo=1, routed)           0.583    17.715    design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][regValid]_0
    SLICE_X17Y30         LUT6 (Prop_lut6_I4_O)        0.124    17.839 f  design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg[0][regValid]_i_1/O
                         net (fo=20, routed)          0.910    18.749    design_1_i/RSD_0/inst/main/main/core/mtStage/loadStoreUnitIF\\.executedLoadRegValid[0]_83
    SLICE_X28Y30         LUT4 (Prop_lut4_I3_O)        0.124    18.873 r  design_1_i/RSD_0/inst/main/main/core/mtStage/array_reg_0_31_222_227_i_1/O
                         net (fo=4, routed)           1.166    20.038    design_1_i/RSD_0/inst/main/main/core/mtStage/wv[208]
    SLICE_X52Y34         LUT6 (Prop_lut6_I4_O)        0.124    20.162 r  design_1_i/RSD_0/inst/main/main/core/mtStage/regTailStorage[4]_i_1/O
                         net (fo=668, routed)         1.646    21.808    design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/WE
    SLICE_X86Y40         RAMS32                                       r  design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.561    22.740    design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/WCLK
    SLICE_X86Y40         RAMS32                                       r  design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/RAMD/CLK
                         clock pessimism              0.129    22.869    
                         clock uncertainty           -0.302    22.567    
    SLICE_X86Y40         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.528    22.039    design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/RAMD
  -------------------------------------------------------------------
                         required time                         22.039    
                         arrival time                         -21.808    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][phyAddrOut][addr][7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.770ns  (logic 3.680ns (19.605%)  route 15.090ns (80.395%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.744     3.038    design_1_i/RSD_0/inst/main/main/core/mtStage/clk
    SLICE_X14Y29         FDSE                                         r  design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][phyAddrOut][addr][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDSE (Prop_fdse_C_Q)         0.518     3.556 r  design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][phyAddrOut][addr][7]/Q
                         net (fo=34, routed)          1.687     5.243    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_55_0[5]
    SLICE_X6Y28          LUT6 (Prop_lut6_I1_O)        0.124     5.367 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_183/O
                         net (fo=1, routed)           0.000     5.367    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_183_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.900 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000     5.900    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_117_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.129 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_64/CO[2]
                         net (fo=1, routed)           0.743     6.872    design_1_i/RSD_0/inst/main/main/core/storeQueue/request312_out
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.310     7.182 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_32/O
                         net (fo=4, routed)           0.880     8.062    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_32_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.186 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/array_reg_0_15_0_5_i_41/O
                         net (fo=4, routed)           0.791     8.977    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_23_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.124     9.101 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_33/O
                         net (fo=2, routed)           0.742     9.843    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/pipeReg_reg[0][memQueueData][memOpInfo][storeQueuePtr][0]__0_7
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.124     9.967 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_23/O
                         net (fo=4, routed)           0.853    10.820    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/pipeReg_reg[0][memQueueData][memOpInfo][storeQueuePtr][0]__0_3
    SLICE_X8Y31          LUT2 (Prop_lut2_I1_O)        0.150    10.970 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_16/O
                         net (fo=1, routed)           0.661    11.631    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_16_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I0_O)        0.328    11.959 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_11/O
                         net (fo=3, routed)           0.616    12.574    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg_reg[0]_1
    SLICE_X10Y31         LUT6 (Prop_lut6_I1_O)        0.124    12.698 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg[0]_i_2/O
                         net (fo=1, routed)           0.572    13.270    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg[0]_i_2_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.394 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg[0]_i_1/O
                         net (fo=6, routed)           0.865    14.260    design_1_i/RSD_0/inst/main/main/core/mtStage/loadStoreUnitIF\\.storeLoadForwarded[0]_230
    SLICE_X20Y29         LUT4 (Prop_lut4_I0_O)        0.124    14.384 f  design_1_i/RSD_0/inst/main/main/core/mtStage/headStoreHasAllocatedMSHRPipeReg_i_4/O
                         net (fo=2, routed)           0.876    15.260    design_1_i/RSD_0/inst/main/main/core/dCache/arrayMux/loadStoreUnitIF\\.dcReadCancelFromMT_Stage[0]_85
    SLICE_X17Y20         LUT6 (Prop_lut6_I0_O)        0.124    15.384 r  design_1_i/RSD_0/inst/main/main/core/dCache/arrayMux/headStoreHasAllocatedMSHRPipeReg_i_2/O
                         net (fo=48, routed)          0.656    16.041    design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/p_2_in
    SLICE_X18Y24         LUT3 (Prop_lut3_I2_O)        0.124    16.165 r  design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/array_reg_0_31_72_77_i_2/O
                         net (fo=13, routed)          0.843    17.008    design_1_i/RSD_0/inst/main/main/core/dCache/array/genblk1[0].tagArray/pipeReg_reg[0][regValid]_0
    SLICE_X18Y30         LUT4 (Prop_lut4_I3_O)        0.124    17.132 f  design_1_i/RSD_0/inst/main/main/core/dCache/array/genblk1[0].tagArray/pipeReg[0][regValid]_i_3/O
                         net (fo=1, routed)           0.583    17.715    design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][regValid]_0
    SLICE_X17Y30         LUT6 (Prop_lut6_I4_O)        0.124    17.839 f  design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg[0][regValid]_i_1/O
                         net (fo=20, routed)          0.910    18.749    design_1_i/RSD_0/inst/main/main/core/mtStage/loadStoreUnitIF\\.executedLoadRegValid[0]_83
    SLICE_X28Y30         LUT4 (Prop_lut4_I3_O)        0.124    18.873 r  design_1_i/RSD_0/inst/main/main/core/mtStage/array_reg_0_31_222_227_i_1/O
                         net (fo=4, routed)           1.166    20.038    design_1_i/RSD_0/inst/main/main/core/mtStage/wv[208]
    SLICE_X52Y34         LUT6 (Prop_lut6_I4_O)        0.124    20.162 r  design_1_i/RSD_0/inst/main/main/core/mtStage/regTailStorage[4]_i_1/O
                         net (fo=668, routed)         1.646    21.808    design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/WE
    SLICE_X86Y40         RAMS32                                       r  design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.561    22.740    design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/WCLK
    SLICE_X86Y40         RAMS32                                       r  design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/RAMD_D1/CLK
                         clock pessimism              0.129    22.869    
                         clock uncertainty           -0.302    22.567    
    SLICE_X86Y40         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.528    22.039    design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_426_431/RAMD_D1
  -------------------------------------------------------------------
                         required time                         22.039    
                         arrival time                         -21.808    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][phyAddrOut][addr][7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_420_425/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.747ns  (logic 3.680ns (19.630%)  route 15.067ns (80.370%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.744     3.038    design_1_i/RSD_0/inst/main/main/core/mtStage/clk
    SLICE_X14Y29         FDSE                                         r  design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][phyAddrOut][addr][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDSE (Prop_fdse_C_Q)         0.518     3.556 r  design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][phyAddrOut][addr][7]/Q
                         net (fo=34, routed)          1.687     5.243    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_55_0[5]
    SLICE_X6Y28          LUT6 (Prop_lut6_I1_O)        0.124     5.367 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_183/O
                         net (fo=1, routed)           0.000     5.367    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_183_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.900 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000     5.900    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_117_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.129 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_64/CO[2]
                         net (fo=1, routed)           0.743     6.872    design_1_i/RSD_0/inst/main/main/core/storeQueue/request312_out
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.310     7.182 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_32/O
                         net (fo=4, routed)           0.880     8.062    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_32_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.186 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/array_reg_0_15_0_5_i_41/O
                         net (fo=4, routed)           0.791     8.977    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_23_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.124     9.101 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_33/O
                         net (fo=2, routed)           0.742     9.843    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/pipeReg_reg[0][memQueueData][memOpInfo][storeQueuePtr][0]__0_7
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.124     9.967 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_23/O
                         net (fo=4, routed)           0.853    10.820    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/pipeReg_reg[0][memQueueData][memOpInfo][storeQueuePtr][0]__0_3
    SLICE_X8Y31          LUT2 (Prop_lut2_I1_O)        0.150    10.970 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_16/O
                         net (fo=1, routed)           0.661    11.631    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_16_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I0_O)        0.328    11.959 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_11/O
                         net (fo=3, routed)           0.616    12.574    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg_reg[0]_1
    SLICE_X10Y31         LUT6 (Prop_lut6_I1_O)        0.124    12.698 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg[0]_i_2/O
                         net (fo=1, routed)           0.572    13.270    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg[0]_i_2_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.394 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg[0]_i_1/O
                         net (fo=6, routed)           0.865    14.260    design_1_i/RSD_0/inst/main/main/core/mtStage/loadStoreUnitIF\\.storeLoadForwarded[0]_230
    SLICE_X20Y29         LUT4 (Prop_lut4_I0_O)        0.124    14.384 f  design_1_i/RSD_0/inst/main/main/core/mtStage/headStoreHasAllocatedMSHRPipeReg_i_4/O
                         net (fo=2, routed)           0.876    15.260    design_1_i/RSD_0/inst/main/main/core/dCache/arrayMux/loadStoreUnitIF\\.dcReadCancelFromMT_Stage[0]_85
    SLICE_X17Y20         LUT6 (Prop_lut6_I0_O)        0.124    15.384 r  design_1_i/RSD_0/inst/main/main/core/dCache/arrayMux/headStoreHasAllocatedMSHRPipeReg_i_2/O
                         net (fo=48, routed)          0.656    16.041    design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/p_2_in
    SLICE_X18Y24         LUT3 (Prop_lut3_I2_O)        0.124    16.165 r  design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/array_reg_0_31_72_77_i_2/O
                         net (fo=13, routed)          0.843    17.008    design_1_i/RSD_0/inst/main/main/core/dCache/array/genblk1[0].tagArray/pipeReg_reg[0][regValid]_0
    SLICE_X18Y30         LUT4 (Prop_lut4_I3_O)        0.124    17.132 f  design_1_i/RSD_0/inst/main/main/core/dCache/array/genblk1[0].tagArray/pipeReg[0][regValid]_i_3/O
                         net (fo=1, routed)           0.583    17.715    design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][regValid]_0
    SLICE_X17Y30         LUT6 (Prop_lut6_I4_O)        0.124    17.839 f  design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg[0][regValid]_i_1/O
                         net (fo=20, routed)          0.910    18.749    design_1_i/RSD_0/inst/main/main/core/mtStage/loadStoreUnitIF\\.executedLoadRegValid[0]_83
    SLICE_X28Y30         LUT4 (Prop_lut4_I3_O)        0.124    18.873 r  design_1_i/RSD_0/inst/main/main/core/mtStage/array_reg_0_31_222_227_i_1/O
                         net (fo=4, routed)           1.166    20.038    design_1_i/RSD_0/inst/main/main/core/mtStage/wv[208]
    SLICE_X52Y34         LUT6 (Prop_lut6_I4_O)        0.124    20.162 r  design_1_i/RSD_0/inst/main/main/core/mtStage/regTailStorage[4]_i_1/O
                         net (fo=668, routed)         1.622    21.785    design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_420_425/WE
    SLICE_X82Y42         RAMD32                                       r  design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_420_425/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.561    22.740    design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_420_425/WCLK
    SLICE_X82Y42         RAMD32                                       r  design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_420_425/RAMA/CLK
                         clock pessimism              0.129    22.869    
                         clock uncertainty           -0.302    22.567    
    SLICE_X82Y42         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    22.039    design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_420_425/RAMA
  -------------------------------------------------------------------
                         required time                         22.039    
                         arrival time                         -21.785    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][phyAddrOut][addr][7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_420_425/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.747ns  (logic 3.680ns (19.630%)  route 15.067ns (80.370%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.744     3.038    design_1_i/RSD_0/inst/main/main/core/mtStage/clk
    SLICE_X14Y29         FDSE                                         r  design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][phyAddrOut][addr][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDSE (Prop_fdse_C_Q)         0.518     3.556 r  design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][phyAddrOut][addr][7]/Q
                         net (fo=34, routed)          1.687     5.243    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_55_0[5]
    SLICE_X6Y28          LUT6 (Prop_lut6_I1_O)        0.124     5.367 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_183/O
                         net (fo=1, routed)           0.000     5.367    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_183_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.900 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000     5.900    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_117_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.129 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg_reg[0]_i_64/CO[2]
                         net (fo=1, routed)           0.743     6.872    design_1_i/RSD_0/inst/main/main/core/storeQueue/request312_out
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.310     7.182 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_32/O
                         net (fo=4, routed)           0.880     8.062    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeLoadForwardedReg[0]_i_32_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.186 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/array_reg_0_15_0_5_i_41/O
                         net (fo=4, routed)           0.791     8.977    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_23_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.124     9.101 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_33/O
                         net (fo=2, routed)           0.742     9.843    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/pipeReg_reg[0][memQueueData][memOpInfo][storeQueuePtr][0]__0_7
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.124     9.967 r  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_23/O
                         net (fo=4, routed)           0.853    10.820    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/pipeReg_reg[0][memQueueData][memOpInfo][storeQueuePtr][0]__0_3
    SLICE_X8Y31          LUT2 (Prop_lut2_I1_O)        0.150    10.970 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_16/O
                         net (fo=1, routed)           0.661    11.631    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_16_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I0_O)        0.328    11.959 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueueData/body/(null)[0].rBank/array_reg_0_15_0_5_i_11/O
                         net (fo=3, routed)           0.616    12.574    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg_reg[0]_1
    SLICE_X10Y31         LUT6 (Prop_lut6_I1_O)        0.124    12.698 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg[0]_i_2/O
                         net (fo=1, routed)           0.572    13.270    design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg[0]_i_2_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.394 f  design_1_i/RSD_0/inst/main/main/core/storeQueue/storeQueuePointer/storeLoadForwardedReg[0]_i_1/O
                         net (fo=6, routed)           0.865    14.260    design_1_i/RSD_0/inst/main/main/core/mtStage/loadStoreUnitIF\\.storeLoadForwarded[0]_230
    SLICE_X20Y29         LUT4 (Prop_lut4_I0_O)        0.124    14.384 f  design_1_i/RSD_0/inst/main/main/core/mtStage/headStoreHasAllocatedMSHRPipeReg_i_4/O
                         net (fo=2, routed)           0.876    15.260    design_1_i/RSD_0/inst/main/main/core/dCache/arrayMux/loadStoreUnitIF\\.dcReadCancelFromMT_Stage[0]_85
    SLICE_X17Y20         LUT6 (Prop_lut6_I0_O)        0.124    15.384 r  design_1_i/RSD_0/inst/main/main/core/dCache/arrayMux/headStoreHasAllocatedMSHRPipeReg_i_2/O
                         net (fo=48, routed)          0.656    16.041    design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/p_2_in
    SLICE_X18Y24         LUT3 (Prop_lut3_I2_O)        0.124    16.165 r  design_1_i/RSD_0/inst/main/main/core/dCache/missHandler/array_reg_0_31_72_77_i_2/O
                         net (fo=13, routed)          0.843    17.008    design_1_i/RSD_0/inst/main/main/core/dCache/array/genblk1[0].tagArray/pipeReg_reg[0][regValid]_0
    SLICE_X18Y30         LUT4 (Prop_lut4_I3_O)        0.124    17.132 f  design_1_i/RSD_0/inst/main/main/core/dCache/array/genblk1[0].tagArray/pipeReg[0][regValid]_i_3/O
                         net (fo=1, routed)           0.583    17.715    design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg_reg[0][regValid]_0
    SLICE_X17Y30         LUT6 (Prop_lut6_I4_O)        0.124    17.839 f  design_1_i/RSD_0/inst/main/main/core/mtStage/pipeReg[0][regValid]_i_1/O
                         net (fo=20, routed)          0.910    18.749    design_1_i/RSD_0/inst/main/main/core/mtStage/loadStoreUnitIF\\.executedLoadRegValid[0]_83
    SLICE_X28Y30         LUT4 (Prop_lut4_I3_O)        0.124    18.873 r  design_1_i/RSD_0/inst/main/main/core/mtStage/array_reg_0_31_222_227_i_1/O
                         net (fo=4, routed)           1.166    20.038    design_1_i/RSD_0/inst/main/main/core/mtStage/wv[208]
    SLICE_X52Y34         LUT6 (Prop_lut6_I4_O)        0.124    20.162 r  design_1_i/RSD_0/inst/main/main/core/mtStage/regTailStorage[4]_i_1/O
                         net (fo=668, routed)         1.622    21.785    design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_420_425/WE
    SLICE_X82Y42         RAMD32                                       r  design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_420_425/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.561    22.740    design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_420_425/WCLK
    SLICE_X82Y42         RAMD32                                       r  design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_420_425/RAMA_D1/CLK
                         clock pessimism              0.129    22.869    
                         clock uncertainty           -0.302    22.567    
    SLICE_X82Y42         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    22.039    design_1_i/RSD_0/inst/main/main/core/replayQueue/replayQueue/array_reg_0_31_420_425/RAMA_D1
  -------------------------------------------------------------------
                         required time                         22.039    
                         arrival time                         -21.785    
  -------------------------------------------------------------------
                         slack                                  0.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/pointer/regTailStorage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.573     0.909    design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/pointer/axi4MemoryIF_M_AXI_ACLK
    SLICE_X27Y53         FDRE                                         r  design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/pointer/regTailStorage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y53         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/pointer/regTailStorage_reg[0]/Q
                         net (fo=42, routed)          0.206     1.256    design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/ADDRD0
    SLICE_X26Y53         RAMD32                                       r  design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.843     1.209    design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/WCLK
    SLICE_X26Y53         RAMD32                                       r  design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/RAMA/CLK
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y53         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.232    design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/pointer/regTailStorage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.573     0.909    design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/pointer/axi4MemoryIF_M_AXI_ACLK
    SLICE_X27Y53         FDRE                                         r  design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/pointer/regTailStorage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y53         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/pointer/regTailStorage_reg[0]/Q
                         net (fo=42, routed)          0.206     1.256    design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/ADDRD0
    SLICE_X26Y53         RAMD32                                       r  design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.843     1.209    design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/WCLK
    SLICE_X26Y53         RAMD32                                       r  design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y53         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.232    design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/pointer/regTailStorage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.573     0.909    design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/pointer/axi4MemoryIF_M_AXI_ACLK
    SLICE_X27Y53         FDRE                                         r  design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/pointer/regTailStorage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y53         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/pointer/regTailStorage_reg[0]/Q
                         net (fo=42, routed)          0.206     1.256    design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/ADDRD0
    SLICE_X26Y53         RAMD32                                       r  design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.843     1.209    design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/WCLK
    SLICE_X26Y53         RAMD32                                       r  design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/RAMB/CLK
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y53         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.232    design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/pointer/regTailStorage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.573     0.909    design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/pointer/axi4MemoryIF_M_AXI_ACLK
    SLICE_X27Y53         FDRE                                         r  design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/pointer/regTailStorage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y53         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/pointer/regTailStorage_reg[0]/Q
                         net (fo=42, routed)          0.206     1.256    design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/ADDRD0
    SLICE_X26Y53         RAMD32                                       r  design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.843     1.209    design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/WCLK
    SLICE_X26Y53         RAMD32                                       r  design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/RAMB_D1/CLK
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y53         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.232    design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/pointer/regTailStorage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.573     0.909    design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/pointer/axi4MemoryIF_M_AXI_ACLK
    SLICE_X27Y53         FDRE                                         r  design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/pointer/regTailStorage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y53         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/pointer/regTailStorage_reg[0]/Q
                         net (fo=42, routed)          0.206     1.256    design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/ADDRD0
    SLICE_X26Y53         RAMD32                                       r  design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.843     1.209    design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/WCLK
    SLICE_X26Y53         RAMD32                                       r  design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/RAMC/CLK
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y53         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.232    design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/pointer/regTailStorage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.573     0.909    design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/pointer/axi4MemoryIF_M_AXI_ACLK
    SLICE_X27Y53         FDRE                                         r  design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/pointer/regTailStorage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y53         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/pointer/regTailStorage_reg[0]/Q
                         net (fo=42, routed)          0.206     1.256    design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/ADDRD0
    SLICE_X26Y53         RAMD32                                       r  design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.843     1.209    design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/WCLK
    SLICE_X26Y53         RAMD32                                       r  design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/RAMC_D1/CLK
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y53         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.232    design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/pointer/regTailStorage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.573     0.909    design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/pointer/axi4MemoryIF_M_AXI_ACLK
    SLICE_X27Y53         FDRE                                         r  design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/pointer/regTailStorage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y53         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/pointer/regTailStorage_reg[0]/Q
                         net (fo=42, routed)          0.206     1.256    design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/ADDRD0
    SLICE_X26Y53         RAMS32                                       r  design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.843     1.209    design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/WCLK
    SLICE_X26Y53         RAMS32                                       r  design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/RAMD/CLK
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y53         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.232    design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/pointer/regTailStorage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.573     0.909    design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/pointer/axi4MemoryIF_M_AXI_ACLK
    SLICE_X27Y53         FDRE                                         r  design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/pointer/regTailStorage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y53         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/pointer/regTailStorage_reg[0]/Q
                         net (fo=42, routed)          0.206     1.256    design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/ADDRD0
    SLICE_X26Y53         RAMS32                                       r  design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.843     1.209    design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/WCLK
    SLICE_X26Y53         RAMS32                                       r  design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/RAMD_D1/CLK
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y53         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.232    design_1_i/RSD_0/inst/main/main/axi4Memory/memoryReadReqQueue/memoryReadReqQueue_reg_0_3_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.566     0.902    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y72         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDCE (Prop_fdce_C_Q)         0.141     1.043 r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.249    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD0
    SLICE_X30Y72         RAMD32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.831     1.197    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X30Y72         RAMD32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.282     0.915    
    SLICE_X30Y72         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.225    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.566     0.902    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y72         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDCE (Prop_fdce_C_Q)         0.141     1.043 r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.249    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD0
    SLICE_X30Y72         RAMD32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.831     1.197    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X30Y72         RAMD32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.282     0.915    
    SLICE_X30Y72         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.225    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X3Y25   design_1_i/RSD_0/inst/main/main/core/mulDivUnit/BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0]__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X3Y23   design_1_i/RSD_0/inst/main/main/core/mulDivUnit/BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0]/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y30  design_1_i/RSD_0/inst/main/main/axi4LitePlToPsControlRegister/controlQueue/controlQueue_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y30  design_1_i/RSD_0/inst/main/main/axi4LitePlToPsControlRegister/controlQueue/controlQueue_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y2   design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y2   design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y2   design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y2   design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y2   design_1_i/RSD_0/inst/main/main/core/genblk1[1].array/tagValidArray/array_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y2   design_1_i/RSD_0/inst/main/main/core/genblk1[1].array/tagValidArray/array_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y4   design_1_i/RSD_0/inst/main/main/core/destinationRAM/dstRAM/body/(null)[1].(null)[3].rBank/array_reg_0_15_6_6/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y4   design_1_i/RSD_0/inst/main/main/core/destinationRAM/dstRAM/body/(null)[1].(null)[3].rBank/array_reg_0_15_6_6/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y4   design_1_i/RSD_0/inst/main/main/core/destinationRAM/dstRAM/body/(null)[1].(null)[3].rBank/array_reg_0_15_6_6/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y4   design_1_i/RSD_0/inst/main/main/core/destinationRAM/dstRAM/body/(null)[1].(null)[3].rBank/array_reg_0_15_6_6/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y4   design_1_i/RSD_0/inst/main/main/core/destinationRAM/dstRAM/body/(null)[1].(null)[3].rBank/array_reg_0_15_6_6/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y4   design_1_i/RSD_0/inst/main/main/core/destinationRAM/dstRAM/body/(null)[1].(null)[3].rBank/array_reg_0_15_6_6/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y4   design_1_i/RSD_0/inst/main/main/core/destinationRAM/dstRAM/body/(null)[1].(null)[3].rBank/array_reg_0_15_6_6/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y4   design_1_i/RSD_0/inst/main/main/core/destinationRAM/dstRAM/body/(null)[1].(null)[3].rBank/array_reg_0_15_6_6/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X32Y58  design_1_i/RSD_0/inst/main/main/core/registerFile/phyReg/body/(null)[2].(null)[7].rBank/array_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X32Y58  design_1_i/RSD_0/inst/main/main/core/registerFile/phyReg/body/(null)[2].(null)[7].rBank/array_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y39  design_1_i/RSD_0/inst/main/main/core/issueQueue/memPayloadRAM/body/wj[0].wi[1].wBank/array_reg_0_15_30_35/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y39  design_1_i/RSD_0/inst/main/main/core/issueQueue/memPayloadRAM/body/wj[0].wi[1].wBank/array_reg_0_15_30_35/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y39  design_1_i/RSD_0/inst/main/main/core/issueQueue/memPayloadRAM/body/wj[0].wi[1].wBank/array_reg_0_15_30_35/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y39  design_1_i/RSD_0/inst/main/main/core/issueQueue/memPayloadRAM/body/wj[0].wi[1].wBank/array_reg_0_15_30_35/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y39  design_1_i/RSD_0/inst/main/main/core/issueQueue/memPayloadRAM/body/wj[0].wi[1].wBank/array_reg_0_15_30_35/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y39  design_1_i/RSD_0/inst/main/main/core/issueQueue/memPayloadRAM/body/wj[0].wi[1].wBank/array_reg_0_15_30_35/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y39  design_1_i/RSD_0/inst/main/main/core/issueQueue/memPayloadRAM/body/wj[0].wi[1].wBank/array_reg_0_15_30_35/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y39  design_1_i/RSD_0/inst/main/main/core/issueQueue/memPayloadRAM/body/wj[0].wi[1].wBank/array_reg_0_15_30_35/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y37  design_1_i/RSD_0/inst/main/main/core/issueQueue/memPayloadRAM/body/wj[0].wi[1].wBank/array_reg_0_15_36_41/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y37  design_1_i/RSD_0/inst/main/main/core/issueQueue/memPayloadRAM/body/wj[0].wi[1].wBank/array_reg_0_15_36_41/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.525ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.297ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/rstController/rst_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.580ns (19.383%)  route 2.412ns (80.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.641     2.935    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y81         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.456     3.391 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=8, routed)           1.096     4.487    design_1_i/RSD_0/inst/main/main/rstController/negResetIn
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.611 f  design_1_i/RSD_0/inst/main/main/rstController/rst_i_2/O
                         net (fo=16, routed)          1.316     5.927    design_1_i/RSD_0/inst/main/main/rstController/rstTrigger
    SLICE_X48Y53         FDPE                                         f  design_1_i/RSD_0/inst/main/main/rstController/rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.477    22.656    design_1_i/RSD_0/inst/main/main/rstController/clk
    SLICE_X48Y53         FDPE                                         r  design_1_i/RSD_0/inst/main/main/rstController/rst_reg/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X48Y53         FDPE (Recov_fdpe_C_PRE)     -0.359    22.224    design_1_i/RSD_0/inst/main/main/rstController/rst_reg
  -------------------------------------------------------------------
                         required time                         22.224    
                         arrival time                          -5.927    
  -------------------------------------------------------------------
                         slack                                 16.297    

Slack (MET) :             16.392ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.580ns (20.087%)  route 2.307ns (79.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.675     2.969    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y74         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y74         FDRE (Prop_fdre_C_Q)         0.456     3.425 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.958     4.383    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y74         LUT3 (Prop_lut3_I1_O)        0.124     4.507 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.350     5.856    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X27Y67         FDCE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.513    22.692    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y67         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.264    22.956    
                         clock uncertainty           -0.302    22.654    
    SLICE_X27Y67         FDCE (Recov_fdce_C_CLR)     -0.405    22.249    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         22.249    
                         arrival time                          -5.856    
  -------------------------------------------------------------------
                         slack                                 16.392    

Slack (MET) :             16.392ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.580ns (20.087%)  route 2.307ns (79.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.675     2.969    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y74         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y74         FDRE (Prop_fdre_C_Q)         0.456     3.425 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.958     4.383    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y74         LUT3 (Prop_lut3_I1_O)        0.124     4.507 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.350     5.856    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X27Y67         FDCE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.513    22.692    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y67         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.264    22.956    
                         clock uncertainty           -0.302    22.654    
    SLICE_X27Y67         FDCE (Recov_fdce_C_CLR)     -0.405    22.249    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         22.249    
                         arrival time                          -5.856    
  -------------------------------------------------------------------
                         slack                                 16.392    

Slack (MET) :             16.461ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/rstController/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.580ns (20.906%)  route 2.194ns (79.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 22.648 - 20.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.641     2.935    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y81         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.456     3.391 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=8, routed)           1.096     4.487    design_1_i/RSD_0/inst/main/main/rstController/negResetIn
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.611 f  design_1_i/RSD_0/inst/main/main/rstController/rst_i_2/O
                         net (fo=16, routed)          1.098     5.709    design_1_i/RSD_0/inst/main/main/rstController/rstTrigger
    SLICE_X35Y70         FDCE                                         f  design_1_i/RSD_0/inst/main/main/rstController/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.469    22.648    design_1_i/RSD_0/inst/main/main/rstController/clk
    SLICE_X35Y70         FDCE                                         r  design_1_i/RSD_0/inst/main/main/rstController/count_reg[10]/C
                         clock pessimism              0.229    22.877    
                         clock uncertainty           -0.302    22.575    
    SLICE_X35Y70         FDCE (Recov_fdce_C_CLR)     -0.405    22.170    design_1_i/RSD_0/inst/main/main/rstController/count_reg[10]
  -------------------------------------------------------------------
                         required time                         22.170    
                         arrival time                          -5.709    
  -------------------------------------------------------------------
                         slack                                 16.461    

Slack (MET) :             16.461ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/rstController/count_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.580ns (20.906%)  route 2.194ns (79.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 22.648 - 20.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.641     2.935    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y81         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.456     3.391 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=8, routed)           1.096     4.487    design_1_i/RSD_0/inst/main/main/rstController/negResetIn
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.611 f  design_1_i/RSD_0/inst/main/main/rstController/rst_i_2/O
                         net (fo=16, routed)          1.098     5.709    design_1_i/RSD_0/inst/main/main/rstController/rstTrigger
    SLICE_X35Y70         FDCE                                         f  design_1_i/RSD_0/inst/main/main/rstController/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.469    22.648    design_1_i/RSD_0/inst/main/main/rstController/clk
    SLICE_X35Y70         FDCE                                         r  design_1_i/RSD_0/inst/main/main/rstController/count_reg[11]/C
                         clock pessimism              0.229    22.877    
                         clock uncertainty           -0.302    22.575    
    SLICE_X35Y70         FDCE (Recov_fdce_C_CLR)     -0.405    22.170    design_1_i/RSD_0/inst/main/main/rstController/count_reg[11]
  -------------------------------------------------------------------
                         required time                         22.170    
                         arrival time                          -5.709    
  -------------------------------------------------------------------
                         slack                                 16.461    

Slack (MET) :             16.461ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/rstController/count_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.580ns (20.906%)  route 2.194ns (79.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 22.648 - 20.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.641     2.935    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y81         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.456     3.391 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=8, routed)           1.096     4.487    design_1_i/RSD_0/inst/main/main/rstController/negResetIn
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.611 f  design_1_i/RSD_0/inst/main/main/rstController/rst_i_2/O
                         net (fo=16, routed)          1.098     5.709    design_1_i/RSD_0/inst/main/main/rstController/rstTrigger
    SLICE_X35Y70         FDCE                                         f  design_1_i/RSD_0/inst/main/main/rstController/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.469    22.648    design_1_i/RSD_0/inst/main/main/rstController/clk
    SLICE_X35Y70         FDCE                                         r  design_1_i/RSD_0/inst/main/main/rstController/count_reg[12]/C
                         clock pessimism              0.229    22.877    
                         clock uncertainty           -0.302    22.575    
    SLICE_X35Y70         FDCE (Recov_fdce_C_CLR)     -0.405    22.170    design_1_i/RSD_0/inst/main/main/rstController/count_reg[12]
  -------------------------------------------------------------------
                         required time                         22.170    
                         arrival time                          -5.709    
  -------------------------------------------------------------------
                         slack                                 16.461    

Slack (MET) :             16.461ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/rstController/count_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.580ns (20.906%)  route 2.194ns (79.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 22.648 - 20.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.641     2.935    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y81         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.456     3.391 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=8, routed)           1.096     4.487    design_1_i/RSD_0/inst/main/main/rstController/negResetIn
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.611 f  design_1_i/RSD_0/inst/main/main/rstController/rst_i_2/O
                         net (fo=16, routed)          1.098     5.709    design_1_i/RSD_0/inst/main/main/rstController/rstTrigger
    SLICE_X35Y70         FDCE                                         f  design_1_i/RSD_0/inst/main/main/rstController/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.469    22.648    design_1_i/RSD_0/inst/main/main/rstController/clk
    SLICE_X35Y70         FDCE                                         r  design_1_i/RSD_0/inst/main/main/rstController/count_reg[13]/C
                         clock pessimism              0.229    22.877    
                         clock uncertainty           -0.302    22.575    
    SLICE_X35Y70         FDCE (Recov_fdce_C_CLR)     -0.405    22.170    design_1_i/RSD_0/inst/main/main/rstController/count_reg[13]
  -------------------------------------------------------------------
                         required time                         22.170    
                         arrival time                          -5.709    
  -------------------------------------------------------------------
                         slack                                 16.461    

Slack (MET) :             16.461ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/rstController/count_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.580ns (20.906%)  route 2.194ns (79.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 22.648 - 20.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.641     2.935    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y81         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.456     3.391 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=8, routed)           1.096     4.487    design_1_i/RSD_0/inst/main/main/rstController/negResetIn
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.611 f  design_1_i/RSD_0/inst/main/main/rstController/rst_i_2/O
                         net (fo=16, routed)          1.098     5.709    design_1_i/RSD_0/inst/main/main/rstController/rstTrigger
    SLICE_X35Y70         FDCE                                         f  design_1_i/RSD_0/inst/main/main/rstController/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.469    22.648    design_1_i/RSD_0/inst/main/main/rstController/clk
    SLICE_X35Y70         FDCE                                         r  design_1_i/RSD_0/inst/main/main/rstController/count_reg[14]/C
                         clock pessimism              0.229    22.877    
                         clock uncertainty           -0.302    22.575    
    SLICE_X35Y70         FDCE (Recov_fdce_C_CLR)     -0.405    22.170    design_1_i/RSD_0/inst/main/main/rstController/count_reg[14]
  -------------------------------------------------------------------
                         required time                         22.170    
                         arrival time                          -5.709    
  -------------------------------------------------------------------
                         slack                                 16.461    

Slack (MET) :             16.461ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/rstController/count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.580ns (20.906%)  route 2.194ns (79.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 22.648 - 20.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.641     2.935    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y81         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.456     3.391 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=8, routed)           1.096     4.487    design_1_i/RSD_0/inst/main/main/rstController/negResetIn
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.124     4.611 f  design_1_i/RSD_0/inst/main/main/rstController/rst_i_2/O
                         net (fo=16, routed)          1.098     5.709    design_1_i/RSD_0/inst/main/main/rstController/rstTrigger
    SLICE_X35Y70         FDCE                                         f  design_1_i/RSD_0/inst/main/main/rstController/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.469    22.648    design_1_i/RSD_0/inst/main/main/rstController/clk
    SLICE_X35Y70         FDCE                                         r  design_1_i/RSD_0/inst/main/main/rstController/count_reg[9]/C
                         clock pessimism              0.229    22.877    
                         clock uncertainty           -0.302    22.575    
    SLICE_X35Y70         FDCE (Recov_fdce_C_CLR)     -0.405    22.170    design_1_i/RSD_0/inst/main/main/rstController/count_reg[9]
  -------------------------------------------------------------------
                         required time                         22.170    
                         arrival time                          -5.709    
  -------------------------------------------------------------------
                         slack                                 16.461    

Slack (MET) :             16.532ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.580ns (21.098%)  route 2.169ns (78.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.675     2.969    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y74         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y74         FDRE (Prop_fdre_C_Q)         0.456     3.425 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.958     4.383    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y74         LUT3 (Prop_lut3_I1_O)        0.124     4.507 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.211     5.718    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X27Y66         FDCE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       1.514    22.693    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X27Y66         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.264    22.957    
                         clock uncertainty           -0.302    22.655    
    SLICE_X27Y66         FDCE (Recov_fdce_C_CLR)     -0.405    22.250    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         22.250    
                         arrival time                          -5.718    
  -------------------------------------------------------------------
                         slack                                 16.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.722%)  route 0.282ns (60.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.563     0.899    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y77         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y77         FDRE (Prop_fdre_C_Q)         0.141     1.040 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.154     1.194    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y77         LUT3 (Prop_lut3_I1_O)        0.045     1.239 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.128     1.367    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y78         FDPE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.831     1.197    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y78         FDPE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.284     0.913    
    SLICE_X26Y78         FDPE (Remov_fdpe_C_PRE)     -0.071     0.842    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.227ns (40.768%)  route 0.330ns (59.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.563     0.899    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y74         FDPE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDPE (Prop_fdpe_C_Q)         0.128     1.027 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.157     1.184    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X27Y74         LUT3 (Prop_lut3_I2_O)        0.099     1.283 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.173     1.455    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X27Y68         FDCE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.834     1.200    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y68         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.264     0.936    
    SLICE_X27Y68         FDCE (Remov_fdce_C_CLR)     -0.092     0.844    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.455    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.227ns (40.768%)  route 0.330ns (59.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.563     0.899    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y74         FDPE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDPE (Prop_fdpe_C_Q)         0.128     1.027 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.157     1.184    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X27Y74         LUT3 (Prop_lut3_I2_O)        0.099     1.283 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.173     1.455    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X27Y68         FDCE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.834     1.200    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y68         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.264     0.936    
    SLICE_X27Y68         FDCE (Remov_fdce_C_CLR)     -0.092     0.844    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.455    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.227ns (40.768%)  route 0.330ns (59.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.563     0.899    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y74         FDPE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDPE (Prop_fdpe_C_Q)         0.128     1.027 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.157     1.184    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X27Y74         LUT3 (Prop_lut3_I2_O)        0.099     1.283 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.173     1.455    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X27Y68         FDCE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.834     1.200    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y68         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.264     0.936    
    SLICE_X27Y68         FDCE (Remov_fdce_C_CLR)     -0.092     0.844    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.455    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.227ns (40.768%)  route 0.330ns (59.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.563     0.899    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y74         FDPE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDPE (Prop_fdpe_C_Q)         0.128     1.027 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.157     1.184    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X27Y74         LUT3 (Prop_lut3_I2_O)        0.099     1.283 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.173     1.455    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X27Y68         FDCE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.834     1.200    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y68         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.264     0.936    
    SLICE_X27Y68         FDCE (Remov_fdce_C_CLR)     -0.092     0.844    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.455    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.227ns (40.768%)  route 0.330ns (59.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.563     0.899    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y74         FDPE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDPE (Prop_fdpe_C_Q)         0.128     1.027 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.157     1.184    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X27Y74         LUT3 (Prop_lut3_I2_O)        0.099     1.283 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.173     1.455    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X27Y68         FDCE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.834     1.200    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y68         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.264     0.936    
    SLICE_X27Y68         FDCE (Remov_fdce_C_CLR)     -0.092     0.844    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.455    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.227ns (40.768%)  route 0.330ns (59.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.563     0.899    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y74         FDPE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDPE (Prop_fdpe_C_Q)         0.128     1.027 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.157     1.184    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X27Y74         LUT3 (Prop_lut3_I2_O)        0.099     1.283 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.173     1.455    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X27Y68         FDCE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.834     1.200    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y68         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.264     0.936    
    SLICE_X27Y68         FDCE (Remov_fdce_C_CLR)     -0.092     0.844    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.455    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.227ns (40.768%)  route 0.330ns (59.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.563     0.899    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y74         FDPE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDPE (Prop_fdpe_C_Q)         0.128     1.027 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.157     1.184    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X27Y74         LUT3 (Prop_lut3_I2_O)        0.099     1.283 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.173     1.455    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X27Y68         FDCE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.834     1.200    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y68         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.264     0.936    
    SLICE_X27Y68         FDCE (Remov_fdce_C_CLR)     -0.092     0.844    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.455    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.186ns (31.420%)  route 0.406ns (68.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.560     0.896    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y74         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y74         FDRE (Prop_fdre_C_Q)         0.141     1.037 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.215     1.252    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X28Y74         LUT3 (Prop_lut3_I1_O)        0.045     1.297 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.191     1.488    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X31Y73         FDCE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.829     1.195    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y73         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.264     0.931    
    SLICE_X31Y73         FDCE (Remov_fdce_C_CLR)     -0.092     0.839    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.186ns (31.420%)  route 0.406ns (68.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.560     0.896    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y74         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y74         FDRE (Prop_fdre_C_Q)         0.141     1.037 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.215     1.252    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X28Y74         LUT3 (Prop_lut3_I1_O)        0.045     1.297 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.191     1.488    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X31Y73         FDCE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17565, routed)       0.829     1.195    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y73         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.264     0.931    
    SLICE_X31Y73         FDCE (Remov_fdce_C_CLR)     -0.092     0.839    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.649    





