make -C /home/allen/CFU-Playground/soc -f /home/allen/CFU-Playground/soc/common_soc.mk bitstream
make[1]: warning: jobserver unavailable: using -j1.  Add '+' to parent make rule.
make[1]: Entering directory '/home/allen/CFU-Playground/soc'
Building bitstream for digilent_nexys4ddr. CFU option: --cpu-cfu /home/allen/CFU-Playground/proj/lab4_template/cfu.v
MAKEFLAGS=-j8 /home/allen/CFU-Playground/scripts/pyrun ./common_soc.py --output-dir build/digilent_nexys4ddr.lab4_template --csr-json build/digilent_nexys4ddr.lab4_template/csr.json --cpu-cfu  /home/allen/CFU-Playground/proj/lab4_template/cfu.v --uart-baudrate 1843200 --target digilent_nexys4ddr --cpu-variant=perf+cfu --build
make_soc: cpu_variant is perf+cfu
Variant "perf+cfu" already known.
INFO:S7MMCM:Creating S7MMCM, [1mspeedgrade -1[0m.
INFO:S7MMCM:Registering [1mSingle Ended[0m [1mClkIn[0m of [1m100.00MHz[0m.
INFO:S7MMCM:Creating [1mClkOut0 sys[0m of [1m75.00MHz[0m (+-10000.00ppm).
INFO:S7MMCM:Creating [1mClkOut1 sys2x[0m of [1m150.00MHz[0m (+-10000.00ppm).
INFO:S7MMCM:Creating [1mClkOut2 sys2x_dqs[0m of [1m150.00MHz[0m (+-10000.00ppm).
INFO:S7MMCM:Creating [1mClkOut3 idelay[0m of [1m200.00MHz[0m (+-10000.00ppm).
INFO:S7MMCM:Creating [1mClkOut4 eth[0m of [1m50.00MHz[0m (+-10000.00ppm).
INFO:S7MMCM:Creating [1mClkOut5 vga[0m of [1m40.00MHz[0m (+-10000.00ppm).
INFO:SoC:[1m        __   _ __      _  __  [0m
INFO:SoC:[1m       / /  (_) /____ | |/_/  [0m
INFO:SoC:[1m      / /__/ / __/ -_)>  <    [0m
INFO:SoC:[1m     /____/_/\__/\__/_/|_|  [0m
INFO:SoC:[1m  Build your hardware, easily![0m
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:[1mCreating SoC... (2025-10-30 14:53:32)[0m
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:FPGA device : xc7a100t-CSG324-1.
INFO:SoC:System clock: 75.000MHz.
INFO:SoCBusHandler:Creating Bus Handler...
INFO:SoCBusHandler:[1m32[0m-bit [1mwishbone[0m Bus, [1m4.0[0mGiB Address Space.
INFO:SoCBusHandler:Adding [36mreserved[0m Bus Regions...
INFO:SoCBusHandler:Bus Handler [32mcreated[0m.
INFO:SoCCSRHandler:Creating CSR Handler...
INFO:SoCCSRHandler:[1m32[0m-bit CSR Bus, [1m32[0m-bit Aligned, [1m16.0[0mKiB Address Space, [1m2048[0mB Paging, [1mbig[0m Ordering (Up to [1m32[0m Locations).
INFO:SoCCSRHandler:Adding [36mreserved[0m CSRs...
INFO:SoCCSRHandler:CSR Handler [32mcreated[0m.
INFO:SoCIRQHandler:Creating IRQ Handler...
INFO:SoCIRQHandler:IRQ Handler (up to [1m32[0m Locations).
INFO:SoCIRQHandler:Adding [36mreserved[0m IRQs...
INFO:SoCIRQHandler:IRQ Handler [32mcreated[0m.
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:[1mInitial SoC:[0m
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:[1m32[0m-bit [1mwishbone[0m Bus, [1m4.0[0mGiB Address Space.
INFO:SoC:[1m32[0m-bit CSR Bus, [1m32[0m-bit Aligned, [1m16.0[0mKiB Address Space, [1m2048[0mB Paging, [1mbig[0m Ordering (Up to [1m32[0m Locations).
INFO:SoC:IRQ Handler (up to [1m32[0m Locations).
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:Controller [4mctrl[0m [32madded[0m.
INFO:SoC:CPU [4mvexriscv[0m [32madded[0m.
INFO:SoC:CPU [4mvexriscv[0m [36madding[0m IO Region [1m0[0m at [1m0x80000000[0m (Size: [1m0x80000000[0m).
INFO:SoCBusHandler:[4mio0[0m Region [32madded[0m at Origin: [1m0x80000000[0m, Size: [1m0x80000000[0m, Mode: [1mRW[0m, Cached: [1mFalse[0m Linker: [1mFalse[0m.
INFO:SoC:CPU [4mvexriscv[0m [36moverriding[0m [1msram[0m mapping from [1m0x01000000[0m to [1m0x10000000[0m.
INFO:SoC:CPU [4mvexriscv[0m [36msetting[0m reset address to [1m0x00000000[0m.
INFO:SoC:CPU [4mvexriscv[0m [36madding[0m Bus Master(s).
INFO:SoCBusHandler:[4mcpu_bus0[0m [32madded[0m as Bus Master.
INFO:SoCBusHandler:[4mcpu_bus1[0m [32madded[0m as Bus Master.
INFO:SoC:CPU [4mvexriscv[0m [36madding[0m Interrupt(s).
INFO:SoC:CPU [4mvexriscv[0m [36madding[0m SoC components.
INFO:SoCBusHandler:[4mrom[0m Region [32madded[0m at Origin: [1m0x00000000[0m, Size: [1m0x00020000[0m, Mode: [1mR[0m, Cached: [1mTrue[0m Linker: [1mFalse[0m.
INFO:SoCBusHandler:[4mrom[0m [32madded[0m as Bus Slave.
INFO:SoC:RAM [1mrom[0m [32madded[0m Origin: [1m0x00000000[0m, Size: [1m0x00020000[0m, Mode: [1mR[0m, Cached: [1mTrue[0m Linker: [1mFalse[0m.
INFO:SoCBusHandler:[4msram[0m Region [32madded[0m at Origin: [1m0x10000000[0m, Size: [1m0x00002000[0m, Mode: [1mRW[0m, Cached: [1mTrue[0m Linker: [1mFalse[0m.
INFO:SoCBusHandler:[4msram[0m [32madded[0m as Bus Slave.
INFO:SoC:RAM [1msram[0m [32madded[0m Origin: [1m0x10000000[0m, Size: [1m0x00002000[0m, Mode: [1mRW[0m, Cached: [1mTrue[0m Linker: [1mFalse[0m.
INFO:SoCIRQHandler:[4muart[0m IRQ [36mallocated[0m at Location [1m0[0m.
INFO:SoCIRQHandler:[4mtimer0[0m IRQ [36mallocated[0m at Location [1m1[0m.
INFO:SoCBusHandler:[4mmain_ram[0m Region [32madded[0m at Origin: [1m0x40000000[0m, Size: [1m0x08000000[0m, Mode: [1mRW[0m, Cached: [1mTrue[0m Linker: [1mFalse[0m.
INFO:SoCBusHandler:[4mmain_ram[0m [32madded[0m as Bus Slave.
Found and copied "/home/allen/CFU-Playground/soc/vexriscv/VexRiscv_PerfCfu.v".
INFO:SoC:CSR Bridge [4mcsr[0m [32madded[0m.
INFO:SoCBusHandler:[4mcsr[0m Region [32madded[0m at Origin: [1m0xf0000000[0m, Size: [1m0x00010000[0m, Mode: [1mRW[0m, Cached: [1mFalse[0m Linker: [1mFalse[0m.
INFO:SoCBusHandler:[4mcsr[0m [32madded[0m as Bus Slave.
INFO:SoCCSRHandler:[4mcsr[0m [32madded[0m as CSR Master.
INFO:SoCBusHandler:Interconnect: [1mInterconnectShared[0m ([1m2[0m <-> [1m4[0m).
INFO:SoCCSRHandler:[4mctrl[0m CSR [36mallocated[0m at Location [1m0[0m.
INFO:SoCCSRHandler:[4mddrphy[0m CSR [36mallocated[0m at Location [1m1[0m.
INFO:SoCCSRHandler:[4midentifier_mem[0m CSR [36mallocated[0m at Location [1m2[0m.
INFO:SoCCSRHandler:[4mleds[0m CSR [36mallocated[0m at Location [1m3[0m.
INFO:SoCCSRHandler:[4msdram[0m CSR [36mallocated[0m at Location [1m4[0m.
INFO:SoCCSRHandler:[4mtimer0[0m CSR [36mallocated[0m at Location [1m5[0m.
INFO:SoCCSRHandler:[4muart[0m CSR [36mallocated[0m at Location [1m6[0m.
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:[1mFinalized SoC:[0m
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:[1m32[0m-bit [1mwishbone[0m Bus, [1m4.0[0mGiB Address Space.
IO Regions: (1)
[4mio0[0m                 : Origin: [1m0x80000000[0m, Size: [1m0x80000000[0m, Mode: [1mRW[0m, Cached: [1mFalse[0m Linker: [1mFalse[0m
Bus Regions: (4)
[4mrom[0m                 : Origin: [1m0x00000000[0m, Size: [1m0x00020000[0m, Mode: [1mR[0m, Cached: [1mTrue[0m Linker: [1mFalse[0m
[4msram[0m                : Origin: [1m0x10000000[0m, Size: [1m0x00002000[0m, Mode: [1mRW[0m, Cached: [1mTrue[0m Linker: [1mFalse[0m
[4mmain_ram[0m            : Origin: [1m0x40000000[0m, Size: [1m0x08000000[0m, Mode: [1mRW[0m, Cached: [1mTrue[0m Linker: [1mFalse[0m
[4mcsr[0m                 : Origin: [1m0xf0000000[0m, Size: [1m0x00010000[0m, Mode: [1mRW[0m, Cached: [1mFalse[0m Linker: [1mFalse[0m
Bus Masters: (2)
- [4mcpu_bus0[0m
- [4mcpu_bus1[0m
Bus Slaves: (4)
- [4mrom[0m
- [4msram[0m
- [4mmain_ram[0m
- [4mcsr[0m
INFO:SoC:[1m32[0m-bit CSR Bus, [1m32[0m-bit Aligned, [1m16.0[0mKiB Address Space, [1m2048[0mB Paging, [1mbig[0m Ordering (Up to [1m32[0m Locations).
CSR Locations: (7)
- [4mctrl[0m           : [1m0[0m
- [4mddrphy[0m         : [1m1[0m
- [4midentifier_mem[0m : [1m2[0m
- [4mleds[0m           : [1m3[0m
- [4msdram[0m          : [1m4[0m
- [4mtimer0[0m         : [1m5[0m
- [4muart[0m           : [1m6[0m
INFO:SoC:IRQ Handler (up to [1m32[0m Locations).
IRQ Locations: (2)
- [4muart[0m   : [1m0[0m
- [4mtimer0[0m : [1m1[0m
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:S7MMCM:Config:
divclk_divide : 1
clkout0_freq  : 75.00MHz
clkout0_divide: 16
clkout0_phase : 0.00Â°
clkout1_freq  : 150.00MHz
clkout1_divide: 8
clkout1_phase : 0.00Â°
clkout2_freq  : 150.00MHz
clkout2_divide: 8
clkout2_phase : 90.00Â°
clkout3_freq  : 200.00MHz
clkout3_divide: 6
clkout3_phase : 0.00Â°
clkout4_freq  : 50.00MHz
clkout4_divide: 24
clkout4_phase : 0.00Â°
clkout5_freq  : 40.00MHz
clkout5_divide: 30
clkout5_phase : 0.00Â°
vco           : 1200.00MHz
clkfbout_mult : 12
make[2]: Entering directory '/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/software/libc'
if [ -d "/home/allen/CFU-Playground/third_party/python/litex/litex/soc/software/libc/riscv" ]; then \
	cp /home/allen/CFU-Playground/third_party/python/litex/litex/soc/software/libc/riscv/* /home/allen/CFU-Playground/third_party/python/pythondata-software-picolibc/pythondata_software_picolibc/data/newlib/libc/machine/riscv/ ;\
fi
meson /home/allen/CFU-Playground/third_party/python/pythondata-software-picolibc/pythondata_software_picolibc/data \
	-Dmultilib=false \
	-Dpicocrt=false \
	-Datomic-ungetc=false \
	-Dthread-local-storage=false \
	-Dio-long-long=true \
	-Dformat-default=integer \
	-Dincludedir=picolibc/riscv64-unknown-elf/include \
	-Dlibdir=picolibc/riscv64-unknown-elf/lib \
	--cross-file cross.txt
WARNING: Unknown CPU family riscv, please report this at https://github.com/mesonbuild/meson/issues/new
The Meson build system
Version: 0.63.99
Source dir: /home/allen/CFU-Playground/third_party/python/pythondata-software-picolibc/pythondata_software_picolibc/data
Build dir: /home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/software/libc
Build type: cross build
Project name: picolibc
Project version: 1.7.7
C compiler for the host machine: riscv64-unknown-elf-gcc (gcc 10.1.0 "riscv64-unknown-elf-gcc (SiFive GCC 10.1.0-2020.08.2) 10.1.0")
C linker for the host machine: riscv64-unknown-elf-gcc ld.bfd 2.35.0-2020
C compiler for the build machine: ccache cc (gcc 11.4.0 "cc (Ubuntu 11.4.0-1ubuntu1~22.04.2) 11.4.0")
C linker for the build machine: cc ld.bfd 2.38
Build machine cpu family: x86_64
Build machine cpu: x86_64
Host machine cpu family: riscv
Host machine cpu: vexriscv
Target machine cpu family: riscv
Target machine cpu: vexriscv
Compiler for C supports arguments -nostdlib: YES 
Checking if "long double check" compiles: YES 
Checking if "long double same as double" compiles: NO 
Checking if "long double mantissa is 64 bits" compiles: NO 
Checking if "long double mantissa is 113 bits" compiles: YES 
Compiler for C supports arguments -fno-common: YES 
Compiler for C supports arguments -frounding-math: YES 
Compiler for C supports arguments -fsignaling-nans: YES 
Compiler for C supports arguments -Wno-unsupported-floating-point-opt: NO 
Compiler for C supports arguments -fno-stack-protector: YES 
Program riscv64-unknown-elf-gcc-nm found: YES
Program scripts/duplicate-names found: YES (/home/allen/CFU-Playground/third_party/python/pythondata-software-picolibc/pythondata_software_picolibc/data/scripts/duplicate-names)
Compiler for C supports link arguments -Wl,--defsym=_start=0: YES 
Compiler for C supports link arguments -Wl,-alias,main,testalias: NO 
Compiler for C supports function attribute alias: YES 
Compiler for C supports function attribute format: YES 
Compiler for C supports function attribute weak: YES 
Configuring picolibc.specs using configuration
Configuring picolibcpp.specs using configuration
Configuring test.specs using configuration
Configuring picolibc.ld using configuration
Configuring picolibcpp.ld using configuration
Compiler for C supports arguments -Werror=implicit-function-declaration: YES 
Compiler for C supports arguments -Werror=vla: YES 
Compiler for C supports arguments -Warray-bounds: YES 
Compiler for C supports arguments -Wold-style-definition: YES 
Compiler for C supports arguments -Wno-missing-braces: YES 
Compiler for C supports arguments -Wno-implicit-int: YES 
Compiler for C supports arguments -Wno-return-type: YES 
Compiler for C supports arguments -Wno-unused-command-line-argument: NO 
Checking if "packed structs may contain bitfields" compiles: YES 
Checking if "has __builtin_mul_overflow" : links: YES 
Checking if "supports _Complex" compiles: YES 
Checking if "has __builtin_expect" : links: YES 
Compiler for C supports arguments -Werror: YES 
Checking if "attribute __alloc_size__" compiles: YES 
Checking if "attributes constructor/destructor" compiles: YES 
Checking if "test for __builtin_alloca" : links: YES 
Checking if "test for __builtin_ffs" : links: YES 
Checking if "test for __builtin_ffsl" : links: YES 
Checking if "test for __builtin_ffsll" : links: YES 
Checking if "test for __builtin_ctz" : links: YES 
Checking if "test for __builtin_ctzl" : links: YES 
Checking if "test for __builtin_ctzll" : links: YES 
Checking if "test for __builtin_copysignl" : links: YES 
Checking if "test for __builtin_copysign" : links: YES 
Checking if "test for __builtin_isinfl" : links: YES 
Checking if "test for __builtin_isinf" : links: YES 
Checking if "test for __builtin_isnanl" : links: YES 
Checking if "test for __builtin_isnan" : links: YES 
Checking if "test for __builtin_finitel" : links: YES 
Checking if "test for __builtin_isfinite" : links: YES 
Compiler for C supports arguments -fno-tree-loop-distribute-patterns: YES 
Checking if "no_builtin attribute" compiles: NO 
Compiler for C supports function attribute always_inline: YES 
Compiler for C supports function attribute gnu_inline: YES 
Compiler for C supports arguments -fno-builtin: YES 
Compiler for C supports arguments -ffunction-sections: YES 
Compiler for C supports arguments -fstack-protector-all: YES 
Compiler for C supports arguments -fstack-protector-strong: YES 
Compiler for C supports arguments -fno-builtin-malloc: YES 
Compiler for C supports arguments -fno-builtin-free: YES 
Message: libc/string/memcpy.c: machine overrides generic
Message: libc/string/memmove.S: machine overrides generic
Message: libc/string/memset.S: machine overrides generic
Message: libc/string/strcpy.c: machine overrides generic
Message: libc/string/strlen.c: machine overrides generic
Message: libc/string/strcmp.S: machine overrides generic
Message: libc/include/sys/fenv.h: machine overrides generic
Message: libc/include/machine/math.h: machine overrides generic
Message: libm/math/s_fabs.c: machine overrides generic
Message: libm/math/s_sqrt.c: machine overrides generic
Message: libm/math/sf_fabs.c: machine overrides generic
Message: libm/math/sf_sqrt.c: machine overrides generic
Message: libm/common/s_finite.c: machine overrides generic
Message: libm/common/s_copysign.c: machine overrides generic
Message: libm/common/s_isinf.c: machine overrides generic
Message: libm/common/s_isnan.c: machine overrides generic
Message: libm/common/s_fma.c: machine overrides generic
Message: libm/common/s_fmax.c: machine overrides generic
Message: libm/common/s_fmin.c: machine overrides generic
Message: libm/common/s_fpclassify.c: machine overrides generic
Message: libm/common/s_lrint.c: machine overrides generic
Message: libm/common/s_llrint.c: machine overrides generic
Message: libm/common/s_lround.c: machine overrides generic
Message: libm/common/s_llround.c: machine overrides generic
Message: libm/common/sf_finite.c: machine overrides generic
Message: libm/common/sf_copysign.c: machine overrides generic
Message: libm/common/sf_isinf.c: machine overrides generic
Message: libm/common/sf_isnan.c: machine overrides generic
Message: libm/common/sf_fma.c: machine overrides generic
Message: libm/common/sf_fmax.c: machine overrides generic
Message: libm/common/sf_fmin.c: machine overrides generic
Message: libm/common/sf_fpclassify.c: machine overrides generic
Message: libm/common/sf_lrint.c: machine overrides generic
Message: libm/common/sf_llrint.c: machine overrides generic
Message: libm/common/sf_lround.c: machine overrides generic
Message: libm/common/sf_llround.c: machine overrides generic
Message: libm/fenv/feclearexcept.c: machine overrides generic
Message: libm/fenv/fegetenv.c: machine overrides generic
Message: libm/fenv/fegetexceptflag.c: machine overrides generic
Message: libm/fenv/fegetround.c: machine overrides generic
Message: libm/fenv/feholdexcept.c: machine overrides generic
Message: libm/fenv/feraiseexcept.c: machine overrides generic
Message: libm/fenv/fesetenv.c: machine overrides generic
Message: libm/fenv/fesetexceptflag.c: machine overrides generic
Message: libm/fenv/fesetround.c: machine overrides generic
Message: libm/fenv/fetestexcept.c: machine overrides generic
Message: libm/fenv/feupdateenv.c: machine overrides generic
Configuring picolibc.h using configuration
Build targets in project: 9
NOTICE: Future-deprecated features used:
 * 0.56.0: {'meson.source_root'}
 * 0.58.0: {'meson.get_cross_property'}

picolibc 1.7.7

  User defined options
    Cross files         : cross.txt
    includedir          : picolibc/riscv64-unknown-elf/include
    libdir              : picolibc/riscv64-unknown-elf/lib
    atomic-ungetc       : false
    format-default      : integer
    io-long-long        : true
    multilib            : false
    picocrt             : false
    thread-local-storage: false

Found ninja-1.10.1 at /usr/bin/ninja
meson compile
[1/874] Compiling C object semihost/libsemihost.a.p/machine_riscv_semihost-riscv.s.o
[2/874] Compiling C object semihost/libsemihost.a.p/sys_errno.c.o
[3/874] Compiling C object semihost/libsemihost.a.p/sys_elapsed.c.o
[4/874] Compiling C object semihost/libsemihost.a.p/kill.c.o
[5/874] Compiling C object semihost/libsemihost.a.p/sys_clock.c.o
[6/874] Compiling C object semihost/libsemihost.a.p/sys_flen.c.o
[7/874] Compiling C object semihost/libsemihost.a.p/read.c.o
[8/874] Compiling C object semihost/libsemihost.a.p/sys_close.c.o
[9/874] Compiling C object semihost/libsemihost.a.p/unlink.c.o
[10/874] Compiling C object semihost/libsemihost.a.p/lseek64.c.o
[11/874] Compiling C object semihost/libsemihost.a.p/sys_exit_extended.c.o
[12/874] Compiling C object semihost/libsemihost.a.p/open.c.o
[13/874] Compiling C object semihost/libsemihost.a.p/sys_feature.c.o
[14/874] Compiling C object semihost/libsemihost.a.p/exit.c.o
[15/874] Compiling C object semihost/libsemihost.a.p/isatty.c.o
[16/874] Compiling C object semihost/libsemihost.a.p/close.c.o
[17/874] Compiling C object semihost/libsemihost.a.p/fstat.c.o
[18/874] Compiling C object semihost/libsemihost.a.p/write.c.o
[19/874] Compiling C object semihost/libsemihost.a.p/sys_exit.c.o
[20/874] Compiling C object semihost/libsemihost.a.p/gettimeofday.c.o
[21/874] Compiling C object semihost/libsemihost.a.p/sys_getc.c.o
[22/874] Compiling C object semihost/libsemihost.a.p/lseek.c.o
[23/874] Compiling C object semihost/libsemihost.a.p/sys_istty.c.o
[24/874] Compiling C object semihost/libsemihost.a.p/sys_seek.c.o
[25/874] Compiling C object semihost/libsemihost.a.p/sys_read.c.o
[26/874] Compiling C object semihost/libsemihost.a.p/sys_iserror.c.o
[27/874] Compiling C object semihost/libsemihost.a.p/sys_putc.c.o
[28/874] Compiling C object semihost/libsemihost.a.p/sys_remove.c.o
[29/874] Compiling C object semihost/libsemihost.a.p/sys_open.c.o
[30/874] Compiling C object newlib/libc/machine/riscv/libmachine.a.p/memcpy-asm.S.o
[31/874] Compiling C object semihost/libsemihost.a.p/sys_get_cmdline.c.o
[32/874] Compiling C object semihost/libsemihost.a.p/sys_write0.c.o
[33/874] Compiling C object dummyhost/libdummyhost.a.p/iob.c.o
[34/874] Compiling C object semihost/libsemihost.a.p/sys_rename.c.o
[35/874] Compiling C object semihost/libsemihost.a.p/sys_system.c.o
[36/874] Compiling C object semihost/libsemihost.a.p/iob.c.o
[37/874] Compiling C object semihost/libsemihost.a.p/sys_time.c.o
[38/874] Compiling C object semihost/libsemihost.a.p/sys_tickfreq.c.o
[39/874] Compiling C object semihost/libsemihost.a.p/sys_write.c.o
[40/874] Compiling C object semihost/libsemihost.a.p/sys_heapinfo.c.o
[41/874] Compiling C object semihost/libsemihost.a.p/sys_tmpnam.c.o
[42/874] Compiling C object newlib/libc/machine/riscv/libmachine.a.p/ieeefp.c.o
[43/874] Compiling C object newlib/libc/stdlib/libstdlib_malloc.a.p/nano-malloc-calloc.c.o
[44/874] Compiling C object newlib/libc/machine/riscv/libmachine.a.p/strcpy.c.o
[45/874] Linking static target dummyhost/libdummyhost.a
[46/874] Linking static target semihost/libsemihost.a
[47/874] Compiling C object newlib/libc/machine/riscv/libmachine.a.p/memmove.S.o
[48/874] Compiling C object newlib/libc/machine/riscv/libmachine.a.p/memset.S.o
[49/874] Compiling C object newlib/libc/machine/riscv/libmachine.a.p/strcmp.S.o
[50/874] Compiling C object newlib/libc/machine/riscv/libmachine.a.p/setjmp.S.o
[51/874] Compiling C object newlib/libc/machine/riscv/libmachine.a.p/memcpy.c.o
[52/874] Compiling C object newlib/libc/stdlib/libstdlib_malloc.a.p/nano-malloc-cfree.c.o
[53/874] Compiling C object newlib/libc/machine/riscv/libmachine.a.p/memmove-stub.c.o
[54/874] Compiling C object newlib/libc/machine/riscv/libmachine.a.p/strlen.c.o
[55/874] Compiling C object newlib/libc/stdlib/libstdlib_malloc.a.p/nano-malloc-malloc_stats.c.o
[56/874] Compiling C object newlib/libc.a.p/libc_ctype_iswspace.c.o
[57/874] Compiling C object newlib/libc/stdlib/libstdlib_malloc.a.p/nano-malloc-getpagesize.c.o
[58/874] Compiling C object newlib/libc/stdlib/libstdlib_malloc.a.p/nano-malloc-posix_memalign.c.o
[59/874] Compiling C object newlib/libc/stdlib/libstdlib_malloc.a.p/nano-malloc-malloc.c.o
[60/874] Compiling C object newlib/libc/stdlib/libstdlib_malloc.a.p/nano-malloc-mallinfo.c.o
[61/874] Compiling C object newlib/libc/stdlib/libstdlib_malloc.a.p/nano-malloc-mallopt.c.o
[62/874] Compiling C object newlib/libc/stdlib/libstdlib_malloc.a.p/nano-malloc-malloc_usable_size.c.o
[63/874] Compiling C object newlib/libc/stdlib/libstdlib_malloc.a.p/nano-malloc-free.c.o
[64/874] Compiling C object newlib/libc/stdlib/libstdlib_malloc.a.p/nano-malloc-memalign.c.o
[65/874] Compiling C object newlib/libc/stdlib/libstdlib_malloc.a.p/nano-malloc-pvalloc.c.o
[66/874] Compiling C object newlib/libm.a.p/empty.c.o
[67/874] Linking static target newlib/libm/libmpart.a
[68/874] Linking static target newlib/libc/machine/riscv/libmachine.a
[69/874] Compiling C object newlib/libc/stdlib/libstdlib_malloc.a.p/nano-malloc-realloc.c.o
[70/874] Compiling C object newlib/libc/stdlib/libstdlib_malloc.a.p/nano-malloc-valloc.c.o
[71/874] Compiling C object newlib/libc.a.p/libc_argz_argz_append.c.o
[72/874] Compiling C object newlib/libc.a.p/libc_argz_argz_add.c.o
[73/874] Compiling C object newlib/libc.a.p/libc_argz_argz_add_sep.c.o
[74/874] Compiling C object newlib/libc.a.p/libc_argz_argz_delete.c.o
[75/874] Compiling C object newlib/libc.a.p/libc_argz_argz_count.c.o
[76/874] Compiling C object newlib/libc.a.p/libc_argz_argz_create.c.o
[77/874] Compiling C object newlib/libc.a.p/libc_argz_argz_create_sep.c.o
[78/874] Compiling C object newlib/libc.a.p/libc_argz_argz_next.c.o
[79/874] Compiling C object newlib/libc.a.p/libc_argz_envz_strip.c.o
[80/874] Compiling C object newlib/libc.a.p/libc_argz_argz_extract.c.o
[81/874] Compiling C object newlib/libc.a.p/libc_argz_envz_add.c.o
[82/874] Compiling C object newlib/libc.a.p/libc_argz_envz_get.c.o
[83/874] Compiling C object newlib/libc.a.p/libc_argz_argz_insert.c.o
[84/874] Compiling C object newlib/libc.a.p/libc_argz_argz_stringify.c.o
[85/874] Linking static target newlib/libc/stdlib/libstdlib_malloc.a
[86/874] Compiling C object newlib/libc.a.p/libc_argz_buf_findstr.c.o
[87/874] Compiling C object newlib/libc.a.p/libc_argz_argz_replace.c.o
[88/874] Linking static target newlib/libc/libcpart.a
[89/874] Compiling C object newlib/libc.a.p/libc_argz_envz_merge.c.o
[90/874] Compiling C object newlib/libc.a.p/libc_ctype_isalpha_l.c.o
[91/874] Compiling C object newlib/libc.a.p/libc_argz_envz_entry.c.o
[92/874] Compiling C object newlib/libc.a.p/libc_argz_envz_remove.c.o
[93/874] Compiling C object newlib/libc.a.p/libc_ctype_isascii.c.o
[94/874] Compiling C object newlib/libc.a.p/libc_ctype_isalnum.c.o
[95/874] Compiling C object newlib/libc.a.p/libc_ctype_isalpha.c.o
[96/874] Compiling C object newlib/libc.a.p/libc_ctype_ctype_.c.o
[97/874] Compiling C object newlib/libc.a.p/libc_ctype_isblank.c.o
[98/874] Compiling C object newlib/libc.a.p/libc_ctype_isalnum_l.c.o
[99/874] Compiling C object newlib/libc.a.p/libc_ctype_isdigit_l.c.o
[100/874] Compiling C object newlib/libc.a.p/libc_ctype_iscntrl.c.o
[101/874] Compiling C object newlib/libc.a.p/libc_ctype_isascii_l.c.o
[102/874] Compiling C object newlib/libc.a.p/libc_ctype_isdigit.c.o
[103/874] Compiling C object newlib/libc.a.p/libc_ctype_isblank_l.c.o
[104/874] Compiling C object newlib/libc.a.p/libc_ctype_iscntrl_l.c.o
[105/874] Compiling C object newlib/libc.a.p/libc_ctype_categories.c.o
[106/874] Compiling C object newlib/libc.a.p/libc_ctype_isspace.c.o
[107/874] Compiling C object newlib/libc.a.p/libc_ctype_isprint.c.o
[108/874] Compiling C object newlib/libc.a.p/libc_ctype_ispunct.c.o
[109/874] Compiling C object newlib/libc.a.p/libc_ctype_isprint_l.c.o
[110/874] Compiling C object newlib/libc.a.p/libc_ctype_isupper.c.o
[111/874] Compiling C object newlib/libc.a.p/libc_ctype_islower_l.c.o
[112/874] Compiling C object newlib/libc.a.p/libc_ctype_islower.c.o
[113/874] Compiling C object newlib/libc.a.p/libc_ctype_isspace_l.c.o
[114/874] Compiling C object newlib/libc.a.p/libc_ctype_ispunct_l.c.o
[115/874] Compiling C object newlib/libc.a.p/libc_ctype_iswalnum.c.o
[116/874] Compiling C object newlib/libc.a.p/libc_ctype_iswalpha.c.o
[117/874] Compiling C object newlib/libc.a.p/libc_ctype_isupper_l.c.o
[118/874] Compiling C object newlib/libc.a.p/libc_ctype_iswblank_l.c.o
[119/874] Compiling C object newlib/libc.a.p/libc_ctype_iswalnum_l.c.o
[120/874] Compiling C object newlib/libc.a.p/libc_ctype_iswdigit.c.o
[121/874] Compiling C object newlib/libc.a.p/libc_ctype_iswprint.c.o
[122/874] Compiling C object newlib/libc.a.p/libc_ctype_iswcntrl.c.o
[123/874] Compiling C object newlib/libc.a.p/libc_ctype_iswdigit_l.c.o
[124/874] Compiling C object newlib/libc.a.p/libc_ctype_iswgraph.c.o
[125/874] Compiling C object newlib/libc.a.p/libc_ctype_iswblank.c.o
[126/874] Compiling C object newlib/libc.a.p/libc_ctype_iswlower.c.o
[127/874] Compiling C object newlib/libc.a.p/libc_ctype_iswcntrl_l.c.o
[128/874] Compiling C object newlib/libc.a.p/libc_ctype_iswgraph_l.c.o
[129/874] Compiling C object newlib/libc.a.p/libc_ctype_iswctype.c.o
[130/874] Compiling C object newlib/libc.a.p/libc_ctype_iswalpha_l.c.o
[131/874] Compiling C object newlib/libc.a.p/libc_stdlib_atoll.c.o
[132/874] Compiling C object newlib/libc.a.p/libc_ctype_iswctype_l.c.o
[133/874] Compiling C object newlib/libc.a.p/libc_ssp_snprintf_chk.c.o
[134/874] Compiling C object newlib/libc.a.p/libc_ctype_iswlower_l.c.o
[135/874] Compiling C object newlib/libc.a.p/libc_ctype_iswprint_l.c.o
[136/874] Compiling C object newlib/libc.a.p/libc_stdlib_btowc.c.o
[137/874] Compiling C object newlib/libc.a.p/libc_stdlib_atoff.c.o
[138/874] Compiling C object newlib/libc.a.p/libc_ctype_iswxdigit.c.o
[139/874] Compiling C object newlib/libc.a.p/libc_ctype_iswpunct.c.o
[140/874] Compiling C object newlib/libc.a.p/libc_ctype_iswspace_l.c.o
[141/874] Compiling C object newlib/libc.a.p/libc_ctype_iswpunct_l.c.o
[142/874] Compiling C object newlib/libc.a.p/libc_ctype_jp2uc.c.o
[143/874] Compiling C object newlib/libc.a.p/libc_ctype_iswxdigit_l.c.o
[144/874] Compiling C object newlib/libc.a.p/libc_ctype_iswupper.c.o
[145/874] Compiling C object newlib/libc.a.p/libc_ctype_isxdigit_l.c.o
[146/874] Compiling C object newlib/libc.a.p/libc_ctype_toascii.c.o
[147/874] Compiling C object newlib/libc.a.p/libc_ctype_toascii_l.c.o
[148/874] Compiling C object newlib/libc.a.p/libc_ctype_tolower.c.o
[149/874] Compiling C object newlib/libc.a.p/libc_ctype_toupper.c.o
[150/874] Compiling C object newlib/libc.a.p/libc_ctype_isxdigit.c.o
[151/874] Compiling C object newlib/libc.a.p/libc_ctype_tolower_l.c.o
[152/874] Compiling C object newlib/libc.a.p/libc_ctype_iswupper_l.c.o
[153/874] Compiling C object newlib/libc.a.p/libc_ctype_towupper_l.c.o
[154/874] Compiling C object newlib/libc.a.p/libc_ctype_towlower.c.o
[155/874] Compiling C object newlib/libc.a.p/libc_ctype_towctrans.c.o
[156/874] Compiling C object newlib/libc.a.p/libc_ctype_towlower_l.c.o
[157/874] Compiling C object newlib/libc.a.p/libc_ctype_toupper_l.c.o
[158/874] Compiling C object newlib/libc.a.p/libc_ctype_towupper.c.o
[159/874] Compiling C object newlib/libc.a.p/libc_ctype_towctrans_l.c.o
[160/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_ccsbi.c.o
[161/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_cns11643_plane1.c.o
[162/874] Compiling C object newlib/libc.a.p/libc_ctype_wctrans_l.c.o
[163/874] Compiling C object newlib/libc.a.p/libc_ctype_wctrans.c.o
[164/874] Compiling C object newlib/libc.a.p/libc_errno_errno.c.o
[165/874] Compiling C object newlib/libc.a.p/libc_ctype_wctype_l.c.o
[166/874] Compiling C object newlib/libc.a.p/libc_ctype_wctype.c.o
[167/874] Compiling C object newlib/libc.a.p/libc_iconv_ces_cesbi.c.o
[168/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_cns11643_plane2.c.o
[169/874] Compiling C object newlib/libc.a.p/libc_iconv_ces_ucs-4-internal.c.o
[170/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_big5.c.o
[171/874] Compiling C object newlib/libc.a.p/libc_iconv_ces_table-pcs.c.o
[172/874] Compiling C object newlib/libc.a.p/libc_iconv_ces_ucs-2-internal.c.o
[173/874] Compiling C object newlib/libc.a.p/libc_iconv_ces_ucs-2.c.o
[174/874] Compiling C object newlib/libc.a.p/libc_iconv_ces_us-ascii.c.o
[175/874] Compiling C object newlib/libc.a.p/libc_iconv_ces_ucs-4.c.o
[176/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_cp775.c.o
[177/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_cns11643_plane14.c.o
[178/874] Compiling C object newlib/libc.a.p/libc_iconv_ces_table.c.o
[179/874] Compiling C object newlib/libc.a.p/libc_iconv_ces_utf-8.c.o
[180/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_iso_8859_14.c.o
[181/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_iso_8859_1.c.o
[182/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_iso_8859_4.c.o
[183/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_cp852.c.o
[184/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_cp850.c.o
[185/874] Compiling C object newlib/libc.a.p/libc_iconv_ces_utf-16.c.o
[186/874] Compiling C object newlib/libc.a.p/libc_iconv_ces_euc.c.o
[187/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_cp855.c.o
[188/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_cp866.c.o
[189/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_iso_8859_11.c.o
[190/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_iso_8859_10.c.o
[191/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_iso_8859_15.c.o
[192/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_iso_8859_13.c.o
[193/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_iso_8859_3.c.o
[194/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_iso_8859_2.c.o
[195/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_koi8_uni.c.o
[196/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_koi8_r.c.o
[197/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_iso_8859_7.c.o
[198/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_iso_8859_6.c.o
[199/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_jis_x0208_1990.c.o
[200/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_iso_8859_5.c.o
[201/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_iso_8859_8.c.o
[202/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_iso_8859_9.c.o
[203/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_jis_x0201_1976.c.o
[204/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_koi8_ru.c.o
[205/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_iso_ir_111.c.o
[206/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_koi8_u.c.o
[207/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_win_1256.c.o
[208/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_win_1257.c.o
[209/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_win_1250.c.o
[210/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_jis_x0212_1990.c.o
[211/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_win_1251.c.o
[212/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_win_1252.c.o
[213/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_win_1254.c.o
[214/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_win_1253.c.o
[215/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_ksx1001.c.o
[216/874] Compiling C object newlib/libc.a.p/libc_iconv_lib_aliasesi.c.o
[217/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_win_1255.c.o
[218/874] Compiling C object newlib/libc.a.p/libc_iconv_ccs_win_1258.c.o
[219/874] Compiling C object newlib/libc.a.p/libc_iconv_lib_aliasesbi.c.o
[220/874] Compiling C object newlib/libc.a.p/libc_iconv_lib_iconvnls.c.o
[221/874] Compiling C object newlib/libc.a.p/libc_posix_regfree.c.o
[222/874] Compiling C object newlib/libc.a.p/libc_iconv_lib_iconv.c.o
[223/874] Compiling C object newlib/libc.a.p/libc_misc_fini.c.o
[224/874] Compiling C object newlib/libc.a.p/libc_misc_ffs.c.o
[225/874] Compiling C object newlib/libc.a.p/libc_misc_lock.c.o
[226/874] Compiling C object newlib/libc.a.p/libc_misc_init.c.o
[227/874] Compiling C object newlib/libc.a.p/libc_iconv_lib_nullconv.c.o
[228/874] Compiling C object newlib/libc.a.p/libc_misc_unctrl.c.o
[229/874] Compiling C object newlib/libc.a.p/libc_posix_fnmatch.c.o
[230/874] Compiling C object newlib/libc.a.p/libc_posix_basename.c.o
[231/874] Compiling C object newlib/libc.a.p/libc_posix_dirname.c.o
[232/874] Compiling C object newlib/libc.a.p/libc_misc___dprintf.c.o
[233/874] Compiling C object newlib/libc.a.p/libc_search_bsearch.c.o
[234/874] Compiling C object newlib/libc.a.p/libc_search_hcreate.c.o
[235/874] Compiling C object newlib/libc.a.p/libc_iconv_lib_ucsconv.c.o
[236/874] Compiling C object newlib/libc.a.p/libc_posix_regerror.c.o
[237/874] Compiling C object newlib/libc.a.p/libc_search_hash_func.c.o
[238/874] Compiling C object newlib/libc.a.p/libc_search_bsd_qsort_r.c.o
[239/874] Compiling C object newlib/libc.a.p/libc_search_hash_buf.c.o
[240/874] Compiling C object newlib/libc.a.p/libc_search_hash_log2.c.o
[241/874] Compiling C object newlib/libc.a.p/libc_search_tfind.c.o
[242/874] Compiling C object newlib/libc.a.p/libc_search_tsearch.c.o
[243/874] Compiling C object newlib/libc.a.p/libc_search_hcreate_r.c.o
[244/874] Compiling C object newlib/libc.a.p/libc_search_tdelete.c.o
[245/874] Compiling C object newlib/libc.a.p/libc_search_tdestroy.c.o
[246/874] Compiling C object newlib/libc.a.p/libc_ssp_mempcpy_chk.c.o
[247/874] Compiling C object newlib/libc.a.p/libc_ssp_memset_chk.c.o
[248/874] Compiling C object newlib/libc.a.p/libc_tinystdio_filestrget.c.o
[249/874] Compiling C object newlib/libc.a.p/libc_tinystdio_filestrput.c.o
[250/874] Compiling C object newlib/libc.a.p/libc_search_twalk.c.o
[251/874] Compiling C object newlib/libc.a.p/libc_signal_psignal.c.o
[252/874] Compiling C object newlib/libc.a.p/libc_search_qsort_r.c.o
[253/874] Compiling C object newlib/libc.a.p/libc_search_qsort.c.o
[254/874] Compiling C object newlib/libc.a.p/libc_ssp_memmove_chk.c.o
[255/874] Compiling C object newlib/libc.a.p/libc_signal_signal.c.o
[256/874] Compiling C object newlib/libc.a.p/libc_ssp_gets_chk.c.o
[257/874] Compiling C object newlib/libc.a.p/libc_search_hash_bigkey.c.o
[258/874] Compiling C object newlib/libc.a.p/libc_ssp_memcpy_chk.c.o
[259/874] Compiling C object newlib/libc.a.p/libc_ssp_chk_fail.c.o
[260/874] Compiling C object newlib/libc.a.p/libc_signal_sig2str.c.o
[261/874] Compiling C object newlib/libc.a.p/libc_ssp_stpcpy_chk.c.o
[262/874] Compiling C object newlib/libc.a.p/libc_ssp_stpncpy_chk.c.o
[263/874] Compiling C object newlib/libc.a.p/libc_ssp_sprintf_chk.c.o
[264/874] Compiling C object newlib/libc.a.p/libc_ssp_strcpy_chk.c.o
[265/874] Compiling C object newlib/libc.a.p/libc_ssp_stack_protector.c.o
[266/874] Compiling C object newlib/libc.a.p/libc_ssp_strcat_chk.c.o
[267/874] Compiling C object newlib/libc.a.p/libc_ssp_strncpy_chk.c.o
[268/874] Compiling C object newlib/libc.a.p/libc_stdlib_a64l.c.o
[269/874] Compiling C object newlib/libc.a.p/libc_ssp_vsnprintf_chk.c.o
[270/874] Compiling C object newlib/libc.a.p/libc_ssp_strncat_chk.c.o
[271/874] Compiling C object newlib/libc.a.p/libc_ssp_vsprintf_chk.c.o
[272/874] Compiling C object newlib/libc.a.p/libc_stdlib_abort.c.o
[273/874] Compiling C object newlib/libc.a.p/libc_stdlib_aligned_alloc.c.o
[274/874] Compiling C object newlib/libc.a.p/libc_stdlib_atof.c.o
[275/874] Compiling C object newlib/libc.a.p/libc_stdlib_abs.c.o
[276/874] Compiling C object newlib/libc.a.p/libc_stdlib_arc4random_uniform.c.o
[277/874] Compiling C object newlib/libc.a.p/libc_stdlib_assert.c.o
[278/874] Compiling C object newlib/libc.a.p/libc_search_hash_page.c.o
[279/874] Compiling C object newlib/libc.a.p/libc_stdlib_atoi.c.o
[280/874] Compiling C object newlib/libc.a.p/libc_search_hash.c.o
[281/874] Compiling C object newlib/libc.a.p/libc_stdlib_div.c.o
[282/874] Compiling C object newlib/libc.a.p/libc_stdlib_atol.c.o
[283/874] Compiling C object newlib/libc.a.p/libc_tinystdio_vprintf.c.o
[284/874] Compiling C object newlib/libc.a.p/libc_stdlib_environ.c.o
[285/874] Compiling C object newlib/libc.a.p/libc_stdlib_drand48.c.o
[286/874] Compiling C object newlib/libc.a.p/libc_stdlib_getenv.c.o
[287/874] Compiling C object newlib/libc.a.p/libc_stdlib_imaxdiv.c.o
[288/874] Compiling C object newlib/libc.a.p/libc_stdlib_eprintf.c.o
[289/874] Compiling C object newlib/libc.a.p/libc_stdlib_erand48.c.o
[290/874] Compiling C object newlib/libc.a.p/libc_stdlib__Exit.c.o
[291/874] Compiling C object newlib/libc.a.p/libc_stdlib_getenv_r.c.o
[292/874] Compiling C object newlib/libc.a.p/libc_stdlib_imaxabs.c.o
[293/874] Compiling C object newlib/libc.a.p/libc_stdlib_getsubopt.c.o
[294/874] Compiling C object newlib/libc.a.p/libc_stdlib_rand.c.o
[295/874] Compiling C object newlib/libc.a.p/libc_stdlib_rand_r.c.o
[296/874] Compiling C object newlib/libc.a.p/libc_stdlib_arc4random.c.o
[297/874] Compiling C object newlib/libc.a.p/libc_stdlib_putenv.c.o
[298/874] Compiling C object newlib/libc.a.p/libc_stdlib_jrand48.c.o
[299/874] Compiling C object newlib/libc.a.p/libc_stdlib_itoa.c.o
[300/874] Compiling C object newlib/libc.a.p/libc_stdlib_labs.c.o
[301/874] Compiling C object newlib/libc.a.p/libc_stdlib_l64a.c.o
[302/874] Compiling C object newlib/libc.a.p/libc_stdlib_lcong48.c.o
[303/874] Compiling C object newlib/libc.a.p/libc_tinystdio_vfiscanf.c.o
[304/874] Compiling C object newlib/libc.a.p/libc_stdlib_llabs.c.o
[305/874] Compiling C object newlib/libc.a.p/libc_stdlib_ldiv.c.o
[306/874] Compiling C object newlib/libc.a.p/libc_stdlib_lldiv.c.o
[307/874] Compiling C object newlib/libc.a.p/libc_stdlib_mblen.c.o
[308/874] Compiling C object newlib/libc.a.p/libc_stdlib_getopt.c.o
[309/874] Compiling C object newlib/libc.a.p/libc_stdlib_lrand48.c.o
[310/874] Compiling C object newlib/libc.a.p/libc_stdlib_mbrlen.c.o
[311/874] Compiling C object newlib/libc.a.p/libc_stdlib_mbsinit.c.o
[312/874] Compiling C object newlib/libc.a.p/libc_stdlib_mbrtowc.c.o
[313/874] Compiling C object newlib/libc.a.p/libc_stdlib_mbstowcs.c.o
[314/874] Compiling C object newlib/libc.a.p/libc_stdlib_mbtowc.c.o
[315/874] Compiling C object newlib/libc.a.p/libc_stdlib_mbsnrtowcs.c.o
[316/874] Compiling C object newlib/libc.a.p/libc_stdlib_mbsrtowcs.c.o
[317/874] Compiling C object newlib/libc.a.p/libc_stdlib_mbtowc_r.c.o
[318/874] Compiling C object newlib/libc.a.p/libc_posix_regcomp.c.o
[319/874] Compiling C object newlib/libc.a.p/libc_stdlib_mstats.c.o
[320/874] Compiling C object newlib/libc.a.p/libc_tinystdio_vfscanff.c.o
[321/874] Compiling C object newlib/libc.a.p/libc_stdlib_mrand48.c.o
[322/874] Compiling C object newlib/libc.a.p/libc_posix_regexec.c.o
[323/874] Compiling C object newlib/libc.a.p/libc_stdlib_nrand48.c.o
[324/874] Compiling C object newlib/libc.a.p/libc_stdlib_rand48.c.o
[325/874] Compiling C object newlib/libc.a.p/libc_stdlib_random.c.o
[326/874] Compiling C object newlib/libc.a.p/libc_stdlib_sb_charsets.c.o
[327/874] Compiling C object newlib/libc.a.p/libc_stdlib_reallocarray.c.o
[328/874] Compiling C object newlib/libc.a.p/libc_stdlib_reallocf.c.o
[329/874] Compiling C object newlib/libc.a.p/libc_stdlib_srand.c.o
[330/874] Compiling C object newlib/libc.a.p/libc_stdlib_srand48.c.o
[331/874] Compiling C object newlib/libc.a.p/libc_stdlib_rpmatch.c.o
[332/874] Compiling C object newlib/libc.a.p/libc_stdlib_seed48.c.o
[333/874] Compiling C object newlib/libc.a.p/libc_stdlib_srandom.c.o
[334/874] Compiling C object newlib/libc.a.p/libc_stdlib_strtol.c.o
[335/874] Compiling C object newlib/libc.a.p/libc_stdlib_strtoimax.c.o
[336/874] Compiling C object newlib/libc.a.p/libc_stdlib_setenv.c.o
[337/874] Compiling C object newlib/libc.a.p/libc_stdlib_system.c.o
[338/874] Compiling C object newlib/libc.a.p/libc_stdlib_strtoul.c.o
[339/874] Compiling C object newlib/libc.a.p/libc_stdlib_wcrtomb.c.o
[340/874] Compiling C object newlib/libc.a.p/libc_stdlib_strtoll.c.o
[341/874] Compiling C object newlib/libc.a.p/libc_stdlib_utoa.c.o
[342/874] Compiling C object newlib/libc.a.p/libc_stdlib_strtoumax.c.o
[343/874] Compiling C object newlib/libc.a.p/libc_stdlib_wcsnrtombs.c.o
[344/874] Compiling C object newlib/libc.a.p/libc_stdlib_strtoull.c.o
[345/874] Compiling C object newlib/libc.a.p/libc_stdlib_wcstol.c.o
[346/874] Compiling C object newlib/libc.a.p/libc_stdlib_wcsrtombs.c.o
[347/874] Compiling C object newlib/libc.a.p/libc_stdlib_wcstoll.c.o
[348/874] Compiling C object newlib/libc.a.p/libc_string_bcmp.c.o
[349/874] Compiling C object newlib/libc.a.p/libc_stdlib_wctomb_r.c.o
[350/874] Compiling C object newlib/libc.a.p/libc_stdlib_wcstombs.c.o
[351/874] Compiling C object newlib/libc.a.p/libc_stdlib_pico-exit.c.o
[352/874] Compiling C object newlib/libc.a.p/libc_stdlib_wcstoimax.c.o
[353/874] Compiling C object newlib/libc.a.p/libc_stdlib_wcstoul.c.o
[354/874] Compiling C object newlib/libc.a.p/libc_stdlib_wcstod.c.o
[355/874] Compiling C object newlib/libc.a.p/libc_stdlib_wcstoull.c.o
[356/874] Compiling C object newlib/libc.a.p/libc_stdlib_pico-atexit.c.o
[357/874] Compiling C object newlib/libc.a.p/libc_stdlib_wctob.c.o
[358/874] Compiling C object newlib/libc.a.p/libc_stdlib_pico-cxa-atexit.c.o
[359/874] Compiling C object newlib/libc.a.p/libc_string_bcopy.c.o
[360/874] Compiling C object newlib/libc.a.p/libc_stdlib_wctomb.c.o
[361/874] Compiling C object newlib/libc.a.p/libc_stdlib_pico-onexit.c.o
[362/874] Compiling C object newlib/libc.a.p/libc_string_fls.c.o
[363/874] Compiling C object newlib/libc.a.p/libc_stdlib_wcstoumax.c.o
[364/874] Compiling C object newlib/libc.a.p/libc_string_flsl.c.o
[365/874] Compiling C object newlib/libc.a.p/libc_string_explicit_bzero.c.o
[366/874] Compiling C object newlib/libc.a.p/libc_string_ffsll.c.o
[367/874] Compiling C object newlib/libc.a.p/libc_string_memccpy.c.o
[368/874] Compiling C object newlib/libc.a.p/libc_string_bzero.c.o
[369/874] Compiling C object newlib/libc.a.p/libc_string_ffsl.c.o
[370/874] Compiling C object newlib/libc.a.p/libc_string_rawmemchr.c.o
[371/874] Compiling C object newlib/libc.a.p/libc_string_memrchr.c.o
[372/874] Compiling C object newlib/libc.a.p/libc_string_memcmp.c.o
[373/874] Compiling C object newlib/libc.a.p/libc_string_flsll.c.o
[374/874] Compiling C object newlib/libc.a.p/libc_string_gnu_basename.c.o
[375/874] Compiling C object newlib/libc.a.p/libc_string_index.c.o
[376/874] Compiling C object newlib/libc.a.p/libc_string_memchr.c.o
[377/874] Compiling C object newlib/libc.a.p/libc_string_memmem.c.o
[378/874] Compiling C object newlib/libc.a.p/libc_string_stpcpy.c.o
[379/874] Compiling C object newlib/libc.a.p/libc_string_rindex.c.o
[380/874] Compiling C object newlib/libc.a.p/libc_string_strcat.c.o
[381/874] Compiling C object newlib/libc.a.p/libc_string_mempcpy.c.o
[382/874] Compiling C object newlib/libc.a.p/libc_string_stpncpy.c.o
[383/874] Compiling C object newlib/libc.a.p/libc_string_strcasecmp.c.o
[384/874] Compiling C object newlib/libc.a.p/libc_string_strcasecmp_l.c.o
[385/874] Compiling C object newlib/libc.a.p/libc_string_strcasestr.c.o
[386/874] Compiling C object newlib/libc.a.p/libc_string_strcoll.c.o
[387/874] Compiling C object newlib/libc.a.p/libc_string_strcspn.c.o
[388/874] Compiling C object newlib/libc.a.p/libc_string_strchr.c.o
[389/874] Compiling C object newlib/libc.a.p/libc_string_strcoll_l.c.o
[390/874] Compiling C object newlib/libc.a.p/libc_string_strchrnul.c.o
[391/874] Compiling C object newlib/libc.a.p/libc_string_strerror_r.c.o
[392/874] Compiling C object newlib/libc.a.p/libc_string_strdup.c.o
[393/874] Compiling C object newlib/libc.a.p/libc_string_strerror.c.o
[394/874] Compiling C object newlib/libc.a.p/libc_string_strlcat.c.o
[395/874] Compiling C object newlib/libc.a.p/libc_string_strlwr.c.o
[396/874] Compiling C object newlib/libc.a.p/libc_string_strncpy.c.o
[397/874] Compiling C object newlib/libc.a.p/libc_string_strncasecmp_l.c.o
[398/874] Compiling C object newlib/libc.a.p/libc_string_strlcpy.c.o
[399/874] Compiling C object newlib/libc.a.p/libc_string_strncasecmp.c.o
[400/874] Compiling C object newlib/libc.a.p/libc_string_u_strerr.c.o
[401/874] Compiling C object newlib/libc.a.p/libc_string_strncat.c.o
[402/874] Compiling C object newlib/libc.a.p/libc_string_strncmp.c.o
[403/874] Compiling C object newlib/libc.a.p/libc_string_strxfrm_l.c.o
[404/874] Compiling C object newlib/libc.a.p/libc_string_swab.c.o
[405/874] Compiling C object newlib/libc.a.p/libc_string_strnlen.c.o
[406/874] Compiling C object newlib/libc.a.p/libc_string_strpbrk.c.o
[407/874] Compiling C object newlib/libc.a.p/libc_string_strnstr.c.o
[408/874] Compiling C object newlib/libc.a.p/libc_string_strndup.c.o
[409/874] Compiling C object newlib/libc.a.p/libc_string_strsep.c.o
[410/874] Compiling C object newlib/libc.a.p/libc_string_strspn.c.o
[411/874] Compiling C object newlib/libc.a.p/libc_string_strtok.c.o
[412/874] Compiling C object newlib/libc.a.p/libc_string_strrchr.c.o
[413/874] Compiling C object newlib/libc.a.p/libc_string_strstr.c.o
[414/874] Compiling C object newlib/libc.a.p/libc_string_strsignal.c.o
[415/874] Compiling C object newlib/libc.a.p/libc_string_strxfrm.c.o
[416/874] Compiling C object newlib/libc.a.p/libc_string_strupr.c.o
[417/874] Compiling C object newlib/libc.a.p/libc_string_strtok_r.c.o
[418/874] Compiling C object newlib/libc.a.p/libc_string_strverscmp.c.o
[419/874] Compiling C object newlib/libc.a.p/libc_string_timingsafe_bcmp.c.o
[420/874] Compiling C object newlib/libc.a.p/libc_string_timingsafe_memcmp.c.o
[421/874] Compiling C object newlib/libc.a.p/libc_string_wcsspn.c.o
[422/874] Compiling C object newlib/libc.a.p/libc_string_wcsrchr.c.o
[423/874] Compiling C object newlib/libc.a.p/libc_string_wcpcpy.c.o
[424/874] Compiling C object newlib/libc.a.p/libc_string_wcsncat.c.o
[425/874] Compiling C object newlib/libc.a.p/libc_string_wcsncpy.c.o
[426/874] Compiling C object newlib/libc.a.p/libc_string_wcpncpy.c.o
[427/874] Compiling C object newlib/libc.a.p/libc_string_wcscat.c.o
[428/874] Compiling C object newlib/libc.a.p/libc_string_wcscasecmp_l.c.o
[429/874] Compiling C object newlib/libc.a.p/libc_string_wcscasecmp.c.o
[430/874] Compiling C object newlib/libc.a.p/libc_string_wcschr.c.o
[431/874] Compiling C object newlib/libc.a.p/libc_string_wcscoll_l.c.o
[432/874] Compiling C object newlib/libc.a.p/libc_string_wcscpy.c.o
[433/874] Compiling C object newlib/libc.a.p/libc_string_wcscoll.c.o
[434/874] Compiling C object newlib/libc.a.p/libc_string_wcscmp.c.o
[435/874] Compiling C object newlib/libc.a.p/libc_string_wcsdup.c.o
[436/874] Compiling C object newlib/libc.a.p/libc_string_wcscspn.c.o
[437/874] Compiling C object newlib/libc.a.p/libc_string_wcslcat.c.o
[438/874] Compiling C object newlib/libc.a.p/libc_string_wcslen.c.o
[439/874] Compiling C object newlib/libc.a.p/libc_string_wcslcpy.c.o
[440/874] Compiling C object newlib/libc.a.p/libc_string_wcsncasecmp.c.o
[441/874] Compiling C object newlib/libc.a.p/libc_string_wcsncasecmp_l.c.o
[442/874] Compiling C object newlib/libc.a.p/libc_string_wcsncmp.c.o
[443/874] Compiling C object newlib/libc.a.p/libc_string_wcsnlen.c.o
[444/874] Compiling C object newlib/libc.a.p/libc_string_wcspbrk.c.o
[445/874] Compiling C object newlib/libc.a.p/libc_string_wcstok.c.o
[446/874] Compiling C object newlib/libc.a.p/libc_string_wcsxfrm_l.c.o
[447/874] Compiling C object newlib/libc.a.p/libc_string_wmemchr.c.o
[448/874] Compiling C object newlib/libc.a.p/libc_string_wcsxfrm.c.o
[449/874] Compiling C object newlib/libc.a.p/libc_string_wcswidth.c.o
[450/874] Compiling C object newlib/libc.a.p/libc_string_wcsstr.c.o
[451/874] Compiling C object newlib/libc.a.p/libc_string_wcwidth.c.o
[452/874] Compiling C object newlib/libc.a.p/libc_string_wmemcmp.c.o
[453/874] Compiling C object newlib/libc.a.p/libc_time_clock.c.o
[454/874] Compiling C object newlib/libc.a.p/libc_string_wmempcpy.c.o
[455/874] Compiling C object newlib/libc.a.p/libc_string_wmemmove.c.o
[456/874] Compiling C object newlib/libc.a.p/libc_time_asctime_r.c.o
[457/874] Compiling C object newlib/libc.a.p/libc_string_wmemset.c.o
[458/874] Compiling C object newlib/libc.a.p/libc_string_wmemcpy.c.o
[459/874] Compiling C object newlib/libc.a.p/libc_string_xpg_strerror_r.c.o
[460/874] Compiling C object newlib/libc.a.p/libc_time_ctime_r.c.o
[461/874] Compiling C object newlib/libc.a.p/libc_time_asctime.c.o
[462/874] Compiling C object newlib/libc.a.p/libc_time_difftime.c.o
[463/874] Compiling C object newlib/libc.a.p/libc_time_ctime.c.o
[464/874] Compiling C object newlib/libc.a.p/libc_time_gmtime_r.c.o
[465/874] Compiling C object newlib/libc.a.p/libc_time_gettzinfo.c.o
[466/874] Compiling C object newlib/libc.a.p/libc_time_tzvars.c.o
[467/874] Compiling C object newlib/libc.a.p/libc_time_lcltime.c.o
[468/874] Compiling C object newlib/libc.a.p/libc_time_gmtime.c.o
[469/874] Compiling C object newlib/libc.a.p/libc_time_lcltime_buf.c.o
[470/874] Compiling C object newlib/libc.a.p/libc_time_time.c.o
[471/874] Compiling C object newlib/libc.a.p/libc_time_lcltime_r.c.o
[472/874] Compiling C object newlib/libc.a.p/libc_time_month_lengths.c.o
[473/874] Compiling C object newlib/libc.a.p/libc_picolib_picosbrk.c.o
[474/874] Compiling C object newlib/libc.a.p/libc_xdr_xdr_float.c.o
[475/874] Compiling C object newlib/libc.a.p/libc_tinystdio_clearerr.c.o
[476/874] Compiling C object newlib/libc.a.p/libc_time_tzset.c.o
[477/874] Compiling C object newlib/libc.a.p/libc_time_tzcalc_limits.c.o
[478/874] Compiling C object newlib/libc.a.p/libc_xdr_xdr_array.c.o
[479/874] Compiling C object newlib/libc.a.p/libc_picolib_getauxval.c.o
[480/874] Compiling C object newlib/libc.a.p/libc_xdr_xdr_private.c.o
[481/874] Compiling C object newlib/libc.a.p/libc_time_mktime.c.o
[482/874] Compiling C object newlib/libc.a.p/libc_locale_duplocale.c.o
[483/874] Compiling C object newlib/libc.a.p/libc_xdr_xdr_reference.c.o
[484/874] Compiling C object newlib/libc.a.p/libc_xdr_xdr_mem.c.o
[485/874] Compiling C object newlib/libc.a.p/libc_locale_freelocale.c.o
[486/874] Compiling C object newlib/libc.a.p/libc_xdr_xdr_sizeof.c.o
[487/874] Compiling C object newlib/libc.a.p/libc_locale_locale.c.o
[488/874] Compiling C object newlib/libc.a.p/libc_xdr_xdr_stdio.c.o
[489/874] Compiling C object newlib/libc.a.p/libc_locale_lnumeric.c.o
[490/874] Compiling C object newlib/libc.a.p/libc_locale_localeconv.c.o
[491/874] Compiling C object newlib/libc.a.p/libc_locale_newlocale.c.o
[492/874] Compiling C object newlib/libc.a.p/libc_locale_timelocal.c.o
[493/874] Compiling C object newlib/libc.a.p/libc_time_strptime.c.o
[494/874] Compiling C object newlib/libc.a.p/libc_picolib_dso_handle.c.o
[495/874] Compiling C object newlib/libc.a.p/libc_locale_uselocale.c.o
[496/874] Compiling C object newlib/libc.a.p/libc_tinystdio_asprintf.c.o
[497/874] Compiling C object newlib/libc.a.p/libc_xdr_xdr.c.o
[498/874] Compiling C object newlib/libc.a.p/libc_tinystdio_ecvtf_r.c.o
[499/874] Compiling C object newlib/libc.a.p/libc_tinystdio_fcvt_r.c.o
[500/874] Compiling C object newlib/libc.a.p/libc_time_strftime.c.o
[501/874] Compiling C object newlib/libc.a.p/libc_tinystdio_fcvtf.c.o
[502/874] Compiling C object newlib/libc.a.p/libc_tinystdio_ecvtf.c.o
[503/874] Compiling C object newlib/libc.a.p/libc_tinystdio_ecvt.c.o
[504/874] Compiling C object newlib/libc.a.p/libc_tinystdio_ecvt_r.c.o
[505/874] Compiling C object newlib/libc.a.p/libc_tinystdio_fcvt.c.o
[506/874] Compiling C object newlib/libc.a.p/libc_tinystdio_bufio.c.o
[507/874] Compiling C object newlib/libc.a.p/libc_tinystdio_fflush.c.o
[508/874] Compiling C object newlib/libc.a.p/libc_tinystdio_gcvt.c.o
[509/874] Compiling C object newlib/libc.a.p/libc_tinystdio_fclose.c.o
[510/874] Compiling C object newlib/libc.a.p/libc_tinystdio_fcvtf_r.c.o
[511/874] Compiling C object newlib/libc.a.p/libc_tinystdio_ferror.c.o
[512/874] Compiling C object newlib/libc.a.p/libc_xdr_xdr_rec.c.o
[513/874] Compiling C object newlib/libc.a.p/libc_tinystdio_fdevopen.c.o
[514/874] Compiling C object newlib/libc.a.p/libc_tinystdio_feof.c.o
[515/874] Compiling C object newlib/libc.a.p/libc_tinystdio_gcvtf.c.o
[516/874] Compiling C object newlib/libc.a.p/libc_tinystdio_fgets.c.o
[517/874] Compiling C object newlib/libc.a.p/libc_tinystdio_fgetc.c.o
[518/874] Compiling C object newlib/libc.a.p/libc_tinystdio_fscanf.c.o
[519/874] Compiling C object newlib/libc.a.p/libc_tinystdio_freopen.c.o
[520/874] Compiling C object newlib/libc.a.p/libc_tinystdio_fprintf.c.o
[521/874] Compiling C object newlib/libc.a.p/libc_tinystdio_filestrputalloc.c.o
[522/874] Compiling C object newlib/libc.a.p/libc_tinystdio_fputc.c.o
[523/874] Compiling C object newlib/libc.a.p/libc_tinystdio_fileno.c.o
[524/874] Compiling C object newlib/libc.a.p/libc_tinystdio_fmemopen.c.o
[525/874] Compiling C object newlib/libc.a.p/libc_tinystdio_putchar.c.o
[526/874] Compiling C object newlib/libc.a.p/libc_tinystdio_fread.c.o
[527/874] Compiling C object newlib/libc.a.p/libc_tinystdio_fputs.c.o
[528/874] Compiling C object newlib/libc.a.p/libc_tinystdio_gets.c.o
[529/874] Compiling C object newlib/libc.a.p/libc_tinystdio_fseek.c.o
[530/874] Compiling C object newlib/libc.a.p/libc_tinystdio_fseeko.c.o
[531/874] Compiling C object newlib/libc.a.p/libc_tinystdio_ftello.c.o
[532/874] Compiling C object newlib/libc.a.p/libc_tinystdio_ftell.c.o
[533/874] Compiling C object newlib/libc.a.p/libc_tinystdio_getchar.c.o
[534/874] Compiling C object newlib/libc.a.p/libc_tinystdio_matchcaseprefix.c.o
[535/874] Compiling C object newlib/libc.a.p/libc_tinystdio_setbuf.c.o
[536/874] Compiling C object newlib/libc.a.p/libc_tinystdio_fwrite.c.o
[537/874] Compiling C object newlib/libc.a.p/libc_tinystdio_mktemp.c.o
[538/874] Compiling C object newlib/libc.a.p/libc_tinystdio_scanf.c.o
[539/874] Compiling C object newlib/libc.a.p/libc_tinystdio_printf.c.o
[540/874] Compiling C object newlib/libc.a.p/libc_tinystdio_perror.c.o
[541/874] Compiling C object newlib/libc.a.p/libc_tinystdio_puts.c.o
[542/874] Compiling C object newlib/libc.a.p/libc_tinystdio_rewind.c.o
[543/874] Compiling C object newlib/libc.a.p/libc_tinystdio_sprintfd.c.o
[544/874] Compiling C object newlib/libc.a.p/libc_tinystdio_snprintff.c.o
[545/874] Compiling C object newlib/libc.a.p/libc_tinystdio_strfromd.c.o
[546/874] Compiling C object newlib/libc.a.p/libc_tinystdio_setbuffer.c.o
[547/874] Compiling C object newlib/libc.a.p/libc_tinystdio_setvbuf.c.o
[548/874] Compiling C object newlib/libc.a.p/libc_tinystdio_setlinebuf.c.o
[549/874] Compiling C object newlib/libc.a.p/libc_tinystdio_sprintf.c.o
[550/874] Compiling C object newlib/libc.a.p/libc_tinystdio_sprintff.c.o
[551/874] Compiling C object newlib/libc.a.p/libc_tinystdio_snprintf.c.o
[552/874] Compiling C object newlib/libc.a.p/libc_tinystdio_snprintfd.c.o
[553/874] Compiling C object newlib/libc.a.p/libc_tinystdio_strtod_l.c.o
[554/874] Compiling C object newlib/libc.a.p/libc_tinystdio_strfromf.c.o
[555/874] Compiling C object newlib/libc.a.p/libc_tinystdio_sscanf.c.o
[556/874] Compiling C object newlib/libc.a.p/libc_tinystdio_vsnprintf.c.o
[557/874] Compiling C object newlib/libc.a.p/libc_tinystdio_strtof_l.c.o
[558/874] Compiling C object newlib/libc.a.p/libc_tinystdio_ungetc.c.o
[559/874] Compiling C object newlib/libc.a.p/libc_tinystdio_vasprintf.c.o
[560/874] Compiling C object newlib/libc.a.p/libc_tinystdio_vscanf.c.o
[561/874] Compiling C object newlib/libc.a.p/libc_tinystdio_vsscanf.c.o
[562/874] Compiling C object newlib/libc.a.p/libc_tinystdio_ryu_log10.c.o
[563/874] Compiling C object newlib/libc.a.p/libc_tinystdio_strtof.c.o
[564/874] Compiling C object newlib/libc.a.p/libc_tinystdio_strtold_l.c.o
[565/874] Compiling C object newlib/libc.a.p/libc_tinystdio_strtod.c.o
[566/874] Compiling C object newlib/libc.a.p/libc_tinystdio_ryu_umul128.c.o
[567/874] Compiling C object newlib/libc.a.p/libc_tinystdio_ryu_pow5bits.c.o
[568/874] Compiling C object newlib/libc.a.p/libc_tinystdio_vsprintf.c.o
[569/874] Compiling C object newlib/libc.a.p/libc_tinystdio_ryu_log2pow5.c.o
[570/874] Compiling C object newlib/libc.a.p/libc_tinystdio_ryu_divpow2.c.o
[571/874] Compiling C object newlib/libc.a.p/libc_tinystdio_ryu_table.c.o
[572/874] Compiling C object newlib/libc.a.p/libc_tinystdio_atod_ryu.c.o
[573/874] Compiling C object newlib/libc.a.p/libc_tinystdio_atof_ryu.c.o
[574/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_fegetround.c.o
[575/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_fetestexcept.c.o
[576/874] Compiling C object newlib/libc.a.p/libc_tinystdio_ftoa_ryu.c.o
[577/874] Compiling C object newlib/libc.a.p/libc_tinystdio_vfiprintf.c.o
[578/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_fesetround.c.o
[579/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_feraiseexcept.c.o
[580/874] Compiling C object newlib/libc.a.p/libc_tinystdio_fopen.c.o
[581/874] Compiling C object newlib/libc.a.p/libc_tinystdio_sflags.c.o
[582/874] Compiling C object newlib/libc.a.p/libc_tinystdio_atold_engine.c.o
[583/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_fegetenv.c.o
[584/874] Compiling C object newlib/libc.a.p/libc_tinystdio_fdopen.c.o
[585/874] Compiling C object newlib/libc.a.p/libc_tinystdio_dtoa_ryu.c.o
[586/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_feclearexcept.c.o
[587/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_fegetexceptflag.c.o
[588/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_feholdexcept.c.o
[589/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_s_copysign.c.o
[590/874] Compiling C object newlib/libc.a.p/libc_tinystdio_strtold.c.o
[591/874] Compiling C object newlib/libc.a.p/libc_tinystdio_vfscanf.c.o
[592/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_fesetenv.c.o
[593/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_s_fabs.c.o
[594/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_fesetexceptflag.c.o
[595/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_feupdateenv.c.o
[596/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_s_fma.c.o
[597/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_s_finite.c.o
[598/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_s_fmax.c.o
[599/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_s_isinf.c.o
[600/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_s_fmin.c.o
[601/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_sf_finite.c.o
[602/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_s_fpclassify.c.o
[603/874] Compiling C object newlib/libc.a.p/libc_tinystdio_vfprintf.c.o
[604/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_s_isnan.c.o
[605/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_s_llrint.c.o
[606/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_s_lrint.c.o
[607/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_s_llround.c.o
[608/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_s_lround.c.o
[609/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_s_sqrt.c.o
[610/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_sf_copysign.c.o
[611/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_sf_fabs.c.o
[612/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_sf_isnan.c.o
[613/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_sf_llrint.c.o
[614/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_sf_fmin.c.o
[615/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_sf_fpclassify.c.o
[616/874] Compiling C object newlib/libc.a.p/libc_tinystdio_vfprintff.c.o
[617/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_sf_fma.c.o
[618/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_sf_isinf.c.o
[619/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_sf_fmax.c.o
[620/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_sf_lrint.c.o
[621/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_sf_llround.c.o
[622/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_sf_lround.c.o
[623/874] Compiling C object newlib/libc.a.p/libm_math_kf_sin.c.o
[624/874] Compiling C object newlib/libc.a.p/libm_math_kf_cos.c.o
[625/874] Compiling C object newlib/libc.a.p/libm_machine_riscv_sf_sqrt.c.o
[626/874] Compiling C object newlib/libc.a.p/libm_math_k_cos.c.o
[627/874] Compiling C object newlib/libc.a.p/libm_math_k_sin.c.o
[628/874] Compiling C object newlib/libc.a.p/libm_math_s_acos.c.o
[629/874] Compiling C object newlib/libc.a.p/libm_math_s_exp2.c.o
[630/874] Compiling C object newlib/libc.a.p/libm_math_s_acosh.c.o
[631/874] Compiling C object newlib/libc.a.p/libm_math_s_asinh.c.o
[632/874] Compiling C object newlib/libc.a.p/libm_math_kf_tan.c.o
[633/874] Compiling C object newlib/libc.a.p/libm_math_s_atan2.c.o
[634/874] Compiling C object newlib/libc.a.p/libm_math_s_drem.c.o
[635/874] Compiling C object newlib/libc.a.p/libm_math_s_cosh.c.o
[636/874] Compiling C object newlib/libc.a.p/libm_math_k_tan.c.o
[637/874] Compiling C object newlib/libc.a.p/libm_math_s_atan.c.o
[638/874] Compiling C object newlib/libc.a.p/libm_math_s_asin.c.o
[639/874] Compiling C object newlib/libc.a.p/libm_math_s_ceil.c.o
[640/874] Compiling C object newlib/libc.a.p/libm_math_s_atanh.c.o
[641/874] Compiling C object newlib/libc.a.p/libm_math_s_cos.c.o
[642/874] Compiling C object newlib/libc.a.p/libm_math_k_rem_pio2.c.o
[643/874] Compiling C object newlib/libc.a.p/libm_math_s_frexp.c.o
[644/874] Compiling C object newlib/libc.a.p/libm_math_kf_rem_pio2.c.o
[645/874] Compiling C object newlib/libc.a.p/libm_math_s_exp.c.o
[646/874] Compiling C object newlib/libc.a.p/libm_math_s_floor.c.o
[647/874] Compiling C object newlib/libc.a.p/libm_math_s_sincos.c.o
[648/874] Compiling C object newlib/libc.a.p/libm_math_s_gamma.c.o
[649/874] Compiling C object newlib/libc.a.p/libm_math_s_lgamma.c.o
[650/874] Compiling C object newlib/libc.a.p/libm_math_s_tgamma.c.o
[651/874] Compiling C object newlib/libc.a.p/libm_math_s_fmod.c.o
[652/874] Compiling C object newlib/libc.a.p/libm_math_s_log10.c.o
[653/874] Compiling C object newlib/libc.a.p/libm_math_s_sinh.c.o
[654/874] Compiling C object newlib/libc.a.p/libm_math_s_hypot.c.o
[655/874] Compiling C object newlib/libc.a.p/libm_math_s_log.c.o
[656/874] Compiling C object newlib/libc.a.p/libm_math_s_remainder.c.o
[657/874] Compiling C object newlib/libc.a.p/libm_math_s_j0.c.o
[658/874] Compiling C object newlib/libc.a.p/libm_math_s_j1.c.o
[659/874] Compiling C object newlib/libc.a.p/libm_math_s_scalb.c.o
[660/874] Compiling C object newlib/libc.a.p/libm_math_s_signif.c.o
[661/874] Compiling C object newlib/libc.a.p/libm_math_s_erf.c.o
[662/874] Compiling C object newlib/libc.a.p/libm_math_s_rem_pio2.c.o
[663/874] Compiling C object newlib/libc.a.p/libm_math_s_sin.c.o
[664/874] Compiling C object newlib/libc.a.p/libm_math_s_tan.c.o
[665/874] Compiling C object newlib/libc.a.p/libm_math_s_jn.c.o
[666/874] Compiling C object newlib/libc.a.p/libm_math_sf_drem.c.o
[667/874] Compiling C object newlib/libc.a.p/libm_math_s_tanh.c.o
[668/874] Compiling C object newlib/libc.a.p/libm_math_sf_acosh.c.o
[669/874] Compiling C object newlib/libc.a.p/libm_math_sf_atan2.c.o
[670/874] Compiling C object newlib/libc.a.p/libm_math_sf_ceil.c.o
[671/874] Compiling C object newlib/libc.a.p/libm_math_s_pow.c.o
[672/874] Compiling C object newlib/libc.a.p/libm_math_sf_acos.c.o
[673/874] Compiling C object newlib/libc.a.p/libm_math_sf_asinh.c.o
[674/874] Compiling C object newlib/libc.a.p/libm_math_sf_asin.c.o
[675/874] Compiling C object newlib/libc.a.p/libm_math_sf_cos.c.o
[676/874] Compiling C object newlib/libc.a.p/libm_math_sf_atanh.c.o
[677/874] Compiling C object newlib/libc.a.p/libm_math_sf_exp2.c.o
[678/874] Compiling C object newlib/libc.a.p/libm_math_sf_cosh.c.o
[679/874] Compiling C object newlib/libc.a.p/libm_math_sf_floor.c.o
[680/874] Compiling C object newlib/libc.a.p/libm_math_sf_fmod.c.o
[681/874] Compiling C object newlib/libc.a.p/libm_math_sf_atan.c.o
[682/874] Compiling C object newlib/libc.a.p/libm_math_sf_exp.c.o
[683/874] Compiling C object newlib/libc.a.p/libm_math_sf_hypot.c.o
[684/874] Compiling C object newlib/libc.a.p/libm_math_sf_gamma.c.o
[685/874] Compiling C object newlib/libc.a.p/libm_math_sf_frexp.c.o
[686/874] Compiling C object newlib/libc.a.p/libm_math_sf_sinh.c.o
[687/874] Compiling C object newlib/libc.a.p/libm_math_sf_erf.c.o
[688/874] Compiling C object newlib/libc.a.p/libm_math_sl_hypot.c.o
[689/874] Compiling C object newlib/libc.a.p/libm_math_sf_tanh.c.o
[690/874] Compiling C object newlib/libc.a.p/libm_math_sf_lgamma.c.o
[691/874] Compiling C object newlib/libc.a.p/libm_math_sf_log.c.o
[692/874] Compiling C object newlib/libc.a.p/libm_math_sf_sincos.c.o
[693/874] Compiling C object newlib/libc.a.p/libm_math_sf_log10.c.o
[694/874] Compiling C object newlib/libc.a.p/libm_math_sf_signif.c.o
[695/874] Compiling C object newlib/libc.a.p/libm_math_sf_log2.c.o
[696/874] Compiling C object newlib/libc.a.p/libm_math_sf_remainder.c.o
[697/874] Compiling C object newlib/libc.a.p/libm_math_sf_scalb.c.o
[698/874] Compiling C object newlib/libc.a.p/libm_math_sf_jn.c.o
[699/874] Compiling C object newlib/libc.a.p/libm_math_sf_sin.c.o
[700/874] Compiling C object newlib/libc.a.p/libm_math_sf_rem_pio2.c.o
[701/874] Compiling C object newlib/libc.a.p/libm_math_srf_lgamma.c.o
[702/874] Compiling C object newlib/libc.a.p/libm_math_sf_tan.c.o
[703/874] Compiling C object newlib/libc.a.p/libm_math_sf_j0.c.o
[704/874] Compiling C object newlib/libc.a.p/libm_math_sf_j1.c.o
[705/874] Compiling C object newlib/libc.a.p/libm_math_sf_tgamma.c.o
[706/874] Compiling C object newlib/libc.a.p/libm_common_s_ilogb.c.o
[707/874] Compiling C object newlib/libc.a.p/libm_common_signgam.c.o
[708/874] Compiling C object newlib/libc.a.p/libm_common_s_modf.c.o
[709/874] Compiling C object newlib/libc.a.p/libm_common_s_cbrt.c.o
[710/874] Compiling C object newlib/libc.a.p/libm_math_sf_pow.c.o
[711/874] Compiling C object newlib/libc.a.p/libm_common_s_exp10.c.o
[712/874] Compiling C object newlib/libc.a.p/libm_common_s_scalbn.c.o
[713/874] Compiling C object newlib/libc.a.p/libm_common_s_trunc.c.o
[714/874] Compiling C object newlib/libc.a.p/libm_common_s_infinity.c.o
[715/874] Compiling C object newlib/libc.a.p/libm_common_s_round.c.o
[716/874] Compiling C object newlib/libc.a.p/libm_common_s_nearbyint.c.o
[717/874] Compiling C object newlib/libc.a.p/libm_common_s_iseqsig.c.o
[718/874] Compiling C object newlib/libc.a.p/libm_common_s_isinfd.c.o
[719/874] Compiling C object newlib/libc.a.p/libm_common_s_issignaling.c.o
[720/874] Compiling C object newlib/libc.a.p/libm_common_s_isnand.c.o
[721/874] Compiling C object newlib/libc.a.p/libm_common_s_nan.c.o
[722/874] Compiling C object newlib/libc.a.p/libm_common_s_expm1.c.o
[723/874] Compiling C object newlib/libc.a.p/libm_common_s_pow10.c.o
[724/874] Compiling C object newlib/libc.a.p/libm_math_sr_lgamma.c.o
[725/874] Compiling C object newlib/libc.a.p/libm_common_s_nextafter.c.o
[726/874] Compiling C object newlib/libc.a.p/libm_common_s_log2.c.o
[727/874] Compiling C object newlib/libc.a.p/libm_common_s_logb.c.o
[728/874] Compiling C object newlib/libc.a.p/libm_common_s_rint.c.o
[729/874] Compiling C object newlib/libc.a.p/libm_common_s_log1p.c.o
[730/874] Compiling C object newlib/libc.a.p/libm_common_s_fdim.c.o
[731/874] Compiling C object newlib/libc.a.p/libm_common_s_getpayload.c.o
[732/874] Compiling C object newlib/libc.a.p/libm_common_s_signbit.c.o
[733/874] Compiling C object newlib/libc.a.p/libm_common_exp_data.c.o
[734/874] Compiling C object newlib/libc.a.p/libm_common_s_scalbln.c.o
[735/874] Compiling C object newlib/libc.a.p/libm_common_math_err_with_errno.c.o
[736/874] Compiling C object newlib/libc.a.p/libm_common_exp2.c.o
[737/874] Compiling C object newlib/libc.a.p/libm_common_math_err_uflow.c.o
[738/874] Compiling C object newlib/libc.a.p/libm_common_math_err_invalid.c.o
[739/874] Compiling C object newlib/libc.a.p/libm_common_exp.c.o
[740/874] Compiling C object newlib/libc.a.p/libm_common_math_err_oflow.c.o
[741/874] Compiling C object newlib/libc.a.p/libm_common_s_remquo.c.o
[742/874] Compiling C object newlib/libc.a.p/libm_common_math_err_divzero.c.o
[743/874] Compiling C object newlib/libc.a.p/libm_common_math_err_check_oflow.c.o
[744/874] Compiling C object newlib/libc.a.p/libm_common_math_err_may_uflow.c.o
[745/874] Compiling C object newlib/libc.a.p/libm_common_pow_log_data.c.o
[746/874] Compiling C object newlib/libc.a.p/libm_common_math_err_check_uflow.c.o
[747/874] Compiling C object newlib/libc.a.p/libm_common_math_inexact.c.o
[748/874] Compiling C object newlib/libc.a.p/libm_common_math_inexactf.c.o
[749/874] Compiling C object newlib/libc.a.p/libm_common_log.c.o
[750/874] Compiling C object newlib/libc.a.p/libm_common_log2.c.o
[751/874] Compiling C object newlib/libc.a.p/libm_common_log_data.c.o
[752/874] Compiling C object newlib/libc.a.p/libm_common_sf_scalbn.c.o
[753/874] Compiling C object newlib/libc.a.p/libm_common_sf_expm1.c.o
[754/874] Compiling C object newlib/libc.a.p/libm_common_log2_data.c.o
[755/874] Compiling C object newlib/libc.a.p/libm_common_pow.c.o
[756/874] Compiling C object newlib/libc.a.p/libm_common_sf_exp10.c.o
[757/874] Compiling C object newlib/libc.a.p/libm_common_sf_nearbyint.c.o
[758/874] Compiling C object newlib/libc.a.p/libm_common_sf_exp.c.o
[759/874] Compiling C object newlib/libc.a.p/libm_common_sf_modf.c.o
[760/874] Compiling C object newlib/libc.a.p/libm_common_sf_round.c.o
[761/874] Compiling C object newlib/libc.a.p/libm_common_sf_cbrt.c.o
[762/874] Compiling C object newlib/libc.a.p/libm_common_sf_infinity.c.o
[763/874] Compiling C object newlib/libc.a.p/libm_common_sf_getpayload.c.o
[764/874] Compiling C object newlib/libc.a.p/libm_common_sf_ilogb.c.o
[765/874] Compiling C object newlib/libc.a.p/libm_common_sf_isinff.c.o
[766/874] Compiling C object newlib/libc.a.p/libm_common_sf_iseqsig.c.o
[767/874] Compiling C object newlib/libc.a.p/libm_common_sf_issignaling.c.o
[768/874] Compiling C object newlib/libc.a.p/libm_common_sf_isnanf.c.o
[769/874] Compiling C object newlib/libc.a.p/libm_common_sf_nan.c.o
[770/874] Compiling C object newlib/libc.a.p/libm_common_sf_pow10.c.o
[771/874] Compiling C object newlib/libc.a.p/libm_common_sf_nextafter.c.o
[772/874] Compiling C object newlib/libc.a.p/libm_common_sf_logb.c.o
[773/874] Compiling C object newlib/libc.a.p/libm_common_sf_log1p.c.o
[774/874] Compiling C object newlib/libc.a.p/libm_common_sf_rint.c.o
[775/874] Compiling C object newlib/libc.a.p/libm_common_sf_log.c.o
[776/874] Compiling C object newlib/libc.a.p/libm_common_sf_log_data.c.o
[777/874] Compiling C object newlib/libc.a.p/libm_common_sf_exp2.c.o
[778/874] Compiling C object newlib/libc.a.p/libm_common_sf_fdim.c.o
[779/874] Compiling C object newlib/libc.a.p/libm_common_sf_trunc.c.o
[780/874] Compiling C object newlib/libc.a.p/libm_common_math_errf_with_errnof.c.o
[781/874] Compiling C object newlib/libc.a.p/libm_common_sf_log2.c.o
[782/874] Compiling C object newlib/libc.a.p/libm_common_sf_exp2_data.c.o
[783/874] Compiling C object newlib/libc.a.p/libm_common_sf_scalbln.c.o
[784/874] Compiling C object newlib/libc.a.p/libm_common_math_errf_uflowf.c.o
[785/874] Compiling C object newlib/libc.a.p/libm_common_math_errf_divzerof.c.o
[786/874] Compiling C object newlib/libc.a.p/libm_common_sf_remquo.c.o
[787/874] Compiling C object newlib/libc.a.p/libm_common_sf_log2_data.c.o
[788/874] Compiling C object newlib/libc.a.p/libm_common_sinf.c.o
[789/874] Compiling C object newlib/libc.a.p/libm_common_sf_pow.c.o
[790/874] Compiling C object newlib/libc.a.p/libm_common_sf_pow_log2_data.c.o
[791/874] Compiling C object newlib/libc.a.p/libm_common_cosf.c.o
[792/874] Compiling C object newlib/libc.a.p/libm_common_sincosf.c.o
[793/874] Compiling C object newlib/libc.a.p/libm_common_sincosf_data.c.o
[794/874] Compiling C object newlib/libc.a.p/libm_common_math_errf_may_uflowf.c.o
[795/874] Compiling C object newlib/libc.a.p/libm_common_math_errf_invalidf.c.o
[796/874] Compiling C object newlib/libc.a.p/libm_common_math_errf_oflowf.c.o
[797/874] Compiling C object newlib/libc.a.p/libm_common_math_errf_check_oflowf.c.o
[798/874] Compiling C object newlib/libc.a.p/libm_common_copysignl.c.o
[799/874] Compiling C object newlib/libc.a.p/libm_common_math_errl_invalidl.c.o
[800/874] Compiling C object newlib/libc.a.p/libm_common_frexpl.c.o
[801/874] Compiling C object newlib/libc.a.p/libm_common_nanl.c.o
[802/874] Compiling C object newlib/libc.a.p/libm_common_isinfl.c.o
[803/874] Compiling C object newlib/libc.a.p/libm_common_isnanl.c.o
[804/874] Compiling C object newlib/libc.a.p/libm_fenv_fedisableexcept.c.o
[805/874] Compiling C object newlib/libc.a.p/libm_common_math_errl_with_errnol.c.o
[806/874] Compiling C object newlib/libc.a.p/libm_common_math_errf_check_uflowf.c.o
[807/874] Compiling C object newlib/libc.a.p/libm_common_sl_iseqsig.c.o
[808/874] Compiling C object newlib/libc.a.p/libm_fenv_fenv_stub.c.o
[809/874] Compiling C object newlib/libc.a.p/libm_fenv_fe_dfl_env.c.o
[810/874] Compiling C object newlib/libc.a.p/libm_common_sl_finite.c.o
[811/874] Compiling C object newlib/libc.a.p/libm_common_sl_issignaling.c.o
[812/874] Compiling C object newlib/libc.a.p/libm_fenv_feenableexcept.c.o
[813/874] Compiling C object newlib/libc.a.p/libm_fenv_fegetexcept.c.o
[814/874] Compiling C object newlib/libc.a.p/libm_fenv_fegetmode.c.o
[815/874] Compiling C object newlib/libc.a.p/libm_common_sqrtl.c.o
[816/874] Compiling C object newlib/libc.a.p/libm_complex_csin.c.o
[817/874] Compiling C object newlib/libc.a.p/libm_complex_cabsf.c.o
[818/874] Compiling C object newlib/libc.a.p/libm_complex_casinf.c.o
[819/874] Compiling C object newlib/libc.a.p/libm_fenv_fesetexcept.c.o
[820/874] Compiling C object newlib/libc.a.p/libm_fenv_fesetmode.c.o
[821/874] Compiling C object newlib/libc.a.p/libm_complex_cabs.c.o
[822/874] Compiling C object newlib/libc.a.p/libm_complex_casinh.c.o
[823/874] Compiling C object newlib/libc.a.p/libm_complex_carg.c.o
[824/874] Compiling C object newlib/libc.a.p/libm_complex_cacosh.c.o
[825/874] Compiling C object newlib/libc.a.p/libm_complex_catanh.c.o
[826/874] Compiling C object newlib/libc.a.p/libm_complex_csqrt.c.o
[827/874] Compiling C object newlib/libc.a.p/libm_complex_cacos.c.o
[828/874] Compiling C object newlib/libc.a.p/libm_complex_casin.c.o
[829/874] Compiling C object newlib/libc.a.p/libm_complex_ccos.c.o
[830/874] Compiling C object newlib/libc.a.p/libm_complex_cexp.c.o
[831/874] Compiling C object newlib/libc.a.p/libm_complex_ccosh.c.o
[832/874] Compiling C object newlib/libc.a.p/libm_complex_catan.c.o
[833/874] Compiling C object newlib/libc.a.p/libm_complex_cimag.c.o
[834/874] Compiling C object newlib/libc.a.p/libm_complex_clog.c.o
[835/874] Compiling C object newlib/libc.a.p/libm_complex_cephes_subr.c.o
[836/874] Compiling C object newlib/libc.a.p/libm_complex_cpow.c.o
[837/874] Compiling C object newlib/libc.a.p/libm_complex_clog10.c.o
[838/874] Compiling C object newlib/libc.a.p/libm_complex_conj.c.o
[839/874] Compiling C object newlib/libc.a.p/libm_complex_cproj.c.o
[840/874] Compiling C object newlib/libc.a.p/libm_complex_creal.c.o
[841/874] Compiling C object newlib/libc.a.p/libm_complex_csinh.c.o
[842/874] Compiling C object newlib/libc.a.p/libm_complex_ctanh.c.o
[843/874] Compiling C object newlib/libc.a.p/libm_complex_ctan.c.o
[844/874] Compiling C object newlib/libc.a.p/libm_complex_csinf.c.o
[845/874] Compiling C object newlib/libc.a.p/libm_complex_cexpf.c.o
[846/874] Compiling C object newlib/libc.a.p/libm_complex_ctanhf.c.o
[847/874] Compiling C object newlib/libc.a.p/libm_complex_ccosf.c.o
[848/874] Compiling C object newlib/libc.a.p/libm_complex_cimagf.c.o
[849/874] Compiling C object newlib/libc.a.p/libm_complex_casinhf.c.o
[850/874] Compiling C object newlib/libc.a.p/libm_complex_cacosf.c.o
[851/874] Compiling C object newlib/libc.a.p/libm_complex_cprojf.c.o
[852/874] Compiling C object newlib/libc.a.p/libm_complex_ccoshf.c.o
[853/874] Compiling C object newlib/libc.a.p/libm_complex_clogf.c.o
[854/874] Compiling C object newlib/libc.a.p/libm_complex_clog10f.c.o
[855/874] Compiling C object newlib/libc.a.p/libm_complex_csqrtf.c.o
[856/874] Compiling C object newlib/libc.a.p/libm_complex_crealf.c.o
[857/874] Compiling C object newlib/libc.a.p/libm_complex_ctanf.c.o
[858/874] Compiling C object newlib/libc.a.p/libm_complex_cacoshf.c.o
[859/874] Compiling C object newlib/libc.a.p/libm_complex_catanf.c.o
[860/874] Compiling C object newlib/libc.a.p/libm_complex_conjf.c.o
[861/874] Compiling C object newlib/libc.a.p/libm_complex_catanhf.c.o
[862/874] Linking static target newlib/libm.a
[863/874] Compiling C object newlib/libc.a.p/libm_complex_cargf.c.o
[864/874] Compiling C object newlib/libc.a.p/libm_complex_cpowf.c.o
[865/874] Compiling C object newlib/libc.a.p/libm_complex_cephes_subrf.c.o
[866/874] Compiling C object newlib/libc.a.p/libm_complex_csinhf.c.o
[867/874] Compiling C object newlib/libc.a.p/libm_complex_cabsl.c.o
[868/874] Compiling C object newlib/libc.a.p/libm_complex_cimagl.c.o
[869/874] Compiling C object newlib/libc.a.p/libm_complex_creall.c.o
[870/874] Compiling C object newlib/libc.a.p/libm_complex_conjl.c.o
[871/874] Compiling C object newlib/libc.a.p/libm_complex_cprojl.c.o
[872/874] Compiling C object newlib/libc.a.p/libm_complex_csqrtl.c.o
[873/874] Linking static target newlib/libc.a
[874/874] Generating newlib/libc_duplicates with a custom command
cp newlib/libc.a __libc.a
 CC       _libc.a
 AR       _libc.a
cp __libc.a _libc.a
 CC       libc.a
 AR       libc.a
cp _libc.a libc.a
make[2]: Leaving directory '/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/software/libc'
make[2]: Entering directory '/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/software/libcompiler_rt'
 CC       umodsi3.o
 CC       udivsi3.o
 CC       divsi3.o
 CC       modsi3.o
 CC       comparesf2.o
 CC       comparedf2.o
 CC       negsf2.o
 CC       negdf2.o
/home/allen/CFU-Playground/third_party/python/pythondata_software_compiler_rt/pythondata_software_compiler_rt/data/lib/builtins/comparesf2.c:85:1: warning: function declaration isn't a prototype [-Wstrict-prototypes]
   85 | FNALIAS(__cmpsf2, __lesf2);
      | ^~~~~~~
/home/allen/CFU-Playground/third_party/python/pythondata_software_compiler_rt/pythondata_software_compiler_rt/data/lib/builtins/comparedf2.c:85:1: warning: function declaration isn't a prototype [-Wstrict-prototypes]
   85 | FNALIAS(__cmpdf2, __ledf2);
      | ^~~~~~~
 CC       addsf3.o
 CC       subsf3.o
 CC       mulsf3.o
 CC       divsf3.o
 CC       lshrdi3.o
 CC       muldi3.o
 CC       divdi3.o
 CC       ashldi3.o
 CC       ashrdi3.o
 CC       udivmoddi4.o
 CC       floatsisf.o
 CC       floatunsisf.o
 CC       fixsfsi.o
 CC       fixdfdi.o
 CC       fixunssfsi.o
 CC       fixunsdfdi.o
 CC       adddf3.o
 CC       subdf3.o
 CC       muldf3.o
 CC       divdf3.o
 CC       floatsidf.o
 CC       floatunsidf.o
 CC       floatdidf.o
 CC       fixdfsi.o
 CC       fixunsdfsi.o
 CC       clzsi2.o
 CC       ctzsi2.o
 CC       udivdi3.o
 CC       umoddi3.o
 CC       moddi3.o
 CC       ucmpdi2.o
 CC       mulsi3.o
 AR       libcompiler_rt.a
make[2]: Leaving directory '/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/software/libcompiler_rt'
make[2]: Entering directory '/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/software/libbase'
 CC       crc16.o
 CC       crc32.o
 CC       console.o
 CC       system.o
 CC       progress.o
 CC       memtest.o
 CC       uart.o
 CC       spiflash.o
 CC       i2c.o
 CC       isr.o
 AR       libbase.a
make[2]: Leaving directory '/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/software/libbase'
make[2]: Entering directory '/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/software/libfatfs'
 CC       ffunicode.o
 CC       ff.o
 AR       libfatfs.a
make[2]: Leaving directory '/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/software/libfatfs'
make[2]: Entering directory '/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/software/liblitespi'
 CC       spiflash.o
 AR       liblitespi.a
make[2]: Leaving directory '/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/software/liblitespi'
make[2]: Entering directory '/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/software/liblitedram'
 CC       sdram.o
 CC       bist.o
 CC       sdram_dbg.o
 AR       liblitedram.a
make[2]: Leaving directory '/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/software/liblitedram'
make[2]: Entering directory '/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/software/libliteeth'
 CC       udp.o
 CC       tftp.o
 CC       mdio.o
/home/allen/CFU-Playground/third_party/python/litex/litex/soc/software/libliteeth/tftp.c: In function 'tftp_get':
/home/allen/CFU-Playground/third_party/python/litex/litex/soc/software/libliteeth/tftp.c:148:19: warning: passing argument 1 of 'udp_set_callback' from incompatible pointer type [-Wincompatible-pointer-types]
  148 |  udp_set_callback(rx_callback);
      |                   ^~~~~~~~~~~
      |                   |
      |                   void (*)(uint32_t,  uint16_t,  uint16_t,  void *, unsigned int) {aka void (*)(long unsigned int,  short unsigned int,  short unsigned int,  void *, unsigned int)}
In file included from /home/allen/CFU-Playground/third_party/python/litex/litex/soc/software/libliteeth/tftp.c:15:
/home/allen/CFU-Playground/third_party/python/litex/litex/soc/software/libliteeth/udp.h:19:36: note: expected 'udp_callback' {aka 'void (*)(unsigned int,  short unsigned int,  short unsigned int,  void *, unsigned int)'} but argument is of type 'void (*)(uint32_t,  uint16_t,  uint16_t,  void *, unsigned int)' {aka 'void (*)(long unsigned int,  short unsigned int,  short unsigned int,  void *, unsigned int)'}
   19 | void udp_set_callback(udp_callback callback);
      |                       ~~~~~~~~~~~~~^~~~~~~~
/home/allen/CFU-Playground/third_party/python/litex/litex/soc/software/libliteeth/tftp.c: In function 'tftp_put':
/home/allen/CFU-Playground/third_party/python/litex/litex/soc/software/libliteeth/tftp.c:204:19: warning: passing argument 1 of 'udp_set_callback' from incompatible pointer type [-Wincompatible-pointer-types]
  204 |  udp_set_callback(rx_callback);
      |                   ^~~~~~~~~~~
      |                   |
      |                   void (*)(uint32_t,  uint16_t,  uint16_t,  void *, unsigned int) {aka void (*)(long unsigned int,  short unsigned int,  short unsigned int,  void *, unsigned int)}
In file included from /home/allen/CFU-Playground/third_party/python/litex/litex/soc/software/libliteeth/tftp.c:15:
/home/allen/CFU-Playground/third_party/python/litex/litex/soc/software/libliteeth/udp.h:19:36: note: expected 'udp_callback' {aka 'void (*)(unsigned int,  short unsigned int,  short unsigned int,  void *, unsigned int)'} but argument is of type 'void (*)(uint32_t,  uint16_t,  uint16_t,  void *, unsigned int)' {aka 'void (*)(long unsigned int,  short unsigned int,  short unsigned int,  void *, unsigned int)'}
   19 | void udp_set_callback(udp_callback callback);
      |                       ~~~~~~~~~~~~~^~~~~~~~
 AR       libliteeth.a
make[2]: Leaving directory '/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/software/libliteeth'
make[2]: Entering directory '/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/software/liblitesdcard'
 CC       sdcard.o
 CC       spisdcard.o
 AR       liblitesdcard.a
make[2]: Leaving directory '/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/software/liblitesdcard'
make[2]: Entering directory '/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/software/liblitesata'
 CC       sata.o
 AR       liblitesata.a
make[2]: Leaving directory '/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/software/liblitesata'
make[2]: Entering directory '/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/software/bios'
 CC       boot-helper.o
 CC       boot.o
 CC       helpers.o
 CC       cmd_bios.o
 CC       cmd_mem.o
 CC       cmd_boot.o
 CC       cmd_i2c.o
 CC       cmd_spiflash.o
 CC       cmd_litedram.o
 CC       cmd_liteeth.o
 CC       cmd_litesdcard.o
 CC       cmd_litesata.o
 CC       sim_debug.o
 CC       main.o
 CC       complete.o
 CC       readline.o
 CC       crt0.o
 CC       bios.elf
chmod -x bios.elf
 OBJCOPY  bios.bin
chmod -x bios.bin
python3 -m litex.soc.software.crcfbigen bios.bin --little
python3 -m litex.soc.software.memusage bios.elf /home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/software/bios/../include/generated/regions.ld riscv64-unknown-elf

ROM usage: 27.23KiB 	(21.27%)
RAM usage: 1.61KiB 	(20.12%)

rm crt0.o
make[2]: Leaving directory '/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/software/bios'
INFO:SoC:Initializing ROM [1mrom[0m with contents (Size: [1m0x6cf8[0m).
INFO:SoC:Auto-Resizing ROM [1mrom[0m from [1m0x20000[0m to [1m0x6cf8[0m.

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Oct 30 14:53:50 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source digilent_nexys4ddr.tcl
# create_project -force -name digilent_nexys4ddr -part xc7a100t-CSG324-1
# set_msg_config -id {Common 17-55} -new_severity {Warning}
# read_verilog {/home/allen/CFU-Playground/proj/lab4_template/cfu.v}
# read_verilog {/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v}
# read_verilog {/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v}
# read_xdc digilent_nexys4ddr.xdc
# set_property PROCESSING_ORDER EARLY [get_files digilent_nexys4ddr.xdc]
# synth_design -directive default -top digilent_nexys4ddr -part xc7a100t-CSG324-1
Command: synth_design -directive default -top digilent_nexys4ddr -part xc7a100t-CSG324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2989892
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2117.508 ; gain = 412.715 ; free physical = 7358 ; free virtual = 14975
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'digilent_nexys4ddr' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:20]
INFO: [Synth 8-3876] $readmem data file 'digilent_nexys4ddr_rom.init' is read successfully [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9717]
INFO: [Synth 8-3876] $readmem data file 'digilent_nexys4ddr_sram.init' is read successfully [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9732]
INFO: [Synth 8-3876] $readmem data file 'digilent_nexys4ddr_mem.init' is read successfully [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9755]
INFO: [Synth 8-155] case statement is not full and has no default [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9098]
INFO: [Synth 8-155] case statement is not full and has no default [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9121]
INFO: [Synth 8-155] case statement is not full and has no default [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9190]
INFO: [Synth 8-155] case statement is not full and has no default [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9284]
INFO: [Synth 8-155] case statement is not full and has no default [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9339]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/allen/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/home/allen/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9706]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/home/allen/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:75739]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [/home/allen/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:75739]
WARNING: [Synth 8-7071] port 'RDY' of module 'IDELAYCTRL' is unconnected for instance 'IDELAYCTRL' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9706]
WARNING: [Synth 8-7023] instance 'IDELAYCTRL' of module 'IDELAYCTRL' has 3 connections declared, but only 2 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9706]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/home/allen/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: BUF - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [/home/allen/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9812]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9812]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9812]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9812]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9812]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9812]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9812]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9812]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9812]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9812]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9812]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9812]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9812]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9812]
WARNING: [Synth 8-7023] instance 'OSERDESE2' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9812]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/home/allen/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/home/allen/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9840]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9840]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9840]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9840]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9840]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9840]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9840]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9840]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9840]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9840]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9840]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9840]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9840]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9840]
WARNING: [Synth 8-7023] instance 'OSERDESE2_1' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9840]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9862]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9862]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9862]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9862]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9862]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9862]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9862]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9862]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9862]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9862]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9862]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9862]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9862]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9862]
WARNING: [Synth 8-7023] instance 'OSERDESE2_2' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9862]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9884]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9884]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9884]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9884]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9884]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9884]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9884]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9884]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9884]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9884]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9884]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9884]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9884]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9884]
WARNING: [Synth 8-7023] instance 'OSERDESE2_3' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9884]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9906]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9906]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9906]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9906]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9906]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9906]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9906]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9906]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9906]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9906]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9906]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9906]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9906]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9906]
WARNING: [Synth 8-7023] instance 'OSERDESE2_4' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9906]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9928]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9928]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9928]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9928]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9928]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9928]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9928]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9928]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9928]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9928]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9928]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9928]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9928]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9928]
WARNING: [Synth 8-7023] instance 'OSERDESE2_5' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9928]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9950]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9950]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9950]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9950]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9950]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9950]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9950]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9950]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9950]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9950]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9950]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9950]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9950]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9950]
WARNING: [Synth 8-7023] instance 'OSERDESE2_6' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9950]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_7' [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9972]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'OSERDESE2_7' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9972]
WARNING: [Synth 8-7023] instance 'OSERDESE2_8' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9994]
WARNING: [Synth 8-7023] instance 'OSERDESE2_9' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10016]
WARNING: [Synth 8-7023] instance 'OSERDESE2_10' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10038]
WARNING: [Synth 8-7023] instance 'OSERDESE2_11' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10060]
WARNING: [Synth 8-7023] instance 'OSERDESE2_12' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10082]
WARNING: [Synth 8-7023] instance 'OSERDESE2_13' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10104]
WARNING: [Synth 8-7023] instance 'OSERDESE2_14' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10126]
WARNING: [Synth 8-7023] instance 'OSERDESE2_15' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10148]
WARNING: [Synth 8-7023] instance 'OSERDESE2_16' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10170]
WARNING: [Synth 8-7023] instance 'OSERDESE2_17' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10192]
WARNING: [Synth 8-7023] instance 'OSERDESE2_18' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10214]
WARNING: [Synth 8-7023] instance 'OSERDESE2_19' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10236]
WARNING: [Synth 8-7023] instance 'OSERDESE2_20' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10258]
WARNING: [Synth 8-7023] instance 'OSERDESE2_21' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10280]
WARNING: [Synth 8-7023] instance 'OSERDESE2_22' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10302]
WARNING: [Synth 8-7023] instance 'OSERDESE2_23' of module 'OSERDESE2' has 27 connections declared, but only 17 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10324]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS' [/home/allen/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78226]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS' (0#1) [/home/allen/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78226]
WARNING: [Synth 8-7023] instance 'IOBUFDS' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10344]
WARNING: [Synth 8-7023] instance 'OSERDESE2_24' of module 'OSERDESE2' has 27 connections declared, but only 17 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10357]
WARNING: [Synth 8-7023] instance 'IOBUFDS_1' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10377]
WARNING: [Synth 8-7023] instance 'OSERDESE2_25' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10390]
WARNING: [Synth 8-7023] instance 'OSERDESE2_26' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10412]
WARNING: [Synth 8-7023] instance 'OSERDESE2_27' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10434]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [/home/allen/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:80773]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (0#1) [/home/allen/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:80773]
WARNING: [Synth 8-7023] instance 'ISERDESE2' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10460]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [/home/allen/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:75752]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (0#1) [/home/allen/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:75752]
WARNING: [Synth 8-7023] instance 'IDELAYE2' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10487]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/home/allen/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78209]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [/home/allen/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78209]
WARNING: [Synth 8-7023] instance 'OSERDESE2_28' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10510]
WARNING: [Synth 8-7023] instance 'ISERDESE2_1' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10536]
WARNING: [Synth 8-7023] instance 'IDELAYE2_1' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10563]
WARNING: [Synth 8-7023] instance 'OSERDESE2_29' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10586]
WARNING: [Synth 8-7023] instance 'ISERDESE2_2' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10612]
WARNING: [Synth 8-7023] instance 'IDELAYE2_2' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10639]
WARNING: [Synth 8-7023] instance 'OSERDESE2_30' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10662]
WARNING: [Synth 8-7023] instance 'ISERDESE2_3' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10688]
WARNING: [Synth 8-7023] instance 'IDELAYE2_3' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10715]
WARNING: [Synth 8-7023] instance 'OSERDESE2_31' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10738]
WARNING: [Synth 8-7023] instance 'ISERDESE2_4' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10764]
WARNING: [Synth 8-7023] instance 'IDELAYE2_4' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10791]
WARNING: [Synth 8-7023] instance 'OSERDESE2_32' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10814]
WARNING: [Synth 8-7023] instance 'ISERDESE2_5' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10840]
WARNING: [Synth 8-7023] instance 'IDELAYE2_5' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10867]
WARNING: [Synth 8-7023] instance 'OSERDESE2_33' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10890]
WARNING: [Synth 8-7023] instance 'ISERDESE2_6' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10916]
WARNING: [Synth 8-7023] instance 'IDELAYE2_6' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10943]
WARNING: [Synth 8-7023] instance 'OSERDESE2_34' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10966]
WARNING: [Synth 8-7023] instance 'ISERDESE2_7' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:10992]
WARNING: [Synth 8-7023] instance 'IDELAYE2_7' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11019]
WARNING: [Synth 8-7023] instance 'OSERDESE2_35' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11042]
WARNING: [Synth 8-7023] instance 'ISERDESE2_8' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11068]
WARNING: [Synth 8-7023] instance 'IDELAYE2_8' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11095]
WARNING: [Synth 8-7023] instance 'OSERDESE2_36' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11118]
WARNING: [Synth 8-7023] instance 'ISERDESE2_9' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11144]
WARNING: [Synth 8-7023] instance 'IDELAYE2_9' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11171]
WARNING: [Synth 8-7023] instance 'OSERDESE2_37' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11194]
WARNING: [Synth 8-7023] instance 'ISERDESE2_10' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11220]
WARNING: [Synth 8-7023] instance 'IDELAYE2_10' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11247]
WARNING: [Synth 8-7023] instance 'OSERDESE2_38' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11270]
WARNING: [Synth 8-7023] instance 'ISERDESE2_11' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11296]
WARNING: [Synth 8-7023] instance 'IDELAYE2_11' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11323]
WARNING: [Synth 8-7023] instance 'OSERDESE2_39' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11346]
WARNING: [Synth 8-7023] instance 'ISERDESE2_12' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11372]
WARNING: [Synth 8-7023] instance 'IDELAYE2_12' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11399]
WARNING: [Synth 8-7023] instance 'OSERDESE2_40' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11422]
WARNING: [Synth 8-7023] instance 'ISERDESE2_13' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11448]
WARNING: [Synth 8-7023] instance 'IDELAYE2_13' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11475]
WARNING: [Synth 8-7023] instance 'OSERDESE2_41' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11498]
WARNING: [Synth 8-7023] instance 'ISERDESE2_14' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11524]
WARNING: [Synth 8-7023] instance 'IDELAYE2_14' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11551]
WARNING: [Synth 8-7023] instance 'OSERDESE2_42' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11574]
WARNING: [Synth 8-7023] instance 'ISERDESE2_15' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11600]
WARNING: [Synth 8-7023] instance 'IDELAYE2_15' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11627]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [/home/allen/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:40798]
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (0#1) [/home/allen/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:40798]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home/allen/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 12.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 16.000000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT2_PHASE bound to: 90.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 24 - type: integer 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 30 - type: integer 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/home/allen/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
WARNING: [Synth 8-7023] instance 'MMCME2_ADV' of module 'MMCME2_ADV' has 33 connections declared, but only 12 given [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11884]
INFO: [Synth 8-6157] synthesizing module 'VexRiscv' [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:7]
INFO: [Synth 8-6157] synthesizing module 'InstructionCache' [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:7008]
INFO: [Synth 8-6155] done synthesizing module 'InstructionCache' (0#1) [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:7008]
INFO: [Synth 8-6157] synthesizing module 'DataCache' [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:6167]
INFO: [Synth 8-6155] done synthesizing module 'DataCache' (0#1) [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:6167]
INFO: [Synth 8-6155] done synthesizing module 'VexRiscv' (0#1) [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:7]
INFO: [Synth 8-6157] synthesizing module 'Cfu' [/home/allen/CFU-Playground/proj/lab4_template/cfu.v:124]
INFO: [Synth 8-6155] done synthesizing module 'Cfu' (0#1) [/home/allen/CFU-Playground/proj/lab4_template/cfu.v:124]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [/home/allen/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:40954]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (0#1) [/home/allen/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:40954]
INFO: [Synth 8-6155] done synthesizing module 'digilent_nexys4ddr' (0#1) [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:20]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_isIoAccess_reg was removed.  [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:7286]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowRead_reg was removed.  [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:7288]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowWrite_reg was removed.  [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:7289]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_bypassTranslation_reg was removed.  [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:7293]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_valid_reg was removed.  [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:6876]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_way_reg was removed.  [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:6877]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_address_reg was removed.  [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:6878]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_valid_reg was removed.  [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:6879]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_error_reg was removed.  [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:6880]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_address_reg was removed.  [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:6881]
WARNING: [Synth 8-6014] Unused sequential element stageA_request_totalyConsistent_reg was removed.  [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:6885]
WARNING: [Synth 8-6014] Unused sequential element stageB_request_totalyConsistent_reg was removed.  [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:6899]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_allowExecute_reg was removed.  [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:6907]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_bypassTranslation_reg was removed.  [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:6910]
WARNING: [Synth 8-6014] Unused sequential element stageB_tagsReadRsp_0_valid_reg was removed.  [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:6913]
WARNING: [Synth 8-6014] Unused sequential element stageB_tagsReadRsp_0_address_reg was removed.  [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:6915]
WARNING: [Synth 8-3848] Net io_cpu_writeBack_exclusiveOk in module/entity DataCache does not have driver. [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:6210]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_fetchPc_correctionReg_reg was removed.  [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:3239]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_2_reg was removed.  [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:3347]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_3_reg was removed.  [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:3348]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_4_reg was removed.  [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:3349]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_rspCounter_reg was removed.  [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:5290]
WARNING: [Synth 8-6014] Unused sequential element DBusCachedPlugin_rspCounter_reg was removed.  [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:5293]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_lastStageWasWfi_reg was removed.  [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:5311]
WARNING: [Synth 8-6014] Unused sequential element dataCache_1_io_mem_cmd_rData_uncached_reg was removed.  [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:3549]
WARNING: [Synth 8-6014] Unused sequential element dataCache_1_io_mem_cmd_rData_last_reg was removed.  [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:3554]
WARNING: [Synth 8-6014] Unused sequential element dataCache_1_io_mem_cmd_s2mPipe_rData_uncached_reg was removed.  [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:3565]
WARNING: [Synth 8-6014] Unused sequential element dataCache_1_io_mem_cmd_s2mPipe_rData_last_reg was removed.  [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:3570]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_FORMAL_PC_NEXT_reg was removed.  [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:2741]
WARNING: [Synth 8-6014] Unused sequential element execute_to_memory_FORMAL_PC_NEXT_reg was removed.  [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:2740]
WARNING: [Synth 8-6014] Unused sequential element memory_to_writeBack_FORMAL_PC_NEXT_reg was removed.  [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:2739]
WARNING: [Synth 8-6014] Unused sequential element memory_to_writeBack_CfuPlugin_CFU_IN_FLIGHT_reg was removed.  [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:2688]
WARNING: [Synth 8-3848] Net IBusCachedPlugin_cache_io_cpu_fetch_isRemoved in module/entity VexRiscv does not have driver. [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:78]
WARNING: [Synth 8-3848] Net IBusCachedPlugin_mmuBus_rsp_bypassTranslation in module/entity VexRiscv does not have driver. [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:664]
WARNING: [Synth 8-3848] Net DBusCachedPlugin_mmuBus_rsp_bypassTranslation in module/entity VexRiscv does not have driver. [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:692]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SW in module/entity VexRiscv does not have driver. [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:92]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SR in module/entity VexRiscv does not have driver. [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:93]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SO in module/entity VexRiscv does not have driver. [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:94]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SI in module/entity VexRiscv does not have driver. [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:95]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PW in module/entity VexRiscv does not have driver. [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:96]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PR in module/entity VexRiscv does not have driver. [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:97]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PO in module/entity VexRiscv does not have driver. [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:98]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PI in module/entity VexRiscv does not have driver. [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:99]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_FM in module/entity VexRiscv does not have driver. [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:100]
WARNING: [Synth 8-3848] Net dBus_rsp_payload_last in module/entity VexRiscv does not have driver. [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:677]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_bankmachine0_cmd_buffer_source_first_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:8108]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_bankmachine0_cmd_buffer_source_last_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:8109]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_bankmachine1_cmd_buffer_source_first_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:8154]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_bankmachine1_cmd_buffer_source_last_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:8155]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_bankmachine2_cmd_buffer_source_first_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:8200]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_bankmachine2_cmd_buffer_source_last_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:8201]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_bankmachine3_cmd_buffer_source_first_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:8246]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_bankmachine3_cmd_buffer_source_last_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:8247]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_bankmachine4_cmd_buffer_source_first_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:8292]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_bankmachine4_cmd_buffer_source_last_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:8293]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_bankmachine5_cmd_buffer_source_first_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:8338]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_bankmachine5_cmd_buffer_source_last_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:8339]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_bankmachine6_cmd_buffer_source_first_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:8384]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_bankmachine6_cmd_buffer_source_last_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:8385]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_bankmachine7_cmd_buffer_source_first_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:8430]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_bankmachine7_cmd_buffer_source_last_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:8431]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_wishbone_bridge_rdata_converter_converter_source_first_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:5854]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_wishbone_bridge_rdata_converter_converter_source_last_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:5855]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9043]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_scratch_re_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9117]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_bus_errors_re_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9118]
WARNING: [Synth 8-6014] Unused sequential element soc_a7ddrphy_rst_re_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9166]
WARNING: [Synth 8-6014] Unused sequential element soc_a7ddrphy_dly_sel_re_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9170]
WARNING: [Synth 8-6014] Unused sequential element soc_a7ddrphy_half_sys8x_taps_re_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9174]
WARNING: [Synth 8-6014] Unused sequential element soc_a7ddrphy_wlevel_en_re_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9178]
WARNING: [Synth 8-6014] Unused sequential element soc_a7ddrphy_rdphase_re_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9182]
WARNING: [Synth 8-6014] Unused sequential element soc_a7ddrphy_wrphase_re_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9186]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_re_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9247]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_phaseinjector0_command_re_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9251]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_phaseinjector0_address_re_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9255]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_phaseinjector0_baddress_re_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9259]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_phaseinjector0_wrdata_re_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9263]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_phaseinjector0_rddata_re_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9264]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_phaseinjector1_command_re_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9268]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_phaseinjector1_address_re_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9272]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_phaseinjector1_baddress_re_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9276]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_phaseinjector1_wrdata_re_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9280]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_phaseinjector1_rddata_re_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9281]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_timer_load_re_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9314]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_timer_reload_re_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9318]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_timer_en_re_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9322]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_timer_value_re_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9327]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_timer_status_re_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9328]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_timer_enable_re_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9336]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_uart_txfull_re_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9366]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_uart_rxempty_re_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9367]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_uart_status_re_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9368]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_uart_enable_re_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9376]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_uart_txempty_re_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9377]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_uart_rxfull_re_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9378]
WARNING: [Synth 8-6014] Unused sequential element storage_dat0_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9775]
WARNING: [Synth 8-6014] Unused sequential element storage_1_dat0_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9796]
WARNING: [Synth 8-6014] Unused sequential element storage_2_dat0_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11654]
WARNING: [Synth 8-6014] Unused sequential element storage_3_dat0_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11672]
WARNING: [Synth 8-6014] Unused sequential element storage_4_dat0_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11690]
WARNING: [Synth 8-6014] Unused sequential element storage_5_dat0_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11708]
WARNING: [Synth 8-6014] Unused sequential element storage_6_dat0_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11726]
WARNING: [Synth 8-6014] Unused sequential element storage_7_dat0_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11744]
WARNING: [Synth 8-6014] Unused sequential element storage_8_dat0_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11762]
WARNING: [Synth 8-6014] Unused sequential element storage_9_dat0_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11780]
WARNING: [Synth 8-6014] Unused sequential element data_mem_grain1_adr0_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11974]
WARNING: [Synth 8-6014] Unused sequential element data_mem_grain2_adr0_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:11988]
WARNING: [Synth 8-6014] Unused sequential element data_mem_grain3_adr0_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:12002]
WARNING: [Synth 8-6014] Unused sequential element data_mem_grain4_adr0_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:12016]
WARNING: [Synth 8-6014] Unused sequential element data_mem_grain5_adr0_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:12030]
WARNING: [Synth 8-6014] Unused sequential element data_mem_grain6_adr0_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:12044]
WARNING: [Synth 8-6014] Unused sequential element data_mem_grain7_adr0_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:12058]
WARNING: [Synth 8-6014] Unused sequential element data_mem_grain8_adr0_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:12072]
WARNING: [Synth 8-6014] Unused sequential element data_mem_grain9_adr0_reg was removed.  [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:12086]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip142_reg' and it is trimmed from '8' to '4' bits. [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:3581]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip132_reg' and it is trimmed from '8' to '4' bits. [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:3523]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip122_reg' and it is trimmed from '8' to '4' bits. [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:3465]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip112_reg' and it is trimmed from '8' to '4' bits. [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:3407]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip102_reg' and it is trimmed from '8' to '4' bits. [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:3349]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip92_reg' and it is trimmed from '8' to '4' bits. [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:3291]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip82_reg' and it is trimmed from '8' to '4' bits. [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:3233]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip72_reg' and it is trimmed from '8' to '4' bits. [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:3175]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip62_reg' and it is trimmed from '8' to '4' bits. [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:3117]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip52_reg' and it is trimmed from '8' to '4' bits. [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:3059]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip42_reg' and it is trimmed from '8' to '4' bits. [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:3001]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip32_reg' and it is trimmed from '8' to '4' bits. [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:2943]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip22_reg' and it is trimmed from '8' to '4' bits. [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:2885]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip14_reg' and it is trimmed from '8' to '4' bits. [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:2827]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip04_reg' and it is trimmed from '8' to '4' bits. [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:2769]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip152_reg' and it is trimmed from '8' to '4' bits. [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:3639]
WARNING: [Synth 8-7129] Port cmd_payload_inputs_1[31] in module Cfu is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_payload_inputs_1[30] in module Cfu is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_payload_inputs_1[29] in module Cfu is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_payload_inputs_1[28] in module Cfu is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_payload_inputs_1[27] in module Cfu is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_payload_inputs_1[26] in module Cfu is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_payload_inputs_1[25] in module Cfu is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_payload_inputs_1[24] in module Cfu is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_payload_inputs_1[23] in module Cfu is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_payload_inputs_1[22] in module Cfu is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_payload_inputs_1[21] in module Cfu is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_payload_inputs_1[20] in module Cfu is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_payload_inputs_1[19] in module Cfu is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_payload_inputs_1[18] in module Cfu is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_payload_inputs_1[17] in module Cfu is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_payload_inputs_1[16] in module Cfu is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_payload_inputs_1[15] in module Cfu is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_payload_inputs_1[14] in module Cfu is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_payload_inputs_1[13] in module Cfu is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_payload_inputs_1[12] in module Cfu is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_payload_inputs_1[11] in module Cfu is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_payload_inputs_1[10] in module Cfu is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_payload_inputs_1[9] in module Cfu is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_payload_inputs_1[8] in module Cfu is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_payload_inputs_1[7] in module Cfu is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_payload_inputs_1[6] in module Cfu is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_payload_inputs_1[5] in module Cfu is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_payload_inputs_1[4] in module Cfu is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_payload_inputs_1[3] in module Cfu is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_payload_inputs_1[2] in module Cfu is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_payload_inputs_1[1] in module Cfu is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_payload_inputs_1[0] in module Cfu is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Cfu is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Cfu is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_exclusiveOk in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[31] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[30] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[29] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[28] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[27] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[26] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[25] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[24] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[23] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[22] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[21] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[20] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[19] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[18] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[17] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[16] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[15] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[14] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_address[13] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_execute_args_totalyConsistent in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[31] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[30] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[29] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[28] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[27] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[26] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[25] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[24] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[23] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[22] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[21] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[20] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[19] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[18] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[17] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[16] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[15] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[14] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_address[13] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_allowExecute in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_memory_mmuRsp_bypassTranslation in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_isFiring in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_isUser in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[31] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[30] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[29] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[28] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[27] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[26] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[25] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[24] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[23] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[22] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[21] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[20] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[19] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[18] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[17] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[16] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[15] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[14] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[13] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[12] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[11] in module DataCache is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_cpu_writeBack_address[10] in module DataCache is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2291.477 ; gain = 586.684 ; free physical = 7160 ; free virtual = 14779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2294.445 ; gain = 589.652 ; free physical = 7174 ; free virtual = 14794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2294.445 ; gain = 589.652 ; free physical = 7174 ; free virtual = 14794
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2298.445 ; gain = 0.000 ; free physical = 7172 ; free virtual = 14792
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.xdc:343]
WARNING: [Vivado 12-3521] Clock specified in more than one group: soc_crg_clkout0 [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.xdc:343]
Finished Parsing XDC File [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/digilent_nexys4ddr_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/digilent_nexys4ddr_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2428.922 ; gain = 0.000 ; free physical = 7153 ; free virtual = 14773
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2428.922 ; gain = 0.000 ; free physical = 7153 ; free virtual = 14773
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2428.922 ; gain = 724.129 ; free physical = 7158 ; free virtual = 14778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2436.926 ; gain = 732.133 ; free physical = 7158 ; free virtual = 14778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2436.926 ; gain = 732.133 ; free physical = 7161 ; free virtual = 14781
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'memory_to_writeBack_INSTRUCTION_reg' and it is trimmed from '32' to '30' bits. [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:2996]
WARNING: [Synth 8-3936] Found unconnected internal register 'execute_to_memory_INSTRUCTION_reg' and it is trimmed from '32' to '30' bits. [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:2797]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_1_dat1_reg' and it is trimmed from '10' to '8' bits. [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9800]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_dat1_reg' and it is trimmed from '10' to '8' bits. [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9779]
INFO: [Synth 8-802] inferred FSM for state register 'soc_builder_basesoc_refresher_state_reg' in module 'digilent_nexys4ddr'
INFO: [Synth 8-802] inferred FSM for state register 'soc_builder_basesoc_fsm_state_reg' in module 'digilent_nexys4ddr'
INFO: [Synth 8-802] inferred FSM for state register 'soc_builder_basesoc_wishbone2csr_state_reg' in module 'digilent_nexys4ddr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'soc_builder_basesoc_refresher_state_reg' using encoding 'one-hot' in module 'digilent_nexys4ddr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE1 |                               01 |                               10
                 iSTATE0 |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'soc_builder_basesoc_fsm_state_reg' using encoding 'sequential' in module 'digilent_nexys4ddr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'soc_builder_basesoc_wishbone2csr_state_reg' using encoding 'one-hot' in module 'digilent_nexys4ddr'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2436.926 ; gain = 732.133 ; free physical = 7162 ; free virtual = 14784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 3     
	   3 Input   52 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 3     
	   3 Input   33 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 19    
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 20    
	   2 Input    3 Bit       Adders := 56    
	   2 Input    2 Bit       Adders := 9     
	   2 Input    1 Bit       Adders := 7     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               52 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 72    
	               30 Bit    Registers := 3     
	               26 Bit    Registers := 1     
	               21 Bit    Registers := 10    
	               16 Bit    Registers := 38    
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 13    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 19    
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 27    
	                3 Bit    Registers := 57    
	                2 Bit    Registers := 31    
	                1 Bit    Registers := 269   
+---Multipliers : 
	              28x32  Multipliers := 2     
+---RAMs : 
	              64K Bit	(2048 X 32 bit)          RAMs := 2     
	              16K Bit	(2048 X 8 bit)          RAMs := 4     
	              12K Bit	(512 X 24 bit)          RAMs := 1     
	               5K Bit	(256 X 21 bit)          RAMs := 2     
	               4K Bit	(512 X 8 bit)          RAMs := 16    
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
	              176 Bit	(8 X 22 bit)          RAMs := 8     
	              160 Bit	(16 X 10 bit)          RAMs := 2     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input  128 Bit        Muxes := 4     
	   3 Input  128 Bit        Muxes := 1     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 145   
	   3 Input   32 Bit        Muxes := 5     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   14 Bit        Muxes := 1     
	   3 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 11    
	   4 Input   13 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 16    
	   4 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 14    
	   5 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 30    
	   3 Input    3 Bit        Muxes := 4     
	   7 Input    3 Bit        Muxes := 8     
	   6 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 16    
	   4 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 14    
	  11 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 316   
	   3 Input    1 Bit        Muxes := 19    
	   4 Input    1 Bit        Muxes := 12    
	  11 Input    1 Bit        Muxes := 5     
	   7 Input    1 Bit        Muxes := 88    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'memory_to_writeBack_MUL_HH_reg' and it is trimmed from '34' to '32' bits. [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:2768]
WARNING: [Synth 8-3936] Found unconnected internal register 'execute_to_memory_MUL_HH_reg' and it is trimmed from '34' to '32' bits. [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:2690]
DSP Report: Generating DSP memory_to_writeBack_MUL_HH_reg, operation Mode is: (A*B)'.
DSP Report: register memory_to_writeBack_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: register execute_to_memory_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: operator execute_MUL_HH is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LH_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LH_reg is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: operator execute_MUL_LH is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_HL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_HL_reg is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: operator execute_MUL_HL is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LL_reg is absorbed into DSP execute_to_memory_MUL_LL_reg.
DSP Report: operator execute_MUL_LL is absorbed into DSP execute_to_memory_MUL_LL_reg.
DSP Report: Generating DSP mul_exp, operation Mode is: A*B.
DSP Report: operator mul_exp is absorbed into DSP mul_exp.
DSP Report: operator mul_exp is absorbed into DSP mul_exp.
DSP Report: Generating DSP mul_exp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_exp is absorbed into DSP mul_exp.
DSP Report: operator mul_exp is absorbed into DSP mul_exp.
DSP Report: Generating DSP mul_exp, operation Mode is: A*B.
DSP Report: operator mul_exp is absorbed into DSP mul_exp.
DSP Report: operator mul_exp is absorbed into DSP mul_exp.
DSP Report: Generating DSP mul_exp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_exp is absorbed into DSP mul_exp.
DSP Report: operator mul_exp is absorbed into DSP mul_exp.
DSP Report: Generating DSP mul_sig, operation Mode is: A*B.
DSP Report: operator mul_sig is absorbed into DSP mul_sig.
DSP Report: operator mul_sig is absorbed into DSP mul_sig.
DSP Report: Generating DSP mul_sig, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_sig is absorbed into DSP mul_sig.
DSP Report: operator mul_sig is absorbed into DSP mul_sig.
DSP Report: Generating DSP mul_sig, operation Mode is: A*B.
DSP Report: operator mul_sig is absorbed into DSP mul_sig.
DSP Report: operator mul_sig is absorbed into DSP mul_sig.
DSP Report: Generating DSP mul_sig, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_sig is absorbed into DSP mul_sig.
DSP Report: operator mul_sig is absorbed into DSP mul_sig.
INFO: [Synth 8-3971] The signal "VexRiscv/RegFilePlugin_regFile_reg" was recognized as a true dual port RAM template.
RAM Pipeline Warning: Read Address Register Found For RAM tag_mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5784] Optimized 4 bits of RAM "tag_mem_reg" due to constant propagation. Old ram width 24 bits, new ram width 20 bits.
RAM Pipeline Warning: Read Address Register Found For RAM tag_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM sram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM sram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM sram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain8_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain8_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain8_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain9_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain9_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain9_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain10_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain10_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain10_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain11_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain11_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain11_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain12_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain12_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain12_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain13_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain13_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain13_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain14_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain14_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain14_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain15_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain15_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain15_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM sram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain8_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain9_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain10_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain11_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain12_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain13_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain14_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain15_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-3332] Sequential element (FDPE_2) is unused and will be removed from module digilent_nexys4ddr.
WARNING: [Synth 8-3332] Sequential element (FDPE_3) is unused and will be removed from module digilent_nexys4ddr.
WARNING: [Synth 8-3332] Sequential element (FDPE_4) is unused and will be removed from module digilent_nexys4ddr.
WARNING: [Synth 8-3332] Sequential element (FDPE_5) is unused and will be removed from module digilent_nexys4ddr.
WARNING: [Synth 8-3332] Sequential element (FDPE_8) is unused and will be removed from module digilent_nexys4ddr.
WARNING: [Synth 8-3332] Sequential element (FDPE_9) is unused and will be removed from module digilent_nexys4ddr.
WARNING: [Synth 8-3332] Sequential element (FDPE_10) is unused and will be removed from module digilent_nexys4ddr.
WARNING: [Synth 8-3332] Sequential element (FDPE_11) is unused and will be removed from module digilent_nexys4ddr.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_soc_builder_basesoc_refresher_state_reg[0]) is unused and will be removed from module digilent_nexys4ddr.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_soc_builder_basesoc_wishbone2csr_state_reg[0]) is unused and will be removed from module digilent_nexys4ddr.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2436.926 ; gain = 732.133 ; free physical = 7127 ; free virtual = 14764
---------------------------------------------------------------------------------
 Sort Area is  mul_exp_d : 0 0 : 3101 5101 : Used 1 time 0
 Sort Area is  mul_exp_d : 0 1 : 2000 5101 : Used 1 time 0
 Sort Area is  mul_sig_7 : 0 0 : 3101 5101 : Used 1 time 0
 Sort Area is  mul_sig_7 : 0 1 : 2000 5101 : Used 1 time 0
 Sort Area is  mul_exp_e : 0 0 : 2634 4517 : Used 1 time 0
 Sort Area is  mul_exp_e : 0 1 : 1883 4517 : Used 1 time 0
 Sort Area is  mul_sig_a : 0 0 : 2634 4517 : Used 1 time 0
 Sort Area is  mul_sig_a : 0 1 : 1883 4517 : Used 1 time 0
 Sort Area is  memory_to_writeBack_MUL_HH_reg_5 : 0 0 : 2328 2328 : Used 1 time 0
 Sort Area is  execute_to_memory_MUL_HL_reg_2 : 0 0 : 2298 2298 : Used 1 time 0
 Sort Area is  execute_to_memory_MUL_LH_reg_4 : 0 0 : 2298 2298 : Used 1 time 0
 Sort Area is  execute_to_memory_MUL_LL_reg_0 : 0 0 : 1978 1978 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------+--------------+---------------+----------------+
|Module Name        | RTL Object   | Depth x Width | Implemented As | 
+-------------------+--------------+---------------+----------------+
|Cfu                | Y_exp        | 32x32         | LUT            | 
|Cfu                | Y_exp        | 32x32         | LUT            | 
|Cfu                | Y_sig        | 32x32         | LUT            | 
|Cfu                | Y_sig        | 32x32         | LUT            | 
|digilent_nexys4ddr | mem          | 64x8          | LUT            | 
|Cfu                | p_0_out      | 32x32         | LUT            | 
|Cfu                | p_0_out      | 32x32         | LUT            | 
|Cfu                | p_0_out      | 32x32         | LUT            | 
|Cfu                | p_0_out      | 32x32         | LUT            | 
|digilent_nexys4ddr | p_0_out      | 64x8          | LUT            | 
|digilent_nexys4ddr | rom_dat0_reg | 8192x32       | Block RAM      | 
+-------------------+--------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+--------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                     | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|VexRiscv/IBusCachedPlugin_cache | banks_0_reg             | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|VexRiscv/IBusCachedPlugin_cache | ways_0_tags_reg         | 256 x 21(READ_FIRST)   | W |   | 256 x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1            | ways_0_tags_reg         | 256 x 21(READ_FIRST)   | W |   | 256 x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1            | ways_0_data_symbol0_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1            | ways_0_data_symbol1_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1            | ways_0_data_symbol2_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1            | ways_0_data_symbol3_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|digilent_nexys4ddr              | tag_mem_reg             | 512 x 24(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|digilent_nexys4ddr              | sram_reg                | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|digilent_nexys4ddr              | data_mem_grain0_reg     | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|digilent_nexys4ddr              | data_mem_grain1_reg     | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|digilent_nexys4ddr              | data_mem_grain2_reg     | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|digilent_nexys4ddr              | data_mem_grain3_reg     | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|digilent_nexys4ddr              | data_mem_grain4_reg     | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|digilent_nexys4ddr              | data_mem_grain5_reg     | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|digilent_nexys4ddr              | data_mem_grain6_reg     | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|digilent_nexys4ddr              | data_mem_grain7_reg     | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|digilent_nexys4ddr              | data_mem_grain8_reg     | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|digilent_nexys4ddr              | data_mem_grain9_reg     | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|digilent_nexys4ddr              | data_mem_grain10_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|digilent_nexys4ddr              | data_mem_grain11_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|digilent_nexys4ddr              | data_mem_grain12_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|digilent_nexys4ddr              | data_mem_grain13_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|digilent_nexys4ddr              | data_mem_grain14_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|digilent_nexys4ddr              | data_mem_grain15_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+--------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------+---------------+-----------+----------------------+-------------+
|Module Name        | RTL Object    | Inference | Size (Depth x Width) | Primitives  | 
+-------------------+---------------+-----------+----------------------+-------------+
|digilent_nexys4ddr | storage_2_reg | Implied   | 8 x 22               | RAM32M x 4  | 
|digilent_nexys4ddr | storage_4_reg | Implied   | 8 x 22               | RAM32M x 4  | 
|digilent_nexys4ddr | storage_9_reg | Implied   | 8 x 22               | RAM32M x 4  | 
|digilent_nexys4ddr | storage_8_reg | Implied   | 8 x 22               | RAM32M x 4  | 
|digilent_nexys4ddr | storage_7_reg | Implied   | 8 x 22               | RAM32M x 4  | 
|digilent_nexys4ddr | storage_6_reg | Implied   | 8 x 22               | RAM32M x 4  | 
|digilent_nexys4ddr | storage_5_reg | Implied   | 8 x 22               | RAM32M x 4  | 
|digilent_nexys4ddr | storage_3_reg | Implied   | 8 x 22               | RAM32M x 4  | 
|digilent_nexys4ddr | storage_1_reg | Implied   | 16 x 8               | RAM32M x 2  | 
|digilent_nexys4ddr | storage_reg   | Implied   | 16 x 8               | RAM32M x 2  | 
+-------------------+---------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|VexRiscv    | (A*B)'         | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|VexRiscv    | (A*B)'         | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv    | (A*B)'         | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv    | (A*B)'         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Cfu         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cfu         | (PCIN>>17)+A*B | 15     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cfu         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cfu         | (PCIN>>17)+A*B | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cfu         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cfu         | (PCIN>>17)+A*B | 15     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cfu         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cfu         | (PCIN>>17)+A*B | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
soc_crg_clkout0 in more then one group at line 343 of file /home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.xdc
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 2436.926 ; gain = 732.133 ; free physical = 7127 ; free virtual = 14764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 2506.754 ; gain = 801.961 ; free physical = 7026 ; free virtual = 14662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                     | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|VexRiscv/IBusCachedPlugin_cache | banks_0_reg             | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|VexRiscv/IBusCachedPlugin_cache | ways_0_tags_reg         | 256 x 21(READ_FIRST)   | W |   | 256 x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1            | ways_0_tags_reg         | 256 x 21(READ_FIRST)   | W |   | 256 x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1            | ways_0_data_symbol0_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1            | ways_0_data_symbol1_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1            | ways_0_data_symbol2_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1            | ways_0_data_symbol3_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|digilent_nexys4ddr              | tag_mem_reg             | 512 x 24(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|digilent_nexys4ddr              | sram_reg                | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|digilent_nexys4ddr              | data_mem_grain0_reg     | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|digilent_nexys4ddr              | data_mem_grain1_reg     | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|digilent_nexys4ddr              | data_mem_grain2_reg     | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|digilent_nexys4ddr              | data_mem_grain3_reg     | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|digilent_nexys4ddr              | data_mem_grain4_reg     | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|digilent_nexys4ddr              | data_mem_grain5_reg     | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|digilent_nexys4ddr              | data_mem_grain6_reg     | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|digilent_nexys4ddr              | data_mem_grain7_reg     | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|digilent_nexys4ddr              | data_mem_grain8_reg     | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|digilent_nexys4ddr              | data_mem_grain9_reg     | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|digilent_nexys4ddr              | data_mem_grain10_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|digilent_nexys4ddr              | data_mem_grain11_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|digilent_nexys4ddr              | data_mem_grain12_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|digilent_nexys4ddr              | data_mem_grain13_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|digilent_nexys4ddr              | data_mem_grain14_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|digilent_nexys4ddr              | data_mem_grain15_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+--------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-------------------+---------------+-----------+----------------------+-------------+
|Module Name        | RTL Object    | Inference | Size (Depth x Width) | Primitives  | 
+-------------------+---------------+-----------+----------------------+-------------+
|digilent_nexys4ddr | storage_2_reg | Implied   | 8 x 22               | RAM32M x 4  | 
|digilent_nexys4ddr | storage_4_reg | Implied   | 8 x 22               | RAM32M x 4  | 
|digilent_nexys4ddr | storage_9_reg | Implied   | 8 x 22               | RAM32M x 4  | 
|digilent_nexys4ddr | storage_8_reg | Implied   | 8 x 22               | RAM32M x 4  | 
|digilent_nexys4ddr | storage_7_reg | Implied   | 8 x 22               | RAM32M x 4  | 
|digilent_nexys4ddr | storage_6_reg | Implied   | 8 x 22               | RAM32M x 4  | 
|digilent_nexys4ddr | storage_5_reg | Implied   | 8 x 22               | RAM32M x 4  | 
|digilent_nexys4ddr | storage_3_reg | Implied   | 8 x 22               | RAM32M x 4  | 
|digilent_nexys4ddr | storage_1_reg | Implied   | 16 x 8               | RAM32M x 2  | 
|digilent_nexys4ddr | storage_reg   | Implied   | 16 x 8               | RAM32M x 2  | 
+-------------------+---------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance VexRiscv/IBusCachedPlugin_cache/banks_0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VexRiscv/IBusCachedPlugin_cache/banks_0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VexRiscv/dataCache_1/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tag_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tag_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance data_mem_grain0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance data_mem_grain1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance data_mem_grain2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance data_mem_grain3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance data_mem_grain4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance data_mem_grain5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance data_mem_grain6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance data_mem_grain7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance data_mem_grain8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance data_mem_grain9_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance data_mem_grain10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance data_mem_grain11_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance data_mem_grain12_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance data_mem_grain13_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance data_mem_grain14_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance data_mem_grain15_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rom_dat0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rom_dat0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rom_dat0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rom_dat0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rom_dat0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rom_dat0_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rom_dat0_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rom_dat0_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2514.762 ; gain = 809.969 ; free physical = 7016 ; free virtual = 14653
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:9072]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:2774]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:2774]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:2774]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:20]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:8011]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:8010]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:20]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:8992]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:8991]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:8992]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:8991]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:8990]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:8989]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:8988]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:8987]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:8986]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:8985]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:5642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:7671]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:7671]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:7671]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:7671]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:7671]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:7671]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:7671]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:7671]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6544]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6544]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6544]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6544]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6544]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6544]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6544]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6544]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6544]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6544]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6544]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6544]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6544]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6544]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6544]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6544]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6544]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6544]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6544]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6544]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6544]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6544]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6544]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6544]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6544]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6544]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6544]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6544]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6544]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6544]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6544]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6544]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6542]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6542]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6542]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6542]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6542]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6542]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6542]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6542]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6542]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6542]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6542]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6542]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6542]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.v:6542]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:3325]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:3325]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:3325]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:3325]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:3325]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:3325]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:3325]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:3325]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:3325]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:3325]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:3325]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:3325]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:3325]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:3325]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:3325]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:3325]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:3325]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:3325]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:3325]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:3325]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:3325]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:3325]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:3325]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:3325]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:3325]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:3325]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/allen/CFU-Playground/third_party/python/pythondata_cpu_vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_PerfCfu.v:3325]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 2514.762 ; gain = 809.969 ; free physical = 7013 ; free virtual = 14650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 2514.762 ; gain = 809.969 ; free physical = 7013 ; free virtual = 14650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2514.762 ; gain = 809.969 ; free physical = 7013 ; free virtual = 14650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2514.762 ; gain = 809.969 ; free physical = 7013 ; free virtual = 14650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2514.762 ; gain = 809.969 ; free physical = 7013 ; free virtual = 14650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2514.762 ; gain = 809.969 ; free physical = 7012 ; free virtual = 14649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|digilent_nexys4ddr | soc_builder_basesoc_new_master_rdata_valid8_reg | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|digilent_nexys4ddr | soc_a7ddrphy_rddata_en_tappeddelayline7_reg     | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Cfu         | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cfu         | PCIN>>17+A*B | 30     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cfu         | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cfu         | PCIN>>17+A*B | 0      | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cfu         | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cfu         | PCIN>>17+A*B | 30     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cfu         | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Cfu         | PCIN>>17+A*B | 0      | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VexRiscv    | ((A*B)')'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|VexRiscv    | (A*B)'       | 16     | 18     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|VexRiscv    | (A*B)'       | 30     | 16     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|VexRiscv    | (A*B)'       | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     7|
|2     |CARRY4     |   336|
|3     |DSP48E1    |    12|
|7     |IDELAYCTRL |     1|
|8     |IDELAYE2   |    16|
|9     |ISERDESE2  |    16|
|10    |LUT1       |   215|
|11    |LUT2       |   600|
|12    |LUT3       |   707|
|13    |LUT4       |   707|
|14    |LUT5       |  1279|
|15    |LUT6       |  2239|
|16    |MMCME2_ADV |     1|
|17    |MUXF7      |    86|
|18    |OSERDESE2  |    43|
|19    |RAM32M     |    36|
|20    |RAMB18E1   |    25|
|24    |RAMB36E1   |    12|
|34    |SRL16E     |     2|
|35    |FDCE       |     8|
|36    |FDPE       |     4|
|37    |FDRE       |  3519|
|38    |FDSE       |   178|
|39    |IBUF       |     3|
|40    |IOBUF      |    16|
|41    |IOBUFDS    |     2|
|42    |OBUF       |    41|
|43    |OBUFDS     |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2514.762 ; gain = 809.969 ; free physical = 7012 ; free virtual = 14649
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4052 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2514.762 ; gain = 675.492 ; free physical = 7014 ; free virtual = 14651
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 2514.770 ; gain = 809.969 ; free physical = 7014 ; free virtual = 14651
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2514.770 ; gain = 0.000 ; free physical = 7309 ; free virtual = 14946
INFO: [Netlist 29-17] Analyzing 559 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.xdc:343]
INFO: [Timing 38-2] Deriving generated clocks [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.xdc:343]
WARNING: [Vivado 12-3521] Clock specified in more than one group: soc_crg_clkout0 [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.xdc:343]
Finished Parsing XDC File [/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr.xdc]
INFO: [Opt 31-138] Pushed 3 inverter(s) to 34 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2906.711 ; gain = 0.000 ; free physical = 7044 ; free virtual = 14680
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 55 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 36 instances

Synth Design complete | Checksum: 39a4879c
INFO: [Common 17-83] Releasing license: Synthesis
108 Infos, 529 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:51 . Memory (MB): peak = 2906.711 ; gain = 1500.988 ; free physical = 7044 ; free virtual = 14680
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2291.973; main = 2263.310; forked = 443.893
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3547.043; main = 2906.711; forked = 1032.281
# report_timing_summary -file digilent_nexys4ddr_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_utilization -hierarchical -file digilent_nexys4ddr_utilization_hierarchical_synth.rpt
# report_utilization -file digilent_nexys4ddr_utilization_synth.rpt
# opt_design -directive default
Command: opt_design -directive default
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2970.742 ; gain = 64.031 ; free physical = 7019 ; free virtual = 14656

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 144dd755d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2970.742 ; gain = 0.000 ; free physical = 7019 ; free virtual = 14656

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 144dd755d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2970.742 ; gain = 0.000 ; free physical = 6976 ; free virtual = 14613

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 144dd755d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2970.742 ; gain = 0.000 ; free physical = 6976 ; free virtual = 14613
Phase 1 Initialization | Checksum: 144dd755d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2970.742 ; gain = 0.000 ; free physical = 6976 ; free virtual = 14613

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 144dd755d

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2970.742 ; gain = 0.000 ; free physical = 6975 ; free virtual = 14612

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 144dd755d

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2970.742 ; gain = 0.000 ; free physical = 6975 ; free virtual = 14612
Phase 2 Timer Update And Timing Data Collection | Checksum: 144dd755d

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2970.742 ; gain = 0.000 ; free physical = 6975 ; free virtual = 14612

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 9 inverters resulting in an inversion of 100 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 217d894b8

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2970.742 ; gain = 0.000 ; free physical = 6975 ; free virtual = 14612
Retarget | Checksum: 217d894b8
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 11 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b9d355ac

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2970.742 ; gain = 0.000 ; free physical = 6975 ; free virtual = 14612
Constant propagation | Checksum: 1b9d355ac
INFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 183aafae0

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2970.742 ; gain = 0.000 ; free physical = 6976 ; free virtual = 14613
Sweep | Checksum: 183aafae0
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 5 cells
INFO: [Opt 31-1021] In phase Sweep, 28 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 183aafae0

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2970.742 ; gain = 0.000 ; free physical = 6976 ; free virtual = 14613
BUFG optimization | Checksum: 183aafae0
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 183aafae0

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2970.742 ; gain = 0.000 ; free physical = 6976 ; free virtual = 14613
Shift Register Optimization | Checksum: 183aafae0
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 183aafae0

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2970.742 ; gain = 0.000 ; free physical = 6976 ; free virtual = 14613
Post Processing Netlist | Checksum: 183aafae0
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 283acf6a0

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2970.742 ; gain = 0.000 ; free physical = 6976 ; free virtual = 14613

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2970.742 ; gain = 0.000 ; free physical = 6976 ; free virtual = 14613
Phase 9.2 Verifying Netlist Connectivity | Checksum: 283acf6a0

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2970.742 ; gain = 0.000 ; free physical = 6976 ; free virtual = 14613
Phase 9 Finalization | Checksum: 283acf6a0

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2970.742 ; gain = 0.000 ; free physical = 6976 ; free virtual = 14613
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              11  |                                              4  |
|  Constant propagation         |               1  |               4  |                                              2  |
|  Sweep                        |               0  |               5  |                                             28  |
|  BUFG optimization            |               0  |               0  |                                              3  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 283acf6a0

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2970.742 ; gain = 0.000 ; free physical = 6976 ; free virtual = 14613

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 37 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 1 Total Ports: 74
Ending PowerOpt Patch Enables Task | Checksum: 249d76509

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6868 ; free virtual = 14505
Ending Power Optimization Task | Checksum: 249d76509

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3230.629 ; gain = 259.887 ; free physical = 6870 ; free virtual = 14507

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 249d76509

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6870 ; free virtual = 14507

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6870 ; free virtual = 14507
Ending Netlist Obfuscation Task | Checksum: 250e2e3a4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6870 ; free virtual = 14507
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design -directive default
Command: place_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Vivado_Tcl 4-2302] The placer was invoked with the 'default' directive.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6868 ; free virtual = 14505
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1eecab67b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6870 ; free virtual = 14507
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6870 ; free virtual = 14507

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-568] A LUT 'clk100_inst' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	FDCE_5 {FDCE}
	FDCE_4 {FDCE}
	FDCE_1 {FDCE}
	FDCE_2 {FDCE}
	FDCE {FDCE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a97aa580

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6874 ; free virtual = 14510

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f09d85e9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6872 ; free virtual = 14509

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f09d85e9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6872 ; free virtual = 14509
Phase 1 Placer Initialization | Checksum: 1f09d85e9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6872 ; free virtual = 14509

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2a2291c5b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6871 ; free virtual = 14508

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1cf0b060d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6874 ; free virtual = 14511

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 24132323e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6874 ; free virtual = 14511

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 170339a5e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6874 ; free virtual = 14511

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 555 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 204 nets or LUTs. Breaked 0 LUT, combined 204 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6873 ; free virtual = 14510

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            204  |                   204  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            204  |                   204  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1a7a675b1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6871 ; free virtual = 14508
Phase 2.4 Global Placement Core | Checksum: 27c40cb7b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6873 ; free virtual = 14510
Phase 2 Global Placement | Checksum: 27c40cb7b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6873 ; free virtual = 14510

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b0f562fe

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6873 ; free virtual = 14510

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2a78e36f8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6873 ; free virtual = 14510

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2aa11a1d1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6873 ; free virtual = 14510

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 27cbec79f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6873 ; free virtual = 14510

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1ccd3c768

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6872 ; free virtual = 14509

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1caa84082

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6863 ; free virtual = 14500

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 267c69058

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6864 ; free virtual = 14501

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2812b9640

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6864 ; free virtual = 14501

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 25cacc94d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6866 ; free virtual = 14503
Phase 3 Detail Placement | Checksum: 25cacc94d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6866 ; free virtual = 14503

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2ed761323

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.780 | TNS=-884.388 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b4adffeb

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6865 ; free virtual = 14502
INFO: [Place 46-33] Processed net sys_rst, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 288b8468d

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6865 ; free virtual = 14502
Phase 4.1.1.1 BUFG Insertion | Checksum: 2ed761323

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6865 ; free virtual = 14502

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-6.889. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2223341e7

Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6865 ; free virtual = 14502

Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6865 ; free virtual = 14502
Phase 4.1 Post Commit Optimization | Checksum: 2223341e7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6865 ; free virtual = 14502

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2223341e7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6865 ; free virtual = 14502

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2223341e7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6865 ; free virtual = 14502
Phase 4.3 Placer Reporting | Checksum: 2223341e7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6865 ; free virtual = 14502

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6865 ; free virtual = 14502

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6865 ; free virtual = 14502
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2821cedd3

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6865 ; free virtual = 14502
Ending Placer Task | Checksum: 2422da946

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6865 ; free virtual = 14502
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6865 ; free virtual = 14502
# report_utilization -hierarchical -file digilent_nexys4ddr_utilization_hierarchical_place.rpt
# report_utilization -file digilent_nexys4ddr_utilization_place.rpt
# report_io -file digilent_nexys4ddr_io.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6872 ; free virtual = 14509
# report_control_sets -verbose -file digilent_nexys4ddr_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6870 ; free virtual = 14507
# report_clock_utilization -file digilent_nexys4ddr_clock_utilization.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
# route_design -directive default
Command: route_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'default'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a4b1c4c1 ConstDB: 0 ShapeSum: eba984ef RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: b09a314a | NumContArr: a7c0badb | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2ddace15f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6872 ; free virtual = 14510

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2ddace15f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6872 ; free virtual = 14510

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2ddace15f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6872 ; free virtual = 14510
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 23faa66f7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6872 ; free virtual = 14509
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.666 | TNS=-790.137| WHS=-0.223 | THS=-122.109|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0057884 %
  Global Horizontal Routing Utilization  = 0.00532822 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9351
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9351
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1958b16f7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6872 ; free virtual = 14509

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1958b16f7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6872 ; free virtual = 14509

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2bfc28400

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6872 ; free virtual = 14509
Phase 4 Initial Routing | Checksum: 2bfc28400

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6872 ; free virtual = 14509
INFO: [Route 35-580] Design has 24 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+===========================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                       |
+====================+===================+===========================================================+
| soc_crg_clkout0    | soc_crg_clkout0   | VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[21]/D |
| soc_crg_clkout0    | soc_crg_clkout0   | VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[25]/D |
| soc_crg_clkout0    | soc_crg_clkout0   | VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[22]/D |
| soc_crg_clkout0    | soc_crg_clkout0   | VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[29]/D |
| soc_crg_clkout0    | soc_crg_clkout0   | VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[20]/D |
+--------------------+-------------------+-----------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1166
 Number of Nodes with overlaps = 142
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.796 | TNS=-786.715| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 28d74039b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6869 ; free virtual = 14506

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 207
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.828 | TNS=-787.931| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 199005f53

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6866 ; free virtual = 14503
Phase 5 Rip-up And Reroute | Checksum: 199005f53

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6866 ; free virtual = 14503

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e891c652

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6866 ; free virtual = 14503
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.709 | TNS=-775.130| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 26ba32bf0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6865 ; free virtual = 14503

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 26ba32bf0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6865 ; free virtual = 14503
Phase 6 Delay and Skew Optimization | Checksum: 26ba32bf0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6865 ; free virtual = 14503

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.648 | TNS=-769.861| WHS=0.043  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2af407699

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6864 ; free virtual = 14502
Phase 7 Post Hold Fix | Checksum: 2af407699

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6864 ; free virtual = 14502

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.83949 %
  Global Horizontal Routing Utilization  = 2.71597 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 63.964%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2af407699

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6864 ; free virtual = 14502

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2af407699

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6864 ; free virtual = 14502

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 25143d26c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6864 ; free virtual = 14502

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 25143d26c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6864 ; free virtual = 14502

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.648 | TNS=-769.861| WHS=0.043  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 25143d26c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6864 ; free virtual = 14502
Total Elapsed time in route_design: 20.23 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 13434ee88

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6864 ; free virtual = 14502
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 13434ee88

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6864 ; free virtual = 14502

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6950 ; free virtual = 14587
# phys_opt_design -directive default
Command: phys_opt_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: default

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6956 ; free virtual = 14593
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.55s |  WALL: 0.80s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6956 ; free virtual = 14593

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-6.640 | TNS=-768.754 | WHS=0.051 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a6854b03

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6954 ; free virtual = 14592
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-6.640 | TNS=-768.754 | WHS=0.051 | THS=0.000 |
INFO: [Physopt 32-663] Processed net VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA[14].  Re-placed instance VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[14]
INFO: [Physopt 32-952] Improved path group WNS = -6.531. Path group: soc_crg_clkout0. Processed net: VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA[14].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: soc_crg_clkout0. Processed net: VexRiscv/execute_RS1[31].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: soc_crg_clkout0. Processed net: soc_crg_clkout0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: soc_crg_clkout0. Processed net: VexRiscv/decode_to_execute_RS2[31]_i_3_n_0.
INFO: [Physopt 32-710] Processed net VexRiscv/decode_to_execute_RS2[31]_i_3_n_0. Critical path length was reduced through logic transformation on cell VexRiscv/decode_to_execute_RS2[31]_i_3_comp.
INFO: [Physopt 32-952] Improved path group WNS = -6.529. Path group: soc_crg_clkout0. Processed net: VexRiscv/soc_basesoc_vexriscv_cfu_bus_rsp_payload_outputs_0[31].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: soc_crg_clkout0. Processed net: VexRiscv/Cfu/exp_q0[31].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: soc_crg_clkout0. Processed net: VexRiscv/g0_b21__3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: soc_crg_clkout0. Processed net: Cfu/exp_q00[21].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: soc_crg_clkout0. Processed net: Cfu/g0_b5__3_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: soc_crg_clkout0. Processed net: VexRiscv/IBusCachedPlugin_cache/decode_to_execute_ALU_CTRL_reg[1][31].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: soc_crg_clkout0. Processed net: Cfu/mul_exp__0_n_105.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: soc_crg_clkout0. Processed net: VexRiscv/dy_exp[31].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: soc_crg_clkout0. Processed net: VexRiscv/g0_b3__4_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: soc_crg_clkout0. Processed net: VexRiscv/Cfu/sel[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: soc_crg_clkout0. Processed net: VexRiscv/CO[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: soc_crg_clkout0. Processed net: VexRiscv/mul_exp_i_26_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: soc_crg_clkout0. Processed net: VexRiscv/Cfu/b_q50[29].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: soc_crg_clkout0. Processed net: VexRiscv/mul_exp_i_39_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: soc_crg_clkout0. Processed net: VexRiscv/execute_RS1[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: soc_crg_clkout0. Processed net: VexRiscv/execute_RS1[31].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: soc_crg_clkout0. Processed net: soc_crg_clkout0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: soc_crg_clkout0. Processed net: VexRiscv/decode_to_execute_RS2[31]_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: soc_crg_clkout0. Processed net: VexRiscv/Cfu/exp_q0[31].
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-952] Improved path group WNS = -6.520. Path group: soc_crg_clkout0. Processed net: VexRiscv/g0_b21__3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: soc_crg_clkout0. Processed net: VexRiscv/g0_b9__3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: soc_crg_clkout0. Processed net: Cfu/exp_q00[9].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: soc_crg_clkout0. Processed net: Cfu/g0_b5__3_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: soc_crg_clkout0. Processed net: VexRiscv/IBusCachedPlugin_cache/decode_to_execute_ALU_CTRL_reg[1][31].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: soc_crg_clkout0. Processed net: Cfu/mul_exp__0_n_105.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: soc_crg_clkout0. Processed net: VexRiscv/dy_exp[31].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: soc_crg_clkout0. Processed net: VexRiscv/g0_b3__4_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: soc_crg_clkout0. Processed net: VexRiscv/Cfu/sel[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: soc_crg_clkout0. Processed net: VexRiscv/CO[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: soc_crg_clkout0. Processed net: VexRiscv/mul_exp_i_26_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: soc_crg_clkout0. Processed net: VexRiscv/Cfu/b_q50[29].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: soc_crg_clkout0. Processed net: VexRiscv/mul_exp_i_39_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: soc_crg_clkout0. Processed net: VexRiscv/execute_RS1[0].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-6.520 | TNS=-768.121 | WHS=0.051 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6953 ; free virtual = 14590
Phase 2 Critical Path Optimization | Checksum: 2edea47b1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6953 ; free virtual = 14590
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6953 ; free virtual = 14590
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-6.520 | TNS=-768.121 | WHS=0.051 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.120  |          0.633  |            0  |              0  |                     3  |           0  |           1  |  00:00:06  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6953 ; free virtual = 14590
Ending Physical Synthesis Task | Checksum: 2edea47b1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6953 ; free virtual = 14590
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6953 ; free virtual = 14590
# write_checkpoint -force digilent_nexys4ddr_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6955 ; free virtual = 14592
Wrote PlaceDB: Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6944 ; free virtual = 14591
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6944 ; free virtual = 14591
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6943 ; free virtual = 14591
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6942 ; free virtual = 14592
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6942 ; free virtual = 14591
Write Physdb Complete: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6942 ; free virtual = 14591
INFO: [Common 17-1381] The checkpoint '/home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr_route.dcp' has been generated.
# report_timing_summary -no_header -no_detailed_paths
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (60)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (60)
--------------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.520     -768.120                    128                10801        0.051        0.000                      0                10801        0.264        0.000                       0                  4209  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk100                         {0.000 5.000}        10.000          100.000         
  soc_builder_basesoc_mmcm_fb  {0.000 5.000}        10.000          100.000         
  soc_crg_clkout0              {0.000 6.667}        13.333          75.000          
  soc_crg_clkout1              {0.000 3.333}        6.667           150.000         
  soc_crg_clkout2              {1.667 5.000}        6.667           150.000         
  soc_crg_clkout3              {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                               8.641        0.000                      0                    7        0.194        0.000                      0                    7        3.000        0.000                       0                    10  
  soc_builder_basesoc_mmcm_fb                                                                                                                                                    8.751        0.000                       0                     2  
  soc_crg_clkout0                   -6.520     -768.120                    128                10780        0.051        0.000                      0                10780        5.417        0.000                       0                  4108  
  soc_crg_clkout1                                                                                                                                                                4.511        0.000                       0                    75  
  soc_crg_clkout2                                                                                                                                                                4.511        0.000                       0                     4  
  soc_crg_clkout3                    1.246        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


# report_route_status -file digilent_nexys4ddr_route_status.rpt
# report_drc -file digilent_nexys4ddr_drc.rpt
Command: report_drc -file digilent_nexys4ddr_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/allen/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/allen/CFU-Playground/soc/build/digilent_nexys4ddr.lab4_template/gateware/digilent_nexys4ddr_drc.rpt.
report_drc completed successfully
# report_timing_summary -datasheet -max_paths 10 -file digilent_nexys4ddr_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file digilent_nexys4ddr_power.rpt
Command: report_power -file digilent_nexys4ddr_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# write_bitstream -force digilent_nexys4ddr.bit 
Command: write_bitstream -force digilent_nexys4ddr.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS/IBUFDS has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_1/IBUFDS has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-1] Input pipelining: DSP Cfu/mul_exp input Cfu/mul_exp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Cfu/mul_exp input Cfu/mul_exp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Cfu/mul_exp__0 input Cfu/mul_exp__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Cfu/mul_exp__0 input Cfu/mul_exp__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Cfu/mul_exp__1 input Cfu/mul_exp__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Cfu/mul_exp__1 input Cfu/mul_exp__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Cfu/mul_exp__2 input Cfu/mul_exp__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Cfu/mul_sig input Cfu/mul_sig/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Cfu/mul_sig input Cfu/mul_sig/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Cfu/mul_sig__0 input Cfu/mul_sig__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Cfu/mul_sig__0 input Cfu/mul_sig__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Cfu/mul_sig__1 input Cfu/mul_sig__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Cfu/mul_sig__1 input Cfu/mul_sig__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Cfu/mul_sig__2 input Cfu/mul_sig__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_HL_reg input VexRiscv/execute_to_memory_MUL_HL_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_HL_reg input VexRiscv/execute_to_memory_MUL_HL_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LH_reg input VexRiscv/execute_to_memory_MUL_LH_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LH_reg input VexRiscv/execute_to_memory_MUL_LH_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LL_reg input VexRiscv/execute_to_memory_MUL_LL_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LL_reg input VexRiscv/execute_to_memory_MUL_LL_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/memory_to_writeBack_MUL_HH_reg input VexRiscv/memory_to_writeBack_MUL_HH_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/memory_to_writeBack_MUL_HH_reg input VexRiscv/memory_to_writeBack_MUL_HH_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Cfu/mul_exp output Cfu/mul_exp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Cfu/mul_exp__0 output Cfu/mul_exp__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Cfu/mul_exp__1 output Cfu/mul_exp__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Cfu/mul_exp__2 output Cfu/mul_exp__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Cfu/mul_sig output Cfu/mul_sig/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Cfu/mul_sig__0 output Cfu/mul_sig__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Cfu/mul_sig__1 output Cfu/mul_sig__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Cfu/mul_sig__2 output Cfu/mul_sig__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Cfu/mul_exp multiplier stage Cfu/mul_exp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Cfu/mul_exp__0 multiplier stage Cfu/mul_exp__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Cfu/mul_exp__1 multiplier stage Cfu/mul_exp__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Cfu/mul_exp__2 multiplier stage Cfu/mul_exp__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Cfu/mul_sig multiplier stage Cfu/mul_sig/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Cfu/mul_sig__0 multiplier stage Cfu/mul_sig__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Cfu/mul_sig__1 multiplier stage Cfu/mul_sig__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Cfu/mul_sig__2 multiplier stage Cfu/mul_sig__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP VexRiscv/execute_to_memory_MUL_HL_reg multiplier stage VexRiscv/execute_to_memory_MUL_HL_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP VexRiscv/execute_to_memory_MUL_LH_reg multiplier stage VexRiscv/execute_to_memory_MUL_LH_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP VexRiscv/execute_to_memory_MUL_LL_reg multiplier stage VexRiscv/execute_to_memory_MUL_LL_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net soc_crg_clkin is a gated clock net sourced by a combinational pin clk100_inst/O, cell clk100_inst. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT clk100_inst is driving clock pin of 8 cells. This could lead to large hold time violations. Involved cells are:
FDCE, FDCE_1, FDCE_2, FDCE_3, FDCE_4, FDCE_5, FDCE_6, and FDCE_7
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 46 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./digilent_nexys4ddr.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 3230.629 ; gain = 0.000 ; free physical = 6853 ; free virtual = 14498
# quit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 30 14:55:58 2025...
Timing check performed only for Vivado.
make[1]: Leaving directory '/home/allen/CFU-Playground/soc'
