Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Mon Oct 20 19:32:42 2025
| Host             : tlf11.see.ed.ac.uk running 64-bit Ubuntu 22.04.5 LTS
| Command          : 
| Design           : Shift_register
| Device           : xc7a35tcpg236-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 11.949 |
| Dynamic (W)              | 11.774 |
| Device Static (W)        | 0.175  |
| Effective TJA (C/W)      | 5.0    |
| Max Ambient (C)          | 25.3   |
| Junction Temperature (C) | 84.7   |
| Confidence Level         | Low    |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------+-----------+----------+-----------+-----------------+
| On-Chip      | Power (W) | Used     | Available | Utilization (%) |
+--------------+-----------+----------+-----------+-----------------+
| Slice Logic  |     0.010 |       49 |       --- |             --- |
|   BUFG       |     0.006 |        1 |        32 |            3.13 |
|   Register   |     0.005 |       16 |     41600 |            0.04 |
|   Others     |     0.000 |       32 |       --- |             --- |
| Signals      |     0.097 |       19 |       --- |             --- |
| I/O          |    11.667 |       18 |       106 |           16.98 |
| Static Power |     0.175 |          |           |                 |
| Total        |    11.949 |          |           |                 |
+--------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.208 |       0.115 |      0.093 |
| Vccaux    |       1.800 |     0.449 |       0.427 |      0.022 |
| Vcco33    |       3.300 |     3.301 |       3.300 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | High       | User specified more than 25% of internal nodes         |                                                                                                                    |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| Shift_register             |    11.774 |
|   DtypeInstantiation[0].D  |     0.005 |
|   DtypeInstantiation[10].D |     0.004 |
|   DtypeInstantiation[11].D |     0.006 |
|   DtypeInstantiation[12].D |     0.007 |
|   DtypeInstantiation[13].D |     0.004 |
|   DtypeInstantiation[14].D |     0.006 |
|   DtypeInstantiation[15].D |     0.004 |
|   DtypeInstantiation[1].D  |     0.007 |
|   DtypeInstantiation[2].D  |     0.004 |
|   DtypeInstantiation[3].D  |     0.005 |
|   DtypeInstantiation[4].D  |     0.006 |
|   DtypeInstantiation[5].D  |     0.004 |
|   DtypeInstantiation[6].D  |     0.004 |
|   DtypeInstantiation[7].D  |     0.004 |
|   DtypeInstantiation[8].D  |     0.008 |
|   DtypeInstantiation[9].D  |     0.008 |
+----------------------------+-----------+


