// Seed: 1158505881
module module_0 (
    id_1
);
  input wire id_1;
  tri   id_2;
  uwire id_3;
  wire  id_4;
  assign id_2 = 1'h0;
  assign id_2 = id_2;
  assign id_2 = id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1 > 1 - 1;
  wire id_10;
  supply1 id_11 = 1, id_12, id_13;
  wire id_14;
  wor  id_15;
  assign id_3 = 1;
  module_0 modCall_1 (id_8);
  assign modCall_1.id_1 = 0;
  wire id_16;
  event id_17 (
      .id_0(1),
      .id_1(1),
      .id_2(1'b0)
  );
  id_18(
      id_15, 1
  );
endmodule
