

================================================================
== Vitis HLS Report for 'write_result_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Sun Mar  3 21:32:32 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8195|     8195|  27.314 us|  27.314 us|  8195|  8195|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |     8193|     8193|         3|          1|          1|  8192|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_ln27 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln23_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln23"   --->   Operation 8 'read' 'sext_ln23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln23_cast = sext i58 %sext_ln23_read"   --->   Operation 9 'sext' 'sext_ln23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_10, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty_0, void @empty_1, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i495 0, i495 %phi_ln27"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_1 = load i14 %i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23]   --->   Operation 14 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.65ns)   --->   "%icmp_ln23 = icmp_eq  i14 %i_1, i14 8192" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23]   --->   Operation 15 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.76ns)   --->   "%add_ln23 = add i14 %i_1, i14 1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23]   --->   Operation 16 'add' 'add_ln23' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc.split, void %for.end11.exitStub" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23]   --->   Operation 17 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i14 %i_1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23]   --->   Operation 18 'zext' 'zext_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i14 %i_1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23]   --->   Operation 19 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%out_buf_addr = getelementptr i15 %out_buf, i64 0, i64 %zext_ln23" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:27]   --->   Operation 20 'getelementptr' 'out_buf_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.24ns)   --->   "%out_buf_load = load i13 %out_buf_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:27]   --->   Operation 21 'load' 'out_buf_load' <Predicate = (!icmp_ln23)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8192> <RAM>
ST_1 : Operation 22 [1/1] (0.63ns)   --->   "%icmp_ln27 = icmp_eq  i5 %trunc_ln23, i5 31" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:27]   --->   Operation 22 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc.split._crit_edge, void" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:27]   --->   Operation 23 'br' 'br_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln23 = store i14 %add_ln23, i14 %i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23]   --->   Operation 24 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.24>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i512 %gmem1, i64 %sext_ln23_cast" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23]   --->   Operation 25 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (1.24ns)   --->   "%out_buf_load = load i13 %out_buf_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:27]   --->   Operation 27 'load' 'out_buf_load' <Predicate = (!icmp_ln23)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8192> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%phi_ln27_load_1 = load i495 %phi_ln27" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:27]   --->   Operation 28 'load' 'phi_ln27_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:24]   --->   Operation 29 'specpipeline' 'specpipeline_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23]   --->   Operation 30 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i511 @_ssdm_op_BitConcatenate.i511.i15.i1.i495, i15 %out_buf_load, i1 0, i495 %phi_ln27_load_1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:27]   --->   Operation 31 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i511 %or_ln" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:27]   --->   Operation 32 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (2.43ns)   --->   "%write_ln27 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem1_addr, i512 %zext_ln27, i64 18446744073709551615" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:27]   --->   Operation 33 'write' 'write_ln27' <Predicate = (icmp_ln27)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc.split._crit_edge" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:27]   --->   Operation 34 'br' 'br_ln27' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%phi_ln27_load = load i495 %phi_ln27" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23]   --->   Operation 35 'load' 'phi_ln27_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = partselect i479 @_ssdm_op_PartSelect.i479.i495.i32.i32, i495 %phi_ln27_load, i32 16, i32 494" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23]   --->   Operation 36 'partselect' 'tmp' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i495 @_ssdm_op_BitConcatenate.i495.i15.i1.i479, i15 %out_buf_load, i1 0, i479 %tmp" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23]   --->   Operation 37 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.55ns)   --->   "%select_ln27 = select i1 %icmp_ln27, i495 0, i495 %tmp_1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:27]   --->   Operation 38 'select' 'select_ln27' <Predicate = true> <Delay = 0.55> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln23 = store i495 %select_ln27, i495 %phi_ln27" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23]   --->   Operation 39 'store' 'store_ln23' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23]   --->   Operation 40 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_ln27          (alloca           ) [ 0111]
i                 (alloca           ) [ 0100]
sext_ln23_read    (read             ) [ 0000]
sext_ln23_cast    (sext             ) [ 0110]
specinterface_ln0 (specinterface    ) [ 0000]
store_ln0         (store            ) [ 0000]
store_ln0         (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
i_1               (load             ) [ 0000]
icmp_ln23         (icmp             ) [ 0110]
add_ln23          (add              ) [ 0000]
br_ln23           (br               ) [ 0000]
zext_ln23         (zext             ) [ 0000]
trunc_ln23        (trunc            ) [ 0000]
out_buf_addr      (getelementptr    ) [ 0110]
icmp_ln27         (icmp             ) [ 0111]
br_ln27           (br               ) [ 0000]
store_ln23        (store            ) [ 0000]
gmem1_addr        (getelementptr    ) [ 0101]
empty             (speclooptripcount) [ 0000]
out_buf_load      (load             ) [ 0101]
phi_ln27_load_1   (load             ) [ 0000]
specpipeline_ln24 (specpipeline     ) [ 0000]
specloopname_ln23 (specloopname     ) [ 0000]
or_ln             (bitconcatenate   ) [ 0000]
zext_ln27         (zext             ) [ 0000]
write_ln27        (write            ) [ 0000]
br_ln27           (br               ) [ 0000]
phi_ln27_load     (load             ) [ 0000]
tmp               (partselect       ) [ 0000]
tmp_1             (bitconcatenate   ) [ 0000]
select_ln27       (select           ) [ 0000]
store_ln23        (store            ) [ 0000]
br_ln23           (br               ) [ 0000]
ret_ln0           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln23">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln23"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_buf">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i511.i15.i1.i495"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i479.i495.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i495.i15.i1.i479"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="phi_ln27_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="495" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln27/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sext_ln23_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="58" slack="0"/>
<pin id="74" dir="0" index="1" bw="58" slack="0"/>
<pin id="75" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln23_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln27_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="512" slack="1"/>
<pin id="81" dir="0" index="2" bw="511" slack="0"/>
<pin id="82" dir="0" index="3" bw="1" slack="0"/>
<pin id="83" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln27/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="out_buf_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="15" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="14" slack="0"/>
<pin id="90" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_addr/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="13" slack="0"/>
<pin id="95" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_buf_load/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="sext_ln23_cast_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="58" slack="0"/>
<pin id="101" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23_cast/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln0_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="14" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln0_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="495" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="i_1_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="14" slack="0"/>
<pin id="115" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln23_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="14" slack="0"/>
<pin id="118" dir="0" index="1" bw="14" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add_ln23_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="14" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln23_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="14" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="trunc_ln23_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="14" slack="0"/>
<pin id="135" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="icmp_ln27_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln23_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="14" slack="0"/>
<pin id="145" dir="0" index="1" bw="14" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="gmem1_addr_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="512" slack="0"/>
<pin id="150" dir="0" index="1" bw="58" slack="1"/>
<pin id="151" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="phi_ln27_load_1_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="495" slack="2"/>
<pin id="155" dir="1" index="1" bw="495" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln27_load_1/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="or_ln_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="511" slack="0"/>
<pin id="158" dir="0" index="1" bw="15" slack="1"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="0" index="3" bw="495" slack="0"/>
<pin id="161" dir="1" index="4" bw="511" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="zext_ln27_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="511" slack="0"/>
<pin id="167" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="phi_ln27_load_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="495" slack="2"/>
<pin id="172" dir="1" index="1" bw="495" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln27_load/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="479" slack="0"/>
<pin id="175" dir="0" index="1" bw="495" slack="0"/>
<pin id="176" dir="0" index="2" bw="6" slack="0"/>
<pin id="177" dir="0" index="3" bw="10" slack="0"/>
<pin id="178" dir="1" index="4" bw="479" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="495" slack="0"/>
<pin id="185" dir="0" index="1" bw="15" slack="1"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="0" index="3" bw="479" slack="0"/>
<pin id="188" dir="1" index="4" bw="495" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="select_ln27_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="2"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="495" slack="0"/>
<pin id="196" dir="1" index="3" bw="495" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln23_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="495" slack="0"/>
<pin id="201" dir="0" index="1" bw="495" slack="2"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/3 "/>
</bind>
</comp>

<comp id="204" class="1005" name="phi_ln27_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="495" slack="0"/>
<pin id="206" dir="1" index="1" bw="495" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln27 "/>
</bind>
</comp>

<comp id="212" class="1005" name="i_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="14" slack="0"/>
<pin id="214" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="219" class="1005" name="sext_ln23_cast_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="1"/>
<pin id="221" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln23_cast "/>
</bind>
</comp>

<comp id="224" class="1005" name="icmp_ln23_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="228" class="1005" name="out_buf_addr_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="13" slack="1"/>
<pin id="230" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="out_buf_addr "/>
</bind>
</comp>

<comp id="233" class="1005" name="icmp_ln27_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="2"/>
<pin id="235" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="238" class="1005" name="gmem1_addr_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="512" slack="1"/>
<pin id="240" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="243" class="1005" name="out_buf_load_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="15" slack="1"/>
<pin id="245" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="out_buf_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="54" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="56" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="36" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="72" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="120"><net_src comp="113" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="113" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="113" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="136"><net_src comp="113" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="122" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="0" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="162"><net_src comp="50" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="52" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="164"><net_src comp="153" pin="1"/><net_sink comp="156" pin=3"/></net>

<net id="168"><net_src comp="156" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="179"><net_src comp="58" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="182"><net_src comp="60" pin="0"/><net_sink comp="173" pin=3"/></net>

<net id="189"><net_src comp="62" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="52" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="191"><net_src comp="173" pin="4"/><net_sink comp="183" pin=3"/></net>

<net id="197"><net_src comp="30" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="198"><net_src comp="183" pin="4"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="192" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="64" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="210"><net_src comp="204" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="211"><net_src comp="204" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="215"><net_src comp="68" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="218"><net_src comp="212" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="222"><net_src comp="99" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="227"><net_src comp="116" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="86" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="236"><net_src comp="137" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="241"><net_src comp="148" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="246"><net_src comp="93" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="183" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {3 }
 - Input state : 
	Port: write_result_Pipeline_VITIS_LOOP_23_1 : sext_ln23 | {1 }
	Port: write_result_Pipeline_VITIS_LOOP_23_1 : out_buf | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln23 : 2
		add_ln23 : 2
		br_ln23 : 3
		zext_ln23 : 2
		trunc_ln23 : 2
		out_buf_addr : 3
		out_buf_load : 4
		icmp_ln27 : 3
		br_ln27 : 4
		store_ln23 : 3
	State 2
	State 3
		or_ln : 1
		zext_ln27 : 2
		write_ln27 : 3
		tmp : 1
		tmp_1 : 2
		select_ln27 : 3
		store_ln23 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|  select  |     select_ln27_fu_192    |    0    |   417   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln23_fu_116     |    0    |    12   |
|          |      icmp_ln27_fu_137     |    0    |    9    |
|----------|---------------------------|---------|---------|
|    add   |      add_ln23_fu_122      |    0    |    21   |
|----------|---------------------------|---------|---------|
|   read   | sext_ln23_read_read_fu_72 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln27_write_fu_78  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |    sext_ln23_cast_fu_99   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      zext_ln23_fu_128     |    0    |    0    |
|          |      zext_ln27_fu_165     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln23_fu_133     |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|        or_ln_fu_156       |    0    |    0    |
|          |        tmp_1_fu_183       |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|         tmp_fu_173        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   459   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  gmem1_addr_reg_238  |   512  |
|       i_reg_212      |   14   |
|   icmp_ln23_reg_224  |    1   |
|   icmp_ln27_reg_233  |    1   |
| out_buf_addr_reg_228 |   13   |
| out_buf_load_reg_243 |   15   |
|   phi_ln27_reg_204   |   495  |
|sext_ln23_cast_reg_219|   64   |
+----------------------+--------+
|         Total        |  1115  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_93 |  p0  |   2  |  13  |   26   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   26   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   459  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |  1115  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  1115  |   468  |
+-----------+--------+--------+--------+
