<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu55c-fsvh2892-2L-e</Part>
        <TopModelName>Filter2DKernel</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>376</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>1073676682</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.253 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>3.579 sec</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>
                <range>
                    <min>306</min>
                    <max>1073676612</max>
                </range>
            </DataflowPipelineThroughput>
            <Interval-min>306</Interval-min>
            <Interval-max>1073676612</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>31</BRAM_18K>
            <DSP>229</DSP>
            <FF>26068</FF>
            <LUT>24268</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>Filter2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>Filter2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>event_done</name>
            <Object>Filter2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>Filter2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>event_start</name>
            <Object>Filter2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>stall_start_ext</name>
            <Object>Filter2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>stall_done_ext</name>
            <Object>Filter2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>stall_start_str</name>
            <Object>Filter2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>stall_done_str</name>
            <Object>Filter2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>stall_start_int</name>
            <Object>Filter2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>stall_done_int</name>
            <Object>Filter2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>Filter2DKernel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>entry_proc_U0</InstName>
                    <ModuleName>entry_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>170</ID>
                </Instance>
                <Instance>
                    <InstName>AXIBursts2PixelStream_U0</InstName>
                    <ModuleName>AXIBursts2PixelStream</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>177</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_AXIBursts2PixelStream_Pipeline_aximm2bytes_fu_222</InstName>
                            <ModuleName>AXIBursts2PixelStream_Pipeline_aximm2bytes</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>222</ID>
                            <BindInstances>add_ln38_fu_102_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_AXIBursts2PixelStream_Pipeline_bytes2pixels_fu_231</InstName>
                            <ModuleName>AXIBursts2PixelStream_Pipeline_bytes2pixels</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>231</ID>
                            <BindInstances>add_ln45_fu_478_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>buff_V_U add_ln25_fu_288_p2 sub31_i_fu_336_p2 y_6_fu_590_p2 add_ln38_fu_611_p2 add_ln43_fu_626_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Filter2D_U0</InstName>
                    <ModuleName>Filter2D</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>189</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Filter2D_Pipeline_1_fu_1054</InstName>
                            <ModuleName>Filter2D_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1054</ID>
                            <BindInstances>empty_fu_3094_p2 empty_195_fu_3119_p2 empty_196_fu_3207_p2 next_mul_fu_3135_p2 add_ln24_fu_3155_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Filter2D_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_fu_1288</InstName>
                            <ModuleName>Filter2D_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1288</ID>
                            <BindInstances>yoffset_fu_4217_p2 yoffset_1_fu_4227_p2 yoffset_2_fu_4237_p2 yoffset_3_fu_4247_p2 yoffset_4_fu_4257_p2 yoffset_5_fu_4267_p2 yoffset_6_fu_4277_p2 yoffset_7_fu_4287_p2 yoffset_8_fu_4297_p2 yoffset_9_fu_4307_p2 yoffset_10_fu_4317_p2 yoffset_11_fu_4327_p2 yoffset_12_fu_4337_p2 yoffset_13_fu_4347_p2 add_ln30_fu_4540_p2 add_ln30_1_fu_4546_p2 yoffset_mid1_fu_4591_p2 yoffset_1_mid1_fu_4601_p2 yoffset_2_mid1_fu_4611_p2 yoffset_3_mid1_fu_4621_p2 yoffset_4_mid1_fu_4631_p2 yoffset_5_mid1_fu_4641_p2 yoffset_6_mid1_fu_4651_p2 yoffset_7_mid1_fu_4661_p2 yoffset_8_mid1_fu_4671_p2 yoffset_9_mid1_fu_4681_p2 yoffset_10_mid1_fu_4691_p2 yoffset_11_mid1_fu_4701_p2 yoffset_12_mid1_fu_4711_p2 yoffset_13_mid1_fu_4721_p2 add_ln61_fu_4874_p2 add_ln58_fu_4889_p2 add_ln61_1_fu_4895_p2 add_ln61_2_fu_4910_p2 add_ln61_3_fu_4925_p2 add_ln61_4_fu_4940_p2 add_ln61_5_fu_4955_p2 add_ln61_6_fu_4970_p2 add_ln61_7_fu_4985_p2 add_ln61_8_fu_5000_p2 add_ln61_9_fu_5015_p2 add_ln61_10_fu_5030_p2 add_ln61_11_fu_5045_p2 add_ln61_12_fu_5060_p2 add_ln58_1_fu_5075_p2 mac_muladd_16s_8ns_25s_26_4_1_U377 mac_muladd_16s_8ns_24s_25_4_1_U321 mul_mul_16s_8ns_24_4_1_U294 mac_muladd_16s_8ns_25s_26_4_1_U378 mac_muladd_16s_8ns_24s_25_4_1_U322 mul_mul_16s_8ns_24_4_1_U295 mac_muladd_16s_8ns_25s_26_4_1_U379 mac_muladd_16s_8ns_24s_25_4_1_U323 mul_mul_16s_8ns_24_4_1_U296 mac_muladd_16s_8ns_25s_26_4_1_U380 mac_muladd_16s_8ns_24s_25_4_1_U324 mul_mul_16s_8ns_24_4_1_U297 mac_muladd_16s_8ns_25s_26_4_1_U381 mac_muladd_16s_8ns_24s_25_4_1_U325 mul_mul_16s_8ns_24_4_1_U298 mul_mul_16s_8ns_24_4_1_U299 mac_muladd_16s_8ns_25s_26_4_1_U382 mac_muladd_16s_8ns_24s_25_4_1_U326 mul_mul_16s_8ns_24_4_1_U300 mac_muladd_16s_8ns_25s_26_4_1_U383 mac_muladd_16s_8ns_24s_25_4_1_U327 mul_mul_16s_8ns_24_4_1_U301 mac_muladd_16s_8ns_25s_26_4_1_U384 mac_muladd_16s_8ns_24s_25_4_1_U328 mul_mul_16s_8ns_24_4_1_U302 mac_muladd_16s_8ns_25s_26_4_1_U385 mac_muladd_16s_8ns_24s_25_4_1_U329 mul_mul_16s_8ns_24_4_1_U303 mac_muladd_16s_8ns_25s_26_4_1_U386 mac_muladd_16s_8ns_24s_25_4_1_U330 mac_muladd_16s_8ns_24s_25_4_1_U331 mul_mul_16s_8ns_24_4_1_U304 mac_muladd_16s_8ns_25s_26_4_1_U387 mac_muladd_16s_8ns_24s_25_4_1_U332 mul_mul_16s_8ns_24_4_1_U305 mac_muladd_16s_8ns_25s_26_4_1_U388 mac_muladd_16s_8ns_24s_25_4_1_U333 mul_mul_16s_8ns_24_4_1_U306 mac_muladd_16s_8ns_24s_25_4_1_U334 mul_mul_16s_8ns_24_4_1_U307 mac_muladd_16s_8ns_24s_25_4_1_U335 mul_mul_16s_8ns_24_4_1_U308 mac_muladd_16s_8ns_25s_26_4_1_U389 mac_muladd_16s_8ns_24s_25_4_1_U465 mac_muladd_16s_8ns_25s_26_4_1_U336 mul_mul_16s_8ns_24_4_1_U440 mac_muladd_16s_8ns_25s_26_4_1_U477 mac_muladd_16s_8ns_24s_25_4_1_U466 mul_mul_16s_8ns_24_4_1_U441 mac_muladd_16s_8ns_25s_26_4_1_U478 mac_muladd_16s_8ns_24s_25_4_1_U467 mul_mul_16s_8ns_24_4_1_U442 mac_muladd_16s_8ns_25s_26_4_1_U479 mac_muladd_16s_8ns_24s_25_4_1_U468 mul_mul_16s_8ns_24_4_1_U443 mac_muladd_16s_8ns_25s_26_4_1_U480 mac_muladd_16s_8ns_24s_25_4_1_U469 mul_mul_16s_8ns_24_4_1_U444 mac_muladd_16s_8ns_25s_26_4_1_U481 mul_mul_16s_8ns_24_4_1_U284 mac_muladd_16s_8ns_24s_25_4_1_U470 mul_mul_16s_8ns_24_4_1_U445 mac_muladd_16s_8ns_25s_26_4_1_U482 mac_muladd_16s_8ns_24s_25_4_1_U471 mul_mul_16s_8ns_24_4_1_U446 mac_muladd_16s_8ns_25s_26_4_1_U483 mac_muladd_16s_8ns_24s_25_4_1_U472 mul_mul_16s_8ns_24_4_1_U447 mac_muladd_16s_8ns_25s_26_4_1_U484 mac_muladd_16s_8ns_24s_25_4_1_U473 mul_mul_16s_8ns_24_4_1_U448 mac_muladd_16s_8ns_25s_26_4_1_U485 mac_muladd_16s_8ns_24s_25_4_1_U474 mul_mul_16s_8ns_24_4_1_U449 mac_muladd_16s_8ns_24s_25_4_1_U309 mac_muladd_16s_8ns_25s_26_4_1_U486 mac_muladd_16s_8ns_24s_25_4_1_U493 mul_mul_16s_8ns_24_4_1_U487 mac_muladd_16s_8ns_25s_26_4_1_U501 mac_muladd_16s_8ns_24s_25_4_1_U494 mul_mul_16s_8ns_24_4_1_U488 mac_muladd_16s_8ns_25s_26_4_1_U502 mac_muladd_16s_8ns_24s_25_4_1_U495 mul_mul_16s_8ns_24_4_1_U489 mac_muladd_16s_8ns_25s_26_4_1_U503 mac_muladd_16s_8ns_24s_25_4_1_U504 mul_mul_16s_8ns_24_4_1_U496 mac_muladd_16s_8ns_24s_25_4_1_U337 mul_mul_16s_8ns_24_4_1_U310 mac_muladd_16s_8ns_25s_26_4_1_U338 mac_muladd_16s_8ns_25s_26_4_1_U390 mac_muladd_16s_8ns_24s_25_4_1_U391 mul_mul_16s_8ns_24_4_1_U339 mac_muladd_16s_8ns_24s_25_4_1_U392 mul_mul_16s_8ns_24_4_1_U340 mac_muladd_16s_8ns_24s_25_4_1_U393 mul_mul_16s_8ns_24_4_1_U341 mac_muladd_16s_8ns_24s_25_4_1_U394 mul_mul_16s_8ns_24_4_1_U342 mac_muladd_16s_8ns_24s_25_4_1_U395 mul_mul_16s_8ns_24_4_1_U343 mac_muladd_16s_8ns_24s_25_4_1_U396 mul_mul_16s_8ns_24_4_1_U344 mac_muladd_16s_8ns_24s_25_4_1_U397 mul_mul_16s_8ns_24_4_1_U285 mul_mul_16s_8ns_24_4_1_U345 mac_muladd_16s_8ns_24s_25_4_1_U398 mul_mul_16s_8ns_24_4_1_U346 mac_muladd_16s_8ns_24s_25_4_1_U399 mul_mul_16s_8ns_24_4_1_U347 mac_muladd_16s_8ns_24s_25_4_1_U400 mul_mul_16s_8ns_24_4_1_U348 mac_muladd_16s_8ns_24s_25_4_1_U401 mul_mul_16s_8ns_24_4_1_U349 mac_muladd_16s_8ns_24s_25_4_1_U402 mul_mul_16s_8ns_24_4_1_U350 mac_muladd_16s_8ns_24s_25_4_1_U403 mul_mul_16s_8ns_24_4_1_U351 mac_muladd_16s_8ns_24s_25_4_1_U404 mac_muladd_16s_8ns_24s_25_4_1_U311 mul_mul_16s_8ns_24_4_1_U352 mac_muladd_16s_8ns_24s_25_4_1_U405 mul_mul_16s_8ns_24_4_1_U353 mac_muladd_16s_8ns_24s_25_4_1_U406 mul_mul_16s_8ns_24_4_1_U354 mac_muladd_16s_8ns_24s_25_4_1_U407 mul_mul_16s_8ns_24_4_1_U355 mac_muladd_16s_8ns_24s_25_4_1_U408 mul_mul_16s_8ns_24_4_1_U356 mac_muladd_16s_8ns_24s_25_4_1_U409 mul_mul_16s_8ns_24_4_1_U357 mac_muladd_16s_8ns_24s_25_4_1_U410 mul_mul_16s_8ns_24_4_1_U358 mac_muladd_16s_8ns_24s_25_4_1_U411 mac_muladd_16s_8ns_25s_26_4_1_U359 mul_mul_16s_8ns_24_4_1_U360 mac_muladd_16s_8ns_24s_25_4_1_U412 mul_mul_16s_8ns_24_4_1_U361 mac_muladd_16s_8ns_24s_25_4_1_U413 mul_mul_16s_8ns_24_4_1_U362 mac_muladd_16s_8ns_24s_25_4_1_U414 mul_mul_16s_8ns_24_4_1_U363 mac_muladd_16s_8ns_24s_25_4_1_U415 mul_mul_16s_8ns_24_4_1_U364 mac_muladd_16s_8ns_24s_25_4_1_U416 mul_mul_16s_8ns_24_4_1_U365 mac_muladd_16s_8ns_24s_25_4_1_U417 mul_mul_16s_8ns_24_4_1_U366 mac_muladd_16s_8ns_24s_25_4_1_U497 mul_mul_16s_8ns_24_4_1_U286 mul_mul_16s_8ns_24_4_1_U490 mac_muladd_16s_8ns_24s_25_4_1_U498 mul_mul_16s_8ns_24_4_1_U491 mac_muladd_16s_8ns_24s_25_4_1_U499 mul_mul_16s_8ns_24_4_1_U492 mac_muladd_16s_8ns_30s_31_4_1_U500 mac_muladd_16s_8ns_24s_25_4_1_U418 mul_mul_16s_8ns_24_4_1_U367 mac_muladd_16s_8ns_25s_26_4_1_U450 mac_muladd_16s_8ns_24s_25_4_1_U451 mul_mul_16s_8ns_24_4_1_U419 mac_muladd_16s_8ns_24s_25_4_1_U452 mul_mul_16s_8ns_24_4_1_U420 mac_muladd_16s_8ns_24s_25_4_1_U453 mac_muladd_16s_8ns_24s_25_4_1_U312 mul_mul_16s_8ns_24_4_1_U421 mac_muladd_16s_8ns_24s_25_4_1_U454 mul_mul_16s_8ns_24_4_1_U422 mac_muladd_16s_8ns_24s_25_4_1_U455 mul_mul_16s_8ns_24_4_1_U423 mac_muladd_16s_8ns_24s_25_4_1_U456 mul_mul_16s_8ns_24_4_1_U424 mac_muladd_16s_8ns_24s_25_4_1_U457 mul_mul_16s_8ns_24_4_1_U425 mac_muladd_16s_8ns_24s_25_4_1_U458 mul_mul_16s_8ns_24_4_1_U426 mac_muladd_16s_8ns_24s_25_4_1_U459 mul_mul_16s_8ns_24_4_1_U427 mac_muladd_16s_8ns_24s_25_4_1_U460 mul_mul_16s_8ns_24_4_1_U287 mul_mul_16s_8ns_24_4_1_U428 mac_muladd_16s_8ns_24s_25_4_1_U461 mul_mul_16s_8ns_24_4_1_U429 mac_muladd_16s_8ns_24s_25_4_1_U462 mul_mul_16s_8ns_24_4_1_U430 mac_muladd_16s_8ns_24s_25_4_1_U463 mul_mul_16s_8ns_24_4_1_U431 mac_muladd_16s_8ns_24s_25_4_1_U475 mul_mul_16s_8ns_24_4_1_U464 mac_muladd_16s_8ns_29s_30_4_1_U476 mac_muladd_16s_8ns_24s_25_4_1_U368 mul_mul_16s_8ns_24_4_1_U313 mac_muladd_16s_8ns_25s_26_4_1_U432 mac_muladd_16s_8ns_24s_25_4_1_U433 mac_muladd_16s_8ns_24s_25_4_1_U314 mul_mul_16s_8ns_24_4_1_U369 mac_muladd_16s_8ns_24s_25_4_1_U434 mul_mul_16s_8ns_24_4_1_U370 mac_muladd_16s_8ns_24s_25_4_1_U435 mul_mul_16s_8ns_24_4_1_U371 mac_muladd_16s_8ns_24s_25_4_1_U436 mul_mul_16s_8ns_24_4_1_U372 mac_muladd_16s_8ns_24s_25_4_1_U437 mul_mul_16s_8ns_24_4_1_U373 mac_muladd_16s_8ns_24s_25_4_1_U438 mul_mul_16s_8ns_24_4_1_U374 mac_muladd_16s_8ns_28s_29_4_1_U439 mac_muladd_16s_8ns_24s_25_4_1_U288 mul_mul_16s_8ns_24_4_1_U280 mul_mul_16s_8ns_24_4_1_U289 mac_muladd_16s_8ns_25s_26_4_1_U315 mac_muladd_16s_8ns_24s_25_4_1_U316 mul_mul_16s_8ns_24_4_1_U290 mac_muladd_16s_8ns_24s_25_4_1_U375 mul_mul_16s_8ns_24_4_1_U317 mac_muladd_16s_8ns_27s_28_4_1_U376 mac_muladd_16s_8ns_24s_25_4_1_U291 mul_mul_16s_8ns_24_4_1_U281 mac_muladd_16s_8ns_25s_26_4_1_U318 mac_muladd_16s_8ns_26s_27_4_1_U319 mac_muladd_16s_8ns_24s_25_4_1_U292 mul_mul_16s_8ns_24_4_1_U282 mac_muladd_16s_8ns_24s_25_4_1_U293 mul_mul_16s_8ns_24_4_1_U283 mac_muladd_16s_8ns_24s_25_4_1_U320 mac_muladd_16s_8ns_24s_25_4_1_U292 mac_muladd_16s_8ns_24s_25_4_1_U293 add_ln43_2_fu_9365_p2 mac_muladd_16s_8ns_26s_27_4_1_U319 mac_muladd_16s_8ns_24s_25_4_1_U291 mac_muladd_16s_8ns_25s_26_4_1_U318 add_ln43_6_fu_10029_p2 mac_muladd_16s_8ns_27s_28_4_1_U376 mac_muladd_16s_8ns_24s_25_4_1_U375 mac_muladd_16s_8ns_24s_25_4_1_U316 mac_muladd_16s_8ns_24s_25_4_1_U288 mac_muladd_16s_8ns_25s_26_4_1_U315 add_ln43_13_fu_10044_p2 mac_muladd_16s_8ns_28s_29_4_1_U439 mac_muladd_16s_8ns_24s_25_4_1_U438 add_ln43_17_fu_10776_p2 mac_muladd_16s_8ns_24s_25_4_1_U437 mac_muladd_16s_8ns_24s_25_4_1_U436 add_ln43_20_fu_10787_p2 mac_muladd_16s_8ns_24s_25_4_1_U435 mac_muladd_16s_8ns_24s_25_4_1_U434 add_ln43_24_fu_10799_p2 mac_muladd_16s_8ns_24s_25_4_1_U433 mac_muladd_16s_8ns_24s_25_4_1_U368 mac_muladd_16s_8ns_25s_26_4_1_U432 add_ln43_28_fu_10811_p2 add_ln43_29_fu_11233_p2 mac_muladd_16s_8ns_29s_30_4_1_U476 mac_muladd_16s_8ns_24s_25_4_1_U475 mac_muladd_16s_8ns_24s_25_4_1_U463 mac_muladd_16s_8ns_24s_25_4_1_U462 add_ln43_36_fu_11259_p2 mac_muladd_16s_8ns_24s_25_4_1_U461 mac_muladd_16s_8ns_24s_25_4_1_U460 add_ln43_40_fu_11271_p2 mac_muladd_16s_8ns_24s_25_4_1_U459 mac_muladd_16s_8ns_24s_25_4_1_U458 add_ln43_43_fu_11283_p2 add_ln43_44_fu_11561_p2 mac_muladd_16s_8ns_24s_25_4_1_U457 mac_muladd_16s_8ns_24s_25_4_1_U456 add_ln43_48_fu_11295_p2 mac_muladd_16s_8ns_24s_25_4_1_U455 mac_muladd_16s_8ns_24s_25_4_1_U454 add_ln43_51_fu_11307_p2 add_ln43_52_fu_11583_p2 mac_muladd_16s_8ns_24s_25_4_1_U453 mac_muladd_16s_8ns_24s_25_4_1_U452 add_ln43_55_fu_11319_p2 mac_muladd_16s_8ns_24s_25_4_1_U451 mac_muladd_16s_8ns_24s_25_4_1_U418 mac_muladd_16s_8ns_25s_26_4_1_U450 add_ln43_59_fu_11331_p2 add_ln43_60_fu_11599_p2 add_ln43_61_fu_11609_p2 mac_muladd_16s_8ns_30s_31_4_1_U500 mac_muladd_16s_8ns_24s_25_4_1_U499 add_ln43_65_fu_11766_p2 mac_muladd_16s_8ns_24s_25_4_1_U498 mac_muladd_16s_8ns_24s_25_4_1_U497 add_ln43_68_fu_11777_p2 mac_muladd_16s_8ns_24s_25_4_1_U417 mac_muladd_16s_8ns_24s_25_4_1_U416 add_ln43_72_fu_10826_p2 mac_muladd_16s_8ns_24s_25_4_1_U415 mac_muladd_16s_8ns_24s_25_4_1_U414 add_ln43_75_fu_10838_p2 add_ln43_76_fu_11343_p2 mac_muladd_16s_8ns_24s_25_4_1_U413 mac_muladd_16s_8ns_24s_25_4_1_U412 add_ln43_80_fu_10850_p2 mac_muladd_16s_8ns_24s_25_4_1_U411 mac_muladd_16s_8ns_24s_25_4_1_U410 add_ln43_83_fu_10862_p2 add_ln43_84_fu_11355_p2 mac_muladd_16s_8ns_24s_25_4_1_U409 mac_muladd_16s_8ns_24s_25_4_1_U408 add_ln43_87_fu_10874_p2 mac_muladd_16s_8ns_24s_25_4_1_U407 mac_muladd_16s_8ns_24s_25_4_1_U406 add_ln43_90_fu_10886_p2 add_ln43_91_fu_11371_p2 add_ln43_92_fu_11381_p2 mac_muladd_16s_8ns_24s_25_4_1_U405 mac_muladd_16s_8ns_24s_25_4_1_U404 add_ln43_96_fu_10898_p2 mac_muladd_16s_8ns_24s_25_4_1_U403 mac_muladd_16s_8ns_24s_25_4_1_U402 add_ln43_99_fu_10910_p2 add_ln43_100_fu_11393_p2 mac_muladd_16s_8ns_24s_25_4_1_U401 mac_muladd_16s_8ns_24s_25_4_1_U400 add_ln43_103_fu_10922_p2 mac_muladd_16s_8ns_24s_25_4_1_U399 mac_muladd_16s_8ns_24s_25_4_1_U398 add_ln43_106_fu_10934_p2 add_ln43_107_fu_11409_p2 add_ln43_108_fu_11419_p2 mac_muladd_16s_8ns_24s_25_4_1_U397 mac_muladd_16s_8ns_24s_25_4_1_U396 add_ln43_111_fu_10946_p2 mac_muladd_16s_8ns_24s_25_4_1_U395 mac_muladd_16s_8ns_24s_25_4_1_U394 add_ln43_114_fu_10958_p2 add_ln43_115_fu_11431_p2 mac_muladd_16s_8ns_24s_25_4_1_U393 mac_muladd_16s_8ns_24s_25_4_1_U392 add_ln43_118_fu_10970_p2 mac_muladd_16s_8ns_24s_25_4_1_U391 mac_muladd_16s_8ns_24s_25_4_1_U337 mac_muladd_16s_8ns_25s_26_4_1_U390 add_ln43_122_fu_10982_p2 add_ln43_123_fu_11447_p2 add_ln43_124_fu_11457_p2 add_ln43_125_fu_11631_p2 mac_muladd_16s_8ns_24s_25_4_1_U504 mac_muladd_16s_8ns_24s_25_4_1_U495 mac_muladd_16s_8ns_25s_26_4_1_U503 mac_muladd_16s_8ns_24s_25_4_1_U494 mac_muladd_16s_8ns_25s_26_4_1_U502 mac_muladd_16s_8ns_24s_25_4_1_U493 mac_muladd_16s_8ns_25s_26_4_1_U501 add_ln43_136_fu_11906_p2 mac_muladd_16s_8ns_24s_25_4_1_U474 mac_muladd_16s_8ns_25s_26_4_1_U486 mac_muladd_16s_8ns_24s_25_4_1_U473 mac_muladd_16s_8ns_25s_26_4_1_U485 add_ln43_142_fu_11706_p2 mac_muladd_16s_8ns_24s_25_4_1_U472 mac_muladd_16s_8ns_25s_26_4_1_U484 mac_muladd_16s_8ns_24s_25_4_1_U471 mac_muladd_16s_8ns_25s_26_4_1_U483 add_ln43_147_fu_11718_p2 add_ln43_148_fu_11817_p2 mac_muladd_16s_8ns_24s_25_4_1_U470 mac_muladd_16s_8ns_25s_26_4_1_U482 mac_muladd_16s_8ns_24s_25_4_1_U469 mac_muladd_16s_8ns_25s_26_4_1_U481 add_ln43_154_fu_11730_p2 mac_muladd_16s_8ns_24s_25_4_1_U468 mac_muladd_16s_8ns_25s_26_4_1_U480 mac_muladd_16s_8ns_24s_25_4_1_U467 mac_muladd_16s_8ns_25s_26_4_1_U479 add_ln43_159_fu_11742_p2 add_ln43_160_fu_11829_p2 mac_muladd_16s_8ns_24s_25_4_1_U466 mac_muladd_16s_8ns_25s_26_4_1_U478 mac_muladd_16s_8ns_24s_25_4_1_U465 mac_muladd_16s_8ns_25s_26_4_1_U477 add_ln43_165_fu_11754_p2 mac_muladd_16s_8ns_24s_25_4_1_U335 mac_muladd_16s_8ns_25s_26_4_1_U389 mac_muladd_16s_8ns_24s_25_4_1_U334 mac_muladd_16s_8ns_24s_25_4_1_U333 add_ln43_170_fu_10373_p2 add_ln43_171_fu_10994_p2 add_ln43_172_fu_11845_p2 add_ln43_173_fu_11855_p2 mac_muladd_16s_8ns_24s_25_4_1_U332 mac_muladd_16s_8ns_25s_26_4_1_U388 mac_muladd_16s_8ns_24s_25_4_1_U331 mac_muladd_16s_8ns_25s_26_4_1_U387 add_ln43_179_fu_11006_p2 mac_muladd_16s_8ns_24s_25_4_1_U329 mac_muladd_16s_8ns_25s_26_4_1_U386 mac_muladd_16s_8ns_24s_25_4_1_U328 mac_muladd_16s_8ns_25s_26_4_1_U385 add_ln43_184_fu_11018_p2 add_ln43_185_fu_11469_p2 mac_muladd_16s_8ns_24s_25_4_1_U327 mac_muladd_16s_8ns_25s_26_4_1_U384 mac_muladd_16s_8ns_24s_25_4_1_U326 mac_muladd_16s_8ns_25s_26_4_1_U383 add_ln43_190_fu_11030_p2 mac_muladd_16s_8ns_24s_25_4_1_U325 mac_muladd_16s_8ns_25s_26_4_1_U382 mac_muladd_16s_8ns_24s_25_4_1_U324 mac_muladd_16s_8ns_25s_26_4_1_U381 add_ln43_195_fu_11042_p2 add_ln43_196_fu_11485_p2 add_ln43_197_fu_11495_p2 mac_muladd_16s_8ns_24s_25_4_1_U323 mac_muladd_16s_8ns_25s_26_4_1_U380 mac_muladd_16s_8ns_24s_25_4_1_U322 mac_muladd_16s_8ns_25s_26_4_1_U379 add_ln43_202_fu_11054_p2 mac_muladd_16s_8ns_24s_25_4_1_U321 mac_muladd_16s_8ns_25s_26_4_1_U378 mac_muladd_16s_8ns_24s_25_4_1_U330 mac_muladd_16s_8ns_25s_26_4_1_U377 add_ln43_207_fu_11066_p2 add_ln43_208_fu_11507_p2 mac_muladd_16s_8ns_24s_25_4_1_U309 mac_muladd_16s_8ns_25s_26_4_1_U336 mac_muladd_16s_8ns_24s_25_4_1_U311 mac_muladd_16s_8ns_25s_26_4_1_U338 add_ln43_213_fu_10421_p2 mac_muladd_16s_8ns_24s_25_4_1_U312 mac_muladd_16s_8ns_25s_26_4_1_U359 mac_muladd_16s_8ns_24s_25_4_1_U314 mac_muladd_16s_8ns_24s_25_4_1_U320 add_ln43_218_fu_10065_p2 add_ln43_219_fu_10433_p2 add_ln43_220_fu_11078_p2 add_ln43_221_fu_11520_p2 add_ln43_222_fu_11673_p2 mul_32s_34ns_64_2_1_U279 sub_ln48_fu_11975_p2 sub_ln48_1_fu_11996_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>pixelWindow_mLineBuffer_val_U pixelWindow_mLineBuffer_val_15_U pixelWindow_mLineBuffer_val_16_U pixelWindow_mLineBuffer_val_17_U pixelWindow_mLineBuffer_val_18_U pixelWindow_mLineBuffer_val_19_U pixelWindow_mLineBuffer_val_20_U pixelWindow_mLineBuffer_val_21_U pixelWindow_mLineBuffer_val_22_U pixelWindow_mLineBuffer_val_23_U pixelWindow_mLineBuffer_val_24_U pixelWindow_mLineBuffer_val_25_U pixelWindow_mLineBuffer_val_26_U pixelWindow_mLineBuffer_val_27_U pixelWindow_mLineBuffer_val_28_U add_ln17_fu_1555_p2 add_ln18_fu_1561_p2 mul_mul_16ns_16ns_32_4_1_U762</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PixelStream2AXIBursts_U0</InstName>
                    <ModuleName>PixelStream2AXIBursts</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>202</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PixelStream2AXIBursts_Pipeline_pixels2bytes_fu_219</InstName>
                            <ModuleName>PixelStream2AXIBursts_Pipeline_pixels2bytes</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>219</ID>
                            <BindInstances>add_ln91_fu_791_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_PixelStream2AXIBursts_Pipeline_bytes2aximm_fu_262</InstName>
                            <ModuleName>PixelStream2AXIBursts_Pipeline_bytes2aximm</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>262</ID>
                            <BindInstances>add_ln102_fu_105_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>buff_V_U add_ln77_fu_287_p2 sub15_i_fu_347_p2 y_2_fu_589_p2 add_ln91_fu_613_p2 add_ln107_fu_628_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>dst_c_U stride_c_U height_c_U width_c_U src_pixels_U dst_pixels_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>37</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AXIBursts2PixelStream_Pipeline_aximm2bytes</Name>
            <Loops>
                <aximm2bytes/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>2051</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.999 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.836 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 2051</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <aximm2bytes>
                        <Name>aximm2bytes</Name>
                        <Slack>2.43</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>2048</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 2049</Latency>
                        <AbsoluteTimeLatency>3.333 ns ~ 6.829 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </aximm2bytes>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>298</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>90</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="aximm2bytes" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_102_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:38" URAM="0" VARIABLE="add_ln38"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AXIBursts2PixelStream_Pipeline_bytes2pixels</Name>
            <Loops>
                <bytes2pixels/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.417</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>65538</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.666 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.218 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 65538</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bytes2pixels>
                        <Name>bytes2pixels</Name>
                        <Slack>2.43</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>2048</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 65536</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.218 ms</AbsoluteTimeLatency>
                        <PipelineII>32</PipelineII>
                        <PipelineDepth>33</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bytes2pixels>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>328</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>674</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bytes2pixels" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_478_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:45" URAM="0" VARIABLE="add_ln45"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AXIBursts2PixelStream</Name>
            <Loops>
                <forEachRow/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>73077121</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.333 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.244 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 73077121</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <forEachRow>
                        <Name>forEachRow</Name>
                        <Slack>2.43</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>1080</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 73077120</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.244 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>80</min>
                                <max>67664</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>80 ~ 67664</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_AXIBursts2PixelStream_Pipeline_aximm2bytes_fu_222</Instance>
                            <Instance>grp_AXIBursts2PixelStream_Pipeline_bytes2pixels_fu_231</Instance>
                        </InstanceList>
                    </forEachRow>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>902</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1860</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_V_U" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:22" URAM="0" VARIABLE="buff_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_288_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:25" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub31_i_fu_336_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:25" URAM="0" VARIABLE="sub31_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="forEachRow" OPTYPE="add" PRAGMA="" RTLNAME="y_6_fu_590_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:33" URAM="0" VARIABLE="y_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="forEachRow" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_611_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="forEachRow" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_626_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:43" URAM="0" VARIABLE="add_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Filter2D_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>298</Best-caseLatency>
                    <Average-caseLatency>298</Average-caseLatency>
                    <Worst-caseLatency>298</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.993 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.993 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.993 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>298</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>2.43</Slack>
                        <TripCount>225</TripCount>
                        <Latency>296</Latency>
                        <AbsoluteTimeLatency>0.987 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>73</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4361</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1348</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_3094_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_195_fu_3119_p2" SOURCE="" URAM="0" VARIABLE="empty_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_196_fu_3207_p2" SOURCE="" URAM="0" VARIABLE="empty_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_mul_fu_3135_p2" SOURCE="" URAM="0" VARIABLE="next_mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_3155_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:24" URAM="0" VARIABLE="add_ln24"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Filter2D_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2</Name>
            <Loops>
                <VITIS_LOOP_30_1_VITIS_LOOP_32_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.431</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>1073676308</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.666 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.579 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 1073676308</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_30_1_VITIS_LOOP_32_2>
                        <Name>VITIS_LOOP_30_1_VITIS_LOOP_32_2</Name>
                        <Slack>2.43</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>1073676289</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 1073676306</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 3.579 sec</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_30_1_VITIS_LOOP_32_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>228</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>13966</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>9148</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_fu_4217_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30" URAM="0" VARIABLE="yoffset"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_1_fu_4227_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30" URAM="0" VARIABLE="yoffset_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_2_fu_4237_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30" URAM="0" VARIABLE="yoffset_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_3_fu_4247_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30" URAM="0" VARIABLE="yoffset_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_4_fu_4257_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30" URAM="0" VARIABLE="yoffset_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_5_fu_4267_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30" URAM="0" VARIABLE="yoffset_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_6_fu_4277_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30" URAM="0" VARIABLE="yoffset_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_7_fu_4287_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30" URAM="0" VARIABLE="yoffset_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_8_fu_4297_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30" URAM="0" VARIABLE="yoffset_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_9_fu_4307_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30" URAM="0" VARIABLE="yoffset_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_10_fu_4317_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30" URAM="0" VARIABLE="yoffset_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_11_fu_4327_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30" URAM="0" VARIABLE="yoffset_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_12_fu_4337_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30" URAM="0" VARIABLE="yoffset_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_13_fu_4347_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30" URAM="0" VARIABLE="yoffset_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_4540_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_1_fu_4546_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30" URAM="0" VARIABLE="add_ln30_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_mid1_fu_4591_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30" URAM="0" VARIABLE="yoffset_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_1_mid1_fu_4601_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30" URAM="0" VARIABLE="yoffset_1_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_2_mid1_fu_4611_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30" URAM="0" VARIABLE="yoffset_2_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_3_mid1_fu_4621_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30" URAM="0" VARIABLE="yoffset_3_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_4_mid1_fu_4631_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30" URAM="0" VARIABLE="yoffset_4_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_5_mid1_fu_4641_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30" URAM="0" VARIABLE="yoffset_5_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_6_mid1_fu_4651_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30" URAM="0" VARIABLE="yoffset_6_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_7_mid1_fu_4661_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30" URAM="0" VARIABLE="yoffset_7_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_8_mid1_fu_4671_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30" URAM="0" VARIABLE="yoffset_8_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_9_mid1_fu_4681_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30" URAM="0" VARIABLE="yoffset_9_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_10_mid1_fu_4691_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30" URAM="0" VARIABLE="yoffset_10_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_11_mid1_fu_4701_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30" URAM="0" VARIABLE="yoffset_11_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_12_mid1_fu_4711_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30" URAM="0" VARIABLE="yoffset_12_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_13_mid1_fu_4721_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:30" URAM="0" VARIABLE="yoffset_13_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_4874_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_4889_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:58" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_1_fu_4895_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61" URAM="0" VARIABLE="add_ln61_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_2_fu_4910_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61" URAM="0" VARIABLE="add_ln61_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_3_fu_4925_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61" URAM="0" VARIABLE="add_ln61_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_4_fu_4940_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61" URAM="0" VARIABLE="add_ln61_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_5_fu_4955_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61" URAM="0" VARIABLE="add_ln61_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_6_fu_4970_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61" URAM="0" VARIABLE="add_ln61_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_7_fu_4985_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61" URAM="0" VARIABLE="add_ln61_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_8_fu_5000_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61" URAM="0" VARIABLE="add_ln61_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_9_fu_5015_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61" URAM="0" VARIABLE="add_ln61_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_10_fu_5030_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61" URAM="0" VARIABLE="add_ln61_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_11_fu_5045_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61" URAM="0" VARIABLE="add_ln61_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_12_fu_5060_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:61" URAM="0" VARIABLE="add_ln61_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_1_fu_5075_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/window_2d.h:58" URAM="0" VARIABLE="add_ln58_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U377" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U321" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U294" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U378" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U322" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U295" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U379" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U323" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U296" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U380" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U324" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U297" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U381" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U325" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U298" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U299" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U382" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U326" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U300" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U383" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U327" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U301" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U384" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U328" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U302" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U385" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U329" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U303" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U386" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U330" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U331" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U304" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U387" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U332" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U305" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U388" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U333" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U306" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U334" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U307" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U335" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U308" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U389" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U465" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U336" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U440" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U477" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U466" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U441" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U478" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U467" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U442" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U479" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U468" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U443" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U480" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U469" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U444" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U481" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U284" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U470" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U445" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U482" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U471" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U446" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U483" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U472" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U447" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U484" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U473" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U448" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U485" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U474" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U449" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U309" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U486" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U493" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U487" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U501" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U494" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U488" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U502" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U495" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U489" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U503" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U504" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U496" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U337" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U310" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U338" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U390" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U391" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U339" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U392" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U340" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U393" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U341" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U394" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U342" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U395" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U343" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U396" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U344" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U397" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U285" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U345" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U398" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U346" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U399" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U347" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U400" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U348" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U401" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U349" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U402" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U350" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U403" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U351" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U404" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U311" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U352" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U405" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U353" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U406" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U354" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U407" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U355" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U408" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U356" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U409" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U357" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U410" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U358" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U411" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U359" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U360" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U412" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U361" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U413" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U362" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U414" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U363" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U415" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U364" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U416" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U365" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U417" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U366" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U497" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U286" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U490" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U498" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U491" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U499" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U492" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_30s_31_4_1_U500" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U418" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U367" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U450" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U451" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U419" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U452" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U420" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U453" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U312" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U421" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U454" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U422" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U455" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U423" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U456" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U424" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U457" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U425" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U458" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U426" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U459" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U427" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U460" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U287" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U428" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U461" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U429" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U462" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U430" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U463" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U431" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U475" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U464" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_29s_30_4_1_U476" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U368" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U313" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U432" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U433" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U314" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U369" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U434" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U370" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U435" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U371" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U436" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U372" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U437" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U373" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U438" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U374" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_28s_29_4_1_U439" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U288" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U280" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U289" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U315" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U316" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U290" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U375" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U317" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_27s_28_4_1_U376" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U291" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U281" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U318" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_26s_27_4_1_U319" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U292" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U282" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U293" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U283" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U320" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="mul_ln43_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U292" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U293" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_2_fu_9365_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_26s_27_4_1_U319" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U291" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U318" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_6_fu_10029_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_27s_28_4_1_U376" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U375" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U316" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U288" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U315" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_13_fu_10044_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_28s_29_4_1_U439" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U438" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_17_fu_10776_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U437" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U436" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_20_fu_10787_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U435" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U434" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_24_fu_10799_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U433" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U368" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U432" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_28_fu_10811_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_29_fu_11233_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_29s_30_4_1_U476" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U475" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U463" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U462" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_36_fu_11259_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U461" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U460" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_40_fu_11271_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U459" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U458" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_43_fu_11283_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_44_fu_11561_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U457" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U456" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_48_fu_11295_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U455" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U454" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_51_fu_11307_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_52_fu_11583_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U453" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U452" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_55_fu_11319_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U451" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U418" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U450" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_59_fu_11331_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_60_fu_11599_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_61_fu_11609_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_30s_31_4_1_U500" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U499" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_65_fu_11766_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U498" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U497" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_68_fu_11777_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U417" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U416" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_72_fu_10826_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U415" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U414" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_75_fu_10838_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_76_fu_11343_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U413" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U412" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_80_fu_10850_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U411" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U410" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_83_fu_10862_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_84_fu_11355_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U409" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U408" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_87_fu_10874_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U407" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U406" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_90_fu_10886_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_91_fu_11371_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_92_fu_11381_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U405" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U404" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_96_fu_10898_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U403" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U402" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_99_fu_10910_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_100_fu_11393_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U401" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U400" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_103_fu_10922_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U399" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U398" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_106_fu_10934_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_107_fu_11409_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_108_fu_11419_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U397" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U396" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_111_fu_10946_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U395" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U394" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_114_fu_10958_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_115_fu_11431_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U393" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U392" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_118_fu_10970_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U391" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U337" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U390" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_122_fu_10982_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_123_fu_11447_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_124_fu_11457_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_125_fu_11631_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U504" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U495" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U503" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U494" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U502" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U493" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U501" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_136_fu_11906_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U474" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U486" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U473" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U485" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_142_fu_11706_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U472" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U484" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U471" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U483" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_147_fu_11718_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_148_fu_11817_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U470" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U482" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U469" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U481" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_154_fu_11730_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U468" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U480" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U467" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U479" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_159_fu_11742_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_160_fu_11829_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U466" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U478" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U465" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U477" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_165_fu_11754_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U335" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U389" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U334" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U333" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_170_fu_10373_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_171_fu_10994_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_172_fu_11845_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_173_fu_11855_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U332" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U388" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U331" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U387" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_179_fu_11006_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U329" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U386" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U328" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U385" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_184_fu_11018_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_185_fu_11469_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U327" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U384" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U326" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U383" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_190_fu_11030_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U325" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U382" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U324" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U381" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_195_fu_11042_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_196_fu_11485_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_197_fu_11495_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U323" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U380" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U322" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U379" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_202_fu_11054_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U321" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U378" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U330" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U377" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_207_fu_11066_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_208_fu_11507_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U309" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U336" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U311" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U338" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_213_fu_10421_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U312" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_25s_26_4_1_U359" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U314" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24s_25_4_1_U320" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_218_fu_10065_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_219_fu_10433_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_220_fu_11078_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_221_fu_11520_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_222_fu_11673_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:43" URAM="0" VARIABLE="add_ln43_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_34ns_64_2_1_U279" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:48" URAM="0" VARIABLE="mul_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln48_fu_11975_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:48" URAM="0" VARIABLE="sub_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_32_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln48_1_fu_11996_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:48" URAM="0" VARIABLE="sub_ln48_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Filter2D</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>305</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>1073676611</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.017 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.579 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>305 ~ 1073676611</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>229</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>18421</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>10652</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="pixelWindow_mLineBuffer_val_U" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:21" URAM="0" VARIABLE="pixelWindow_mLineBuffer_val"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="pixelWindow_mLineBuffer_val_15_U" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:21" URAM="0" VARIABLE="pixelWindow_mLineBuffer_val_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="pixelWindow_mLineBuffer_val_16_U" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:21" URAM="0" VARIABLE="pixelWindow_mLineBuffer_val_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="pixelWindow_mLineBuffer_val_17_U" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:21" URAM="0" VARIABLE="pixelWindow_mLineBuffer_val_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="pixelWindow_mLineBuffer_val_18_U" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:21" URAM="0" VARIABLE="pixelWindow_mLineBuffer_val_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="pixelWindow_mLineBuffer_val_19_U" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:21" URAM="0" VARIABLE="pixelWindow_mLineBuffer_val_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="pixelWindow_mLineBuffer_val_20_U" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:21" URAM="0" VARIABLE="pixelWindow_mLineBuffer_val_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="pixelWindow_mLineBuffer_val_21_U" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:21" URAM="0" VARIABLE="pixelWindow_mLineBuffer_val_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="pixelWindow_mLineBuffer_val_22_U" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:21" URAM="0" VARIABLE="pixelWindow_mLineBuffer_val_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="pixelWindow_mLineBuffer_val_23_U" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:21" URAM="0" VARIABLE="pixelWindow_mLineBuffer_val_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="pixelWindow_mLineBuffer_val_24_U" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:21" URAM="0" VARIABLE="pixelWindow_mLineBuffer_val_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="pixelWindow_mLineBuffer_val_25_U" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:21" URAM="0" VARIABLE="pixelWindow_mLineBuffer_val_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="pixelWindow_mLineBuffer_val_26_U" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:21" URAM="0" VARIABLE="pixelWindow_mLineBuffer_val_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="pixelWindow_mLineBuffer_val_27_U" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:21" URAM="0" VARIABLE="pixelWindow_mLineBuffer_val_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="pixelWindow_mLineBuffer_val_28_U" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:21" URAM="0" VARIABLE="pixelWindow_mLineBuffer_val_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_1555_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:17" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_1561_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16ns_16ns_32_4_1_U762" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:18" URAM="0" VARIABLE="mul_ln18"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PixelStream2AXIBursts_Pipeline_pixels2bytes</Name>
            <Loops>
                <pixels2bytes/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>65540</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.332 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.218 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 65540</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <pixels2bytes>
                        <Name>pixels2bytes</Name>
                        <Slack>2.43</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>2048</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 65538</Latency>
                        <AbsoluteTimeLatency>6.666 ns ~ 0.218 ms</AbsoluteTimeLatency>
                        <PipelineII>32</PipelineII>
                        <PipelineDepth>34</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </pixels2bytes>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>618</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>953</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="pixels2bytes" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_791_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:91" URAM="0" VARIABLE="add_ln91"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PixelStream2AXIBursts_Pipeline_bytes2aximm</Name>
            <Loops>
                <bytes2aximm/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>2051</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.999 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.836 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 2051</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bytes2aximm>
                        <Name>bytes2aximm</Name>
                        <Slack>2.43</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>2048</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 2049</Latency>
                        <AbsoluteTimeLatency>3.333 ns ~ 6.829 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bytes2aximm>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>274</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bytes2aximm" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_fu_105_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:102" URAM="0" VARIABLE="add_ln102"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PixelStream2AXIBursts</Name>
            <Loops>
                <forEachRow/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>73077122</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.666 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.244 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 73077122</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <forEachRow>
                        <Name>forEachRow</Name>
                        <Slack>2.43</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>1080</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 73077120</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.244 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>80</min>
                                <max>67664</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>80 ~ 67664</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_PixelStream2AXIBursts_Pipeline_pixels2bytes_fu_219</Instance>
                            <Instance>grp_PixelStream2AXIBursts_Pipeline_bytes2aximm_fu_262</Instance>
                        </InstanceList>
                    </forEachRow>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>1263</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2190</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_V_U" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:74" URAM="0" VARIABLE="buff_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_287_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:77" URAM="0" VARIABLE="add_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub15_i_fu_347_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:77" URAM="0" VARIABLE="sub15_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="forEachRow" OPTYPE="add" PRAGMA="" RTLNAME="y_2_fu_589_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:86" URAM="0" VARIABLE="y_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="forEachRow" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_613_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:91" URAM="0" VARIABLE="add_ln91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="forEachRow" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_628_p2" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:107" URAM="0" VARIABLE="add_ln107"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Filter2DKernel</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>376</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>1073676682</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.253 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.579 sec</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>306</min>
                            <max>1073676612</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>306 ~ 1073676612</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>31</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>229</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>26068</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>24268</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dst_c_U" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:87" URAM="0" VARIABLE="dst_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="stride_c_U" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:87" URAM="0" VARIABLE="stride_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="height_c_U" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:87" URAM="0" VARIABLE="height_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="width_c_U" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:87" URAM="0" VARIABLE="width_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="src_pixels_U" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:81" URAM="0" VARIABLE="src_pixels"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dst_pixels_U" SOURCE="/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:82" URAM="0" VARIABLE="dst_pixels"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>src_pixels_U</Name>
            <ParentInst/>
            <StaticDepth>64</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>dst_pixels_U</Name>
            <ParentInst/>
            <StaticDepth>64</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_debug enable="1"/>
        <config_export format="xo" ipname="Filter2DKernel"/>
        <config_rtl kernel_profile="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="coeffs" index="0" direction="inout" srcType="short const *" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="coeffs_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="coeffs_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="src" index="1" direction="in" srcType="ap_uint&lt;256&gt; const *" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="src_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="src_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="width" index="2" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="width" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="height" index="3" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="height" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stride" index="4" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="stride" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dst" index="5" direction="inout" srcType="ap_uint&lt;256&gt;*" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dst_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dst_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="coeffs_1" access="W" description="Data signal of coeffs" range="32">
                    <fields>
                        <field offset="0" width="32" name="coeffs" access="W" description="Bit 31 to 0 of coeffs"/>
                    </fields>
                </register>
                <register offset="0x14" name="coeffs_2" access="W" description="Data signal of coeffs" range="32">
                    <fields>
                        <field offset="0" width="32" name="coeffs" access="W" description="Bit 63 to 32 of coeffs"/>
                    </fields>
                </register>
                <register offset="0x1c" name="src_1" access="W" description="Data signal of src" range="32">
                    <fields>
                        <field offset="0" width="32" name="src" access="W" description="Bit 31 to 0 of src"/>
                    </fields>
                </register>
                <register offset="0x20" name="src_2" access="W" description="Data signal of src" range="32">
                    <fields>
                        <field offset="0" width="32" name="src" access="W" description="Bit 63 to 32 of src"/>
                    </fields>
                </register>
                <register offset="0x28" name="width" access="W" description="Data signal of width" range="32">
                    <fields>
                        <field offset="0" width="32" name="width" access="W" description="Bit 31 to 0 of width"/>
                    </fields>
                </register>
                <register offset="0x30" name="height" access="W" description="Data signal of height" range="32">
                    <fields>
                        <field offset="0" width="32" name="height" access="W" description="Bit 31 to 0 of height"/>
                    </fields>
                </register>
                <register offset="0x38" name="stride" access="W" description="Data signal of stride" range="32">
                    <fields>
                        <field offset="0" width="32" name="stride" access="W" description="Bit 31 to 0 of stride"/>
                    </fields>
                </register>
                <register offset="0x40" name="dst_1" access="W" description="Data signal of dst" range="32">
                    <fields>
                        <field offset="0" width="32" name="dst" access="W" description="Bit 31 to 0 of dst"/>
                    </fields>
                </register>
                <register offset="0x44" name="dst_2" access="W" description="Data signal of dst" range="32">
                    <fields>
                        <field offset="0" width="32" name="dst" access="W" description="Bit 63 to 32 of dst"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="coeffs"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="src"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="width"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="height"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="stride"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="dst"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="event_done" type="data" busTypeName="data" protocol="ap_ctrl_chain" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="event_done">DATA</portMap>
            </portMaps>
            <ports>
                <port>event_done</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="event_start" type="data" busTypeName="data" protocol="ap_ctrl_chain" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="event_start">DATA</portMap>
            </portMaps>
            <ports>
                <port>event_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="src"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="256" final_bitwidth="256" argName="src"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="coeffs"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="256" argName="coeffs"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="dst"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="256" final_bitwidth="256" argName="dst"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem0">256 -&gt; 256, 64, 64, slave, 0, 512, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem1">16 -&gt; 256, 64, 64, slave, 0, 512, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">coeffs_1, 0x10, 32, W, Data signal of coeffs, </column>
                    <column name="s_axi_control">coeffs_2, 0x14, 32, W, Data signal of coeffs, </column>
                    <column name="s_axi_control">src_1, 0x1c, 32, W, Data signal of src, </column>
                    <column name="s_axi_control">src_2, 0x20, 32, W, Data signal of src, </column>
                    <column name="s_axi_control">width, 0x28, 32, W, Data signal of width, </column>
                    <column name="s_axi_control">height, 0x30, 32, W, Data signal of height, </column>
                    <column name="s_axi_control">stride, 0x38, 32, W, Data signal of stride, </column>
                    <column name="s_axi_control">dst_1, 0x40, 32, W, Data signal of dst, </column>
                    <column name="s_axi_control">dst_2, 0x44, 32, W, Data signal of dst, </column>
                </table>
            </item>
            <item name="Other Ports">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="event_done">1, , , </column>
                    <column name="event_start">1, , , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_chain, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="coeffs">inout, short const *</column>
                    <column name="src">in, ap_uint&lt;256&gt; const *</column>
                    <column name="width">in, unsigned int</column>
                    <column name="height">in, unsigned int</column>
                    <column name="stride">in, unsigned int</column>
                    <column name="dst">inout, ap_uint&lt;256&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="coeffs">m_axi_gmem1, interface, , </column>
                    <column name="coeffs">s_axi_control, register, offset, name=coeffs_1 offset=0x10 range=32</column>
                    <column name="coeffs">s_axi_control, register, offset, name=coeffs_2 offset=0x14 range=32</column>
                    <column name="src">m_axi_gmem0, interface, , </column>
                    <column name="src">s_axi_control, register, offset, name=src_1 offset=0x1c range=32</column>
                    <column name="src">s_axi_control, register, offset, name=src_2 offset=0x20 range=32</column>
                    <column name="width">s_axi_control, register, , name=width offset=0x28 range=32</column>
                    <column name="height">s_axi_control, register, , name=height offset=0x30 range=32</column>
                    <column name="stride">s_axi_control, register, , name=stride offset=0x38 range=32</column>
                    <column name="dst">m_axi_gmem1, interface, , </column>
                    <column name="dst">s_axi_control, register, offset, name=dst_1 offset=0x40 range=32</column>
                    <column name="dst">s_axi_control, register, offset, name=dst_2 offset=0x44 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_gmem0">aximm2bytes, read, variable, 256, /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:38:15</column>
                    <column name="m_axi_gmem1">bytes2aximm, write, variable, 256, /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:102:22</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_gmem0">axi, forEachRow, Stride is incompatible, 214-230, /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:33:17</column>
                    <column name="m_axi_gmem1">aximm, forEachRow, Stride is incompatible, 214-230, /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:86:14</column>
                    <column name="m_axi_gmem0">axi, aximm2bytes, Could not widen since type i256 size is greater than or equal to alignment 32(bytes), 214-307, /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:38:15</column>
                    <column name="m_axi_gmem1">srcCoeffs, anonymous, Sequential access length is not divisible by 2, 214-234, /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:28:2</column>
                    <column name="m_axi_gmem1">aximm, bytes2aximm, Could not widen since type i256 size is greater than or equal to alignment 32(bytes), 214-307, /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:102:22</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="loop_tripcount" location="../../../src/kernel/axi2stream.cpp:35" status="valid" parentFunction="axibursts2pixelstream" variable="" isDirective="0" options="max=1080"/>
        <Pragma type="loop_flatten" location="../../../src/kernel/axi2stream.cpp:36" status="valid" parentFunction="axibursts2pixelstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/kernel/axi2stream.cpp:40" status="valid" parentFunction="axibursts2pixelstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../../../src/kernel/axi2stream.cpp:47" status="valid" parentFunction="axibursts2pixelstream" variable="" isDirective="0" options="II=PIXELS_PER_AXIMM"/>
        <Pragma type="loop_tripcount" location="../../../src/kernel/axi2stream.cpp:88" status="valid" parentFunction="pixelstream2axibursts" variable="" isDirective="0" options="max=1080"/>
        <Pragma type="loop_flatten" location="../../../src/kernel/axi2stream.cpp:89" status="valid" parentFunction="pixelstream2axibursts" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/kernel/axi2stream.cpp:93" status="valid" parentFunction="pixelstream2axibursts" variable="" isDirective="0" options="II=PIXELS_PER_AXIMM"/>
        <Pragma type="pipeline" location="../../../src/kernel/axi2stream.cpp:104" status="valid" parentFunction="pixelstream2axibursts" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="../../../src/kernel/filter2d.cpp:25" status="valid" parentFunction="filter2d" variable="coeffs" isDirective="0" options="variable=coeffs complete dim=0"/>
        <Pragma type="pipeline" location="../../../src/kernel/filter2d.cpp:34" status="valid" parentFunction="filter2d" variable="" isDirective="0" options="II=1"/>
        <Pragma type="interface" location="../../../src/kernel/filter2d.cpp:71" status="valid" parentFunction="filter2dkernel" variable="src" isDirective="0" options="m_axi port=src offset=slave bundle=gmem0"/>
        <Pragma type="interface" location="../../../src/kernel/filter2d.cpp:72" status="valid" parentFunction="filter2dkernel" variable="coeffs" isDirective="0" options="m_axi port=coeffs offset=slave bundle=gmem1"/>
        <Pragma type="interface" location="../../../src/kernel/filter2d.cpp:73" status="valid" parentFunction="filter2dkernel" variable="dst" isDirective="0" options="m_axi port=dst offset=slave bundle=gmem1"/>
        <Pragma type="stream" location="../../../src/kernel/filter2d.cpp:83" status="valid" parentFunction="filter2dkernel" variable="src_pixels" isDirective="0" options="variable=src_pixels depth=64"/>
        <Pragma type="stream" location="../../../src/kernel/filter2d.cpp:84" status="valid" parentFunction="filter2dkernel" variable="dst_pixels" isDirective="0" options="variable=dst_pixels depth=64"/>
        <Pragma type="dataflow" location="../../../src/kernel/filter2d.cpp:87" status="valid" parentFunction="filter2dkernel" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../src/kernel/hls_video_mem.h:31" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="array_partition" location="../../../src/kernel/hls_video_mem.h:32" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val dim=2 complete"/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:93" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/kernel/hls_video_mem.h:103" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/kernel/hls_video_mem.h:105" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:131" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/kernel/hls_video_mem.h:141" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/kernel/hls_video_mem.h:143" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:169" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/kernel/hls_video_mem.h:179" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/kernel/hls_video_mem.h:181" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:207" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/kernel/hls_video_mem.h:217" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/kernel/hls_video_mem.h:219" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:244" status="valid" parentFunction="insert_pixel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:276" status="valid" parentFunction="insert_row" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/kernel/hls_video_mem.h:286" status="valid" parentFunction="insert_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:311" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:342" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:373" status="valid" parentFunction="insert_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/kernel/hls_video_mem.h:383" status="valid" parentFunction="insert_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:408" status="valid" parentFunction="insert_left_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:439" status="valid" parentFunction="insert_right_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:470" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:479" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:511" status="valid" parentFunction="shift_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:521" status="valid" parentFunction="shift_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:531" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:541" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:551" status="valid" parentFunction="insert" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:561" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:571" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:581" status="valid" parentFunction="insert_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:591" status="valid" parentFunction="insert_right" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../src/kernel/hls_video_mem.h:603" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 0&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="dependence" location="../../../src/kernel/hls_video_mem.h:604" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 0&gt;" variable="val" isDirective="0" options="variable=val inter false"/>
        <Pragma type="dependence" location="../../../src/kernel/hls_video_mem.h:605" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 0&gt;" variable="val" isDirective="0" options="variable=val intra false"/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:656" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/kernel/hls_video_mem.h:667" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:696" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/kernel/hls_video_mem.h:707" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:735" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:767" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:799" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/kernel/hls_video_mem.h:803" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:812" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:821" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:831" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:841" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:851" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:861" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="array_reshape" location="../../../src/kernel/hls_video_mem.h:890" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 1&gt;" variable="val" isDirective="0" options="variable=val dim=1"/>
        <Pragma type="dependence" location="../../../src/kernel/hls_video_mem.h:891" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 1&gt;" variable="val" isDirective="0" options="variable=val inter false"/>
        <Pragma type="dependence" location="../../../src/kernel/hls_video_mem.h:892" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 1&gt;" variable="val" isDirective="0" options="variable=val intra false"/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:944" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/kernel/hls_video_mem.h:955" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:984" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/kernel/hls_video_mem.h:995" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:1023" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:1055" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:1087" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/kernel/hls_video_mem.h:1091" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:1100" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:1109" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:1119" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:1129" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:1139" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/hls_video_mem.h:1149" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/kernel/window_2d.h:31" status="valid" parentFunction="next" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../src/kernel/window_2d.h:34" status="valid" parentFunction="next" variable="pixBuf" isDirective="0" options="variable=pixBuf complete dim=0"/>
        <Pragma type="inline" location="../../../src/kernel/window_2d.h:72" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

