module datapath_tb;
    reg clock, clear, RAin, RAout, RBin, RBout, RZin, RZout;
    reg [31:0] A, B;
    reg [3:0] Op;
    wire [31:0] BusMuxOut, ALUResult;

    // Instantiate Datapath
    datapath DUT (
        .clock(clock), .clear(clear), .A(A), .B(B), .Op(Op),
        .RZin(RZin), .RZout(RZout),
        .RAin(RAin), .RAout(RAout),
        .RBin(RBin), .RBout(RBout),
        .BusMuxOut(BusMuxOut), .ALUResult(ALUResult)
    );

    // Clock generation
    initial begin
        clock = 0;
        forever #5 clock = ~clock;
    end

    // Test sequence
    initial begin
        clear = 1; #10 clear = 0; // Reset
        A = 32'hA5A5A5A5; B = 32'h5A5A5A5A; Op = 4'b0011; // Add
        RAin = 1; #10 RAin = 0; // Load A into RA
        RBin = 1; #10 RBin = 0; // Load B into RB
        RZin = 1; #10 RZin = 0; // Store ALU result into RZ
        RZout = 1; #10; // Output RZ onto the bus
        $display("ALU Result: %h", ALUResult);
        $stop;
    end
endmodule