
---------- Begin Simulation Statistics ----------
sim_seconds                                  5.112041                       # Number of seconds simulated
sim_ticks                                5112040968500                       # Number of ticks simulated
final_tick                               5112040968500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 923075                       # Simulator instruction rate (inst/s)
host_op_rate                                  1890063                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            23616389220                       # Simulator tick rate (ticks/s)
host_mem_usage                                 353316                       # Number of bytes of host memory used
host_seconds                                   216.46                       # Real time elapsed on the host
sim_insts                                   199810236                       # Number of instructions simulated
sim_ops                                     409125915                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::pc.south_bridge.ide      2464640                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.dtb.walker          128                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.itb.walker          320                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst            853824                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          10600128                       # Number of bytes read from this memory
system.physmem.bytes_read::total             13919040                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst       853824                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          853824                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      9292608                       # Number of bytes written to this memory
system.physmem.bytes_written::total           9292608                       # Number of bytes written to this memory
system.physmem.num_reads::pc.south_bridge.ide        38510                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.dtb.walker            2                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.itb.walker            5                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst              13341                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             165627                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                217485                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          145197                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               145197                       # Number of write requests responded to by this memory
system.physmem.bw_read::pc.south_bridge.ide       482124                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.dtb.walker             25                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.itb.walker             63                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst               167022                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              2073561                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 2722795                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          167022                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             167022                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           1817788                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                1817788                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           1817788                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::pc.south_bridge.ide       482124                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.dtb.walker            25                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.itb.walker            63                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              167022                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             2073561                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                4540583                       # Total bandwidth to/from this memory (bytes/s)
system.iocache.replacements                     47569                       # number of replacements
system.iocache.tagsinuse                     0.042402                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.sampled_refs                     47585                       # Sample count of references to valid blocks.
system.iocache.avg_refs                             0                       # Average number of references to valid blocks.
system.iocache.warmup_cycle              4994776680059                       # Cycle when the warmup percentage was hit.
system.iocache.occ_blocks::pc.south_bridge.ide     0.042402                       # Average occupied blocks per requestor
system.iocache.occ_percent::pc.south_bridge.ide     0.002650                       # Average percentage of cache occupancy
system.iocache.occ_percent::total            0.002650                       # Average percentage of cache occupancy
system.iocache.ReadReq_misses::pc.south_bridge.ide          904                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              904                       # number of ReadReq misses
system.iocache.WriteReq_misses::pc.south_bridge.ide        46720                       # number of WriteReq misses
system.iocache.WriteReq_misses::total           46720                       # number of WriteReq misses
system.iocache.demand_misses::pc.south_bridge.ide        47624                       # number of demand (read+write) misses
system.iocache.demand_misses::total             47624                       # number of demand (read+write) misses
system.iocache.overall_misses::pc.south_bridge.ide        47624                       # number of overall misses
system.iocache.overall_misses::total            47624                       # number of overall misses
system.iocache.ReadReq_accesses::pc.south_bridge.ide          904                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            904                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteReq_accesses::pc.south_bridge.ide        46720                       # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_accesses::total         46720                       # number of WriteReq accesses(hits+misses)
system.iocache.demand_accesses::pc.south_bridge.ide        47624                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           47624                       # number of demand (read+write) accesses
system.iocache.overall_accesses::pc.south_bridge.ide        47624                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          47624                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteReq accesses
system.iocache.WriteReq_miss_rate::total            1                       # miss rate for WriteReq accesses
system.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           46667                       # number of writebacks
system.iocache.writebacks::total                46667                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_bytes        34816                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs           31                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_full_pages          693                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_bytes      2985984                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs          812                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_full_pages            1                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_bytes         4096                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            1                       # Number of DMA write transactions.
system.cpu.numCycles                      10224081960                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   199810236                       # Number of instructions committed
system.cpu.committedOps                     409125915                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             374289906                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     39954535                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    374289906                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads           915450684                       # number of times the integer registers were read
system.cpu.num_int_register_writes          480322735                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                      35624588                       # number of memory refs
system.cpu.num_load_insts                    27216588                       # Number of load instructions
system.cpu.num_store_insts                    8408000                       # Number of store instructions
system.cpu.num_idle_cycles               9770609605.299961                       # Number of idle cycles
system.cpu.num_busy_cycles               453472354.700038                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.044353                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.955647                       # Percentage of idle cycles
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.icache.replacements                 790732                       # number of replacements
system.cpu.icache.tagsinuse                510.627676                       # Cycle average of tags in use
system.cpu.icache.total_refs                243360722                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                 791244                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 307.567226                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle           148763110500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     510.627676                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.997320                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.997320                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst    243360722                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       243360722                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     243360722                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        243360722                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    243360722                       # number of overall hits
system.cpu.icache.overall_hits::total       243360722                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       791251                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        791251                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       791251                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         791251                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       791251                       # number of overall misses
system.cpu.icache.overall_misses::total        791251                       # number of overall misses
system.cpu.icache.ReadReq_accesses::cpu.inst    244151973                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    244151973                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    244151973                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    244151973                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    244151973                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    244151973                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.003241                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003241                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.003241                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003241                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.003241                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003241                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.replacements         3335                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse        3.026483                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs           8029                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs         3346                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs         2.399582                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle 5102019603000                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.occ_blocks::cpu.itb.walker     3.026483                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.occ_percent::cpu.itb.walker     0.189155                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.occ_percent::total     0.189155                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.ReadReq_hits::cpu.itb.walker         8031                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_hits::total         8031                       # number of ReadReq hits
system.cpu.itb_walker_cache.WriteReq_hits::cpu.itb.walker            2                       # number of WriteReq hits
system.cpu.itb_walker_cache.WriteReq_hits::total            2                       # number of WriteReq hits
system.cpu.itb_walker_cache.demand_hits::cpu.itb.walker         8033                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_hits::total         8033                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.overall_hits::cpu.itb.walker         8033                       # number of overall hits
system.cpu.itb_walker_cache.overall_hits::total         8033                       # number of overall hits
system.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker         4194                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_misses::total         4194                       # number of ReadReq misses
system.cpu.itb_walker_cache.demand_misses::cpu.itb.walker         4194                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_misses::total         4194                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.overall_misses::cpu.itb.walker         4194                       # number of overall misses
system.cpu.itb_walker_cache.overall_misses::total         4194                       # number of overall misses
system.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker        12225                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_accesses::total        12225                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.WriteReq_accesses::cpu.itb.walker            2                       # number of WriteReq accesses(hits+misses)
system.cpu.itb_walker_cache.WriteReq_accesses::total            2                       # number of WriteReq accesses(hits+misses)
system.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker        12227                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_accesses::total        12227                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker        12227                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::total        12227                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker     0.343067                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.343067                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker     0.343011                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_miss_rate::total     0.343011                       # miss rate for demand accesses
system.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker     0.343011                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_miss_rate::total     0.343011                       # miss rate for overall accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.writebacks::writebacks          593                       # number of writebacks
system.cpu.itb_walker_cache.writebacks::total          593                       # number of writebacks
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements         7597                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse        5.013746                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs          13015                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs         7611                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs         1.710025                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle 5101206381500                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.occ_blocks::cpu.dtb.walker     5.013746                       # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.occ_percent::cpu.dtb.walker     0.313359                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.occ_percent::total     0.313359                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker        13017                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_hits::total        13017                       # number of ReadReq hits
system.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker        13017                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_hits::total        13017                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker        13017                       # number of overall hits
system.cpu.dtb_walker_cache.overall_hits::total        13017                       # number of overall hits
system.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker         8791                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_misses::total         8791                       # number of ReadReq misses
system.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker         8791                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_misses::total         8791                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker         8791                       # number of overall misses
system.cpu.dtb_walker_cache.overall_misses::total         8791                       # number of overall misses
system.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker        21808                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_accesses::total        21808                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker        21808                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_accesses::total        21808                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker        21808                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::total        21808                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker     0.403109                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.403109                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker     0.403109                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_miss_rate::total     0.403109                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker     0.403109                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_miss_rate::total     0.403109                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.writebacks::writebacks         2556                       # number of writebacks
system.cpu.dtb_walker_cache.writebacks::total         2556                       # number of writebacks
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                1621135                       # number of replacements
system.cpu.dcache.tagsinuse                511.999456                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 20140429                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                1621647                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  12.419737                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                7549500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.999456                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     12055941                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12055941                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      8082226                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8082226                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      20138167                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         20138167                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     20138167                       # number of overall hits
system.cpu.dcache.overall_hits::total        20138167                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1308091                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1308091                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       315828                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       315828                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1623919                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1623919                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1623919                       # number of overall misses
system.cpu.dcache.overall_misses::total       1623919                       # number of overall misses
system.cpu.dcache.ReadReq_accesses::cpu.data     13364032                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13364032                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8398054                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8398054                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     21762086                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     21762086                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     21762086                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     21762086                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.097881                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.097881                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.037607                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037607                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.074621                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074621                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.074621                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074621                       # miss rate for overall accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1534848                       # number of writebacks
system.cpu.dcache.writebacks::total           1534848                       # number of writebacks
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.l2cache.replacements                106558                       # number of replacements
system.cpu.l2cache.tagsinuse             64822.149249                       # Cycle average of tags in use
system.cpu.l2cache.total_refs                 3456224                       # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs                170677                       # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs                 20.250086                       # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 51981.453140                       # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.dtb.walker     0.004954                       # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.itb.walker     0.132114                       # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst   2434.994085                       # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data  10405.564956                       # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks     0.793174                       # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.dtb.walker     0.000000                       # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.itb.walker     0.000002                       # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst     0.037155                       # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data     0.158776                       # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total        0.989108                       # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker         6578                       # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.itb.walker         2700                       # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.inst       777896                       # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data      1275281                       # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total        2062455                       # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks      1537997                       # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total      1537997                       # number of Writeback hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data           28                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total           28                       # number of UpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data       179183                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total       179183                       # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.dtb.walker         6578                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.itb.walker         2700                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.inst       777896                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data      1454464                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total         2241638                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.dtb.walker         6578                       # number of overall hits
system.cpu.l2cache.overall_hits::cpu.itb.walker         2700                       # number of overall hits
system.cpu.l2cache.overall_hits::cpu.inst       777896                       # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data      1454464                       # number of overall hits
system.cpu.l2cache.overall_hits::total        2241638                       # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker            2                       # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.itb.walker            5                       # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.inst        13342                       # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data        32182                       # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total        45531                       # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses::cpu.data         1796                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total         1796                       # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data       134378                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total       134378                       # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.dtb.walker            2                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.itb.walker            5                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.inst        13342                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data       166560                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total        179909                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.dtb.walker            2                       # number of overall misses
system.cpu.l2cache.overall_misses::cpu.itb.walker            5                       # number of overall misses
system.cpu.l2cache.overall_misses::cpu.inst        13342                       # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data       166560                       # number of overall misses
system.cpu.l2cache.overall_misses::total       179909                       # number of overall misses
system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker         6580                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker         2705                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.inst       791238                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data      1307463                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total      2107986                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks      1537997                       # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total      1537997                       # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data         1824                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total         1824                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data       313561                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total       313561                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.dtb.walker         6580                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.itb.walker         2705                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.inst       791238                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data      1621024                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total      2421547                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.dtb.walker         6580                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.itb.walker         2705                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst       791238                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data      1621024                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total      2421547                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker     0.000304                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker     0.001848                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst     0.016862                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data     0.024614                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total     0.021599                       # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data     0.984649                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total     0.984649                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.428555                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.428555                       # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker     0.000304                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.itb.walker     0.001848                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst     0.016862                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data     0.102750                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.074295                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker     0.000304                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.itb.walker     0.001848                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst     0.016862                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data     0.102750                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.074295                       # miss rate for overall accesses
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks        98530                       # number of writebacks
system.cpu.l2cache.writebacks::total            98530                       # number of writebacks
system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
