{"vcs1":{"timestamp_begin":1730117015.369074615, "rt":2.71, "ut":0.81, "st":0.35}}
{"vcselab":{"timestamp_begin":1730117018.171550600, "rt":1.61, "ut":0.30, "st":0.19}}
{"link":{"timestamp_begin":1730117019.877678076, "rt":0.44, "ut":0.16, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730117014.596388402}
{"VCS_COMP_START_TIME": 1730117014.596388402}
{"VCS_COMP_END_TIME": 1730117022.380732133}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 333548}}
{"stitch_vcselab": {"peak_mem": 231576}}
