// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module solve_NTRU_poly_sub_scaled_ntt_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        vla1_address0,
        vla1_ce0,
        vla1_we0,
        vla1_d0,
        vla1_q0,
        vla1_address1,
        vla1_ce1,
        vla1_we1,
        vla1_d1,
        vla1_q1,
        F,
        Flen,
        Fstride,
        f_r,
        flen_r,
        fstride_r,
        k,
        sch,
        scl,
        logn,
        tmp,
        PRIMES_p_address0,
        PRIMES_p_ce0,
        PRIMES_p_q0,
        PRIMES_g_address0,
        PRIMES_g_ce0,
        PRIMES_g_q0
);

parameter    ap_ST_fsm_state1 = 36'd1;
parameter    ap_ST_fsm_state2 = 36'd2;
parameter    ap_ST_fsm_state3 = 36'd4;
parameter    ap_ST_fsm_state4 = 36'd8;
parameter    ap_ST_fsm_state5 = 36'd16;
parameter    ap_ST_fsm_state6 = 36'd32;
parameter    ap_ST_fsm_state7 = 36'd64;
parameter    ap_ST_fsm_state8 = 36'd128;
parameter    ap_ST_fsm_state9 = 36'd256;
parameter    ap_ST_fsm_state10 = 36'd512;
parameter    ap_ST_fsm_state11 = 36'd1024;
parameter    ap_ST_fsm_state12 = 36'd2048;
parameter    ap_ST_fsm_state13 = 36'd4096;
parameter    ap_ST_fsm_state14 = 36'd8192;
parameter    ap_ST_fsm_state15 = 36'd16384;
parameter    ap_ST_fsm_state16 = 36'd32768;
parameter    ap_ST_fsm_state17 = 36'd65536;
parameter    ap_ST_fsm_state18 = 36'd131072;
parameter    ap_ST_fsm_state19 = 36'd262144;
parameter    ap_ST_fsm_state20 = 36'd524288;
parameter    ap_ST_fsm_state21 = 36'd1048576;
parameter    ap_ST_fsm_state22 = 36'd2097152;
parameter    ap_ST_fsm_state23 = 36'd4194304;
parameter    ap_ST_fsm_state24 = 36'd8388608;
parameter    ap_ST_fsm_state25 = 36'd16777216;
parameter    ap_ST_fsm_state26 = 36'd33554432;
parameter    ap_ST_fsm_state27 = 36'd67108864;
parameter    ap_ST_fsm_state28 = 36'd134217728;
parameter    ap_ST_fsm_state29 = 36'd268435456;
parameter    ap_ST_fsm_state30 = 36'd536870912;
parameter    ap_ST_fsm_state31 = 36'd1073741824;
parameter    ap_ST_fsm_state32 = 36'd2147483648;
parameter    ap_ST_fsm_state33 = 36'd4294967296;
parameter    ap_ST_fsm_state34 = 36'd8589934592;
parameter    ap_ST_fsm_state35 = 36'd17179869184;
parameter    ap_ST_fsm_state36 = 36'd34359738368;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] vla1_address0;
output   vla1_ce0;
output  [3:0] vla1_we0;
output  [31:0] vla1_d0;
input  [31:0] vla1_q0;
output  [11:0] vla1_address1;
output   vla1_ce1;
output  [3:0] vla1_we1;
output  [31:0] vla1_d1;
input  [31:0] vla1_q1;
input  [13:0] F;
input  [63:0] Flen;
input  [8:0] Fstride;
input  [13:0] f_r;
input  [7:0] flen_r;
input  [7:0] fstride_r;
input  [13:0] k;
input  [27:0] sch;
input  [5:0] scl;
input  [3:0] logn;
input  [13:0] tmp;
output  [9:0] PRIMES_p_address0;
output   PRIMES_p_ce0;
input  [24:0] PRIMES_p_q0;
output  [9:0] PRIMES_g_address0;
output   PRIMES_g_ce0;
input  [30:0] PRIMES_g_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[11:0] vla1_address0;
reg vla1_ce0;
reg[3:0] vla1_we0;
reg[31:0] vla1_d0;
reg[11:0] vla1_address1;
reg vla1_ce1;
reg[3:0] vla1_we1;
reg[31:0] vla1_d1;
reg[9:0] PRIMES_p_address0;
reg PRIMES_p_ce0;
reg PRIMES_g_ce0;

(* fsm_encoding = "none" *) reg   [35:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [9:0] REV10_address0;
reg    REV10_ce0;
wire   [9:0] REV10_q0;
wire   [31:0] grp_modp_montymul_fu_660_ap_return;
reg   [31:0] reg_497;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg   [31:0] reg_506;
wire    ap_CS_fsm_state14;
wire   [0:0] tmp_168_fu_1421_p3;
wire    ap_CS_fsm_state29;
reg   [31:0] reg_639;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln779_fu_1373_p2;
wire   [0:0] icmp_ln781_fu_1389_p2;
reg   [63:0] reg_651;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire   [0:0] icmp_ln954_fu_1400_p2;
reg   [31:0] ig_reg_833;
wire    ap_CS_fsm_state16;
reg   [31:0] x1_3_reg_854;
wire    ap_CS_fsm_state17;
wire   [0:0] icmp_ln962_fu_1469_p2;
reg   [31:0] x2_2_reg_861;
wire    ap_CS_fsm_state18;
wire  signed [31:0] scl_cast_fu_946_p1;
reg  signed [31:0] scl_cast_reg_2471;
wire   [8:0] flen_cast12_fu_950_p1;
reg   [8:0] flen_cast12_reg_2476;
wire   [16:0] fstride_cast_fu_954_p1;
reg   [16:0] fstride_cast_reg_2481;
wire   [31:0] logn_cast7_fu_958_p1;
reg   [31:0] logn_cast7_reg_2486;
wire   [63:0] tmp_cast_fu_962_p1;
reg   [63:0] tmp_cast_reg_2492;
wire   [17:0] Fstride_cast_fu_966_p1;
reg   [17:0] Fstride_cast_reg_2497;
wire   [9:0] n_fu_982_p2;
reg   [9:0] n_reg_2502;
wire   [63:0] zext_ln2536_fu_988_p1;
reg   [63:0] zext_ln2536_reg_2511;
wire   [7:0] tlen_fu_992_p2;
reg   [7:0] tlen_reg_2516;
wire   [63:0] zext_ln2536_1_fu_998_p1;
reg   [63:0] zext_ln2536_1_reg_2521;
wire   [8:0] zext_ln2536_2_fu_1002_p1;
reg   [8:0] zext_ln2536_2_reg_2527;
wire   [16:0] zext_ln2536_3_fu_1006_p1;
reg   [16:0] zext_ln2536_3_reg_2534;
wire   [13:0] igm_fu_1026_p2;
reg   [13:0] igm_reg_2541;
wire   [10:0] zext_ln2543_fu_1032_p1;
reg   [10:0] zext_ln2543_reg_2546;
wire   [13:0] fk_fu_1048_p2;
reg   [13:0] fk_reg_2551;
wire   [10:0] shl_ln2544_2_fu_1064_p3;
reg   [10:0] shl_ln2544_2_reg_2556;
wire   [11:0] zext_ln2544_fu_1072_p1;
reg   [11:0] zext_ln2544_reg_2561;
wire   [11:0] add_ln2544_fu_1076_p2;
reg   [11:0] add_ln2544_reg_2566;
wire   [13:0] t1_fu_1090_p2;
reg   [13:0] t1_reg_2572;
wire   [63:0] zext_ln2534_fu_1096_p1;
reg   [63:0] zext_ln2534_reg_2577;
wire   [7:0] x_assign_fu_1100_p2;
reg   [7:0] x_assign_reg_2582;
wire   [31:0] x_assign_85_cast_fu_1106_p1;
reg   [31:0] x_assign_85_cast_reg_2587;
wire   [9:0] k_9_cast43_fu_1116_p1;
reg   [9:0] k_9_cast43_reg_2592;
wire   [11:0] zext_ln2551_fu_1120_p1;
reg   [11:0] zext_ln2551_reg_2597;
wire   [63:0] zext_ln2551_1_fu_1132_p1;
reg   [63:0] zext_ln2551_1_reg_2606;
wire    ap_CS_fsm_state2;
wire   [7:0] u_192_fu_1142_p2;
reg   [7:0] u_192_reg_2614;
wire   [0:0] icmp_ln2551_fu_1137_p2;
reg   [24:0] p_reg_2645;
wire    ap_CS_fsm_state3;
wire  signed [30:0] sext_ln1584_fu_1167_p1;
reg  signed [30:0] sext_ln1584_reg_2656;
wire  signed [30:0] y_55_fu_1211_p2;
reg  signed [30:0] y_55_reg_2663;
wire   [30:0] p0i_fu_1249_p2;
reg   [30:0] p0i_reg_2669;
wire    ap_CS_fsm_state4;
wire   [31:0] zext_ln1584_fu_1255_p1;
reg   [31:0] zext_ln1584_reg_2675;
wire   [31:0] zext_ln1584_1_fu_1259_p1;
reg   [31:0] zext_ln1584_1_reg_2684;
wire   [31:0] z_83_fu_1263_p2;
reg   [31:0] z_83_reg_2690;
wire   [31:0] zext_ln757_9_fu_1359_p1;
reg   [31:0] zext_ln757_9_reg_2698;
wire    ap_CS_fsm_state9;
wire   [31:0] i_11_fu_1378_p2;
reg   [31:0] i_11_reg_2708;
wire   [3:0] k_10_fu_1406_p2;
wire   [31:0] e_fu_1412_p2;
reg   [31:0] e_reg_2729;
wire  signed [31:0] sext_ln808_fu_1417_p1;
reg  signed [31:0] sext_ln808_reg_2734;
wire   [5:0] i_12_fu_1429_p2;
reg   [5:0] i_12_reg_2742;
wire   [31:0] z_80_fu_1463_p2;
wire    ap_CS_fsm_state15;
wire   [9:0] u_190_fu_1474_p2;
reg   [9:0] u_190_reg_2755;
wire   [10:0] add_ln968_fu_1526_p2;
reg   [10:0] add_ln968_reg_2765;
wire   [9:0] v_26_fu_1567_p2;
reg   [9:0] v_26_reg_2773;
wire    ap_CS_fsm_state20;
wire   [8:0] trunc_ln2564_fu_1573_p1;
reg   [8:0] trunc_ln2564_reg_2778;
wire   [0:0] icmp_ln2562_fu_1562_p2;
wire   [10:0] add_ln2534_fu_1612_p2;
reg   [10:0] add_ln2534_reg_2788;
wire   [11:0] zext_ln2567_fu_1689_p1;
reg   [11:0] zext_ln2567_reg_2794;
wire    ap_CS_fsm_state22;
wire   [9:0] v_30_fu_1697_p2;
reg   [9:0] v_30_reg_2803;
wire    ap_CS_fsm_state23;
wire   [13:0] x_16_fu_1720_p2;
reg   [13:0] x_16_reg_2808;
wire   [0:0] icmp_ln2568_fu_1692_p2;
wire   [11:0] add_ln1601_fu_1729_p2;
reg   [11:0] add_ln1601_reg_2813;
wire   [13:0] x_fu_1746_p2;
reg   [13:0] x_reg_2819;
wire   [63:0] zext_ln2573_fu_1751_p1;
reg   [63:0] zext_ln2573_reg_2824;
wire   [8:0] u_191_fu_1760_p2;
reg   [8:0] u_191_reg_2829;
wire    ap_CS_fsm_state24;
wire   [0:0] icmp_ln1597_fu_1799_p2;
reg   [0:0] icmp_ln1597_reg_2839;
wire   [31:0] x_22_fu_1885_p2;
reg   [31:0] x_22_reg_2843;
wire    ap_CS_fsm_state25;
reg   [11:0] lshr_ln31_reg_2854;
wire   [16:0] add_ln2568_1_fu_1932_p2;
reg   [16:0] add_ln2568_1_reg_2859;
wire   [16:0] add_ln2568_2_fu_1937_p2;
reg   [16:0] add_ln2568_2_reg_2864;
wire   [9:0] v_29_fu_2022_p2;
reg   [9:0] v_29_reg_2872;
wire    ap_CS_fsm_state28;
wire   [0:0] icmp_ln2574_fu_2017_p2;
reg   [11:0] vla1_addr_292_reg_2882;
wire   [16:0] add_ln2574_1_fu_2106_p2;
reg   [16:0] add_ln2574_1_reg_2888;
wire   [63:0] u_112_cast_cast_cast_cast_fu_2118_p1;
reg   [63:0] u_112_cast_cast_cast_cast_reg_2893;
wire    ap_CS_fsm_state32;
wire   [31:0] zext_ln2590_fu_2127_p1;
reg   [31:0] zext_ln2590_reg_2899;
wire   [9:0] u_189_fu_2139_p2;
reg   [9:0] u_189_reg_2907;
wire    ap_CS_fsm_state33;
wire   [11:0] add_ln2358_fu_2149_p2;
reg   [11:0] add_ln2358_reg_2912;
wire   [0:0] icmp_ln2590_fu_2134_p2;
wire   [31:0] zext_ln2358_2_fu_2221_p1;
reg   [31:0] zext_ln2358_2_reg_2922;
wire    ap_CS_fsm_state34;
wire   [11:0] trunc_ln2374_fu_2225_p1;
reg   [11:0] trunc_ln2374_reg_2927;
wire   [0:0] icmp_ln2370_fu_2239_p2;
reg   [0:0] icmp_ln2370_reg_2935;
wire    ap_CS_fsm_state35;
wire   [0:0] icmp_ln2361_fu_2229_p2;
reg   [11:0] vla1_addr_285_reg_2945;
wire   [63:0] u_188_fu_2318_p2;
reg   [63:0] u_188_reg_2951;
wire   [30:0] trunc_ln2374_1_fu_2378_p1;
wire    ap_CS_fsm_state36;
wire    grp_modp_montymul_fu_660_ap_ready;
reg   [31:0] grp_modp_montymul_fu_660_a;
reg   [31:0] grp_modp_montymul_fu_660_b;
reg   [31:0] grp_modp_montymul_fu_660_p;
reg   [31:0] grp_modp_montymul_fu_660_p0i;
wire    grp_zint_rebuild_CRT_1_fu_898_ap_start;
wire    grp_zint_rebuild_CRT_1_fu_898_ap_done;
wire    grp_zint_rebuild_CRT_1_fu_898_ap_idle;
wire    grp_zint_rebuild_CRT_1_fu_898_ap_ready;
wire   [11:0] grp_zint_rebuild_CRT_1_fu_898_vla1_address0;
wire    grp_zint_rebuild_CRT_1_fu_898_vla1_ce0;
wire   [3:0] grp_zint_rebuild_CRT_1_fu_898_vla1_we0;
wire   [31:0] grp_zint_rebuild_CRT_1_fu_898_vla1_d0;
wire   [11:0] grp_zint_rebuild_CRT_1_fu_898_vla1_address1;
wire    grp_zint_rebuild_CRT_1_fu_898_vla1_ce1;
wire   [3:0] grp_zint_rebuild_CRT_1_fu_898_vla1_we1;
wire   [31:0] grp_zint_rebuild_CRT_1_fu_898_vla1_d1;
wire    grp_modp_NTT2_ext_1_fu_915_ap_start;
wire    grp_modp_NTT2_ext_1_fu_915_ap_done;
wire    grp_modp_NTT2_ext_1_fu_915_ap_idle;
wire    grp_modp_NTT2_ext_1_fu_915_ap_ready;
wire   [11:0] grp_modp_NTT2_ext_1_fu_915_vla1_address0;
wire    grp_modp_NTT2_ext_1_fu_915_vla1_ce0;
wire   [3:0] grp_modp_NTT2_ext_1_fu_915_vla1_we0;
wire   [31:0] grp_modp_NTT2_ext_1_fu_915_vla1_d0;
wire   [11:0] grp_modp_NTT2_ext_1_fu_915_vla1_address1;
wire    grp_modp_NTT2_ext_1_fu_915_vla1_ce1;
wire   [3:0] grp_modp_NTT2_ext_1_fu_915_vla1_we1;
wire   [31:0] grp_modp_NTT2_ext_1_fu_915_vla1_d1;
reg   [63:0] grp_modp_NTT2_ext_1_fu_915_a;
reg   [63:0] grp_modp_NTT2_ext_1_fu_915_stride;
wire    grp_modp_iNTT2_ext_1_fu_928_ap_start;
wire    grp_modp_iNTT2_ext_1_fu_928_ap_done;
wire    grp_modp_iNTT2_ext_1_fu_928_ap_idle;
wire    grp_modp_iNTT2_ext_1_fu_928_ap_ready;
wire   [11:0] grp_modp_iNTT2_ext_1_fu_928_vla1_address0;
wire    grp_modp_iNTT2_ext_1_fu_928_vla1_ce0;
wire   [3:0] grp_modp_iNTT2_ext_1_fu_928_vla1_we0;
wire   [31:0] grp_modp_iNTT2_ext_1_fu_928_vla1_d0;
wire   [11:0] grp_modp_iNTT2_ext_1_fu_928_vla1_address1;
wire    grp_modp_iNTT2_ext_1_fu_928_vla1_ce1;
wire   [3:0] grp_modp_iNTT2_ext_1_fu_928_vla1_we1;
wire   [31:0] grp_modp_iNTT2_ext_1_fu_928_vla1_d1;
reg   [31:0] i_reg_424;
wire   [31:0] ap_phi_mux_r_10_phi_fu_438_p4;
reg   [31:0] r_10_reg_435;
reg   [31:0] z_84_reg_445;
reg   [31:0] z_62_reg_455;
reg   [3:0] k_7_reg_467;
wire   [31:0] ap_phi_mux_g_assign_6_phi_fu_479_p4;
reg   [31:0] g_assign_6_reg_476;
reg  signed [5:0] i_9_reg_486;
wire   [31:0] ap_phi_mux_z_63_phi_fu_500_p4;
wire    ap_CS_fsm_state19;
reg   [31:0] x1_2_reg_517;
reg   [9:0] u_116_reg_528;
reg   [9:0] v_021_reg_539;
wire    ap_CS_fsm_state21;
reg   [9:0] v_27_reg_550;
wire    ap_CS_fsm_state26;
reg   [16:0] idx_reg_561;
reg   [16:0] idx91_reg_573;
reg  signed [8:0] phi_ln1587_reg_585;
reg   [31:0] x_14_reg_594;
reg   [9:0] v_28_reg_605;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state30;
reg   [16:0] idx93_reg_616;
reg   [0:0] cc_reg_627;
wire   [31:0] z_fu_1310_p2;
wire   [31:0] zext_ln937_fu_1395_p1;
reg    grp_zint_rebuild_CRT_1_fu_898_ap_start_reg;
reg    grp_modp_NTT2_ext_1_fu_915_ap_start_reg;
reg    grp_modp_iNTT2_ext_1_fu_928_ap_start_reg;
wire    ap_CS_fsm_state31;
wire   [63:0] zext_ln966_fu_1485_p1;
wire   [63:0] zext_ln967_1_fu_1517_p1;
wire   [63:0] zext_ln968_2_fu_1557_p1;
wire   [63:0] zext_ln2564_1_fu_1604_p1;
wire   [63:0] zext_ln2564_3_fu_1684_p1;
wire   [63:0] zext_ln1601_fu_1794_p1;
wire   [63:0] zext_ln1621_fu_1918_p1;
wire   [63:0] zext_ln2571_fu_2013_p1;
wire   [63:0] zext_ln2577_1_fu_2086_p1;
wire   [63:0] zext_ln2577_2_fu_2101_p1;
wire   [63:0] zext_ln2358_fu_2182_p1;
wire   [63:0] zext_ln2370_fu_2276_p1;
wire   [63:0] zext_ln2374_fu_2313_p1;
reg   [7:0] u_112_fu_202;
reg   [17:0] idx97_fu_206;
wire   [17:0] add_ln2590_1_fu_2324_p2;
reg   [16:0] idx95_fu_210;
wire   [16:0] add_ln2590_2_fu_2329_p2;
reg   [9:0] u_fu_214;
wire   [31:0] w_53_fu_1646_p2;
wire   [31:0] z_82_fu_2006_p2;
wire   [31:0] zext_ln2375_fu_2402_p1;
wire  signed [5:0] scl_cast_fu_946_p0;
wire   [9:0] zext_ln2539_1_fu_978_p1;
wire   [11:0] shl_ln_fu_1014_p3;
wire   [13:0] zext_ln2542_fu_1022_p1;
wire   [12:0] shl_ln56_fu_1036_p3;
wire   [13:0] zext_ln2543_1_fu_1044_p1;
wire   [15:0] zext_ln2536_4_fu_1010_p1;
wire   [15:0] zext_ln2539_fu_974_p1;
wire   [15:0] shl_ln2544_fu_1054_p2;
wire   [11:0] trunc_ln2544_fu_1060_p1;
wire   [13:0] shl_ln2544_1_fu_1082_p3;
wire   [2:0] empty_fu_970_p1;
wire   [2:0] k_9_fu_1110_p2;
wire  signed [24:0] trunc_ln1584_fu_1163_p0;
wire  signed [24:0] sext_ln1584_fu_1167_p0;
wire   [23:0] trunc_ln1584_fu_1163_p1;
wire   [23:0] y_53_fu_1171_p2;
wire  signed [24:0] mul_ln656_fu_1181_p0;
wire   [23:0] mul_ln656_fu_1181_p1;
wire   [30:0] zext_ln656_fu_1177_p1;
wire   [30:0] mul_ln656_fu_1181_p2;
wire  signed [30:0] y_54_fu_1193_p0;
wire   [23:0] y_54_fu_1193_p1;
wire  signed [24:0] mul_ln657_fu_1199_p0;
wire  signed [30:0] y_54_fu_1193_p2;
wire   [30:0] mul_ln657_fu_1199_p2;
wire  signed [30:0] y_55_fu_1211_p0;
wire  signed [24:0] mul_ln658_fu_1217_p0;
wire   [30:0] mul_ln658_fu_1217_p2;
wire  signed [30:0] y_56_fu_1227_p0;
wire  signed [24:0] mul_ln659_fu_1232_p0;
wire  signed [30:0] y_56_fu_1227_p2;
wire   [30:0] mul_ln659_fu_1232_p2;
wire  signed [30:0] p0i_fu_1249_p0;
wire  signed [30:0] p0i_fu_1249_p1;
wire   [31:0] shl_ln685_fu_1269_p2;
wire   [31:0] sub_ln685_fu_1275_p2;
wire   [0:0] tmp_166_fu_1281_p3;
wire   [24:0] select_ln685_fu_1289_p3;
wire   [24:0] and_ln685_fu_1297_p2;
wire  signed [30:0] sext_ln685_fu_1302_p1;
wire   [31:0] zext_ln685_fu_1306_p1;
wire   [0:0] trunc_ln735_fu_1318_p1;
wire   [24:0] select_ln757_fu_1322_p3;
wire   [24:0] and_ln757_fu_1330_p2;
wire  signed [30:0] sext_ln757_fu_1335_p1;
wire   [31:0] zext_ln757_fu_1339_p1;
wire   [31:0] add_ln757_fu_1343_p2;
wire   [30:0] R2_fu_1349_p4;
wire   [31:0] shl_ln779_fu_1363_p2;
wire   [7:0] trunc_ln779_fu_1369_p1;
wire   [7:0] and_ln781_fu_1384_p2;
wire   [31:0] lshr_ln813_fu_1441_p2;
wire   [0:0] trunc_ln813_fu_1445_p1;
wire   [31:0] xor_ln813_fu_1435_p2;
wire   [31:0] select_ln813_fu_1449_p3;
wire   [31:0] and_ln813_fu_1457_p2;
wire   [9:0] shl_ln966_fu_1480_p2;
wire   [11:0] shl_ln60_fu_1490_p3;
wire   [13:0] zext_ln967_fu_1498_p1;
wire   [13:0] add_ln967_fu_1502_p2;
wire   [11:0] lshr_ln26_fu_1507_p4;
wire   [10:0] zext_ln968_fu_1522_p1;
wire   [12:0] shl_ln61_fu_1531_p3;
wire   [13:0] zext_ln968_1_fu_1538_p1;
wire   [13:0] add_ln968_1_fu_1542_p2;
wire   [11:0] lshr_ln27_fu_1547_p4;
wire   [10:0] shl_ln62_fu_1577_p3;
wire   [13:0] zext_ln2564_fu_1585_p1;
wire   [13:0] add_ln2564_fu_1589_p2;
wire   [11:0] lshr_ln28_fu_1594_p4;
wire   [10:0] zext_ln2534_1_fu_1609_p1;
wire   [0:0] tmp_169_fu_1617_p3;
wire   [24:0] select_ln635_fu_1625_p3;
wire   [24:0] and_ln635_fu_1633_p2;
wire  signed [30:0] sext_ln635_fu_1638_p1;
wire   [31:0] zext_ln635_fu_1642_p1;
wire   [11:0] zext_ln2564_2_fu_1653_p1;
wire   [11:0] add_ln2564_1_fu_1656_p2;
wire   [13:0] shl_ln2564_1_fu_1661_p3;
wire   [13:0] add_ln2564_2_fu_1669_p2;
wire   [11:0] lshr_ln2564_1_fu_1674_p4;
wire   [11:0] trunc_ln2534_1_fu_1703_p1;
wire   [11:0] add_ln2534_1_fu_1707_p2;
wire   [13:0] shl_ln64_fu_1712_p3;
wire   [11:0] trunc_ln2568_fu_1725_p1;
wire   [12:0] shl_ln63_fu_1735_p3;
wire   [13:0] zext_ln2567_1_fu_1742_p1;
wire  signed [11:0] sext_ln1587_fu_1756_p1;
wire   [11:0] add_ln1601_3_fu_1766_p2;
wire   [13:0] shl_ln65_fu_1771_p3;
wire   [13:0] add_ln1601_2_fu_1779_p2;
wire   [11:0] lshr_ln29_fu_1784_p4;
wire   [31:0] w_54_fu_1805_p2;
wire   [0:0] tmp_170_fu_1810_p3;
wire   [24:0] select_ln1602_fu_1818_p3;
wire   [24:0] and_ln1602_fu_1826_p2;
wire  signed [30:0] sext_ln1598_fu_1831_p1;
wire   [31:0] zext_ln1598_fu_1835_p1;
wire   [31:0] add_ln685_fu_1844_p2;
wire   [31:0] w_56_fu_1839_p2;
wire   [31:0] add_ln685_10_fu_1850_p2;
wire   [0:0] tmp_171_fu_1856_p3;
wire   [24:0] select_ln685_7_fu_1864_p3;
wire   [24:0] and_ln685_5_fu_1872_p2;
wire  signed [30:0] sext_ln685_5_fu_1877_p1;
wire   [31:0] zext_ln685_7_fu_1881_p1;
wire   [11:0] add_ln1621_fu_1891_p2;
wire   [13:0] shl_ln67_fu_1895_p3;
wire   [13:0] add_ln1621_2_fu_1903_p2;
wire   [11:0] lshr_ln1621_2_fu_1908_p4;
wire   [1:0] trunc_ln22_fu_1942_p4;
wire   [2:0] zext_ln1621_3_fu_1952_p1;
wire   [2:0] sub_ln1621_fu_1956_p2;
wire  signed [31:0] sext_ln1621_fu_1962_p1;
wire   [31:0] and_ln1621_fu_1966_p2;
wire   [31:0] sub_ln697_fu_1972_p2;
wire   [0:0] tmp_172_fu_1977_p3;
wire   [24:0] select_ln697_fu_1985_p3;
wire   [24:0] and_ln697_fu_1993_p2;
wire  signed [30:0] sext_ln697_fu_1998_p1;
wire   [31:0] zext_ln697_fu_2002_p1;
wire   [11:0] trunc_ln2534_2_fu_2028_p1;
wire   [11:0] add_ln2534_3_fu_2032_p2;
wire   [13:0] shl_ln2534_1_fu_2037_p3;
wire   [8:0] trunc_ln2577_fu_2050_p1;
wire   [11:0] zext_ln2577_fu_2054_p1;
wire   [11:0] add_ln2577_fu_2058_p2;
wire   [13:0] shl_ln66_fu_2063_p3;
wire   [13:0] add_ln2577_1_fu_2071_p2;
wire   [11:0] lshr_ln30_fu_2076_p4;
wire   [13:0] x_21_fu_2045_p2;
wire   [11:0] lshr_ln2577_1_fu_2091_p4;
wire  signed [31:0] u_112_cast_cast_cast_fu_2115_p1;
wire  signed [5:0] sub9_i_fu_2122_p1;
wire   [5:0] sub9_i_fu_2122_p2;
wire   [11:0] trunc_ln2534_fu_2145_p1;
wire   [11:0] add_ln2358_2_fu_2154_p2;
wire   [13:0] shl_ln57_fu_2159_p3;
wire   [13:0] add_ln2358_1_fu_2167_p2;
wire   [11:0] lshr_ln2358_1_fu_2172_p4;
wire   [1:0] trunc_ln_fu_2187_p4;
wire   [2:0] zext_ln2358_1_fu_2197_p1;
wire   [2:0] sub_ln2358_fu_2201_p2;
wire   [1:0] ysign_fu_2207_p4;
wire  signed [30:0] sext_ln2358_fu_2217_p1;
wire   [63:0] v_fu_2234_p2;
wire   [11:0] trunc_ln2370_fu_2244_p1;
wire   [11:0] add_ln2370_fu_2248_p2;
wire   [13:0] shl_ln58_fu_2253_p3;
wire   [13:0] add_ln2370_1_fu_2261_p2;
wire   [11:0] lshr_ln_fu_2266_p4;
wire   [11:0] trunc_ln2374_2_fu_2281_p1;
wire   [11:0] add_ln2374_fu_2285_p2;
wire   [13:0] shl_ln59_fu_2290_p3;
wire   [13:0] add_ln2374_1_fu_2298_p2;
wire   [11:0] lshr_ln25_fu_2303_p4;
wire   [31:0] wy_fu_2348_p3;
wire   [31:0] shl_ln2371_fu_2354_p2;
wire   [30:0] trunc_ln2371_fu_2359_p1;
wire   [30:0] wys_fu_2363_p1;
wire   [30:0] wys_fu_2363_p2;
wire   [31:0] tw_1_fu_2373_p2;
wire   [31:0] zext_ln2364_fu_2369_p1;
wire   [31:0] sub_ln2374_fu_2382_p2;
wire   [31:0] zext_ln2361_fu_2388_p1;
wire   [31:0] w_fu_2392_p2;
wire   [30:0] trunc_ln2364_fu_2398_p1;
reg   [35:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
reg    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 36'd1;
#0 grp_zint_rebuild_CRT_1_fu_898_ap_start_reg = 1'b0;
#0 grp_modp_NTT2_ext_1_fu_915_ap_start_reg = 1'b0;
#0 grp_modp_iNTT2_ext_1_fu_928_ap_start_reg = 1'b0;
end

solve_NTRU_modp_mkgm2_1_REV10_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
REV10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(REV10_address0),
    .ce0(REV10_ce0),
    .q0(REV10_q0)
);

solve_NTRU_modp_montymul grp_modp_montymul_fu_660(
    .ap_ready(grp_modp_montymul_fu_660_ap_ready),
    .a(grp_modp_montymul_fu_660_a),
    .b(grp_modp_montymul_fu_660_b),
    .p(grp_modp_montymul_fu_660_p),
    .p0i(grp_modp_montymul_fu_660_p0i),
    .ap_return(grp_modp_montymul_fu_660_ap_return)
);

solve_NTRU_zint_rebuild_CRT_1 grp_zint_rebuild_CRT_1_fu_898(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_zint_rebuild_CRT_1_fu_898_ap_start),
    .ap_done(grp_zint_rebuild_CRT_1_fu_898_ap_done),
    .ap_idle(grp_zint_rebuild_CRT_1_fu_898_ap_idle),
    .ap_ready(grp_zint_rebuild_CRT_1_fu_898_ap_ready),
    .vla1_address0(grp_zint_rebuild_CRT_1_fu_898_vla1_address0),
    .vla1_ce0(grp_zint_rebuild_CRT_1_fu_898_vla1_ce0),
    .vla1_we0(grp_zint_rebuild_CRT_1_fu_898_vla1_we0),
    .vla1_d0(grp_zint_rebuild_CRT_1_fu_898_vla1_d0),
    .vla1_q0(vla1_q0),
    .vla1_address1(grp_zint_rebuild_CRT_1_fu_898_vla1_address1),
    .vla1_ce1(grp_zint_rebuild_CRT_1_fu_898_vla1_ce1),
    .vla1_we1(grp_zint_rebuild_CRT_1_fu_898_vla1_we1),
    .vla1_d1(grp_zint_rebuild_CRT_1_fu_898_vla1_d1),
    .vla1_q1(vla1_q1),
    .xx(fk_reg_2551),
    .xlen(zext_ln2536_2_reg_2527),
    .xstride(zext_ln2536_2_reg_2527),
    .num(zext_ln2536_reg_2511),
    .normalize_signed(1'd1),
    .tmp(t1_reg_2572)
);

solve_NTRU_modp_NTT2_ext_1 grp_modp_NTT2_ext_1_fu_915(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_modp_NTT2_ext_1_fu_915_ap_start),
    .ap_done(grp_modp_NTT2_ext_1_fu_915_ap_done),
    .ap_idle(grp_modp_NTT2_ext_1_fu_915_ap_idle),
    .ap_ready(grp_modp_NTT2_ext_1_fu_915_ap_ready),
    .vla1_address0(grp_modp_NTT2_ext_1_fu_915_vla1_address0),
    .vla1_ce0(grp_modp_NTT2_ext_1_fu_915_vla1_ce0),
    .vla1_we0(grp_modp_NTT2_ext_1_fu_915_vla1_we0),
    .vla1_d0(grp_modp_NTT2_ext_1_fu_915_vla1_d0),
    .vla1_q0(vla1_q0),
    .vla1_address1(grp_modp_NTT2_ext_1_fu_915_vla1_address1),
    .vla1_ce1(grp_modp_NTT2_ext_1_fu_915_vla1_ce1),
    .vla1_we1(grp_modp_NTT2_ext_1_fu_915_vla1_we1),
    .vla1_d1(grp_modp_NTT2_ext_1_fu_915_vla1_d1),
    .vla1_q1(vla1_q1),
    .a(grp_modp_NTT2_ext_1_fu_915_a),
    .stride(grp_modp_NTT2_ext_1_fu_915_stride),
    .gm(tmp_cast_reg_2492),
    .logn(logn_cast7_reg_2486),
    .p(zext_ln1584_reg_2675),
    .p0i(zext_ln1584_1_reg_2684)
);

solve_NTRU_modp_iNTT2_ext_1 grp_modp_iNTT2_ext_1_fu_928(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_modp_iNTT2_ext_1_fu_928_ap_start),
    .ap_done(grp_modp_iNTT2_ext_1_fu_928_ap_done),
    .ap_idle(grp_modp_iNTT2_ext_1_fu_928_ap_idle),
    .ap_ready(grp_modp_iNTT2_ext_1_fu_928_ap_ready),
    .vla1_address0(grp_modp_iNTT2_ext_1_fu_928_vla1_address0),
    .vla1_ce0(grp_modp_iNTT2_ext_1_fu_928_vla1_ce0),
    .vla1_we0(grp_modp_iNTT2_ext_1_fu_928_vla1_we0),
    .vla1_d0(grp_modp_iNTT2_ext_1_fu_928_vla1_d0),
    .vla1_q0(vla1_q0),
    .vla1_address1(grp_modp_iNTT2_ext_1_fu_928_vla1_address1),
    .vla1_ce1(grp_modp_iNTT2_ext_1_fu_928_vla1_ce1),
    .vla1_we1(grp_modp_iNTT2_ext_1_fu_928_vla1_we1),
    .vla1_d1(grp_modp_iNTT2_ext_1_fu_928_vla1_d1),
    .vla1_q1(vla1_q1),
    .a(x_reg_2819),
    .stride(zext_ln2536_2_reg_2527),
    .igm(igm_reg_2541),
    .logn(logn_cast7_reg_2486),
    .p(p_reg_2645),
    .p0i(p0i_reg_2669)
);

solve_NTRU_mul_25s_24ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 31 ))
mul_25s_24ns_31_1_1_U209(
    .din0(mul_ln656_fu_1181_p0),
    .din1(mul_ln656_fu_1181_p1),
    .dout(mul_ln656_fu_1181_p2)
);

solve_NTRU_mul_31s_24ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 31 ))
mul_31s_24ns_31_1_1_U210(
    .din0(y_54_fu_1193_p0),
    .din1(y_54_fu_1193_p1),
    .dout(y_54_fu_1193_p2)
);

solve_NTRU_mul_25s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_25s_31s_31_1_1_U211(
    .din0(mul_ln657_fu_1199_p0),
    .din1(y_54_fu_1193_p2),
    .dout(mul_ln657_fu_1199_p2)
);

solve_NTRU_mul_31s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_31s_31s_31_1_1_U212(
    .din0(y_55_fu_1211_p0),
    .din1(y_54_fu_1193_p2),
    .dout(y_55_fu_1211_p2)
);

solve_NTRU_mul_25s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_25s_31s_31_1_1_U213(
    .din0(mul_ln658_fu_1217_p0),
    .din1(y_55_reg_2663),
    .dout(mul_ln658_fu_1217_p2)
);

solve_NTRU_mul_31s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_31s_31s_31_1_1_U214(
    .din0(y_56_fu_1227_p0),
    .din1(y_55_reg_2663),
    .dout(y_56_fu_1227_p2)
);

solve_NTRU_mul_25s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_25s_31s_31_1_1_U215(
    .din0(mul_ln659_fu_1232_p0),
    .din1(y_56_fu_1227_p2),
    .dout(mul_ln659_fu_1232_p2)
);

solve_NTRU_mul_31s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_31s_31s_31_1_1_U216(
    .din0(p0i_fu_1249_p0),
    .din1(p0i_fu_1249_p1),
    .dout(p0i_fu_1249_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_modp_NTT2_ext_1_fu_915_ap_start_reg <= 1'b0;
    end else begin
        if ((((icmp_ln2568_fu_1692_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23)) | ((icmp_ln2562_fu_1562_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20)))) begin
            grp_modp_NTT2_ext_1_fu_915_ap_start_reg <= 1'b1;
        end else if ((grp_modp_NTT2_ext_1_fu_915_ap_ready == 1'b1)) begin
            grp_modp_NTT2_ext_1_fu_915_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_modp_iNTT2_ext_1_fu_928_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln2574_fu_2017_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
            grp_modp_iNTT2_ext_1_fu_928_ap_start_reg <= 1'b1;
        end else if ((grp_modp_iNTT2_ext_1_fu_928_ap_ready == 1'b1)) begin
            grp_modp_iNTT2_ext_1_fu_928_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_zint_rebuild_CRT_1_fu_898_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln2551_fu_1137_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_zint_rebuild_CRT_1_fu_898_ap_start_reg <= 1'b1;
        end else if ((grp_zint_rebuild_CRT_1_fu_898_ap_ready == 1'b1)) begin
            grp_zint_rebuild_CRT_1_fu_898_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        cc_reg_627 <= w_fu_2392_p2[32'd31];
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        cc_reg_627 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        i_9_reg_486 <= i_12_reg_2742;
    end else if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln954_fu_1400_p2 == 1'd0))) begin
        i_9_reg_486 <= 6'd30;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        i_reg_424 <= i_11_reg_2708;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        i_reg_424 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_modp_NTT2_ext_1_fu_915_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        idx91_reg_573 <= 17'd0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        idx91_reg_573 <= add_ln2568_2_reg_2864;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        idx93_reg_616 <= add_ln2574_1_reg_2888;
    end else if (((grp_modp_NTT2_ext_1_fu_915_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
        idx93_reg_616 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2551_fu_1137_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        idx95_fu_210 <= 17'd0;
    end else if (((icmp_ln2361_fu_2229_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
        idx95_fu_210 <= add_ln2590_2_fu_2329_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2551_fu_1137_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        idx97_fu_206 <= 18'd0;
    end else if (((icmp_ln2361_fu_2229_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
        idx97_fu_206 <= add_ln2590_1_fu_2324_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_modp_NTT2_ext_1_fu_915_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        idx_reg_561 <= 17'd0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        idx_reg_561 <= add_ln2568_1_reg_2859;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln954_fu_1400_p2 == 1'd1))) begin
        k_7_reg_467 <= k_10_fu_1406_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        k_7_reg_467 <= logn;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2568_fu_1692_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        phi_ln1587_reg_585 <= flen_cast12_reg_2476;
    end else if (((icmp_ln1597_reg_2839 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        phi_ln1587_reg_585 <= u_191_reg_2829;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        r_10_reg_435 <= grp_modp_montymul_fu_660_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        r_10_reg_435 <= zext_ln757_9_fu_1359_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        reg_497 <= z_80_fu_1463_p2;
    end else if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln954_fu_1400_p2 == 1'd0))) begin
        reg_497 <= z_83_reg_2690;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        reg_497 <= grp_modp_montymul_fu_660_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        reg_506 <= x2_2_reg_861;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        reg_506 <= z_83_reg_2690;
    end else if (((1'b1 == ap_CS_fsm_state29) | ((1'b1 == ap_CS_fsm_state14) & (tmp_168_fu_1421_p3 == 1'd1)) | ((1'b1 == ap_CS_fsm_state14) & (tmp_168_fu_1421_p3 == 1'd0)))) begin
        reg_506 <= grp_modp_montymul_fu_660_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        reg_639 <= trunc_ln2374_1_fu_2378_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        reg_639 <= 31'd0;
    end else if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln781_fu_1389_p2 == 1'd0) & (icmp_ln779_fu_1373_p2 == 1'd0))) begin
        reg_639 <= grp_modp_montymul_fu_660_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        reg_651 <= u_188_reg_2951;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        reg_651 <= u_112_cast_cast_cast_cast_reg_2893;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        reg_651 <= grp_modp_montymul_fu_660_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        u_112_fu_202 <= 8'd0;
    end else if (((icmp_ln2574_fu_2017_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
        u_112_fu_202 <= u_192_reg_2614;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        u_116_reg_528 <= u_190_reg_2755;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        u_116_reg_528 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2551_fu_1137_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        u_fu_214 <= 10'd0;
    end else if (((icmp_ln2361_fu_2229_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
        u_fu_214 <= u_189_reg_2907;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln962_fu_1469_p2 == 1'd1))) begin
        v_021_reg_539 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        v_021_reg_539 <= v_26_reg_2773;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_modp_NTT2_ext_1_fu_915_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        v_27_reg_550 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        v_27_reg_550 <= v_30_reg_2803;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        v_28_reg_605 <= v_29_reg_2872;
    end else if (((grp_modp_NTT2_ext_1_fu_915_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
        v_28_reg_605 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        x1_2_reg_517 <= x1_3_reg_854;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        x1_2_reg_517 <= z_83_reg_2690;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2568_fu_1692_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        x_14_reg_594 <= 32'd0;
    end else if (((icmp_ln1597_reg_2839 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        x_14_reg_594 <= x_22_fu_1885_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln779_fu_1373_p2 == 1'd0))) begin
        if ((icmp_ln781_fu_1389_p2 == 1'd1)) begin
            z_62_reg_455 <= z_84_reg_445;
        end else if ((icmp_ln781_fu_1389_p2 == 1'd0)) begin
            z_62_reg_455 <= grp_modp_montymul_fu_660_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        z_84_reg_445 <= z_62_reg_455;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        z_84_reg_445 <= z_83_reg_2690;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        Fstride_cast_reg_2497[8 : 0] <= Fstride_cast_fu_966_p1[8 : 0];
        add_ln2544_reg_2566 <= add_ln2544_fu_1076_p2;
        fk_reg_2551 <= fk_fu_1048_p2;
        flen_cast12_reg_2476[7 : 0] <= flen_cast12_fu_950_p1[7 : 0];
        fstride_cast_reg_2481[7 : 0] <= fstride_cast_fu_954_p1[7 : 0];
        igm_reg_2541 <= igm_fu_1026_p2;
        k_9_cast43_reg_2592[2 : 0] <= k_9_cast43_fu_1116_p1[2 : 0];
        logn_cast7_reg_2486[3 : 0] <= logn_cast7_fu_958_p1[3 : 0];
        n_reg_2502 <= n_fu_982_p2;
        scl_cast_reg_2471 <= scl_cast_fu_946_p1;
        shl_ln2544_2_reg_2556[10 : 1] <= shl_ln2544_2_fu_1064_p3[10 : 1];
        t1_reg_2572 <= t1_fu_1090_p2;
        tlen_reg_2516 <= tlen_fu_992_p2;
        tmp_cast_reg_2492[13 : 0] <= tmp_cast_fu_962_p1[13 : 0];
        x_assign_85_cast_reg_2587[7 : 0] <= x_assign_85_cast_fu_1106_p1[7 : 0];
        x_assign_reg_2582 <= x_assign_fu_1100_p2;
        zext_ln2534_reg_2577[13 : 0] <= zext_ln2534_fu_1096_p1[13 : 0];
        zext_ln2536_1_reg_2521[7 : 0] <= zext_ln2536_1_fu_998_p1[7 : 0];
        zext_ln2536_2_reg_2527[7 : 0] <= zext_ln2536_2_fu_1002_p1[7 : 0];
        zext_ln2536_3_reg_2534[7 : 0] <= zext_ln2536_3_fu_1006_p1[7 : 0];
        zext_ln2536_reg_2511[9 : 0] <= zext_ln2536_fu_988_p1[9 : 0];
        zext_ln2543_reg_2546[9 : 0] <= zext_ln2543_fu_1032_p1[9 : 0];
        zext_ln2544_reg_2561[10 : 1] <= zext_ln2544_fu_1072_p1[10 : 1];
        zext_ln2551_reg_2597[7 : 0] <= zext_ln2551_fu_1120_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2568_fu_1692_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        add_ln1601_reg_2813 <= add_ln1601_fu_1729_p2;
        x_16_reg_2808 <= x_16_fu_1720_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2590_fu_2134_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        add_ln2358_reg_2912 <= add_ln2358_fu_2149_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2562_fu_1562_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        add_ln2534_reg_2788 <= add_ln2534_fu_1612_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1597_reg_2839 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        add_ln2568_1_reg_2859 <= add_ln2568_1_fu_1932_p2;
        add_ln2568_2_reg_2864 <= add_ln2568_2_fu_1937_p2;
        lshr_ln31_reg_2854 <= {{x_16_reg_2808[13:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2574_fu_2017_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        add_ln2574_1_reg_2888 <= add_ln2574_1_fu_2106_p2;
        vla1_addr_292_reg_2882 <= zext_ln2577_2_fu_2101_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        add_ln968_reg_2765 <= add_ln968_fu_1526_p2;
        x2_2_reg_861 <= grp_modp_montymul_fu_660_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln954_fu_1400_p2 == 1'd0))) begin
        e_reg_2729 <= e_fu_1412_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state13) & (icmp_ln954_fu_1400_p2 == 1'd1)))) begin
        g_assign_6_reg_476 <= grp_modp_montymul_fu_660_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        i_11_reg_2708 <= i_11_fu_1378_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (tmp_168_fu_1421_p3 == 1'd0))) begin
        i_12_reg_2742 <= i_12_fu_1429_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        icmp_ln1597_reg_2839 <= icmp_ln1597_fu_1799_p2;
        u_191_reg_2829 <= u_191_fu_1760_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2361_fu_2229_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
        icmp_ln2370_reg_2935 <= icmp_ln2370_fu_2239_p2;
        u_188_reg_2951 <= u_188_fu_2318_p2;
        vla1_addr_285_reg_2945 <= zext_ln2374_fu_2313_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        ig_reg_833 <= grp_modp_montymul_fu_660_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p0i_reg_2669 <= p0i_fu_1249_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        p_reg_2645 <= PRIMES_p_q0;
        sext_ln1584_reg_2656 <= sext_ln1584_fu_1167_p1;
        y_55_reg_2663 <= y_55_fu_1211_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sext_ln808_reg_2734 <= sext_ln808_fu_1417_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        trunc_ln2374_reg_2927 <= trunc_ln2374_fu_2225_p1;
        zext_ln2358_2_reg_2922[30 : 0] <= zext_ln2358_2_fu_2221_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2562_fu_1562_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        trunc_ln2564_reg_2778 <= trunc_ln2564_fu_1573_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        u_112_cast_cast_cast_cast_reg_2893[31 : 0] <= u_112_cast_cast_cast_cast_fu_2118_p1[31 : 0];
        zext_ln2590_reg_2899[5 : 0] <= zext_ln2590_fu_2127_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        u_189_reg_2907 <= u_189_fu_2139_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        u_190_reg_2755 <= u_190_fu_1474_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        u_192_reg_2614 <= u_192_fu_1142_p2;
        zext_ln2551_1_reg_2606[7 : 0] <= zext_ln2551_1_fu_1132_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        v_26_reg_2773 <= v_26_fu_1567_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        v_29_reg_2872 <= v_29_fu_2022_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        v_30_reg_2803 <= v_30_fu_1697_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln962_fu_1469_p2 == 1'd0))) begin
        x1_3_reg_854 <= grp_modp_montymul_fu_660_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        x_22_reg_2843 <= x_22_fu_1885_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2568_fu_1692_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        x_reg_2819 <= x_fu_1746_p2;
        zext_ln2573_reg_2824[13 : 0] <= zext_ln2573_fu_1751_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        z_83_reg_2690 <= z_83_fu_1263_p2;
        zext_ln1584_1_reg_2684[30 : 0] <= zext_ln1584_1_fu_1259_p1[30 : 0];
        zext_ln1584_reg_2675[30 : 0] <= zext_ln1584_fu_1255_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        zext_ln2567_reg_2794[10 : 0] <= zext_ln2567_fu_1689_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        zext_ln757_9_reg_2698[30 : 0] <= zext_ln757_9_fu_1359_p1[30 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        PRIMES_g_ce0 = 1'b1;
    end else begin
        PRIMES_g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln2551_fu_1137_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        PRIMES_p_address0 = zext_ln2551_1_fu_1132_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        PRIMES_p_address0 = 10'd0;
    end else begin
        PRIMES_p_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln2551_fu_1137_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        PRIMES_p_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        PRIMES_p_ce0 = 1'b0;
    end else begin
        PRIMES_p_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        REV10_ce0 = 1'b1;
    end else begin
        REV10_ce0 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

always @ (*) begin
    if ((grp_modp_NTT2_ext_1_fu_915_ap_done == 1'b0)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

always @ (*) begin
    if ((grp_modp_NTT2_ext_1_fu_915_ap_done == 1'b0)) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

always @ (*) begin
    if ((grp_modp_iNTT2_ext_1_fu_928_ap_done == 1'b0)) begin
        ap_ST_fsm_state31_blk = 1'b1;
    end else begin
        ap_ST_fsm_state31_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_zint_rebuild_CRT_1_fu_898_ap_done == 1'b0)) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln2590_fu_2134_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln2590_fu_2134_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_modp_NTT2_ext_1_fu_915_a = zext_ln2573_reg_2824;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_modp_NTT2_ext_1_fu_915_a = zext_ln2534_reg_2577;
    end else begin
        grp_modp_NTT2_ext_1_fu_915_a = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_modp_NTT2_ext_1_fu_915_stride = zext_ln2536_1_reg_2521;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_modp_NTT2_ext_1_fu_915_stride = 64'd1;
    end else begin
        grp_modp_NTT2_ext_1_fu_915_stride = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_modp_montymul_fu_660_a = vla1_q1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_modp_montymul_fu_660_a = x_14_reg_594;
    end else if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln962_fu_1469_p2 == 1'd0))) begin
        grp_modp_montymul_fu_660_a = x1_2_reg_517;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_modp_montymul_fu_660_a = zext_ln757_9_reg_2698;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_modp_montymul_fu_660_a = reg_506;
    end else if ((((1'b1 == ap_CS_fsm_state14) & (tmp_168_fu_1421_p3 == 1'd1)) | ((1'b1 == ap_CS_fsm_state14) & (tmp_168_fu_1421_p3 == 1'd0)))) begin
        grp_modp_montymul_fu_660_a = ap_phi_mux_z_63_phi_fu_500_p4;
    end else if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln954_fu_1400_p2 == 1'd1))) begin
        grp_modp_montymul_fu_660_a = g_assign_6_reg_476;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_modp_montymul_fu_660_a = zext_ln937_fu_1395_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_modp_montymul_fu_660_a = r_10_reg_435;
    end else if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln781_fu_1389_p2 == 1'd0) & (icmp_ln779_fu_1373_p2 == 1'd0))) begin
        grp_modp_montymul_fu_660_a = z_84_reg_445;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        grp_modp_montymul_fu_660_a = reg_497;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_modp_montymul_fu_660_a = z_fu_1310_p2;
    end else begin
        grp_modp_montymul_fu_660_a = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_modp_montymul_fu_660_b = vla1_q0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_modp_montymul_fu_660_b = ig_reg_833;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_modp_montymul_fu_660_b = reg_506;
    end else if (((1'b1 == ap_CS_fsm_state15) | ((1'b1 == ap_CS_fsm_state17) & (icmp_ln962_fu_1469_p2 == 1'd0)))) begin
        grp_modp_montymul_fu_660_b = g_assign_6_reg_476;
    end else if (((1'b1 == ap_CS_fsm_state14) & (tmp_168_fu_1421_p3 == 1'd1))) begin
        grp_modp_montymul_fu_660_b = 32'd1;
    end else if (((1'b1 == ap_CS_fsm_state14) & (tmp_168_fu_1421_p3 == 1'd0))) begin
        grp_modp_montymul_fu_660_b = ap_phi_mux_z_63_phi_fu_500_p4;
    end else if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln954_fu_1400_p2 == 1'd1))) begin
        grp_modp_montymul_fu_660_b = ap_phi_mux_g_assign_6_phi_fu_479_p4;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state12))) begin
        grp_modp_montymul_fu_660_b = zext_ln757_9_reg_2698;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_modp_montymul_fu_660_b = r_10_reg_435;
    end else if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln781_fu_1389_p2 == 1'd0) & (icmp_ln779_fu_1373_p2 == 1'd0))) begin
        grp_modp_montymul_fu_660_b = ap_phi_mux_r_10_phi_fu_438_p4;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        grp_modp_montymul_fu_660_b = reg_497;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_modp_montymul_fu_660_b = z_fu_1310_p2;
    end else begin
        grp_modp_montymul_fu_660_b = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_state17) & (icmp_ln962_fu_1469_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state13) & (icmp_ln954_fu_1400_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state10) & (icmp_ln781_fu_1389_p2 == 1'd0) & (icmp_ln779_fu_1373_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state14) & (tmp_168_fu_1421_p3 == 1'd1)) | ((1'b1 == ap_CS_fsm_state14) & (tmp_168_fu_1421_p3 == 1'd0)))) begin
        grp_modp_montymul_fu_660_p = zext_ln1584_reg_2675;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_modp_montymul_fu_660_p = zext_ln1584_fu_1255_p1;
    end else begin
        grp_modp_montymul_fu_660_p = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_state17) & (icmp_ln962_fu_1469_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state13) & (icmp_ln954_fu_1400_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state10) & (icmp_ln781_fu_1389_p2 == 1'd0) & (icmp_ln779_fu_1373_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state14) & (tmp_168_fu_1421_p3 == 1'd1)) | ((1'b1 == ap_CS_fsm_state14) & (tmp_168_fu_1421_p3 == 1'd0)))) begin
        grp_modp_montymul_fu_660_p0i = zext_ln1584_1_reg_2684;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_modp_montymul_fu_660_p0i = zext_ln1584_1_fu_1259_p1;
    end else begin
        grp_modp_montymul_fu_660_p0i = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        vla1_address0 = zext_ln2370_fu_2276_p1;
    end else if (((icmp_ln2574_fu_2017_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        vla1_address0 = zext_ln2577_2_fu_2101_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        vla1_address0 = zext_ln2571_fu_2013_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        vla1_address0 = zext_ln1621_fu_1918_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        vla1_address0 = zext_ln1601_fu_1794_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        vla1_address0 = zext_ln2564_3_fu_1684_p1;
    end else if (((icmp_ln2562_fu_1562_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        vla1_address0 = zext_ln2564_1_fu_1604_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        vla1_address0 = zext_ln968_2_fu_1557_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        vla1_address0 = zext_ln967_1_fu_1517_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        vla1_address0 = grp_modp_iNTT2_ext_1_fu_928_vla1_address0;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state22))) begin
        vla1_address0 = grp_modp_NTT2_ext_1_fu_915_vla1_address0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        vla1_address0 = grp_zint_rebuild_CRT_1_fu_898_vla1_address0;
    end else begin
        vla1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        vla1_address1 = vla1_addr_285_reg_2945;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        vla1_address1 = zext_ln2374_fu_2313_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        vla1_address1 = zext_ln2358_fu_2182_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        vla1_address1 = vla1_addr_292_reg_2882;
    end else if (((icmp_ln2574_fu_2017_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        vla1_address1 = zext_ln2577_1_fu_2086_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        vla1_address1 = grp_modp_iNTT2_ext_1_fu_928_vla1_address1;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state22))) begin
        vla1_address1 = grp_modp_NTT2_ext_1_fu_915_vla1_address1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        vla1_address1 = grp_zint_rebuild_CRT_1_fu_898_vla1_address1;
    end else begin
        vla1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state18) | ((icmp_ln2574_fu_2017_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28)) | ((icmp_ln2562_fu_1562_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)))) begin
        vla1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        vla1_ce0 = grp_modp_iNTT2_ext_1_fu_928_vla1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state22))) begin
        vla1_ce0 = grp_modp_NTT2_ext_1_fu_915_vla1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        vla1_ce0 = grp_zint_rebuild_CRT_1_fu_898_vla1_ce0;
    end else begin
        vla1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | ((icmp_ln2574_fu_2017_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28)))) begin
        vla1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        vla1_ce1 = grp_modp_iNTT2_ext_1_fu_928_vla1_ce1;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state22))) begin
        vla1_ce1 = grp_modp_NTT2_ext_1_fu_915_vla1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        vla1_ce1 = grp_zint_rebuild_CRT_1_fu_898_vla1_ce1;
    end else begin
        vla1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        vla1_d0 = z_82_fu_2006_p2;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        vla1_d0 = w_53_fu_1646_p2;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        vla1_d0 = reg_506;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        vla1_d0 = x1_2_reg_517;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        vla1_d0 = grp_modp_iNTT2_ext_1_fu_928_vla1_d0;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state22))) begin
        vla1_d0 = grp_modp_NTT2_ext_1_fu_915_vla1_d0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        vla1_d0 = grp_zint_rebuild_CRT_1_fu_898_vla1_d0;
    end else begin
        vla1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        vla1_d1 = zext_ln2375_fu_2402_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        vla1_d1 = grp_modp_montymul_fu_660_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        vla1_d1 = grp_modp_iNTT2_ext_1_fu_928_vla1_d1;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state22))) begin
        vla1_d1 = grp_modp_NTT2_ext_1_fu_915_vla1_d1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        vla1_d1 = grp_zint_rebuild_CRT_1_fu_898_vla1_d1;
    end else begin
        vla1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        vla1_we0 = 4'd15;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        vla1_we0 = grp_modp_iNTT2_ext_1_fu_928_vla1_we0;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state22))) begin
        vla1_we0 = grp_modp_NTT2_ext_1_fu_915_vla1_we0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        vla1_we0 = grp_zint_rebuild_CRT_1_fu_898_vla1_we0;
    end else begin
        vla1_we0 = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state36))) begin
        vla1_we1 = 4'd15;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        vla1_we1 = grp_modp_iNTT2_ext_1_fu_928_vla1_we1;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state22))) begin
        vla1_we1 = grp_modp_NTT2_ext_1_fu_915_vla1_we1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        vla1_we1 = grp_zint_rebuild_CRT_1_fu_898_vla1_we1;
    end else begin
        vla1_we1 = 4'd0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln2551_fu_1137_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln779_fu_1373_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln954_fu_1400_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (tmp_168_fu_1421_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln962_fu_1469_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state20 : begin
            if (((icmp_ln2562_fu_1562_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state22 : begin
            if (((grp_modp_NTT2_ext_1_fu_915_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((icmp_ln2568_fu_1692_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((icmp_ln1597_reg_2839 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state27 : begin
            if (((grp_modp_NTT2_ext_1_fu_915_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            if (((icmp_ln2574_fu_2017_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state31 : begin
            if (((grp_modp_iNTT2_ext_1_fu_928_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((grp_zint_rebuild_CRT_1_fu_898_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            if (((icmp_ln2590_fu_2134_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            if (((icmp_ln2361_fu_2229_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Fstride_cast_fu_966_p1 = Fstride;

assign PRIMES_g_address0 = zext_ln2551_1_reg_2606;

assign R2_fu_1349_p4 = {{add_ln757_fu_1343_p2[31:1]}};

assign REV10_address0 = zext_ln966_fu_1485_p1;

assign add_ln1601_2_fu_1779_p2 = (shl_ln65_fu_1771_p3 + f_r);

assign add_ln1601_3_fu_1766_p2 = ($signed(add_ln1601_reg_2813) + $signed(sext_ln1587_fu_1756_p1));

assign add_ln1601_fu_1729_p2 = ($signed(trunc_ln2568_fu_1725_p1) + $signed(12'd4095));

assign add_ln1621_2_fu_1903_p2 = (shl_ln67_fu_1895_p3 + f_r);

assign add_ln1621_fu_1891_p2 = (add_ln1601_reg_2813 + zext_ln2551_reg_2597);

assign add_ln2358_1_fu_2167_p2 = (shl_ln57_fu_2159_p3 + tmp);

assign add_ln2358_2_fu_2154_p2 = (add_ln2358_fu_2149_p2 + zext_ln2551_reg_2597);

assign add_ln2358_fu_2149_p2 = (trunc_ln2534_fu_2145_p1 + zext_ln2544_reg_2561);

assign add_ln2370_1_fu_2261_p2 = (shl_ln58_fu_2253_p3 + tmp);

assign add_ln2370_fu_2248_p2 = (trunc_ln2370_fu_2244_p1 + add_ln2358_reg_2912);

assign add_ln2374_1_fu_2298_p2 = (shl_ln59_fu_2290_p3 + F);

assign add_ln2374_fu_2285_p2 = (trunc_ln2374_2_fu_2281_p1 + trunc_ln2374_reg_2927);

assign add_ln2534_1_fu_1707_p2 = (trunc_ln2534_1_fu_1703_p1 + zext_ln2567_reg_2794);

assign add_ln2534_3_fu_2032_p2 = (trunc_ln2534_2_fu_2028_p1 + zext_ln2567_reg_2794);

assign add_ln2534_fu_1612_p2 = (zext_ln2534_1_fu_1609_p1 + shl_ln2544_2_reg_2556);

assign add_ln2544_fu_1076_p2 = (zext_ln2544_fu_1072_p1 + trunc_ln2544_fu_1060_p1);

assign add_ln2564_1_fu_1656_p2 = (zext_ln2564_2_fu_1653_p1 + add_ln2544_reg_2566);

assign add_ln2564_2_fu_1669_p2 = (shl_ln2564_1_fu_1661_p3 + tmp);

assign add_ln2564_fu_1589_p2 = (zext_ln2564_fu_1585_p1 + k);

assign add_ln2568_1_fu_1932_p2 = (idx_reg_561 + fstride_cast_reg_2481);

assign add_ln2568_2_fu_1937_p2 = (zext_ln2536_3_reg_2534 + idx91_reg_573);

assign add_ln2574_1_fu_2106_p2 = (zext_ln2536_3_reg_2534 + idx93_reg_616);

assign add_ln2577_1_fu_2071_p2 = (shl_ln66_fu_2063_p3 + tmp);

assign add_ln2577_fu_2058_p2 = (zext_ln2577_fu_2054_p1 + add_ln2544_reg_2566);

assign add_ln2590_1_fu_2324_p2 = (idx97_fu_206 + Fstride_cast_reg_2497);

assign add_ln2590_2_fu_2329_p2 = (zext_ln2536_3_reg_2534 + idx95_fu_210);

assign add_ln685_10_fu_1850_p2 = (add_ln685_fu_1844_p2 + w_56_fu_1839_p2);

assign add_ln685_fu_1844_p2 = (w_54_fu_1805_p2 + zext_ln1598_fu_1835_p1);

assign add_ln757_fu_1343_p2 = (zext_ln757_fu_1339_p1 + grp_modp_montymul_fu_660_ap_return);

assign add_ln967_fu_1502_p2 = (zext_ln967_fu_1498_p1 + tmp);

assign add_ln968_1_fu_1542_p2 = (zext_ln968_1_fu_1538_p1 + tmp);

assign add_ln968_fu_1526_p2 = (zext_ln2543_reg_2546 + zext_ln968_fu_1522_p1);

assign and_ln1602_fu_1826_p2 = (select_ln1602_fu_1818_p3 & p_reg_2645);

assign and_ln1621_fu_1966_p2 = (z_84_reg_445 & sext_ln1621_fu_1962_p1);

assign and_ln635_fu_1633_p2 = (select_ln635_fu_1625_p3 & p_reg_2645);

assign and_ln685_5_fu_1872_p2 = (select_ln685_7_fu_1864_p3 & p_reg_2645);

assign and_ln685_fu_1297_p2 = (select_ln685_fu_1289_p3 & p_reg_2645);

assign and_ln697_fu_1993_p2 = (select_ln697_fu_1985_p3 & p_reg_2645);

assign and_ln757_fu_1330_p2 = (select_ln757_fu_1322_p3 & p_reg_2645);

assign and_ln781_fu_1384_p2 = (x_assign_reg_2582 & trunc_ln779_fu_1369_p1);

assign and_ln813_fu_1457_p2 = (xor_ln813_fu_1435_p2 & select_ln813_fu_1449_p3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_phi_mux_g_assign_6_phi_fu_479_p4 = g_assign_6_reg_476;

assign ap_phi_mux_r_10_phi_fu_438_p4 = r_10_reg_435;

assign ap_phi_mux_z_63_phi_fu_500_p4 = reg_497;

assign e_fu_1412_p2 = ($signed(zext_ln1584_reg_2675) + $signed(32'd4294967294));

assign empty_fu_970_p1 = logn[2:0];

assign fk_fu_1048_p2 = (zext_ln2543_1_fu_1044_p1 + tmp);

assign flen_cast12_fu_950_p1 = flen_r;

assign fstride_cast_fu_954_p1 = fstride_r;

assign grp_modp_NTT2_ext_1_fu_915_ap_start = grp_modp_NTT2_ext_1_fu_915_ap_start_reg;

assign grp_modp_iNTT2_ext_1_fu_928_ap_start = grp_modp_iNTT2_ext_1_fu_928_ap_start_reg;

assign grp_zint_rebuild_CRT_1_fu_898_ap_start = grp_zint_rebuild_CRT_1_fu_898_ap_start_reg;

assign i_11_fu_1378_p2 = (i_reg_424 + 32'd1);

assign i_12_fu_1429_p2 = ($signed(i_9_reg_486) + $signed(6'd63));

assign icmp_ln1597_fu_1799_p2 = ((u_191_fu_1760_p2 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln2361_fu_2229_p2 = ((reg_651 < Flen) ? 1'b1 : 1'b0);

assign icmp_ln2370_fu_2239_p2 = ((v_fu_2234_p2 < zext_ln2536_1_reg_2521) ? 1'b1 : 1'b0);

assign icmp_ln2551_fu_1137_p2 = ((u_112_fu_202 == tlen_reg_2516) ? 1'b1 : 1'b0);

assign icmp_ln2562_fu_1562_p2 = ((v_021_reg_539 == n_reg_2502) ? 1'b1 : 1'b0);

assign icmp_ln2568_fu_1692_p2 = ((v_27_reg_550 == n_reg_2502) ? 1'b1 : 1'b0);

assign icmp_ln2574_fu_2017_p2 = ((v_28_reg_605 == n_reg_2502) ? 1'b1 : 1'b0);

assign icmp_ln2590_fu_2134_p2 = ((u_fu_214 == n_reg_2502) ? 1'b1 : 1'b0);

assign icmp_ln779_fu_1373_p2 = ((shl_ln779_fu_1363_p2 > x_assign_85_cast_reg_2587) ? 1'b1 : 1'b0);

assign icmp_ln781_fu_1389_p2 = ((and_ln781_fu_1384_p2 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln954_fu_1400_p2 = ((k_7_reg_467 < 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln962_fu_1469_p2 = ((u_116_reg_528 == n_reg_2502) ? 1'b1 : 1'b0);

assign igm_fu_1026_p2 = (zext_ln2542_fu_1022_p1 + tmp);

assign k_10_fu_1406_p2 = (k_7_reg_467 + 4'd1);

assign k_9_cast43_fu_1116_p1 = k_9_fu_1110_p2;

assign k_9_fu_1110_p2 = (3'd2 - empty_fu_970_p1);

assign logn_cast7_fu_958_p1 = logn;

assign lshr_ln1621_2_fu_1908_p4 = {{add_ln1621_2_fu_1903_p2[13:2]}};

assign lshr_ln2358_1_fu_2172_p4 = {{add_ln2358_1_fu_2167_p2[13:2]}};

assign lshr_ln2564_1_fu_1674_p4 = {{add_ln2564_2_fu_1669_p2[13:2]}};

assign lshr_ln2577_1_fu_2091_p4 = {{x_21_fu_2045_p2[13:2]}};

assign lshr_ln25_fu_2303_p4 = {{add_ln2374_1_fu_2298_p2[13:2]}};

assign lshr_ln26_fu_1507_p4 = {{add_ln967_fu_1502_p2[13:2]}};

assign lshr_ln27_fu_1547_p4 = {{add_ln968_1_fu_1542_p2[13:2]}};

assign lshr_ln28_fu_1594_p4 = {{add_ln2564_fu_1589_p2[13:2]}};

assign lshr_ln29_fu_1784_p4 = {{add_ln1601_2_fu_1779_p2[13:2]}};

assign lshr_ln30_fu_2076_p4 = {{add_ln2577_1_fu_2071_p2[13:2]}};

assign lshr_ln813_fu_1441_p2 = e_reg_2729 >> sext_ln808_reg_2734;

assign lshr_ln_fu_2266_p4 = {{add_ln2370_1_fu_2261_p2[13:2]}};

assign mul_ln656_fu_1181_p0 = sext_ln1584_fu_1167_p1;

assign mul_ln656_fu_1181_p1 = zext_ln656_fu_1177_p1;

assign mul_ln657_fu_1199_p0 = sext_ln1584_fu_1167_p1;

assign mul_ln658_fu_1217_p0 = sext_ln1584_reg_2656;

assign mul_ln659_fu_1232_p0 = sext_ln1584_reg_2656;

assign n_fu_982_p2 = 10'd1 << zext_ln2539_1_fu_978_p1;

assign p0i_fu_1249_p0 = (31'd2 - mul_ln659_fu_1232_p2);

assign p0i_fu_1249_p1 = ($signed(31'd0) - $signed(y_56_fu_1227_p2));

assign scl_cast_fu_946_p0 = scl;

assign scl_cast_fu_946_p1 = scl_cast_fu_946_p0;

assign select_ln1602_fu_1818_p3 = ((tmp_170_fu_1810_p3[0:0] == 1'b1) ? 25'd33554431 : 25'd0);

assign select_ln635_fu_1625_p3 = ((tmp_169_fu_1617_p3[0:0] == 1'b1) ? 25'd33554431 : 25'd0);

assign select_ln685_7_fu_1864_p3 = ((tmp_171_fu_1856_p3[0:0] == 1'b1) ? 25'd33554431 : 25'd0);

assign select_ln685_fu_1289_p3 = ((tmp_166_fu_1281_p3[0:0] == 1'b1) ? 25'd33554431 : 25'd0);

assign select_ln697_fu_1985_p3 = ((tmp_172_fu_1977_p3[0:0] == 1'b1) ? 25'd33554431 : 25'd0);

assign select_ln757_fu_1322_p3 = ((trunc_ln735_fu_1318_p1[0:0] == 1'b1) ? 25'd33554431 : 25'd0);

assign select_ln813_fu_1449_p3 = ((trunc_ln813_fu_1445_p1[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign sext_ln1584_fu_1167_p0 = PRIMES_p_q0;

assign sext_ln1584_fu_1167_p1 = sext_ln1584_fu_1167_p0;

assign sext_ln1587_fu_1756_p1 = phi_ln1587_reg_585;

assign sext_ln1598_fu_1831_p1 = $signed(and_ln1602_fu_1826_p2);

assign sext_ln1621_fu_1962_p1 = $signed(sub_ln1621_fu_1956_p2);

assign sext_ln2358_fu_2217_p1 = $signed(ysign_fu_2207_p4);

assign sext_ln635_fu_1638_p1 = $signed(and_ln635_fu_1633_p2);

assign sext_ln685_5_fu_1877_p1 = $signed(and_ln685_5_fu_1872_p2);

assign sext_ln685_fu_1302_p1 = $signed(and_ln685_fu_1297_p2);

assign sext_ln697_fu_1998_p1 = $signed(and_ln697_fu_1993_p2);

assign sext_ln757_fu_1335_p1 = $signed(and_ln757_fu_1330_p2);

assign sext_ln808_fu_1417_p1 = i_9_reg_486;

assign shl_ln2371_fu_2354_p2 = wy_fu_2348_p3 << scl_cast_reg_2471;

assign shl_ln2534_1_fu_2037_p3 = {{add_ln2534_3_fu_2032_p2}, {2'd0}};

assign shl_ln2544_1_fu_1082_p3 = {{add_ln2544_fu_1076_p2}, {2'd0}};

assign shl_ln2544_2_fu_1064_p3 = {{n_fu_982_p2}, {1'd0}};

assign shl_ln2544_fu_1054_p2 = zext_ln2536_4_fu_1010_p1 << zext_ln2539_fu_974_p1;

assign shl_ln2564_1_fu_1661_p3 = {{add_ln2564_1_fu_1656_p2}, {2'd0}};

assign shl_ln56_fu_1036_p3 = {{n_fu_982_p2}, {3'd0}};

assign shl_ln57_fu_2159_p3 = {{add_ln2358_2_fu_2154_p2}, {2'd0}};

assign shl_ln58_fu_2253_p3 = {{add_ln2370_fu_2248_p2}, {2'd0}};

assign shl_ln59_fu_2290_p3 = {{add_ln2374_fu_2285_p2}, {2'd0}};

assign shl_ln60_fu_1490_p3 = {{REV10_q0}, {2'd0}};

assign shl_ln61_fu_1531_p3 = {{add_ln968_reg_2765}, {2'd0}};

assign shl_ln62_fu_1577_p3 = {{trunc_ln2564_fu_1573_p1}, {2'd0}};

assign shl_ln63_fu_1735_p3 = {{add_ln2534_reg_2788}, {2'd0}};

assign shl_ln64_fu_1712_p3 = {{add_ln2534_1_fu_1707_p2}, {2'd0}};

assign shl_ln65_fu_1771_p3 = {{add_ln1601_3_fu_1766_p2}, {2'd0}};

assign shl_ln66_fu_2063_p3 = {{add_ln2577_fu_2058_p2}, {2'd0}};

assign shl_ln67_fu_1895_p3 = {{add_ln1621_fu_1891_p2}, {2'd0}};

assign shl_ln685_fu_1269_p2 = z_83_fu_1263_p2 << 32'd1;

assign shl_ln779_fu_1363_p2 = 32'd1 << i_reg_424;

assign shl_ln966_fu_1480_p2 = u_116_reg_528 << k_9_cast43_reg_2592;

assign shl_ln_fu_1014_p3 = {{n_fu_982_p2}, {2'd0}};

assign sub9_i_fu_2122_p1 = scl;

assign sub9_i_fu_2122_p2 = ($signed(6'd31) - $signed(sub9_i_fu_2122_p1));

assign sub_ln1621_fu_1956_p2 = (3'd0 - zext_ln1621_3_fu_1952_p1);

assign sub_ln2358_fu_2201_p2 = (3'd0 - zext_ln2358_1_fu_2197_p1);

assign sub_ln2374_fu_2382_p2 = (vla1_q1 - zext_ln2364_fu_2369_p1);

assign sub_ln685_fu_1275_p2 = (shl_ln685_fu_1269_p2 - zext_ln1584_fu_1255_p1);

assign sub_ln697_fu_1972_p2 = (x_22_reg_2843 - and_ln1621_fu_1966_p2);

assign t1_fu_1090_p2 = (shl_ln2544_1_fu_1082_p3 + tmp);

assign tlen_fu_992_p2 = (flen_r + 8'd1);

assign tmp_166_fu_1281_p3 = sub_ln685_fu_1275_p2[32'd31];

assign tmp_168_fu_1421_p3 = i_9_reg_486[32'd5];

assign tmp_169_fu_1617_p3 = vla1_q0[32'd31];

assign tmp_170_fu_1810_p3 = w_54_fu_1805_p2[32'd31];

assign tmp_171_fu_1856_p3 = add_ln685_10_fu_1850_p2[32'd31];

assign tmp_172_fu_1977_p3 = sub_ln697_fu_1972_p2[32'd31];

assign tmp_cast_fu_962_p1 = tmp;

assign trunc_ln1584_fu_1163_p0 = PRIMES_p_q0;

assign trunc_ln1584_fu_1163_p1 = trunc_ln1584_fu_1163_p0[23:0];

assign trunc_ln22_fu_1942_p4 = {{vla1_q0[31:30]}};

assign trunc_ln2364_fu_2398_p1 = w_fu_2392_p2[30:0];

assign trunc_ln2370_fu_2244_p1 = v_fu_2234_p2[11:0];

assign trunc_ln2371_fu_2359_p1 = shl_ln2371_fu_2354_p2[30:0];

assign trunc_ln2374_1_fu_2378_p1 = tw_1_fu_2373_p2[30:0];

assign trunc_ln2374_2_fu_2281_p1 = reg_651[11:0];

assign trunc_ln2374_fu_2225_p1 = idx97_fu_206[11:0];

assign trunc_ln2534_1_fu_1703_p1 = idx91_reg_573[11:0];

assign trunc_ln2534_2_fu_2028_p1 = idx93_reg_616[11:0];

assign trunc_ln2534_fu_2145_p1 = idx95_fu_210[11:0];

assign trunc_ln2544_fu_1060_p1 = shl_ln2544_fu_1054_p2[11:0];

assign trunc_ln2564_fu_1573_p1 = v_021_reg_539[8:0];

assign trunc_ln2568_fu_1725_p1 = idx_reg_561[11:0];

assign trunc_ln2577_fu_2050_p1 = v_28_reg_605[8:0];

assign trunc_ln735_fu_1318_p1 = grp_modp_montymul_fu_660_ap_return[0:0];

assign trunc_ln779_fu_1369_p1 = shl_ln779_fu_1363_p2[7:0];

assign trunc_ln813_fu_1445_p1 = lshr_ln813_fu_1441_p2[0:0];

assign trunc_ln_fu_2187_p4 = {{vla1_q1[31:30]}};

assign tw_1_fu_2373_p2 = wy_fu_2348_p3 >> zext_ln2590_reg_2899;

assign u_112_cast_cast_cast_cast_fu_2118_p1 = $unsigned(u_112_cast_cast_cast_fu_2115_p1);

assign u_112_cast_cast_cast_fu_2115_p1 = $signed(sch);

assign u_188_fu_2318_p2 = (reg_651 + 64'd1);

assign u_189_fu_2139_p2 = (u_fu_214 + 10'd1);

assign u_190_fu_1474_p2 = (u_116_reg_528 + 10'd1);

assign u_191_fu_1760_p2 = ($signed(phi_ln1587_reg_585) + $signed(9'd511));

assign u_192_fu_1142_p2 = (u_112_fu_202 + 8'd1);

assign v_26_fu_1567_p2 = (v_021_reg_539 + 10'd1);

assign v_29_fu_2022_p2 = (v_28_reg_605 + 10'd1);

assign v_30_fu_1697_p2 = (v_27_reg_550 + 10'd1);

assign v_fu_2234_p2 = (reg_651 - u_112_cast_cast_cast_cast_reg_2893);

assign w_53_fu_1646_p2 = (vla1_q0 + zext_ln635_fu_1642_p1);

assign w_54_fu_1805_p2 = (vla1_q0 - zext_ln1584_reg_2675);

assign w_56_fu_1839_p2 = (grp_modp_montymul_fu_660_ap_return - zext_ln1584_reg_2675);

assign w_fu_2392_p2 = (sub_ln2374_fu_2382_p2 - zext_ln2361_fu_2388_p1);

assign wy_fu_2348_p3 = ((icmp_ln2370_reg_2935[0:0] == 1'b1) ? vla1_q0 : zext_ln2358_2_reg_2922);

assign wys_fu_2363_p1 = reg_639;

assign wys_fu_2363_p2 = (wys_fu_2363_p1 | trunc_ln2371_fu_2359_p1);

assign x_16_fu_1720_p2 = (shl_ln64_fu_1712_p3 + tmp);

assign x_21_fu_2045_p2 = (shl_ln2534_1_fu_2037_p3 + tmp);

assign x_22_fu_1885_p2 = (zext_ln685_7_fu_1881_p1 + add_ln685_10_fu_1850_p2);

assign x_assign_85_cast_fu_1106_p1 = x_assign_fu_1100_p2;

assign x_assign_fu_1100_p2 = ($signed(flen_r) + $signed(8'd255));

assign x_fu_1746_p2 = (zext_ln2567_1_fu_1742_p1 + tmp);

assign xor_ln813_fu_1435_p2 = (reg_506 ^ grp_modp_montymul_fu_660_ap_return);

assign y_53_fu_1171_p2 = (24'd2 - trunc_ln1584_fu_1163_p1);

assign y_54_fu_1193_p0 = (31'd2 - mul_ln656_fu_1181_p2);

assign y_54_fu_1193_p1 = zext_ln656_fu_1177_p1;

assign y_55_fu_1211_p0 = (31'd2 - mul_ln657_fu_1199_p2);

assign y_56_fu_1227_p0 = (31'd2 - mul_ln658_fu_1217_p2);

assign ysign_fu_2207_p4 = {{sub_ln2358_fu_2201_p2[2:1]}};

assign z_80_fu_1463_p2 = (reg_506 ^ and_ln813_fu_1457_p2);

assign z_82_fu_2006_p2 = (zext_ln697_fu_2002_p1 + sub_ln697_fu_1972_p2);

assign z_83_fu_1263_p2 = ($signed(32'd2147483648) - $signed(zext_ln1584_fu_1255_p1));

assign z_fu_1310_p2 = (zext_ln685_fu_1306_p1 + sub_ln685_fu_1275_p2);

assign zext_ln1584_1_fu_1259_p1 = p0i_reg_2669;

assign zext_ln1584_fu_1255_p1 = $unsigned(sext_ln1584_reg_2656);

assign zext_ln1598_fu_1835_p1 = $unsigned(sext_ln1598_fu_1831_p1);

assign zext_ln1601_fu_1794_p1 = lshr_ln29_fu_1784_p4;

assign zext_ln1621_3_fu_1952_p1 = trunc_ln22_fu_1942_p4;

assign zext_ln1621_fu_1918_p1 = lshr_ln1621_2_fu_1908_p4;

assign zext_ln2358_1_fu_2197_p1 = trunc_ln_fu_2187_p4;

assign zext_ln2358_2_fu_2221_p1 = $unsigned(sext_ln2358_fu_2217_p1);

assign zext_ln2358_fu_2182_p1 = lshr_ln2358_1_fu_2172_p4;

assign zext_ln2361_fu_2388_p1 = cc_reg_627;

assign zext_ln2364_fu_2369_p1 = wys_fu_2363_p2;

assign zext_ln2370_fu_2276_p1 = lshr_ln_fu_2266_p4;

assign zext_ln2374_fu_2313_p1 = lshr_ln25_fu_2303_p4;

assign zext_ln2375_fu_2402_p1 = trunc_ln2364_fu_2398_p1;

assign zext_ln2534_1_fu_1609_p1 = u_112_fu_202;

assign zext_ln2534_fu_1096_p1 = t1_fu_1090_p2;

assign zext_ln2536_1_fu_998_p1 = tlen_fu_992_p2;

assign zext_ln2536_2_fu_1002_p1 = tlen_fu_992_p2;

assign zext_ln2536_3_fu_1006_p1 = tlen_fu_992_p2;

assign zext_ln2536_4_fu_1010_p1 = tlen_fu_992_p2;

assign zext_ln2536_fu_988_p1 = n_fu_982_p2;

assign zext_ln2539_1_fu_978_p1 = logn;

assign zext_ln2539_fu_974_p1 = logn;

assign zext_ln2542_fu_1022_p1 = shl_ln_fu_1014_p3;

assign zext_ln2543_1_fu_1044_p1 = shl_ln56_fu_1036_p3;

assign zext_ln2543_fu_1032_p1 = n_fu_982_p2;

assign zext_ln2544_fu_1072_p1 = shl_ln2544_2_fu_1064_p3;

assign zext_ln2551_1_fu_1132_p1 = u_112_fu_202;

assign zext_ln2551_fu_1120_p1 = flen_r;

assign zext_ln2564_1_fu_1604_p1 = lshr_ln28_fu_1594_p4;

assign zext_ln2564_2_fu_1653_p1 = trunc_ln2564_reg_2778;

assign zext_ln2564_3_fu_1684_p1 = lshr_ln2564_1_fu_1674_p4;

assign zext_ln2564_fu_1585_p1 = shl_ln62_fu_1577_p3;

assign zext_ln2567_1_fu_1742_p1 = shl_ln63_fu_1735_p3;

assign zext_ln2567_fu_1689_p1 = add_ln2534_reg_2788;

assign zext_ln2571_fu_2013_p1 = lshr_ln31_reg_2854;

assign zext_ln2573_fu_1751_p1 = x_fu_1746_p2;

assign zext_ln2577_1_fu_2086_p1 = lshr_ln30_fu_2076_p4;

assign zext_ln2577_2_fu_2101_p1 = lshr_ln2577_1_fu_2091_p4;

assign zext_ln2577_fu_2054_p1 = trunc_ln2577_fu_2050_p1;

assign zext_ln2590_fu_2127_p1 = sub9_i_fu_2122_p2;

assign zext_ln635_fu_1642_p1 = $unsigned(sext_ln635_fu_1638_p1);

assign zext_ln656_fu_1177_p1 = y_53_fu_1171_p2;

assign zext_ln685_7_fu_1881_p1 = $unsigned(sext_ln685_5_fu_1877_p1);

assign zext_ln685_fu_1306_p1 = $unsigned(sext_ln685_fu_1302_p1);

assign zext_ln697_fu_2002_p1 = $unsigned(sext_ln697_fu_1998_p1);

assign zext_ln757_9_fu_1359_p1 = R2_fu_1349_p4;

assign zext_ln757_fu_1339_p1 = $unsigned(sext_ln757_fu_1335_p1);

assign zext_ln937_fu_1395_p1 = PRIMES_g_q0;

assign zext_ln966_fu_1485_p1 = shl_ln966_fu_1480_p2;

assign zext_ln967_1_fu_1517_p1 = lshr_ln26_fu_1507_p4;

assign zext_ln967_fu_1498_p1 = shl_ln60_fu_1490_p3;

assign zext_ln968_1_fu_1538_p1 = shl_ln61_fu_1531_p3;

assign zext_ln968_2_fu_1557_p1 = lshr_ln27_fu_1547_p4;

assign zext_ln968_fu_1522_p1 = REV10_q0;

always @ (posedge ap_clk) begin
    flen_cast12_reg_2476[8] <= 1'b0;
    fstride_cast_reg_2481[16:8] <= 9'b000000000;
    logn_cast7_reg_2486[31:4] <= 28'b0000000000000000000000000000;
    tmp_cast_reg_2492[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    Fstride_cast_reg_2497[17:9] <= 9'b000000000;
    zext_ln2536_reg_2511[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln2536_1_reg_2521[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln2536_2_reg_2527[8] <= 1'b0;
    zext_ln2536_3_reg_2534[16:8] <= 9'b000000000;
    zext_ln2543_reg_2546[10] <= 1'b0;
    shl_ln2544_2_reg_2556[0] <= 1'b0;
    zext_ln2544_reg_2561[0] <= 1'b0;
    zext_ln2544_reg_2561[11] <= 1'b0;
    zext_ln2534_reg_2577[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    x_assign_85_cast_reg_2587[31:8] <= 24'b000000000000000000000000;
    k_9_cast43_reg_2592[9:3] <= 7'b0000000;
    zext_ln2551_reg_2597[11:8] <= 4'b0000;
    zext_ln2551_1_reg_2606[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln1584_reg_2675[31] <= 1'b0;
    zext_ln1584_1_reg_2684[31] <= 1'b0;
    zext_ln757_9_reg_2698[31] <= 1'b0;
    zext_ln2567_reg_2794[11] <= 1'b0;
    zext_ln2573_reg_2824[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    u_112_cast_cast_cast_cast_reg_2893[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln2590_reg_2899[31:6] <= 26'b00000000000000000000000000;
    zext_ln2358_2_reg_2922[31] <= 1'b0;
end

endmodule //solve_NTRU_poly_sub_scaled_ntt_1
