Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Dec 22 16:32:41 2024
| Host         : DESKTOP-MU42VMQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file zedboard_dpu_wrapper_timing_summary_routed.rpt -pb zedboard_dpu_wrapper_timing_summary_routed.pb -rpx zedboard_dpu_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zedboard_dpu_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.649     -147.685                    772               129728        0.050        0.000                      0               129728        1.167        0.000                       0                 66914  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                   ------------         ----------      --------------
clk_fpga_0                              {0.000 5.000}        10.000          100.000         
zedboard_dpu_i/clk_wiz_0/inst/clk_in1   {0.000 5.000}        10.000          100.000         
  clk_out150M_zedboard_dpu_clk_wiz_0_0  {0.000 3.333}        6.667           150.000         
  clk_out300M_zedboard_dpu_clk_wiz_0_0  {0.000 1.667}        3.333           300.000         
  clkfbout_zedboard_dpu_clk_wiz_0_0     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                    1.715        0.000                      0                 1960        0.070        0.000                      0                 1960        4.020        0.000                       0                   940  
zedboard_dpu_i/clk_wiz_0/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out150M_zedboard_dpu_clk_wiz_0_0       -0.649     -142.163                    704                79104        0.050        0.000                      0                79104        2.083        0.000                       0                 40823  
  clk_out300M_zedboard_dpu_clk_wiz_0_0       -0.237       -4.993                     62                42902        0.050        0.000                      0                42902        1.167        0.000                       0                 25147  
  clkfbout_zedboard_dpu_clk_wiz_0_0                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out300M_zedboard_dpu_clk_wiz_0_0  clk_out150M_zedboard_dpu_clk_wiz_0_0       -0.344       -0.529                      6                 3936        0.051        0.000                      0                 3936  
clk_out150M_zedboard_dpu_clk_wiz_0_0  clk_out300M_zedboard_dpu_clk_wiz_0_0        0.044        0.000                      0                 1827        0.051        0.000                      0                 1827  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.773ns  (logic 1.016ns (13.071%)  route 6.757ns (86.929%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.876 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.696     2.990    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X27Y99         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[2]/Q
                         net (fo=301, routed)         2.675     6.121    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/Q[1]
    SLICE_X31Y111        LUT3 (Prop_lut3_I2_O)        0.118     6.239 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_4/O
                         net (fo=3, routed)           0.726     6.965    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_4_n_0
    SLICE_X34Y111        LUT6 (Prop_lut6_I1_O)        0.326     7.291 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_3/O
                         net (fo=2, routed)           0.483     7.774    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_3_n_0
    SLICE_X34Y111        LUT5 (Prop_lut5_I4_O)        0.116     7.890 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_c6be7583[27]_i_1/O
                         net (fo=28, routed)          2.873    10.763    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[27]_1[0]
    SLICE_X30Y140        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.697    12.876    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X30Y140        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[16]/C
                         clock pessimism              0.129    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X30Y140        FDRE (Setup_fdre_C_CE)      -0.373    12.478    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[16]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.773ns  (logic 1.016ns (13.071%)  route 6.757ns (86.929%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.876 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.696     2.990    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X27Y99         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[2]/Q
                         net (fo=301, routed)         2.675     6.121    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/Q[1]
    SLICE_X31Y111        LUT3 (Prop_lut3_I2_O)        0.118     6.239 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_4/O
                         net (fo=3, routed)           0.726     6.965    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_4_n_0
    SLICE_X34Y111        LUT6 (Prop_lut6_I1_O)        0.326     7.291 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_3/O
                         net (fo=2, routed)           0.483     7.774    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_3_n_0
    SLICE_X34Y111        LUT5 (Prop_lut5_I4_O)        0.116     7.890 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_c6be7583[27]_i_1/O
                         net (fo=28, routed)          2.873    10.763    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[27]_1[0]
    SLICE_X30Y140        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.697    12.876    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X30Y140        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[18]/C
                         clock pessimism              0.129    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X30Y140        FDRE (Setup_fdre_C_CE)      -0.373    12.478    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[18]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.773ns  (logic 1.016ns (13.071%)  route 6.757ns (86.929%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.876 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.696     2.990    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X27Y99         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[2]/Q
                         net (fo=301, routed)         2.675     6.121    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/Q[1]
    SLICE_X31Y111        LUT3 (Prop_lut3_I2_O)        0.118     6.239 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_4/O
                         net (fo=3, routed)           0.726     6.965    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_4_n_0
    SLICE_X34Y111        LUT6 (Prop_lut6_I1_O)        0.326     7.291 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_3/O
                         net (fo=2, routed)           0.483     7.774    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_3_n_0
    SLICE_X34Y111        LUT5 (Prop_lut5_I4_O)        0.116     7.890 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_c6be7583[27]_i_1/O
                         net (fo=28, routed)          2.873    10.763    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[27]_1[0]
    SLICE_X30Y140        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.697    12.876    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X30Y140        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[21]/C
                         clock pessimism              0.129    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X30Y140        FDRE (Setup_fdre_C_CE)      -0.373    12.478    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[21]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.773ns  (logic 1.016ns (13.071%)  route 6.757ns (86.929%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.876 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.696     2.990    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X27Y99         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[2]/Q
                         net (fo=301, routed)         2.675     6.121    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/Q[1]
    SLICE_X31Y111        LUT3 (Prop_lut3_I2_O)        0.118     6.239 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_4/O
                         net (fo=3, routed)           0.726     6.965    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_4_n_0
    SLICE_X34Y111        LUT6 (Prop_lut6_I1_O)        0.326     7.291 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_3/O
                         net (fo=2, routed)           0.483     7.774    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_3_n_0
    SLICE_X34Y111        LUT5 (Prop_lut5_I4_O)        0.116     7.890 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_c6be7583[27]_i_1/O
                         net (fo=28, routed)          2.873    10.763    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[27]_1[0]
    SLICE_X30Y140        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.697    12.876    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X30Y140        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[23]/C
                         clock pessimism              0.129    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X30Y140        FDRE (Setup_fdre_C_CE)      -0.373    12.478    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[23]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.773ns  (logic 1.016ns (13.071%)  route 6.757ns (86.929%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.876 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.696     2.990    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X27Y99         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[2]/Q
                         net (fo=301, routed)         2.675     6.121    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/Q[1]
    SLICE_X31Y111        LUT3 (Prop_lut3_I2_O)        0.118     6.239 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_4/O
                         net (fo=3, routed)           0.726     6.965    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_4_n_0
    SLICE_X34Y111        LUT6 (Prop_lut6_I1_O)        0.326     7.291 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_3/O
                         net (fo=2, routed)           0.483     7.774    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_3_n_0
    SLICE_X34Y111        LUT5 (Prop_lut5_I4_O)        0.116     7.890 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_c6be7583[27]_i_1/O
                         net (fo=28, routed)          2.873    10.763    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[27]_1[0]
    SLICE_X30Y140        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.697    12.876    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X30Y140        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[25]/C
                         clock pessimism              0.129    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X30Y140        FDRE (Setup_fdre_C_CE)      -0.373    12.478    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[25]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.773ns  (logic 1.016ns (13.071%)  route 6.757ns (86.929%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.876 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.696     2.990    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X27Y99         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[2]/Q
                         net (fo=301, routed)         2.675     6.121    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/Q[1]
    SLICE_X31Y111        LUT3 (Prop_lut3_I2_O)        0.118     6.239 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_4/O
                         net (fo=3, routed)           0.726     6.965    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_4_n_0
    SLICE_X34Y111        LUT6 (Prop_lut6_I1_O)        0.326     7.291 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_3/O
                         net (fo=2, routed)           0.483     7.774    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_3_n_0
    SLICE_X34Y111        LUT5 (Prop_lut5_I4_O)        0.116     7.890 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_c6be7583[27]_i_1/O
                         net (fo=28, routed)          2.873    10.763    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[27]_1[0]
    SLICE_X30Y140        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.697    12.876    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X30Y140        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[26]/C
                         clock pessimism              0.129    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X30Y140        FDRE (Setup_fdre_C_CE)      -0.373    12.478    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[26]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.773ns  (logic 1.016ns (13.071%)  route 6.757ns (86.929%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.876 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.696     2.990    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X27Y99         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[2]/Q
                         net (fo=301, routed)         2.675     6.121    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/Q[1]
    SLICE_X31Y111        LUT3 (Prop_lut3_I2_O)        0.118     6.239 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_4/O
                         net (fo=3, routed)           0.726     6.965    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_4_n_0
    SLICE_X34Y111        LUT6 (Prop_lut6_I1_O)        0.326     7.291 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_3/O
                         net (fo=2, routed)           0.483     7.774    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_3_n_0
    SLICE_X34Y111        LUT5 (Prop_lut5_I4_O)        0.116     7.890 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_c6be7583[27]_i_1/O
                         net (fo=28, routed)          2.873    10.763    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[27]_1[0]
    SLICE_X30Y140        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.697    12.876    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X30Y140        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[27]/C
                         clock pessimism              0.129    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X30Y140        FDRE (Setup_fdre_C_CE)      -0.373    12.478    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[27]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.793ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_02150fbe_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.856ns  (logic 1.072ns (13.646%)  route 6.784ns (86.354%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 12.872 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.699     2.993    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X28Y96         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.419     3.412 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/Q
                         net (fo=41, routed)          2.380     5.792    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_438155a2[9]
    SLICE_X30Y110        LUT3 (Prop_lut3_I2_O)        0.325     6.117 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3/O
                         net (fo=20, routed)          1.392     7.510    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3_n_0
    SLICE_X42Y110        LUT6 (Prop_lut6_I2_O)        0.328     7.838 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_02150fbe[27]_i_1/O
                         net (fo=28, routed)          3.011    10.849    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_02150fbe_reg[27]_0[0]
    SLICE_X27Y139        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_02150fbe_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.693    12.872    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X27Y139        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_02150fbe_reg[18]/C
                         clock pessimism              0.129    13.001    
                         clock uncertainty           -0.154    12.847    
    SLICE_X27Y139        FDRE (Setup_fdre_C_CE)      -0.205    12.642    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_02150fbe_reg[18]
  -------------------------------------------------------------------
                         required time                         12.642    
                         arrival time                         -10.849    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             1.793ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_02150fbe_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.856ns  (logic 1.072ns (13.646%)  route 6.784ns (86.354%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 12.872 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.699     2.993    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X28Y96         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.419     3.412 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/Q
                         net (fo=41, routed)          2.380     5.792    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_438155a2[9]
    SLICE_X30Y110        LUT3 (Prop_lut3_I2_O)        0.325     6.117 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3/O
                         net (fo=20, routed)          1.392     7.510    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3_n_0
    SLICE_X42Y110        LUT6 (Prop_lut6_I2_O)        0.328     7.838 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_02150fbe[27]_i_1/O
                         net (fo=28, routed)          3.011    10.849    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_02150fbe_reg[27]_0[0]
    SLICE_X27Y139        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_02150fbe_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.693    12.872    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X27Y139        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_02150fbe_reg[21]/C
                         clock pessimism              0.129    13.001    
                         clock uncertainty           -0.154    12.847    
    SLICE_X27Y139        FDRE (Setup_fdre_C_CE)      -0.205    12.642    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_02150fbe_reg[21]
  -------------------------------------------------------------------
                         required time                         12.642    
                         arrival time                         -10.849    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             1.793ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_02150fbe_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.856ns  (logic 1.072ns (13.646%)  route 6.784ns (86.354%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 12.872 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.699     2.993    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X28Y96         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.419     3.412 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/Q
                         net (fo=41, routed)          2.380     5.792    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_438155a2[9]
    SLICE_X30Y110        LUT3 (Prop_lut3_I2_O)        0.325     6.117 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3/O
                         net (fo=20, routed)          1.392     7.510    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3_n_0
    SLICE_X42Y110        LUT6 (Prop_lut6_I2_O)        0.328     7.838 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_02150fbe[27]_i_1/O
                         net (fo=28, routed)          3.011    10.849    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_02150fbe_reg[27]_0[0]
    SLICE_X27Y139        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_02150fbe_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.693    12.872    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X27Y139        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_02150fbe_reg[25]/C
                         clock pessimism              0.129    13.001    
                         clock uncertainty           -0.154    12.847    
    SLICE_X27Y139        FDRE (Setup_fdre_C_CE)      -0.205    12.642    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_02150fbe_reg[25]
  -------------------------------------------------------------------
                         required time                         12.642    
                         arrival time                         -10.849    
  -------------------------------------------------------------------
                         slack                                  1.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_d5b02ea3_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_17b59b44_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.250ns (47.369%)  route 0.278ns (52.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.574     0.910    zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_axi_aclk
    SLICE_X26Y99         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_d5b02ea3_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_d5b02ea3_reg[29]/Q
                         net (fo=22, routed)          0.278     1.335    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_17b59b44_reg[0]
    SLICE_X27Y103        LUT5 (Prop_lut5_I2_O)        0.102     1.437 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_17b59b44[28]_i_1/O
                         net (fo=1, routed)           0.000     1.437    zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/D[18]
    SLICE_X27Y103        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_17b59b44_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.929     1.295    zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_axi_aclk
    SLICE_X27Y103        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_17b59b44_reg[28]/C
                         clock pessimism             -0.035     1.260    
    SLICE_X27Y103        FDRE (Hold_fdre_C_D)         0.107     1.367    zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_17b59b44_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_d5b02ea3_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_17b59b44_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.246ns (46.967%)  route 0.278ns (53.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.574     0.910    zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_axi_aclk
    SLICE_X26Y99         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_d5b02ea3_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_d5b02ea3_reg[29]/Q
                         net (fo=22, routed)          0.278     1.335    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_17b59b44_reg[0]
    SLICE_X27Y103        LUT5 (Prop_lut5_I3_O)        0.098     1.433 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_17b59b44[14]_i_1/O
                         net (fo=1, routed)           0.000     1.433    zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/D[10]
    SLICE_X27Y103        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_17b59b44_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.929     1.295    zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_axi_aclk
    SLICE_X27Y103        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_17b59b44_reg[14]/C
                         clock pessimism             -0.035     1.260    
    SLICE_X27Y103        FDRE (Hold_fdre_C_D)         0.092     1.352    zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_17b59b44_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_d5b02ea3_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_17b59b44_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.247ns (42.824%)  route 0.330ns (57.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.574     0.910    zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_axi_aclk
    SLICE_X26Y99         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_d5b02ea3_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_d5b02ea3_reg[29]/Q
                         net (fo=22, routed)          0.330     1.387    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_17b59b44_reg[0]
    SLICE_X27Y103        LUT5 (Prop_lut5_I1_O)        0.099     1.486 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_17b59b44[12]_i_1/O
                         net (fo=1, routed)           0.000     1.486    zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/D[8]
    SLICE_X27Y103        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_17b59b44_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.929     1.295    zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_axi_aclk
    SLICE_X27Y103        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_17b59b44_reg[12]/C
                         clock pessimism             -0.035     1.260    
    SLICE_X27Y103        FDRE (Hold_fdre_C_D)         0.107     1.367    zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_17b59b44_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_182904ee_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_5650b994_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.632     0.968    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X35Y119        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_182904ee_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y119        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_182904ee_reg/Q
                         net (fo=1, routed)           0.056     1.165    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_182904ee
    SLICE_X35Y119        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_5650b994_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.901     1.267    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X35Y119        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_5650b994_reg/C
                         clock pessimism             -0.299     0.968    
    SLICE_X35Y119        FDRE (Hold_fdre_C_D)         0.075     1.043    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_5650b994_reg
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_bc53a7bb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_e27884b5_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.658     0.994    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X29Y103        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_bc53a7bb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_bc53a7bb_reg/Q
                         net (fo=1, routed)           0.056     1.191    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_bc53a7bb
    SLICE_X29Y103        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_e27884b5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.930     1.296    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X29Y103        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_e27884b5_reg/C
                         clock pessimism             -0.302     0.994    
    SLICE_X29Y103        FDRE (Hold_fdre_C_D)         0.075     1.069    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_e27884b5_reg
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.654     0.990    zedboard_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X27Y141        FDRE                                         r  zedboard_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y141        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  zedboard_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.187    zedboard_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X27Y141        FDRE                                         r  zedboard_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.928     1.294    zedboard_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X27Y141        FDRE                                         r  zedboard_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.304     0.990    
    SLICE_X27Y141        FDRE (Hold_fdre_C_D)         0.075     1.065    zedboard_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.648     0.984    zedboard_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y122        FDRE                                         r  zedboard_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y122        FDRE (Prop_fdre_C_Q)         0.141     1.125 r  zedboard_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.190    zedboard_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X28Y122        FDRE                                         r  zedboard_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.917     1.283    zedboard_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y122        FDRE                                         r  zedboard_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.299     0.984    
    SLICE_X28Y122        FDRE (Hold_fdre_C_D)         0.075     1.059    zedboard_dpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_d5b02ea3_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_17b59b44_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.246ns (42.725%)  route 0.330ns (57.275%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.574     0.910    zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_axi_aclk
    SLICE_X26Y99         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_d5b02ea3_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_d5b02ea3_reg[29]/Q
                         net (fo=22, routed)          0.330     1.387    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_17b59b44_reg[0]
    SLICE_X27Y103        LUT5 (Prop_lut5_I3_O)        0.098     1.485 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_17b59b44[10]_i_1/O
                         net (fo=1, routed)           0.000     1.485    zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/D[7]
    SLICE_X27Y103        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_17b59b44_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.929     1.295    zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_axi_aclk
    SLICE_X27Y103        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_17b59b44_reg[10]/C
                         clock pessimism             -0.035     1.260    
    SLICE_X27Y103        FDRE (Hold_fdre_C_D)         0.091     1.351    zedboard_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_17b59b44_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_dpu_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[25]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.670%)  route 0.233ns (62.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.656     0.992    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X27Y102        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[25]/Q
                         net (fo=1, routed)           0.233     1.366    zedboard_dpu_i/processing_system7_0/inst/M_AXI_GP0_RDATA[25]
    PS7_X0Y0             PS7                                          r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.885     1.251    zedboard_dpu_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RDATA[25])
                                                      0.000     1.216    zedboard_dpu_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_ae9998a7_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.209ns (35.130%)  route 0.386ns (64.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.574     0.910    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X26Y99         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.164     1.074 f  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[2]/Q
                         net (fo=3, routed)           0.386     1.460    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg_n_0_[2]
    SLICE_X28Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.505 r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_ae9998a7[0]_i_1/O
                         net (fo=1, routed)           0.000     1.505    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_ae9998a7[0]_i_1_n_0
    SLICE_X28Y100        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_ae9998a7_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.931     1.297    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X28Y100        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_ae9998a7_reg[0]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.092     1.354    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_ae9998a7_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zedboard_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X27Y96    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X26Y96    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X26Y99    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X26Y99    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X26Y99    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X26Y99    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y99    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y99    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X26Y98    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_13b2b796_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y139   zedboard_dpu_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y139   zedboard_dpu_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y109   zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b1cd6231_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y109   zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b1cd6231_reg[20]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y109   zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b1cd6231_reg[22]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y109   zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b1cd6231_reg[28]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y109   zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b1cd6231_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y109   zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b1cd6231_reg[3]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y109   zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b1cd6231_reg[6]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y109   zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b1cd6231_reg[8]/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y139   zedboard_dpu_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y139   zedboard_dpu_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X27Y96    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y96    zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X27Y105   zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X28Y101   zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[10]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X27Y104   zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[11]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y105   zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[12]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y105   zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[13]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X27Y105   zedboard_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  zedboard_dpu_i/clk_wiz_0/inst/clk_in1
  To Clock:  zedboard_dpu_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zedboard_dpu_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zedboard_dpu_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out150M_zedboard_dpu_clk_wiz_0_0
  To Clock:  clk_out150M_zedboard_dpu_clk_wiz_0_0

Setup :          704  Failing Endpoints,  Worst Slack       -0.649ns,  Total Violation     -142.163ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.649ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_a8973e47/s_d34c3b53_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/s_89eeae3d_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@6.667ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.371ns  (logic 0.883ns (11.979%)  route 6.488ns (88.021%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 8.356 - 6.667 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.664     1.664    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_a8973e47/m_axi_dpu_aclk
    SLICE_X38Y36         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_a8973e47/s_d34c3b53_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.518     2.182 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_a8973e47/s_d34c3b53_reg[0]/Q
                         net (fo=64, routed)          6.488     8.670    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_94f12be3_reg[0][0]
    SLICE_X30Y131        LUT6 (Prop_lut6_I4_O)        0.124     8.794 r  zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_89eeae3d[16]_i_2/O
                         net (fo=1, routed)           0.000     8.794    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_89eeae3d[16]_i_2_n_0
    SLICE_X30Y131        MUXF7 (Prop_muxf7_I0_O)      0.241     9.035 r  zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_89eeae3d_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     9.035    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/s_89eeae3d_reg[39]_0[16]
    SLICE_X30Y131        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/s_89eeae3d_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.689     8.356    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/m_axi_dpu_aclk
    SLICE_X30Y131        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/s_89eeae3d_reg[16]/C
                         clock pessimism             -0.010     8.346    
                         clock uncertainty           -0.073     8.273    
    SLICE_X30Y131        FDRE (Setup_fdre_C_D)        0.113     8.386    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/s_89eeae3d_reg[16]
  -------------------------------------------------------------------
                         required time                          8.386    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                 -0.649    

Slack (VIOLATED) :        -0.641ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_a8973e47/s_d34c3b53_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/s_89eeae3d_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@6.667ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.314ns  (logic 0.859ns (11.745%)  route 6.455ns (88.255%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 8.356 - 6.667 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.664     1.664    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_a8973e47/m_axi_dpu_aclk
    SLICE_X38Y36         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_a8973e47/s_d34c3b53_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.518     2.182 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_a8973e47/s_d34c3b53_reg[0]/Q
                         net (fo=64, routed)          6.455     8.637    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_94f12be3_reg[0][0]
    SLICE_X28Y131        LUT6 (Prop_lut6_I4_O)        0.124     8.761 r  zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_89eeae3d[12]_i_3/O
                         net (fo=1, routed)           0.000     8.761    zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_89eeae3d[12]_i_3_n_0
    SLICE_X28Y131        MUXF7 (Prop_muxf7_I1_O)      0.217     8.978 r  zedboard_dpu_i/dpu_eu_0/inst/u_regs4/s_89eeae3d_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     8.978    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/s_89eeae3d_reg[39]_0[12]
    SLICE_X28Y131        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/s_89eeae3d_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.689     8.356    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/m_axi_dpu_aclk
    SLICE_X28Y131        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/s_89eeae3d_reg[12]/C
                         clock pessimism             -0.010     8.346    
                         clock uncertainty           -0.073     8.273    
    SLICE_X28Y131        FDRE (Setup_fdre_C_D)        0.064     8.337    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/s_89eeae3d_reg[12]
  -------------------------------------------------------------------
                         required time                          8.337    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                 -0.641    

Slack (VIOLATED) :        -0.639ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_35d7d1fc[1].u_896d2935/g_50d2534e[0].s_71b70688_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[0].u_mux_data/g_80f72853[0].s_27497744_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@6.667ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.097ns  (logic 0.741ns (10.442%)  route 6.356ns (89.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 8.324 - 6.667 ) 
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.902     1.902    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_35d7d1fc[1].u_896d2935/m_axi_dpu_aclk
    SLICE_X64Y113        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_35d7d1fc[1].u_896d2935/g_50d2534e[0].s_71b70688_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y113        FDRE (Prop_fdre_C_Q)         0.419     2.321 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_35d7d1fc[1].u_896d2935/g_50d2534e[0].s_71b70688_reg[0][23]/Q
                         net (fo=13, routed)          6.356     8.677    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[0].u_mux_data/g_80f72853[90].s_27497744_reg[95]_0[23]
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.322     8.999 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[0].u_mux_data/g_80f72853[0].s_27497744[23]_i_1/O
                         net (fo=1, routed)           0.000     8.999    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[0].u_mux_data/g_80f72853[0].s_27497744[23]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[0].u_mux_data/g_80f72853[0].s_27497744_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.657     8.324    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[0].u_mux_data/m_axi_dpu_aclk
    SLICE_X6Y41          FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[0].u_mux_data/g_80f72853[0].s_27497744_reg[23]/C
                         clock pessimism             -0.010     8.314    
                         clock uncertainty           -0.073     8.241    
    SLICE_X6Y41          FDRE (Setup_fdre_C_D)        0.118     8.359    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[0].u_mux_data/g_80f72853[0].s_27497744_reg[23]
  -------------------------------------------------------------------
                         required time                          8.359    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                 -0.639    

Slack (VIOLATED) :        -0.636ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_35d7d1fc[1].u_896d2935/g_50d2534e[0].s_71b70688_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[1].u_mux_data/g_80f72853[0].s_27497744_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@6.667ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.094ns  (logic 0.741ns (10.446%)  route 6.353ns (89.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 8.324 - 6.667 ) 
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.902     1.902    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_35d7d1fc[1].u_896d2935/m_axi_dpu_aclk
    SLICE_X64Y113        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_35d7d1fc[1].u_896d2935/g_50d2534e[0].s_71b70688_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y113        FDRE (Prop_fdre_C_Q)         0.419     2.321 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_35d7d1fc[1].u_896d2935/g_50d2534e[0].s_71b70688_reg[0][23]/Q
                         net (fo=13, routed)          6.353     8.674    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[1].u_mux_data/g_80f72853[90].s_27497744_reg[95]_0[23]
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.322     8.996 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[1].u_mux_data/g_80f72853[0].s_27497744[23]_i_1/O
                         net (fo=1, routed)           0.000     8.996    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[1].u_mux_data/g_80f72853[0].s_27497744[23]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[1].u_mux_data/g_80f72853[0].s_27497744_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.657     8.324    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[1].u_mux_data/m_axi_dpu_aclk
    SLICE_X6Y41          FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[1].u_mux_data/g_80f72853[0].s_27497744_reg[23]/C
                         clock pessimism             -0.010     8.314    
                         clock uncertainty           -0.073     8.241    
    SLICE_X6Y41          FDRE (Setup_fdre_C_D)        0.118     8.359    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[1].u_mux_data/g_80f72853[0].s_27497744_reg[23]
  -------------------------------------------------------------------
                         required time                          8.359    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                 -0.636    

Slack (VIOLATED) :        -0.596ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[3].u_727df53e/g_7e013b5a[3].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_8a83412b/g_c7ad9d63[3].g_bfd6fdf7[0].s_2da0989c_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@6.667ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 0.558ns (7.972%)  route 6.442ns (92.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 8.305 - 6.667 ) 
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.848     1.848    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[3].u_727df53e/g_7e013b5a[3].g_b95b5937.u_6ee4500c/inst_dsp48e2/m_axi_dpu_aclk
    DSP48_X0Y19          DSP48E1                                      r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[3].u_727df53e/g_7e013b5a[3].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434     2.282 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[3].u_727df53e/g_7e013b5a[3].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/P[8]
                         net (fo=1, routed)           6.442     8.723    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_8a83412b/s_8f497715[1100]
    SLICE_X44Y127        LUT6 (Prop_lut6_I1_O)        0.124     8.847 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_8a83412b/g_c7ad9d63[3].g_bfd6fdf7[0].s_2da0989c[8]_i_1/O
                         net (fo=1, routed)           0.000     8.847    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_8a83412b/g_c7ad9d63[3].g_bfd6fdf7[0].s_2da0989c[8]_i_1_n_0
    SLICE_X44Y127        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_8a83412b/g_c7ad9d63[3].g_bfd6fdf7[0].s_2da0989c_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.638     8.305    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_8a83412b/m_axi_dpu_aclk
    SLICE_X44Y127        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_8a83412b/g_c7ad9d63[3].g_bfd6fdf7[0].s_2da0989c_reg[8]/C
                         clock pessimism             -0.010     8.295    
                         clock uncertainty           -0.073     8.222    
    SLICE_X44Y127        FDRE (Setup_fdre_C_D)        0.029     8.251    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_8a83412b/g_c7ad9d63[3].g_bfd6fdf7[0].s_2da0989c_reg[8]
  -------------------------------------------------------------------
                         required time                          8.251    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                 -0.596    

Slack (VIOLATED) :        -0.585ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].s_8886257b_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@6.667ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.622ns  (logic 0.456ns (6.886%)  route 6.166ns (93.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 8.321 - 6.667 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.839     1.839    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/m_axi_dpu_aclk
    SLICE_X41Y112        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].s_8886257b_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y112        FDRE (Prop_fdre_C_Q)         0.456     2.295 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].s_8886257b_reg[21]/Q
                         net (fo=2, routed)           6.166     8.461    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1_0[21]
    DSP48_X1Y9           DSP48E1                                      r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.654     8.321    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_b95b5937.u_6ee4500c/inst_dsp48e2/m_axi_dpu_aclk
    DSP48_X1Y9           DSP48E1                                      r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
                         clock pessimism             -0.010     8.311    
                         clock uncertainty           -0.073     8.238    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.362     7.876    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1
  -------------------------------------------------------------------
                         required time                          7.876    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                 -0.585    

Slack (VIOLATED) :        -0.581ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/s_85326035_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_92cda069_reg_4/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@6.667ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 0.456ns (6.906%)  route 6.147ns (93.094%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 8.356 - 6.667 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.699     1.699    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/m_axi_dpu_aclk
    SLICE_X55Y69         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/s_85326035_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.456     2.155 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/s_85326035_reg[3]/Q
                         net (fo=27, routed)          6.147     8.302    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_ffc31309[3]
    RAMB36_X2Y29         RAMB36E1                                     r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_92cda069_reg_4/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.689     8.356    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/m_axi_dpu_aclk
    RAMB36_X2Y29         RAMB36E1                                     r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
                         clock pessimism              0.004     8.360    
                         clock uncertainty           -0.073     8.287    
    RAMB36_X2Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     7.721    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_92cda069_reg_4
  -------------------------------------------------------------------
                         required time                          7.721    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                 -0.581    

Slack (VIOLATED) :        -0.576ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/s_85326035_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_3/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@6.667ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.596ns  (logic 0.456ns (6.913%)  route 6.140ns (93.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 8.354 - 6.667 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.699     1.699    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/m_axi_dpu_aclk
    SLICE_X55Y69         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/s_85326035_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.456     2.155 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/s_85326035_reg[4]/Q
                         net (fo=27, routed)          6.140     8.295    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_ffc31309[4]
    RAMB36_X2Y28         RAMB36E1                                     r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_3/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.687     8.354    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/m_axi_dpu_aclk
    RAMB36_X2Y28         RAMB36E1                                     r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
                         clock pessimism              0.004     8.358    
                         clock uncertainty           -0.073     8.285    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     7.719    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_3
  -------------------------------------------------------------------
                         required time                          7.719    
                         arrival time                          -8.295    
  -------------------------------------------------------------------
                         slack                                 -0.576    

Slack (VIOLATED) :        -0.574ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_e15749af[1].s_fefae435_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_585e8a0a/g_140a8eb4[1].u_2a919f82/s_92cda069_reg_3/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@6.667ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.424ns  (logic 0.419ns (6.522%)  route 6.005ns (93.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 8.270 - 6.667 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.733     1.733    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/m_axi_dpu_aclk
    SLICE_X75Y42         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_e15749af[1].s_fefae435_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y42         FDRE (Prop_fdre_C_Q)         0.419     2.152 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_e15749af[1].s_fefae435_reg/Q
                         net (fo=6, routed)           6.005     8.157    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_585e8a0a/g_140a8eb4[1].u_2a919f82/s_09f7d306[0]
    RAMB36_X1Y4          RAMB36E1                                     r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_585e8a0a/g_140a8eb4[1].u_2a919f82/s_92cda069_reg_3/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.604     8.270    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_585e8a0a/g_140a8eb4[1].u_2a919f82/m_axi_dpu_aclk
    RAMB36_X1Y4          RAMB36E1                                     r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_585e8a0a/g_140a8eb4[1].u_2a919f82/s_92cda069_reg_3/CLKBWRCLK
                         clock pessimism              0.004     8.274    
                         clock uncertainty           -0.073     8.202    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.618     7.584    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_585e8a0a/g_140a8eb4[1].u_2a919f82/s_92cda069_reg_3
  -------------------------------------------------------------------
                         required time                          7.584    
                         arrival time                          -8.157    
  -------------------------------------------------------------------
                         slack                                 -0.574    

Slack (VIOLATED) :        -0.570ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[11].s_8886257b_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[11].u_727df53e/g_7e013b5a[0].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@6.667ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.451ns  (logic 0.419ns (6.496%)  route 6.032ns (93.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 8.324 - 6.667 ) 
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.826     1.826    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/m_axi_dpu_aclk
    SLICE_X45Y127        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[11].s_8886257b_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y127        FDRE (Prop_fdre_C_Q)         0.419     2.245 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[11].s_8886257b_reg[27]/Q
                         net (fo=8, routed)           6.032     8.277    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[11].u_727df53e/g_7e013b5a[0].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1_0[23]
    DSP48_X1Y11          DSP48E1                                      r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[11].u_727df53e/g_7e013b5a[0].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.657     8.324    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[11].u_727df53e/g_7e013b5a[0].g_b95b5937.u_6ee4500c/inst_dsp48e2/m_axi_dpu_aclk
    DSP48_X1Y11          DSP48E1                                      r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[11].u_727df53e/g_7e013b5a[0].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
                         clock pessimism             -0.010     8.314    
                         clock uncertainty           -0.073     8.241    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.534     7.707    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[11].u_727df53e/g_7e013b5a[0].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1
  -------------------------------------------------------------------
                         required time                          7.707    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                 -0.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[1].g_40ae2e02.m_1dba719c/s_c63cd6a9_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[1].u_842ea6d7/g_7f7da5da.u_52ef9738/u_c2b52391/s_92cda069_reg_0_31_78_83/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.544%)  route 0.235ns (62.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.666ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.666     0.666    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[1].g_40ae2e02.m_1dba719c/m_axi_dpu_aclk
    SLICE_X81Y100        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[1].g_40ae2e02.m_1dba719c/s_c63cd6a9_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.141     0.807 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[1].g_40ae2e02.m_1dba719c/s_c63cd6a9_reg[82]/Q
                         net (fo=1, routed)           0.235     1.042    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[1].u_842ea6d7/g_7f7da5da.u_52ef9738/u_c2b52391/s_92cda069_reg_0_31_78_83/DIC0
    SLICE_X82Y97         RAMD32                                       r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[1].u_842ea6d7/g_7f7da5da.u_52ef9738/u_c2b52391/s_92cda069_reg_0_31_78_83/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.853     0.853    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[1].u_842ea6d7/g_7f7da5da.u_52ef9738/u_c2b52391/s_92cda069_reg_0_31_78_83/WCLK
    SLICE_X82Y97         RAMD32                                       r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[1].u_842ea6d7/g_7f7da5da.u_52ef9738/u_c2b52391/s_92cda069_reg_0_31_78_83/RAMC/CLK
                         clock pessimism             -0.005     0.848    
    SLICE_X82Y97         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.992    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[1].u_842ea6d7/g_7f7da5da.u_52ef9738/u_c2b52391/s_92cda069_reg_0_31_78_83/RAMC
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_be4ea361/s_ceef859b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_be4ea361/s_9839667d_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.280%)  route 0.225ns (54.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.545     0.545    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_be4ea361/m_axi_dpu_aclk
    SLICE_X51Y25         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_be4ea361/s_ceef859b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     0.686 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_be4ea361/s_ceef859b_reg[7]/Q
                         net (fo=1, routed)           0.225     0.910    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_87e1526d/s_9839667d_reg[10]_0[7]
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.045     0.955 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_87e1526d/s_9839667d[7]_i_1/O
                         net (fo=1, routed)           0.000     0.955    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_be4ea361/s_9839667d_reg[10]_1[7]
    SLICE_X47Y28         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_be4ea361/s_9839667d_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.817     0.817    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_be4ea361/m_axi_dpu_aclk
    SLICE_X47Y28         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_be4ea361/s_9839667d_reg[7]/C
                         clock pessimism             -0.005     0.812    
    SLICE_X47Y28         FDRE (Hold_fdre_C_D)         0.092     0.904    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_be4ea361/s_9839667d_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].u_565c7de2/g_d1dd9bbb.s_e1ab976b_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].u_565c7de2/g_d1dd9bbb.s_74431b26_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.173%)  route 0.199ns (48.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.543     0.543    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].u_565c7de2/m_axi_dpu_aclk
    SLICE_X50Y70         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].u_565c7de2/g_d1dd9bbb.s_e1ab976b_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.164     0.707 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].u_565c7de2/g_d1dd9bbb.s_e1ab976b_reg[16]/Q
                         net (fo=1, routed)           0.199     0.906    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].u_565c7de2/g_d1dd9bbb.s_e1ab976b_reg_n_0_[16]
    SLICE_X49Y70         LUT3 (Prop_lut3_I1_O)        0.045     0.951 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].u_565c7de2/g_d1dd9bbb.s_74431b26[16]_i_1__0/O
                         net (fo=1, routed)           0.000     0.951    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].u_565c7de2/g_d1dd9bbb.s_e1ab976b[16]
    SLICE_X49Y70         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].u_565c7de2/g_d1dd9bbb.s_74431b26_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.813     0.813    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].u_565c7de2/m_axi_dpu_aclk
    SLICE_X49Y70         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].u_565c7de2/g_d1dd9bbb.s_74431b26_reg[16]/C
                         clock pessimism             -0.005     0.808    
    SLICE_X49Y70         FDRE (Hold_fdre_C_D)         0.091     0.899    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].u_565c7de2/g_d1dd9bbb.s_74431b26_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_87e1526d/u_d6a16abd/u_c2b52391/s_f9de5723_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_87e1526d/s_15c80d80_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.366%)  route 0.178ns (54.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.558     0.558    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_87e1526d/u_d6a16abd/u_c2b52391/m_axi_dpu_aclk
    SLICE_X50Y44         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_87e1526d/u_d6a16abd/u_c2b52391/s_f9de5723_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.148     0.706 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_87e1526d/u_d6a16abd/u_c2b52391/s_f9de5723_reg[124]/Q
                         net (fo=1, routed)           0.178     0.884    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_87e1526d/s_f9de5723[124]
    SLICE_X46Y44         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_87e1526d/s_15c80d80_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.829     0.829    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_87e1526d/m_axi_dpu_aclk
    SLICE_X46Y44         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_87e1526d/s_15c80d80_reg[124]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X46Y44         FDRE (Hold_fdre_C_D)         0.007     0.831    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_87e1526d/s_15c80d80_reg[124]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/g_e9ef34cd[1].g_6d745a4a.s_9b77c7af_reg[1][75]/C
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/g_3fc22ade.s_b781e8f7_reg[171]/D
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.171%)  route 0.228ns (61.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.546     0.546    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/m_axi_dpu_aclk
    SLICE_X52Y26         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/g_e9ef34cd[1].g_6d745a4a.s_9b77c7af_reg[1][75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/g_e9ef34cd[1].g_6d745a4a.s_9b77c7af_reg[1][75]/Q
                         net (fo=1, routed)           0.228     0.915    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/g_3fc22ade.s_b781e8f7_reg[383]_0[171]
    SLICE_X46Y26         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/g_3fc22ade.s_b781e8f7_reg[171]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.814     0.814    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/m_axi_dpu_aclk
    SLICE_X46Y26         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/g_3fc22ade.s_b781e8f7_reg[171]/C
                         clock pessimism             -0.005     0.809    
    SLICE_X46Y26         FDRE (Hold_fdre_C_D)         0.053     0.862    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/g_3fc22ade.s_b781e8f7_reg[171]
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_87e1526d/s_15c80d80_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_be4ea361/s_ac1e4adb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.283%)  route 0.225ns (54.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.554     0.554    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_87e1526d/m_axi_dpu_aclk
    SLICE_X53Y35         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_87e1526d/s_15c80d80_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_87e1526d/s_15c80d80_reg[84]/Q
                         net (fo=11, routed)          0.225     0.919    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_87e1526d/s_0ed1040a[84]
    SLICE_X49Y35         LUT6 (Prop_lut6_I3_O)        0.045     0.964 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_87e1526d/s_ac1e4adb[4]_i_1/O
                         net (fo=1, routed)           0.000     0.964    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_be4ea361/s_ac1e4adb_reg[10]_3[4]
    SLICE_X49Y35         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_be4ea361/s_ac1e4adb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.824     0.824    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_be4ea361/m_axi_dpu_aclk
    SLICE_X49Y35         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_be4ea361/s_ac1e4adb_reg[4]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X49Y35         FDRE (Hold_fdre_C_D)         0.092     0.911    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_be4ea361/s_ac1e4adb_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_a838ec59/g_e57cde19[1].u_mux_data/g_80f72853[0].s_27497744_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_585e8a0a/g_140a8eb4[1].u_2a919f82/s_92cda069_reg_0/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.737%)  route 0.125ns (43.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.612     0.612    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_a838ec59/g_e57cde19[1].u_mux_data/m_axi_dpu_aclk
    SLICE_X92Y46         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_a838ec59/g_e57cde19[1].u_mux_data/g_80f72853[0].s_27497744_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y46         FDRE (Prop_fdre_C_Q)         0.164     0.776 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_a838ec59/g_e57cde19[1].u_mux_data/g_80f72853[0].s_27497744_reg[10]/Q
                         net (fo=1, routed)           0.125     0.901    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_585e8a0a/g_140a8eb4[1].u_2a919f82/s_eef275c5[10]
    RAMB36_X4Y9          RAMB36E1                                     r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_585e8a0a/g_140a8eb4[1].u_2a919f82/s_92cda069_reg_0/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.924     0.924    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_585e8a0a/g_140a8eb4[1].u_2a919f82/m_axi_dpu_aclk
    RAMB36_X4Y9          RAMB36E1                                     r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_585e8a0a/g_140a8eb4[1].u_2a919f82/s_92cda069_reg_0/CLKARDCLK
                         clock pessimism             -0.233     0.691    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.155     0.846    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_585e8a0a/g_140a8eb4[1].u_2a919f82/s_92cda069_reg_0
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[5].u_mux_data/g_80f72853[0].s_27497744_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[5].u_023226ce/s_92cda069_reg_4/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.971ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.654     0.654    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[5].u_mux_data/m_axi_dpu_aclk
    SLICE_X54Y136        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[5].u_mux_data/g_80f72853[0].s_27497744_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y136        FDRE (Prop_fdre_C_Q)         0.164     0.818 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[5].u_mux_data/g_80f72853[0].s_27497744_reg[80]/Q
                         net (fo=1, routed)           0.107     0.925    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[5].u_023226ce/s_ed2ea61d[80]
    RAMB36_X3Y27         RAMB36E1                                     r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[5].u_023226ce/s_92cda069_reg_4/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.971     0.971    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[5].u_023226ce/m_axi_dpu_aclk
    RAMB36_X3Y27         RAMB36E1                                     r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[5].u_023226ce/s_92cda069_reg_4/CLKARDCLK
                         clock pessimism             -0.257     0.715    
    RAMB36_X3Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.155     0.870    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[5].u_023226ce/s_92cda069_reg_4
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/g_e9ef34cd[3].g_6d745a4a.s_9b77c7af_reg[3][81]/C
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/g_3fc22ade.s_b781e8f7_reg[369]/D
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.447%)  route 0.257ns (64.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.553     0.553    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/m_axi_dpu_aclk
    SLICE_X53Y50         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/g_e9ef34cd[3].g_6d745a4a.s_9b77c7af_reg[3][81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/g_e9ef34cd[3].g_6d745a4a.s_9b77c7af_reg[3][81]/Q
                         net (fo=1, routed)           0.257     0.950    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/g_3fc22ade.s_b781e8f7_reg[383]_0[369]
    SLICE_X41Y55         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/g_3fc22ade.s_b781e8f7_reg[369]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.824     0.824    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/m_axi_dpu_aclk
    SLICE_X41Y55         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/g_3fc22ade.s_b781e8f7_reg[369]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X41Y55         FDRE (Hold_fdre_C_D)         0.076     0.895    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/g_3fc22ade.s_b781e8f7_reg[369]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[11].u_mux_data/g_80f72853[0].s_27497744_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[11].u_023226ce/s_92cda069_reg_2/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.593     0.593    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[11].u_mux_data/m_axi_dpu_aclk
    SLICE_X90Y75         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[11].u_mux_data/g_80f72853[0].s_27497744_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y75         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[11].u_mux_data/g_80f72853[0].s_27497744_reg[44]/Q
                         net (fo=1, routed)           0.106     0.863    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[11].u_023226ce/s_ed2ea61d[44]
    RAMB36_X4Y15         RAMB36E1                                     r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[11].u_023226ce/s_92cda069_reg_2/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.906     0.906    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[11].u_023226ce/m_axi_dpu_aclk
    RAMB36_X4Y15         RAMB36E1                                     r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[11].u_023226ce/s_92cda069_reg_2/CLKARDCLK
                         clock pessimism             -0.254     0.652    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.155     0.807    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[11].u_023226ce/s_92cda069_reg_2
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out150M_zedboard_dpu_clk_wiz_0_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X0Y11      zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_a8973e47/s_1a3af9fa_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         6.667       3.224      DSP48_X2Y35      zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[1].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         6.667       3.224      DSP48_X4Y59      zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[9].u_727df53e/g_7e013b5a[1].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         6.667       3.224      DSP48_X2Y19      zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[3].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         6.667       3.224      DSP48_X2Y45      zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[5].u_727df53e/g_7e013b5a[3].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         6.667       3.224      DSP48_X2Y53      zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[2].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         6.667       3.224      DSP48_X4Y49      zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[9].u_727df53e/g_7e013b5a[2].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         6.667       3.224      DSP48_X3Y36      zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[10].u_727df53e/g_7e013b5a[0].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         6.667       3.224      DSP48_X3Y37      zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[0].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         6.667       3.224      DSP48_X2Y52      zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[3].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y2  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X50Y74     zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_72_77/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X50Y74     zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_72_77/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X50Y74     zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_72_77/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X50Y74     zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_72_77/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X50Y74     zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_72_77/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X50Y74     zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_72_77/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X50Y74     zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_72_77/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X50Y74     zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_72_77/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y82     zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[1].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_78_83/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X42Y82     zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[1].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_78_83/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X58Y89     zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X58Y89     zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X58Y89     zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X58Y89     zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X58Y89     zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X58Y89     zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X58Y89     zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X58Y89     zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y73     zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X46Y73     zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out300M_zedboard_dpu_clk_wiz_0_0
  To Clock:  clk_out300M_zedboard_dpu_clk_wiz_0_0

Setup :           62  Failing Endpoints,  Worst Slack       -0.237ns,  Total Violation       -4.993ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.237ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].s_ad0850dd_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@3.333ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.419ns (13.768%)  route 2.624ns (86.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 4.851 - 3.333 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.754     1.754    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/dpu_2x_clk
    SLICE_X23Y49         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.419     2.173 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[9]/Q
                         net (fo=2, routed)           2.624     4.797    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988_n_22
    SLICE_X27Y88         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].s_ad0850dd_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     3.333 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     5.103    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     1.230 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     3.242    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.333 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.518     4.851    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/dpu_2x_clk
    SLICE_X27Y88         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].s_ad0850dd_reg[9]/C
                         clock pessimism             -0.010     4.841    
                         clock uncertainty           -0.066     4.775    
    SLICE_X27Y88         FDRE (Setup_fdre_C_D)       -0.215     4.560    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].s_ad0850dd_reg[9]
  -------------------------------------------------------------------
                         required time                          4.560    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].s_7b55f7d8_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].u_0a74c988/g_6fde1118.srl_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@3.333ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.478ns (16.433%)  route 2.431ns (83.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 4.850 - 3.333 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.756     1.756    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/dpu_2x_clk
    SLICE_X20Y49         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].s_7b55f7d8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.478     2.234 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].s_7b55f7d8_reg/Q
                         net (fo=33, routed)          2.431     4.665    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].u_0a74c988/E[0]
    SLICE_X26Y87         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].u_0a74c988/g_6fde1118.srl_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     3.333 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     5.103    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     1.230 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     3.242    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.333 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.517     4.850    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].u_0a74c988/dpu_2x_clk
    SLICE_X26Y87         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].u_0a74c988/g_6fde1118.srl_reg[12]/C
                         clock pessimism             -0.010     4.840    
                         clock uncertainty           -0.066     4.774    
    SLICE_X26Y87         FDRE (Setup_fdre_C_CE)      -0.346     4.428    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].u_0a74c988/g_6fde1118.srl_reg[12]
  -------------------------------------------------------------------
                         required time                          4.428    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.190ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].u_0a74c988/g_6fde1118.srl_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@3.333ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.434ns (14.060%)  route 2.653ns (85.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 4.850 - 3.333 ) 
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.847     1.847    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X0Y18          DSP48E1                                      r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.434     2.281 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/P[22]
                         net (fo=1, routed)           2.653     4.933    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].u_0a74c988/D[12]
    SLICE_X26Y87         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].u_0a74c988/g_6fde1118.srl_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     3.333 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     5.103    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     1.230 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     3.242    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.333 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.517     4.850    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].u_0a74c988/dpu_2x_clk
    SLICE_X26Y87         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].u_0a74c988/g_6fde1118.srl_reg[12]/C
                         clock pessimism             -0.010     4.840    
                         clock uncertainty           -0.066     4.774    
    SLICE_X26Y87         FDRE (Setup_fdre_C_D)       -0.031     4.743    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].u_0a74c988/g_6fde1118.srl_reg[12]
  -------------------------------------------------------------------
                         required time                          4.743    
                         arrival time                          -4.933    
  -------------------------------------------------------------------
                         slack                                 -0.190    

Slack (VIOLATED) :        -0.188ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@3.333ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 0.434ns (14.357%)  route 2.589ns (85.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 4.805 - 3.333 ) 
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.847     1.847    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X0Y17          DSP48E1                                      r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_P[35])
                                                      0.434     2.281 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/P[35]
                         net (fo=2, routed)           2.589     4.869    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/s_6524d426[0]_167[25]
    SLICE_X41Y66         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     3.333 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     5.103    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     1.230 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     3.242    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.333 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.472     4.805    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/dpu_2x_clk
    SLICE_X41Y66         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[25]/C
                         clock pessimism             -0.010     4.795    
                         clock uncertainty           -0.066     4.729    
    SLICE_X41Y66         FDRE (Setup_fdre_C_D)       -0.047     4.682    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[25]
  -------------------------------------------------------------------
                         required time                          4.682    
                         arrival time                          -4.869    
  -------------------------------------------------------------------
                         slack                                 -0.188    

Slack (VIOLATED) :        -0.178ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_e786f6ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].s_e786f6ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@3.333ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.456ns (13.696%)  route 2.873ns (86.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 5.033 - 3.333 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.748     1.748    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/dpu_2x_clk
    SLICE_X23Y36         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_e786f6ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDRE (Prop_fdre_C_Q)         0.456     2.204 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_e786f6ff_reg[2]/Q
                         net (fo=2, routed)           2.873     5.077    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].s_e786f6ff_reg[7]_0[2]
    SLICE_X29Y102        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].s_e786f6ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     3.333 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     5.103    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     1.230 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     3.242    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.333 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.700     5.033    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/dpu_2x_clk
    SLICE_X29Y102        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].s_e786f6ff_reg[2]/C
                         clock pessimism             -0.010     5.023    
                         clock uncertainty           -0.066     4.957    
    SLICE_X29Y102        FDRE (Setup_fdre_C_D)       -0.058     4.899    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].s_e786f6ff_reg[2]
  -------------------------------------------------------------------
                         required time                          4.899    
                         arrival time                          -5.077    
  -------------------------------------------------------------------
                         slack                                 -0.178    

Slack (VIOLATED) :        -0.176ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@3.333ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 0.419ns (14.963%)  route 2.381ns (85.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 5.004 - 3.333 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.679     1.679    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/dpu_2x_clk
    SLICE_X31Y75         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.419     2.098 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[3]/Q
                         net (fo=2, routed)           2.381     4.479    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/Q[3]
    DSP48_X0Y17          DSP48E1                                      r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     3.333 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     5.103    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     1.230 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     3.242    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.333 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.671     5.004    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X0Y17          DSP48E1                                      r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                         clock pessimism             -0.010     4.994    
                         clock uncertainty           -0.066     4.928    
    DSP48_X0Y17          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.625     4.303    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1
  -------------------------------------------------------------------
                         required time                          4.303    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                 -0.176    

Slack (VIOLATED) :        -0.173ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@3.333ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 0.434ns (14.187%)  route 2.625ns (85.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 4.854 - 3.333 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.845     1.845    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X1Y17          DSP48E1                                      r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.434     2.279 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/P[22]
                         net (fo=1, routed)           2.625     4.904    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/D[12]
    SLICE_X30Y87         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     3.333 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     5.103    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     1.230 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     3.242    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.333 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.521     4.854    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/dpu_2x_clk
    SLICE_X30Y87         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[12]/C
                         clock pessimism             -0.010     4.844    
                         clock uncertainty           -0.066     4.778    
    SLICE_X30Y87         FDRE (Setup_fdre_C_D)       -0.047     4.731    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[12]
  -------------------------------------------------------------------
                         required time                          4.731    
                         arrival time                          -4.904    
  -------------------------------------------------------------------
                         slack                                 -0.173    

Slack (VIOLATED) :        -0.164ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@3.333ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.478ns (16.963%)  route 2.340ns (83.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 4.999 - 3.333 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.647     1.647    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X38Y63         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.478     2.125 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[5]/Q
                         net (fo=2, routed)           2.340     4.465    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/Q[5]
    DSP48_X1Y15          DSP48E1                                      r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     3.333 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     5.103    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     1.230 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     3.242    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.333 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.666     4.999    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X1Y15          DSP48E1                                      r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                         clock pessimism             -0.010     4.989    
                         clock uncertainty           -0.066     4.923    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.622     4.301    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1
  -------------------------------------------------------------------
                         required time                          4.301    
                         arrival time                          -4.465    
  -------------------------------------------------------------------
                         slack                                 -0.164    

Slack (VIOLATED) :        -0.159ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@3.333ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.062ns  (logic 0.434ns (14.174%)  route 2.628ns (85.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 4.854 - 3.333 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.845     1.845    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X1Y17          DSP48E1                                      r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_CLK_P[38])
                                                      0.434     2.279 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/P[38]
                         net (fo=1, routed)           2.628     4.906    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/D[28]
    SLICE_X30Y87         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     3.333 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     5.103    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     1.230 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     3.242    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.333 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.521     4.854    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/dpu_2x_clk
    SLICE_X30Y87         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[28]/C
                         clock pessimism             -0.010     4.844    
                         clock uncertainty           -0.066     4.778    
    SLICE_X30Y87         FDRE (Setup_fdre_C_D)       -0.030     4.748    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[28]
  -------------------------------------------------------------------
                         required time                          4.748    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                 -0.159    

Slack (VIOLATED) :        -0.158ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_da620ee3[0].s_a1fd519f_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_da620ee3[0].g_5bbf8770[5].s_fdf9af27_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@3.333ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.478ns (15.303%)  route 2.646ns (84.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 4.888 - 3.333 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.632     1.632    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X34Y75         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_da620ee3[0].s_a1fd519f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.478     2.110 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_da620ee3[0].s_a1fd519f_reg/Q
                         net (fo=12, routed)          2.646     4.756    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_da620ee3[0].s_a1fd519f
    SLICE_X31Y24         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_da620ee3[0].g_5bbf8770[5].s_fdf9af27_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     3.333 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     5.103    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     1.230 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     3.242    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.333 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.554     4.888    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X31Y24         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_da620ee3[0].g_5bbf8770[5].s_fdf9af27_reg/C
                         clock pessimism             -0.010     4.878    
                         clock uncertainty           -0.066     4.812    
    SLICE_X31Y24         FDRE (Setup_fdre_C_D)       -0.214     4.598    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_da620ee3[0].g_5bbf8770[5].s_fdf9af27_reg
  -------------------------------------------------------------------
                         required time                          4.598    
                         arrival time                          -4.756    
  -------------------------------------------------------------------
                         slack                                 -0.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].g_1714e1cc.s_a45d67bf_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CEM
                            (rising edge-triggered cell DSP48E1 clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.129%)  route 0.115ns (44.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.971ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.611     0.611    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/dpu_2x_clk
    SLICE_X93Y41         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].g_1714e1cc.s_a45d67bf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y41         FDRE (Prop_fdre_C_Q)         0.141     0.752 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].g_1714e1cc.s_a45d67bf_reg/Q
                         net (fo=3, routed)           0.115     0.866    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1_1
    DSP48_X3Y16          DSP48E1                                      r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CEM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.971     0.971    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X3Y16          DSP48E1                                      r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                         clock pessimism             -0.254     0.716    
    DSP48_X3Y16          DSP48E1 (Hold_dsp48e1_CLK_CEM)
                                                      0.100     0.816    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].s_ad0850dd_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.148ns (34.597%)  route 0.280ns (65.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.582     0.582    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/dpu_2x_clk
    SLICE_X86Y90         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].s_ad0850dd_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.148     0.730 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].s_ad0850dd_reg[27]/Q
                         net (fo=1, routed)           0.280     1.009    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].s_ad0850dd_reg_n_0_[27]
    SLICE_X86Y101        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.940     0.940    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/dpu_2x_clk
    SLICE_X86Y101        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[27]/C
                         clock pessimism             -0.005     0.935    
    SLICE_X86Y101        FDRE (Hold_fdre_C_D)         0.023     0.958    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_1714e1cc.s_a45d67bf_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CEM
                            (rising edge-triggered cell DSP48E1 clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.055%)  route 0.115ns (44.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.601     0.601    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/dpu_2x_clk
    SLICE_X93Y83         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_1714e1cc.s_a45d67bf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y83         FDRE (Prop_fdre_C_Q)         0.141     0.742 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_1714e1cc.s_a45d67bf_reg/Q
                         net (fo=3, routed)           0.115     0.857    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1_1
    DSP48_X3Y33          DSP48E1                                      r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CEM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.959     0.959    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X3Y33          DSP48E1                                      r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                         clock pessimism             -0.254     0.704    
    DSP48_X3Y33          DSP48E1 (Hold_dsp48e1_CLK_CEM)
                                                      0.100     0.804    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_1714e1cc.s_a45d67bf_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CEM
                            (rising edge-triggered cell DSP48E1 clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.055%)  route 0.115ns (44.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.593     0.593    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X11Y37         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_1714e1cc.s_a45d67bf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_1714e1cc.s_a45d67bf_reg/Q
                         net (fo=3, routed)           0.115     0.849    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1_1
    DSP48_X0Y14          DSP48E1                                      r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CEM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.950     0.950    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X0Y14          DSP48E1                                      r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                         clock pessimism             -0.253     0.696    
    DSP48_X0Y14          DSP48E1 (Hold_dsp48e1_CLK_CEM)
                                                      0.100     0.796    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].g_1714e1cc.s_a45d67bf_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CEM
                            (rising edge-triggered cell DSP48E1 clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.578%)  route 0.117ns (45.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.604     0.604    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/dpu_2x_clk
    SLICE_X93Y88         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].g_1714e1cc.s_a45d67bf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y88         FDRE (Prop_fdre_C_Q)         0.141     0.745 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].g_1714e1cc.s_a45d67bf_reg/Q
                         net (fo=3, routed)           0.117     0.862    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1_1
    DSP48_X3Y35          DSP48E1                                      r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CEM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.964     0.964    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X3Y35          DSP48E1                                      r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                         clock pessimism             -0.254     0.709    
    DSP48_X3Y35          DSP48E1 (Hold_dsp48e1_CLK_CEM)
                                                      0.100     0.809    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].g_1714e1cc.s_a45d67bf_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CEM
                            (rising edge-triggered cell DSP48E1 clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.578%)  route 0.117ns (45.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.052ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.688     0.688    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/dpu_2x_clk
    SLICE_X93Y103        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].g_1714e1cc.s_a45d67bf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y103        FDRE (Prop_fdre_C_Q)         0.141     0.829 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].g_1714e1cc.s_a45d67bf_reg/Q
                         net (fo=3, routed)           0.117     0.946    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1_1
    DSP48_X3Y41          DSP48E1                                      r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CEM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.052     1.052    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X3Y41          DSP48E1                                      r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                         clock pessimism             -0.258     0.794    
    DSP48_X3Y41          DSP48E1 (Hold_dsp48e1_CLK_CEM)
                                                      0.100     0.894    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_1714e1cc.s_a45d67bf_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CEM
                            (rising edge-triggered cell DSP48E1 clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.565%)  route 0.117ns (45.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.686     0.686    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/dpu_2x_clk
    SLICE_X93Y111        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_1714e1cc.s_a45d67bf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y111        FDRE (Prop_fdre_C_Q)         0.141     0.827 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_1714e1cc.s_a45d67bf_reg/Q
                         net (fo=3, routed)           0.117     0.945    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1_1
    DSP48_X3Y44          DSP48E1                                      r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CEM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.050     1.050    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X3Y44          DSP48E1                                      r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                         clock pessimism             -0.258     0.792    
    DSP48_X3Y44          DSP48E1 (Hold_dsp48e1_CLK_CEM)
                                                      0.100     0.892    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[1].g_534ceca6[0].s_6ecfa666_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_4dc21472_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.148ns (44.315%)  route 0.186ns (55.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.552     0.552    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X50Y32         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[1].g_534ceca6[0].s_6ecfa666_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.148     0.700 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[1].g_534ceca6[0].s_6ecfa666_reg[7]/Q
                         net (fo=1, routed)           0.186     0.886    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_4dc21472_reg[7]_0[7]
    SLICE_X48Y32         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_4dc21472_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.821     0.821    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X48Y32         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_4dc21472_reg[7]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X48Y32         FDRE (Hold_fdre_C_D)         0.016     0.832    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_4dc21472_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].g_0c103e26[0].u_ds_wgt/g_6fde1118.srl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.230ns (53.979%)  route 0.196ns (46.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.550     0.550    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].g_0c103e26[0].u_ds_wgt/dpu_2x_clk
    SLICE_X53Y61         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].g_0c103e26[0].u_ds_wgt/g_6fde1118.srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.128     0.678 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].g_0c103e26[0].u_ds_wgt/g_6fde1118.srl_reg[3]/Q
                         net (fo=1, routed)           0.196     0.874    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[7]_0[3]
    SLICE_X49Y62         LUT3 (Prop_lut3_I0_O)        0.102     0.976 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28[3]_i_1/O
                         net (fo=1, routed)           0.000     0.976    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28[3]_i_1_n_0
    SLICE_X49Y62         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.820     0.820    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/dpu_2x_clk
    SLICE_X49Y62         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[3]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X49Y62         FDRE (Hold_fdre_C_D)         0.107     0.922    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_f03b5cb7[1].g_c9442bf1[0].u_828f25c5/g_6fde1118.srl_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_e786f6ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.099%)  route 0.250ns (63.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.548     0.548    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_f03b5cb7[1].g_c9442bf1[0].u_828f25c5/dpu_2x_clk
    SLICE_X52Y84         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_f03b5cb7[1].g_c9442bf1[0].u_828f25c5/g_6fde1118.srl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_f03b5cb7[1].g_c9442bf1[0].u_828f25c5/g_6fde1118.srl_reg[6]/Q
                         net (fo=1, routed)           0.250     0.938    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_e786f6ff_reg[7]_1[6]
    SLICE_X44Y79         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_e786f6ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.813     0.813    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X44Y79         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_e786f6ff_reg[6]/C
                         clock pessimism             -0.005     0.808    
    SLICE_X44Y79         FDRE (Hold_fdre_C_D)         0.076     0.884    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_e786f6ff_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out300M_zedboard_dpu_clk_wiz_0_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         3.333       1.178      BUFGCTRL_X0Y18   zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         3.333       1.179      DSP48_X3Y29      zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         3.333       1.179      DSP48_X4Y21      zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         3.333       1.179      DSP48_X4Y8       zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         3.333       1.179      DSP48_X1Y13      zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         3.333       1.179      DSP48_X3Y12      zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         3.333       1.179      DSP48_X4Y15      zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         3.333       1.179      DSP48_X0Y4       zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         3.333       1.179      DSP48_X4Y12      zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         3.333       1.179      DSP48_X2Y20      zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.333       210.027    MMCME2_ADV_X1Y2  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X103Y101   zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X100Y100   zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X101Y100   zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X101Y100   zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X101Y100   zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X101Y100   zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X101Y100   zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X101Y100   zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X101Y100   zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X101Y100   zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X100Y107   zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X100Y107   zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X98Y110    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X98Y110    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X98Y110    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X98Y110    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X100Y107   zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X100Y107   zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X109Y108   zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_27e0d716_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X100Y108   zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zedboard_dpu_clk_wiz_0_0
  To Clock:  clkfbout_zedboard_dpu_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zedboard_dpu_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   zedboard_dpu_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out300M_zedboard_dpu_clk_wiz_0_0
  To Clock:  clk_out150M_zedboard_dpu_clk_wiz_0_0

Setup :            6  Failing Endpoints,  Worst Slack       -0.344ns,  Total Violation       -0.529ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.344ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@6.667ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 1.053ns (16.830%)  route 5.204ns (83.170%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 8.245 - 6.667 ) 
    Source Clock Delay      (SCD):    1.699ns = ( 5.032 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.699     1.699    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X29Y96         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.456     2.155 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[15]/Q
                         net (fo=7, routed)           2.858     5.013    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/s_d01f2b17[31]
    SLICE_X20Y45         LUT5 (Prop_lut5_I2_O)        0.116     5.129 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b2__3/O
                         net (fo=2, routed)           0.830     5.959    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b2__3_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I5_O)        0.328     6.287 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b0__39/O
                         net (fo=2, routed)           0.902     7.189    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_342b4e00/g_54a8b342.u_b032a817/s_a20bc637_2[0]
    SLICE_X22Y42         LUT4 (Prop_lut4_I3_O)        0.153     7.342 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_342b4e00/g_54a8b342.u_b032a817/s_b3025657/O
                         net (fo=1, routed)           0.613     7.956    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_7e013b5a[0].g_2f7783b8.s_43e71ef4[0]
    SLICE_X22Y44         SRL16E                                       r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.578     8.245    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/m_axi_dpu_aclk
    SLICE_X22Y44         SRL16E                                       r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/CLK
                         clock pessimism             -0.204     8.041    
                         clock uncertainty           -0.193     7.848    
    SLICE_X22Y44         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.237     7.611    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl
  -------------------------------------------------------------------
                         required time                          7.611    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                 -0.344    

Slack (VIOLATED) :        -0.088ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[3].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@6.667ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.722ns  (logic 0.958ns (16.741%)  route 4.764ns (83.259%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 8.121 - 6.667 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 5.169 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.836     1.836    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/dpu_2x_clk
    SLICE_X44Y134        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.456     2.292 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[15]/Q
                         net (fo=9, routed)           3.159     5.451    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/s_d01f2b17[82]
    SLICE_X50Y68         LUT4 (Prop_lut4_I0_O)        0.148     5.599 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b1__19__0/O
                         net (fo=2, routed)           0.958     6.557    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[3].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_342b4e00/g_54a8b342.u_b032a817/s_98866fa5_19[1]
    SLICE_X50Y68         LUT4 (Prop_lut4_I2_O)        0.354     6.911 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[3].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_342b4e00/g_54a8b342.u_b032a817/s_b3025657/O
                         net (fo=1, routed)           0.647     7.558    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[3].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_7e013b5a[0].g_2f7783b8.s_43e71ef4[0]
    SLICE_X50Y69         SRL16E                                       r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[3].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.455     8.121    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[3].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/m_axi_dpu_aclk
    SLICE_X50Y69         SRL16E                                       r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[3].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/CLK
                         clock pessimism             -0.204     7.918    
                         clock uncertainty           -0.193     7.725    
    SLICE_X50Y69         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.254     7.471    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[3].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl
  -------------------------------------------------------------------
                         required time                          7.471    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                 -0.088    

Slack (VIOLATED) :        -0.057ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@6.667ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 1.657ns (27.627%)  route 4.341ns (72.373%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 8.186 - 6.667 ) 
    Source Clock Delay      (SCD):    1.911ns = ( 5.244 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.911     1.911    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X84Y109        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y109        FDRE (Prop_fdre_C_Q)         0.456     2.367 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[18]/Q
                         net (fo=3, routed)           4.341     6.708    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[15][92]
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.832 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_d5115c37[1].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753[3]_i_5/O
                         net (fo=1, routed)           0.000     6.832    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_3541
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.233 r  zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[1].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.233    zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[1].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[3]_i_1_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.347 r  zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[1].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.347    zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[1].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[7]_i_1_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.461 r  zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[1].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.461    zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[1].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[11]_i_1_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.575 r  zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[1].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]_16[0]
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.909 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_d5115c37[1].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.909    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]_1[17]
    SLICE_X31Y63         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.520     8.186    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X31Y63         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]/C
                         clock pessimism             -0.204     7.983    
                         clock uncertainty           -0.193     7.790    
    SLICE_X31Y63         FDRE (Setup_fdre_C_D)        0.062     7.852    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]
  -------------------------------------------------------------------
                         required time                          7.852    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                 -0.057    

Slack (VIOLATED) :        -0.020ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@6.667ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 2.031ns (33.649%)  route 4.005ns (66.351%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 8.192 - 6.667 ) 
    Source Clock Delay      (SCD):    1.842ns = ( 5.175 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.842     1.842    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X49Y103        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDRE (Prop_fdre_C_Q)         0.456     2.298 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[3]/Q
                         net (fo=2, routed)           3.359     5.657    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/s_50a91f5a[643]
    SLICE_X31Y48         LUT3 (Prop_lut3_I0_O)        0.149     5.806 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753[7]_i_5/O
                         net (fo=2, routed)           0.645     6.451    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[6]_0[0]
    SLICE_X31Y49         LUT4 (Prop_lut4_I3_O)        0.332     6.783 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753[7]_i_9/O
                         net (fo=1, routed)           0.000     6.783    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_1737
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.315 r  zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.316    zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[7]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.430    zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[11]_i_1_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.544    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]_6[0]
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.878 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.878    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]_1[17]
    SLICE_X31Y52         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.526     8.192    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X31Y52         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]/C
                         clock pessimism             -0.204     7.989    
                         clock uncertainty           -0.193     7.796    
    SLICE_X31Y52         FDRE (Setup_fdre_C_D)        0.062     7.858    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]
  -------------------------------------------------------------------
                         required time                          7.858    
                         arrival time                          -7.878    
  -------------------------------------------------------------------
                         slack                                 -0.020    

Slack (VIOLATED) :        -0.010ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@6.667ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 1.502ns (23.831%)  route 4.801ns (76.169%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 8.379 - 6.667 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 5.085 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.752     1.752    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/dpu_2x_clk
    SLICE_X10Y35         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     2.270 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[27]/Q
                         net (fo=3, routed)           4.194     6.464    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[15][84]
    SLICE_X80Y115        LUT3 (Prop_lut3_I2_O)        0.124     6.588 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_d5115c37[4].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753[15]_i_5/O
                         net (fo=1, routed)           0.607     7.195    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_5586
    SLICE_X81Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.721 r  zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[4].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.721    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[17]_4[0]
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.055 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_d5115c37[4].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.055    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[17]_1[17]
    SLICE_X81Y116        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.712     8.379    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X81Y116        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[17]/C
                         clock pessimism             -0.204     8.175    
                         clock uncertainty           -0.193     7.982    
    SLICE_X81Y116        FDRE (Setup_fdre_C_D)        0.062     8.044    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[17]
  -------------------------------------------------------------------
                         required time                          8.044    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                 -0.010    

Slack (VIOLATED) :        -0.010ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@6.667ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 2.031ns (33.724%)  route 3.991ns (66.276%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 8.184 - 6.667 ) 
    Source Clock Delay      (SCD):    1.837ns = ( 5.170 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.837     1.837    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X39Y115        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDRE (Prop_fdre_C_Q)         0.456     2.293 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[19]/Q
                         net (fo=2, routed)           3.402     5.695    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/s_50a91f5a[163]
    SLICE_X29Y62         LUT3 (Prop_lut3_I0_O)        0.149     5.844 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_d5115c37[0].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753[7]_i_5/O
                         net (fo=2, routed)           0.589     6.433    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[22]_0[0]
    SLICE_X29Y63         LUT4 (Prop_lut4_I3_O)        0.332     6.765 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_d5115c37[0].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753[7]_i_9/O
                         net (fo=1, routed)           0.000     6.765    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_1181
    SLICE_X29Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.297 r  zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[0].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.297    zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[0].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[7]_i_1_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[0].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.411    zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[0].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[11]_i_1_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.525 r  zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[0].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.525    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[17][0]
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.859 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_d5115c37[0].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.859    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[17]_0[17]
    SLICE_X29Y66         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.518     8.184    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X29Y66         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[17]/C
                         clock pessimism             -0.204     7.981    
                         clock uncertainty           -0.193     7.788    
    SLICE_X29Y66         FDRE (Setup_fdre_C_D)        0.062     7.850    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[17]
  -------------------------------------------------------------------
                         required time                          7.850    
                         arrival time                          -7.859    
  -------------------------------------------------------------------
                         slack                                 -0.010    

Slack (MET) :             0.013ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[3].u_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@6.667ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.085ns  (logic 1.024ns (16.829%)  route 5.061ns (83.171%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 8.245 - 6.667 ) 
    Source Clock Delay      (SCD):    1.699ns = ( 5.032 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.699     1.699    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X29Y96         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.456     2.155 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[15]/Q
                         net (fo=7, routed)           2.858     5.013    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/s_d01f2b17[31]
    SLICE_X20Y45         LUT5 (Prop_lut5_I2_O)        0.116     5.129 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b2__3/O
                         net (fo=2, routed)           0.830     5.959    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b2__3_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I5_O)        0.328     6.287 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b0__39/O
                         net (fo=2, routed)           0.902     7.189    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/s_a20bc637_5[0]
    SLICE_X22Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.313 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_5c347808.g_78b48482[3].u_srl_i_1__3/O
                         net (fo=1, routed)           0.471     7.784    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[3].s_b3fb9c55_reg_0
    SLICE_X22Y44         SRL16E                                       r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[3].u_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.578     8.245    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/m_axi_dpu_aclk
    SLICE_X22Y44         SRL16E                                       r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[3].u_srl/CLK
                         clock pessimism             -0.204     8.041    
                         clock uncertainty           -0.193     7.848    
    SLICE_X22Y44         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052     7.796    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[3].u_srl
  -------------------------------------------------------------------
                         required time                          7.796    
                         arrival time                          -7.784    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@6.667ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 1.059ns (18.790%)  route 4.577ns (81.210%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 8.140 - 6.667 ) 
    Source Clock Delay      (SCD):    1.843ns = ( 5.176 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.843     1.843    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X40Y103        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.456     2.299 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[15]/Q
                         net (fo=6, routed)           2.353     4.652    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/s_d01f2b17[19]
    SLICE_X40Y64         LUT5 (Prop_lut5_I2_O)        0.152     4.804 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b2__0__0/O
                         net (fo=2, routed)           0.802     5.606    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b2__0__0_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I5_O)        0.332     5.938 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b0__10__0/O
                         net (fo=2, routed)           0.887     6.825    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_5c347808.g_78b48482[3].s_b3fb9c55_reg_7
    SLICE_X43Y63         LUT4 (Prop_lut4_I3_O)        0.119     6.944 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_d5115c37[0].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_342b4e00/g_54a8b342.u_b032a817/g_5c347808.g_78b48482[2].u_srl_i_1/O
                         net (fo=1, routed)           0.535     7.479    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/g_7e013b5a[2].g_2f7783b8.s_43e71ef4[1]
    SLICE_X38Y64         SRL16E                                       r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.474     8.140    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/m_axi_dpu_aclk
    SLICE_X38Y64         SRL16E                                       r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/CLK
                         clock pessimism             -0.204     7.937    
                         clock uncertainty           -0.193     7.744    
    SLICE_X38Y64         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.238     7.506    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl
  -------------------------------------------------------------------
                         required time                          7.506    
                         arrival time                          -7.479    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@6.667ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.977ns  (logic 1.374ns (22.988%)  route 4.603ns (77.012%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 8.183 - 6.667 ) 
    Source Clock Delay      (SCD):    1.831ns = ( 5.164 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.831     1.831    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X46Y130        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y130        FDRE (Prop_fdre_C_Q)         0.518     2.349 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[13]/Q
                         net (fo=3, routed)           3.966     6.315    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[14]_0[35]
    SLICE_X27Y66         LUT3 (Prop_lut3_I0_O)        0.124     6.439 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753[15]_i_3/O
                         net (fo=1, routed)           0.637     7.076    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_3376
    SLICE_X28Y66         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.474 r  zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.474    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]_12[0]
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.808 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.808    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]_1[17]
    SLICE_X28Y67         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.517     8.183    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X28Y67         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]/C
                         clock pessimism             -0.204     7.980    
                         clock uncertainty           -0.193     7.787    
    SLICE_X28Y67         FDRE (Setup_fdre_C_D)        0.062     7.849    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]
  -------------------------------------------------------------------
                         required time                          7.849    
                         arrival time                          -7.808    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@6.667ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.011ns  (logic 1.787ns (29.730%)  route 4.224ns (70.270%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 8.185 - 6.667 ) 
    Source Clock Delay      (SCD):    1.839ns = ( 5.172 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.839     1.839    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X33Y135        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDRE (Prop_fdre_C_Q)         0.456     2.295 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[1]/Q
                         net (fo=3, routed)           4.224     6.519    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[15][60]
    SLICE_X26Y55         LUT6 (Prop_lut6_I4_O)        0.124     6.643 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753[3]_i_7/O
                         net (fo=1, routed)           0.000     6.643    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_3327
    SLICE_X26Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.176 r  zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[3]_i_1_n_0
    SLICE_X26Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.293 r  zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.293    zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[7]_i_1_n_0
    SLICE_X26Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.410 r  zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.410    zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[11]_i_1_n_0
    SLICE_X26Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.527 r  zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.527    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[17]_12[0]
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.850 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.850    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[17]_0[17]
    SLICE_X26Y59         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.563 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.576    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.667 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.519     8.185    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X26Y59         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[17]/C
                         clock pessimism             -0.204     7.982    
                         clock uncertainty           -0.193     7.789    
    SLICE_X26Y59         FDRE (Setup_fdre_C_D)        0.109     7.898    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[17]
  -------------------------------------------------------------------
                         required time                          7.898    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                  0.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[11].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.353ns (52.153%)  route 0.324ns (47.847%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.641     0.641    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/dpu_2x_clk
    SLICE_X111Y9         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y9         FDRE (Prop_fdre_C_Q)         0.141     0.782 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[26]/Q
                         net (fo=3, routed)           0.161     0.943    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/s_50a91f5a[103]
    SLICE_X108Y10        LUT3 (Prop_lut3_I0_O)        0.045     0.988 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_d5115c37[11].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753[11]_i_2/O
                         net (fo=1, routed)           0.163     1.150    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_2842
    SLICE_X106Y10        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.263 r  zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[11].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.263    zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[11].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[11]_i_1_n_0
    SLICE_X106Y11        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.317 r  zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[11].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.317    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[11].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[17]_0[12]
    SLICE_X106Y11        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[11].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.910     0.910    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[11].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X106Y11        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[11].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[12]/C
                         clock pessimism              0.059     0.969    
                         clock uncertainty            0.193     1.161    
    SLICE_X106Y11        FDRE (Hold_fdre_C_D)         0.105     1.266    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[11].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.393ns (58.154%)  route 0.283ns (41.846%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.557     0.557    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X35Y92         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.128     0.685 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[30]/Q
                         net (fo=3, routed)           0.118     0.803    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[15][92]
    SLICE_X35Y93         LUT3 (Prop_lut3_I2_O)        0.098     0.901 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_d5115c37[0].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753[15]_i_2/O
                         net (fo=1, routed)           0.164     1.065    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_1522
    SLICE_X33Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.178 r  zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[0].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.178    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]_4[0]
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.232 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_d5115c37[0].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.232    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]_1[16]
    SLICE_X33Y94         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.825     0.825    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X33Y94         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[16]/C
                         clock pessimism              0.059     0.884    
                         clock uncertainty            0.193     1.076    
    SLICE_X33Y94         FDRE (Hold_fdre_C_D)         0.105     1.181    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.312ns (44.242%)  route 0.393ns (55.758%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.555     0.555    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X34Y87         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.148     0.703 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[2]/Q
                         net (fo=2, routed)           0.393     1.096    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[15][111]
    SLICE_X32Y89         LUT4 (Prop_lut4_I2_O)        0.099     1.195 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753[3]_i_6/O
                         net (fo=1, routed)           0.000     1.195    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_1700
    SLICE_X32Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.260 r  zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.260    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]_1[2]
    SLICE_X32Y89         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.823     0.823    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X32Y89         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[2]/C
                         clock pessimism              0.059     0.882    
                         clock uncertainty            0.193     1.074    
    SLICE_X32Y89         FDRE (Hold_fdre_C_D)         0.134     1.208    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.250ns (36.959%)  route 0.426ns (63.041%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.620     0.620    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X7Y16          FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     0.761 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[7]/Q
                         net (fo=2, routed)           0.426     1.187    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/s_50a91f5a[215]
    SLICE_X8Y15          LUT4 (Prop_lut4_I0_O)        0.045     1.232 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_d5115c37[0].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753[7]_i_6/O
                         net (fo=1, routed)           0.000     1.232    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_1429
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.296 r  zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[0].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.296    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[17]_1[7]
    SLICE_X8Y15          FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.859     0.859    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X8Y15          FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[7]/C
                         clock pessimism              0.059     0.918    
                         clock uncertainty            0.193     1.110    
    SLICE_X8Y15          FDRE (Hold_fdre_C_D)         0.134     1.244    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.312ns (46.053%)  route 0.365ns (53.947%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.624     0.624    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X6Y8           FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.148     0.772 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[18]/Q
                         net (fo=2, routed)           0.365     1.137    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[15][80]
    SLICE_X8Y9           LUT4 (Prop_lut4_I2_O)        0.099     1.236 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_d5115c37[0].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753[3]_i_6/O
                         net (fo=1, routed)           0.000     1.236    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_1584
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.301 r  zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[0].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.301    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[17]_1[2]
    SLICE_X8Y9           FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.864     0.864    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X8Y9           FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[2]/C
                         clock pessimism              0.059     0.923    
                         clock uncertainty            0.193     1.115    
    SLICE_X8Y9           FDRE (Hold_fdre_C_D)         0.134     1.249    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.256ns (37.096%)  route 0.434ns (62.904%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.656     0.656    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/dpu_2x_clk
    SLICE_X85Y120        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y120        FDRE (Prop_fdre_C_Q)         0.141     0.797 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[31]/Q
                         net (fo=4, routed)           0.434     1.231    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[15][93]
    SLICE_X85Y105        LUT3 (Prop_lut3_I1_O)        0.045     1.276 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_d5115c37[4].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753[17]_i_3/O
                         net (fo=1, routed)           0.000     1.276    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]_5[0]
    SLICE_X85Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.346 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_d5115c37[4].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.346    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]_1[16]
    SLICE_X85Y105        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.938     0.938    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X85Y105        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[16]/C
                         clock pessimism              0.059     0.997    
                         clock uncertainty            0.193     1.189    
    SLICE_X85Y105        FDRE (Hold_fdre_C_D)         0.105     1.294    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[11].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.249ns (37.349%)  route 0.418ns (62.651%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.635     0.635    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/dpu_2x_clk
    SLICE_X109Y54        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y54        FDRE (Prop_fdre_C_Q)         0.141     0.776 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[3]/Q
                         net (fo=3, routed)           0.418     1.193    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[15][159]
    SLICE_X106Y71        LUT6 (Prop_lut6_I3_O)        0.045     1.238 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_d5115c37[11].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753[3]_i_5/O
                         net (fo=1, routed)           0.000     1.238    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_2661
    SLICE_X106Y71        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.301 r  zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[11].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.301    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[11].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[17]_0[3]
    SLICE_X106Y71        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[11].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.893     0.893    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[11].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X106Y71        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[11].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[3]/C
                         clock pessimism              0.059     0.952    
                         clock uncertainty            0.193     1.144    
    SLICE_X106Y71        FDRE (Hold_fdre_C_D)         0.105     1.249    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[11].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.273ns (38.727%)  route 0.432ns (61.273%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.593     0.593    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X10Y12         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[11]/Q
                         net (fo=2, routed)           0.432     1.189    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[15][105]
    SLICE_X16Y14         LUT4 (Prop_lut4_I1_O)        0.045     1.234 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753[11]_i_6/O
                         net (fo=1, routed)           0.000     1.234    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_1769
    SLICE_X16Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.298 r  zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.298    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[17]_1[11]
    SLICE_X16Y14         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.860     0.860    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X16Y14         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[11]/C
                         clock pessimism              0.059     0.919    
                         clock uncertainty            0.193     1.111    
    SLICE_X16Y14         FDRE (Hold_fdre_C_D)         0.134     1.245    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/g_38d43538[0].g_f3f20cad[0].s_204ba898_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/g_38d43538[0].g_f3f20cad[0].s_d6a1e1eb_reg[301]/D
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.251ns (37.013%)  route 0.427ns (62.987%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.590     0.590    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/dpu_2x_clk
    SLICE_X29Y5          FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/g_38d43538[0].g_f3f20cad[0].s_204ba898_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/g_38d43538[0].g_f3f20cad[0].s_204ba898_reg[13]/Q
                         net (fo=1, routed)           0.427     1.158    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/g_38d43538[0].g_f3f20cad[0].s_204ba898[13]
    SLICE_X27Y3          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.268 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/g_38d43538[0].g_f3f20cad[0].s_d6a1e1eb_reg[303]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.268    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/g_38d43538[0].g_f3f20cad[0].s_d6a1e1eb_reg[303]_i_1_n_6
    SLICE_X27Y3          FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/g_38d43538[0].g_f3f20cad[0].s_d6a1e1eb_reg[301]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.859     0.859    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/m_axi_dpu_aclk
    SLICE_X27Y3          FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/g_38d43538[0].g_f3f20cad[0].s_d6a1e1eb_reg[301]/C
                         clock pessimism              0.059     0.918    
                         clock uncertainty            0.193     1.110    
    SLICE_X27Y3          FDRE (Hold_fdre_C_D)         0.105     1.215    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/g_38d43538[0].g_f3f20cad[0].s_d6a1e1eb_reg[301]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out150M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.256ns (37.799%)  route 0.421ns (62.201%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.579     0.579    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/dpu_2x_clk
    SLICE_X85Y28         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y28         FDRE (Prop_fdre_C_Q)         0.141     0.720 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[16]/Q
                         net (fo=2, routed)           0.421     1.141    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[15][78]
    SLICE_X88Y29         LUT3 (Prop_lut3_I2_O)        0.045     1.186 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_d5115c37[8].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753[3]_i_8/O
                         net (fo=1, routed)           0.000     1.186    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_8226
    SLICE_X88Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.256 r  zedboard_dpu_i/dpu_eu_0/inst/g_d5115c37[8].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.256    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[17]_1[0]
    SLICE_X88Y29         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.847     0.847    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X88Y29         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[0]/C
                         clock pessimism              0.059     0.906    
                         clock uncertainty            0.193     1.098    
    SLICE_X88Y29         FDRE (Hold_fdre_C_D)         0.105     1.203    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.053    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out150M_zedboard_dpu_clk_wiz_0_0
  To Clock:  clk_out300M_zedboard_dpu_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[4].s_56b585a2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@6.667ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 0.882ns (14.652%)  route 5.138ns (85.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 4.986 - 3.333 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.798     1.798    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/m_axi_dpu_aclk
    RAMB36_X0Y9          RAMB36E1                                     r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     2.680 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_2/DOBDO[1]
                         net (fo=1, routed)           5.138     7.818    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[133]
    SLICE_X47Y101        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[4].s_56b585a2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     4.563 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.576    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.667 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.653     8.320    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X47Y101        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[4].s_56b585a2_reg[5]/C
                         clock pessimism             -0.204     8.116    
                         clock uncertainty           -0.193     7.923    
    SLICE_X47Y101        FDRE (Setup_fdre_C_D)       -0.061     7.862    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[4].s_56b585a2_reg[5]
  -------------------------------------------------------------------
                         required time                          7.862    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[0].g_59494928[9].s_56b585a2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@6.667ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 0.882ns (15.550%)  route 4.790ns (84.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 4.858 - 3.333 ) 
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.886     1.886    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/m_axi_dpu_aclk
    RAMB36_X2Y29         RAMB36E1                                     r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y29         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     2.768 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_92cda069_reg_4/DOBDO[1]
                         net (fo=1, routed)           4.790     7.558    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[73]
    SLICE_X31Y56         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[0].g_59494928[9].s_56b585a2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     4.563 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.576    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.667 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.525     8.191    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X31Y56         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[0].g_59494928[9].s_56b585a2_reg[1]/C
                         clock pessimism             -0.204     7.988    
                         clock uncertainty           -0.193     7.795    
    SLICE_X31Y56         FDRE (Setup_fdre_C_D)       -0.093     7.702    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[0].g_59494928[9].s_56b585a2_reg[1]
  -------------------------------------------------------------------
                         required time                          7.702    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[4].s_56b585a2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@6.667ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.787ns  (logic 0.882ns (15.241%)  route 4.905ns (84.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 4.986 - 3.333 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.797     1.797    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/m_axi_dpu_aclk
    RAMB36_X0Y8          RAMB36E1                                     r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[1])
                                                      0.882     2.679 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_1/DOPBDOP[1]
                         net (fo=1, routed)           4.905     7.584    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[131]
    SLICE_X47Y101        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[4].s_56b585a2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     4.563 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.576    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.667 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.653     8.320    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X47Y101        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[4].s_56b585a2_reg[3]/C
                         clock pessimism             -0.204     8.116    
                         clock uncertainty           -0.193     7.923    
    SLICE_X47Y101        FDRE (Setup_fdre_C_D)       -0.081     7.842    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[4].s_56b585a2_reg[3]
  -------------------------------------------------------------------
                         required time                          7.842    
                         arrival time                          -7.584    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_92cda069_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[0].g_59494928[1].s_56b585a2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@6.667ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 0.882ns (15.278%)  route 4.891ns (84.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 4.905 - 3.333 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.689     1.689    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/m_axi_dpu_aclk
    RAMB36_X2Y17         RAMB36E1                                     r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_92cda069_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      0.882     2.571 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_92cda069_reg_0/DOBDO[10]
                         net (fo=1, routed)           4.891     7.463    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[10]
    SLICE_X28Y43         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[0].g_59494928[1].s_56b585a2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     4.563 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.576    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.667 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.571     8.238    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X28Y43         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[0].g_59494928[1].s_56b585a2_reg[2]/C
                         clock pessimism             -0.204     8.034    
                         clock uncertainty           -0.193     7.841    
    SLICE_X28Y43         FDRE (Setup_fdre_C_D)       -0.109     7.732    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[0].g_59494928[1].s_56b585a2_reg[2]
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -7.463    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[8].s_56b585a2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@6.667ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 0.882ns (15.987%)  route 4.635ns (84.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 4.859 - 3.333 ) 
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.885     1.885    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/m_axi_dpu_aclk
    RAMB36_X2Y28         RAMB36E1                                     r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      0.882     2.767 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_3/DOBDO[10]
                         net (fo=1, routed)           4.635     7.402    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[160]
    SLICE_X30Y50         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[8].s_56b585a2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     4.563 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.576    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.667 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.526     8.192    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X30Y50         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[8].s_56b585a2_reg[0]/C
                         clock pessimism             -0.204     7.989    
                         clock uncertainty           -0.193     7.796    
    SLICE_X30Y50         FDRE (Setup_fdre_C_D)       -0.047     7.749    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[8].s_56b585a2_reg[0]
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -7.402    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[6].s_56b585a2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@6.667ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 0.882ns (15.592%)  route 4.775ns (84.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 4.980 - 3.333 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.798     1.798    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/m_axi_dpu_aclk
    RAMB36_X0Y9          RAMB36E1                                     r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     2.680 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_2/DOBDO[13]
                         net (fo=1, routed)           4.775     7.455    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[145]
    SLICE_X46Y114        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[6].s_56b585a2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     4.563 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.576    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.667 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.647     8.314    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X46Y114        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[6].s_56b585a2_reg[1]/C
                         clock pessimism             -0.204     8.110    
                         clock uncertainty           -0.193     7.917    
    SLICE_X46Y114        FDRE (Setup_fdre_C_D)       -0.043     7.874    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[6].s_56b585a2_reg[1]
  -------------------------------------------------------------------
                         required time                          7.874    
                         arrival time                          -7.455    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[0].g_59494928[9].s_56b585a2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@6.667ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 0.882ns (16.230%)  route 4.552ns (83.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 4.858 - 3.333 ) 
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.886     1.886    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/m_axi_dpu_aclk
    RAMB36_X2Y29         RAMB36E1                                     r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y29         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     2.768 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_92cda069_reg_4/DOBDO[7]
                         net (fo=1, routed)           4.552     7.321    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[79]
    SLICE_X31Y56         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[0].g_59494928[9].s_56b585a2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     4.563 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.576    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.667 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.525     8.191    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X31Y56         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[0].g_59494928[9].s_56b585a2_reg[7]/C
                         clock pessimism             -0.204     7.988    
                         clock uncertainty           -0.193     7.795    
    SLICE_X31Y56         FDRE (Setup_fdre_C_D)       -0.040     7.755    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[0].g_59494928[9].s_56b585a2_reg[7]
  -------------------------------------------------------------------
                         required time                          7.755    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[0].g_59494928[9].s_56b585a2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@6.667ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 0.882ns (16.389%)  route 4.500ns (83.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 4.858 - 3.333 ) 
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.886     1.886    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/m_axi_dpu_aclk
    RAMB36_X2Y29         RAMB36E1                                     r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y29         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     2.768 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_92cda069_reg_4/DOBDO[3]
                         net (fo=1, routed)           4.500     7.268    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[75]
    SLICE_X31Y56         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[0].g_59494928[9].s_56b585a2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     4.563 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.576    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.667 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.525     8.191    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X31Y56         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[0].g_59494928[9].s_56b585a2_reg[3]/C
                         clock pessimism             -0.204     7.988    
                         clock uncertainty           -0.193     7.795    
    SLICE_X31Y56         FDRE (Setup_fdre_C_D)       -0.092     7.703    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[0].g_59494928[9].s_56b585a2_reg[3]
  -------------------------------------------------------------------
                         required time                          7.703    
                         arrival time                          -7.268    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_92cda069_reg_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[0].g_59494928[11].s_56b585a2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@6.667ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 0.882ns (16.645%)  route 4.417ns (83.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 4.807 - 3.333 ) 
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.945     1.945    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/m_axi_dpu_aclk
    RAMB18_X3Y58         RAMB18E1                                     r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_92cda069_reg_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y58         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     2.827 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_92cda069_reg_5/DOBDO[5]
                         net (fo=1, routed)           4.417     7.244    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[95]
    SLICE_X39Y63         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[0].g_59494928[11].s_56b585a2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     4.563 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.576    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.667 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.474     8.140    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X39Y63         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[0].g_59494928[11].s_56b585a2_reg[7]/C
                         clock pessimism             -0.204     7.937    
                         clock uncertainty           -0.193     7.744    
    SLICE_X39Y63         FDRE (Setup_fdre_C_D)       -0.040     7.704    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[0].g_59494928[11].s_56b585a2_reg[7]
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_92cda069_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[0].g_59494928[0].s_56b585a2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@6.667ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.584ns  (logic 0.882ns (15.795%)  route 4.702ns (84.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 4.906 - 3.333 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.980     1.980    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       1.689     1.689    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/m_axi_dpu_aclk
    RAMB36_X2Y17         RAMB36E1                                     r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_92cda069_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     2.571 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_92cda069_reg_0/DOBDO[0]
                         net (fo=1, routed)           4.702     7.273    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[0]
    SLICE_X29Y47         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[0].g_59494928[0].s_56b585a2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     6.667 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         1.770     8.437    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     4.563 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.576    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.667 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       1.572     8.239    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X29Y47         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[0].g_59494928[0].s_56b585a2_reg[0]/C
                         clock pessimism             -0.204     8.035    
                         clock uncertainty           -0.193     7.842    
    SLICE_X29Y47         FDRE (Setup_fdre_C_D)       -0.105     7.737    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[0].g_59494928[0].s_56b585a2_reg[0]
  -------------------------------------------------------------------
                         required time                          7.737    
                         arrival time                          -7.273    
  -------------------------------------------------------------------
                         slack                                  0.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[8].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[8].g_59494928[7].s_56b585a2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.204ns (33.349%)  route 0.408ns (66.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.594     0.594    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[8].u_023226ce/m_axi_dpu_aclk
    RAMB36_X2Y19         RAMB36E1                                     r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[8].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      0.204     0.798 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[8].u_023226ce/s_92cda069_reg_3/DOBDO[9]
                         net (fo=1, routed)           0.408     1.206    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[831]
    SLICE_X44Y98         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[8].g_59494928[7].s_56b585a2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.825     0.825    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X44Y98         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[8].g_59494928[7].s_56b585a2_reg[7]/C
                         clock pessimism              0.059     0.884    
                         clock uncertainty            0.193     1.076    
    SLICE_X44Y98         FDRE (Hold_fdre_C_D)         0.078     1.154    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[8].g_59494928[7].s_56b585a2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[5].u_023226ce/s_92cda069_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[5].g_59494928[5].s_56b585a2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.204ns (34.545%)  route 0.387ns (65.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.690     0.690    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[5].u_023226ce/m_axi_dpu_aclk
    RAMB36_X3Y23         RAMB36E1                                     r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[5].u_023226ce/s_92cda069_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.204     0.894 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[5].u_023226ce/s_92cda069_reg_2/DOBDO[4]
                         net (fo=1, routed)           0.387     1.281    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[520]
    SLICE_X58Y123        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[5].g_59494928[5].s_56b585a2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.918     0.918    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X58Y123        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[5].g_59494928[5].s_56b585a2_reg[0]/C
                         clock pessimism              0.059     0.977    
                         clock uncertainty            0.193     1.169    
    SLICE_X58Y123        FDRE (Hold_fdre_C_D)         0.059     1.228    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[5].g_59494928[5].s_56b585a2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[7].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[10].s_56b585a2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.204ns (34.255%)  route 0.392ns (65.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.953ns
    Source Clock Delay      (SCD):    0.717ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.717     0.717    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[7].u_023226ce/m_axi_dpu_aclk
    RAMB36_X5Y24         RAMB36E1                                     r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[7].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      0.204     0.921 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[7].u_023226ce/s_92cda069_reg_4/DOBDO[12]
                         net (fo=1, routed)           0.392     1.313    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[756]
    SLICE_X94Y119        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[10].s_56b585a2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.953     0.953    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X94Y119        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[10].s_56b585a2_reg[4]/C
                         clock pessimism              0.059     1.012    
                         clock uncertainty            0.193     1.204    
    SLICE_X94Y119        FDRE (Hold_fdre_C_D)         0.052     1.256    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[10].s_56b585a2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[7].s_56b585a2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.204ns (32.853%)  route 0.417ns (67.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.590     0.590    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/m_axi_dpu_aclk
    RAMB36_X2Y13         RAMB36E1                                     r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      0.204     0.794 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/DOBDO[9]
                         net (fo=1, routed)           0.417     1.211    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[255]
    SLICE_X33Y57         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[7].s_56b585a2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.824     0.824    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X33Y57         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[7].s_56b585a2_reg[7]/C
                         clock pessimism              0.059     0.883    
                         clock uncertainty            0.193     1.075    
    SLICE_X33Y57         FDRE (Hold_fdre_C_D)         0.078     1.153    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[7].s_56b585a2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[9].g_5364641e[0].g_e3e91857[0].s_dc1818ef_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[0].g_534ceca6[9].s_6ecfa666_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.141ns (22.416%)  route 0.488ns (77.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.557     0.557    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/m_axi_dpu_aclk
    SLICE_X43Y33         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[9].g_5364641e[0].g_e3e91857[0].s_dc1818ef_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[9].g_5364641e[0].g_e3e91857[0].s_dc1818ef_reg[0]/Q
                         net (fo=1, routed)           0.488     1.186    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_3958cdf8[72]
    SLICE_X47Y26         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[0].g_534ceca6[9].s_6ecfa666_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.814     0.814    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X47Y26         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[0].g_534ceca6[9].s_6ecfa666_reg[0]/C
                         clock pessimism              0.059     0.873    
                         clock uncertainty            0.193     1.065    
    SLICE_X47Y26         FDRE (Hold_fdre_C_D)         0.061     1.126    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[0].g_534ceca6[9].s_6ecfa666_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[3].u_023226ce/s_92cda069_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[3].g_59494928[3].s_56b585a2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.204ns (34.667%)  route 0.384ns (65.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.672     0.672    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[3].u_023226ce/m_axi_dpu_aclk
    RAMB36_X2Y23         RAMB36E1                                     r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[3].u_023226ce/s_92cda069_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      0.204     0.876 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[3].u_023226ce/s_92cda069_reg_1/DOBDO[9]
                         net (fo=1, routed)           0.384     1.261    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[315]
    SLICE_X41Y116        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[3].g_59494928[3].s_56b585a2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.903     0.903    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X41Y116        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[3].g_59494928[3].s_56b585a2_reg[3]/C
                         clock pessimism              0.059     0.962    
                         clock uncertainty            0.193     1.154    
    SLICE_X41Y116        FDRE (Hold_fdre_C_D)         0.047     1.201    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[3].g_59494928[3].s_56b585a2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[4].g_5364641e[0].g_e3e91857[3].s_dc1818ef_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[3].g_534ceca6[4].s_6ecfa666_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.148ns (21.969%)  route 0.526ns (78.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.582     0.582    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/m_axi_dpu_aclk
    SLICE_X82Y91         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[4].g_5364641e[0].g_e3e91857[3].s_dc1818ef_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y91         FDRE (Prop_fdre_C_Q)         0.148     0.730 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[4].g_5364641e[0].g_e3e91857[3].s_dc1818ef_reg[7]/Q
                         net (fo=1, routed)           0.526     1.255    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_3958cdf8[327]
    SLICE_X81Y117        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[3].g_534ceca6[4].s_6ecfa666_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.930     0.930    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X81Y117        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[3].g_534ceca6[4].s_6ecfa666_reg[7]/C
                         clock pessimism              0.059     0.989    
                         clock uncertainty            0.193     1.181    
    SLICE_X81Y117        FDRE (Hold_fdre_C_D)         0.013     1.194    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[3].g_534ceca6[4].s_6ecfa666_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[5].g_5364641e[0].g_e3e91857[0].s_dc1818ef_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[0].g_534ceca6[5].s_6ecfa666_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.128ns (21.152%)  route 0.477ns (78.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.587     0.587    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/m_axi_dpu_aclk
    SLICE_X77Y42         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[5].g_5364641e[0].g_e3e91857[0].s_dc1818ef_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y42         FDRE (Prop_fdre_C_Q)         0.128     0.715 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[5].g_5364641e[0].g_e3e91857[0].s_dc1818ef_reg[6]/Q
                         net (fo=1, routed)           0.477     1.192    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_3958cdf8[46]
    SLICE_X79Y41         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[0].g_534ceca6[5].s_6ecfa666_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.856     0.856    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X79Y41         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[0].g_534ceca6[5].s_6ecfa666_reg[6]/C
                         clock pessimism              0.059     0.915    
                         clock uncertainty            0.193     1.107    
    SLICE_X79Y41         FDRE (Hold_fdre_C_D)         0.023     1.130    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[0].g_534ceca6[5].s_6ecfa666_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/s_92cda069_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[4].g_59494928[4].s_56b585a2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.204ns (33.455%)  route 0.406ns (66.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.663     0.663    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/m_axi_dpu_aclk
    RAMB36_X2Y25         RAMB36E1                                     r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/s_92cda069_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.204     0.867 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/s_92cda069_reg_2/DOBDO[1]
                         net (fo=1, routed)           0.406     1.273    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[421]
    SLICE_X41Y125        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[4].g_59494928[4].s_56b585a2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.894     0.894    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X41Y125        FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[4].g_59494928[4].s_56b585a2_reg[5]/C
                         clock pessimism              0.059     0.953    
                         clock uncertainty            0.193     1.145    
    SLICE_X41Y125        FDRE (Hold_fdre_C_D)         0.066     1.211    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[4].g_59494928[4].s_56b585a2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[10].g_5364641e[0].g_e3e91857[3].s_dc1818ef_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out150M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[3].g_534ceca6[10].s_6ecfa666_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out300M_zedboard_dpu_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out300M_zedboard_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out300M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns - clk_out150M_zedboard_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.128ns (21.122%)  route 0.478ns (78.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out150M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.672     0.672    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40824, routed)       0.546     0.546    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/m_axi_dpu_aclk
    SLICE_X40Y72         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[10].g_5364641e[0].g_e3e91857[3].s_dc1818ef_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.128     0.674 r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[10].g_5364641e[0].g_e3e91857[3].s_dc1818ef_reg[7]/Q
                         net (fo=1, routed)           0.478     1.152    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_3958cdf8[375]
    SLICE_X39Y70         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[3].g_534ceca6[10].s_6ecfa666_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out300M_zedboard_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zedboard_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=941, routed)         0.945     0.945    zedboard_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  zedboard_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  zedboard_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=25145, routed)       0.813     0.813    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X39Y70         FDRE                                         r  zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[3].g_534ceca6[10].s_6ecfa666_reg[7]/C
                         clock pessimism              0.059     0.872    
                         clock uncertainty            0.193     1.064    
    SLICE_X39Y70         FDRE (Hold_fdre_C_D)         0.025     1.089    zedboard_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[3].g_534ceca6[10].s_6ecfa666_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.062    





