# Verilog / SystemVerilog recap

With verification code included:
- 8-bit Adder, with ripple
- ALU (non-CPU)
- FSM (10101 pattern)
- 8-bit Integer multiplier
- FP multiplier - IEEE754 FP32

WIP
(none for now)

Planned
- Processor