###############################################################
#  Generated by:      Cadence Innovus 21.17-s075_1
#  OS:                Linux x86_64(Host ID vlsi410)
#  Generated on:      Wed Nov 27 00:43:52 2024
#  Design:            riscv_core
#  Command:           verify_drc
###############################################################
#set_verify_drc_mode -report /export/tmp/8304_8/Labs/lab2/implementation/pnr/base_reports/riscv_core.drc.rpt

MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_write[19]  ( Metal3 )
Bounds : ( 0.000, 23.815 ) ( 0.335, 23.875 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_write[18]  ( Metal3 )
Bounds : ( 0.000, 22.675 ) ( 0.335, 22.735 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_write[17]  ( Metal3 )
Bounds : ( 0.000, 21.535 ) ( 0.335, 21.595 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_write[16]  ( Metal3 )
Bounds : ( 0.000, 20.395 ) ( 0.335, 20.455 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_addr[5]  ( Metal3 )
Bounds : ( 0.000, 24.005 ) ( 1.165, 24.065 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_imem_addr[5]  ( Metal3 )
Bounds : ( 0.000, 24.195 ) ( 0.335, 24.255 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_write[20]  ( Metal3 )
Bounds : ( 0.000, 24.955 ) ( 0.335, 25.015 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_write[21]  ( Metal3 )
Bounds : ( 0.000, 25.905 ) ( 0.335, 25.965 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_write[22]  ( Metal3 )
Bounds : ( 0.000, 27.045 ) ( 0.335, 27.105 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_write[23]  ( Metal3 )
Bounds : ( 0.000, 28.185 ) ( 0.335, 28.245 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_addr[6]  ( Metal3 )
Bounds : ( 0.000, 28.565 ) ( 1.165, 28.625 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_imem_addr[6]  ( Metal3 )
Bounds : ( 0.000, 28.755 ) ( 0.335, 28.815 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_write[24]  ( Metal3 )
Bounds : ( 0.000, 29.325 ) ( 0.335, 29.385 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_write[25]  ( Metal3 )
Bounds : ( 0.000, 30.465 ) ( 0.335, 30.525 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_write[26]  ( Metal3 )
Bounds : ( 0.000, 31.605 ) ( 0.335, 31.665 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_write[27]  ( Metal3 )
Bounds : ( 0.000, 32.745 ) ( 0.335, 32.805 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_addr[7]  ( Metal3 )
Bounds : ( 0.000, 32.935 ) ( 1.165, 32.995 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_imem_addr[7]  ( Metal3 )
Bounds : ( 0.000, 33.125 ) ( 0.335, 33.185 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_write[28]  ( Metal3 )
Bounds : ( 0.000, 33.885 ) ( 0.335, 33.945 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_write[29]  ( Metal3 )
Bounds : ( 0.000, 35.025 ) ( 0.335, 35.085 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_write[30]  ( Metal3 )
Bounds : ( 0.000, 36.165 ) ( 0.335, 36.225 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_write[31]  ( Metal3 )
Bounds : ( 0.000, 37.305 ) ( 0.335, 37.365 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_addr[8]  ( Metal3 )
Bounds : ( 0.000, 37.495 ) ( 1.565, 37.555 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_imem_addr[8]  ( Metal3 )
Bounds : ( 0.000, 37.685 ) ( 1.165, 37.745 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net i_clk  ( Metal4 )
Bounds : ( 2.070, 34.420 ) ( 2.130, 39.900 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net i_rstn  ( Metal4 )
Bounds : ( 22.270, 35.560 ) ( 22.330, 39.900 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net i_scan_en  ( Metal4 )
Bounds : ( 42.470, 39.565 ) ( 42.530, 39.900 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_imem_addr[4]  ( Metal3 )
Bounds : ( 0.000, 19.825 ) ( 0.335, 19.885 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_addr[4]  ( Metal3 )
Bounds : ( 0.000, 19.635 ) ( 1.165, 19.695 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_write[15]  ( Metal3 )
Bounds : ( 0.000, 19.255 ) ( 0.335, 19.315 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_write[14]  ( Metal3 )
Bounds : ( 0.000, 18.115 ) ( 0.335, 18.175 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_write[13]  ( Metal3 )
Bounds : ( 0.000, 16.975 ) ( 0.335, 17.035 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_write[12]  ( Metal3 )
Bounds : ( 0.000, 15.835 ) ( 0.335, 15.895 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_imem_addr[3]  ( Metal3 )
Bounds : ( 0.000, 15.455 ) ( 0.335, 15.515 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_addr[3]  ( Metal3 )
Bounds : ( 0.000, 15.265 ) ( 1.165, 15.325 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_write[11]  ( Metal3 )
Bounds : ( 0.000, 14.695 ) ( 0.335, 14.755 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_write[10]  ( Metal3 )
Bounds : ( 0.000, 13.745 ) ( 0.335, 13.805 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_write[9]  ( Metal3 )
Bounds : ( 0.000, 12.605 ) ( 0.335, 12.665 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_write[8]  ( Metal3 )
Bounds : ( 0.000, 11.465 ) ( 0.335, 11.525 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_addr[2]  ( Metal3 )
Bounds : ( 0.000, 11.085 ) ( 1.165, 11.145 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_imem_addr[2]  ( Metal3 )
Bounds : ( 0.000, 10.895 ) ( 0.335, 10.955 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_write[7]  ( Metal3 )
Bounds : ( 0.000, 10.325 ) ( 0.335, 10.385 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_write[6]  ( Metal3 )
Bounds : ( 0.000, 9.185 ) ( 0.335, 9.245 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_write[5]  ( Metal3 )
Bounds : ( 0.000, 8.045 ) ( 0.335, 8.105 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_write[4]  ( Metal3 )
Bounds : ( 0.000, 6.905 ) ( 0.335, 6.965 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_addr[1]  ( Metal3 )
Bounds : ( 0.000, 6.715 ) ( 0.740, 6.775 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_imem_addr[1]  ( Metal3 )
Bounds : ( 0.000, 6.525 ) ( 1.165, 6.585 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_write[3]  ( Metal3 )
Bounds : ( 0.000, 5.765 ) ( 0.335, 5.825 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_write[2]  ( Metal3 )
Bounds : ( 0.000, 4.625 ) ( 0.335, 4.685 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_write[1]  ( Metal3 )
Bounds : ( 0.000, 3.485 ) ( 0.335, 3.545 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_write[0]  ( Metal3 )
Bounds : ( 0.000, 2.535 ) ( 0.335, 2.595 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_addr[0]  ( Metal3 )
Bounds : ( 0.000, 2.345 ) ( 1.365, 2.405 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_imem_addr[0]  ( Metal3 )
Bounds : ( 0.000, 2.155 ) ( 0.335, 2.215 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_imem_en  ( Metal4 )
Bounds : ( 2.070, 0.000 ) ( 2.130, 0.335 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_en  ( Metal4 )
Bounds : ( 22.270, 0.000 ) ( 22.330, 1.680 )


MINWIDTH: ( Minimum Width ) Regular Wire of Net o_dmem_we  ( Metal4 )
Bounds : ( 42.470, 0.000 ) ( 42.530, 0.730 )


  Total Violations : 56 Viols.
