
Pressure_Sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a38  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08003bcc  08003bcc  00013bcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003c04  08003c04  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003c04  08003c04  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003c04  08003c04  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003c04  08003c04  00013c04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003c08  08003c08  00013c08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003c0c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          000000fc  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000108  20000108  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000bd48  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000191a  00000000  00000000  0002bdc7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000958  00000000  00000000  0002d6e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000074e  00000000  00000000  0002e040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001f14c  00000000  00000000  0002e78e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000d80c  00000000  00000000  0004d8da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000bd3da  00000000  00000000  0005b0e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00002630  00000000  00000000  001184c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007b  00000000  00000000  0011aaf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08003bb4 	.word	0x08003bb4

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08003bb4 	.word	0x08003bb4

080001d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b0a8      	sub	sp, #160	; 0xa0
 80001d8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001da:	f000 fabf 	bl	800075c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001de:	f000 f853 	bl	8000288 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001e2:	f000 f921 	bl	8000428 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80001e6:	f000 f8ef 	bl	80003c8 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80001ea:	f000 f8ad 	bl	8000348 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  /* Pressure Sensor Loop Variables*/
  	  /* Slave Address of the BMP280 */
  	  uint16_t BMP_Address = 0xEC; /* BMP 280 Address */
 80001ee:	23ec      	movs	r3, #236	; 0xec
 80001f0:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e

  	  /* Register Addresses */
  	  uint8_t regAddress_CTRL_MEAS = 0xF4; /* Oversampling control */
 80001f4:	23f4      	movs	r3, #244	; 0xf4
 80001f6:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  	  uint8_t regAddress_CONFIG = 0xF5; /* Data rate/filter and interface */
 80001fa:	23f5      	movs	r3, #245	; 0xf5
 80001fc:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  	  uint8_t regAddress_PRESS_MSB = 0xF7; /* Pressure Most Significant Bits */
 8000200:	23f7      	movs	r3, #247	; 0xf7
 8000202:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b

  	  /* Register Values */
  	  uint8_t regCTRL_MEAS = 0x27; /* Oversampling x1 for Pressure and Temp, Normal Mode 00100111*/
 8000206:	2327      	movs	r3, #39	; 0x27
 8000208:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  	  uint8_t regCONFIG = 0x00; /* Not sure about this. 0.5ms rate, filter off, SPI off */
 800020c:	2300      	movs	r3, #0
 800020e:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89
  	  float tempVal; /* Decimal Temperature */
  	  char pressure[64]; /* String Pressure Output */
  	  char temperature[64]; /* String Temperature Output */

  	  /* Configuration of the BMP280 */
  	  HAL_I2C_Mem_Write(&hi2c1, BMP_Address, regAddress_CTRL_MEAS, I2C_MEMADD_SIZE_8BIT, &regCTRL_MEAS, 1, 2000u); /* Writing to the ctrl measurement register */
 8000212:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 8000216:	b29a      	uxth	r2, r3
 8000218:	f8b7 108e 	ldrh.w	r1, [r7, #142]	; 0x8e
 800021c:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000220:	9302      	str	r3, [sp, #8]
 8000222:	2301      	movs	r3, #1
 8000224:	9301      	str	r3, [sp, #4]
 8000226:	f107 038a 	add.w	r3, r7, #138	; 0x8a
 800022a:	9300      	str	r3, [sp, #0]
 800022c:	2301      	movs	r3, #1
 800022e:	4815      	ldr	r0, [pc, #84]	; (8000284 <main+0xb0>)
 8000230:	f000 fe36 	bl	8000ea0 <HAL_I2C_Mem_Write>
  	  HAL_I2C_Mem_Write(&hi2c1, BMP_Address, regAddress_CONFIG, I2C_MEMADD_SIZE_8BIT, &regCONFIG, 1, 2000u); /* Writing to the ctrl measurement register */
 8000234:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 8000238:	b29a      	uxth	r2, r3
 800023a:	f8b7 108e 	ldrh.w	r1, [r7, #142]	; 0x8e
 800023e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000242:	9302      	str	r3, [sp, #8]
 8000244:	2301      	movs	r3, #1
 8000246:	9301      	str	r3, [sp, #4]
 8000248:	f107 0389 	add.w	r3, r7, #137	; 0x89
 800024c:	9300      	str	r3, [sp, #0]
 800024e:	2301      	movs	r3, #1
 8000250:	480c      	ldr	r0, [pc, #48]	; (8000284 <main+0xb0>)
 8000252:	f000 fe25 	bl	8000ea0 <HAL_I2C_Mem_Write>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_I2C_Mem_Read(&hi2c1, BMP_Address, regAddress_PRESS_MSB, I2C_MEMADD_SIZE_8BIT, &data, 6, 2000u); /* Reading pressure and temperature */
 8000256:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 800025a:	b29a      	uxth	r2, r3
 800025c:	f8b7 108e 	ldrh.w	r1, [r7, #142]	; 0x8e
 8000260:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000264:	9302      	str	r3, [sp, #8]
 8000266:	2306      	movs	r3, #6
 8000268:	9301      	str	r3, [sp, #4]
 800026a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800026e:	9300      	str	r3, [sp, #0]
 8000270:	2301      	movs	r3, #1
 8000272:	4804      	ldr	r0, [pc, #16]	; (8000284 <main+0xb0>)
 8000274:	f000 ff28 	bl	80010c8 <HAL_I2C_Mem_Read>

	  HAL_Delay(2000); /* Delay for 2 seconds */
 8000278:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800027c:	f000 fad4 	bl	8000828 <HAL_Delay>
	  HAL_I2C_Mem_Read(&hi2c1, BMP_Address, regAddress_PRESS_MSB, I2C_MEMADD_SIZE_8BIT, &data, 6, 2000u); /* Reading pressure and temperature */
 8000280:	e7e9      	b.n	8000256 <main+0x82>
 8000282:	bf00      	nop
 8000284:	20000028 	.word	0x20000028

08000288 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000288:	b580      	push	{r7, lr}
 800028a:	b0a6      	sub	sp, #152	; 0x98
 800028c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800028e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000292:	2228      	movs	r2, #40	; 0x28
 8000294:	2100      	movs	r1, #0
 8000296:	4618      	mov	r0, r3
 8000298:	f003 fc5f 	bl	8003b5a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800029c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80002a0:	2200      	movs	r2, #0
 80002a2:	601a      	str	r2, [r3, #0]
 80002a4:	605a      	str	r2, [r3, #4]
 80002a6:	609a      	str	r2, [r3, #8]
 80002a8:	60da      	str	r2, [r3, #12]
 80002aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002ac:	1d3b      	adds	r3, r7, #4
 80002ae:	2258      	movs	r2, #88	; 0x58
 80002b0:	2100      	movs	r1, #0
 80002b2:	4618      	mov	r0, r3
 80002b4:	f003 fc51 	bl	8003b5a <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002b8:	2302      	movs	r3, #2
 80002ba:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002bc:	2301      	movs	r3, #1
 80002be:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002c0:	2310      	movs	r3, #16
 80002c2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002c6:	2302      	movs	r3, #2
 80002c8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002cc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80002d0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002d4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80002d8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80002dc:	2300      	movs	r3, #0
 80002de:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002e2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80002e6:	4618      	mov	r0, r3
 80002e8:	f001 fb58 	bl	800199c <HAL_RCC_OscConfig>
 80002ec:	4603      	mov	r3, r0
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	d001      	beq.n	80002f6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80002f2:	f000 f8ff 	bl	80004f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002f6:	230f      	movs	r3, #15
 80002f8:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002fa:	2302      	movs	r3, #2
 80002fc:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002fe:	2300      	movs	r3, #0
 8000300:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000302:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000306:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000308:	2300      	movs	r3, #0
 800030a:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800030c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000310:	2102      	movs	r1, #2
 8000312:	4618      	mov	r0, r3
 8000314:	f002 fb96 	bl	8002a44 <HAL_RCC_ClockConfig>
 8000318:	4603      	mov	r3, r0
 800031a:	2b00      	cmp	r3, #0
 800031c:	d001      	beq.n	8000322 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800031e:	f000 f8e9 	bl	80004f4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 8000322:	2322      	movs	r3, #34	; 0x22
 8000324:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000326:	2300      	movs	r3, #0
 8000328:	613b      	str	r3, [r7, #16]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800032a:	2300      	movs	r3, #0
 800032c:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800032e:	1d3b      	adds	r3, r7, #4
 8000330:	4618      	mov	r0, r3
 8000332:	f002 fdbd 	bl	8002eb0 <HAL_RCCEx_PeriphCLKConfig>
 8000336:	4603      	mov	r3, r0
 8000338:	2b00      	cmp	r3, #0
 800033a:	d001      	beq.n	8000340 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 800033c:	f000 f8da 	bl	80004f4 <Error_Handler>
  }
}
 8000340:	bf00      	nop
 8000342:	3798      	adds	r7, #152	; 0x98
 8000344:	46bd      	mov	sp, r7
 8000346:	bd80      	pop	{r7, pc}

08000348 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800034c:	4b1b      	ldr	r3, [pc, #108]	; (80003bc <MX_I2C1_Init+0x74>)
 800034e:	4a1c      	ldr	r2, [pc, #112]	; (80003c0 <MX_I2C1_Init+0x78>)
 8000350:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000352:	4b1a      	ldr	r3, [pc, #104]	; (80003bc <MX_I2C1_Init+0x74>)
 8000354:	4a1b      	ldr	r2, [pc, #108]	; (80003c4 <MX_I2C1_Init+0x7c>)
 8000356:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000358:	4b18      	ldr	r3, [pc, #96]	; (80003bc <MX_I2C1_Init+0x74>)
 800035a:	2200      	movs	r2, #0
 800035c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800035e:	4b17      	ldr	r3, [pc, #92]	; (80003bc <MX_I2C1_Init+0x74>)
 8000360:	2201      	movs	r2, #1
 8000362:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000364:	4b15      	ldr	r3, [pc, #84]	; (80003bc <MX_I2C1_Init+0x74>)
 8000366:	2200      	movs	r2, #0
 8000368:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800036a:	4b14      	ldr	r3, [pc, #80]	; (80003bc <MX_I2C1_Init+0x74>)
 800036c:	2200      	movs	r2, #0
 800036e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000370:	4b12      	ldr	r3, [pc, #72]	; (80003bc <MX_I2C1_Init+0x74>)
 8000372:	2200      	movs	r2, #0
 8000374:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000376:	4b11      	ldr	r3, [pc, #68]	; (80003bc <MX_I2C1_Init+0x74>)
 8000378:	2200      	movs	r2, #0
 800037a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800037c:	4b0f      	ldr	r3, [pc, #60]	; (80003bc <MX_I2C1_Init+0x74>)
 800037e:	2200      	movs	r2, #0
 8000380:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000382:	480e      	ldr	r0, [pc, #56]	; (80003bc <MX_I2C1_Init+0x74>)
 8000384:	f000 fcfc 	bl	8000d80 <HAL_I2C_Init>
 8000388:	4603      	mov	r3, r0
 800038a:	2b00      	cmp	r3, #0
 800038c:	d001      	beq.n	8000392 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800038e:	f000 f8b1 	bl	80004f4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000392:	2100      	movs	r1, #0
 8000394:	4809      	ldr	r0, [pc, #36]	; (80003bc <MX_I2C1_Init+0x74>)
 8000396:	f001 fa69 	bl	800186c <HAL_I2CEx_ConfigAnalogFilter>
 800039a:	4603      	mov	r3, r0
 800039c:	2b00      	cmp	r3, #0
 800039e:	d001      	beq.n	80003a4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80003a0:	f000 f8a8 	bl	80004f4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80003a4:	2100      	movs	r1, #0
 80003a6:	4805      	ldr	r0, [pc, #20]	; (80003bc <MX_I2C1_Init+0x74>)
 80003a8:	f001 faab 	bl	8001902 <HAL_I2CEx_ConfigDigitalFilter>
 80003ac:	4603      	mov	r3, r0
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d001      	beq.n	80003b6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80003b2:	f000 f89f 	bl	80004f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80003b6:	bf00      	nop
 80003b8:	bd80      	pop	{r7, pc}
 80003ba:	bf00      	nop
 80003bc:	20000028 	.word	0x20000028
 80003c0:	40005400 	.word	0x40005400
 80003c4:	2000090e 	.word	0x2000090e

080003c8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80003cc:	4b14      	ldr	r3, [pc, #80]	; (8000420 <MX_USART2_UART_Init+0x58>)
 80003ce:	4a15      	ldr	r2, [pc, #84]	; (8000424 <MX_USART2_UART_Init+0x5c>)
 80003d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80003d2:	4b13      	ldr	r3, [pc, #76]	; (8000420 <MX_USART2_UART_Init+0x58>)
 80003d4:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80003d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80003da:	4b11      	ldr	r3, [pc, #68]	; (8000420 <MX_USART2_UART_Init+0x58>)
 80003dc:	2200      	movs	r2, #0
 80003de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80003e0:	4b0f      	ldr	r3, [pc, #60]	; (8000420 <MX_USART2_UART_Init+0x58>)
 80003e2:	2200      	movs	r2, #0
 80003e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80003e6:	4b0e      	ldr	r3, [pc, #56]	; (8000420 <MX_USART2_UART_Init+0x58>)
 80003e8:	2200      	movs	r2, #0
 80003ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80003ec:	4b0c      	ldr	r3, [pc, #48]	; (8000420 <MX_USART2_UART_Init+0x58>)
 80003ee:	220c      	movs	r2, #12
 80003f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003f2:	4b0b      	ldr	r3, [pc, #44]	; (8000420 <MX_USART2_UART_Init+0x58>)
 80003f4:	2200      	movs	r2, #0
 80003f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80003f8:	4b09      	ldr	r3, [pc, #36]	; (8000420 <MX_USART2_UART_Init+0x58>)
 80003fa:	2200      	movs	r2, #0
 80003fc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80003fe:	4b08      	ldr	r3, [pc, #32]	; (8000420 <MX_USART2_UART_Init+0x58>)
 8000400:	2200      	movs	r2, #0
 8000402:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000404:	4b06      	ldr	r3, [pc, #24]	; (8000420 <MX_USART2_UART_Init+0x58>)
 8000406:	2200      	movs	r2, #0
 8000408:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800040a:	4805      	ldr	r0, [pc, #20]	; (8000420 <MX_USART2_UART_Init+0x58>)
 800040c:	f002 ff6e 	bl	80032ec <HAL_UART_Init>
 8000410:	4603      	mov	r3, r0
 8000412:	2b00      	cmp	r3, #0
 8000414:	d001      	beq.n	800041a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000416:	f000 f86d 	bl	80004f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800041a:	bf00      	nop
 800041c:	bd80      	pop	{r7, pc}
 800041e:	bf00      	nop
 8000420:	2000007c 	.word	0x2000007c
 8000424:	40004400 	.word	0x40004400

08000428 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	b08a      	sub	sp, #40	; 0x28
 800042c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800042e:	f107 0314 	add.w	r3, r7, #20
 8000432:	2200      	movs	r2, #0
 8000434:	601a      	str	r2, [r3, #0]
 8000436:	605a      	str	r2, [r3, #4]
 8000438:	609a      	str	r2, [r3, #8]
 800043a:	60da      	str	r2, [r3, #12]
 800043c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800043e:	4b2b      	ldr	r3, [pc, #172]	; (80004ec <MX_GPIO_Init+0xc4>)
 8000440:	695b      	ldr	r3, [r3, #20]
 8000442:	4a2a      	ldr	r2, [pc, #168]	; (80004ec <MX_GPIO_Init+0xc4>)
 8000444:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000448:	6153      	str	r3, [r2, #20]
 800044a:	4b28      	ldr	r3, [pc, #160]	; (80004ec <MX_GPIO_Init+0xc4>)
 800044c:	695b      	ldr	r3, [r3, #20]
 800044e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000452:	613b      	str	r3, [r7, #16]
 8000454:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000456:	4b25      	ldr	r3, [pc, #148]	; (80004ec <MX_GPIO_Init+0xc4>)
 8000458:	695b      	ldr	r3, [r3, #20]
 800045a:	4a24      	ldr	r2, [pc, #144]	; (80004ec <MX_GPIO_Init+0xc4>)
 800045c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000460:	6153      	str	r3, [r2, #20]
 8000462:	4b22      	ldr	r3, [pc, #136]	; (80004ec <MX_GPIO_Init+0xc4>)
 8000464:	695b      	ldr	r3, [r3, #20]
 8000466:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800046a:	60fb      	str	r3, [r7, #12]
 800046c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800046e:	4b1f      	ldr	r3, [pc, #124]	; (80004ec <MX_GPIO_Init+0xc4>)
 8000470:	695b      	ldr	r3, [r3, #20]
 8000472:	4a1e      	ldr	r2, [pc, #120]	; (80004ec <MX_GPIO_Init+0xc4>)
 8000474:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000478:	6153      	str	r3, [r2, #20]
 800047a:	4b1c      	ldr	r3, [pc, #112]	; (80004ec <MX_GPIO_Init+0xc4>)
 800047c:	695b      	ldr	r3, [r3, #20]
 800047e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000482:	60bb      	str	r3, [r7, #8]
 8000484:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000486:	4b19      	ldr	r3, [pc, #100]	; (80004ec <MX_GPIO_Init+0xc4>)
 8000488:	695b      	ldr	r3, [r3, #20]
 800048a:	4a18      	ldr	r2, [pc, #96]	; (80004ec <MX_GPIO_Init+0xc4>)
 800048c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000490:	6153      	str	r3, [r2, #20]
 8000492:	4b16      	ldr	r3, [pc, #88]	; (80004ec <MX_GPIO_Init+0xc4>)
 8000494:	695b      	ldr	r3, [r3, #20]
 8000496:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800049a:	607b      	str	r3, [r7, #4]
 800049c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800049e:	2200      	movs	r2, #0
 80004a0:	2120      	movs	r1, #32
 80004a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004a6:	f000 fc53 	bl	8000d50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80004aa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80004ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80004b0:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80004b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004b6:	2300      	movs	r3, #0
 80004b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80004ba:	f107 0314 	add.w	r3, r7, #20
 80004be:	4619      	mov	r1, r3
 80004c0:	480b      	ldr	r0, [pc, #44]	; (80004f0 <MX_GPIO_Init+0xc8>)
 80004c2:	f000 fabb 	bl	8000a3c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80004c6:	2320      	movs	r3, #32
 80004c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004ca:	2301      	movs	r3, #1
 80004cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ce:	2300      	movs	r3, #0
 80004d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004d2:	2300      	movs	r3, #0
 80004d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80004d6:	f107 0314 	add.w	r3, r7, #20
 80004da:	4619      	mov	r1, r3
 80004dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004e0:	f000 faac 	bl	8000a3c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80004e4:	bf00      	nop
 80004e6:	3728      	adds	r7, #40	; 0x28
 80004e8:	46bd      	mov	sp, r7
 80004ea:	bd80      	pop	{r7, pc}
 80004ec:	40021000 	.word	0x40021000
 80004f0:	48000800 	.word	0x48000800

080004f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004f4:	b480      	push	{r7}
 80004f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004f8:	b672      	cpsid	i
}
 80004fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004fc:	e7fe      	b.n	80004fc <Error_Handler+0x8>
	...

08000500 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b082      	sub	sp, #8
 8000504:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000506:	4b0f      	ldr	r3, [pc, #60]	; (8000544 <HAL_MspInit+0x44>)
 8000508:	699b      	ldr	r3, [r3, #24]
 800050a:	4a0e      	ldr	r2, [pc, #56]	; (8000544 <HAL_MspInit+0x44>)
 800050c:	f043 0301 	orr.w	r3, r3, #1
 8000510:	6193      	str	r3, [r2, #24]
 8000512:	4b0c      	ldr	r3, [pc, #48]	; (8000544 <HAL_MspInit+0x44>)
 8000514:	699b      	ldr	r3, [r3, #24]
 8000516:	f003 0301 	and.w	r3, r3, #1
 800051a:	607b      	str	r3, [r7, #4]
 800051c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800051e:	4b09      	ldr	r3, [pc, #36]	; (8000544 <HAL_MspInit+0x44>)
 8000520:	69db      	ldr	r3, [r3, #28]
 8000522:	4a08      	ldr	r2, [pc, #32]	; (8000544 <HAL_MspInit+0x44>)
 8000524:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000528:	61d3      	str	r3, [r2, #28]
 800052a:	4b06      	ldr	r3, [pc, #24]	; (8000544 <HAL_MspInit+0x44>)
 800052c:	69db      	ldr	r3, [r3, #28]
 800052e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000532:	603b      	str	r3, [r7, #0]
 8000534:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000536:	2007      	movs	r0, #7
 8000538:	f000 fa4c 	bl	80009d4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800053c:	bf00      	nop
 800053e:	3708      	adds	r7, #8
 8000540:	46bd      	mov	sp, r7
 8000542:	bd80      	pop	{r7, pc}
 8000544:	40021000 	.word	0x40021000

08000548 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	b08a      	sub	sp, #40	; 0x28
 800054c:	af00      	add	r7, sp, #0
 800054e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000550:	f107 0314 	add.w	r3, r7, #20
 8000554:	2200      	movs	r2, #0
 8000556:	601a      	str	r2, [r3, #0]
 8000558:	605a      	str	r2, [r3, #4]
 800055a:	609a      	str	r2, [r3, #8]
 800055c:	60da      	str	r2, [r3, #12]
 800055e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	4a26      	ldr	r2, [pc, #152]	; (8000600 <HAL_I2C_MspInit+0xb8>)
 8000566:	4293      	cmp	r3, r2
 8000568:	d145      	bne.n	80005f6 <HAL_I2C_MspInit+0xae>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800056a:	4b26      	ldr	r3, [pc, #152]	; (8000604 <HAL_I2C_MspInit+0xbc>)
 800056c:	695b      	ldr	r3, [r3, #20]
 800056e:	4a25      	ldr	r2, [pc, #148]	; (8000604 <HAL_I2C_MspInit+0xbc>)
 8000570:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000574:	6153      	str	r3, [r2, #20]
 8000576:	4b23      	ldr	r3, [pc, #140]	; (8000604 <HAL_I2C_MspInit+0xbc>)
 8000578:	695b      	ldr	r3, [r3, #20]
 800057a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800057e:	613b      	str	r3, [r7, #16]
 8000580:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000582:	4b20      	ldr	r3, [pc, #128]	; (8000604 <HAL_I2C_MspInit+0xbc>)
 8000584:	695b      	ldr	r3, [r3, #20]
 8000586:	4a1f      	ldr	r2, [pc, #124]	; (8000604 <HAL_I2C_MspInit+0xbc>)
 8000588:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800058c:	6153      	str	r3, [r2, #20]
 800058e:	4b1d      	ldr	r3, [pc, #116]	; (8000604 <HAL_I2C_MspInit+0xbc>)
 8000590:	695b      	ldr	r3, [r3, #20]
 8000592:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000596:	60fb      	str	r3, [r7, #12]
 8000598:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800059a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800059e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80005a0:	2312      	movs	r3, #18
 80005a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005a4:	2300      	movs	r3, #0
 80005a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005a8:	2303      	movs	r3, #3
 80005aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80005ac:	2304      	movs	r3, #4
 80005ae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005b0:	f107 0314 	add.w	r3, r7, #20
 80005b4:	4619      	mov	r1, r3
 80005b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005ba:	f000 fa3f 	bl	8000a3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80005be:	2380      	movs	r3, #128	; 0x80
 80005c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80005c2:	2312      	movs	r3, #18
 80005c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c6:	2300      	movs	r3, #0
 80005c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005ca:	2303      	movs	r3, #3
 80005cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80005ce:	2304      	movs	r3, #4
 80005d0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005d2:	f107 0314 	add.w	r3, r7, #20
 80005d6:	4619      	mov	r1, r3
 80005d8:	480b      	ldr	r0, [pc, #44]	; (8000608 <HAL_I2C_MspInit+0xc0>)
 80005da:	f000 fa2f 	bl	8000a3c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80005de:	4b09      	ldr	r3, [pc, #36]	; (8000604 <HAL_I2C_MspInit+0xbc>)
 80005e0:	69db      	ldr	r3, [r3, #28]
 80005e2:	4a08      	ldr	r2, [pc, #32]	; (8000604 <HAL_I2C_MspInit+0xbc>)
 80005e4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80005e8:	61d3      	str	r3, [r2, #28]
 80005ea:	4b06      	ldr	r3, [pc, #24]	; (8000604 <HAL_I2C_MspInit+0xbc>)
 80005ec:	69db      	ldr	r3, [r3, #28]
 80005ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80005f2:	60bb      	str	r3, [r7, #8]
 80005f4:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80005f6:	bf00      	nop
 80005f8:	3728      	adds	r7, #40	; 0x28
 80005fa:	46bd      	mov	sp, r7
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	bf00      	nop
 8000600:	40005400 	.word	0x40005400
 8000604:	40021000 	.word	0x40021000
 8000608:	48000400 	.word	0x48000400

0800060c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b08a      	sub	sp, #40	; 0x28
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000614:	f107 0314 	add.w	r3, r7, #20
 8000618:	2200      	movs	r2, #0
 800061a:	601a      	str	r2, [r3, #0]
 800061c:	605a      	str	r2, [r3, #4]
 800061e:	609a      	str	r2, [r3, #8]
 8000620:	60da      	str	r2, [r3, #12]
 8000622:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	4a17      	ldr	r2, [pc, #92]	; (8000688 <HAL_UART_MspInit+0x7c>)
 800062a:	4293      	cmp	r3, r2
 800062c:	d128      	bne.n	8000680 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800062e:	4b17      	ldr	r3, [pc, #92]	; (800068c <HAL_UART_MspInit+0x80>)
 8000630:	69db      	ldr	r3, [r3, #28]
 8000632:	4a16      	ldr	r2, [pc, #88]	; (800068c <HAL_UART_MspInit+0x80>)
 8000634:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000638:	61d3      	str	r3, [r2, #28]
 800063a:	4b14      	ldr	r3, [pc, #80]	; (800068c <HAL_UART_MspInit+0x80>)
 800063c:	69db      	ldr	r3, [r3, #28]
 800063e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000642:	613b      	str	r3, [r7, #16]
 8000644:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000646:	4b11      	ldr	r3, [pc, #68]	; (800068c <HAL_UART_MspInit+0x80>)
 8000648:	695b      	ldr	r3, [r3, #20]
 800064a:	4a10      	ldr	r2, [pc, #64]	; (800068c <HAL_UART_MspInit+0x80>)
 800064c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000650:	6153      	str	r3, [r2, #20]
 8000652:	4b0e      	ldr	r3, [pc, #56]	; (800068c <HAL_UART_MspInit+0x80>)
 8000654:	695b      	ldr	r3, [r3, #20]
 8000656:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800065a:	60fb      	str	r3, [r7, #12]
 800065c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800065e:	230c      	movs	r3, #12
 8000660:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000662:	2302      	movs	r3, #2
 8000664:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000666:	2300      	movs	r3, #0
 8000668:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800066a:	2300      	movs	r3, #0
 800066c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800066e:	2307      	movs	r3, #7
 8000670:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000672:	f107 0314 	add.w	r3, r7, #20
 8000676:	4619      	mov	r1, r3
 8000678:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800067c:	f000 f9de 	bl	8000a3c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000680:	bf00      	nop
 8000682:	3728      	adds	r7, #40	; 0x28
 8000684:	46bd      	mov	sp, r7
 8000686:	bd80      	pop	{r7, pc}
 8000688:	40004400 	.word	0x40004400
 800068c:	40021000 	.word	0x40021000

08000690 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000694:	e7fe      	b.n	8000694 <NMI_Handler+0x4>

08000696 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000696:	b480      	push	{r7}
 8000698:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800069a:	e7fe      	b.n	800069a <HardFault_Handler+0x4>

0800069c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800069c:	b480      	push	{r7}
 800069e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006a0:	e7fe      	b.n	80006a0 <MemManage_Handler+0x4>

080006a2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006a2:	b480      	push	{r7}
 80006a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006a6:	e7fe      	b.n	80006a6 <BusFault_Handler+0x4>

080006a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006ac:	e7fe      	b.n	80006ac <UsageFault_Handler+0x4>

080006ae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006ae:	b480      	push	{r7}
 80006b0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80006b2:	bf00      	nop
 80006b4:	46bd      	mov	sp, r7
 80006b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ba:	4770      	bx	lr

080006bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006c0:	bf00      	nop
 80006c2:	46bd      	mov	sp, r7
 80006c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c8:	4770      	bx	lr

080006ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006ca:	b480      	push	{r7}
 80006cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006ce:	bf00      	nop
 80006d0:	46bd      	mov	sp, r7
 80006d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d6:	4770      	bx	lr

080006d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006dc:	f000 f884 	bl	80007e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006e0:	bf00      	nop
 80006e2:	bd80      	pop	{r7, pc}

080006e4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80006e4:	b480      	push	{r7}
 80006e6:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80006e8:	4b06      	ldr	r3, [pc, #24]	; (8000704 <SystemInit+0x20>)
 80006ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80006ee:	4a05      	ldr	r2, [pc, #20]	; (8000704 <SystemInit+0x20>)
 80006f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80006f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006f8:	bf00      	nop
 80006fa:	46bd      	mov	sp, r7
 80006fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000700:	4770      	bx	lr
 8000702:	bf00      	nop
 8000704:	e000ed00 	.word	0xe000ed00

08000708 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000708:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000740 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800070c:	f7ff ffea 	bl	80006e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000710:	480c      	ldr	r0, [pc, #48]	; (8000744 <LoopForever+0x6>)
  ldr r1, =_edata
 8000712:	490d      	ldr	r1, [pc, #52]	; (8000748 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000714:	4a0d      	ldr	r2, [pc, #52]	; (800074c <LoopForever+0xe>)
  movs r3, #0
 8000716:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000718:	e002      	b.n	8000720 <LoopCopyDataInit>

0800071a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800071a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800071c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800071e:	3304      	adds	r3, #4

08000720 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000720:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000722:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000724:	d3f9      	bcc.n	800071a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000726:	4a0a      	ldr	r2, [pc, #40]	; (8000750 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000728:	4c0a      	ldr	r4, [pc, #40]	; (8000754 <LoopForever+0x16>)
  movs r3, #0
 800072a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800072c:	e001      	b.n	8000732 <LoopFillZerobss>

0800072e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800072e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000730:	3204      	adds	r2, #4

08000732 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000732:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000734:	d3fb      	bcc.n	800072e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000736:	f003 fa19 	bl	8003b6c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800073a:	f7ff fd4b 	bl	80001d4 <main>

0800073e <LoopForever>:

LoopForever:
    b LoopForever
 800073e:	e7fe      	b.n	800073e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000740:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000744:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000748:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800074c:	08003c0c 	.word	0x08003c0c
  ldr r2, =_sbss
 8000750:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000754:	20000108 	.word	0x20000108

08000758 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000758:	e7fe      	b.n	8000758 <ADC1_2_IRQHandler>
	...

0800075c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000760:	4b08      	ldr	r3, [pc, #32]	; (8000784 <HAL_Init+0x28>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	4a07      	ldr	r2, [pc, #28]	; (8000784 <HAL_Init+0x28>)
 8000766:	f043 0310 	orr.w	r3, r3, #16
 800076a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800076c:	2003      	movs	r0, #3
 800076e:	f000 f931 	bl	80009d4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000772:	2000      	movs	r0, #0
 8000774:	f000 f808 	bl	8000788 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000778:	f7ff fec2 	bl	8000500 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800077c:	2300      	movs	r3, #0
}
 800077e:	4618      	mov	r0, r3
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	40022000 	.word	0x40022000

08000788 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b082      	sub	sp, #8
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000790:	4b12      	ldr	r3, [pc, #72]	; (80007dc <HAL_InitTick+0x54>)
 8000792:	681a      	ldr	r2, [r3, #0]
 8000794:	4b12      	ldr	r3, [pc, #72]	; (80007e0 <HAL_InitTick+0x58>)
 8000796:	781b      	ldrb	r3, [r3, #0]
 8000798:	4619      	mov	r1, r3
 800079a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800079e:	fbb3 f3f1 	udiv	r3, r3, r1
 80007a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80007a6:	4618      	mov	r0, r3
 80007a8:	f000 f93b 	bl	8000a22 <HAL_SYSTICK_Config>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80007b2:	2301      	movs	r3, #1
 80007b4:	e00e      	b.n	80007d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	2b0f      	cmp	r3, #15
 80007ba:	d80a      	bhi.n	80007d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007bc:	2200      	movs	r2, #0
 80007be:	6879      	ldr	r1, [r7, #4]
 80007c0:	f04f 30ff 	mov.w	r0, #4294967295
 80007c4:	f000 f911 	bl	80009ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007c8:	4a06      	ldr	r2, [pc, #24]	; (80007e4 <HAL_InitTick+0x5c>)
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80007ce:	2300      	movs	r3, #0
 80007d0:	e000      	b.n	80007d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80007d2:	2301      	movs	r3, #1
}
 80007d4:	4618      	mov	r0, r3
 80007d6:	3708      	adds	r7, #8
 80007d8:	46bd      	mov	sp, r7
 80007da:	bd80      	pop	{r7, pc}
 80007dc:	20000000 	.word	0x20000000
 80007e0:	20000008 	.word	0x20000008
 80007e4:	20000004 	.word	0x20000004

080007e8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007e8:	b480      	push	{r7}
 80007ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007ec:	4b06      	ldr	r3, [pc, #24]	; (8000808 <HAL_IncTick+0x20>)
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	461a      	mov	r2, r3
 80007f2:	4b06      	ldr	r3, [pc, #24]	; (800080c <HAL_IncTick+0x24>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	4413      	add	r3, r2
 80007f8:	4a04      	ldr	r2, [pc, #16]	; (800080c <HAL_IncTick+0x24>)
 80007fa:	6013      	str	r3, [r2, #0]
}
 80007fc:	bf00      	nop
 80007fe:	46bd      	mov	sp, r7
 8000800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000804:	4770      	bx	lr
 8000806:	bf00      	nop
 8000808:	20000008 	.word	0x20000008
 800080c:	20000104 	.word	0x20000104

08000810 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000810:	b480      	push	{r7}
 8000812:	af00      	add	r7, sp, #0
  return uwTick;  
 8000814:	4b03      	ldr	r3, [pc, #12]	; (8000824 <HAL_GetTick+0x14>)
 8000816:	681b      	ldr	r3, [r3, #0]
}
 8000818:	4618      	mov	r0, r3
 800081a:	46bd      	mov	sp, r7
 800081c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000820:	4770      	bx	lr
 8000822:	bf00      	nop
 8000824:	20000104 	.word	0x20000104

08000828 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b084      	sub	sp, #16
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000830:	f7ff ffee 	bl	8000810 <HAL_GetTick>
 8000834:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800083a:	68fb      	ldr	r3, [r7, #12]
 800083c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000840:	d005      	beq.n	800084e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000842:	4b0a      	ldr	r3, [pc, #40]	; (800086c <HAL_Delay+0x44>)
 8000844:	781b      	ldrb	r3, [r3, #0]
 8000846:	461a      	mov	r2, r3
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	4413      	add	r3, r2
 800084c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800084e:	bf00      	nop
 8000850:	f7ff ffde 	bl	8000810 <HAL_GetTick>
 8000854:	4602      	mov	r2, r0
 8000856:	68bb      	ldr	r3, [r7, #8]
 8000858:	1ad3      	subs	r3, r2, r3
 800085a:	68fa      	ldr	r2, [r7, #12]
 800085c:	429a      	cmp	r2, r3
 800085e:	d8f7      	bhi.n	8000850 <HAL_Delay+0x28>
  {
  }
}
 8000860:	bf00      	nop
 8000862:	bf00      	nop
 8000864:	3710      	adds	r7, #16
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	20000008 	.word	0x20000008

08000870 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000870:	b480      	push	{r7}
 8000872:	b085      	sub	sp, #20
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	f003 0307 	and.w	r3, r3, #7
 800087e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000880:	4b0c      	ldr	r3, [pc, #48]	; (80008b4 <__NVIC_SetPriorityGrouping+0x44>)
 8000882:	68db      	ldr	r3, [r3, #12]
 8000884:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000886:	68ba      	ldr	r2, [r7, #8]
 8000888:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800088c:	4013      	ands	r3, r2
 800088e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000894:	68bb      	ldr	r3, [r7, #8]
 8000896:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000898:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800089c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008a2:	4a04      	ldr	r2, [pc, #16]	; (80008b4 <__NVIC_SetPriorityGrouping+0x44>)
 80008a4:	68bb      	ldr	r3, [r7, #8]
 80008a6:	60d3      	str	r3, [r2, #12]
}
 80008a8:	bf00      	nop
 80008aa:	3714      	adds	r7, #20
 80008ac:	46bd      	mov	sp, r7
 80008ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b2:	4770      	bx	lr
 80008b4:	e000ed00 	.word	0xe000ed00

080008b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008bc:	4b04      	ldr	r3, [pc, #16]	; (80008d0 <__NVIC_GetPriorityGrouping+0x18>)
 80008be:	68db      	ldr	r3, [r3, #12]
 80008c0:	0a1b      	lsrs	r3, r3, #8
 80008c2:	f003 0307 	and.w	r3, r3, #7
}
 80008c6:	4618      	mov	r0, r3
 80008c8:	46bd      	mov	sp, r7
 80008ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ce:	4770      	bx	lr
 80008d0:	e000ed00 	.word	0xe000ed00

080008d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008d4:	b480      	push	{r7}
 80008d6:	b083      	sub	sp, #12
 80008d8:	af00      	add	r7, sp, #0
 80008da:	4603      	mov	r3, r0
 80008dc:	6039      	str	r1, [r7, #0]
 80008de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	db0a      	blt.n	80008fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008e8:	683b      	ldr	r3, [r7, #0]
 80008ea:	b2da      	uxtb	r2, r3
 80008ec:	490c      	ldr	r1, [pc, #48]	; (8000920 <__NVIC_SetPriority+0x4c>)
 80008ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008f2:	0112      	lsls	r2, r2, #4
 80008f4:	b2d2      	uxtb	r2, r2
 80008f6:	440b      	add	r3, r1
 80008f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008fc:	e00a      	b.n	8000914 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008fe:	683b      	ldr	r3, [r7, #0]
 8000900:	b2da      	uxtb	r2, r3
 8000902:	4908      	ldr	r1, [pc, #32]	; (8000924 <__NVIC_SetPriority+0x50>)
 8000904:	79fb      	ldrb	r3, [r7, #7]
 8000906:	f003 030f 	and.w	r3, r3, #15
 800090a:	3b04      	subs	r3, #4
 800090c:	0112      	lsls	r2, r2, #4
 800090e:	b2d2      	uxtb	r2, r2
 8000910:	440b      	add	r3, r1
 8000912:	761a      	strb	r2, [r3, #24]
}
 8000914:	bf00      	nop
 8000916:	370c      	adds	r7, #12
 8000918:	46bd      	mov	sp, r7
 800091a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091e:	4770      	bx	lr
 8000920:	e000e100 	.word	0xe000e100
 8000924:	e000ed00 	.word	0xe000ed00

08000928 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000928:	b480      	push	{r7}
 800092a:	b089      	sub	sp, #36	; 0x24
 800092c:	af00      	add	r7, sp, #0
 800092e:	60f8      	str	r0, [r7, #12]
 8000930:	60b9      	str	r1, [r7, #8]
 8000932:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	f003 0307 	and.w	r3, r3, #7
 800093a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800093c:	69fb      	ldr	r3, [r7, #28]
 800093e:	f1c3 0307 	rsb	r3, r3, #7
 8000942:	2b04      	cmp	r3, #4
 8000944:	bf28      	it	cs
 8000946:	2304      	movcs	r3, #4
 8000948:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800094a:	69fb      	ldr	r3, [r7, #28]
 800094c:	3304      	adds	r3, #4
 800094e:	2b06      	cmp	r3, #6
 8000950:	d902      	bls.n	8000958 <NVIC_EncodePriority+0x30>
 8000952:	69fb      	ldr	r3, [r7, #28]
 8000954:	3b03      	subs	r3, #3
 8000956:	e000      	b.n	800095a <NVIC_EncodePriority+0x32>
 8000958:	2300      	movs	r3, #0
 800095a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800095c:	f04f 32ff 	mov.w	r2, #4294967295
 8000960:	69bb      	ldr	r3, [r7, #24]
 8000962:	fa02 f303 	lsl.w	r3, r2, r3
 8000966:	43da      	mvns	r2, r3
 8000968:	68bb      	ldr	r3, [r7, #8]
 800096a:	401a      	ands	r2, r3
 800096c:	697b      	ldr	r3, [r7, #20]
 800096e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000970:	f04f 31ff 	mov.w	r1, #4294967295
 8000974:	697b      	ldr	r3, [r7, #20]
 8000976:	fa01 f303 	lsl.w	r3, r1, r3
 800097a:	43d9      	mvns	r1, r3
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000980:	4313      	orrs	r3, r2
         );
}
 8000982:	4618      	mov	r0, r3
 8000984:	3724      	adds	r7, #36	; 0x24
 8000986:	46bd      	mov	sp, r7
 8000988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098c:	4770      	bx	lr
	...

08000990 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	3b01      	subs	r3, #1
 800099c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80009a0:	d301      	bcc.n	80009a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009a2:	2301      	movs	r3, #1
 80009a4:	e00f      	b.n	80009c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009a6:	4a0a      	ldr	r2, [pc, #40]	; (80009d0 <SysTick_Config+0x40>)
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	3b01      	subs	r3, #1
 80009ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009ae:	210f      	movs	r1, #15
 80009b0:	f04f 30ff 	mov.w	r0, #4294967295
 80009b4:	f7ff ff8e 	bl	80008d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009b8:	4b05      	ldr	r3, [pc, #20]	; (80009d0 <SysTick_Config+0x40>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009be:	4b04      	ldr	r3, [pc, #16]	; (80009d0 <SysTick_Config+0x40>)
 80009c0:	2207      	movs	r2, #7
 80009c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009c4:	2300      	movs	r3, #0
}
 80009c6:	4618      	mov	r0, r3
 80009c8:	3708      	adds	r7, #8
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	e000e010 	.word	0xe000e010

080009d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b082      	sub	sp, #8
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009dc:	6878      	ldr	r0, [r7, #4]
 80009de:	f7ff ff47 	bl	8000870 <__NVIC_SetPriorityGrouping>
}
 80009e2:	bf00      	nop
 80009e4:	3708      	adds	r7, #8
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}

080009ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009ea:	b580      	push	{r7, lr}
 80009ec:	b086      	sub	sp, #24
 80009ee:	af00      	add	r7, sp, #0
 80009f0:	4603      	mov	r3, r0
 80009f2:	60b9      	str	r1, [r7, #8]
 80009f4:	607a      	str	r2, [r7, #4]
 80009f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80009f8:	2300      	movs	r3, #0
 80009fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80009fc:	f7ff ff5c 	bl	80008b8 <__NVIC_GetPriorityGrouping>
 8000a00:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a02:	687a      	ldr	r2, [r7, #4]
 8000a04:	68b9      	ldr	r1, [r7, #8]
 8000a06:	6978      	ldr	r0, [r7, #20]
 8000a08:	f7ff ff8e 	bl	8000928 <NVIC_EncodePriority>
 8000a0c:	4602      	mov	r2, r0
 8000a0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a12:	4611      	mov	r1, r2
 8000a14:	4618      	mov	r0, r3
 8000a16:	f7ff ff5d 	bl	80008d4 <__NVIC_SetPriority>
}
 8000a1a:	bf00      	nop
 8000a1c:	3718      	adds	r7, #24
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}

08000a22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a22:	b580      	push	{r7, lr}
 8000a24:	b082      	sub	sp, #8
 8000a26:	af00      	add	r7, sp, #0
 8000a28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a2a:	6878      	ldr	r0, [r7, #4]
 8000a2c:	f7ff ffb0 	bl	8000990 <SysTick_Config>
 8000a30:	4603      	mov	r3, r0
}
 8000a32:	4618      	mov	r0, r3
 8000a34:	3708      	adds	r7, #8
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
	...

08000a3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	b087      	sub	sp, #28
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
 8000a44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a46:	2300      	movs	r3, #0
 8000a48:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a4a:	e160      	b.n	8000d0e <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000a4c:	683b      	ldr	r3, [r7, #0]
 8000a4e:	681a      	ldr	r2, [r3, #0]
 8000a50:	2101      	movs	r1, #1
 8000a52:	697b      	ldr	r3, [r7, #20]
 8000a54:	fa01 f303 	lsl.w	r3, r1, r3
 8000a58:	4013      	ands	r3, r2
 8000a5a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	f000 8152 	beq.w	8000d08 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000a64:	683b      	ldr	r3, [r7, #0]
 8000a66:	685b      	ldr	r3, [r3, #4]
 8000a68:	f003 0303 	and.w	r3, r3, #3
 8000a6c:	2b01      	cmp	r3, #1
 8000a6e:	d005      	beq.n	8000a7c <HAL_GPIO_Init+0x40>
 8000a70:	683b      	ldr	r3, [r7, #0]
 8000a72:	685b      	ldr	r3, [r3, #4]
 8000a74:	f003 0303 	and.w	r3, r3, #3
 8000a78:	2b02      	cmp	r3, #2
 8000a7a:	d130      	bne.n	8000ade <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	689b      	ldr	r3, [r3, #8]
 8000a80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000a82:	697b      	ldr	r3, [r7, #20]
 8000a84:	005b      	lsls	r3, r3, #1
 8000a86:	2203      	movs	r2, #3
 8000a88:	fa02 f303 	lsl.w	r3, r2, r3
 8000a8c:	43db      	mvns	r3, r3
 8000a8e:	693a      	ldr	r2, [r7, #16]
 8000a90:	4013      	ands	r3, r2
 8000a92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000a94:	683b      	ldr	r3, [r7, #0]
 8000a96:	68da      	ldr	r2, [r3, #12]
 8000a98:	697b      	ldr	r3, [r7, #20]
 8000a9a:	005b      	lsls	r3, r3, #1
 8000a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa0:	693a      	ldr	r2, [r7, #16]
 8000aa2:	4313      	orrs	r3, r2
 8000aa4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	693a      	ldr	r2, [r7, #16]
 8000aaa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	685b      	ldr	r3, [r3, #4]
 8000ab0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ab2:	2201      	movs	r2, #1
 8000ab4:	697b      	ldr	r3, [r7, #20]
 8000ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8000aba:	43db      	mvns	r3, r3
 8000abc:	693a      	ldr	r2, [r7, #16]
 8000abe:	4013      	ands	r3, r2
 8000ac0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ac2:	683b      	ldr	r3, [r7, #0]
 8000ac4:	685b      	ldr	r3, [r3, #4]
 8000ac6:	091b      	lsrs	r3, r3, #4
 8000ac8:	f003 0201 	and.w	r2, r3, #1
 8000acc:	697b      	ldr	r3, [r7, #20]
 8000ace:	fa02 f303 	lsl.w	r3, r2, r3
 8000ad2:	693a      	ldr	r2, [r7, #16]
 8000ad4:	4313      	orrs	r3, r2
 8000ad6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	693a      	ldr	r2, [r7, #16]
 8000adc:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ade:	683b      	ldr	r3, [r7, #0]
 8000ae0:	685b      	ldr	r3, [r3, #4]
 8000ae2:	f003 0303 	and.w	r3, r3, #3
 8000ae6:	2b03      	cmp	r3, #3
 8000ae8:	d017      	beq.n	8000b1a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	68db      	ldr	r3, [r3, #12]
 8000aee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000af0:	697b      	ldr	r3, [r7, #20]
 8000af2:	005b      	lsls	r3, r3, #1
 8000af4:	2203      	movs	r2, #3
 8000af6:	fa02 f303 	lsl.w	r3, r2, r3
 8000afa:	43db      	mvns	r3, r3
 8000afc:	693a      	ldr	r2, [r7, #16]
 8000afe:	4013      	ands	r3, r2
 8000b00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000b02:	683b      	ldr	r3, [r7, #0]
 8000b04:	689a      	ldr	r2, [r3, #8]
 8000b06:	697b      	ldr	r3, [r7, #20]
 8000b08:	005b      	lsls	r3, r3, #1
 8000b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b0e:	693a      	ldr	r2, [r7, #16]
 8000b10:	4313      	orrs	r3, r2
 8000b12:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	693a      	ldr	r2, [r7, #16]
 8000b18:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000b1a:	683b      	ldr	r3, [r7, #0]
 8000b1c:	685b      	ldr	r3, [r3, #4]
 8000b1e:	f003 0303 	and.w	r3, r3, #3
 8000b22:	2b02      	cmp	r3, #2
 8000b24:	d123      	bne.n	8000b6e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000b26:	697b      	ldr	r3, [r7, #20]
 8000b28:	08da      	lsrs	r2, r3, #3
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	3208      	adds	r2, #8
 8000b2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b32:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000b34:	697b      	ldr	r3, [r7, #20]
 8000b36:	f003 0307 	and.w	r3, r3, #7
 8000b3a:	009b      	lsls	r3, r3, #2
 8000b3c:	220f      	movs	r2, #15
 8000b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b42:	43db      	mvns	r3, r3
 8000b44:	693a      	ldr	r2, [r7, #16]
 8000b46:	4013      	ands	r3, r2
 8000b48:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	691a      	ldr	r2, [r3, #16]
 8000b4e:	697b      	ldr	r3, [r7, #20]
 8000b50:	f003 0307 	and.w	r3, r3, #7
 8000b54:	009b      	lsls	r3, r3, #2
 8000b56:	fa02 f303 	lsl.w	r3, r2, r3
 8000b5a:	693a      	ldr	r2, [r7, #16]
 8000b5c:	4313      	orrs	r3, r2
 8000b5e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000b60:	697b      	ldr	r3, [r7, #20]
 8000b62:	08da      	lsrs	r2, r3, #3
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	3208      	adds	r2, #8
 8000b68:	6939      	ldr	r1, [r7, #16]
 8000b6a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000b74:	697b      	ldr	r3, [r7, #20]
 8000b76:	005b      	lsls	r3, r3, #1
 8000b78:	2203      	movs	r2, #3
 8000b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b7e:	43db      	mvns	r3, r3
 8000b80:	693a      	ldr	r2, [r7, #16]
 8000b82:	4013      	ands	r3, r2
 8000b84:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000b86:	683b      	ldr	r3, [r7, #0]
 8000b88:	685b      	ldr	r3, [r3, #4]
 8000b8a:	f003 0203 	and.w	r2, r3, #3
 8000b8e:	697b      	ldr	r3, [r7, #20]
 8000b90:	005b      	lsls	r3, r3, #1
 8000b92:	fa02 f303 	lsl.w	r3, r2, r3
 8000b96:	693a      	ldr	r2, [r7, #16]
 8000b98:	4313      	orrs	r3, r2
 8000b9a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	693a      	ldr	r2, [r7, #16]
 8000ba0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000ba2:	683b      	ldr	r3, [r7, #0]
 8000ba4:	685b      	ldr	r3, [r3, #4]
 8000ba6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	f000 80ac 	beq.w	8000d08 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bb0:	4b5e      	ldr	r3, [pc, #376]	; (8000d2c <HAL_GPIO_Init+0x2f0>)
 8000bb2:	699b      	ldr	r3, [r3, #24]
 8000bb4:	4a5d      	ldr	r2, [pc, #372]	; (8000d2c <HAL_GPIO_Init+0x2f0>)
 8000bb6:	f043 0301 	orr.w	r3, r3, #1
 8000bba:	6193      	str	r3, [r2, #24]
 8000bbc:	4b5b      	ldr	r3, [pc, #364]	; (8000d2c <HAL_GPIO_Init+0x2f0>)
 8000bbe:	699b      	ldr	r3, [r3, #24]
 8000bc0:	f003 0301 	and.w	r3, r3, #1
 8000bc4:	60bb      	str	r3, [r7, #8]
 8000bc6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000bc8:	4a59      	ldr	r2, [pc, #356]	; (8000d30 <HAL_GPIO_Init+0x2f4>)
 8000bca:	697b      	ldr	r3, [r7, #20]
 8000bcc:	089b      	lsrs	r3, r3, #2
 8000bce:	3302      	adds	r3, #2
 8000bd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bd4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000bd6:	697b      	ldr	r3, [r7, #20]
 8000bd8:	f003 0303 	and.w	r3, r3, #3
 8000bdc:	009b      	lsls	r3, r3, #2
 8000bde:	220f      	movs	r2, #15
 8000be0:	fa02 f303 	lsl.w	r3, r2, r3
 8000be4:	43db      	mvns	r3, r3
 8000be6:	693a      	ldr	r2, [r7, #16]
 8000be8:	4013      	ands	r3, r2
 8000bea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000bf2:	d025      	beq.n	8000c40 <HAL_GPIO_Init+0x204>
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	4a4f      	ldr	r2, [pc, #316]	; (8000d34 <HAL_GPIO_Init+0x2f8>)
 8000bf8:	4293      	cmp	r3, r2
 8000bfa:	d01f      	beq.n	8000c3c <HAL_GPIO_Init+0x200>
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	4a4e      	ldr	r2, [pc, #312]	; (8000d38 <HAL_GPIO_Init+0x2fc>)
 8000c00:	4293      	cmp	r3, r2
 8000c02:	d019      	beq.n	8000c38 <HAL_GPIO_Init+0x1fc>
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	4a4d      	ldr	r2, [pc, #308]	; (8000d3c <HAL_GPIO_Init+0x300>)
 8000c08:	4293      	cmp	r3, r2
 8000c0a:	d013      	beq.n	8000c34 <HAL_GPIO_Init+0x1f8>
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	4a4c      	ldr	r2, [pc, #304]	; (8000d40 <HAL_GPIO_Init+0x304>)
 8000c10:	4293      	cmp	r3, r2
 8000c12:	d00d      	beq.n	8000c30 <HAL_GPIO_Init+0x1f4>
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	4a4b      	ldr	r2, [pc, #300]	; (8000d44 <HAL_GPIO_Init+0x308>)
 8000c18:	4293      	cmp	r3, r2
 8000c1a:	d007      	beq.n	8000c2c <HAL_GPIO_Init+0x1f0>
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	4a4a      	ldr	r2, [pc, #296]	; (8000d48 <HAL_GPIO_Init+0x30c>)
 8000c20:	4293      	cmp	r3, r2
 8000c22:	d101      	bne.n	8000c28 <HAL_GPIO_Init+0x1ec>
 8000c24:	2306      	movs	r3, #6
 8000c26:	e00c      	b.n	8000c42 <HAL_GPIO_Init+0x206>
 8000c28:	2307      	movs	r3, #7
 8000c2a:	e00a      	b.n	8000c42 <HAL_GPIO_Init+0x206>
 8000c2c:	2305      	movs	r3, #5
 8000c2e:	e008      	b.n	8000c42 <HAL_GPIO_Init+0x206>
 8000c30:	2304      	movs	r3, #4
 8000c32:	e006      	b.n	8000c42 <HAL_GPIO_Init+0x206>
 8000c34:	2303      	movs	r3, #3
 8000c36:	e004      	b.n	8000c42 <HAL_GPIO_Init+0x206>
 8000c38:	2302      	movs	r3, #2
 8000c3a:	e002      	b.n	8000c42 <HAL_GPIO_Init+0x206>
 8000c3c:	2301      	movs	r3, #1
 8000c3e:	e000      	b.n	8000c42 <HAL_GPIO_Init+0x206>
 8000c40:	2300      	movs	r3, #0
 8000c42:	697a      	ldr	r2, [r7, #20]
 8000c44:	f002 0203 	and.w	r2, r2, #3
 8000c48:	0092      	lsls	r2, r2, #2
 8000c4a:	4093      	lsls	r3, r2
 8000c4c:	693a      	ldr	r2, [r7, #16]
 8000c4e:	4313      	orrs	r3, r2
 8000c50:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000c52:	4937      	ldr	r1, [pc, #220]	; (8000d30 <HAL_GPIO_Init+0x2f4>)
 8000c54:	697b      	ldr	r3, [r7, #20]
 8000c56:	089b      	lsrs	r3, r3, #2
 8000c58:	3302      	adds	r3, #2
 8000c5a:	693a      	ldr	r2, [r7, #16]
 8000c5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c60:	4b3a      	ldr	r3, [pc, #232]	; (8000d4c <HAL_GPIO_Init+0x310>)
 8000c62:	689b      	ldr	r3, [r3, #8]
 8000c64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	43db      	mvns	r3, r3
 8000c6a:	693a      	ldr	r2, [r7, #16]
 8000c6c:	4013      	ands	r3, r2
 8000c6e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d003      	beq.n	8000c84 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8000c7c:	693a      	ldr	r2, [r7, #16]
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	4313      	orrs	r3, r2
 8000c82:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000c84:	4a31      	ldr	r2, [pc, #196]	; (8000d4c <HAL_GPIO_Init+0x310>)
 8000c86:	693b      	ldr	r3, [r7, #16]
 8000c88:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000c8a:	4b30      	ldr	r3, [pc, #192]	; (8000d4c <HAL_GPIO_Init+0x310>)
 8000c8c:	68db      	ldr	r3, [r3, #12]
 8000c8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	43db      	mvns	r3, r3
 8000c94:	693a      	ldr	r2, [r7, #16]
 8000c96:	4013      	ands	r3, r2
 8000c98:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	685b      	ldr	r3, [r3, #4]
 8000c9e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d003      	beq.n	8000cae <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8000ca6:	693a      	ldr	r2, [r7, #16]
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	4313      	orrs	r3, r2
 8000cac:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000cae:	4a27      	ldr	r2, [pc, #156]	; (8000d4c <HAL_GPIO_Init+0x310>)
 8000cb0:	693b      	ldr	r3, [r7, #16]
 8000cb2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000cb4:	4b25      	ldr	r3, [pc, #148]	; (8000d4c <HAL_GPIO_Init+0x310>)
 8000cb6:	685b      	ldr	r3, [r3, #4]
 8000cb8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cba:	68fb      	ldr	r3, [r7, #12]
 8000cbc:	43db      	mvns	r3, r3
 8000cbe:	693a      	ldr	r2, [r7, #16]
 8000cc0:	4013      	ands	r3, r2
 8000cc2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	685b      	ldr	r3, [r3, #4]
 8000cc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d003      	beq.n	8000cd8 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8000cd0:	693a      	ldr	r2, [r7, #16]
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	4313      	orrs	r3, r2
 8000cd6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000cd8:	4a1c      	ldr	r2, [pc, #112]	; (8000d4c <HAL_GPIO_Init+0x310>)
 8000cda:	693b      	ldr	r3, [r7, #16]
 8000cdc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000cde:	4b1b      	ldr	r3, [pc, #108]	; (8000d4c <HAL_GPIO_Init+0x310>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	43db      	mvns	r3, r3
 8000ce8:	693a      	ldr	r2, [r7, #16]
 8000cea:	4013      	ands	r3, r2
 8000cec:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	685b      	ldr	r3, [r3, #4]
 8000cf2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d003      	beq.n	8000d02 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8000cfa:	693a      	ldr	r2, [r7, #16]
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	4313      	orrs	r3, r2
 8000d00:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000d02:	4a12      	ldr	r2, [pc, #72]	; (8000d4c <HAL_GPIO_Init+0x310>)
 8000d04:	693b      	ldr	r3, [r7, #16]
 8000d06:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000d08:	697b      	ldr	r3, [r7, #20]
 8000d0a:	3301      	adds	r3, #1
 8000d0c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	681a      	ldr	r2, [r3, #0]
 8000d12:	697b      	ldr	r3, [r7, #20]
 8000d14:	fa22 f303 	lsr.w	r3, r2, r3
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	f47f ae97 	bne.w	8000a4c <HAL_GPIO_Init+0x10>
  }
}
 8000d1e:	bf00      	nop
 8000d20:	bf00      	nop
 8000d22:	371c      	adds	r7, #28
 8000d24:	46bd      	mov	sp, r7
 8000d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2a:	4770      	bx	lr
 8000d2c:	40021000 	.word	0x40021000
 8000d30:	40010000 	.word	0x40010000
 8000d34:	48000400 	.word	0x48000400
 8000d38:	48000800 	.word	0x48000800
 8000d3c:	48000c00 	.word	0x48000c00
 8000d40:	48001000 	.word	0x48001000
 8000d44:	48001400 	.word	0x48001400
 8000d48:	48001800 	.word	0x48001800
 8000d4c:	40010400 	.word	0x40010400

08000d50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d50:	b480      	push	{r7}
 8000d52:	b083      	sub	sp, #12
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
 8000d58:	460b      	mov	r3, r1
 8000d5a:	807b      	strh	r3, [r7, #2]
 8000d5c:	4613      	mov	r3, r2
 8000d5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000d60:	787b      	ldrb	r3, [r7, #1]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d003      	beq.n	8000d6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000d66:	887a      	ldrh	r2, [r7, #2]
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000d6c:	e002      	b.n	8000d74 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000d6e:	887a      	ldrh	r2, [r7, #2]
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000d74:	bf00      	nop
 8000d76:	370c      	adds	r7, #12
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7e:	4770      	bx	lr

08000d80 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b082      	sub	sp, #8
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d101      	bne.n	8000d92 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000d8e:	2301      	movs	r3, #1
 8000d90:	e081      	b.n	8000e96 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000d98:	b2db      	uxtb	r3, r3
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d106      	bne.n	8000dac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	2200      	movs	r2, #0
 8000da2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000da6:	6878      	ldr	r0, [r7, #4]
 8000da8:	f7ff fbce 	bl	8000548 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	2224      	movs	r2, #36	; 0x24
 8000db0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	681a      	ldr	r2, [r3, #0]
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	f022 0201 	bic.w	r2, r2, #1
 8000dc2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	685a      	ldr	r2, [r3, #4]
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000dd0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	689a      	ldr	r2, [r3, #8]
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000de0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	68db      	ldr	r3, [r3, #12]
 8000de6:	2b01      	cmp	r3, #1
 8000de8:	d107      	bne.n	8000dfa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	689a      	ldr	r2, [r3, #8]
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000df6:	609a      	str	r2, [r3, #8]
 8000df8:	e006      	b.n	8000e08 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	689a      	ldr	r2, [r3, #8]
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8000e06:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	68db      	ldr	r3, [r3, #12]
 8000e0c:	2b02      	cmp	r3, #2
 8000e0e:	d104      	bne.n	8000e1a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000e18:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	687a      	ldr	r2, [r7, #4]
 8000e22:	6812      	ldr	r2, [r2, #0]
 8000e24:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000e28:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000e2c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	68da      	ldr	r2, [r3, #12]
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000e3c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	691a      	ldr	r2, [r3, #16]
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	695b      	ldr	r3, [r3, #20]
 8000e46:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	699b      	ldr	r3, [r3, #24]
 8000e4e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	430a      	orrs	r2, r1
 8000e56:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	69d9      	ldr	r1, [r3, #28]
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	6a1a      	ldr	r2, [r3, #32]
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	430a      	orrs	r2, r1
 8000e66:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	681a      	ldr	r2, [r3, #0]
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	f042 0201 	orr.w	r2, r2, #1
 8000e76:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	2220      	movs	r2, #32
 8000e82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	2200      	movs	r2, #0
 8000e8a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	2200      	movs	r2, #0
 8000e90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8000e94:	2300      	movs	r3, #0
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	3708      	adds	r7, #8
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
	...

08000ea0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b088      	sub	sp, #32
 8000ea4:	af02      	add	r7, sp, #8
 8000ea6:	60f8      	str	r0, [r7, #12]
 8000ea8:	4608      	mov	r0, r1
 8000eaa:	4611      	mov	r1, r2
 8000eac:	461a      	mov	r2, r3
 8000eae:	4603      	mov	r3, r0
 8000eb0:	817b      	strh	r3, [r7, #10]
 8000eb2:	460b      	mov	r3, r1
 8000eb4:	813b      	strh	r3, [r7, #8]
 8000eb6:	4613      	mov	r3, r2
 8000eb8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000ec0:	b2db      	uxtb	r3, r3
 8000ec2:	2b20      	cmp	r3, #32
 8000ec4:	f040 80f9 	bne.w	80010ba <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8000ec8:	6a3b      	ldr	r3, [r7, #32]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d002      	beq.n	8000ed4 <HAL_I2C_Mem_Write+0x34>
 8000ece:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d105      	bne.n	8000ee0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000eda:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8000edc:	2301      	movs	r3, #1
 8000ede:	e0ed      	b.n	80010bc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000ee6:	2b01      	cmp	r3, #1
 8000ee8:	d101      	bne.n	8000eee <HAL_I2C_Mem_Write+0x4e>
 8000eea:	2302      	movs	r3, #2
 8000eec:	e0e6      	b.n	80010bc <HAL_I2C_Mem_Write+0x21c>
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8000ef6:	f7ff fc8b 	bl	8000810 <HAL_GetTick>
 8000efa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000efc:	697b      	ldr	r3, [r7, #20]
 8000efe:	9300      	str	r3, [sp, #0]
 8000f00:	2319      	movs	r3, #25
 8000f02:	2201      	movs	r2, #1
 8000f04:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f08:	68f8      	ldr	r0, [r7, #12]
 8000f0a:	f000 fac3 	bl	8001494 <I2C_WaitOnFlagUntilTimeout>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d001      	beq.n	8000f18 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8000f14:	2301      	movs	r3, #1
 8000f16:	e0d1      	b.n	80010bc <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	2221      	movs	r2, #33	; 0x21
 8000f1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	2240      	movs	r2, #64	; 0x40
 8000f24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	6a3a      	ldr	r2, [r7, #32]
 8000f32:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8000f38:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000f40:	88f8      	ldrh	r0, [r7, #6]
 8000f42:	893a      	ldrh	r2, [r7, #8]
 8000f44:	8979      	ldrh	r1, [r7, #10]
 8000f46:	697b      	ldr	r3, [r7, #20]
 8000f48:	9301      	str	r3, [sp, #4]
 8000f4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f4c:	9300      	str	r3, [sp, #0]
 8000f4e:	4603      	mov	r3, r0
 8000f50:	68f8      	ldr	r0, [r7, #12]
 8000f52:	f000 f9d3 	bl	80012fc <I2C_RequestMemoryWrite>
 8000f56:	4603      	mov	r3, r0
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d005      	beq.n	8000f68 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	2200      	movs	r2, #0
 8000f60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8000f64:	2301      	movs	r3, #1
 8000f66:	e0a9      	b.n	80010bc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f6c:	b29b      	uxth	r3, r3
 8000f6e:	2bff      	cmp	r3, #255	; 0xff
 8000f70:	d90e      	bls.n	8000f90 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	22ff      	movs	r2, #255	; 0xff
 8000f76:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f7c:	b2da      	uxtb	r2, r3
 8000f7e:	8979      	ldrh	r1, [r7, #10]
 8000f80:	2300      	movs	r3, #0
 8000f82:	9300      	str	r3, [sp, #0]
 8000f84:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000f88:	68f8      	ldr	r0, [r7, #12]
 8000f8a:	f000 fc3d 	bl	8001808 <I2C_TransferConfig>
 8000f8e:	e00f      	b.n	8000fb0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f94:	b29a      	uxth	r2, r3
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f9e:	b2da      	uxtb	r2, r3
 8000fa0:	8979      	ldrh	r1, [r7, #10]
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	9300      	str	r3, [sp, #0]
 8000fa6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000faa:	68f8      	ldr	r0, [r7, #12]
 8000fac:	f000 fc2c 	bl	8001808 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000fb0:	697a      	ldr	r2, [r7, #20]
 8000fb2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000fb4:	68f8      	ldr	r0, [r7, #12]
 8000fb6:	f000 fabc 	bl	8001532 <I2C_WaitOnTXISFlagUntilTimeout>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	e07b      	b.n	80010bc <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fc8:	781a      	ldrb	r2, [r3, #0]
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fd4:	1c5a      	adds	r2, r3, #1
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000fde:	b29b      	uxth	r3, r3
 8000fe0:	3b01      	subs	r3, #1
 8000fe2:	b29a      	uxth	r2, r3
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000fec:	3b01      	subs	r3, #1
 8000fee:	b29a      	uxth	r2, r3
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000ff8:	b29b      	uxth	r3, r3
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d034      	beq.n	8001068 <HAL_I2C_Mem_Write+0x1c8>
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001002:	2b00      	cmp	r3, #0
 8001004:	d130      	bne.n	8001068 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001006:	697b      	ldr	r3, [r7, #20]
 8001008:	9300      	str	r3, [sp, #0]
 800100a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800100c:	2200      	movs	r2, #0
 800100e:	2180      	movs	r1, #128	; 0x80
 8001010:	68f8      	ldr	r0, [r7, #12]
 8001012:	f000 fa3f 	bl	8001494 <I2C_WaitOnFlagUntilTimeout>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800101c:	2301      	movs	r3, #1
 800101e:	e04d      	b.n	80010bc <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001024:	b29b      	uxth	r3, r3
 8001026:	2bff      	cmp	r3, #255	; 0xff
 8001028:	d90e      	bls.n	8001048 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	22ff      	movs	r2, #255	; 0xff
 800102e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001034:	b2da      	uxtb	r2, r3
 8001036:	8979      	ldrh	r1, [r7, #10]
 8001038:	2300      	movs	r3, #0
 800103a:	9300      	str	r3, [sp, #0]
 800103c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001040:	68f8      	ldr	r0, [r7, #12]
 8001042:	f000 fbe1 	bl	8001808 <I2C_TransferConfig>
 8001046:	e00f      	b.n	8001068 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800104c:	b29a      	uxth	r2, r3
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001056:	b2da      	uxtb	r2, r3
 8001058:	8979      	ldrh	r1, [r7, #10]
 800105a:	2300      	movs	r3, #0
 800105c:	9300      	str	r3, [sp, #0]
 800105e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001062:	68f8      	ldr	r0, [r7, #12]
 8001064:	f000 fbd0 	bl	8001808 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800106c:	b29b      	uxth	r3, r3
 800106e:	2b00      	cmp	r3, #0
 8001070:	d19e      	bne.n	8000fb0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001072:	697a      	ldr	r2, [r7, #20]
 8001074:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001076:	68f8      	ldr	r0, [r7, #12]
 8001078:	f000 faa2 	bl	80015c0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8001082:	2301      	movs	r3, #1
 8001084:	e01a      	b.n	80010bc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	2220      	movs	r2, #32
 800108c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	6859      	ldr	r1, [r3, #4]
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	681a      	ldr	r2, [r3, #0]
 8001098:	4b0a      	ldr	r3, [pc, #40]	; (80010c4 <HAL_I2C_Mem_Write+0x224>)
 800109a:	400b      	ands	r3, r1
 800109c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	2220      	movs	r2, #32
 80010a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	2200      	movs	r2, #0
 80010aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	2200      	movs	r2, #0
 80010b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80010b6:	2300      	movs	r3, #0
 80010b8:	e000      	b.n	80010bc <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80010ba:	2302      	movs	r3, #2
  }
}
 80010bc:	4618      	mov	r0, r3
 80010be:	3718      	adds	r7, #24
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	fe00e800 	.word	0xfe00e800

080010c8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b088      	sub	sp, #32
 80010cc:	af02      	add	r7, sp, #8
 80010ce:	60f8      	str	r0, [r7, #12]
 80010d0:	4608      	mov	r0, r1
 80010d2:	4611      	mov	r1, r2
 80010d4:	461a      	mov	r2, r3
 80010d6:	4603      	mov	r3, r0
 80010d8:	817b      	strh	r3, [r7, #10]
 80010da:	460b      	mov	r3, r1
 80010dc:	813b      	strh	r3, [r7, #8]
 80010de:	4613      	mov	r3, r2
 80010e0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	2b20      	cmp	r3, #32
 80010ec:	f040 80fd 	bne.w	80012ea <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80010f0:	6a3b      	ldr	r3, [r7, #32]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d002      	beq.n	80010fc <HAL_I2C_Mem_Read+0x34>
 80010f6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d105      	bne.n	8001108 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001102:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001104:	2301      	movs	r3, #1
 8001106:	e0f1      	b.n	80012ec <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800110e:	2b01      	cmp	r3, #1
 8001110:	d101      	bne.n	8001116 <HAL_I2C_Mem_Read+0x4e>
 8001112:	2302      	movs	r3, #2
 8001114:	e0ea      	b.n	80012ec <HAL_I2C_Mem_Read+0x224>
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	2201      	movs	r2, #1
 800111a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800111e:	f7ff fb77 	bl	8000810 <HAL_GetTick>
 8001122:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001124:	697b      	ldr	r3, [r7, #20]
 8001126:	9300      	str	r3, [sp, #0]
 8001128:	2319      	movs	r3, #25
 800112a:	2201      	movs	r2, #1
 800112c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001130:	68f8      	ldr	r0, [r7, #12]
 8001132:	f000 f9af 	bl	8001494 <I2C_WaitOnFlagUntilTimeout>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d001      	beq.n	8001140 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800113c:	2301      	movs	r3, #1
 800113e:	e0d5      	b.n	80012ec <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	2222      	movs	r2, #34	; 0x22
 8001144:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	2240      	movs	r2, #64	; 0x40
 800114c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	2200      	movs	r2, #0
 8001154:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	6a3a      	ldr	r2, [r7, #32]
 800115a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001160:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	2200      	movs	r2, #0
 8001166:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001168:	88f8      	ldrh	r0, [r7, #6]
 800116a:	893a      	ldrh	r2, [r7, #8]
 800116c:	8979      	ldrh	r1, [r7, #10]
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	9301      	str	r3, [sp, #4]
 8001172:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001174:	9300      	str	r3, [sp, #0]
 8001176:	4603      	mov	r3, r0
 8001178:	68f8      	ldr	r0, [r7, #12]
 800117a:	f000 f913 	bl	80013a4 <I2C_RequestMemoryRead>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d005      	beq.n	8001190 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	2200      	movs	r2, #0
 8001188:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800118c:	2301      	movs	r3, #1
 800118e:	e0ad      	b.n	80012ec <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001194:	b29b      	uxth	r3, r3
 8001196:	2bff      	cmp	r3, #255	; 0xff
 8001198:	d90e      	bls.n	80011b8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	22ff      	movs	r2, #255	; 0xff
 800119e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80011a4:	b2da      	uxtb	r2, r3
 80011a6:	8979      	ldrh	r1, [r7, #10]
 80011a8:	4b52      	ldr	r3, [pc, #328]	; (80012f4 <HAL_I2C_Mem_Read+0x22c>)
 80011aa:	9300      	str	r3, [sp, #0]
 80011ac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80011b0:	68f8      	ldr	r0, [r7, #12]
 80011b2:	f000 fb29 	bl	8001808 <I2C_TransferConfig>
 80011b6:	e00f      	b.n	80011d8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80011bc:	b29a      	uxth	r2, r3
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80011c6:	b2da      	uxtb	r2, r3
 80011c8:	8979      	ldrh	r1, [r7, #10]
 80011ca:	4b4a      	ldr	r3, [pc, #296]	; (80012f4 <HAL_I2C_Mem_Read+0x22c>)
 80011cc:	9300      	str	r3, [sp, #0]
 80011ce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80011d2:	68f8      	ldr	r0, [r7, #12]
 80011d4:	f000 fb18 	bl	8001808 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80011d8:	697b      	ldr	r3, [r7, #20]
 80011da:	9300      	str	r3, [sp, #0]
 80011dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011de:	2200      	movs	r2, #0
 80011e0:	2104      	movs	r1, #4
 80011e2:	68f8      	ldr	r0, [r7, #12]
 80011e4:	f000 f956 	bl	8001494 <I2C_WaitOnFlagUntilTimeout>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d001      	beq.n	80011f2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80011ee:	2301      	movs	r3, #1
 80011f0:	e07c      	b.n	80012ec <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011fc:	b2d2      	uxtb	r2, r2
 80011fe:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001204:	1c5a      	adds	r2, r3, #1
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800120e:	3b01      	subs	r3, #1
 8001210:	b29a      	uxth	r2, r3
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800121a:	b29b      	uxth	r3, r3
 800121c:	3b01      	subs	r3, #1
 800121e:	b29a      	uxth	r2, r3
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001228:	b29b      	uxth	r3, r3
 800122a:	2b00      	cmp	r3, #0
 800122c:	d034      	beq.n	8001298 <HAL_I2C_Mem_Read+0x1d0>
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001232:	2b00      	cmp	r3, #0
 8001234:	d130      	bne.n	8001298 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001236:	697b      	ldr	r3, [r7, #20]
 8001238:	9300      	str	r3, [sp, #0]
 800123a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800123c:	2200      	movs	r2, #0
 800123e:	2180      	movs	r1, #128	; 0x80
 8001240:	68f8      	ldr	r0, [r7, #12]
 8001242:	f000 f927 	bl	8001494 <I2C_WaitOnFlagUntilTimeout>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d001      	beq.n	8001250 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800124c:	2301      	movs	r3, #1
 800124e:	e04d      	b.n	80012ec <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001254:	b29b      	uxth	r3, r3
 8001256:	2bff      	cmp	r3, #255	; 0xff
 8001258:	d90e      	bls.n	8001278 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	22ff      	movs	r2, #255	; 0xff
 800125e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001264:	b2da      	uxtb	r2, r3
 8001266:	8979      	ldrh	r1, [r7, #10]
 8001268:	2300      	movs	r3, #0
 800126a:	9300      	str	r3, [sp, #0]
 800126c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001270:	68f8      	ldr	r0, [r7, #12]
 8001272:	f000 fac9 	bl	8001808 <I2C_TransferConfig>
 8001276:	e00f      	b.n	8001298 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800127c:	b29a      	uxth	r2, r3
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001286:	b2da      	uxtb	r2, r3
 8001288:	8979      	ldrh	r1, [r7, #10]
 800128a:	2300      	movs	r3, #0
 800128c:	9300      	str	r3, [sp, #0]
 800128e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001292:	68f8      	ldr	r0, [r7, #12]
 8001294:	f000 fab8 	bl	8001808 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800129c:	b29b      	uxth	r3, r3
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d19a      	bne.n	80011d8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80012a2:	697a      	ldr	r2, [r7, #20]
 80012a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80012a6:	68f8      	ldr	r0, [r7, #12]
 80012a8:	f000 f98a 	bl	80015c0 <I2C_WaitOnSTOPFlagUntilTimeout>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80012b2:	2301      	movs	r3, #1
 80012b4:	e01a      	b.n	80012ec <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	2220      	movs	r2, #32
 80012bc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	6859      	ldr	r1, [r3, #4]
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	681a      	ldr	r2, [r3, #0]
 80012c8:	4b0b      	ldr	r3, [pc, #44]	; (80012f8 <HAL_I2C_Mem_Read+0x230>)
 80012ca:	400b      	ands	r3, r1
 80012cc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	2220      	movs	r2, #32
 80012d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	2200      	movs	r2, #0
 80012da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	2200      	movs	r2, #0
 80012e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80012e6:	2300      	movs	r3, #0
 80012e8:	e000      	b.n	80012ec <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80012ea:	2302      	movs	r3, #2
  }
}
 80012ec:	4618      	mov	r0, r3
 80012ee:	3718      	adds	r7, #24
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	80002400 	.word	0x80002400
 80012f8:	fe00e800 	.word	0xfe00e800

080012fc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b086      	sub	sp, #24
 8001300:	af02      	add	r7, sp, #8
 8001302:	60f8      	str	r0, [r7, #12]
 8001304:	4608      	mov	r0, r1
 8001306:	4611      	mov	r1, r2
 8001308:	461a      	mov	r2, r3
 800130a:	4603      	mov	r3, r0
 800130c:	817b      	strh	r3, [r7, #10]
 800130e:	460b      	mov	r3, r1
 8001310:	813b      	strh	r3, [r7, #8]
 8001312:	4613      	mov	r3, r2
 8001314:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001316:	88fb      	ldrh	r3, [r7, #6]
 8001318:	b2da      	uxtb	r2, r3
 800131a:	8979      	ldrh	r1, [r7, #10]
 800131c:	4b20      	ldr	r3, [pc, #128]	; (80013a0 <I2C_RequestMemoryWrite+0xa4>)
 800131e:	9300      	str	r3, [sp, #0]
 8001320:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001324:	68f8      	ldr	r0, [r7, #12]
 8001326:	f000 fa6f 	bl	8001808 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800132a:	69fa      	ldr	r2, [r7, #28]
 800132c:	69b9      	ldr	r1, [r7, #24]
 800132e:	68f8      	ldr	r0, [r7, #12]
 8001330:	f000 f8ff 	bl	8001532 <I2C_WaitOnTXISFlagUntilTimeout>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800133a:	2301      	movs	r3, #1
 800133c:	e02c      	b.n	8001398 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800133e:	88fb      	ldrh	r3, [r7, #6]
 8001340:	2b01      	cmp	r3, #1
 8001342:	d105      	bne.n	8001350 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001344:	893b      	ldrh	r3, [r7, #8]
 8001346:	b2da      	uxtb	r2, r3
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	629a      	str	r2, [r3, #40]	; 0x28
 800134e:	e015      	b.n	800137c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001350:	893b      	ldrh	r3, [r7, #8]
 8001352:	0a1b      	lsrs	r3, r3, #8
 8001354:	b29b      	uxth	r3, r3
 8001356:	b2da      	uxtb	r2, r3
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800135e:	69fa      	ldr	r2, [r7, #28]
 8001360:	69b9      	ldr	r1, [r7, #24]
 8001362:	68f8      	ldr	r0, [r7, #12]
 8001364:	f000 f8e5 	bl	8001532 <I2C_WaitOnTXISFlagUntilTimeout>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d001      	beq.n	8001372 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800136e:	2301      	movs	r3, #1
 8001370:	e012      	b.n	8001398 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001372:	893b      	ldrh	r3, [r7, #8]
 8001374:	b2da      	uxtb	r2, r3
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800137c:	69fb      	ldr	r3, [r7, #28]
 800137e:	9300      	str	r3, [sp, #0]
 8001380:	69bb      	ldr	r3, [r7, #24]
 8001382:	2200      	movs	r2, #0
 8001384:	2180      	movs	r1, #128	; 0x80
 8001386:	68f8      	ldr	r0, [r7, #12]
 8001388:	f000 f884 	bl	8001494 <I2C_WaitOnFlagUntilTimeout>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8001392:	2301      	movs	r3, #1
 8001394:	e000      	b.n	8001398 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8001396:	2300      	movs	r3, #0
}
 8001398:	4618      	mov	r0, r3
 800139a:	3710      	adds	r7, #16
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	80002000 	.word	0x80002000

080013a4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b086      	sub	sp, #24
 80013a8:	af02      	add	r7, sp, #8
 80013aa:	60f8      	str	r0, [r7, #12]
 80013ac:	4608      	mov	r0, r1
 80013ae:	4611      	mov	r1, r2
 80013b0:	461a      	mov	r2, r3
 80013b2:	4603      	mov	r3, r0
 80013b4:	817b      	strh	r3, [r7, #10]
 80013b6:	460b      	mov	r3, r1
 80013b8:	813b      	strh	r3, [r7, #8]
 80013ba:	4613      	mov	r3, r2
 80013bc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80013be:	88fb      	ldrh	r3, [r7, #6]
 80013c0:	b2da      	uxtb	r2, r3
 80013c2:	8979      	ldrh	r1, [r7, #10]
 80013c4:	4b20      	ldr	r3, [pc, #128]	; (8001448 <I2C_RequestMemoryRead+0xa4>)
 80013c6:	9300      	str	r3, [sp, #0]
 80013c8:	2300      	movs	r3, #0
 80013ca:	68f8      	ldr	r0, [r7, #12]
 80013cc:	f000 fa1c 	bl	8001808 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80013d0:	69fa      	ldr	r2, [r7, #28]
 80013d2:	69b9      	ldr	r1, [r7, #24]
 80013d4:	68f8      	ldr	r0, [r7, #12]
 80013d6:	f000 f8ac 	bl	8001532 <I2C_WaitOnTXISFlagUntilTimeout>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d001      	beq.n	80013e4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80013e0:	2301      	movs	r3, #1
 80013e2:	e02c      	b.n	800143e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80013e4:	88fb      	ldrh	r3, [r7, #6]
 80013e6:	2b01      	cmp	r3, #1
 80013e8:	d105      	bne.n	80013f6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80013ea:	893b      	ldrh	r3, [r7, #8]
 80013ec:	b2da      	uxtb	r2, r3
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	629a      	str	r2, [r3, #40]	; 0x28
 80013f4:	e015      	b.n	8001422 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80013f6:	893b      	ldrh	r3, [r7, #8]
 80013f8:	0a1b      	lsrs	r3, r3, #8
 80013fa:	b29b      	uxth	r3, r3
 80013fc:	b2da      	uxtb	r2, r3
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001404:	69fa      	ldr	r2, [r7, #28]
 8001406:	69b9      	ldr	r1, [r7, #24]
 8001408:	68f8      	ldr	r0, [r7, #12]
 800140a:	f000 f892 	bl	8001532 <I2C_WaitOnTXISFlagUntilTimeout>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8001414:	2301      	movs	r3, #1
 8001416:	e012      	b.n	800143e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001418:	893b      	ldrh	r3, [r7, #8]
 800141a:	b2da      	uxtb	r2, r3
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001422:	69fb      	ldr	r3, [r7, #28]
 8001424:	9300      	str	r3, [sp, #0]
 8001426:	69bb      	ldr	r3, [r7, #24]
 8001428:	2200      	movs	r2, #0
 800142a:	2140      	movs	r1, #64	; 0x40
 800142c:	68f8      	ldr	r0, [r7, #12]
 800142e:	f000 f831 	bl	8001494 <I2C_WaitOnFlagUntilTimeout>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8001438:	2301      	movs	r3, #1
 800143a:	e000      	b.n	800143e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800143c:	2300      	movs	r3, #0
}
 800143e:	4618      	mov	r0, r3
 8001440:	3710      	adds	r7, #16
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	80002000 	.word	0x80002000

0800144c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	699b      	ldr	r3, [r3, #24]
 800145a:	f003 0302 	and.w	r3, r3, #2
 800145e:	2b02      	cmp	r3, #2
 8001460:	d103      	bne.n	800146a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	2200      	movs	r2, #0
 8001468:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	699b      	ldr	r3, [r3, #24]
 8001470:	f003 0301 	and.w	r3, r3, #1
 8001474:	2b01      	cmp	r3, #1
 8001476:	d007      	beq.n	8001488 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	699a      	ldr	r2, [r3, #24]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f042 0201 	orr.w	r2, r2, #1
 8001486:	619a      	str	r2, [r3, #24]
  }
}
 8001488:	bf00      	nop
 800148a:	370c      	adds	r7, #12
 800148c:	46bd      	mov	sp, r7
 800148e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001492:	4770      	bx	lr

08001494 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b084      	sub	sp, #16
 8001498:	af00      	add	r7, sp, #0
 800149a:	60f8      	str	r0, [r7, #12]
 800149c:	60b9      	str	r1, [r7, #8]
 800149e:	603b      	str	r3, [r7, #0]
 80014a0:	4613      	mov	r3, r2
 80014a2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80014a4:	e031      	b.n	800150a <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014ac:	d02d      	beq.n	800150a <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80014ae:	f7ff f9af 	bl	8000810 <HAL_GetTick>
 80014b2:	4602      	mov	r2, r0
 80014b4:	69bb      	ldr	r3, [r7, #24]
 80014b6:	1ad3      	subs	r3, r2, r3
 80014b8:	683a      	ldr	r2, [r7, #0]
 80014ba:	429a      	cmp	r2, r3
 80014bc:	d302      	bcc.n	80014c4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d122      	bne.n	800150a <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	699a      	ldr	r2, [r3, #24]
 80014ca:	68bb      	ldr	r3, [r7, #8]
 80014cc:	4013      	ands	r3, r2
 80014ce:	68ba      	ldr	r2, [r7, #8]
 80014d0:	429a      	cmp	r2, r3
 80014d2:	bf0c      	ite	eq
 80014d4:	2301      	moveq	r3, #1
 80014d6:	2300      	movne	r3, #0
 80014d8:	b2db      	uxtb	r3, r3
 80014da:	461a      	mov	r2, r3
 80014dc:	79fb      	ldrb	r3, [r7, #7]
 80014de:	429a      	cmp	r2, r3
 80014e0:	d113      	bne.n	800150a <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014e6:	f043 0220 	orr.w	r2, r3, #32
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	2220      	movs	r2, #32
 80014f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	2200      	movs	r2, #0
 80014fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	2200      	movs	r2, #0
 8001502:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8001506:	2301      	movs	r3, #1
 8001508:	e00f      	b.n	800152a <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	699a      	ldr	r2, [r3, #24]
 8001510:	68bb      	ldr	r3, [r7, #8]
 8001512:	4013      	ands	r3, r2
 8001514:	68ba      	ldr	r2, [r7, #8]
 8001516:	429a      	cmp	r2, r3
 8001518:	bf0c      	ite	eq
 800151a:	2301      	moveq	r3, #1
 800151c:	2300      	movne	r3, #0
 800151e:	b2db      	uxtb	r3, r3
 8001520:	461a      	mov	r2, r3
 8001522:	79fb      	ldrb	r3, [r7, #7]
 8001524:	429a      	cmp	r2, r3
 8001526:	d0be      	beq.n	80014a6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001528:	2300      	movs	r3, #0
}
 800152a:	4618      	mov	r0, r3
 800152c:	3710      	adds	r7, #16
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}

08001532 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001532:	b580      	push	{r7, lr}
 8001534:	b084      	sub	sp, #16
 8001536:	af00      	add	r7, sp, #0
 8001538:	60f8      	str	r0, [r7, #12]
 800153a:	60b9      	str	r1, [r7, #8]
 800153c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800153e:	e033      	b.n	80015a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001540:	687a      	ldr	r2, [r7, #4]
 8001542:	68b9      	ldr	r1, [r7, #8]
 8001544:	68f8      	ldr	r0, [r7, #12]
 8001546:	f000 f87f 	bl	8001648 <I2C_IsErrorOccurred>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d001      	beq.n	8001554 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001550:	2301      	movs	r3, #1
 8001552:	e031      	b.n	80015b8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001554:	68bb      	ldr	r3, [r7, #8]
 8001556:	f1b3 3fff 	cmp.w	r3, #4294967295
 800155a:	d025      	beq.n	80015a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800155c:	f7ff f958 	bl	8000810 <HAL_GetTick>
 8001560:	4602      	mov	r2, r0
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	1ad3      	subs	r3, r2, r3
 8001566:	68ba      	ldr	r2, [r7, #8]
 8001568:	429a      	cmp	r2, r3
 800156a:	d302      	bcc.n	8001572 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800156c:	68bb      	ldr	r3, [r7, #8]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d11a      	bne.n	80015a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	699b      	ldr	r3, [r3, #24]
 8001578:	f003 0302 	and.w	r3, r3, #2
 800157c:	2b02      	cmp	r3, #2
 800157e:	d013      	beq.n	80015a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001584:	f043 0220 	orr.w	r2, r3, #32
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	2220      	movs	r2, #32
 8001590:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	2200      	movs	r2, #0
 8001598:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	2200      	movs	r2, #0
 80015a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80015a4:	2301      	movs	r3, #1
 80015a6:	e007      	b.n	80015b8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	699b      	ldr	r3, [r3, #24]
 80015ae:	f003 0302 	and.w	r3, r3, #2
 80015b2:	2b02      	cmp	r3, #2
 80015b4:	d1c4      	bne.n	8001540 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80015b6:	2300      	movs	r3, #0
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	3710      	adds	r7, #16
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}

080015c0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b084      	sub	sp, #16
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	60f8      	str	r0, [r7, #12]
 80015c8:	60b9      	str	r1, [r7, #8]
 80015ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80015cc:	e02f      	b.n	800162e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80015ce:	687a      	ldr	r2, [r7, #4]
 80015d0:	68b9      	ldr	r1, [r7, #8]
 80015d2:	68f8      	ldr	r0, [r7, #12]
 80015d4:	f000 f838 	bl	8001648 <I2C_IsErrorOccurred>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80015de:	2301      	movs	r3, #1
 80015e0:	e02d      	b.n	800163e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80015e2:	f7ff f915 	bl	8000810 <HAL_GetTick>
 80015e6:	4602      	mov	r2, r0
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	1ad3      	subs	r3, r2, r3
 80015ec:	68ba      	ldr	r2, [r7, #8]
 80015ee:	429a      	cmp	r2, r3
 80015f0:	d302      	bcc.n	80015f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80015f2:	68bb      	ldr	r3, [r7, #8]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d11a      	bne.n	800162e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	699b      	ldr	r3, [r3, #24]
 80015fe:	f003 0320 	and.w	r3, r3, #32
 8001602:	2b20      	cmp	r3, #32
 8001604:	d013      	beq.n	800162e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800160a:	f043 0220 	orr.w	r2, r3, #32
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	2220      	movs	r2, #32
 8001616:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	2200      	movs	r2, #0
 800161e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	2200      	movs	r2, #0
 8001626:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800162a:	2301      	movs	r3, #1
 800162c:	e007      	b.n	800163e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	699b      	ldr	r3, [r3, #24]
 8001634:	f003 0320 	and.w	r3, r3, #32
 8001638:	2b20      	cmp	r3, #32
 800163a:	d1c8      	bne.n	80015ce <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800163c:	2300      	movs	r3, #0
}
 800163e:	4618      	mov	r0, r3
 8001640:	3710      	adds	r7, #16
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
	...

08001648 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b08a      	sub	sp, #40	; 0x28
 800164c:	af00      	add	r7, sp, #0
 800164e:	60f8      	str	r0, [r7, #12]
 8001650:	60b9      	str	r1, [r7, #8]
 8001652:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001654:	2300      	movs	r3, #0
 8001656:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	699b      	ldr	r3, [r3, #24]
 8001660:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001662:	2300      	movs	r3, #0
 8001664:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800166a:	69bb      	ldr	r3, [r7, #24]
 800166c:	f003 0310 	and.w	r3, r3, #16
 8001670:	2b00      	cmp	r3, #0
 8001672:	d068      	beq.n	8001746 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	2210      	movs	r2, #16
 800167a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800167c:	e049      	b.n	8001712 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800167e:	68bb      	ldr	r3, [r7, #8]
 8001680:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001684:	d045      	beq.n	8001712 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001686:	f7ff f8c3 	bl	8000810 <HAL_GetTick>
 800168a:	4602      	mov	r2, r0
 800168c:	69fb      	ldr	r3, [r7, #28]
 800168e:	1ad3      	subs	r3, r2, r3
 8001690:	68ba      	ldr	r2, [r7, #8]
 8001692:	429a      	cmp	r2, r3
 8001694:	d302      	bcc.n	800169c <I2C_IsErrorOccurred+0x54>
 8001696:	68bb      	ldr	r3, [r7, #8]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d13a      	bne.n	8001712 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016a6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80016ae:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	699b      	ldr	r3, [r3, #24]
 80016b6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80016ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80016be:	d121      	bne.n	8001704 <I2C_IsErrorOccurred+0xbc>
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80016c6:	d01d      	beq.n	8001704 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80016c8:	7cfb      	ldrb	r3, [r7, #19]
 80016ca:	2b20      	cmp	r3, #32
 80016cc:	d01a      	beq.n	8001704 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	685a      	ldr	r2, [r3, #4]
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80016dc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80016de:	f7ff f897 	bl	8000810 <HAL_GetTick>
 80016e2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80016e4:	e00e      	b.n	8001704 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80016e6:	f7ff f893 	bl	8000810 <HAL_GetTick>
 80016ea:	4602      	mov	r2, r0
 80016ec:	69fb      	ldr	r3, [r7, #28]
 80016ee:	1ad3      	subs	r3, r2, r3
 80016f0:	2b19      	cmp	r3, #25
 80016f2:	d907      	bls.n	8001704 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80016f4:	6a3b      	ldr	r3, [r7, #32]
 80016f6:	f043 0320 	orr.w	r3, r3, #32
 80016fa:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80016fc:	2301      	movs	r3, #1
 80016fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8001702:	e006      	b.n	8001712 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	699b      	ldr	r3, [r3, #24]
 800170a:	f003 0320 	and.w	r3, r3, #32
 800170e:	2b20      	cmp	r3, #32
 8001710:	d1e9      	bne.n	80016e6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	699b      	ldr	r3, [r3, #24]
 8001718:	f003 0320 	and.w	r3, r3, #32
 800171c:	2b20      	cmp	r3, #32
 800171e:	d003      	beq.n	8001728 <I2C_IsErrorOccurred+0xe0>
 8001720:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001724:	2b00      	cmp	r3, #0
 8001726:	d0aa      	beq.n	800167e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8001728:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800172c:	2b00      	cmp	r3, #0
 800172e:	d103      	bne.n	8001738 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	2220      	movs	r2, #32
 8001736:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8001738:	6a3b      	ldr	r3, [r7, #32]
 800173a:	f043 0304 	orr.w	r3, r3, #4
 800173e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001740:	2301      	movs	r3, #1
 8001742:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	699b      	ldr	r3, [r3, #24]
 800174c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800174e:	69bb      	ldr	r3, [r7, #24]
 8001750:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001754:	2b00      	cmp	r3, #0
 8001756:	d00b      	beq.n	8001770 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001758:	6a3b      	ldr	r3, [r7, #32]
 800175a:	f043 0301 	orr.w	r3, r3, #1
 800175e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001768:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800176a:	2301      	movs	r3, #1
 800176c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001770:	69bb      	ldr	r3, [r7, #24]
 8001772:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001776:	2b00      	cmp	r3, #0
 8001778:	d00b      	beq.n	8001792 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800177a:	6a3b      	ldr	r3, [r7, #32]
 800177c:	f043 0308 	orr.w	r3, r3, #8
 8001780:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800178a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800178c:	2301      	movs	r3, #1
 800178e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001792:	69bb      	ldr	r3, [r7, #24]
 8001794:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001798:	2b00      	cmp	r3, #0
 800179a:	d00b      	beq.n	80017b4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800179c:	6a3b      	ldr	r3, [r7, #32]
 800179e:	f043 0302 	orr.w	r3, r3, #2
 80017a2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80017ac:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80017ae:	2301      	movs	r3, #1
 80017b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80017b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d01c      	beq.n	80017f6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80017bc:	68f8      	ldr	r0, [r7, #12]
 80017be:	f7ff fe45 	bl	800144c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	6859      	ldr	r1, [r3, #4]
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	681a      	ldr	r2, [r3, #0]
 80017cc:	4b0d      	ldr	r3, [pc, #52]	; (8001804 <I2C_IsErrorOccurred+0x1bc>)
 80017ce:	400b      	ands	r3, r1
 80017d0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80017d6:	6a3b      	ldr	r3, [r7, #32]
 80017d8:	431a      	orrs	r2, r3
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	2220      	movs	r2, #32
 80017e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	2200      	movs	r2, #0
 80017ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	2200      	movs	r2, #0
 80017f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80017f6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	3728      	adds	r7, #40	; 0x28
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	fe00e800 	.word	0xfe00e800

08001808 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001808:	b480      	push	{r7}
 800180a:	b087      	sub	sp, #28
 800180c:	af00      	add	r7, sp, #0
 800180e:	60f8      	str	r0, [r7, #12]
 8001810:	607b      	str	r3, [r7, #4]
 8001812:	460b      	mov	r3, r1
 8001814:	817b      	strh	r3, [r7, #10]
 8001816:	4613      	mov	r3, r2
 8001818:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800181a:	897b      	ldrh	r3, [r7, #10]
 800181c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001820:	7a7b      	ldrb	r3, [r7, #9]
 8001822:	041b      	lsls	r3, r3, #16
 8001824:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001828:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800182e:	6a3b      	ldr	r3, [r7, #32]
 8001830:	4313      	orrs	r3, r2
 8001832:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001836:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	685a      	ldr	r2, [r3, #4]
 800183e:	6a3b      	ldr	r3, [r7, #32]
 8001840:	0d5b      	lsrs	r3, r3, #21
 8001842:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8001846:	4b08      	ldr	r3, [pc, #32]	; (8001868 <I2C_TransferConfig+0x60>)
 8001848:	430b      	orrs	r3, r1
 800184a:	43db      	mvns	r3, r3
 800184c:	ea02 0103 	and.w	r1, r2, r3
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	697a      	ldr	r2, [r7, #20]
 8001856:	430a      	orrs	r2, r1
 8001858:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800185a:	bf00      	nop
 800185c:	371c      	adds	r7, #28
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr
 8001866:	bf00      	nop
 8001868:	03ff63ff 	.word	0x03ff63ff

0800186c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800186c:	b480      	push	{r7}
 800186e:	b083      	sub	sp, #12
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
 8001874:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800187c:	b2db      	uxtb	r3, r3
 800187e:	2b20      	cmp	r3, #32
 8001880:	d138      	bne.n	80018f4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001888:	2b01      	cmp	r3, #1
 800188a:	d101      	bne.n	8001890 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800188c:	2302      	movs	r3, #2
 800188e:	e032      	b.n	80018f6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	2201      	movs	r2, #1
 8001894:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2224      	movs	r2, #36	; 0x24
 800189c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f022 0201 	bic.w	r2, r2, #1
 80018ae:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80018be:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	6819      	ldr	r1, [r3, #0]
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	683a      	ldr	r2, [r7, #0]
 80018cc:	430a      	orrs	r2, r1
 80018ce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	681a      	ldr	r2, [r3, #0]
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f042 0201 	orr.w	r2, r2, #1
 80018de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2220      	movs	r2, #32
 80018e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2200      	movs	r2, #0
 80018ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80018f0:	2300      	movs	r3, #0
 80018f2:	e000      	b.n	80018f6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80018f4:	2302      	movs	r3, #2
  }
}
 80018f6:	4618      	mov	r0, r3
 80018f8:	370c      	adds	r7, #12
 80018fa:	46bd      	mov	sp, r7
 80018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001900:	4770      	bx	lr

08001902 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001902:	b480      	push	{r7}
 8001904:	b085      	sub	sp, #20
 8001906:	af00      	add	r7, sp, #0
 8001908:	6078      	str	r0, [r7, #4]
 800190a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001912:	b2db      	uxtb	r3, r3
 8001914:	2b20      	cmp	r3, #32
 8001916:	d139      	bne.n	800198c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800191e:	2b01      	cmp	r3, #1
 8001920:	d101      	bne.n	8001926 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001922:	2302      	movs	r3, #2
 8001924:	e033      	b.n	800198e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2201      	movs	r2, #1
 800192a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2224      	movs	r2, #36	; 0x24
 8001932:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	681a      	ldr	r2, [r3, #0]
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f022 0201 	bic.w	r2, r2, #1
 8001944:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001954:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	021b      	lsls	r3, r3, #8
 800195a:	68fa      	ldr	r2, [r7, #12]
 800195c:	4313      	orrs	r3, r2
 800195e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	68fa      	ldr	r2, [r7, #12]
 8001966:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	681a      	ldr	r2, [r3, #0]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f042 0201 	orr.w	r2, r2, #1
 8001976:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2220      	movs	r2, #32
 800197c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2200      	movs	r2, #0
 8001984:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001988:	2300      	movs	r3, #0
 800198a:	e000      	b.n	800198e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800198c:	2302      	movs	r3, #2
  }
}
 800198e:	4618      	mov	r0, r3
 8001990:	3714      	adds	r7, #20
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
	...

0800199c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 80019a2:	af00      	add	r7, sp, #0
 80019a4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80019a8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80019ac:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80019ae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80019b2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d102      	bne.n	80019c2 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80019bc:	2301      	movs	r3, #1
 80019be:	f001 b83a 	b.w	8002a36 <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019c2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80019c6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f003 0301 	and.w	r3, r3, #1
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	f000 816f 	beq.w	8001cb6 <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80019d8:	4bb5      	ldr	r3, [pc, #724]	; (8001cb0 <HAL_RCC_OscConfig+0x314>)
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	f003 030c 	and.w	r3, r3, #12
 80019e0:	2b04      	cmp	r3, #4
 80019e2:	d00c      	beq.n	80019fe <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80019e4:	4bb2      	ldr	r3, [pc, #712]	; (8001cb0 <HAL_RCC_OscConfig+0x314>)
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	f003 030c 	and.w	r3, r3, #12
 80019ec:	2b08      	cmp	r3, #8
 80019ee:	d15c      	bne.n	8001aaa <HAL_RCC_OscConfig+0x10e>
 80019f0:	4baf      	ldr	r3, [pc, #700]	; (8001cb0 <HAL_RCC_OscConfig+0x314>)
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80019f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019fc:	d155      	bne.n	8001aaa <HAL_RCC_OscConfig+0x10e>
 80019fe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a02:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a06:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001a0a:	fa93 f3a3 	rbit	r3, r3
 8001a0e:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001a12:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a16:	fab3 f383 	clz	r3, r3
 8001a1a:	b2db      	uxtb	r3, r3
 8001a1c:	095b      	lsrs	r3, r3, #5
 8001a1e:	b2db      	uxtb	r3, r3
 8001a20:	f043 0301 	orr.w	r3, r3, #1
 8001a24:	b2db      	uxtb	r3, r3
 8001a26:	2b01      	cmp	r3, #1
 8001a28:	d102      	bne.n	8001a30 <HAL_RCC_OscConfig+0x94>
 8001a2a:	4ba1      	ldr	r3, [pc, #644]	; (8001cb0 <HAL_RCC_OscConfig+0x314>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	e015      	b.n	8001a5c <HAL_RCC_OscConfig+0xc0>
 8001a30:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a34:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a38:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8001a3c:	fa93 f3a3 	rbit	r3, r3
 8001a40:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8001a44:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a48:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001a4c:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8001a50:	fa93 f3a3 	rbit	r3, r3
 8001a54:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001a58:	4b95      	ldr	r3, [pc, #596]	; (8001cb0 <HAL_RCC_OscConfig+0x314>)
 8001a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a5c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001a60:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8001a64:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8001a68:	fa92 f2a2 	rbit	r2, r2
 8001a6c:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8001a70:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001a74:	fab2 f282 	clz	r2, r2
 8001a78:	b2d2      	uxtb	r2, r2
 8001a7a:	f042 0220 	orr.w	r2, r2, #32
 8001a7e:	b2d2      	uxtb	r2, r2
 8001a80:	f002 021f 	and.w	r2, r2, #31
 8001a84:	2101      	movs	r1, #1
 8001a86:	fa01 f202 	lsl.w	r2, r1, r2
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	f000 8111 	beq.w	8001cb4 <HAL_RCC_OscConfig+0x318>
 8001a92:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a96:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	685b      	ldr	r3, [r3, #4]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	f040 8108 	bne.w	8001cb4 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	f000 bfc6 	b.w	8002a36 <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001aaa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001aae:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001aba:	d106      	bne.n	8001aca <HAL_RCC_OscConfig+0x12e>
 8001abc:	4b7c      	ldr	r3, [pc, #496]	; (8001cb0 <HAL_RCC_OscConfig+0x314>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a7b      	ldr	r2, [pc, #492]	; (8001cb0 <HAL_RCC_OscConfig+0x314>)
 8001ac2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ac6:	6013      	str	r3, [r2, #0]
 8001ac8:	e036      	b.n	8001b38 <HAL_RCC_OscConfig+0x19c>
 8001aca:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ace:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d10c      	bne.n	8001af4 <HAL_RCC_OscConfig+0x158>
 8001ada:	4b75      	ldr	r3, [pc, #468]	; (8001cb0 <HAL_RCC_OscConfig+0x314>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a74      	ldr	r2, [pc, #464]	; (8001cb0 <HAL_RCC_OscConfig+0x314>)
 8001ae0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ae4:	6013      	str	r3, [r2, #0]
 8001ae6:	4b72      	ldr	r3, [pc, #456]	; (8001cb0 <HAL_RCC_OscConfig+0x314>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4a71      	ldr	r2, [pc, #452]	; (8001cb0 <HAL_RCC_OscConfig+0x314>)
 8001aec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001af0:	6013      	str	r3, [r2, #0]
 8001af2:	e021      	b.n	8001b38 <HAL_RCC_OscConfig+0x19c>
 8001af4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001af8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b04:	d10c      	bne.n	8001b20 <HAL_RCC_OscConfig+0x184>
 8001b06:	4b6a      	ldr	r3, [pc, #424]	; (8001cb0 <HAL_RCC_OscConfig+0x314>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4a69      	ldr	r2, [pc, #420]	; (8001cb0 <HAL_RCC_OscConfig+0x314>)
 8001b0c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b10:	6013      	str	r3, [r2, #0]
 8001b12:	4b67      	ldr	r3, [pc, #412]	; (8001cb0 <HAL_RCC_OscConfig+0x314>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a66      	ldr	r2, [pc, #408]	; (8001cb0 <HAL_RCC_OscConfig+0x314>)
 8001b18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b1c:	6013      	str	r3, [r2, #0]
 8001b1e:	e00b      	b.n	8001b38 <HAL_RCC_OscConfig+0x19c>
 8001b20:	4b63      	ldr	r3, [pc, #396]	; (8001cb0 <HAL_RCC_OscConfig+0x314>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a62      	ldr	r2, [pc, #392]	; (8001cb0 <HAL_RCC_OscConfig+0x314>)
 8001b26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b2a:	6013      	str	r3, [r2, #0]
 8001b2c:	4b60      	ldr	r3, [pc, #384]	; (8001cb0 <HAL_RCC_OscConfig+0x314>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a5f      	ldr	r2, [pc, #380]	; (8001cb0 <HAL_RCC_OscConfig+0x314>)
 8001b32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b36:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b38:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b3c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	685b      	ldr	r3, [r3, #4]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d059      	beq.n	8001bfc <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b48:	f7fe fe62 	bl	8000810 <HAL_GetTick>
 8001b4c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b50:	e00a      	b.n	8001b68 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b52:	f7fe fe5d 	bl	8000810 <HAL_GetTick>
 8001b56:	4602      	mov	r2, r0
 8001b58:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001b5c:	1ad3      	subs	r3, r2, r3
 8001b5e:	2b64      	cmp	r3, #100	; 0x64
 8001b60:	d902      	bls.n	8001b68 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8001b62:	2303      	movs	r3, #3
 8001b64:	f000 bf67 	b.w	8002a36 <HAL_RCC_OscConfig+0x109a>
 8001b68:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b6c:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b70:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001b74:	fa93 f3a3 	rbit	r3, r3
 8001b78:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8001b7c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b80:	fab3 f383 	clz	r3, r3
 8001b84:	b2db      	uxtb	r3, r3
 8001b86:	095b      	lsrs	r3, r3, #5
 8001b88:	b2db      	uxtb	r3, r3
 8001b8a:	f043 0301 	orr.w	r3, r3, #1
 8001b8e:	b2db      	uxtb	r3, r3
 8001b90:	2b01      	cmp	r3, #1
 8001b92:	d102      	bne.n	8001b9a <HAL_RCC_OscConfig+0x1fe>
 8001b94:	4b46      	ldr	r3, [pc, #280]	; (8001cb0 <HAL_RCC_OscConfig+0x314>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	e015      	b.n	8001bc6 <HAL_RCC_OscConfig+0x22a>
 8001b9a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b9e:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ba2:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8001ba6:	fa93 f3a3 	rbit	r3, r3
 8001baa:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8001bae:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001bb2:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001bb6:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8001bba:	fa93 f3a3 	rbit	r3, r3
 8001bbe:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001bc2:	4b3b      	ldr	r3, [pc, #236]	; (8001cb0 <HAL_RCC_OscConfig+0x314>)
 8001bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bc6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001bca:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8001bce:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8001bd2:	fa92 f2a2 	rbit	r2, r2
 8001bd6:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8001bda:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001bde:	fab2 f282 	clz	r2, r2
 8001be2:	b2d2      	uxtb	r2, r2
 8001be4:	f042 0220 	orr.w	r2, r2, #32
 8001be8:	b2d2      	uxtb	r2, r2
 8001bea:	f002 021f 	and.w	r2, r2, #31
 8001bee:	2101      	movs	r1, #1
 8001bf0:	fa01 f202 	lsl.w	r2, r1, r2
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d0ab      	beq.n	8001b52 <HAL_RCC_OscConfig+0x1b6>
 8001bfa:	e05c      	b.n	8001cb6 <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bfc:	f7fe fe08 	bl	8000810 <HAL_GetTick>
 8001c00:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c04:	e00a      	b.n	8001c1c <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c06:	f7fe fe03 	bl	8000810 <HAL_GetTick>
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001c10:	1ad3      	subs	r3, r2, r3
 8001c12:	2b64      	cmp	r3, #100	; 0x64
 8001c14:	d902      	bls.n	8001c1c <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 8001c16:	2303      	movs	r3, #3
 8001c18:	f000 bf0d 	b.w	8002a36 <HAL_RCC_OscConfig+0x109a>
 8001c1c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c20:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c24:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8001c28:	fa93 f3a3 	rbit	r3, r3
 8001c2c:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8001c30:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c34:	fab3 f383 	clz	r3, r3
 8001c38:	b2db      	uxtb	r3, r3
 8001c3a:	095b      	lsrs	r3, r3, #5
 8001c3c:	b2db      	uxtb	r3, r3
 8001c3e:	f043 0301 	orr.w	r3, r3, #1
 8001c42:	b2db      	uxtb	r3, r3
 8001c44:	2b01      	cmp	r3, #1
 8001c46:	d102      	bne.n	8001c4e <HAL_RCC_OscConfig+0x2b2>
 8001c48:	4b19      	ldr	r3, [pc, #100]	; (8001cb0 <HAL_RCC_OscConfig+0x314>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	e015      	b.n	8001c7a <HAL_RCC_OscConfig+0x2de>
 8001c4e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c52:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c56:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8001c5a:	fa93 f3a3 	rbit	r3, r3
 8001c5e:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8001c62:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c66:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001c6a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8001c6e:	fa93 f3a3 	rbit	r3, r3
 8001c72:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001c76:	4b0e      	ldr	r3, [pc, #56]	; (8001cb0 <HAL_RCC_OscConfig+0x314>)
 8001c78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c7a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001c7e:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8001c82:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8001c86:	fa92 f2a2 	rbit	r2, r2
 8001c8a:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8001c8e:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001c92:	fab2 f282 	clz	r2, r2
 8001c96:	b2d2      	uxtb	r2, r2
 8001c98:	f042 0220 	orr.w	r2, r2, #32
 8001c9c:	b2d2      	uxtb	r2, r2
 8001c9e:	f002 021f 	and.w	r2, r2, #31
 8001ca2:	2101      	movs	r1, #1
 8001ca4:	fa01 f202 	lsl.w	r2, r1, r2
 8001ca8:	4013      	ands	r3, r2
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d1ab      	bne.n	8001c06 <HAL_RCC_OscConfig+0x26a>
 8001cae:	e002      	b.n	8001cb6 <HAL_RCC_OscConfig+0x31a>
 8001cb0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cb4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cb6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001cba:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f003 0302 	and.w	r3, r3, #2
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	f000 817f 	beq.w	8001fca <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001ccc:	4ba7      	ldr	r3, [pc, #668]	; (8001f6c <HAL_RCC_OscConfig+0x5d0>)
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f003 030c 	and.w	r3, r3, #12
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d00c      	beq.n	8001cf2 <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001cd8:	4ba4      	ldr	r3, [pc, #656]	; (8001f6c <HAL_RCC_OscConfig+0x5d0>)
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	f003 030c 	and.w	r3, r3, #12
 8001ce0:	2b08      	cmp	r3, #8
 8001ce2:	d173      	bne.n	8001dcc <HAL_RCC_OscConfig+0x430>
 8001ce4:	4ba1      	ldr	r3, [pc, #644]	; (8001f6c <HAL_RCC_OscConfig+0x5d0>)
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8001cec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001cf0:	d16c      	bne.n	8001dcc <HAL_RCC_OscConfig+0x430>
 8001cf2:	2302      	movs	r3, #2
 8001cf4:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cf8:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8001cfc:	fa93 f3a3 	rbit	r3, r3
 8001d00:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8001d04:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d08:	fab3 f383 	clz	r3, r3
 8001d0c:	b2db      	uxtb	r3, r3
 8001d0e:	095b      	lsrs	r3, r3, #5
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	f043 0301 	orr.w	r3, r3, #1
 8001d16:	b2db      	uxtb	r3, r3
 8001d18:	2b01      	cmp	r3, #1
 8001d1a:	d102      	bne.n	8001d22 <HAL_RCC_OscConfig+0x386>
 8001d1c:	4b93      	ldr	r3, [pc, #588]	; (8001f6c <HAL_RCC_OscConfig+0x5d0>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	e013      	b.n	8001d4a <HAL_RCC_OscConfig+0x3ae>
 8001d22:	2302      	movs	r3, #2
 8001d24:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d28:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001d2c:	fa93 f3a3 	rbit	r3, r3
 8001d30:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8001d34:	2302      	movs	r3, #2
 8001d36:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001d3a:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8001d3e:	fa93 f3a3 	rbit	r3, r3
 8001d42:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001d46:	4b89      	ldr	r3, [pc, #548]	; (8001f6c <HAL_RCC_OscConfig+0x5d0>)
 8001d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d4a:	2202      	movs	r2, #2
 8001d4c:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8001d50:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8001d54:	fa92 f2a2 	rbit	r2, r2
 8001d58:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8001d5c:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001d60:	fab2 f282 	clz	r2, r2
 8001d64:	b2d2      	uxtb	r2, r2
 8001d66:	f042 0220 	orr.w	r2, r2, #32
 8001d6a:	b2d2      	uxtb	r2, r2
 8001d6c:	f002 021f 	and.w	r2, r2, #31
 8001d70:	2101      	movs	r1, #1
 8001d72:	fa01 f202 	lsl.w	r2, r1, r2
 8001d76:	4013      	ands	r3, r2
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d00a      	beq.n	8001d92 <HAL_RCC_OscConfig+0x3f6>
 8001d7c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d80:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	68db      	ldr	r3, [r3, #12]
 8001d88:	2b01      	cmp	r3, #1
 8001d8a:	d002      	beq.n	8001d92 <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	f000 be52 	b.w	8002a36 <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d92:	4b76      	ldr	r3, [pc, #472]	; (8001f6c <HAL_RCC_OscConfig+0x5d0>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d9a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d9e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	691b      	ldr	r3, [r3, #16]
 8001da6:	21f8      	movs	r1, #248	; 0xf8
 8001da8:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dac:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8001db0:	fa91 f1a1 	rbit	r1, r1
 8001db4:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8001db8:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001dbc:	fab1 f181 	clz	r1, r1
 8001dc0:	b2c9      	uxtb	r1, r1
 8001dc2:	408b      	lsls	r3, r1
 8001dc4:	4969      	ldr	r1, [pc, #420]	; (8001f6c <HAL_RCC_OscConfig+0x5d0>)
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001dca:	e0fe      	b.n	8001fca <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001dcc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001dd0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	68db      	ldr	r3, [r3, #12]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	f000 8088 	beq.w	8001eee <HAL_RCC_OscConfig+0x552>
 8001dde:	2301      	movs	r3, #1
 8001de0:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001de4:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8001de8:	fa93 f3a3 	rbit	r3, r3
 8001dec:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8001df0:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001df4:	fab3 f383 	clz	r3, r3
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001dfe:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001e02:	009b      	lsls	r3, r3, #2
 8001e04:	461a      	mov	r2, r3
 8001e06:	2301      	movs	r3, #1
 8001e08:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e0a:	f7fe fd01 	bl	8000810 <HAL_GetTick>
 8001e0e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e12:	e00a      	b.n	8001e2a <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e14:	f7fe fcfc 	bl	8000810 <HAL_GetTick>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001e1e:	1ad3      	subs	r3, r2, r3
 8001e20:	2b02      	cmp	r3, #2
 8001e22:	d902      	bls.n	8001e2a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8001e24:	2303      	movs	r3, #3
 8001e26:	f000 be06 	b.w	8002a36 <HAL_RCC_OscConfig+0x109a>
 8001e2a:	2302      	movs	r3, #2
 8001e2c:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e30:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8001e34:	fa93 f3a3 	rbit	r3, r3
 8001e38:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8001e3c:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e40:	fab3 f383 	clz	r3, r3
 8001e44:	b2db      	uxtb	r3, r3
 8001e46:	095b      	lsrs	r3, r3, #5
 8001e48:	b2db      	uxtb	r3, r3
 8001e4a:	f043 0301 	orr.w	r3, r3, #1
 8001e4e:	b2db      	uxtb	r3, r3
 8001e50:	2b01      	cmp	r3, #1
 8001e52:	d102      	bne.n	8001e5a <HAL_RCC_OscConfig+0x4be>
 8001e54:	4b45      	ldr	r3, [pc, #276]	; (8001f6c <HAL_RCC_OscConfig+0x5d0>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	e013      	b.n	8001e82 <HAL_RCC_OscConfig+0x4e6>
 8001e5a:	2302      	movs	r3, #2
 8001e5c:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e60:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8001e64:	fa93 f3a3 	rbit	r3, r3
 8001e68:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8001e6c:	2302      	movs	r3, #2
 8001e6e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001e72:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8001e76:	fa93 f3a3 	rbit	r3, r3
 8001e7a:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001e7e:	4b3b      	ldr	r3, [pc, #236]	; (8001f6c <HAL_RCC_OscConfig+0x5d0>)
 8001e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e82:	2202      	movs	r2, #2
 8001e84:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8001e88:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8001e8c:	fa92 f2a2 	rbit	r2, r2
 8001e90:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8001e94:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001e98:	fab2 f282 	clz	r2, r2
 8001e9c:	b2d2      	uxtb	r2, r2
 8001e9e:	f042 0220 	orr.w	r2, r2, #32
 8001ea2:	b2d2      	uxtb	r2, r2
 8001ea4:	f002 021f 	and.w	r2, r2, #31
 8001ea8:	2101      	movs	r1, #1
 8001eaa:	fa01 f202 	lsl.w	r2, r1, r2
 8001eae:	4013      	ands	r3, r2
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d0af      	beq.n	8001e14 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001eb4:	4b2d      	ldr	r3, [pc, #180]	; (8001f6c <HAL_RCC_OscConfig+0x5d0>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ebc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ec0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	691b      	ldr	r3, [r3, #16]
 8001ec8:	21f8      	movs	r1, #248	; 0xf8
 8001eca:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ece:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8001ed2:	fa91 f1a1 	rbit	r1, r1
 8001ed6:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8001eda:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001ede:	fab1 f181 	clz	r1, r1
 8001ee2:	b2c9      	uxtb	r1, r1
 8001ee4:	408b      	lsls	r3, r1
 8001ee6:	4921      	ldr	r1, [pc, #132]	; (8001f6c <HAL_RCC_OscConfig+0x5d0>)
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	600b      	str	r3, [r1, #0]
 8001eec:	e06d      	b.n	8001fca <HAL_RCC_OscConfig+0x62e>
 8001eee:	2301      	movs	r3, #1
 8001ef0:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ef4:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001ef8:	fa93 f3a3 	rbit	r3, r3
 8001efc:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8001f00:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f04:	fab3 f383 	clz	r3, r3
 8001f08:	b2db      	uxtb	r3, r3
 8001f0a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001f0e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001f12:	009b      	lsls	r3, r3, #2
 8001f14:	461a      	mov	r2, r3
 8001f16:	2300      	movs	r3, #0
 8001f18:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f1a:	f7fe fc79 	bl	8000810 <HAL_GetTick>
 8001f1e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f22:	e00a      	b.n	8001f3a <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f24:	f7fe fc74 	bl	8000810 <HAL_GetTick>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001f2e:	1ad3      	subs	r3, r2, r3
 8001f30:	2b02      	cmp	r3, #2
 8001f32:	d902      	bls.n	8001f3a <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8001f34:	2303      	movs	r3, #3
 8001f36:	f000 bd7e 	b.w	8002a36 <HAL_RCC_OscConfig+0x109a>
 8001f3a:	2302      	movs	r3, #2
 8001f3c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f40:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001f44:	fa93 f3a3 	rbit	r3, r3
 8001f48:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8001f4c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f50:	fab3 f383 	clz	r3, r3
 8001f54:	b2db      	uxtb	r3, r3
 8001f56:	095b      	lsrs	r3, r3, #5
 8001f58:	b2db      	uxtb	r3, r3
 8001f5a:	f043 0301 	orr.w	r3, r3, #1
 8001f5e:	b2db      	uxtb	r3, r3
 8001f60:	2b01      	cmp	r3, #1
 8001f62:	d105      	bne.n	8001f70 <HAL_RCC_OscConfig+0x5d4>
 8001f64:	4b01      	ldr	r3, [pc, #4]	; (8001f6c <HAL_RCC_OscConfig+0x5d0>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	e016      	b.n	8001f98 <HAL_RCC_OscConfig+0x5fc>
 8001f6a:	bf00      	nop
 8001f6c:	40021000 	.word	0x40021000
 8001f70:	2302      	movs	r3, #2
 8001f72:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f76:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001f7a:	fa93 f3a3 	rbit	r3, r3
 8001f7e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8001f82:	2302      	movs	r3, #2
 8001f84:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001f88:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001f8c:	fa93 f3a3 	rbit	r3, r3
 8001f90:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001f94:	4bbf      	ldr	r3, [pc, #764]	; (8002294 <HAL_RCC_OscConfig+0x8f8>)
 8001f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f98:	2202      	movs	r2, #2
 8001f9a:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8001f9e:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8001fa2:	fa92 f2a2 	rbit	r2, r2
 8001fa6:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8001faa:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001fae:	fab2 f282 	clz	r2, r2
 8001fb2:	b2d2      	uxtb	r2, r2
 8001fb4:	f042 0220 	orr.w	r2, r2, #32
 8001fb8:	b2d2      	uxtb	r2, r2
 8001fba:	f002 021f 	and.w	r2, r2, #31
 8001fbe:	2101      	movs	r1, #1
 8001fc0:	fa01 f202 	lsl.w	r2, r1, r2
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d1ac      	bne.n	8001f24 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fca:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001fce:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f003 0308 	and.w	r3, r3, #8
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	f000 8113 	beq.w	8002206 <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001fe0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001fe4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	695b      	ldr	r3, [r3, #20]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d07c      	beq.n	80020ea <HAL_RCC_OscConfig+0x74e>
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ff6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001ffa:	fa93 f3a3 	rbit	r3, r3
 8001ffe:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8002002:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002006:	fab3 f383 	clz	r3, r3
 800200a:	b2db      	uxtb	r3, r3
 800200c:	461a      	mov	r2, r3
 800200e:	4ba2      	ldr	r3, [pc, #648]	; (8002298 <HAL_RCC_OscConfig+0x8fc>)
 8002010:	4413      	add	r3, r2
 8002012:	009b      	lsls	r3, r3, #2
 8002014:	461a      	mov	r2, r3
 8002016:	2301      	movs	r3, #1
 8002018:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800201a:	f7fe fbf9 	bl	8000810 <HAL_GetTick>
 800201e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002022:	e00a      	b.n	800203a <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002024:	f7fe fbf4 	bl	8000810 <HAL_GetTick>
 8002028:	4602      	mov	r2, r0
 800202a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800202e:	1ad3      	subs	r3, r2, r3
 8002030:	2b02      	cmp	r3, #2
 8002032:	d902      	bls.n	800203a <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8002034:	2303      	movs	r3, #3
 8002036:	f000 bcfe 	b.w	8002a36 <HAL_RCC_OscConfig+0x109a>
 800203a:	2302      	movs	r3, #2
 800203c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002040:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002044:	fa93 f2a3 	rbit	r2, r3
 8002048:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800204c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002050:	601a      	str	r2, [r3, #0]
 8002052:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002056:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800205a:	2202      	movs	r2, #2
 800205c:	601a      	str	r2, [r3, #0]
 800205e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002062:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	fa93 f2a3 	rbit	r2, r3
 800206c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002070:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002074:	601a      	str	r2, [r3, #0]
 8002076:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800207a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800207e:	2202      	movs	r2, #2
 8002080:	601a      	str	r2, [r3, #0]
 8002082:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002086:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	fa93 f2a3 	rbit	r2, r3
 8002090:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002094:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002098:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800209a:	4b7e      	ldr	r3, [pc, #504]	; (8002294 <HAL_RCC_OscConfig+0x8f8>)
 800209c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800209e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80020a2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80020a6:	2102      	movs	r1, #2
 80020a8:	6019      	str	r1, [r3, #0]
 80020aa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80020ae:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	fa93 f1a3 	rbit	r1, r3
 80020b8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80020bc:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80020c0:	6019      	str	r1, [r3, #0]
  return result;
 80020c2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80020c6:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	fab3 f383 	clz	r3, r3
 80020d0:	b2db      	uxtb	r3, r3
 80020d2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80020d6:	b2db      	uxtb	r3, r3
 80020d8:	f003 031f 	and.w	r3, r3, #31
 80020dc:	2101      	movs	r1, #1
 80020de:	fa01 f303 	lsl.w	r3, r1, r3
 80020e2:	4013      	ands	r3, r2
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d09d      	beq.n	8002024 <HAL_RCC_OscConfig+0x688>
 80020e8:	e08d      	b.n	8002206 <HAL_RCC_OscConfig+0x86a>
 80020ea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80020ee:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80020f2:	2201      	movs	r2, #1
 80020f4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020f6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80020fa:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	fa93 f2a3 	rbit	r2, r3
 8002104:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002108:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800210c:	601a      	str	r2, [r3, #0]
  return result;
 800210e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002112:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002116:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002118:	fab3 f383 	clz	r3, r3
 800211c:	b2db      	uxtb	r3, r3
 800211e:	461a      	mov	r2, r3
 8002120:	4b5d      	ldr	r3, [pc, #372]	; (8002298 <HAL_RCC_OscConfig+0x8fc>)
 8002122:	4413      	add	r3, r2
 8002124:	009b      	lsls	r3, r3, #2
 8002126:	461a      	mov	r2, r3
 8002128:	2300      	movs	r3, #0
 800212a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800212c:	f7fe fb70 	bl	8000810 <HAL_GetTick>
 8002130:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002134:	e00a      	b.n	800214c <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002136:	f7fe fb6b 	bl	8000810 <HAL_GetTick>
 800213a:	4602      	mov	r2, r0
 800213c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002140:	1ad3      	subs	r3, r2, r3
 8002142:	2b02      	cmp	r3, #2
 8002144:	d902      	bls.n	800214c <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 8002146:	2303      	movs	r3, #3
 8002148:	f000 bc75 	b.w	8002a36 <HAL_RCC_OscConfig+0x109a>
 800214c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002150:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002154:	2202      	movs	r2, #2
 8002156:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002158:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800215c:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	fa93 f2a3 	rbit	r2, r3
 8002166:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800216a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800216e:	601a      	str	r2, [r3, #0]
 8002170:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002174:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002178:	2202      	movs	r2, #2
 800217a:	601a      	str	r2, [r3, #0]
 800217c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002180:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	fa93 f2a3 	rbit	r2, r3
 800218a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800218e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002192:	601a      	str	r2, [r3, #0]
 8002194:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002198:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800219c:	2202      	movs	r2, #2
 800219e:	601a      	str	r2, [r3, #0]
 80021a0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80021a4:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	fa93 f2a3 	rbit	r2, r3
 80021ae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80021b2:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80021b6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021b8:	4b36      	ldr	r3, [pc, #216]	; (8002294 <HAL_RCC_OscConfig+0x8f8>)
 80021ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80021bc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80021c0:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80021c4:	2102      	movs	r1, #2
 80021c6:	6019      	str	r1, [r3, #0]
 80021c8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80021cc:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	fa93 f1a3 	rbit	r1, r3
 80021d6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80021da:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80021de:	6019      	str	r1, [r3, #0]
  return result;
 80021e0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80021e4:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	fab3 f383 	clz	r3, r3
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80021f4:	b2db      	uxtb	r3, r3
 80021f6:	f003 031f 	and.w	r3, r3, #31
 80021fa:	2101      	movs	r1, #1
 80021fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002200:	4013      	ands	r3, r2
 8002202:	2b00      	cmp	r3, #0
 8002204:	d197      	bne.n	8002136 <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002206:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800220a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f003 0304 	and.w	r3, r3, #4
 8002216:	2b00      	cmp	r3, #0
 8002218:	f000 81a5 	beq.w	8002566 <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800221c:	2300      	movs	r3, #0
 800221e:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002222:	4b1c      	ldr	r3, [pc, #112]	; (8002294 <HAL_RCC_OscConfig+0x8f8>)
 8002224:	69db      	ldr	r3, [r3, #28]
 8002226:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800222a:	2b00      	cmp	r3, #0
 800222c:	d116      	bne.n	800225c <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800222e:	4b19      	ldr	r3, [pc, #100]	; (8002294 <HAL_RCC_OscConfig+0x8f8>)
 8002230:	69db      	ldr	r3, [r3, #28]
 8002232:	4a18      	ldr	r2, [pc, #96]	; (8002294 <HAL_RCC_OscConfig+0x8f8>)
 8002234:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002238:	61d3      	str	r3, [r2, #28]
 800223a:	4b16      	ldr	r3, [pc, #88]	; (8002294 <HAL_RCC_OscConfig+0x8f8>)
 800223c:	69db      	ldr	r3, [r3, #28]
 800223e:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002242:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002246:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800224a:	601a      	str	r2, [r3, #0]
 800224c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002250:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002254:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002256:	2301      	movs	r3, #1
 8002258:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800225c:	4b0f      	ldr	r3, [pc, #60]	; (800229c <HAL_RCC_OscConfig+0x900>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002264:	2b00      	cmp	r3, #0
 8002266:	d121      	bne.n	80022ac <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002268:	4b0c      	ldr	r3, [pc, #48]	; (800229c <HAL_RCC_OscConfig+0x900>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a0b      	ldr	r2, [pc, #44]	; (800229c <HAL_RCC_OscConfig+0x900>)
 800226e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002272:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002274:	f7fe facc 	bl	8000810 <HAL_GetTick>
 8002278:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800227c:	e010      	b.n	80022a0 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800227e:	f7fe fac7 	bl	8000810 <HAL_GetTick>
 8002282:	4602      	mov	r2, r0
 8002284:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002288:	1ad3      	subs	r3, r2, r3
 800228a:	2b64      	cmp	r3, #100	; 0x64
 800228c:	d908      	bls.n	80022a0 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 800228e:	2303      	movs	r3, #3
 8002290:	e3d1      	b.n	8002a36 <HAL_RCC_OscConfig+0x109a>
 8002292:	bf00      	nop
 8002294:	40021000 	.word	0x40021000
 8002298:	10908120 	.word	0x10908120
 800229c:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022a0:	4b8d      	ldr	r3, [pc, #564]	; (80024d8 <HAL_RCC_OscConfig+0xb3c>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d0e8      	beq.n	800227e <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022ac:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80022b0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	2b01      	cmp	r3, #1
 80022ba:	d106      	bne.n	80022ca <HAL_RCC_OscConfig+0x92e>
 80022bc:	4b87      	ldr	r3, [pc, #540]	; (80024dc <HAL_RCC_OscConfig+0xb40>)
 80022be:	6a1b      	ldr	r3, [r3, #32]
 80022c0:	4a86      	ldr	r2, [pc, #536]	; (80024dc <HAL_RCC_OscConfig+0xb40>)
 80022c2:	f043 0301 	orr.w	r3, r3, #1
 80022c6:	6213      	str	r3, [r2, #32]
 80022c8:	e035      	b.n	8002336 <HAL_RCC_OscConfig+0x99a>
 80022ca:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80022ce:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	689b      	ldr	r3, [r3, #8]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d10c      	bne.n	80022f4 <HAL_RCC_OscConfig+0x958>
 80022da:	4b80      	ldr	r3, [pc, #512]	; (80024dc <HAL_RCC_OscConfig+0xb40>)
 80022dc:	6a1b      	ldr	r3, [r3, #32]
 80022de:	4a7f      	ldr	r2, [pc, #508]	; (80024dc <HAL_RCC_OscConfig+0xb40>)
 80022e0:	f023 0301 	bic.w	r3, r3, #1
 80022e4:	6213      	str	r3, [r2, #32]
 80022e6:	4b7d      	ldr	r3, [pc, #500]	; (80024dc <HAL_RCC_OscConfig+0xb40>)
 80022e8:	6a1b      	ldr	r3, [r3, #32]
 80022ea:	4a7c      	ldr	r2, [pc, #496]	; (80024dc <HAL_RCC_OscConfig+0xb40>)
 80022ec:	f023 0304 	bic.w	r3, r3, #4
 80022f0:	6213      	str	r3, [r2, #32]
 80022f2:	e020      	b.n	8002336 <HAL_RCC_OscConfig+0x99a>
 80022f4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80022f8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	2b05      	cmp	r3, #5
 8002302:	d10c      	bne.n	800231e <HAL_RCC_OscConfig+0x982>
 8002304:	4b75      	ldr	r3, [pc, #468]	; (80024dc <HAL_RCC_OscConfig+0xb40>)
 8002306:	6a1b      	ldr	r3, [r3, #32]
 8002308:	4a74      	ldr	r2, [pc, #464]	; (80024dc <HAL_RCC_OscConfig+0xb40>)
 800230a:	f043 0304 	orr.w	r3, r3, #4
 800230e:	6213      	str	r3, [r2, #32]
 8002310:	4b72      	ldr	r3, [pc, #456]	; (80024dc <HAL_RCC_OscConfig+0xb40>)
 8002312:	6a1b      	ldr	r3, [r3, #32]
 8002314:	4a71      	ldr	r2, [pc, #452]	; (80024dc <HAL_RCC_OscConfig+0xb40>)
 8002316:	f043 0301 	orr.w	r3, r3, #1
 800231a:	6213      	str	r3, [r2, #32]
 800231c:	e00b      	b.n	8002336 <HAL_RCC_OscConfig+0x99a>
 800231e:	4b6f      	ldr	r3, [pc, #444]	; (80024dc <HAL_RCC_OscConfig+0xb40>)
 8002320:	6a1b      	ldr	r3, [r3, #32]
 8002322:	4a6e      	ldr	r2, [pc, #440]	; (80024dc <HAL_RCC_OscConfig+0xb40>)
 8002324:	f023 0301 	bic.w	r3, r3, #1
 8002328:	6213      	str	r3, [r2, #32]
 800232a:	4b6c      	ldr	r3, [pc, #432]	; (80024dc <HAL_RCC_OscConfig+0xb40>)
 800232c:	6a1b      	ldr	r3, [r3, #32]
 800232e:	4a6b      	ldr	r2, [pc, #428]	; (80024dc <HAL_RCC_OscConfig+0xb40>)
 8002330:	f023 0304 	bic.w	r3, r3, #4
 8002334:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002336:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800233a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	689b      	ldr	r3, [r3, #8]
 8002342:	2b00      	cmp	r3, #0
 8002344:	f000 8081 	beq.w	800244a <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002348:	f7fe fa62 	bl	8000810 <HAL_GetTick>
 800234c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002350:	e00b      	b.n	800236a <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002352:	f7fe fa5d 	bl	8000810 <HAL_GetTick>
 8002356:	4602      	mov	r2, r0
 8002358:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002362:	4293      	cmp	r3, r2
 8002364:	d901      	bls.n	800236a <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 8002366:	2303      	movs	r3, #3
 8002368:	e365      	b.n	8002a36 <HAL_RCC_OscConfig+0x109a>
 800236a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800236e:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8002372:	2202      	movs	r2, #2
 8002374:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002376:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800237a:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	fa93 f2a3 	rbit	r2, r3
 8002384:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002388:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800238c:	601a      	str	r2, [r3, #0]
 800238e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002392:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002396:	2202      	movs	r2, #2
 8002398:	601a      	str	r2, [r3, #0]
 800239a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800239e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	fa93 f2a3 	rbit	r2, r3
 80023a8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80023ac:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80023b0:	601a      	str	r2, [r3, #0]
  return result;
 80023b2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80023b6:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80023ba:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023bc:	fab3 f383 	clz	r3, r3
 80023c0:	b2db      	uxtb	r3, r3
 80023c2:	095b      	lsrs	r3, r3, #5
 80023c4:	b2db      	uxtb	r3, r3
 80023c6:	f043 0302 	orr.w	r3, r3, #2
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	2b02      	cmp	r3, #2
 80023ce:	d102      	bne.n	80023d6 <HAL_RCC_OscConfig+0xa3a>
 80023d0:	4b42      	ldr	r3, [pc, #264]	; (80024dc <HAL_RCC_OscConfig+0xb40>)
 80023d2:	6a1b      	ldr	r3, [r3, #32]
 80023d4:	e013      	b.n	80023fe <HAL_RCC_OscConfig+0xa62>
 80023d6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80023da:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80023de:	2202      	movs	r2, #2
 80023e0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023e2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80023e6:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	fa93 f2a3 	rbit	r2, r3
 80023f0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80023f4:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 80023f8:	601a      	str	r2, [r3, #0]
 80023fa:	4b38      	ldr	r3, [pc, #224]	; (80024dc <HAL_RCC_OscConfig+0xb40>)
 80023fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023fe:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002402:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002406:	2102      	movs	r1, #2
 8002408:	6011      	str	r1, [r2, #0]
 800240a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800240e:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002412:	6812      	ldr	r2, [r2, #0]
 8002414:	fa92 f1a2 	rbit	r1, r2
 8002418:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800241c:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8002420:	6011      	str	r1, [r2, #0]
  return result;
 8002422:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002426:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 800242a:	6812      	ldr	r2, [r2, #0]
 800242c:	fab2 f282 	clz	r2, r2
 8002430:	b2d2      	uxtb	r2, r2
 8002432:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002436:	b2d2      	uxtb	r2, r2
 8002438:	f002 021f 	and.w	r2, r2, #31
 800243c:	2101      	movs	r1, #1
 800243e:	fa01 f202 	lsl.w	r2, r1, r2
 8002442:	4013      	ands	r3, r2
 8002444:	2b00      	cmp	r3, #0
 8002446:	d084      	beq.n	8002352 <HAL_RCC_OscConfig+0x9b6>
 8002448:	e083      	b.n	8002552 <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800244a:	f7fe f9e1 	bl	8000810 <HAL_GetTick>
 800244e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002452:	e00b      	b.n	800246c <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002454:	f7fe f9dc 	bl	8000810 <HAL_GetTick>
 8002458:	4602      	mov	r2, r0
 800245a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800245e:	1ad3      	subs	r3, r2, r3
 8002460:	f241 3288 	movw	r2, #5000	; 0x1388
 8002464:	4293      	cmp	r3, r2
 8002466:	d901      	bls.n	800246c <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8002468:	2303      	movs	r3, #3
 800246a:	e2e4      	b.n	8002a36 <HAL_RCC_OscConfig+0x109a>
 800246c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002470:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8002474:	2202      	movs	r2, #2
 8002476:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002478:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800247c:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	fa93 f2a3 	rbit	r2, r3
 8002486:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800248a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800248e:	601a      	str	r2, [r3, #0]
 8002490:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002494:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002498:	2202      	movs	r2, #2
 800249a:	601a      	str	r2, [r3, #0]
 800249c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80024a0:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	fa93 f2a3 	rbit	r2, r3
 80024aa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80024ae:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80024b2:	601a      	str	r2, [r3, #0]
  return result;
 80024b4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80024b8:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80024bc:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024be:	fab3 f383 	clz	r3, r3
 80024c2:	b2db      	uxtb	r3, r3
 80024c4:	095b      	lsrs	r3, r3, #5
 80024c6:	b2db      	uxtb	r3, r3
 80024c8:	f043 0302 	orr.w	r3, r3, #2
 80024cc:	b2db      	uxtb	r3, r3
 80024ce:	2b02      	cmp	r3, #2
 80024d0:	d106      	bne.n	80024e0 <HAL_RCC_OscConfig+0xb44>
 80024d2:	4b02      	ldr	r3, [pc, #8]	; (80024dc <HAL_RCC_OscConfig+0xb40>)
 80024d4:	6a1b      	ldr	r3, [r3, #32]
 80024d6:	e017      	b.n	8002508 <HAL_RCC_OscConfig+0xb6c>
 80024d8:	40007000 	.word	0x40007000
 80024dc:	40021000 	.word	0x40021000
 80024e0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80024e4:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80024e8:	2202      	movs	r2, #2
 80024ea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80024f0:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	fa93 f2a3 	rbit	r2, r3
 80024fa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80024fe:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8002502:	601a      	str	r2, [r3, #0]
 8002504:	4bb3      	ldr	r3, [pc, #716]	; (80027d4 <HAL_RCC_OscConfig+0xe38>)
 8002506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002508:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800250c:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8002510:	2102      	movs	r1, #2
 8002512:	6011      	str	r1, [r2, #0]
 8002514:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002518:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800251c:	6812      	ldr	r2, [r2, #0]
 800251e:	fa92 f1a2 	rbit	r1, r2
 8002522:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002526:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 800252a:	6011      	str	r1, [r2, #0]
  return result;
 800252c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002530:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8002534:	6812      	ldr	r2, [r2, #0]
 8002536:	fab2 f282 	clz	r2, r2
 800253a:	b2d2      	uxtb	r2, r2
 800253c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002540:	b2d2      	uxtb	r2, r2
 8002542:	f002 021f 	and.w	r2, r2, #31
 8002546:	2101      	movs	r1, #1
 8002548:	fa01 f202 	lsl.w	r2, r1, r2
 800254c:	4013      	ands	r3, r2
 800254e:	2b00      	cmp	r3, #0
 8002550:	d180      	bne.n	8002454 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002552:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8002556:	2b01      	cmp	r3, #1
 8002558:	d105      	bne.n	8002566 <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800255a:	4b9e      	ldr	r3, [pc, #632]	; (80027d4 <HAL_RCC_OscConfig+0xe38>)
 800255c:	69db      	ldr	r3, [r3, #28]
 800255e:	4a9d      	ldr	r2, [pc, #628]	; (80027d4 <HAL_RCC_OscConfig+0xe38>)
 8002560:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002564:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002566:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800256a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	699b      	ldr	r3, [r3, #24]
 8002572:	2b00      	cmp	r3, #0
 8002574:	f000 825e 	beq.w	8002a34 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002578:	4b96      	ldr	r3, [pc, #600]	; (80027d4 <HAL_RCC_OscConfig+0xe38>)
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	f003 030c 	and.w	r3, r3, #12
 8002580:	2b08      	cmp	r3, #8
 8002582:	f000 821f 	beq.w	80029c4 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002586:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800258a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	699b      	ldr	r3, [r3, #24]
 8002592:	2b02      	cmp	r3, #2
 8002594:	f040 8170 	bne.w	8002878 <HAL_RCC_OscConfig+0xedc>
 8002598:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800259c:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80025a0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80025a4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025a6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80025aa:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	fa93 f2a3 	rbit	r2, r3
 80025b4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80025b8:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80025bc:	601a      	str	r2, [r3, #0]
  return result;
 80025be:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80025c2:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80025c6:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025c8:	fab3 f383 	clz	r3, r3
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80025d2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80025d6:	009b      	lsls	r3, r3, #2
 80025d8:	461a      	mov	r2, r3
 80025da:	2300      	movs	r3, #0
 80025dc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025de:	f7fe f917 	bl	8000810 <HAL_GetTick>
 80025e2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025e6:	e009      	b.n	80025fc <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025e8:	f7fe f912 	bl	8000810 <HAL_GetTick>
 80025ec:	4602      	mov	r2, r0
 80025ee:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80025f2:	1ad3      	subs	r3, r2, r3
 80025f4:	2b02      	cmp	r3, #2
 80025f6:	d901      	bls.n	80025fc <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 80025f8:	2303      	movs	r3, #3
 80025fa:	e21c      	b.n	8002a36 <HAL_RCC_OscConfig+0x109a>
 80025fc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002600:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8002604:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002608:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800260a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800260e:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	fa93 f2a3 	rbit	r2, r3
 8002618:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800261c:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8002620:	601a      	str	r2, [r3, #0]
  return result;
 8002622:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002626:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800262a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800262c:	fab3 f383 	clz	r3, r3
 8002630:	b2db      	uxtb	r3, r3
 8002632:	095b      	lsrs	r3, r3, #5
 8002634:	b2db      	uxtb	r3, r3
 8002636:	f043 0301 	orr.w	r3, r3, #1
 800263a:	b2db      	uxtb	r3, r3
 800263c:	2b01      	cmp	r3, #1
 800263e:	d102      	bne.n	8002646 <HAL_RCC_OscConfig+0xcaa>
 8002640:	4b64      	ldr	r3, [pc, #400]	; (80027d4 <HAL_RCC_OscConfig+0xe38>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	e027      	b.n	8002696 <HAL_RCC_OscConfig+0xcfa>
 8002646:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800264a:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800264e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002652:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002654:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002658:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	fa93 f2a3 	rbit	r2, r3
 8002662:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002666:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800266a:	601a      	str	r2, [r3, #0]
 800266c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002670:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8002674:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002678:	601a      	str	r2, [r3, #0]
 800267a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800267e:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	fa93 f2a3 	rbit	r2, r3
 8002688:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800268c:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8002690:	601a      	str	r2, [r3, #0]
 8002692:	4b50      	ldr	r3, [pc, #320]	; (80027d4 <HAL_RCC_OscConfig+0xe38>)
 8002694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002696:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800269a:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800269e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80026a2:	6011      	str	r1, [r2, #0]
 80026a4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80026a8:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80026ac:	6812      	ldr	r2, [r2, #0]
 80026ae:	fa92 f1a2 	rbit	r1, r2
 80026b2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80026b6:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 80026ba:	6011      	str	r1, [r2, #0]
  return result;
 80026bc:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80026c0:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 80026c4:	6812      	ldr	r2, [r2, #0]
 80026c6:	fab2 f282 	clz	r2, r2
 80026ca:	b2d2      	uxtb	r2, r2
 80026cc:	f042 0220 	orr.w	r2, r2, #32
 80026d0:	b2d2      	uxtb	r2, r2
 80026d2:	f002 021f 	and.w	r2, r2, #31
 80026d6:	2101      	movs	r1, #1
 80026d8:	fa01 f202 	lsl.w	r2, r1, r2
 80026dc:	4013      	ands	r3, r2
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d182      	bne.n	80025e8 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80026e2:	4b3c      	ldr	r3, [pc, #240]	; (80027d4 <HAL_RCC_OscConfig+0xe38>)
 80026e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026e6:	f023 020f 	bic.w	r2, r3, #15
 80026ea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80026ee:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026f6:	4937      	ldr	r1, [pc, #220]	; (80027d4 <HAL_RCC_OscConfig+0xe38>)
 80026f8:	4313      	orrs	r3, r2
 80026fa:	62cb      	str	r3, [r1, #44]	; 0x2c
 80026fc:	4b35      	ldr	r3, [pc, #212]	; (80027d4 <HAL_RCC_OscConfig+0xe38>)
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8002704:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002708:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	6a19      	ldr	r1, [r3, #32]
 8002710:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002714:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	69db      	ldr	r3, [r3, #28]
 800271c:	430b      	orrs	r3, r1
 800271e:	492d      	ldr	r1, [pc, #180]	; (80027d4 <HAL_RCC_OscConfig+0xe38>)
 8002720:	4313      	orrs	r3, r2
 8002722:	604b      	str	r3, [r1, #4]
 8002724:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002728:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800272c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002730:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002732:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002736:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	fa93 f2a3 	rbit	r2, r3
 8002740:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002744:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8002748:	601a      	str	r2, [r3, #0]
  return result;
 800274a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800274e:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8002752:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002754:	fab3 f383 	clz	r3, r3
 8002758:	b2db      	uxtb	r3, r3
 800275a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800275e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002762:	009b      	lsls	r3, r3, #2
 8002764:	461a      	mov	r2, r3
 8002766:	2301      	movs	r3, #1
 8002768:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800276a:	f7fe f851 	bl	8000810 <HAL_GetTick>
 800276e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002772:	e009      	b.n	8002788 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002774:	f7fe f84c 	bl	8000810 <HAL_GetTick>
 8002778:	4602      	mov	r2, r0
 800277a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800277e:	1ad3      	subs	r3, r2, r3
 8002780:	2b02      	cmp	r3, #2
 8002782:	d901      	bls.n	8002788 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8002784:	2303      	movs	r3, #3
 8002786:	e156      	b.n	8002a36 <HAL_RCC_OscConfig+0x109a>
 8002788:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800278c:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002790:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002794:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002796:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800279a:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	fa93 f2a3 	rbit	r2, r3
 80027a4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80027a8:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80027ac:	601a      	str	r2, [r3, #0]
  return result;
 80027ae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80027b2:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80027b6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80027b8:	fab3 f383 	clz	r3, r3
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	095b      	lsrs	r3, r3, #5
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	f043 0301 	orr.w	r3, r3, #1
 80027c6:	b2db      	uxtb	r3, r3
 80027c8:	2b01      	cmp	r3, #1
 80027ca:	d105      	bne.n	80027d8 <HAL_RCC_OscConfig+0xe3c>
 80027cc:	4b01      	ldr	r3, [pc, #4]	; (80027d4 <HAL_RCC_OscConfig+0xe38>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	e02a      	b.n	8002828 <HAL_RCC_OscConfig+0xe8c>
 80027d2:	bf00      	nop
 80027d4:	40021000 	.word	0x40021000
 80027d8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80027dc:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80027e0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80027e4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027e6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80027ea:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	fa93 f2a3 	rbit	r2, r3
 80027f4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80027f8:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80027fc:	601a      	str	r2, [r3, #0]
 80027fe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002802:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8002806:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800280a:	601a      	str	r2, [r3, #0]
 800280c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002810:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	fa93 f2a3 	rbit	r2, r3
 800281a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800281e:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8002822:	601a      	str	r2, [r3, #0]
 8002824:	4b86      	ldr	r3, [pc, #536]	; (8002a40 <HAL_RCC_OscConfig+0x10a4>)
 8002826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002828:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800282c:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8002830:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002834:	6011      	str	r1, [r2, #0]
 8002836:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800283a:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800283e:	6812      	ldr	r2, [r2, #0]
 8002840:	fa92 f1a2 	rbit	r1, r2
 8002844:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002848:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 800284c:	6011      	str	r1, [r2, #0]
  return result;
 800284e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002852:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8002856:	6812      	ldr	r2, [r2, #0]
 8002858:	fab2 f282 	clz	r2, r2
 800285c:	b2d2      	uxtb	r2, r2
 800285e:	f042 0220 	orr.w	r2, r2, #32
 8002862:	b2d2      	uxtb	r2, r2
 8002864:	f002 021f 	and.w	r2, r2, #31
 8002868:	2101      	movs	r1, #1
 800286a:	fa01 f202 	lsl.w	r2, r1, r2
 800286e:	4013      	ands	r3, r2
 8002870:	2b00      	cmp	r3, #0
 8002872:	f43f af7f 	beq.w	8002774 <HAL_RCC_OscConfig+0xdd8>
 8002876:	e0dd      	b.n	8002a34 <HAL_RCC_OscConfig+0x1098>
 8002878:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800287c:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8002880:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002884:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002886:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800288a:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	fa93 f2a3 	rbit	r2, r3
 8002894:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002898:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800289c:	601a      	str	r2, [r3, #0]
  return result;
 800289e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80028a2:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80028a6:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028a8:	fab3 f383 	clz	r3, r3
 80028ac:	b2db      	uxtb	r3, r3
 80028ae:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80028b2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80028b6:	009b      	lsls	r3, r3, #2
 80028b8:	461a      	mov	r2, r3
 80028ba:	2300      	movs	r3, #0
 80028bc:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028be:	f7fd ffa7 	bl	8000810 <HAL_GetTick>
 80028c2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028c6:	e009      	b.n	80028dc <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028c8:	f7fd ffa2 	bl	8000810 <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80028d2:	1ad3      	subs	r3, r2, r3
 80028d4:	2b02      	cmp	r3, #2
 80028d6:	d901      	bls.n	80028dc <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 80028d8:	2303      	movs	r3, #3
 80028da:	e0ac      	b.n	8002a36 <HAL_RCC_OscConfig+0x109a>
 80028dc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80028e0:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80028e4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80028e8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80028ee:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	fa93 f2a3 	rbit	r2, r3
 80028f8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80028fc:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8002900:	601a      	str	r2, [r3, #0]
  return result;
 8002902:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002906:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800290a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800290c:	fab3 f383 	clz	r3, r3
 8002910:	b2db      	uxtb	r3, r3
 8002912:	095b      	lsrs	r3, r3, #5
 8002914:	b2db      	uxtb	r3, r3
 8002916:	f043 0301 	orr.w	r3, r3, #1
 800291a:	b2db      	uxtb	r3, r3
 800291c:	2b01      	cmp	r3, #1
 800291e:	d102      	bne.n	8002926 <HAL_RCC_OscConfig+0xf8a>
 8002920:	4b47      	ldr	r3, [pc, #284]	; (8002a40 <HAL_RCC_OscConfig+0x10a4>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	e027      	b.n	8002976 <HAL_RCC_OscConfig+0xfda>
 8002926:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800292a:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 800292e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002932:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002934:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002938:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	fa93 f2a3 	rbit	r2, r3
 8002942:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002946:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800294a:	601a      	str	r2, [r3, #0]
 800294c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002950:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8002954:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002958:	601a      	str	r2, [r3, #0]
 800295a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800295e:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	fa93 f2a3 	rbit	r2, r3
 8002968:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800296c:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 8002970:	601a      	str	r2, [r3, #0]
 8002972:	4b33      	ldr	r3, [pc, #204]	; (8002a40 <HAL_RCC_OscConfig+0x10a4>)
 8002974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002976:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800297a:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800297e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002982:	6011      	str	r1, [r2, #0]
 8002984:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002988:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800298c:	6812      	ldr	r2, [r2, #0]
 800298e:	fa92 f1a2 	rbit	r1, r2
 8002992:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002996:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 800299a:	6011      	str	r1, [r2, #0]
  return result;
 800299c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80029a0:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 80029a4:	6812      	ldr	r2, [r2, #0]
 80029a6:	fab2 f282 	clz	r2, r2
 80029aa:	b2d2      	uxtb	r2, r2
 80029ac:	f042 0220 	orr.w	r2, r2, #32
 80029b0:	b2d2      	uxtb	r2, r2
 80029b2:	f002 021f 	and.w	r2, r2, #31
 80029b6:	2101      	movs	r1, #1
 80029b8:	fa01 f202 	lsl.w	r2, r1, r2
 80029bc:	4013      	ands	r3, r2
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d182      	bne.n	80028c8 <HAL_RCC_OscConfig+0xf2c>
 80029c2:	e037      	b.n	8002a34 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029c4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80029c8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	699b      	ldr	r3, [r3, #24]
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d101      	bne.n	80029d8 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 80029d4:	2301      	movs	r3, #1
 80029d6:	e02e      	b.n	8002a36 <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80029d8:	4b19      	ldr	r3, [pc, #100]	; (8002a40 <HAL_RCC_OscConfig+0x10a4>)
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 80029e0:	4b17      	ldr	r3, [pc, #92]	; (8002a40 <HAL_RCC_OscConfig+0x10a4>)
 80029e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029e4:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80029e8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80029ec:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 80029f0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80029f4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	69db      	ldr	r3, [r3, #28]
 80029fc:	429a      	cmp	r2, r3
 80029fe:	d117      	bne.n	8002a30 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002a00:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002a04:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002a08:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002a0c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002a14:	429a      	cmp	r2, r3
 8002a16:	d10b      	bne.n	8002a30 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8002a18:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002a1c:	f003 020f 	and.w	r2, r3, #15
 8002a20:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002a24:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d001      	beq.n	8002a34 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8002a30:	2301      	movs	r3, #1
 8002a32:	e000      	b.n	8002a36 <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 8002a34:	2300      	movs	r3, #0
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	40021000 	.word	0x40021000

08002a44 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b09e      	sub	sp, #120	; 0x78
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
 8002a4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d101      	bne.n	8002a5c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	e162      	b.n	8002d22 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a5c:	4b90      	ldr	r3, [pc, #576]	; (8002ca0 <HAL_RCC_ClockConfig+0x25c>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f003 0307 	and.w	r3, r3, #7
 8002a64:	683a      	ldr	r2, [r7, #0]
 8002a66:	429a      	cmp	r2, r3
 8002a68:	d910      	bls.n	8002a8c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a6a:	4b8d      	ldr	r3, [pc, #564]	; (8002ca0 <HAL_RCC_ClockConfig+0x25c>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f023 0207 	bic.w	r2, r3, #7
 8002a72:	498b      	ldr	r1, [pc, #556]	; (8002ca0 <HAL_RCC_ClockConfig+0x25c>)
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	4313      	orrs	r3, r2
 8002a78:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a7a:	4b89      	ldr	r3, [pc, #548]	; (8002ca0 <HAL_RCC_ClockConfig+0x25c>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 0307 	and.w	r3, r3, #7
 8002a82:	683a      	ldr	r2, [r7, #0]
 8002a84:	429a      	cmp	r2, r3
 8002a86:	d001      	beq.n	8002a8c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	e14a      	b.n	8002d22 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 0302 	and.w	r3, r3, #2
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d008      	beq.n	8002aaa <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a98:	4b82      	ldr	r3, [pc, #520]	; (8002ca4 <HAL_RCC_ClockConfig+0x260>)
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	497f      	ldr	r1, [pc, #508]	; (8002ca4 <HAL_RCC_ClockConfig+0x260>)
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f003 0301 	and.w	r3, r3, #1
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	f000 80dc 	beq.w	8002c70 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	2b01      	cmp	r3, #1
 8002abe:	d13c      	bne.n	8002b3a <HAL_RCC_ClockConfig+0xf6>
 8002ac0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002ac4:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ac6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002ac8:	fa93 f3a3 	rbit	r3, r3
 8002acc:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002ace:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ad0:	fab3 f383 	clz	r3, r3
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	095b      	lsrs	r3, r3, #5
 8002ad8:	b2db      	uxtb	r3, r3
 8002ada:	f043 0301 	orr.w	r3, r3, #1
 8002ade:	b2db      	uxtb	r3, r3
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d102      	bne.n	8002aea <HAL_RCC_ClockConfig+0xa6>
 8002ae4:	4b6f      	ldr	r3, [pc, #444]	; (8002ca4 <HAL_RCC_ClockConfig+0x260>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	e00f      	b.n	8002b0a <HAL_RCC_ClockConfig+0xc6>
 8002aea:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002aee:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002af0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002af2:	fa93 f3a3 	rbit	r3, r3
 8002af6:	667b      	str	r3, [r7, #100]	; 0x64
 8002af8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002afc:	663b      	str	r3, [r7, #96]	; 0x60
 8002afe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002b00:	fa93 f3a3 	rbit	r3, r3
 8002b04:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002b06:	4b67      	ldr	r3, [pc, #412]	; (8002ca4 <HAL_RCC_ClockConfig+0x260>)
 8002b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b0a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002b0e:	65ba      	str	r2, [r7, #88]	; 0x58
 8002b10:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002b12:	fa92 f2a2 	rbit	r2, r2
 8002b16:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8002b18:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002b1a:	fab2 f282 	clz	r2, r2
 8002b1e:	b2d2      	uxtb	r2, r2
 8002b20:	f042 0220 	orr.w	r2, r2, #32
 8002b24:	b2d2      	uxtb	r2, r2
 8002b26:	f002 021f 	and.w	r2, r2, #31
 8002b2a:	2101      	movs	r1, #1
 8002b2c:	fa01 f202 	lsl.w	r2, r1, r2
 8002b30:	4013      	ands	r3, r2
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d17b      	bne.n	8002c2e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	e0f3      	b.n	8002d22 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	2b02      	cmp	r3, #2
 8002b40:	d13c      	bne.n	8002bbc <HAL_RCC_ClockConfig+0x178>
 8002b42:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002b46:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b48:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002b4a:	fa93 f3a3 	rbit	r3, r3
 8002b4e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002b50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b52:	fab3 f383 	clz	r3, r3
 8002b56:	b2db      	uxtb	r3, r3
 8002b58:	095b      	lsrs	r3, r3, #5
 8002b5a:	b2db      	uxtb	r3, r3
 8002b5c:	f043 0301 	orr.w	r3, r3, #1
 8002b60:	b2db      	uxtb	r3, r3
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d102      	bne.n	8002b6c <HAL_RCC_ClockConfig+0x128>
 8002b66:	4b4f      	ldr	r3, [pc, #316]	; (8002ca4 <HAL_RCC_ClockConfig+0x260>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	e00f      	b.n	8002b8c <HAL_RCC_ClockConfig+0x148>
 8002b6c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002b70:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b72:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002b74:	fa93 f3a3 	rbit	r3, r3
 8002b78:	647b      	str	r3, [r7, #68]	; 0x44
 8002b7a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002b7e:	643b      	str	r3, [r7, #64]	; 0x40
 8002b80:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b82:	fa93 f3a3 	rbit	r3, r3
 8002b86:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002b88:	4b46      	ldr	r3, [pc, #280]	; (8002ca4 <HAL_RCC_ClockConfig+0x260>)
 8002b8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b8c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002b90:	63ba      	str	r2, [r7, #56]	; 0x38
 8002b92:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002b94:	fa92 f2a2 	rbit	r2, r2
 8002b98:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8002b9a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002b9c:	fab2 f282 	clz	r2, r2
 8002ba0:	b2d2      	uxtb	r2, r2
 8002ba2:	f042 0220 	orr.w	r2, r2, #32
 8002ba6:	b2d2      	uxtb	r2, r2
 8002ba8:	f002 021f 	and.w	r2, r2, #31
 8002bac:	2101      	movs	r1, #1
 8002bae:	fa01 f202 	lsl.w	r2, r1, r2
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d13a      	bne.n	8002c2e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	e0b2      	b.n	8002d22 <HAL_RCC_ClockConfig+0x2de>
 8002bbc:	2302      	movs	r3, #2
 8002bbe:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bc2:	fa93 f3a3 	rbit	r3, r3
 8002bc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002bc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bca:	fab3 f383 	clz	r3, r3
 8002bce:	b2db      	uxtb	r3, r3
 8002bd0:	095b      	lsrs	r3, r3, #5
 8002bd2:	b2db      	uxtb	r3, r3
 8002bd4:	f043 0301 	orr.w	r3, r3, #1
 8002bd8:	b2db      	uxtb	r3, r3
 8002bda:	2b01      	cmp	r3, #1
 8002bdc:	d102      	bne.n	8002be4 <HAL_RCC_ClockConfig+0x1a0>
 8002bde:	4b31      	ldr	r3, [pc, #196]	; (8002ca4 <HAL_RCC_ClockConfig+0x260>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	e00d      	b.n	8002c00 <HAL_RCC_ClockConfig+0x1bc>
 8002be4:	2302      	movs	r3, #2
 8002be6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002be8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bea:	fa93 f3a3 	rbit	r3, r3
 8002bee:	627b      	str	r3, [r7, #36]	; 0x24
 8002bf0:	2302      	movs	r3, #2
 8002bf2:	623b      	str	r3, [r7, #32]
 8002bf4:	6a3b      	ldr	r3, [r7, #32]
 8002bf6:	fa93 f3a3 	rbit	r3, r3
 8002bfa:	61fb      	str	r3, [r7, #28]
 8002bfc:	4b29      	ldr	r3, [pc, #164]	; (8002ca4 <HAL_RCC_ClockConfig+0x260>)
 8002bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c00:	2202      	movs	r2, #2
 8002c02:	61ba      	str	r2, [r7, #24]
 8002c04:	69ba      	ldr	r2, [r7, #24]
 8002c06:	fa92 f2a2 	rbit	r2, r2
 8002c0a:	617a      	str	r2, [r7, #20]
  return result;
 8002c0c:	697a      	ldr	r2, [r7, #20]
 8002c0e:	fab2 f282 	clz	r2, r2
 8002c12:	b2d2      	uxtb	r2, r2
 8002c14:	f042 0220 	orr.w	r2, r2, #32
 8002c18:	b2d2      	uxtb	r2, r2
 8002c1a:	f002 021f 	and.w	r2, r2, #31
 8002c1e:	2101      	movs	r1, #1
 8002c20:	fa01 f202 	lsl.w	r2, r1, r2
 8002c24:	4013      	ands	r3, r2
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d101      	bne.n	8002c2e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e079      	b.n	8002d22 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c2e:	4b1d      	ldr	r3, [pc, #116]	; (8002ca4 <HAL_RCC_ClockConfig+0x260>)
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	f023 0203 	bic.w	r2, r3, #3
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	491a      	ldr	r1, [pc, #104]	; (8002ca4 <HAL_RCC_ClockConfig+0x260>)
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c40:	f7fd fde6 	bl	8000810 <HAL_GetTick>
 8002c44:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c46:	e00a      	b.n	8002c5e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c48:	f7fd fde2 	bl	8000810 <HAL_GetTick>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002c50:	1ad3      	subs	r3, r2, r3
 8002c52:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d901      	bls.n	8002c5e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002c5a:	2303      	movs	r3, #3
 8002c5c:	e061      	b.n	8002d22 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c5e:	4b11      	ldr	r3, [pc, #68]	; (8002ca4 <HAL_RCC_ClockConfig+0x260>)
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	f003 020c 	and.w	r2, r3, #12
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d1eb      	bne.n	8002c48 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c70:	4b0b      	ldr	r3, [pc, #44]	; (8002ca0 <HAL_RCC_ClockConfig+0x25c>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0307 	and.w	r3, r3, #7
 8002c78:	683a      	ldr	r2, [r7, #0]
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	d214      	bcs.n	8002ca8 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c7e:	4b08      	ldr	r3, [pc, #32]	; (8002ca0 <HAL_RCC_ClockConfig+0x25c>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f023 0207 	bic.w	r2, r3, #7
 8002c86:	4906      	ldr	r1, [pc, #24]	; (8002ca0 <HAL_RCC_ClockConfig+0x25c>)
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c8e:	4b04      	ldr	r3, [pc, #16]	; (8002ca0 <HAL_RCC_ClockConfig+0x25c>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 0307 	and.w	r3, r3, #7
 8002c96:	683a      	ldr	r2, [r7, #0]
 8002c98:	429a      	cmp	r2, r3
 8002c9a:	d005      	beq.n	8002ca8 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e040      	b.n	8002d22 <HAL_RCC_ClockConfig+0x2de>
 8002ca0:	40022000 	.word	0x40022000
 8002ca4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f003 0304 	and.w	r3, r3, #4
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d008      	beq.n	8002cc6 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cb4:	4b1d      	ldr	r3, [pc, #116]	; (8002d2c <HAL_RCC_ClockConfig+0x2e8>)
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	68db      	ldr	r3, [r3, #12]
 8002cc0:	491a      	ldr	r1, [pc, #104]	; (8002d2c <HAL_RCC_ClockConfig+0x2e8>)
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f003 0308 	and.w	r3, r3, #8
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d009      	beq.n	8002ce6 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002cd2:	4b16      	ldr	r3, [pc, #88]	; (8002d2c <HAL_RCC_ClockConfig+0x2e8>)
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	691b      	ldr	r3, [r3, #16]
 8002cde:	00db      	lsls	r3, r3, #3
 8002ce0:	4912      	ldr	r1, [pc, #72]	; (8002d2c <HAL_RCC_ClockConfig+0x2e8>)
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002ce6:	f000 f829 	bl	8002d3c <HAL_RCC_GetSysClockFreq>
 8002cea:	4601      	mov	r1, r0
 8002cec:	4b0f      	ldr	r3, [pc, #60]	; (8002d2c <HAL_RCC_ClockConfig+0x2e8>)
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002cf4:	22f0      	movs	r2, #240	; 0xf0
 8002cf6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cf8:	693a      	ldr	r2, [r7, #16]
 8002cfa:	fa92 f2a2 	rbit	r2, r2
 8002cfe:	60fa      	str	r2, [r7, #12]
  return result;
 8002d00:	68fa      	ldr	r2, [r7, #12]
 8002d02:	fab2 f282 	clz	r2, r2
 8002d06:	b2d2      	uxtb	r2, r2
 8002d08:	40d3      	lsrs	r3, r2
 8002d0a:	4a09      	ldr	r2, [pc, #36]	; (8002d30 <HAL_RCC_ClockConfig+0x2ec>)
 8002d0c:	5cd3      	ldrb	r3, [r2, r3]
 8002d0e:	fa21 f303 	lsr.w	r3, r1, r3
 8002d12:	4a08      	ldr	r2, [pc, #32]	; (8002d34 <HAL_RCC_ClockConfig+0x2f0>)
 8002d14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002d16:	4b08      	ldr	r3, [pc, #32]	; (8002d38 <HAL_RCC_ClockConfig+0x2f4>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f7fd fd34 	bl	8000788 <HAL_InitTick>
  
  return HAL_OK;
 8002d20:	2300      	movs	r3, #0
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	3778      	adds	r7, #120	; 0x78
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	40021000 	.word	0x40021000
 8002d30:	08003bcc 	.word	0x08003bcc
 8002d34:	20000000 	.word	0x20000000
 8002d38:	20000004 	.word	0x20000004

08002d3c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b08b      	sub	sp, #44	; 0x2c
 8002d40:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002d42:	2300      	movs	r3, #0
 8002d44:	61fb      	str	r3, [r7, #28]
 8002d46:	2300      	movs	r3, #0
 8002d48:	61bb      	str	r3, [r7, #24]
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	627b      	str	r3, [r7, #36]	; 0x24
 8002d4e:	2300      	movs	r3, #0
 8002d50:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002d52:	2300      	movs	r3, #0
 8002d54:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002d56:	4b2a      	ldr	r3, [pc, #168]	; (8002e00 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002d5c:	69fb      	ldr	r3, [r7, #28]
 8002d5e:	f003 030c 	and.w	r3, r3, #12
 8002d62:	2b04      	cmp	r3, #4
 8002d64:	d002      	beq.n	8002d6c <HAL_RCC_GetSysClockFreq+0x30>
 8002d66:	2b08      	cmp	r3, #8
 8002d68:	d003      	beq.n	8002d72 <HAL_RCC_GetSysClockFreq+0x36>
 8002d6a:	e03f      	b.n	8002dec <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002d6c:	4b25      	ldr	r3, [pc, #148]	; (8002e04 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002d6e:	623b      	str	r3, [r7, #32]
      break;
 8002d70:	e03f      	b.n	8002df2 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002d72:	69fb      	ldr	r3, [r7, #28]
 8002d74:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002d78:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002d7c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d7e:	68ba      	ldr	r2, [r7, #8]
 8002d80:	fa92 f2a2 	rbit	r2, r2
 8002d84:	607a      	str	r2, [r7, #4]
  return result;
 8002d86:	687a      	ldr	r2, [r7, #4]
 8002d88:	fab2 f282 	clz	r2, r2
 8002d8c:	b2d2      	uxtb	r2, r2
 8002d8e:	40d3      	lsrs	r3, r2
 8002d90:	4a1d      	ldr	r2, [pc, #116]	; (8002e08 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002d92:	5cd3      	ldrb	r3, [r2, r3]
 8002d94:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002d96:	4b1a      	ldr	r3, [pc, #104]	; (8002e00 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002d98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d9a:	f003 030f 	and.w	r3, r3, #15
 8002d9e:	220f      	movs	r2, #15
 8002da0:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002da2:	693a      	ldr	r2, [r7, #16]
 8002da4:	fa92 f2a2 	rbit	r2, r2
 8002da8:	60fa      	str	r2, [r7, #12]
  return result;
 8002daa:	68fa      	ldr	r2, [r7, #12]
 8002dac:	fab2 f282 	clz	r2, r2
 8002db0:	b2d2      	uxtb	r2, r2
 8002db2:	40d3      	lsrs	r3, r2
 8002db4:	4a15      	ldr	r2, [pc, #84]	; (8002e0c <HAL_RCC_GetSysClockFreq+0xd0>)
 8002db6:	5cd3      	ldrb	r3, [r2, r3]
 8002db8:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8002dba:	69fb      	ldr	r3, [r7, #28]
 8002dbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d008      	beq.n	8002dd6 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002dc4:	4a0f      	ldr	r2, [pc, #60]	; (8002e04 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002dc6:	69bb      	ldr	r3, [r7, #24]
 8002dc8:	fbb2 f2f3 	udiv	r2, r2, r3
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	fb02 f303 	mul.w	r3, r2, r3
 8002dd2:	627b      	str	r3, [r7, #36]	; 0x24
 8002dd4:	e007      	b.n	8002de6 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002dd6:	4a0b      	ldr	r2, [pc, #44]	; (8002e04 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002dd8:	69bb      	ldr	r3, [r7, #24]
 8002dda:	fbb2 f2f3 	udiv	r2, r2, r3
 8002dde:	697b      	ldr	r3, [r7, #20]
 8002de0:	fb02 f303 	mul.w	r3, r2, r3
 8002de4:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002de8:	623b      	str	r3, [r7, #32]
      break;
 8002dea:	e002      	b.n	8002df2 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002dec:	4b05      	ldr	r3, [pc, #20]	; (8002e04 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002dee:	623b      	str	r3, [r7, #32]
      break;
 8002df0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002df2:	6a3b      	ldr	r3, [r7, #32]
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	372c      	adds	r7, #44	; 0x2c
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfe:	4770      	bx	lr
 8002e00:	40021000 	.word	0x40021000
 8002e04:	007a1200 	.word	0x007a1200
 8002e08:	08003be4 	.word	0x08003be4
 8002e0c:	08003bf4 	.word	0x08003bf4

08002e10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e10:	b480      	push	{r7}
 8002e12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e14:	4b03      	ldr	r3, [pc, #12]	; (8002e24 <HAL_RCC_GetHCLKFreq+0x14>)
 8002e16:	681b      	ldr	r3, [r3, #0]
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e20:	4770      	bx	lr
 8002e22:	bf00      	nop
 8002e24:	20000000 	.word	0x20000000

08002e28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b082      	sub	sp, #8
 8002e2c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002e2e:	f7ff ffef 	bl	8002e10 <HAL_RCC_GetHCLKFreq>
 8002e32:	4601      	mov	r1, r0
 8002e34:	4b0b      	ldr	r3, [pc, #44]	; (8002e64 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002e3c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002e40:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e42:	687a      	ldr	r2, [r7, #4]
 8002e44:	fa92 f2a2 	rbit	r2, r2
 8002e48:	603a      	str	r2, [r7, #0]
  return result;
 8002e4a:	683a      	ldr	r2, [r7, #0]
 8002e4c:	fab2 f282 	clz	r2, r2
 8002e50:	b2d2      	uxtb	r2, r2
 8002e52:	40d3      	lsrs	r3, r2
 8002e54:	4a04      	ldr	r2, [pc, #16]	; (8002e68 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002e56:	5cd3      	ldrb	r3, [r2, r3]
 8002e58:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	3708      	adds	r7, #8
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}
 8002e64:	40021000 	.word	0x40021000
 8002e68:	08003bdc 	.word	0x08003bdc

08002e6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b082      	sub	sp, #8
 8002e70:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002e72:	f7ff ffcd 	bl	8002e10 <HAL_RCC_GetHCLKFreq>
 8002e76:	4601      	mov	r1, r0
 8002e78:	4b0b      	ldr	r3, [pc, #44]	; (8002ea8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002e80:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002e84:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e86:	687a      	ldr	r2, [r7, #4]
 8002e88:	fa92 f2a2 	rbit	r2, r2
 8002e8c:	603a      	str	r2, [r7, #0]
  return result;
 8002e8e:	683a      	ldr	r2, [r7, #0]
 8002e90:	fab2 f282 	clz	r2, r2
 8002e94:	b2d2      	uxtb	r2, r2
 8002e96:	40d3      	lsrs	r3, r2
 8002e98:	4a04      	ldr	r2, [pc, #16]	; (8002eac <HAL_RCC_GetPCLK2Freq+0x40>)
 8002e9a:	5cd3      	ldrb	r3, [r2, r3]
 8002e9c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	3708      	adds	r7, #8
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}
 8002ea8:	40021000 	.word	0x40021000
 8002eac:	08003bdc 	.word	0x08003bdc

08002eb0 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b092      	sub	sp, #72	; 0x48
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	f000 80d4 	beq.w	800307c <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ed4:	4b4e      	ldr	r3, [pc, #312]	; (8003010 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ed6:	69db      	ldr	r3, [r3, #28]
 8002ed8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d10e      	bne.n	8002efe <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ee0:	4b4b      	ldr	r3, [pc, #300]	; (8003010 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ee2:	69db      	ldr	r3, [r3, #28]
 8002ee4:	4a4a      	ldr	r2, [pc, #296]	; (8003010 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ee6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002eea:	61d3      	str	r3, [r2, #28]
 8002eec:	4b48      	ldr	r3, [pc, #288]	; (8003010 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002eee:	69db      	ldr	r3, [r3, #28]
 8002ef0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ef4:	60bb      	str	r3, [r7, #8]
 8002ef6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ef8:	2301      	movs	r3, #1
 8002efa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002efe:	4b45      	ldr	r3, [pc, #276]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d118      	bne.n	8002f3c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f0a:	4b42      	ldr	r3, [pc, #264]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a41      	ldr	r2, [pc, #260]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002f10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f14:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f16:	f7fd fc7b 	bl	8000810 <HAL_GetTick>
 8002f1a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f1c:	e008      	b.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f1e:	f7fd fc77 	bl	8000810 <HAL_GetTick>
 8002f22:	4602      	mov	r2, r0
 8002f24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f26:	1ad3      	subs	r3, r2, r3
 8002f28:	2b64      	cmp	r3, #100	; 0x64
 8002f2a:	d901      	bls.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002f2c:	2303      	movs	r3, #3
 8002f2e:	e1d6      	b.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f30:	4b38      	ldr	r3, [pc, #224]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d0f0      	beq.n	8002f1e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002f3c:	4b34      	ldr	r3, [pc, #208]	; (8003010 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f3e:	6a1b      	ldr	r3, [r3, #32]
 8002f40:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f44:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002f46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	f000 8084 	beq.w	8003056 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f56:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002f58:	429a      	cmp	r2, r3
 8002f5a:	d07c      	beq.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002f5c:	4b2c      	ldr	r3, [pc, #176]	; (8003010 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f5e:	6a1b      	ldr	r3, [r3, #32]
 8002f60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f64:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f66:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002f6a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f6e:	fa93 f3a3 	rbit	r3, r3
 8002f72:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002f74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002f76:	fab3 f383 	clz	r3, r3
 8002f7a:	b2db      	uxtb	r3, r3
 8002f7c:	461a      	mov	r2, r3
 8002f7e:	4b26      	ldr	r3, [pc, #152]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002f80:	4413      	add	r3, r2
 8002f82:	009b      	lsls	r3, r3, #2
 8002f84:	461a      	mov	r2, r3
 8002f86:	2301      	movs	r3, #1
 8002f88:	6013      	str	r3, [r2, #0]
 8002f8a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002f8e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f92:	fa93 f3a3 	rbit	r3, r3
 8002f96:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002f98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002f9a:	fab3 f383 	clz	r3, r3
 8002f9e:	b2db      	uxtb	r3, r3
 8002fa0:	461a      	mov	r2, r3
 8002fa2:	4b1d      	ldr	r3, [pc, #116]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002fa4:	4413      	add	r3, r2
 8002fa6:	009b      	lsls	r3, r3, #2
 8002fa8:	461a      	mov	r2, r3
 8002faa:	2300      	movs	r3, #0
 8002fac:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002fae:	4a18      	ldr	r2, [pc, #96]	; (8003010 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fb2:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002fb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fb6:	f003 0301 	and.w	r3, r3, #1
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d04b      	beq.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fbe:	f7fd fc27 	bl	8000810 <HAL_GetTick>
 8002fc2:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fc4:	e00a      	b.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fc6:	f7fd fc23 	bl	8000810 <HAL_GetTick>
 8002fca:	4602      	mov	r2, r0
 8002fcc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002fce:	1ad3      	subs	r3, r2, r3
 8002fd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d901      	bls.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002fd8:	2303      	movs	r3, #3
 8002fda:	e180      	b.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8002fdc:	2302      	movs	r3, #2
 8002fde:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fe0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fe2:	fa93 f3a3 	rbit	r3, r3
 8002fe6:	627b      	str	r3, [r7, #36]	; 0x24
 8002fe8:	2302      	movs	r3, #2
 8002fea:	623b      	str	r3, [r7, #32]
 8002fec:	6a3b      	ldr	r3, [r7, #32]
 8002fee:	fa93 f3a3 	rbit	r3, r3
 8002ff2:	61fb      	str	r3, [r7, #28]
  return result;
 8002ff4:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ff6:	fab3 f383 	clz	r3, r3
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	095b      	lsrs	r3, r3, #5
 8002ffe:	b2db      	uxtb	r3, r3
 8003000:	f043 0302 	orr.w	r3, r3, #2
 8003004:	b2db      	uxtb	r3, r3
 8003006:	2b02      	cmp	r3, #2
 8003008:	d108      	bne.n	800301c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800300a:	4b01      	ldr	r3, [pc, #4]	; (8003010 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800300c:	6a1b      	ldr	r3, [r3, #32]
 800300e:	e00d      	b.n	800302c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003010:	40021000 	.word	0x40021000
 8003014:	40007000 	.word	0x40007000
 8003018:	10908100 	.word	0x10908100
 800301c:	2302      	movs	r3, #2
 800301e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003020:	69bb      	ldr	r3, [r7, #24]
 8003022:	fa93 f3a3 	rbit	r3, r3
 8003026:	617b      	str	r3, [r7, #20]
 8003028:	4b9a      	ldr	r3, [pc, #616]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800302a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800302c:	2202      	movs	r2, #2
 800302e:	613a      	str	r2, [r7, #16]
 8003030:	693a      	ldr	r2, [r7, #16]
 8003032:	fa92 f2a2 	rbit	r2, r2
 8003036:	60fa      	str	r2, [r7, #12]
  return result;
 8003038:	68fa      	ldr	r2, [r7, #12]
 800303a:	fab2 f282 	clz	r2, r2
 800303e:	b2d2      	uxtb	r2, r2
 8003040:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003044:	b2d2      	uxtb	r2, r2
 8003046:	f002 021f 	and.w	r2, r2, #31
 800304a:	2101      	movs	r1, #1
 800304c:	fa01 f202 	lsl.w	r2, r1, r2
 8003050:	4013      	ands	r3, r2
 8003052:	2b00      	cmp	r3, #0
 8003054:	d0b7      	beq.n	8002fc6 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003056:	4b8f      	ldr	r3, [pc, #572]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003058:	6a1b      	ldr	r3, [r3, #32]
 800305a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	498c      	ldr	r1, [pc, #560]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003064:	4313      	orrs	r3, r2
 8003066:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003068:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800306c:	2b01      	cmp	r3, #1
 800306e:	d105      	bne.n	800307c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003070:	4b88      	ldr	r3, [pc, #544]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003072:	69db      	ldr	r3, [r3, #28]
 8003074:	4a87      	ldr	r2, [pc, #540]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003076:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800307a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 0301 	and.w	r3, r3, #1
 8003084:	2b00      	cmp	r3, #0
 8003086:	d008      	beq.n	800309a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003088:	4b82      	ldr	r3, [pc, #520]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800308a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800308c:	f023 0203 	bic.w	r2, r3, #3
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	497f      	ldr	r1, [pc, #508]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003096:	4313      	orrs	r3, r2
 8003098:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0302 	and.w	r3, r3, #2
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d008      	beq.n	80030b8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80030a6:	4b7b      	ldr	r3, [pc, #492]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80030a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030aa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	68db      	ldr	r3, [r3, #12]
 80030b2:	4978      	ldr	r1, [pc, #480]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80030b4:	4313      	orrs	r3, r2
 80030b6:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 0304 	and.w	r3, r3, #4
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d008      	beq.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80030c4:	4b73      	ldr	r3, [pc, #460]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80030c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030c8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	691b      	ldr	r3, [r3, #16]
 80030d0:	4970      	ldr	r1, [pc, #448]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80030d2:	4313      	orrs	r3, r2
 80030d4:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 0320 	and.w	r3, r3, #32
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d008      	beq.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80030e2:	4b6c      	ldr	r3, [pc, #432]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80030e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030e6:	f023 0210 	bic.w	r2, r3, #16
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	69db      	ldr	r3, [r3, #28]
 80030ee:	4969      	ldr	r1, [pc, #420]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80030f0:	4313      	orrs	r3, r2
 80030f2:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d008      	beq.n	8003112 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003100:	4b64      	ldr	r3, [pc, #400]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800310c:	4961      	ldr	r1, [pc, #388]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800310e:	4313      	orrs	r3, r2
 8003110:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800311a:	2b00      	cmp	r3, #0
 800311c:	d008      	beq.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800311e:	4b5d      	ldr	r3, [pc, #372]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003122:	f023 0220 	bic.w	r2, r3, #32
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6a1b      	ldr	r3, [r3, #32]
 800312a:	495a      	ldr	r1, [pc, #360]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800312c:	4313      	orrs	r3, r2
 800312e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003138:	2b00      	cmp	r3, #0
 800313a:	d008      	beq.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800313c:	4b55      	ldr	r3, [pc, #340]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800313e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003140:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003148:	4952      	ldr	r1, [pc, #328]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800314a:	4313      	orrs	r3, r2
 800314c:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 0308 	and.w	r3, r3, #8
 8003156:	2b00      	cmp	r3, #0
 8003158:	d008      	beq.n	800316c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800315a:	4b4e      	ldr	r3, [pc, #312]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800315c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800315e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	695b      	ldr	r3, [r3, #20]
 8003166:	494b      	ldr	r1, [pc, #300]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003168:	4313      	orrs	r3, r2
 800316a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f003 0310 	and.w	r3, r3, #16
 8003174:	2b00      	cmp	r3, #0
 8003176:	d008      	beq.n	800318a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003178:	4b46      	ldr	r3, [pc, #280]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800317a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800317c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	699b      	ldr	r3, [r3, #24]
 8003184:	4943      	ldr	r1, [pc, #268]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003186:	4313      	orrs	r3, r2
 8003188:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003192:	2b00      	cmp	r3, #0
 8003194:	d008      	beq.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003196:	4b3f      	ldr	r3, [pc, #252]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031a2:	493c      	ldr	r1, [pc, #240]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80031a4:	4313      	orrs	r3, r2
 80031a6:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d008      	beq.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80031b4:	4b37      	ldr	r3, [pc, #220]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80031b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031b8:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031c0:	4934      	ldr	r1, [pc, #208]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80031c2:	4313      	orrs	r3, r2
 80031c4:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d008      	beq.n	80031e4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80031d2:	4b30      	ldr	r3, [pc, #192]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80031d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031d6:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031de:	492d      	ldr	r1, [pc, #180]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80031e0:	4313      	orrs	r3, r2
 80031e2:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d008      	beq.n	8003202 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80031f0:	4b28      	ldr	r3, [pc, #160]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80031f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031f4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031fc:	4925      	ldr	r1, [pc, #148]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80031fe:	4313      	orrs	r3, r2
 8003200:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800320a:	2b00      	cmp	r3, #0
 800320c:	d008      	beq.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800320e:	4b21      	ldr	r3, [pc, #132]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003212:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800321a:	491e      	ldr	r1, [pc, #120]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800321c:	4313      	orrs	r3, r2
 800321e:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003228:	2b00      	cmp	r3, #0
 800322a:	d008      	beq.n	800323e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 800322c:	4b19      	ldr	r3, [pc, #100]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800322e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003230:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003238:	4916      	ldr	r1, [pc, #88]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800323a:	4313      	orrs	r3, r2
 800323c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003246:	2b00      	cmp	r3, #0
 8003248:	d008      	beq.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 800324a:	4b12      	ldr	r3, [pc, #72]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800324c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800324e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003256:	490f      	ldr	r1, [pc, #60]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003258:	4313      	orrs	r3, r2
 800325a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003264:	2b00      	cmp	r3, #0
 8003266:	d008      	beq.n	800327a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003268:	4b0a      	ldr	r3, [pc, #40]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800326a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800326c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003274:	4907      	ldr	r1, [pc, #28]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003276:	4313      	orrs	r3, r2
 8003278:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003282:	2b00      	cmp	r3, #0
 8003284:	d00c      	beq.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8003286:	4b03      	ldr	r3, [pc, #12]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800328a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	e002      	b.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8003292:	bf00      	nop
 8003294:	40021000 	.word	0x40021000
 8003298:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800329a:	4913      	ldr	r1, [pc, #76]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800329c:	4313      	orrs	r3, r2
 800329e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d008      	beq.n	80032be <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80032ac:	4b0e      	ldr	r3, [pc, #56]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80032ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032b0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032b8:	490b      	ldr	r1, [pc, #44]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80032ba:	4313      	orrs	r3, r2
 80032bc:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d008      	beq.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 80032ca:	4b07      	ldr	r3, [pc, #28]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80032cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ce:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032d6:	4904      	ldr	r1, [pc, #16]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80032d8:	4313      	orrs	r3, r2
 80032da:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80032dc:	2300      	movs	r3, #0
}
 80032de:	4618      	mov	r0, r3
 80032e0:	3748      	adds	r7, #72	; 0x48
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}
 80032e6:	bf00      	nop
 80032e8:	40021000 	.word	0x40021000

080032ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b082      	sub	sp, #8
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d101      	bne.n	80032fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	e040      	b.n	8003380 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003302:	2b00      	cmp	r3, #0
 8003304:	d106      	bne.n	8003314 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2200      	movs	r2, #0
 800330a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800330e:	6878      	ldr	r0, [r7, #4]
 8003310:	f7fd f97c 	bl	800060c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2224      	movs	r2, #36	; 0x24
 8003318:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f022 0201 	bic.w	r2, r2, #1
 8003328:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800332a:	6878      	ldr	r0, [r7, #4]
 800332c:	f000 f82c 	bl	8003388 <UART_SetConfig>
 8003330:	4603      	mov	r3, r0
 8003332:	2b01      	cmp	r3, #1
 8003334:	d101      	bne.n	800333a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	e022      	b.n	8003380 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800333e:	2b00      	cmp	r3, #0
 8003340:	d002      	beq.n	8003348 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003342:	6878      	ldr	r0, [r7, #4]
 8003344:	f000 f9f4 	bl	8003730 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	685a      	ldr	r2, [r3, #4]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003356:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	689a      	ldr	r2, [r3, #8]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003366:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f042 0201 	orr.w	r2, r2, #1
 8003376:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003378:	6878      	ldr	r0, [r7, #4]
 800337a:	f000 fa7b 	bl	8003874 <UART_CheckIdleState>
 800337e:	4603      	mov	r3, r0
}
 8003380:	4618      	mov	r0, r3
 8003382:	3708      	adds	r7, #8
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}

08003388 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b088      	sub	sp, #32
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003390:	2300      	movs	r3, #0
 8003392:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	689a      	ldr	r2, [r3, #8]
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	691b      	ldr	r3, [r3, #16]
 800339c:	431a      	orrs	r2, r3
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	695b      	ldr	r3, [r3, #20]
 80033a2:	431a      	orrs	r2, r3
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	69db      	ldr	r3, [r3, #28]
 80033a8:	4313      	orrs	r3, r2
 80033aa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	681a      	ldr	r2, [r3, #0]
 80033b2:	4b92      	ldr	r3, [pc, #584]	; (80035fc <UART_SetConfig+0x274>)
 80033b4:	4013      	ands	r3, r2
 80033b6:	687a      	ldr	r2, [r7, #4]
 80033b8:	6812      	ldr	r2, [r2, #0]
 80033ba:	6979      	ldr	r1, [r7, #20]
 80033bc:	430b      	orrs	r3, r1
 80033be:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	68da      	ldr	r2, [r3, #12]
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	430a      	orrs	r2, r1
 80033d4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	699b      	ldr	r3, [r3, #24]
 80033da:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6a1b      	ldr	r3, [r3, #32]
 80033e0:	697a      	ldr	r2, [r7, #20]
 80033e2:	4313      	orrs	r3, r2
 80033e4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	697a      	ldr	r2, [r7, #20]
 80033f6:	430a      	orrs	r2, r1
 80033f8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a80      	ldr	r2, [pc, #512]	; (8003600 <UART_SetConfig+0x278>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d120      	bne.n	8003446 <UART_SetConfig+0xbe>
 8003404:	4b7f      	ldr	r3, [pc, #508]	; (8003604 <UART_SetConfig+0x27c>)
 8003406:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003408:	f003 0303 	and.w	r3, r3, #3
 800340c:	2b03      	cmp	r3, #3
 800340e:	d817      	bhi.n	8003440 <UART_SetConfig+0xb8>
 8003410:	a201      	add	r2, pc, #4	; (adr r2, 8003418 <UART_SetConfig+0x90>)
 8003412:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003416:	bf00      	nop
 8003418:	08003429 	.word	0x08003429
 800341c:	08003435 	.word	0x08003435
 8003420:	0800343b 	.word	0x0800343b
 8003424:	0800342f 	.word	0x0800342f
 8003428:	2301      	movs	r3, #1
 800342a:	77fb      	strb	r3, [r7, #31]
 800342c:	e0b5      	b.n	800359a <UART_SetConfig+0x212>
 800342e:	2302      	movs	r3, #2
 8003430:	77fb      	strb	r3, [r7, #31]
 8003432:	e0b2      	b.n	800359a <UART_SetConfig+0x212>
 8003434:	2304      	movs	r3, #4
 8003436:	77fb      	strb	r3, [r7, #31]
 8003438:	e0af      	b.n	800359a <UART_SetConfig+0x212>
 800343a:	2308      	movs	r3, #8
 800343c:	77fb      	strb	r3, [r7, #31]
 800343e:	e0ac      	b.n	800359a <UART_SetConfig+0x212>
 8003440:	2310      	movs	r3, #16
 8003442:	77fb      	strb	r3, [r7, #31]
 8003444:	e0a9      	b.n	800359a <UART_SetConfig+0x212>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a6f      	ldr	r2, [pc, #444]	; (8003608 <UART_SetConfig+0x280>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d124      	bne.n	800349a <UART_SetConfig+0x112>
 8003450:	4b6c      	ldr	r3, [pc, #432]	; (8003604 <UART_SetConfig+0x27c>)
 8003452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003454:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003458:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800345c:	d011      	beq.n	8003482 <UART_SetConfig+0xfa>
 800345e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003462:	d817      	bhi.n	8003494 <UART_SetConfig+0x10c>
 8003464:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003468:	d011      	beq.n	800348e <UART_SetConfig+0x106>
 800346a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800346e:	d811      	bhi.n	8003494 <UART_SetConfig+0x10c>
 8003470:	2b00      	cmp	r3, #0
 8003472:	d003      	beq.n	800347c <UART_SetConfig+0xf4>
 8003474:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003478:	d006      	beq.n	8003488 <UART_SetConfig+0x100>
 800347a:	e00b      	b.n	8003494 <UART_SetConfig+0x10c>
 800347c:	2300      	movs	r3, #0
 800347e:	77fb      	strb	r3, [r7, #31]
 8003480:	e08b      	b.n	800359a <UART_SetConfig+0x212>
 8003482:	2302      	movs	r3, #2
 8003484:	77fb      	strb	r3, [r7, #31]
 8003486:	e088      	b.n	800359a <UART_SetConfig+0x212>
 8003488:	2304      	movs	r3, #4
 800348a:	77fb      	strb	r3, [r7, #31]
 800348c:	e085      	b.n	800359a <UART_SetConfig+0x212>
 800348e:	2308      	movs	r3, #8
 8003490:	77fb      	strb	r3, [r7, #31]
 8003492:	e082      	b.n	800359a <UART_SetConfig+0x212>
 8003494:	2310      	movs	r3, #16
 8003496:	77fb      	strb	r3, [r7, #31]
 8003498:	e07f      	b.n	800359a <UART_SetConfig+0x212>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a5b      	ldr	r2, [pc, #364]	; (800360c <UART_SetConfig+0x284>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d124      	bne.n	80034ee <UART_SetConfig+0x166>
 80034a4:	4b57      	ldr	r3, [pc, #348]	; (8003604 <UART_SetConfig+0x27c>)
 80034a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034a8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80034ac:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80034b0:	d011      	beq.n	80034d6 <UART_SetConfig+0x14e>
 80034b2:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80034b6:	d817      	bhi.n	80034e8 <UART_SetConfig+0x160>
 80034b8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80034bc:	d011      	beq.n	80034e2 <UART_SetConfig+0x15a>
 80034be:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80034c2:	d811      	bhi.n	80034e8 <UART_SetConfig+0x160>
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d003      	beq.n	80034d0 <UART_SetConfig+0x148>
 80034c8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80034cc:	d006      	beq.n	80034dc <UART_SetConfig+0x154>
 80034ce:	e00b      	b.n	80034e8 <UART_SetConfig+0x160>
 80034d0:	2300      	movs	r3, #0
 80034d2:	77fb      	strb	r3, [r7, #31]
 80034d4:	e061      	b.n	800359a <UART_SetConfig+0x212>
 80034d6:	2302      	movs	r3, #2
 80034d8:	77fb      	strb	r3, [r7, #31]
 80034da:	e05e      	b.n	800359a <UART_SetConfig+0x212>
 80034dc:	2304      	movs	r3, #4
 80034de:	77fb      	strb	r3, [r7, #31]
 80034e0:	e05b      	b.n	800359a <UART_SetConfig+0x212>
 80034e2:	2308      	movs	r3, #8
 80034e4:	77fb      	strb	r3, [r7, #31]
 80034e6:	e058      	b.n	800359a <UART_SetConfig+0x212>
 80034e8:	2310      	movs	r3, #16
 80034ea:	77fb      	strb	r3, [r7, #31]
 80034ec:	e055      	b.n	800359a <UART_SetConfig+0x212>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a47      	ldr	r2, [pc, #284]	; (8003610 <UART_SetConfig+0x288>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d124      	bne.n	8003542 <UART_SetConfig+0x1ba>
 80034f8:	4b42      	ldr	r3, [pc, #264]	; (8003604 <UART_SetConfig+0x27c>)
 80034fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034fc:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003500:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003504:	d011      	beq.n	800352a <UART_SetConfig+0x1a2>
 8003506:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800350a:	d817      	bhi.n	800353c <UART_SetConfig+0x1b4>
 800350c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003510:	d011      	beq.n	8003536 <UART_SetConfig+0x1ae>
 8003512:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003516:	d811      	bhi.n	800353c <UART_SetConfig+0x1b4>
 8003518:	2b00      	cmp	r3, #0
 800351a:	d003      	beq.n	8003524 <UART_SetConfig+0x19c>
 800351c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003520:	d006      	beq.n	8003530 <UART_SetConfig+0x1a8>
 8003522:	e00b      	b.n	800353c <UART_SetConfig+0x1b4>
 8003524:	2300      	movs	r3, #0
 8003526:	77fb      	strb	r3, [r7, #31]
 8003528:	e037      	b.n	800359a <UART_SetConfig+0x212>
 800352a:	2302      	movs	r3, #2
 800352c:	77fb      	strb	r3, [r7, #31]
 800352e:	e034      	b.n	800359a <UART_SetConfig+0x212>
 8003530:	2304      	movs	r3, #4
 8003532:	77fb      	strb	r3, [r7, #31]
 8003534:	e031      	b.n	800359a <UART_SetConfig+0x212>
 8003536:	2308      	movs	r3, #8
 8003538:	77fb      	strb	r3, [r7, #31]
 800353a:	e02e      	b.n	800359a <UART_SetConfig+0x212>
 800353c:	2310      	movs	r3, #16
 800353e:	77fb      	strb	r3, [r7, #31]
 8003540:	e02b      	b.n	800359a <UART_SetConfig+0x212>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a33      	ldr	r2, [pc, #204]	; (8003614 <UART_SetConfig+0x28c>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d124      	bne.n	8003596 <UART_SetConfig+0x20e>
 800354c:	4b2d      	ldr	r3, [pc, #180]	; (8003604 <UART_SetConfig+0x27c>)
 800354e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003550:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8003554:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003558:	d011      	beq.n	800357e <UART_SetConfig+0x1f6>
 800355a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800355e:	d817      	bhi.n	8003590 <UART_SetConfig+0x208>
 8003560:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003564:	d011      	beq.n	800358a <UART_SetConfig+0x202>
 8003566:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800356a:	d811      	bhi.n	8003590 <UART_SetConfig+0x208>
 800356c:	2b00      	cmp	r3, #0
 800356e:	d003      	beq.n	8003578 <UART_SetConfig+0x1f0>
 8003570:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003574:	d006      	beq.n	8003584 <UART_SetConfig+0x1fc>
 8003576:	e00b      	b.n	8003590 <UART_SetConfig+0x208>
 8003578:	2300      	movs	r3, #0
 800357a:	77fb      	strb	r3, [r7, #31]
 800357c:	e00d      	b.n	800359a <UART_SetConfig+0x212>
 800357e:	2302      	movs	r3, #2
 8003580:	77fb      	strb	r3, [r7, #31]
 8003582:	e00a      	b.n	800359a <UART_SetConfig+0x212>
 8003584:	2304      	movs	r3, #4
 8003586:	77fb      	strb	r3, [r7, #31]
 8003588:	e007      	b.n	800359a <UART_SetConfig+0x212>
 800358a:	2308      	movs	r3, #8
 800358c:	77fb      	strb	r3, [r7, #31]
 800358e:	e004      	b.n	800359a <UART_SetConfig+0x212>
 8003590:	2310      	movs	r3, #16
 8003592:	77fb      	strb	r3, [r7, #31]
 8003594:	e001      	b.n	800359a <UART_SetConfig+0x212>
 8003596:	2310      	movs	r3, #16
 8003598:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	69db      	ldr	r3, [r3, #28]
 800359e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80035a2:	d16b      	bne.n	800367c <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 80035a4:	7ffb      	ldrb	r3, [r7, #31]
 80035a6:	2b08      	cmp	r3, #8
 80035a8:	d838      	bhi.n	800361c <UART_SetConfig+0x294>
 80035aa:	a201      	add	r2, pc, #4	; (adr r2, 80035b0 <UART_SetConfig+0x228>)
 80035ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035b0:	080035d5 	.word	0x080035d5
 80035b4:	080035dd 	.word	0x080035dd
 80035b8:	080035e5 	.word	0x080035e5
 80035bc:	0800361d 	.word	0x0800361d
 80035c0:	080035eb 	.word	0x080035eb
 80035c4:	0800361d 	.word	0x0800361d
 80035c8:	0800361d 	.word	0x0800361d
 80035cc:	0800361d 	.word	0x0800361d
 80035d0:	080035f3 	.word	0x080035f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80035d4:	f7ff fc28 	bl	8002e28 <HAL_RCC_GetPCLK1Freq>
 80035d8:	61b8      	str	r0, [r7, #24]
        break;
 80035da:	e024      	b.n	8003626 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80035dc:	f7ff fc46 	bl	8002e6c <HAL_RCC_GetPCLK2Freq>
 80035e0:	61b8      	str	r0, [r7, #24]
        break;
 80035e2:	e020      	b.n	8003626 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80035e4:	4b0c      	ldr	r3, [pc, #48]	; (8003618 <UART_SetConfig+0x290>)
 80035e6:	61bb      	str	r3, [r7, #24]
        break;
 80035e8:	e01d      	b.n	8003626 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80035ea:	f7ff fba7 	bl	8002d3c <HAL_RCC_GetSysClockFreq>
 80035ee:	61b8      	str	r0, [r7, #24]
        break;
 80035f0:	e019      	b.n	8003626 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80035f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80035f6:	61bb      	str	r3, [r7, #24]
        break;
 80035f8:	e015      	b.n	8003626 <UART_SetConfig+0x29e>
 80035fa:	bf00      	nop
 80035fc:	efff69f3 	.word	0xefff69f3
 8003600:	40013800 	.word	0x40013800
 8003604:	40021000 	.word	0x40021000
 8003608:	40004400 	.word	0x40004400
 800360c:	40004800 	.word	0x40004800
 8003610:	40004c00 	.word	0x40004c00
 8003614:	40005000 	.word	0x40005000
 8003618:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 800361c:	2300      	movs	r3, #0
 800361e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	77bb      	strb	r3, [r7, #30]
        break;
 8003624:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003626:	69bb      	ldr	r3, [r7, #24]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d073      	beq.n	8003714 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800362c:	69bb      	ldr	r3, [r7, #24]
 800362e:	005a      	lsls	r2, r3, #1
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	085b      	lsrs	r3, r3, #1
 8003636:	441a      	add	r2, r3
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003640:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	2b0f      	cmp	r3, #15
 8003646:	d916      	bls.n	8003676 <UART_SetConfig+0x2ee>
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800364e:	d212      	bcs.n	8003676 <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003650:	693b      	ldr	r3, [r7, #16]
 8003652:	b29b      	uxth	r3, r3
 8003654:	f023 030f 	bic.w	r3, r3, #15
 8003658:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800365a:	693b      	ldr	r3, [r7, #16]
 800365c:	085b      	lsrs	r3, r3, #1
 800365e:	b29b      	uxth	r3, r3
 8003660:	f003 0307 	and.w	r3, r3, #7
 8003664:	b29a      	uxth	r2, r3
 8003666:	89fb      	ldrh	r3, [r7, #14]
 8003668:	4313      	orrs	r3, r2
 800366a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	89fa      	ldrh	r2, [r7, #14]
 8003672:	60da      	str	r2, [r3, #12]
 8003674:	e04e      	b.n	8003714 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	77bb      	strb	r3, [r7, #30]
 800367a:	e04b      	b.n	8003714 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800367c:	7ffb      	ldrb	r3, [r7, #31]
 800367e:	2b08      	cmp	r3, #8
 8003680:	d827      	bhi.n	80036d2 <UART_SetConfig+0x34a>
 8003682:	a201      	add	r2, pc, #4	; (adr r2, 8003688 <UART_SetConfig+0x300>)
 8003684:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003688:	080036ad 	.word	0x080036ad
 800368c:	080036b5 	.word	0x080036b5
 8003690:	080036bd 	.word	0x080036bd
 8003694:	080036d3 	.word	0x080036d3
 8003698:	080036c3 	.word	0x080036c3
 800369c:	080036d3 	.word	0x080036d3
 80036a0:	080036d3 	.word	0x080036d3
 80036a4:	080036d3 	.word	0x080036d3
 80036a8:	080036cb 	.word	0x080036cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80036ac:	f7ff fbbc 	bl	8002e28 <HAL_RCC_GetPCLK1Freq>
 80036b0:	61b8      	str	r0, [r7, #24]
        break;
 80036b2:	e013      	b.n	80036dc <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80036b4:	f7ff fbda 	bl	8002e6c <HAL_RCC_GetPCLK2Freq>
 80036b8:	61b8      	str	r0, [r7, #24]
        break;
 80036ba:	e00f      	b.n	80036dc <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80036bc:	4b1b      	ldr	r3, [pc, #108]	; (800372c <UART_SetConfig+0x3a4>)
 80036be:	61bb      	str	r3, [r7, #24]
        break;
 80036c0:	e00c      	b.n	80036dc <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80036c2:	f7ff fb3b 	bl	8002d3c <HAL_RCC_GetSysClockFreq>
 80036c6:	61b8      	str	r0, [r7, #24]
        break;
 80036c8:	e008      	b.n	80036dc <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80036ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80036ce:	61bb      	str	r3, [r7, #24]
        break;
 80036d0:	e004      	b.n	80036dc <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 80036d2:	2300      	movs	r3, #0
 80036d4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
 80036d8:	77bb      	strb	r3, [r7, #30]
        break;
 80036da:	bf00      	nop
    }

    if (pclk != 0U)
 80036dc:	69bb      	ldr	r3, [r7, #24]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d018      	beq.n	8003714 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	085a      	lsrs	r2, r3, #1
 80036e8:	69bb      	ldr	r3, [r7, #24]
 80036ea:	441a      	add	r2, r3
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80036f4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	2b0f      	cmp	r3, #15
 80036fa:	d909      	bls.n	8003710 <UART_SetConfig+0x388>
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003702:	d205      	bcs.n	8003710 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	b29a      	uxth	r2, r3
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	60da      	str	r2, [r3, #12]
 800370e:	e001      	b.n	8003714 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2200      	movs	r2, #0
 8003718:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2200      	movs	r2, #0
 800371e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003720:	7fbb      	ldrb	r3, [r7, #30]
}
 8003722:	4618      	mov	r0, r3
 8003724:	3720      	adds	r7, #32
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}
 800372a:	bf00      	nop
 800372c:	007a1200 	.word	0x007a1200

08003730 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003730:	b480      	push	{r7}
 8003732:	b083      	sub	sp, #12
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800373c:	f003 0301 	and.w	r3, r3, #1
 8003740:	2b00      	cmp	r3, #0
 8003742:	d00a      	beq.n	800375a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	430a      	orrs	r2, r1
 8003758:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800375e:	f003 0302 	and.w	r3, r3, #2
 8003762:	2b00      	cmp	r3, #0
 8003764:	d00a      	beq.n	800377c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	430a      	orrs	r2, r1
 800377a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003780:	f003 0304 	and.w	r3, r3, #4
 8003784:	2b00      	cmp	r3, #0
 8003786:	d00a      	beq.n	800379e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	430a      	orrs	r2, r1
 800379c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037a2:	f003 0308 	and.w	r3, r3, #8
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d00a      	beq.n	80037c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	430a      	orrs	r2, r1
 80037be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037c4:	f003 0310 	and.w	r3, r3, #16
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d00a      	beq.n	80037e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	430a      	orrs	r2, r1
 80037e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e6:	f003 0320 	and.w	r3, r3, #32
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d00a      	beq.n	8003804 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	689b      	ldr	r3, [r3, #8]
 80037f4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	430a      	orrs	r2, r1
 8003802:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003808:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800380c:	2b00      	cmp	r3, #0
 800380e:	d01a      	beq.n	8003846 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	430a      	orrs	r2, r1
 8003824:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800382a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800382e:	d10a      	bne.n	8003846 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	430a      	orrs	r2, r1
 8003844:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800384a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800384e:	2b00      	cmp	r3, #0
 8003850:	d00a      	beq.n	8003868 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	430a      	orrs	r2, r1
 8003866:	605a      	str	r2, [r3, #4]
  }
}
 8003868:	bf00      	nop
 800386a:	370c      	adds	r7, #12
 800386c:	46bd      	mov	sp, r7
 800386e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003872:	4770      	bx	lr

08003874 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b098      	sub	sp, #96	; 0x60
 8003878:	af02      	add	r7, sp, #8
 800387a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2200      	movs	r2, #0
 8003880:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003884:	f7fc ffc4 	bl	8000810 <HAL_GetTick>
 8003888:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f003 0308 	and.w	r3, r3, #8
 8003894:	2b08      	cmp	r3, #8
 8003896:	d12e      	bne.n	80038f6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003898:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800389c:	9300      	str	r3, [sp, #0]
 800389e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80038a0:	2200      	movs	r2, #0
 80038a2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	f000 f88c 	bl	80039c4 <UART_WaitOnFlagUntilTimeout>
 80038ac:	4603      	mov	r3, r0
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d021      	beq.n	80038f6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038ba:	e853 3f00 	ldrex	r3, [r3]
 80038be:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80038c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80038c6:	653b      	str	r3, [r7, #80]	; 0x50
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	461a      	mov	r2, r3
 80038ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80038d0:	647b      	str	r3, [r7, #68]	; 0x44
 80038d2:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038d4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80038d6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80038d8:	e841 2300 	strex	r3, r2, [r1]
 80038dc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80038de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d1e6      	bne.n	80038b2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2220      	movs	r2, #32
 80038e8:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2200      	movs	r2, #0
 80038ee:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80038f2:	2303      	movs	r3, #3
 80038f4:	e062      	b.n	80039bc <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f003 0304 	and.w	r3, r3, #4
 8003900:	2b04      	cmp	r3, #4
 8003902:	d149      	bne.n	8003998 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003904:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003908:	9300      	str	r3, [sp, #0]
 800390a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800390c:	2200      	movs	r2, #0
 800390e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f000 f856 	bl	80039c4 <UART_WaitOnFlagUntilTimeout>
 8003918:	4603      	mov	r3, r0
 800391a:	2b00      	cmp	r3, #0
 800391c:	d03c      	beq.n	8003998 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003926:	e853 3f00 	ldrex	r3, [r3]
 800392a:	623b      	str	r3, [r7, #32]
   return(result);
 800392c:	6a3b      	ldr	r3, [r7, #32]
 800392e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003932:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	461a      	mov	r2, r3
 800393a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800393c:	633b      	str	r3, [r7, #48]	; 0x30
 800393e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003940:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003942:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003944:	e841 2300 	strex	r3, r2, [r1]
 8003948:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800394a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800394c:	2b00      	cmp	r3, #0
 800394e:	d1e6      	bne.n	800391e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	3308      	adds	r3, #8
 8003956:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003958:	693b      	ldr	r3, [r7, #16]
 800395a:	e853 3f00 	ldrex	r3, [r3]
 800395e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	f023 0301 	bic.w	r3, r3, #1
 8003966:	64bb      	str	r3, [r7, #72]	; 0x48
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	3308      	adds	r3, #8
 800396e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003970:	61fa      	str	r2, [r7, #28]
 8003972:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003974:	69b9      	ldr	r1, [r7, #24]
 8003976:	69fa      	ldr	r2, [r7, #28]
 8003978:	e841 2300 	strex	r3, r2, [r1]
 800397c:	617b      	str	r3, [r7, #20]
   return(result);
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d1e5      	bne.n	8003950 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2220      	movs	r2, #32
 8003988:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2200      	movs	r2, #0
 8003990:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003994:	2303      	movs	r3, #3
 8003996:	e011      	b.n	80039bc <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2220      	movs	r2, #32
 800399c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2220      	movs	r2, #32
 80039a2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2200      	movs	r2, #0
 80039aa:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2200      	movs	r2, #0
 80039b0:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2200      	movs	r2, #0
 80039b6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80039ba:	2300      	movs	r3, #0
}
 80039bc:	4618      	mov	r0, r3
 80039be:	3758      	adds	r7, #88	; 0x58
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bd80      	pop	{r7, pc}

080039c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b084      	sub	sp, #16
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	60f8      	str	r0, [r7, #12]
 80039cc:	60b9      	str	r1, [r7, #8]
 80039ce:	603b      	str	r3, [r7, #0]
 80039d0:	4613      	mov	r3, r2
 80039d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039d4:	e049      	b.n	8003a6a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039d6:	69bb      	ldr	r3, [r7, #24]
 80039d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039dc:	d045      	beq.n	8003a6a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039de:	f7fc ff17 	bl	8000810 <HAL_GetTick>
 80039e2:	4602      	mov	r2, r0
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	1ad3      	subs	r3, r2, r3
 80039e8:	69ba      	ldr	r2, [r7, #24]
 80039ea:	429a      	cmp	r2, r3
 80039ec:	d302      	bcc.n	80039f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80039ee:	69bb      	ldr	r3, [r7, #24]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d101      	bne.n	80039f8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80039f4:	2303      	movs	r3, #3
 80039f6:	e048      	b.n	8003a8a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f003 0304 	and.w	r3, r3, #4
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d031      	beq.n	8003a6a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	69db      	ldr	r3, [r3, #28]
 8003a0c:	f003 0308 	and.w	r3, r3, #8
 8003a10:	2b08      	cmp	r3, #8
 8003a12:	d110      	bne.n	8003a36 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	2208      	movs	r2, #8
 8003a1a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8003a1c:	68f8      	ldr	r0, [r7, #12]
 8003a1e:	f000 f838 	bl	8003a92 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	2208      	movs	r2, #8
 8003a26:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	e029      	b.n	8003a8a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	69db      	ldr	r3, [r3, #28]
 8003a3c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a40:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a44:	d111      	bne.n	8003a6a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003a4e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003a50:	68f8      	ldr	r0, [r7, #12]
 8003a52:	f000 f81e 	bl	8003a92 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	2220      	movs	r2, #32
 8003a5a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2200      	movs	r2, #0
 8003a62:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8003a66:	2303      	movs	r3, #3
 8003a68:	e00f      	b.n	8003a8a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	69da      	ldr	r2, [r3, #28]
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	4013      	ands	r3, r2
 8003a74:	68ba      	ldr	r2, [r7, #8]
 8003a76:	429a      	cmp	r2, r3
 8003a78:	bf0c      	ite	eq
 8003a7a:	2301      	moveq	r3, #1
 8003a7c:	2300      	movne	r3, #0
 8003a7e:	b2db      	uxtb	r3, r3
 8003a80:	461a      	mov	r2, r3
 8003a82:	79fb      	ldrb	r3, [r7, #7]
 8003a84:	429a      	cmp	r2, r3
 8003a86:	d0a6      	beq.n	80039d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003a88:	2300      	movs	r3, #0
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	3710      	adds	r7, #16
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}

08003a92 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003a92:	b480      	push	{r7}
 8003a94:	b095      	sub	sp, #84	; 0x54
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aa0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003aa2:	e853 3f00 	ldrex	r3, [r3]
 8003aa6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003aa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003aaa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003aae:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	461a      	mov	r2, r3
 8003ab6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ab8:	643b      	str	r3, [r7, #64]	; 0x40
 8003aba:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003abc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003abe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003ac0:	e841 2300 	strex	r3, r2, [r1]
 8003ac4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003ac6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d1e6      	bne.n	8003a9a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	3308      	adds	r3, #8
 8003ad2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ad4:	6a3b      	ldr	r3, [r7, #32]
 8003ad6:	e853 3f00 	ldrex	r3, [r3]
 8003ada:	61fb      	str	r3, [r7, #28]
   return(result);
 8003adc:	69fb      	ldr	r3, [r7, #28]
 8003ade:	f023 0301 	bic.w	r3, r3, #1
 8003ae2:	64bb      	str	r3, [r7, #72]	; 0x48
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	3308      	adds	r3, #8
 8003aea:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003aec:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003aee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003af0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003af2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003af4:	e841 2300 	strex	r3, r2, [r1]
 8003af8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d1e5      	bne.n	8003acc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d118      	bne.n	8003b3a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	e853 3f00 	ldrex	r3, [r3]
 8003b14:	60bb      	str	r3, [r7, #8]
   return(result);
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	f023 0310 	bic.w	r3, r3, #16
 8003b1c:	647b      	str	r3, [r7, #68]	; 0x44
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	461a      	mov	r2, r3
 8003b24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003b26:	61bb      	str	r3, [r7, #24]
 8003b28:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b2a:	6979      	ldr	r1, [r7, #20]
 8003b2c:	69ba      	ldr	r2, [r7, #24]
 8003b2e:	e841 2300 	strex	r3, r2, [r1]
 8003b32:	613b      	str	r3, [r7, #16]
   return(result);
 8003b34:	693b      	ldr	r3, [r7, #16]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d1e6      	bne.n	8003b08 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2220      	movs	r2, #32
 8003b3e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2200      	movs	r2, #0
 8003b46:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	669a      	str	r2, [r3, #104]	; 0x68
}
 8003b4e:	bf00      	nop
 8003b50:	3754      	adds	r7, #84	; 0x54
 8003b52:	46bd      	mov	sp, r7
 8003b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b58:	4770      	bx	lr

08003b5a <memset>:
 8003b5a:	4402      	add	r2, r0
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d100      	bne.n	8003b64 <memset+0xa>
 8003b62:	4770      	bx	lr
 8003b64:	f803 1b01 	strb.w	r1, [r3], #1
 8003b68:	e7f9      	b.n	8003b5e <memset+0x4>
	...

08003b6c <__libc_init_array>:
 8003b6c:	b570      	push	{r4, r5, r6, lr}
 8003b6e:	4d0d      	ldr	r5, [pc, #52]	; (8003ba4 <__libc_init_array+0x38>)
 8003b70:	4c0d      	ldr	r4, [pc, #52]	; (8003ba8 <__libc_init_array+0x3c>)
 8003b72:	1b64      	subs	r4, r4, r5
 8003b74:	10a4      	asrs	r4, r4, #2
 8003b76:	2600      	movs	r6, #0
 8003b78:	42a6      	cmp	r6, r4
 8003b7a:	d109      	bne.n	8003b90 <__libc_init_array+0x24>
 8003b7c:	4d0b      	ldr	r5, [pc, #44]	; (8003bac <__libc_init_array+0x40>)
 8003b7e:	4c0c      	ldr	r4, [pc, #48]	; (8003bb0 <__libc_init_array+0x44>)
 8003b80:	f000 f818 	bl	8003bb4 <_init>
 8003b84:	1b64      	subs	r4, r4, r5
 8003b86:	10a4      	asrs	r4, r4, #2
 8003b88:	2600      	movs	r6, #0
 8003b8a:	42a6      	cmp	r6, r4
 8003b8c:	d105      	bne.n	8003b9a <__libc_init_array+0x2e>
 8003b8e:	bd70      	pop	{r4, r5, r6, pc}
 8003b90:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b94:	4798      	blx	r3
 8003b96:	3601      	adds	r6, #1
 8003b98:	e7ee      	b.n	8003b78 <__libc_init_array+0xc>
 8003b9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b9e:	4798      	blx	r3
 8003ba0:	3601      	adds	r6, #1
 8003ba2:	e7f2      	b.n	8003b8a <__libc_init_array+0x1e>
 8003ba4:	08003c04 	.word	0x08003c04
 8003ba8:	08003c04 	.word	0x08003c04
 8003bac:	08003c04 	.word	0x08003c04
 8003bb0:	08003c08 	.word	0x08003c08

08003bb4 <_init>:
 8003bb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bb6:	bf00      	nop
 8003bb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bba:	bc08      	pop	{r3}
 8003bbc:	469e      	mov	lr, r3
 8003bbe:	4770      	bx	lr

08003bc0 <_fini>:
 8003bc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bc2:	bf00      	nop
 8003bc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bc6:	bc08      	pop	{r3}
 8003bc8:	469e      	mov	lr, r3
 8003bca:	4770      	bx	lr
