Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jul 14 21:03:24 2024
| Host         : asanka-Nitro-AN515-52 running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file motor_controller_timing_summary_routed.rpt -pb motor_controller_timing_summary_routed.pb -rpx motor_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : motor_controller
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.037        0.000                      0                   40        0.245        0.000                      0                   40        3.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.037        0.000                      0                   40        0.245        0.000                      0                   40        3.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.037ns  (required time - arrival time)
  Source:                 module1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.766ns (22.663%)  route 2.614ns (77.337%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.754     5.388    module1/int_clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  module1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.906 f  module1/counter_reg[8]/Q
                         net (fo=2, routed)           1.138     7.044    module1/counter[8]
    SLICE_X43Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.168 r  module1/counter[19]_i_3/O
                         net (fo=3, routed)           0.825     7.994    module1/counter[19]_i_3_n_0
    SLICE_X43Y39         LUT5 (Prop_lut5_I1_O)        0.124     8.118 r  module1/counter[19]_i_1/O
                         net (fo=19, routed)          0.651     8.768    module1/drive_clk
    SLICE_X42Y39         FDRE                                         r  module1/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  int_clk (IN)
                         net (fo=0)                   0.000     8.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.577    12.935    module1/int_clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  module1/counter_reg[10]/C
                         clock pessimism              0.429    13.364    
                         clock uncertainty           -0.035    13.329    
    SLICE_X42Y39         FDRE (Setup_fdre_C_R)       -0.524    12.805    module1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         12.805    
                         arrival time                          -8.768    
  -------------------------------------------------------------------
                         slack                                  4.037    

Slack (MET) :             4.037ns  (required time - arrival time)
  Source:                 module1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.766ns (22.663%)  route 2.614ns (77.337%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.754     5.388    module1/int_clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  module1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.906 f  module1/counter_reg[8]/Q
                         net (fo=2, routed)           1.138     7.044    module1/counter[8]
    SLICE_X43Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.168 r  module1/counter[19]_i_3/O
                         net (fo=3, routed)           0.825     7.994    module1/counter[19]_i_3_n_0
    SLICE_X43Y39         LUT5 (Prop_lut5_I1_O)        0.124     8.118 r  module1/counter[19]_i_1/O
                         net (fo=19, routed)          0.651     8.768    module1/drive_clk
    SLICE_X42Y39         FDRE                                         r  module1/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  int_clk (IN)
                         net (fo=0)                   0.000     8.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.577    12.935    module1/int_clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  module1/counter_reg[11]/C
                         clock pessimism              0.429    13.364    
                         clock uncertainty           -0.035    13.329    
    SLICE_X42Y39         FDRE (Setup_fdre_C_R)       -0.524    12.805    module1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         12.805    
                         arrival time                          -8.768    
  -------------------------------------------------------------------
                         slack                                  4.037    

Slack (MET) :             4.037ns  (required time - arrival time)
  Source:                 module1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.766ns (22.663%)  route 2.614ns (77.337%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.754     5.388    module1/int_clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  module1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.906 f  module1/counter_reg[8]/Q
                         net (fo=2, routed)           1.138     7.044    module1/counter[8]
    SLICE_X43Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.168 r  module1/counter[19]_i_3/O
                         net (fo=3, routed)           0.825     7.994    module1/counter[19]_i_3_n_0
    SLICE_X43Y39         LUT5 (Prop_lut5_I1_O)        0.124     8.118 r  module1/counter[19]_i_1/O
                         net (fo=19, routed)          0.651     8.768    module1/drive_clk
    SLICE_X42Y39         FDRE                                         r  module1/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  int_clk (IN)
                         net (fo=0)                   0.000     8.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.577    12.935    module1/int_clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  module1/counter_reg[12]/C
                         clock pessimism              0.429    13.364    
                         clock uncertainty           -0.035    13.329    
    SLICE_X42Y39         FDRE (Setup_fdre_C_R)       -0.524    12.805    module1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         12.805    
                         arrival time                          -8.768    
  -------------------------------------------------------------------
                         slack                                  4.037    

Slack (MET) :             4.037ns  (required time - arrival time)
  Source:                 module1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.766ns (22.663%)  route 2.614ns (77.337%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.754     5.388    module1/int_clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  module1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.906 f  module1/counter_reg[8]/Q
                         net (fo=2, routed)           1.138     7.044    module1/counter[8]
    SLICE_X43Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.168 r  module1/counter[19]_i_3/O
                         net (fo=3, routed)           0.825     7.994    module1/counter[19]_i_3_n_0
    SLICE_X43Y39         LUT5 (Prop_lut5_I1_O)        0.124     8.118 r  module1/counter[19]_i_1/O
                         net (fo=19, routed)          0.651     8.768    module1/drive_clk
    SLICE_X42Y39         FDRE                                         r  module1/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  int_clk (IN)
                         net (fo=0)                   0.000     8.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.577    12.935    module1/int_clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  module1/counter_reg[9]/C
                         clock pessimism              0.429    13.364    
                         clock uncertainty           -0.035    13.329    
    SLICE_X42Y39         FDRE (Setup_fdre_C_R)       -0.524    12.805    module1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         12.805    
                         arrival time                          -8.768    
  -------------------------------------------------------------------
                         slack                                  4.037    

Slack (MET) :             4.124ns  (required time - arrival time)
  Source:                 module1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 0.766ns (23.282%)  route 2.524ns (76.718%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 12.933 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.754     5.388    module1/int_clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  module1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.906 f  module1/counter_reg[8]/Q
                         net (fo=2, routed)           1.138     7.044    module1/counter[8]
    SLICE_X43Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.168 r  module1/counter[19]_i_3/O
                         net (fo=3, routed)           0.825     7.994    module1/counter[19]_i_3_n_0
    SLICE_X43Y39         LUT5 (Prop_lut5_I1_O)        0.124     8.118 r  module1/counter[19]_i_1/O
                         net (fo=19, routed)          0.561     8.678    module1/drive_clk
    SLICE_X42Y37         FDRE                                         r  module1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  int_clk (IN)
                         net (fo=0)                   0.000     8.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.575    12.933    module1/int_clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  module1/counter_reg[1]/C
                         clock pessimism              0.429    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X42Y37         FDRE (Setup_fdre_C_R)       -0.524    12.803    module1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.803    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                  4.124    

Slack (MET) :             4.124ns  (required time - arrival time)
  Source:                 module1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 0.766ns (23.282%)  route 2.524ns (76.718%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 12.933 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.754     5.388    module1/int_clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  module1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.906 f  module1/counter_reg[8]/Q
                         net (fo=2, routed)           1.138     7.044    module1/counter[8]
    SLICE_X43Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.168 r  module1/counter[19]_i_3/O
                         net (fo=3, routed)           0.825     7.994    module1/counter[19]_i_3_n_0
    SLICE_X43Y39         LUT5 (Prop_lut5_I1_O)        0.124     8.118 r  module1/counter[19]_i_1/O
                         net (fo=19, routed)          0.561     8.678    module1/drive_clk
    SLICE_X42Y37         FDRE                                         r  module1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  int_clk (IN)
                         net (fo=0)                   0.000     8.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.575    12.933    module1/int_clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  module1/counter_reg[2]/C
                         clock pessimism              0.429    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X42Y37         FDRE (Setup_fdre_C_R)       -0.524    12.803    module1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.803    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                  4.124    

Slack (MET) :             4.124ns  (required time - arrival time)
  Source:                 module1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 0.766ns (23.282%)  route 2.524ns (76.718%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 12.933 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.754     5.388    module1/int_clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  module1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.906 f  module1/counter_reg[8]/Q
                         net (fo=2, routed)           1.138     7.044    module1/counter[8]
    SLICE_X43Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.168 r  module1/counter[19]_i_3/O
                         net (fo=3, routed)           0.825     7.994    module1/counter[19]_i_3_n_0
    SLICE_X43Y39         LUT5 (Prop_lut5_I1_O)        0.124     8.118 r  module1/counter[19]_i_1/O
                         net (fo=19, routed)          0.561     8.678    module1/drive_clk
    SLICE_X42Y37         FDRE                                         r  module1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  int_clk (IN)
                         net (fo=0)                   0.000     8.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.575    12.933    module1/int_clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  module1/counter_reg[3]/C
                         clock pessimism              0.429    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X42Y37         FDRE (Setup_fdre_C_R)       -0.524    12.803    module1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.803    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                  4.124    

Slack (MET) :             4.124ns  (required time - arrival time)
  Source:                 module1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 0.766ns (23.282%)  route 2.524ns (76.718%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 12.933 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.754     5.388    module1/int_clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  module1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.906 f  module1/counter_reg[8]/Q
                         net (fo=2, routed)           1.138     7.044    module1/counter[8]
    SLICE_X43Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.168 r  module1/counter[19]_i_3/O
                         net (fo=3, routed)           0.825     7.994    module1/counter[19]_i_3_n_0
    SLICE_X43Y39         LUT5 (Prop_lut5_I1_O)        0.124     8.118 r  module1/counter[19]_i_1/O
                         net (fo=19, routed)          0.561     8.678    module1/drive_clk
    SLICE_X42Y37         FDRE                                         r  module1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  int_clk (IN)
                         net (fo=0)                   0.000     8.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.575    12.933    module1/int_clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  module1/counter_reg[4]/C
                         clock pessimism              0.429    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X42Y37         FDRE (Setup_fdre_C_R)       -0.524    12.803    module1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.803    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                  4.124    

Slack (MET) :             4.188ns  (required time - arrival time)
  Source:                 module1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 0.766ns (23.716%)  route 2.464ns (76.284%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.754     5.388    module1/int_clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  module1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.906 f  module1/counter_reg[8]/Q
                         net (fo=2, routed)           1.138     7.044    module1/counter[8]
    SLICE_X43Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.168 r  module1/counter[19]_i_3/O
                         net (fo=3, routed)           0.825     7.994    module1/counter[19]_i_3_n_0
    SLICE_X43Y39         LUT5 (Prop_lut5_I1_O)        0.124     8.118 r  module1/counter[19]_i_1/O
                         net (fo=19, routed)          0.500     8.618    module1/drive_clk
    SLICE_X42Y41         FDRE                                         r  module1/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  int_clk (IN)
                         net (fo=0)                   0.000     8.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.578    12.936    module1/int_clk_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  module1/counter_reg[17]/C
                         clock pessimism              0.429    13.365    
                         clock uncertainty           -0.035    13.330    
    SLICE_X42Y41         FDRE (Setup_fdre_C_R)       -0.524    12.806    module1/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         12.806    
                         arrival time                          -8.618    
  -------------------------------------------------------------------
                         slack                                  4.188    

Slack (MET) :             4.188ns  (required time - arrival time)
  Source:                 module1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 0.766ns (23.716%)  route 2.464ns (76.284%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.754     5.388    module1/int_clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  module1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.906 f  module1/counter_reg[8]/Q
                         net (fo=2, routed)           1.138     7.044    module1/counter[8]
    SLICE_X43Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.168 r  module1/counter[19]_i_3/O
                         net (fo=3, routed)           0.825     7.994    module1/counter[19]_i_3_n_0
    SLICE_X43Y39         LUT5 (Prop_lut5_I1_O)        0.124     8.118 r  module1/counter[19]_i_1/O
                         net (fo=19, routed)          0.500     8.618    module1/drive_clk
    SLICE_X42Y41         FDRE                                         r  module1/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  int_clk (IN)
                         net (fo=0)                   0.000     8.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.578    12.936    module1/int_clk_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  module1/counter_reg[18]/C
                         clock pessimism              0.429    13.365    
                         clock uncertainty           -0.035    13.330    
    SLICE_X42Y41         FDRE (Setup_fdre_C_R)       -0.524    12.806    module1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         12.806    
                         arrival time                          -8.618    
  -------------------------------------------------------------------
                         slack                                  4.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 module1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.591     1.469    module1/int_clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  module1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  module1/counter_reg[0]/Q
                         net (fo=3, routed)           0.167     1.777    module1/counter[0]
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.042     1.819 r  module1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.819    module1/counter[0]_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  module1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.859     1.984    module1/int_clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  module1/counter_reg[0]/C
                         clock pessimism             -0.515     1.469    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.105     1.574    module1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 module1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.592     1.470    module1/int_clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  module1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  module1/counter_reg[11]/Q
                         net (fo=2, routed)           0.126     1.760    module1/counter[11]
    SLICE_X42Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  module1/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.870    module1/data0[11]
    SLICE_X42Y39         FDRE                                         r  module1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.861     1.986    module1/int_clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  module1/counter_reg[11]/C
                         clock pessimism             -0.516     1.470    
    SLICE_X42Y39         FDRE (Hold_fdre_C_D)         0.134     1.604    module1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 module1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.592     1.470    module1/int_clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  module1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  module1/counter_reg[7]/Q
                         net (fo=2, routed)           0.126     1.760    module1/counter[7]
    SLICE_X42Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  module1/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.870    module1/data0[7]
    SLICE_X42Y38         FDRE                                         r  module1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.861     1.986    module1/int_clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  module1/counter_reg[7]/C
                         clock pessimism             -0.516     1.470    
    SLICE_X42Y38         FDRE (Hold_fdre_C_D)         0.134     1.604    module1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 module1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.591     1.469    module1/int_clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  module1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  module1/counter_reg[3]/Q
                         net (fo=2, routed)           0.127     1.759    module1/counter[3]
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  module1/counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.869    module1/data0[3]
    SLICE_X42Y37         FDRE                                         r  module1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.859     1.984    module1/int_clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  module1/counter_reg[3]/C
                         clock pessimism             -0.515     1.469    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.134     1.603    module1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 module1/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.593     1.471    module1/int_clk_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  module1/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  module1/counter_reg[15]/Q
                         net (fo=2, routed)           0.127     1.762    module1/counter[15]
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  module1/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.872    module1/data0[15]
    SLICE_X42Y40         FDRE                                         r  module1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.862     1.987    module1/int_clk_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  module1/counter_reg[15]/C
                         clock pessimism             -0.516     1.471    
    SLICE_X42Y40         FDRE (Hold_fdre_C_D)         0.134     1.605    module1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 module1/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.593     1.471    module1/int_clk_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  module1/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  module1/counter_reg[19]/Q
                         net (fo=2, routed)           0.127     1.762    module1/counter[19]
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  module1/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.872    module1/data0[19]
    SLICE_X42Y41         FDRE                                         r  module1/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.862     1.987    module1/int_clk_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  module1/counter_reg[19]/C
                         clock pessimism             -0.516     1.471    
    SLICE_X42Y41         FDRE (Hold_fdre_C_D)         0.134     1.605    module1/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 module1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.299ns (70.143%)  route 0.127ns (29.857%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.591     1.469    module1/int_clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  module1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  module1/counter_reg[0]/Q
                         net (fo=3, routed)           0.127     1.737    module1/counter[0]
    SLICE_X42Y37         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.895 r  module1/counter0_carry/O[0]
                         net (fo=1, routed)           0.000     1.895    module1/data0[1]
    SLICE_X42Y37         FDRE                                         r  module1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.859     1.984    module1/int_clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  module1/counter_reg[1]/C
                         clock pessimism             -0.502     1.482    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.134     1.616    module1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 module1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.592     1.470    module1/int_clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  module1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  module1/counter_reg[11]/Q
                         net (fo=2, routed)           0.126     1.760    module1/counter[11]
    SLICE_X42Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.906 r  module1/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.906    module1/data0[12]
    SLICE_X42Y39         FDRE                                         r  module1/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.861     1.986    module1/int_clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  module1/counter_reg[12]/C
                         clock pessimism             -0.516     1.470    
    SLICE_X42Y39         FDRE (Hold_fdre_C_D)         0.134     1.604    module1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 module1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.592     1.470    module1/int_clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  module1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  module1/counter_reg[7]/Q
                         net (fo=2, routed)           0.126     1.760    module1/counter[7]
    SLICE_X42Y38         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.906 r  module1/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.906    module1/data0[8]
    SLICE_X42Y38         FDRE                                         r  module1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.861     1.986    module1/int_clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  module1/counter_reg[8]/C
                         clock pessimism             -0.516     1.470    
    SLICE_X42Y38         FDRE (Hold_fdre_C_D)         0.134     1.604    module1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 module1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.591     1.469    module1/int_clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  module1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  module1/counter_reg[3]/Q
                         net (fo=2, routed)           0.127     1.759    module1/counter[3]
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.905 r  module1/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.905    module1/data0[4]
    SLICE_X42Y37         FDRE                                         r  module1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.859     1.984    module1/int_clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  module1/counter_reg[4]/C
                         clock pessimism             -0.515     1.469    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.134     1.603    module1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { int_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  int_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y37    module1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y39    module1/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y39    module1/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y39    module1/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y39    module1/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y40    module1/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y40    module1/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y40    module1/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y41    module1/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y37    module1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y37    module1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y39    module1/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y39    module1/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y39    module1/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y39    module1/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y39    module1/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y39    module1/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y39    module1/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y39    module1/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y37    module1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y37    module1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y39    module1/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y39    module1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y39    module1/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y39    module1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y39    module1/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y39    module1/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y39    module1/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y39    module1/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 module1/drive_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            drive_step
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.698ns  (logic 4.019ns (70.537%)  route 1.679ns (29.463%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.755     5.389    module1/int_clk_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  module1/drive_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     5.845 r  module1/drive_clk_reg/Q
                         net (fo=2, routed)           1.679     7.524    drive_step_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.563    11.087 r  drive_step_OBUF_inst/O
                         net (fo=0)                   0.000    11.087    drive_step
    T14                                                               r  drive_step (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 module1/drive_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            drive_step
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.753ns  (logic 1.405ns (80.153%)  route 0.348ns (19.847%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.592     1.470    module1/int_clk_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  module1/drive_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  module1/drive_clk_reg/Q
                         net (fo=2, routed)           0.348     1.959    drive_step_OBUF
    T14                  OBUF (Prop_obuf_I_O)         1.264     3.223 r  drive_step_OBUF_inst/O
                         net (fo=0)                   0.000     3.223    drive_step
    T14                                                               r  drive_step (OUT)
  -------------------------------------------------------------------    -------------------





