v 20211219 2
C 41900 44500 1 0 0 vdc-1.sym
{
T 42600 45000 21 10 1 1 0 0 1
refdes=V1
T 42600 45350 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 42500 44800 5 10 1 0 0 0 1
value=DC 1V
T 42500 44600 1 10 0 0 0 0 1
footprint=HEADER2_1.fp
}
C 42100 43300 1 0 0 gnd-1.sym
C 45000 45300 1 90 0 resistor-1.sym
{
T 44600 45600 5 10 0 0 90 0 1
device=RESISTOR
T 45100 45800 17 10 1 1 180 8 1
refdes=R1
T 45100 45600 5 10 1 1 180 8 1
value=500
T 45100 45400 1 10 0 1 180 8 1
footprint=ACY500.fp
T 44300 45500 5 10 0 0 90 0 1
symversion=0.1
}
C 45000 44000 1 90 0 resistor-1.sym
{
T 44600 44300 5 10 0 0 90 0 1
device=RESISTOR
T 45100 44500 17 10 1 1 180 8 1
refdes=R2
T 45100 44300 5 10 1 1 180 8 1
value=500
T 45100 44100 1 10 0 1 180 8 1
footprint=ACY500.fp
T 44300 44200 5 10 0 0 90 0 1
symversion=0.1
}
N 44900 44900 44900 45300 4
{
T 44950 45100 12 10 1 1 0 1 1
sim_v=?
T 44850 45100 6 10 1 1 0 7 1
netname=mid
}
N 42200 45700 42200 46500 4
N 42200 46500 44900 46500 4
{
T 43350 46450 12 10 1 1 0 5 1
sim_v=?
T 43350 46550 6 10 1 1 0 3 1
netname=vcc
}
N 44900 46500 44900 46200 4
N 42200 44500 42200 43600 4
N 44900 44000 44900 43800 4
N 44900 43800 42200 43800 4
C 45900 46300 1 0 0 simcmd_op_on_dmn.sym
{
T 46000 46550 5 3 0 0 0 0 1
device=SIMCMD_OP_DMN
T 46700 46900 5 3 0 0 0 0 1
symversion=1.0
}
