#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001829abd2ce0 .scope module, "clk_gen" "clk_gen" 2 2;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "clk";
v000001829abd2e70_0 .var "c", 7 0;
v000001829abd2f10_0 .net "clk", 0 0, L_000001829abd2fb0;  1 drivers
L_000001829abd2fb0 .part v000001829abd2e70_0, 0, 1;
    .scope S_000001829abd2ce0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001829abd2e70_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001829abd2e70_0, 0, 8;
T_0.0 ;
    %load/vec4 v000001829abd2e70_0;
    %cmpi/u 127, 0, 8;
    %jmp/0xz T_0.1, 5;
    %delay 5, 0;
    %load/vec4 v000001829abd2e70_0;
    %addi 1, 0, 8;
    %store/vec4 v000001829abd2e70_0, 0, 8;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "clk_generator.v";
