
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s
CPU 0 runs traces/SPEC2017/628.pop2_s-17B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
L1D has LRU replacement policy
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000003 cycles: 3002150 heartbeat IPC: 3.33095 cumulative IPC: 3.33095 (Simulation time: 0 hr 11 min 4 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 3002150 (Simulation time: 0 hr 11 min 5 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 16699216 heartbeat IPC: 0.730083 cumulative IPC: 0.730083 (Simulation time: 0 hr 28 min 22 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 30364037 heartbeat IPC: 0.731806 cumulative IPC: 0.730944 (Simulation time: 0 hr 45 min 24 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 44064211 heartbeat IPC: 0.729918 cumulative IPC: 0.730601 (Simulation time: 1 hr 2 min 22 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 57516401 heartbeat IPC: 0.743373 cumulative IPC: 0.733753 (Simulation time: 1 hr 19 min 15 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 70893483 heartbeat IPC: 0.747547 cumulative IPC: 0.736471 (Simulation time: 1 hr 35 min 50 sec) 
Finished CPU 0 instructions: 50000001 cycles: 67891334 cumulative IPC: 0.736471 (Simulation time: 1 hr 35 min 50 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.736471 instructions: 50000001 cycles: 67891334
ITLB TOTAL     ACCESS:    7926696  HIT:    7924217  MISS:       2479  HIT %:    99.9687  MISS %:  0.0312741   MPKI: 0.04958
ITLB LOAD TRANSLATION ACCESS:    7926696  HIT:    7924217  MISS:       2479  HIT %:    99.9687  MISS %:  0.0312741   MPKI: 0.04958
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 9 cycles
ITLB RQ	ACCESS:    9384621	FORWARD:          0	MERGED:    1457213	TO_CACHE:    7927408

DTLB TOTAL     ACCESS:   10665311  HIT:   10623643  MISS:      41668  HIT %:    99.6093  MISS %:   0.390687   MPKI: 0.83336
DTLB LOAD TRANSLATION ACCESS:   10665311  HIT:   10623643  MISS:      41668  HIT %:    99.6093  MISS %:   0.390687   MPKI: 0.83336
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 21.5816 cycles
DTLB RQ	ACCESS:   11891601	FORWARD:          0	MERGED:    1219860	TO_CACHE:   10671741

STLB TOTAL     ACCESS:      44147  HIT:      41682  MISS:       2465  HIT %:    94.4164  MISS %:    5.58362   MPKI: 0.0493
STLB LOAD TRANSLATION ACCESS:      44147  HIT:      41682  MISS:       2465  HIT %:    94.4164  MISS %:    5.58362   MPKI: 0.0493
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 210.135 cycles
STLB RQ	ACCESS:      44147	FORWARD:          0	MERGED:          0	TO_CACHE:      44147

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   11014876  HIT:   10005585  MISS:    1009291  HIT %:     90.837  MISS %:    9.16298   MPKI: 20.1858
L1D LOAD      ACCESS:    7764220  HIT:    7028245  MISS:     735975  HIT %:    90.5209  MISS %:    9.47906   MPKI: 14.7195
L1D RFO       ACCESS:    3250656  HIT:    2977340  MISS:     273316  HIT %:     91.592  MISS %:    8.40803   MPKI: 5.46632
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 48.8566 cycles
L1D RQ	ACCESS:   11083989	FORWARD:          0	MERGED:    2896477	TO_CACHE:    8127001
L1D WQ	ACCESS:    3798884	FORWARD:      60511	MERGED:      34284	TO_CACHE:    3764600

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 0
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:    9361852  HIT:    9302684  MISS:      59168  HIT %:     99.368  MISS %:   0.632012   MPKI: 1.18336
L1I LOAD      ACCESS:    9361852  HIT:    9302684  MISS:      59168  HIT %:     99.368  MISS %:   0.632012   MPKI: 1.18336
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 42.315 cycles
L1I RQ	ACCESS:   14151394	FORWARD:          0	MERGED:    4766773	TO_CACHE:    9384621

BTB TOTAL     ACCESS:    5449078  HIT:    5427268  MISS:      21810  HIT %:    99.5997  MISS %:   0.400251   MPKI: 0.4362
BTB BRANCH_DIRECT_JUMP	ACCESS:     113010  HIT:     112818  MISS:        192
BTB BRANCH_INDIRECT	ACCESS:       3160  HIT:       2838  MISS:        322
BTB BRANCH_CONDITIONAL	ACCESS:    4936780  HIT:    4935359  MISS:       1421
BTB BRANCH_DIRECT_CALL	ACCESS:     198064  HIT:     197224  MISS:        840
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:     198064  HIT:     179029  MISS:      19035
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    1468324  HIT:    1024709  MISS:     443615  HIT %:    69.7877  MISS %:    30.2123   MPKI: 8.8723
L2C LOAD      ACCESS:     795135  HIT:     448559  MISS:     346576  HIT %:    56.4129  MISS %:    43.5871   MPKI: 6.93152
L2C DATA LOAD MPKI: 5.83238
L2C INSTRUCTION LOAD MPKI: 1.09914
L2C RFO       ACCESS:     273315  HIT:     178951  MISS:      94364  HIT %:    65.4743  MISS %:    34.5257   MPKI: 1.88728
L2C WRITEBACK ACCESS:     396541  HIT:     396430  MISS:        111  HIT %:     99.972  MISS %:  0.0279921   MPKI: 0.00222
L2C LOAD TRANSLATION ACCESS:       3333  HIT:        769  MISS:       2564  HIT %:    23.0723  MISS %:    76.9277   MPKI: 0.05128
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L2C TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 80.7508 cycles
L2C RQ	ACCESS:    1071792	FORWARD:          0	MERGED:          0	TO_CACHE:    1071783
L2C WQ	ACCESS:     396541	FORWARD:          9	MERGED:          0	TO_CACHE:     396541

L2C Instructions Evicting Data 48835
L2C Translations Evicting Data 2344
L2C Data Evicting Data 334802
L2C Instructions Evicting Instructions 5819
L2C Translations Evicting Instructions 209
L2C Data Evicting Instructions 48929
L2C Instructions Evicting Translations 303
L2C Translations Evicting Translations 11
L2C Data Evicting Translations 2252
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:       2465  HIT:       2465  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:       2465  HIT:       2465  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:       2465  HIT:       2465  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:       2465  HIT:       2465  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:       2465  HIT:       2465  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:       2465  HIT:       2465  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:       2465  HIT:       1591  MISS:        874  HIT %:    64.5436  MISS %:    35.4564   MPKI: 0.01748
PSCL2 LOAD TRANSLATION ACCESS:       2465  HIT:       1591  MISS:        874  HIT %:    64.5436  MISS %:    35.4564   MPKI: 0.01748
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:     606690  HIT:     455675  MISS:     151015  HIT %:    75.1084  MISS %:    24.8916   MPKI: 3.0203
LLC LOAD      ACCESS:     346576  HIT:     207915  MISS:     138661  HIT %:    59.9912  MISS %:    40.0088   MPKI: 2.77322
LLC RFO       ACCESS:      94364  HIT:      83549  MISS:      10815  HIT %:    88.5391  MISS %:    11.4609   MPKI: 0.2163
LLC WRITEBACK ACCESS:     163186  HIT:     161977  MISS:       1209  HIT %:    99.2591  MISS %:   0.740872   MPKI: 0.02418
LLC LOAD TRANSLATION ACCESS:       2564  HIT:       2234  MISS:        330  HIT %:    87.1295  MISS %:    12.8705   MPKI: 0.0066
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
LLC TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 148.508 cycles
LLC RQ	ACCESS:     443504	FORWARD:          0	MERGED:          0	TO_CACHE:     443504
LLC WQ	ACCESS:     163186	FORWARD:          0	MERGED:          0	TO_CACHE:     163186

LLC Dense regions hint to LLC: 0

RAW hits: 215097
Loads Generated: 11299086
Loads sent to L1D: 11083989
Stores Generated: 3798884
Stores sent to L1D: 3798884
Major fault: 0 Minor fault: 3592
Allocated PAGES: 3592

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      62489  ROW_BUFFER_MISS:      87317
 DBUS_CONGESTED:      47378
 WQ ROW_BUFFER_HIT:      22831  ROW_BUFFER_MISS:      22037  FULL:          0

 AVG_CONGESTED_CYCLE: 12
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 52918370
0banks busy for write cycles: 12390
1banks busy for read cycles: 6292314
1banks busy for write cycles: 2095583
2banks busy for read cycles: 2846406
2banks busy for write cycles: 1005907
3banks busy for read cycles: 642695
3banks busy for write cycles: 546572
4banks busy for read cycles: 587259
4banks busy for write cycles: 301775
5banks busy for read cycles: 67424
5banks busy for write cycles: 175438
6banks busy for read cycles: 5659
6banks busy for write cycles: 101000
7banks busy for read cycles: 190
7banks busy for write cycles: 87832
8banks busy for read cycles: 967
8banks busy for write cycles: 203554

CPU 0 Branch Prediction Accuracy: 96.8434% MPKI: 3.61642 Average ROB Occupancy at Mispredict: 42.9908
Branch types
NOT_BRANCH: 44271665 88.5433%
BRANCH_DIRECT_JUMP: 113010 0.22602%
BRANCH_INDIRECT: 3160 0.00632%
BRANCH_CONDITIONAL: 5216079 10.4322%
BRANCH_DIRECT_CALL: 198064 0.396128%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 198064 0.396128%
BRANCH_OTHER: 0 0%

@sumon_overall_L1D         0         0         0         0         0         0
@Sumon_Early_by_class_L1D         0         0         0         0
@Sumon_Late_by_class_L1D         0         0         0         0

@Sumon_Early_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@sumon_overall_L2C         0         0         0         0         0         0
@Sumon_Early_by_class_L2C         0         0         0         0
@Sumon_Late_by_class_L2C         0         0         0         0

@Sumon_Early_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
DRAM PAGES: 1048576
Allocated PAGES: 3592
