// Seed: 2562252930
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  final id_1 = id_3;
  assign id_3 = 1;
  bit id_5, id_6, id_7;
  always
    if (-1);
    else begin : LABEL_0
      id_5 <= id_5;
    end
  wire id_8, id_9;
  wire id_10, id_11;
endmodule
module module_1;
  id_1 :
  assert property (@(posedge id_1) -1) begin : LABEL_0
    id_2 <= 1;
  end
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
