verilog xil_defaultlib --include "../../../../pr_region.srcs/sources_1/bd/pr_region_2/ipshared/ec67/hdl" \
"../../../bd/pr_region_2/ip/pr_region_2_xbar_0/sim/pr_region_2_xbar_0.v" \
"../../../bd/pr_region_2/ip/pr_region_2_xbar_1/sim/pr_region_2_xbar_1.v" \
"../../../../pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_CTRL_BUS_s_axi.v" \
"../../../../pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_fadd_3bkb.v" \
"../../../../pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_fcmp_3eOg.v" \
"../../../../pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_fmul_3cud.v" \
"../../../../pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mem_m_axi.v" \
"../../../../pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_2ng8j.v" \
"../../../../pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32fYi.v" \
"../../../../pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32hbi.v" \
"../../../../pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_32kbM.v" \
"../../../../pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_64ibs.v" \
"../../../../pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_mul_96jbC.v" \
"../../../../pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer_sitofpdEe.v" \
"../../../../pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/p_hls_fptosi_float_i.v" \
"../../../../pr_region.srcs/sources_1/bd/pr_region_2/ipshared/129c/hdl/verilog/conv_layer.v" \
"../../../../pr_region.srcs/sources_1/bd/pr_region_2/ipshared/2471/hdl/verilog/fc_layer_CTRL_BUS_s_axi.v" \
"../../../../pr_region.srcs/sources_1/bd/pr_region_2/ipshared/2471/hdl/verilog/fc_layer_fadd_32nbkb.v" \
"../../../../pr_region.srcs/sources_1/bd/pr_region_2/ipshared/2471/hdl/verilog/fc_layer_fcmp_32ndEe.v" \
"../../../../pr_region.srcs/sources_1/bd/pr_region_2/ipshared/2471/hdl/verilog/fc_layer_fmul_32ncud.v" \
"../../../../pr_region.srcs/sources_1/bd/pr_region_2/ipshared/2471/hdl/verilog/fc_layer_mem_m_axi.v" \
"../../../../pr_region.srcs/sources_1/bd/pr_region_2/ipshared/2471/hdl/verilog/fc_layer_mul_32s_eOg.v" \
"../../../../pr_region.srcs/sources_1/bd/pr_region_2/ipshared/2471/hdl/verilog/fc_layer.v" \
"../../../bd/pr_region_2/sim/pr_region_2.v" \
"../../../bd/pr_region_2/ip/pr_region_2_s00_regslice_0/sim/pr_region_2_s00_regslice_0.v" \
"../../../bd/pr_region_2/ip/pr_region_2_auto_us_0/sim/pr_region_2_auto_us_0.v" \
"../../../bd/pr_region_2/ip/pr_region_2_auto_rs_0/sim/pr_region_2_auto_rs_0.v" \
"../../../bd/pr_region_2/ip/pr_region_2_auto_rs_w_0/sim/pr_region_2_auto_rs_w_0.v" \
"../../../bd/pr_region_2/ip/pr_region_2_auto_us_1/sim/pr_region_2_auto_us_1.v" \
"../../../bd/pr_region_2/ip/pr_region_2_auto_rs_1/sim/pr_region_2_auto_rs_1.v" \
"../../../bd/pr_region_2/ip/pr_region_2_auto_rs_w_1/sim/pr_region_2_auto_rs_w_1.v" \
"../../../bd/pr_region_2/ip/pr_region_2_m00_regslice_0/sim/pr_region_2_m00_regslice_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
