$date
	Wed Apr 12 17:20:25 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_ADFFE $end
$var wire 2 ! Q [1:0] $end
$var reg 1 " ARST $end
$var reg 2 # D [1:0] $end
$var reg 1 $ EN $end
$var reg 1 % clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
x$
bx #
x"
bx !
$end
#5000
1$
#10000
1%
#20000
0%
#30000
1%
#40000
0%
#45000
b0 #
#50000
b10 !
1"
1%
#55000
0"
#60000
0%
#70000
b0 !
1%
#80000
0%
#90000
1%
#95000
b1 #
#100000
b10 !
1"
0%
#105000
0"
#110000
b1 !
1%
#120000
0%
#130000
1%
#140000
0%
#145000
b10 #
#150000
b10 !
1"
1%
#155000
0"
#160000
0%
#170000
1%
#180000
0%
#190000
1%
#195000
b11 #
#200000
1"
0%
#205000
0"
#210000
b11 !
1%
#220000
0%
#230000
1%
#240000
0%
#250000
0$
1%
#260000
0%
#270000
1%
#280000
0%
#290000
b0 #
1%
#295000
b10 !
1"
#300000
0"
0%
#310000
1%
#320000
0%
#330000
1%
#340000
b1 #
0%
#345000
1"
#350000
0"
1%
#360000
0%
#370000
1%
#380000
0%
#390000
b10 #
1%
#395000
1"
#400000
0"
0%
#410000
1%
#420000
0%
#430000
1%
#440000
b11 #
0%
#445000
1"
#450000
0"
1%
#460000
0%
#470000
1%
#480000
0%
#490000
1%
