triad tripl pattern lithographi awar detail router yen hung bei david yih lang depart comput scienc nation chiao tung univers hsinchu taiwan depart ece univers texa austin austin usa homeryenhung bei dpan ylli abstract tpl friend detail router requir systemat approach detect tpl conflict complex conflict graph imped direct detect tpl conflict work propos token graph embed conflict graph tecg facilit tpl conflict detect maintain high color flexibl develop tpl awar detail router triad appli tecg gridless router tpl stitch generat compar greedi color approach experiment indic triad generat conflict stitch shorter wirelength cost runtim introduct manufactur process node enter nano meter era gap illumin wavelength target process node increas larger semiconductor dustri encount limit manufactur delay generat lithograph ngl extrem ultraviolet euv beam direct write bridg gap doubl pattern lithographi dpl adopt decompos singl layer mask color increas pitch enhanc resolut deploy dpl involv challeng layout decomposit requir assign featur opposit color mask space specif space denot spdp color conflict occur featur space spdp assign mask stitch generat second challeng solv color conflict cost yield loss high sensit stitch overlay error color conflict solv stitch generat nativ conflict figur decompos layout fig decompos generat stitch fig figur depict layout nativ conflict space arbitrari featur spdp shrink process node paradigm dpl extend tripl pattern lithographi tpl compens delay ngl singl exposur half pitch lithographi manufactur process node compar dpl tpl addit mask easili solv nativ conflict dpl exampl fig tpl assign three featur three paper support nsf project nsc taiwan nsf china ibm intel oracl synopsi permiss digit hard copi work person classroom grant fee provid copi distribut profit commerci advantag copi bear notic full citat copi republish post server redistribut list requir prior specif permiss fee ieee acm intern confer comput aid design iccad novemb san jose california usa copyright acm mask carri layout decomposit requir layout nativ conflict consid dpl layout syn thesi detail rout stage facilit generat layout nativ conflict cho develop dpl friend detail rout approach greedili determin mask rout wire segment avoid generat layout nativ conflict gao macchiarulo propos lazi color decis conflict segment record enhanc dpl awar detail rout base lin develop defer color assign base gridless detail rout flow escap suboptimum reach adopt greedi color strategi yuan pan spread wire simultan minim number conflict stitch introduc layout perturb tpl previous research focus layout decomposit cork appli sat solver decompos layout three color bei propos novel vector program formul tpl decomposit appli semidifinit program sdp solv problem effect chen mebarki propos align tripl pattern satp process extend immers lithographi half pitch pattern dpl generat tpl friend layout detail rout stage urgent tpl consid adopt industri generat tpl friend layout difficult tpl layout decomposit tpl decomposit complet problem dpl color conflict easili detect find odd length cycl conflict graph pli detect tpl color conflict greedili color approach direct appli generat tpl friend layout greedili determin color rout wire segment sacrific flexibl color assign result generat nativ conflict introduc unnecessari stitch complex imped direct detect tpl color conflict high flexibl color assign figur depict layout featur greedi color approach sequenti color featur stitch figur challeng dpl layout direct decompos mask layout decompos split featur generat stitch layout nativ conflict figur effect color order tpl color result layout featur sequenti color color color color result conflict exist fig color figur display color result color layout color color featur fig tpl conflict detect high color flexibl low detect complex desir correct construct approach work token graph embed conflict graph tecg compris token graph conflict graph propos enabl detail router generat tpl friend layout correct construct approach maintain color relat vertex set strict color compon scc construct color relat vertex set appli propos tecg detail rout model implement tripl pattern lithographi awar detail router triad path search triad adopt tecg detect tpl conflict occur current rout wire segment detect solvabl tpl conflict triad util tecg generat stitch wire segment assist tecg triad generat stitch generat adopt convent dpl stitch generat scheme notabl tpl stitch generat scheme split wire segment segment wire entir intersect tpl region wire segment main contribut paper realiz tpl awar detail router triad novel techniqu tecg propos assist detail router detect tpl conflict correct construct approach keep high color flexibl tpl stitch generat scheme propos generat stitch generat adopt convent dpl stitch generat scheme remaind paper organ present basic concept problem formul section iii introduc propos tecg triad summar experiment conclus drawn preliminari problem formul conflict graph kahng adopt conflict graph maintain relationship wire segment dpl layout decomposit vertex repres wire segment layout edg vertic generat minimum space wire segment repres smaller minimum color space denot spdp dpl color conflict occur odd number connect vertic cycl sphw figur rout graph construct nemo contour generat rout wire rout graph construct pmt extract rout model detail rout classifi grid base gridless base util rout model util rout resourc dens layout better convent grid base router gridless router construct complex data structur grid base router abil accommo rout rule rout graph fit demand regular layout design gridless router generat grid rout wire grid featur convent adopt gridless router tile base implicit connect graph base possess advantag low path propag complex fast rout graph construct nemo implicit connect graph base router benefit tile base implicit connect graph base router rout nemo expand obstacl rout net half wire width hww wire space spw generat contour fig nemo construct implicit connect graph extract border contour dot line fig propag stage nemo perform path propag identifi adjac pseudo maximum horizont vertic strip tile pmts pmt minimum cost path expand connect pmt list path propag repeat pmt target reach nemo generat rout wire segment retrac rout result place wire segment layout fig three pmts pass nemo trace construct final rout result problem formul problem tpl awar detail rout problem mini mum color space tpl sptp indic wire segment assign mask space smaller sptp netlist sptp detail rout net perform minim number stitch tpl conflict iii tecg conflict graph maintain physic color relat wire segment higher rout ratio higher complex fig decompos layout acquir assign ident color indic maintain consist color relat disconnect vertic assist detail router generat tpl friend maintain color relat adjac vertic difficult token graph propos maintain logic color relat set wire segment introduc propos terminolog defin definit vertex set repres wire segment layer edg set figur tecg layout fig repres minimum distanc vertic vci vcj smaller sptp definit token token repres potenti color vertex vci assign token repres potenti color denot token vci token vertex set denot vcj token vcj indic vertic assign definit compris vertex set repres token layer edg set edg token repres exist edg definit strict color compon scc scc defin three tupl compris three cliqu set sccs definit tecg tecg compris compris connect compo nent compon subgraph name csg tsg tpl conflict detect find conflict edg vci vcj token vci token vcj propos enabl detail router maintain high color flexibl assign physic color wire segment token repres potenti color three token tpl three color layer figur depict tecg layout fig fig assign assign assign assign correspond fig token scc scc color result fig assign assign notabl number vertic edg token graph reduct color relat adjac token consist insert edg merg token effect compact facilit tpl conflict detect disconnect token merg exist scc scc connect merg adjac token connect merg token conduc graph reduct algorithm depict algorithm updat con nect token updat find exist scci scc connect scci exist merg line updat merg token exist scc scenario line condit met updat find scc scccom algorithm updat requir connect token scc set sscc find scci sscc connect scci exist token merg find sccj sscc connect sccj exist token merg find scccom sscc scccom exist common adjac token tcom token merg tcom common adjac token tcom generat sccnew tcom sscc sscc sccnew updat algorithm token merg requir scc set sscc merg tmrg scc sscc scc updat scc replac tmrg remov redund scc sscc token tad tmrg tad tad updat tmrg sscc scccom exist common adjac token tcom tcom merg line token merg common adjac token tcom updat generat scc recurs call token sccs merg generat line assum merg tmrg tad tad adjac vertex set merg adjac vertex set tmrg tad tmrg token merg reduc tad tad tad tmrg notabl redund edg remov token merg insert edg merg token benefit simplifi algorithm display algorithm merg token merg tmrg requir scc sscc updat replac tmrg line replac sccs token redund sccs updat sccs redund sccs remov addit edg merg token assist graph reduct line algorithm tecg updat requir vci vcj connect connect vci vcj token vci token vcj detect tpl conflict token vci token vcj disconnect connect token vci token vcj updat token vci token vcj tecg updat rout stage vertic repres rout wire segment insert token generat repres potenti color rout wire segment vci vcj connect edg edg token vci token vcj generat algorithm tecg updat connect vci vcj first vci vcj connect tpl conflict detect token vci token vcj ident line token vci token vcj disconnect token vci token vcj connect updat compact line figur depict tecg vertic vertic ten edg scc connect dash generat connect dash updat merg sccs updat replac fig common adjac token fig updat merg updat sccs replac fig common adjac token fig updat updat fig notabl replac three token sccs ident requir remov redund scc scc remov fig final updat call common adjac token fig figur depict updat tecg scc assign token vertex updat notabl connect number vertic edg sccs ten connect number vertic edg sccs reduc indic propos graph reduct techniqu effect reduc complex graph reduct techniqu tecg reduc complex tpl conflict detect implicit edg token assign color connect observ adjac vertic assign color topolog appear notabl pattern observ implicit edg adjac token generat condit satisfi sccs connect scc scc scc scc scc scc scc scc scc scc figur exampl tecg updat tecg connect sccs updat merg updat merg updat merg updat tecg merg figur exampl implicit edg disconnect implicit edg insert indic color differ connect connect loss general three color color token figur depict specif topolog sccs suppos assign notabl assign connect assign exist edg assign color implicit edg generat fig tecg updat updat algorithm set implicit edg generat check condit satisfi implicit edg updat check reduc insert pin net generat unrout net tpl awar rout conflict rout complet updat layout tecg rip allow conflictsy figur flow triad triad tpl awar detail router triad focus accomplish detail rout net generat high decom posabl rout outcom low yield loss rout model nemo adopt work propos techniqu tecg work rout model nemo aid tecg triad generat stitch generat adopt convent dpl stitch generat scheme triad updat rout cost base number stitch tpl conflict figur rout flow triad first multi pin net decompos pin net tpl awar rout allow stitch generat cost increas rout cost appli rout pin net pin net rout conflict layout tecg updat triad check conflict generat current iter triad prohibit generat tpl conflict iter tpl stitch generat allow triad rip rout net releas rout resourc rout pin net layout tecg direct updat tecg gridless rout model construct contour rout wire segment triad construct shadow rout wire segment present vertic shadow denot tpl region attach rout wire segment triad construct shadow extend rout net hww sptp figur three extract pmts intersect shadow vertic attach correspond shadow assist triad detect tpl conflict potenti rout wire segment pass pmt vertex rep resent potenti rout wire segment connect vertic repres rout wire segment pass correspond shadow path propag triad awar tpl conflict figur illustr path propag triad figur rout wire segment pmt three shadow tecg fig rout wire segment pass pmt sequenti insert vertex token rout wire segment repres pass three shadow triad iter connect connect merg fig fig triad detect tpl conflict connect token token equal tpw sphw figur tecg rout model nemo triad construct shadow repres tpl region rout wire segment pmt three shadow three rout wire segment tecg triad insert vertex token repres rout wire connect iter merg triad detect color conflict connect tpl stitch generat scheme detect tpl conflict triad split termin vertic conflict edg differ assign token generat stitch dpl stitch generat scheme insert stitch wire wire segment pass shadow wire segment base dpl stitch generat scheme fig stitch insert rout wire segment rout wire segment entir overlap shadow rout wire segment tpl stitch generat scheme dpl stitch generat scheme assist tecg triad generat stitch wire segment entir pass shadow wire introduc propos tpl stitch generat scheme definit definit shadowi interv shadowi interv denot interv wire segment wire segment shadowi interv stshd set token repres shadow set pass adjac shadowi interv stshd stshd ident definit splittabl shadowi interv wire seg ment repres vertex scc scc sscc token adjac shadowi interv shadowi interv call splittabl stshd shd scc definit splittabl vertex cadj denot jacent vertex set vertex scc scc token token token scc cadj vertex call splittabl set splittabl shadowi interv split vertex set csplit vcs split token connect token scc wire segment split repres vertex splittabl shadowi interv scc generat stitch splittabl shadowi interv introduc unnecessari algorithm tpl stitch generat requir vertex split vertex set adjac vcadj token token vcadj scc scc comput shadowi interv ssplt wire segment repres scc shadowi interv ssplt stshd increas rout cost penaltyunsolv break numst cand null stpass topolog sort ssplt shadowi interv ssplt stshd cand stpass pass shd stpass generat stitch cand numst stpass shadowi interv stpass pass shd cand increas rout cost numst penaltyst stitch sequenti degrad yield minim number requir stitch tpl stitch generat algorithm propos algorithm shadowi interv ssplt wire segment repr sent first comput conflict edg solv split wire segment shadowi interv pass shadow adjac vertic assign token split detect unsolv conflict edg rout cost direct increas unsolv penalti penaltyunsolv line token set stpass initi set empti generat stitch base ssplt ssplt first topolog sort sequenti check shadowi interv ssplt stshd equal record potenti posit cand generat stitch line insert stshd stpass stpass exceed requir generat stitch cand line stpass set empti token attach shadow pass shadowi interv insert stpass line final set cand record latest stitch posit shadowi interv ssplt check rout cost increas base number generat stitch notabl token conflict edg belong scc algorithm appli scc generat stitch figur small tecg vertic repres rout wire segment stitch figur exampl tpl stitch generat scheme dpl stitch generat scheme insert stitch generat stitch solv conflict edg generat stitch solv conflict tpl stitch generat fig tabl statist benchmark circuit size layer net net pin rout wire segment notabl token equal token token equal token token equal fig rout wire segment fig shadowi interv algorithm generat stitch sequenti check shadowi interv fig stpass equal three check generat stitch fig token assign fig edg fig conflict tecg fig stitch generat fig set stpass check stpass equal requir generat stitch fig solv conflict edg fig stitch generat rout wire segment split fig experiment algorithm implement languag workstat core ghz cpu memori total benchmark adopt work scale benchmark includ rout area featur size approach target process node tabl correspond statist minimum resolut half pitch push tabl comparison wirelength stitch conflict runtim greedi approach greed triad circuit wirelength stitch conflict runtim greedi dplag greedi dplag greedi dplag greedi dplag ave singl exposur limit print half pitch doubl pattern print half pitch quadrupl pattern minimum color space singl exposur lithographi fix purpos multipl pattern push smaller resolut half pitch order minimum color space time minimum wire space half pitch pattern lithographi minimum color space sptp set three time minimum wire space tpl awar router publish demonstr effect propos algorithm greedi approach greed develop base triad comparison greed three color layer greedili determin color rout wire segment greed color rout wire segment fix greed adopt rout flow triad tecg notabl triad greed prohibit generat conflict fifteen iter fair comparison tabl wirelength number stitch stitch number unsolv conflict conflict runtim greed triad triad produc conflict case introduc stitch greed generat conflict free case total stitch averag wirelength triad greed greed detour rout color wire segment avoid generat tpl conflict greed requir detour triad compar greed triad generat conflict free case cost averag runtim largest case runtim triad time greed runtim spend graph reduct triad high color flexibl generat tpl friend conclus detail rout key optim stage tpl effect detect tpl conflict high color flexibl work propos token graph embed conflict graph tecg graph reduct techniqu work develop tpl awar detail router triad tpl stitch generat solv tpl conflict aid tecg triad generat stitch wire wire entir intersect tpl region wire experiment rout tpl conflict introduc total three stitch case decrement wirelength cost runtim futur work focus densiti driven tpl awar detail rout refer zhang wong chao hybrid lithographi optim beam immers process grid design asia south pacif design autom confer asp dac feb kahng key direct roadmap electr design manufactur european solid state devic confer sept borodovski lithographi overview opportun semi con west san francisco usa juli cho ban pan doubl pattern technolog friend detail rout proc intel conf comput aid design gao macchiarulo enhanc doubl pattern detail rout lazi color path conflict avoid proc conf design autom test europ lin doubl pattern lithographi awar gridless detail rout innov conflict graph proc design autom confer yuan pan wisdom wire spread enhanc decom posit mask doubl pattern lithographi proc intel conf comput aid design cork madr barn comparison tripl pattern decomposit algorithm aperiod tile pattern photomask generat lithographi mask technolog yuan zhang ding pan layout decom posit tripl pattern lithographi proc intel conf comput aid design chen miao align tripl pattern continu scale half pitch spie mebarki chen chen innov align tripl pattern half pitch singl spacer deposit spacer etch step spie luca cork luk pat painter pan implic tripl pattern node design pattern spie advanc lithographi symposium design manufactur design process integr kahng park yao layout decomposit proach doubl pattern lithographi ieee tran comput aid design integr circuit system june chen lin nemo implicit connect graph base gridless router multilay plane pseudo tile propag ieee tran comput aid design integr circuit system april chang lin cheng slice floorplan base crosstalk reduct gridless track assign gridless rout system fast pseudo tile extract acm tran design autom electron system march margarino romano gloria curatelli antognetti tile expans router ieee tran comput aid design integr circuit system juli cong fang khoo dune multilay gridless rout system ieee tran comput aid design integr circuit system cong fang xie zhang mar multilevel full chip gridless rout system ieee tran comput aid design integr circuit system march 