// Seed: 1047690179
module module_0 (
    input wire id_0,
    input tri id_1,
    input tri1 id_2,
    output tri1 id_3,
    output uwire id_4,
    input tri0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    input tri id_8,
    output supply1 id_9,
    output tri id_10,
    input uwire id_11,
    output uwire id_12,
    input wor id_13,
    input uwire id_14,
    output wor id_15,
    input tri id_16,
    input tri id_17,
    input tri0 id_18,
    input supply1 id_19,
    input tri0 id_20
);
  tri0 id_22 = 1'b0;
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    output tri0 id_2,
    input supply0 id_3,
    input wand id_4,
    output wire id_5,
    output supply0 id_6,
    output tri1 id_7,
    input supply1 id_8,
    input wand id_9,
    input wire id_10,
    input uwire id_11,
    input uwire id_12,
    output supply0 id_13,
    input wire id_14,
    input tri0 id_15,
    input wand id_16,
    input wand id_17,
    input uwire id_18,
    input uwire id_19
    , id_23,
    input tri0 id_20,
    output wor id_21
);
  wire id_24, id_25;
  wire id_26, id_27, id_28;
  module_0(
      id_8,
      id_20,
      id_16,
      id_13,
      id_6,
      id_18,
      id_3,
      id_20,
      id_18,
      id_2,
      id_7,
      id_8,
      id_2,
      id_9,
      id_9,
      id_2,
      id_1,
      id_4,
      id_1,
      id_12,
      id_0
  );
endmodule
