/* SPDX-License-Identifier: MIT
 *
 * Copyright 2016-2020 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef GAUDI2_BLOCKS_H_
#define GAUDI2_BLOCKS_H_


#define mmDCORE0_TPC0_ROM_TABLE_BASE 0x1000007FF8000000ull
#define DCORE0_TPC0_ROM_TABLE_MAX_OFFSET 0x1000
#define DCORE0_TPC0_ROM_TABLE_SECTION 0x1000

#define mmDCORE0_TPC0_EML_SPMU_BASE 0x1000007FF8001000ull
#define DCORE0_TPC0_EML_SPMU_MAX_OFFSET 0x1000
#define DCORE0_TPC0_EML_SPMU_SECTION 0x1000

#define mmDCORE0_TPC0_EML_ETF_BASE 0x1000007FF8002000ull
#define DCORE0_TPC0_EML_ETF_MAX_OFFSET 0x1000
#define DCORE0_TPC0_EML_ETF_SECTION 0x1000

#define mmDCORE0_TPC0_EML_STM_BASE 0x1000007FF8003000ull
#define DCORE0_TPC0_EML_STM_MAX_OFFSET 0x1000
#define DCORE0_TPC0_EML_STM_SECTION 0x2000

#define mmDCORE0_TPC0_EML_CTI_BASE 0x1000007FF8005000ull
#define DCORE0_TPC0_EML_CTI_MAX_OFFSET 0x1000
#define DCORE0_TPC0_EML_CTI_SECTION 0x1000

#define mmDCORE0_TPC0_EML_FUNNEL_BASE 0x1000007FF8006000ull
#define DCORE0_TPC0_EML_FUNNEL_MAX_OFFSET 0x1000
#define DCORE0_TPC0_EML_FUNNEL_SECTION 0x1000

#define mmDCORE0_TPC0_EML_BUSMON_0_BASE 0x1000007FF8007000ull
#define DCORE0_TPC0_EML_BUSMON_0_MAX_OFFSET 0x1000
#define DCORE0_TPC0_EML_BUSMON_0_SECTION 0x1000

#define mmDCORE0_TPC0_EML_BUSMON_1_BASE 0x1000007FF8008000ull
#define DCORE0_TPC0_EML_BUSMON_1_MAX_OFFSET 0x1000
#define DCORE0_TPC0_EML_BUSMON_1_SECTION 0x1000

#define mmDCORE0_TPC0_EML_BUSMON_2_BASE 0x1000007FF8009000ull
#define DCORE0_TPC0_EML_BUSMON_2_MAX_OFFSET 0x1000
#define DCORE0_TPC0_EML_BUSMON_2_SECTION 0x1000

#define mmDCORE0_TPC0_EML_BUSMON_3_BASE 0x1000007FF800A000ull
#define DCORE0_TPC0_EML_BUSMON_3_MAX_OFFSET 0x1000
#define DCORE0_TPC0_EML_BUSMON_3_SECTION 0x1000

#define mmDCORE0_TPC0_QM_ARC_RTT_BASE 0x1000007FF800B000ull
#define DCORE0_TPC0_QM_ARC_RTT_MAX_OFFSET 0x1400
#define DCORE0_TPC0_QM_ARC_RTT_SECTION 0x35000

#define mmDCORE0_TPC0_EML_CFG_BASE 0x1000007FF8040000ull
#define DCORE0_TPC0_EML_CFG_MAX_OFFSET 0x1000
#define DCORE0_TPC0_EML_CFG_SECTION 0xE800

#define mmDCORE0_TPC0_EML_CFG_SPECIAL_BASE 0x1000007FF8040E80ull
#define DCORE0_TPC0_EML_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC0_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x1000007FF8041000ull
#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE0_TPC0_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC0_EML_TPC_CFG_BASE 0x1000007FF8041000ull
#define DCORE0_TPC0_EML_TPC_CFG_MAX_OFFSET 0x1000
#define DCORE0_TPC0_EML_TPC_CFG_SECTION 0x5000

#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x1000007FF8041050ull
#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x1000007FF80410A0ull
#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x1000007FF80410F0ull
#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x1000007FF8041140ull
#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x1000007FF8041190ull
#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x1000007FF80411E0ull
#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x1000007FF8041230ull
#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x1000007FF8041280ull
#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x1000007FF80412D0ull
#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x1000007FF8041320ull
#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x1000007FF8041370ull
#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x1000007FF80413C0ull
#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x1000007FF8041410ull
#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x1000007FF8041460ull
#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x1000007FF80414B0ull
#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FF8041500ull
#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE0_TPC0_EML_TPC_CFG_KERNEL_BASE 0x1000007FF8041508ull
#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE0_TPC0_EML_TPC_CFG_KERNEL_SECTION 0xD400

#define mmDCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_0_BASE 0x1000007FF80415DCull
#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_1_BASE 0x1000007FF804162Cull
#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_2_BASE 0x1000007FF804167Cull
#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_3_BASE 0x1000007FF80416CCull
#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_4_BASE 0x1000007FF804171Cull
#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_5_BASE 0x1000007FF804176Cull
#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_6_BASE 0x1000007FF80417BCull
#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_7_BASE 0x1000007FF804180Cull
#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_8_BASE 0x1000007FF804185Cull
#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_9_BASE 0x1000007FF80418ACull
#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_10_BASE 0x1000007FF80418FCull
#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_11_BASE 0x1000007FF804194Cull
#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_12_BASE 0x1000007FF804199Cull
#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_13_BASE 0x1000007FF80419ECull
#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_14_BASE 0x1000007FF8041A3Cull
#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_15_BASE 0x1000007FF8041A8Cull
#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE0_TPC0_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE0_TPC0_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1000007FF8041ADCull
#define DCORE0_TPC0_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE0_TPC0_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE0_TPC0_EML_TPC_CFG_QM_BASE 0x1000007FF8041AE4ull
#define DCORE0_TPC0_EML_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCORE0_TPC0_EML_TPC_CFG_QM_SECTION 0x31C0

#define mmDCORE0_TPC0_EML_TPC_CFG_AXUSER_BASE 0x1000007FF8041E00ull
#define DCORE0_TPC0_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_TPC0_EML_TPC_CFG_AXUSER_SECTION 0x8000

#define mmDCORE0_TPC0_EML_TPC_CFG_SPECIAL_BASE 0x1000007FF8041E80ull
#define DCORE0_TPC0_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC0_EML_TPC_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC0_EML_QM_DCCM_BASE 0x1000007FF8042000ull
#define DCORE0_TPC0_EML_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE0_TPC0_EML_QM_DCCM_SECTION 0x8000

#define mmDCORE0_TPC0_EML_QM_ARCAUX_BASE 0x1000007FF804A000ull
#define DCORE0_TPC0_EML_QM_ARCAUX_MAX_OFFSET 0x1000
#define DCORE0_TPC0_EML_QM_ARCAUX_SECTION 0xE800

#define mmDCORE0_TPC0_EML_QM_ARCAUX_SPECIAL_BASE 0x1000007FF804AE80ull
#define DCORE0_TPC0_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC0_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180

#define mmDCORE0_TPC0_EML_TPC_QM_BASE 0x1000007FF804C000ull
#define DCORE0_TPC0_EML_TPC_QM_MAX_OFFSET 0x1000
#define DCORE0_TPC0_EML_TPC_QM_SECTION 0x9000

#define mmDCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FF804C900ull
#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FF804C908ull
#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FF804C910ull
#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FF804C918ull
#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FF804C920ull
#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FF804C928ull
#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FF804C930ull
#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FF804C938ull
#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FF804C940ull
#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FF804C948ull
#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE \
0x1000007FF804C950ull
#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE \
0x1000007FF804C958ull
#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE \
0x1000007FF804C960ull
#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE \
0x1000007FF804C968ull
#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE \
0x1000007FF804C970ull
#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE \
0x1000007FF804C978ull
#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE0_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE0_TPC0_EML_TPC_QM_AXUSER_SECURED_BASE 0x1000007FF804CB00ull
#define DCORE0_TPC0_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE0_TPC0_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE0_TPC0_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x1000007FF804CB80ull
#define DCORE0_TPC0_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE0_TPC0_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE0_TPC0_EML_TPC_QM_DBG_HBW_BASE 0x1000007FF804CC00ull
#define DCORE0_TPC0_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_TPC0_EML_TPC_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE0_TPC0_EML_TPC_QM_DBG_LBW_BASE 0x1000007FF804CC80ull
#define DCORE0_TPC0_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_TPC0_EML_TPC_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE0_TPC0_EML_TPC_QM_CGM_BASE 0x1000007FF804CD80ull
#define DCORE0_TPC0_EML_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCORE0_TPC0_EML_TPC_QM_CGM_SECTION 0x1000

#define mmDCORE0_TPC0_EML_TPC_QM_SPECIAL_BASE 0x1000007FF804CE80ull
#define DCORE0_TPC0_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC0_EML_TPC_QM_SPECIAL_SECTION 0x1B2180

#define mmDCORE0_TPC0_EML_CS_BASE 0x1000007FF81FF000ull
#define DCORE0_TPC0_EML_CS_MAX_OFFSET 0x1000
#define DCORE0_TPC0_EML_CS_SECTION 0x1000

#define mmDCORE0_TPC1_ROM_TABLE_BASE 0x1000007FF8200000ull
#define DCORE0_TPC1_ROM_TABLE_MAX_OFFSET 0x1000
#define DCORE0_TPC1_ROM_TABLE_SECTION 0x1000

#define mmDCORE0_TPC1_EML_SPMU_BASE 0x1000007FF8201000ull
#define DCORE0_TPC1_EML_SPMU_MAX_OFFSET 0x1000
#define DCORE0_TPC1_EML_SPMU_SECTION 0x1000

#define mmDCORE0_TPC1_EML_ETF_BASE 0x1000007FF8202000ull
#define DCORE0_TPC1_EML_ETF_MAX_OFFSET 0x1000
#define DCORE0_TPC1_EML_ETF_SECTION 0x1000

#define mmDCORE0_TPC1_EML_STM_BASE 0x1000007FF8203000ull
#define DCORE0_TPC1_EML_STM_MAX_OFFSET 0x1000
#define DCORE0_TPC1_EML_STM_SECTION 0x2000

#define mmDCORE0_TPC1_EML_CTI_BASE 0x1000007FF8205000ull
#define DCORE0_TPC1_EML_CTI_MAX_OFFSET 0x1000
#define DCORE0_TPC1_EML_CTI_SECTION 0x1000

#define mmDCORE0_TPC1_EML_FUNNEL_BASE 0x1000007FF8206000ull
#define DCORE0_TPC1_EML_FUNNEL_MAX_OFFSET 0x1000
#define DCORE0_TPC1_EML_FUNNEL_SECTION 0x1000

#define mmDCORE0_TPC1_EML_BUSMON_0_BASE 0x1000007FF8207000ull
#define DCORE0_TPC1_EML_BUSMON_0_MAX_OFFSET 0x1000
#define DCORE0_TPC1_EML_BUSMON_0_SECTION 0x1000

#define mmDCORE0_TPC1_EML_BUSMON_1_BASE 0x1000007FF8208000ull
#define DCORE0_TPC1_EML_BUSMON_1_MAX_OFFSET 0x1000
#define DCORE0_TPC1_EML_BUSMON_1_SECTION 0x1000

#define mmDCORE0_TPC1_EML_BUSMON_2_BASE 0x1000007FF8209000ull
#define DCORE0_TPC1_EML_BUSMON_2_MAX_OFFSET 0x1000
#define DCORE0_TPC1_EML_BUSMON_2_SECTION 0x1000

#define mmDCORE0_TPC1_EML_BUSMON_3_BASE 0x1000007FF820A000ull
#define DCORE0_TPC1_EML_BUSMON_3_MAX_OFFSET 0x1000
#define DCORE0_TPC1_EML_BUSMON_3_SECTION 0x1000

#define mmDCORE0_TPC1_QM_ARC_RTT_BASE 0x1000007FF820B000ull
#define DCORE0_TPC1_QM_ARC_RTT_MAX_OFFSET 0x1400
#define DCORE0_TPC1_QM_ARC_RTT_SECTION 0x35000

#define mmDCORE0_TPC1_EML_CFG_BASE 0x1000007FF8240000ull
#define DCORE0_TPC1_EML_CFG_MAX_OFFSET 0x1000
#define DCORE0_TPC1_EML_CFG_SECTION 0xE800

#define mmDCORE0_TPC1_EML_CFG_SPECIAL_BASE 0x1000007FF8240E80ull
#define DCORE0_TPC1_EML_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC1_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x1000007FF8241000ull
#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE0_TPC1_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC1_EML_TPC_CFG_BASE 0x1000007FF8241000ull
#define DCORE0_TPC1_EML_TPC_CFG_MAX_OFFSET 0x1000
#define DCORE0_TPC1_EML_TPC_CFG_SECTION 0x5000

#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x1000007FF8241050ull
#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x1000007FF82410A0ull
#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x1000007FF82410F0ull
#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x1000007FF8241140ull
#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x1000007FF8241190ull
#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x1000007FF82411E0ull
#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x1000007FF8241230ull
#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x1000007FF8241280ull
#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x1000007FF82412D0ull
#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x1000007FF8241320ull
#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x1000007FF8241370ull
#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x1000007FF82413C0ull
#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x1000007FF8241410ull
#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x1000007FF8241460ull
#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x1000007FF82414B0ull
#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FF8241500ull
#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE0_TPC1_EML_TPC_CFG_KERNEL_BASE 0x1000007FF8241508ull
#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE0_TPC1_EML_TPC_CFG_KERNEL_SECTION 0xD400

#define mmDCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_0_BASE 0x1000007FF82415DCull
#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_1_BASE 0x1000007FF824162Cull
#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_2_BASE 0x1000007FF824167Cull
#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_3_BASE 0x1000007FF82416CCull
#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_4_BASE 0x1000007FF824171Cull
#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_5_BASE 0x1000007FF824176Cull
#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_6_BASE 0x1000007FF82417BCull
#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_7_BASE 0x1000007FF824180Cull
#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_8_BASE 0x1000007FF824185Cull
#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_9_BASE 0x1000007FF82418ACull
#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_10_BASE 0x1000007FF82418FCull
#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_11_BASE 0x1000007FF824194Cull
#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_12_BASE 0x1000007FF824199Cull
#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_13_BASE 0x1000007FF82419ECull
#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_14_BASE 0x1000007FF8241A3Cull
#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_15_BASE 0x1000007FF8241A8Cull
#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE0_TPC1_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE0_TPC1_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1000007FF8241ADCull
#define DCORE0_TPC1_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE0_TPC1_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE0_TPC1_EML_TPC_CFG_QM_BASE 0x1000007FF8241AE4ull
#define DCORE0_TPC1_EML_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCORE0_TPC1_EML_TPC_CFG_QM_SECTION 0x31C0

#define mmDCORE0_TPC1_EML_TPC_CFG_AXUSER_BASE 0x1000007FF8241E00ull
#define DCORE0_TPC1_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_TPC1_EML_TPC_CFG_AXUSER_SECTION 0x8000

#define mmDCORE0_TPC1_EML_TPC_CFG_SPECIAL_BASE 0x1000007FF8241E80ull
#define DCORE0_TPC1_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC1_EML_TPC_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC1_EML_QM_DCCM_BASE 0x1000007FF8242000ull
#define DCORE0_TPC1_EML_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE0_TPC1_EML_QM_DCCM_SECTION 0x8000

#define mmDCORE0_TPC1_EML_QM_ARCAUX_BASE 0x1000007FF824A000ull
#define DCORE0_TPC1_EML_QM_ARCAUX_MAX_OFFSET 0x1000
#define DCORE0_TPC1_EML_QM_ARCAUX_SECTION 0xE800

#define mmDCORE0_TPC1_EML_QM_ARCAUX_SPECIAL_BASE 0x1000007FF824AE80ull
#define DCORE0_TPC1_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC1_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180

#define mmDCORE0_TPC1_EML_TPC_QM_BASE 0x1000007FF824C000ull
#define DCORE0_TPC1_EML_TPC_QM_MAX_OFFSET 0x1000
#define DCORE0_TPC1_EML_TPC_QM_SECTION 0x9000

#define mmDCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FF824C900ull
#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FF824C908ull
#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FF824C910ull
#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FF824C918ull
#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FF824C920ull
#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FF824C928ull
#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FF824C930ull
#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FF824C938ull
#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FF824C940ull
#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FF824C948ull
#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE \
0x1000007FF824C950ull
#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE \
0x1000007FF824C958ull
#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE \
0x1000007FF824C960ull
#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE \
0x1000007FF824C968ull
#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE \
0x1000007FF824C970ull
#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE \
0x1000007FF824C978ull
#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE0_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE0_TPC1_EML_TPC_QM_AXUSER_SECURED_BASE 0x1000007FF824CB00ull
#define DCORE0_TPC1_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE0_TPC1_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE0_TPC1_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x1000007FF824CB80ull
#define DCORE0_TPC1_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE0_TPC1_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE0_TPC1_EML_TPC_QM_DBG_HBW_BASE 0x1000007FF824CC00ull
#define DCORE0_TPC1_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_TPC1_EML_TPC_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE0_TPC1_EML_TPC_QM_DBG_LBW_BASE 0x1000007FF824CC80ull
#define DCORE0_TPC1_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_TPC1_EML_TPC_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE0_TPC1_EML_TPC_QM_CGM_BASE 0x1000007FF824CD80ull
#define DCORE0_TPC1_EML_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCORE0_TPC1_EML_TPC_QM_CGM_SECTION 0x1000

#define mmDCORE0_TPC1_EML_TPC_QM_SPECIAL_BASE 0x1000007FF824CE80ull
#define DCORE0_TPC1_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC1_EML_TPC_QM_SPECIAL_SECTION 0x1B2180

#define mmDCORE0_TPC1_EML_CS_BASE 0x1000007FF83FF000ull
#define DCORE0_TPC1_EML_CS_MAX_OFFSET 0x1000
#define DCORE0_TPC1_EML_CS_SECTION 0x1000

#define mmDCORE0_TPC2_ROM_TABLE_BASE 0x1000007FF8400000ull
#define DCORE0_TPC2_ROM_TABLE_MAX_OFFSET 0x1000
#define DCORE0_TPC2_ROM_TABLE_SECTION 0x1000

#define mmDCORE0_TPC2_EML_SPMU_BASE 0x1000007FF8401000ull
#define DCORE0_TPC2_EML_SPMU_MAX_OFFSET 0x1000
#define DCORE0_TPC2_EML_SPMU_SECTION 0x1000

#define mmDCORE0_TPC2_EML_ETF_BASE 0x1000007FF8402000ull
#define DCORE0_TPC2_EML_ETF_MAX_OFFSET 0x1000
#define DCORE0_TPC2_EML_ETF_SECTION 0x1000

#define mmDCORE0_TPC2_EML_STM_BASE 0x1000007FF8403000ull
#define DCORE0_TPC2_EML_STM_MAX_OFFSET 0x1000
#define DCORE0_TPC2_EML_STM_SECTION 0x2000

#define mmDCORE0_TPC2_EML_CTI_BASE 0x1000007FF8405000ull
#define DCORE0_TPC2_EML_CTI_MAX_OFFSET 0x1000
#define DCORE0_TPC2_EML_CTI_SECTION 0x1000

#define mmDCORE0_TPC2_EML_FUNNEL_BASE 0x1000007FF8406000ull
#define DCORE0_TPC2_EML_FUNNEL_MAX_OFFSET 0x1000
#define DCORE0_TPC2_EML_FUNNEL_SECTION 0x1000

#define mmDCORE0_TPC2_EML_BUSMON_0_BASE 0x1000007FF8407000ull
#define DCORE0_TPC2_EML_BUSMON_0_MAX_OFFSET 0x1000
#define DCORE0_TPC2_EML_BUSMON_0_SECTION 0x1000

#define mmDCORE0_TPC2_EML_BUSMON_1_BASE 0x1000007FF8408000ull
#define DCORE0_TPC2_EML_BUSMON_1_MAX_OFFSET 0x1000
#define DCORE0_TPC2_EML_BUSMON_1_SECTION 0x1000

#define mmDCORE0_TPC2_EML_BUSMON_2_BASE 0x1000007FF8409000ull
#define DCORE0_TPC2_EML_BUSMON_2_MAX_OFFSET 0x1000
#define DCORE0_TPC2_EML_BUSMON_2_SECTION 0x1000

#define mmDCORE0_TPC2_EML_BUSMON_3_BASE 0x1000007FF840A000ull
#define DCORE0_TPC2_EML_BUSMON_3_MAX_OFFSET 0x1000
#define DCORE0_TPC2_EML_BUSMON_3_SECTION 0x1000

#define mmDCORE0_TPC2_QM_ARC_RTT_BASE 0x1000007FF840B000ull
#define DCORE0_TPC2_QM_ARC_RTT_MAX_OFFSET 0x1400
#define DCORE0_TPC2_QM_ARC_RTT_SECTION 0x35000

#define mmDCORE0_TPC2_EML_CFG_BASE 0x1000007FF8440000ull
#define DCORE0_TPC2_EML_CFG_MAX_OFFSET 0x1000
#define DCORE0_TPC2_EML_CFG_SECTION 0xE800

#define mmDCORE0_TPC2_EML_CFG_SPECIAL_BASE 0x1000007FF8440E80ull
#define DCORE0_TPC2_EML_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC2_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x1000007FF8441000ull
#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE0_TPC2_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC2_EML_TPC_CFG_BASE 0x1000007FF8441000ull
#define DCORE0_TPC2_EML_TPC_CFG_MAX_OFFSET 0x1000
#define DCORE0_TPC2_EML_TPC_CFG_SECTION 0x5000

#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x1000007FF8441050ull
#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x1000007FF84410A0ull
#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x1000007FF84410F0ull
#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x1000007FF8441140ull
#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x1000007FF8441190ull
#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x1000007FF84411E0ull
#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x1000007FF8441230ull
#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x1000007FF8441280ull
#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x1000007FF84412D0ull
#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x1000007FF8441320ull
#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x1000007FF8441370ull
#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x1000007FF84413C0ull
#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x1000007FF8441410ull
#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x1000007FF8441460ull
#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x1000007FF84414B0ull
#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FF8441500ull
#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE0_TPC2_EML_TPC_CFG_KERNEL_BASE 0x1000007FF8441508ull
#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE0_TPC2_EML_TPC_CFG_KERNEL_SECTION 0xD400

#define mmDCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_0_BASE 0x1000007FF84415DCull
#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_1_BASE 0x1000007FF844162Cull
#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_2_BASE 0x1000007FF844167Cull
#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_3_BASE 0x1000007FF84416CCull
#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_4_BASE 0x1000007FF844171Cull
#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_5_BASE 0x1000007FF844176Cull
#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_6_BASE 0x1000007FF84417BCull
#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_7_BASE 0x1000007FF844180Cull
#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_8_BASE 0x1000007FF844185Cull
#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_9_BASE 0x1000007FF84418ACull
#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_10_BASE 0x1000007FF84418FCull
#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_11_BASE 0x1000007FF844194Cull
#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_12_BASE 0x1000007FF844199Cull
#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_13_BASE 0x1000007FF84419ECull
#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_14_BASE 0x1000007FF8441A3Cull
#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_15_BASE 0x1000007FF8441A8Cull
#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE0_TPC2_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE0_TPC2_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1000007FF8441ADCull
#define DCORE0_TPC2_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE0_TPC2_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE0_TPC2_EML_TPC_CFG_QM_BASE 0x1000007FF8441AE4ull
#define DCORE0_TPC2_EML_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCORE0_TPC2_EML_TPC_CFG_QM_SECTION 0x31C0

#define mmDCORE0_TPC2_EML_TPC_CFG_AXUSER_BASE 0x1000007FF8441E00ull
#define DCORE0_TPC2_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_TPC2_EML_TPC_CFG_AXUSER_SECTION 0x8000

#define mmDCORE0_TPC2_EML_TPC_CFG_SPECIAL_BASE 0x1000007FF8441E80ull
#define DCORE0_TPC2_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC2_EML_TPC_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC2_EML_QM_DCCM_BASE 0x1000007FF8442000ull
#define DCORE0_TPC2_EML_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE0_TPC2_EML_QM_DCCM_SECTION 0x8000

#define mmDCORE0_TPC2_EML_QM_ARCAUX_BASE 0x1000007FF844A000ull
#define DCORE0_TPC2_EML_QM_ARCAUX_MAX_OFFSET 0x1000
#define DCORE0_TPC2_EML_QM_ARCAUX_SECTION 0xE800

#define mmDCORE0_TPC2_EML_QM_ARCAUX_SPECIAL_BASE 0x1000007FF844AE80ull
#define DCORE0_TPC2_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC2_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180

#define mmDCORE0_TPC2_EML_TPC_QM_BASE 0x1000007FF844C000ull
#define DCORE0_TPC2_EML_TPC_QM_MAX_OFFSET 0x1000
#define DCORE0_TPC2_EML_TPC_QM_SECTION 0x9000

#define mmDCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FF844C900ull
#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FF844C908ull
#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FF844C910ull
#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FF844C918ull
#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FF844C920ull
#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FF844C928ull
#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FF844C930ull
#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FF844C938ull
#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FF844C940ull
#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FF844C948ull
#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE \
0x1000007FF844C950ull
#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE \
0x1000007FF844C958ull
#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE \
0x1000007FF844C960ull
#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE \
0x1000007FF844C968ull
#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE \
0x1000007FF844C970ull
#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE \
0x1000007FF844C978ull
#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE0_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE0_TPC2_EML_TPC_QM_AXUSER_SECURED_BASE 0x1000007FF844CB00ull
#define DCORE0_TPC2_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE0_TPC2_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE0_TPC2_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x1000007FF844CB80ull
#define DCORE0_TPC2_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE0_TPC2_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE0_TPC2_EML_TPC_QM_DBG_HBW_BASE 0x1000007FF844CC00ull
#define DCORE0_TPC2_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_TPC2_EML_TPC_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE0_TPC2_EML_TPC_QM_DBG_LBW_BASE 0x1000007FF844CC80ull
#define DCORE0_TPC2_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_TPC2_EML_TPC_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE0_TPC2_EML_TPC_QM_CGM_BASE 0x1000007FF844CD80ull
#define DCORE0_TPC2_EML_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCORE0_TPC2_EML_TPC_QM_CGM_SECTION 0x1000

#define mmDCORE0_TPC2_EML_TPC_QM_SPECIAL_BASE 0x1000007FF844CE80ull
#define DCORE0_TPC2_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC2_EML_TPC_QM_SPECIAL_SECTION 0x1B2180

#define mmDCORE0_TPC2_EML_CS_BASE 0x1000007FF85FF000ull
#define DCORE0_TPC2_EML_CS_MAX_OFFSET 0x1000
#define DCORE0_TPC2_EML_CS_SECTION 0x1000

#define mmDCORE0_TPC3_ROM_TABLE_BASE 0x1000007FF8600000ull
#define DCORE0_TPC3_ROM_TABLE_MAX_OFFSET 0x1000
#define DCORE0_TPC3_ROM_TABLE_SECTION 0x1000

#define mmDCORE0_TPC3_EML_SPMU_BASE 0x1000007FF8601000ull
#define DCORE0_TPC3_EML_SPMU_MAX_OFFSET 0x1000
#define DCORE0_TPC3_EML_SPMU_SECTION 0x1000

#define mmDCORE0_TPC3_EML_ETF_BASE 0x1000007FF8602000ull
#define DCORE0_TPC3_EML_ETF_MAX_OFFSET 0x1000
#define DCORE0_TPC3_EML_ETF_SECTION 0x1000

#define mmDCORE0_TPC3_EML_STM_BASE 0x1000007FF8603000ull
#define DCORE0_TPC3_EML_STM_MAX_OFFSET 0x1000
#define DCORE0_TPC3_EML_STM_SECTION 0x2000

#define mmDCORE0_TPC3_EML_CTI_BASE 0x1000007FF8605000ull
#define DCORE0_TPC3_EML_CTI_MAX_OFFSET 0x1000
#define DCORE0_TPC3_EML_CTI_SECTION 0x1000

#define mmDCORE0_TPC3_EML_FUNNEL_BASE 0x1000007FF8606000ull
#define DCORE0_TPC3_EML_FUNNEL_MAX_OFFSET 0x1000
#define DCORE0_TPC3_EML_FUNNEL_SECTION 0x1000

#define mmDCORE0_TPC3_EML_BUSMON_0_BASE 0x1000007FF8607000ull
#define DCORE0_TPC3_EML_BUSMON_0_MAX_OFFSET 0x1000
#define DCORE0_TPC3_EML_BUSMON_0_SECTION 0x1000

#define mmDCORE0_TPC3_EML_BUSMON_1_BASE 0x1000007FF8608000ull
#define DCORE0_TPC3_EML_BUSMON_1_MAX_OFFSET 0x1000
#define DCORE0_TPC3_EML_BUSMON_1_SECTION 0x1000

#define mmDCORE0_TPC3_EML_BUSMON_2_BASE 0x1000007FF8609000ull
#define DCORE0_TPC3_EML_BUSMON_2_MAX_OFFSET 0x1000
#define DCORE0_TPC3_EML_BUSMON_2_SECTION 0x1000

#define mmDCORE0_TPC3_EML_BUSMON_3_BASE 0x1000007FF860A000ull
#define DCORE0_TPC3_EML_BUSMON_3_MAX_OFFSET 0x1000
#define DCORE0_TPC3_EML_BUSMON_3_SECTION 0x1000

#define mmDCORE0_TPC3_QM_ARC_RTT_BASE 0x1000007FF860B000ull
#define DCORE0_TPC3_QM_ARC_RTT_MAX_OFFSET 0x1400
#define DCORE0_TPC3_QM_ARC_RTT_SECTION 0x35000

#define mmDCORE0_TPC3_EML_CFG_BASE 0x1000007FF8640000ull
#define DCORE0_TPC3_EML_CFG_MAX_OFFSET 0x1000
#define DCORE0_TPC3_EML_CFG_SECTION 0xE800

#define mmDCORE0_TPC3_EML_CFG_SPECIAL_BASE 0x1000007FF8640E80ull
#define DCORE0_TPC3_EML_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC3_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x1000007FF8641000ull
#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE0_TPC3_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC3_EML_TPC_CFG_BASE 0x1000007FF8641000ull
#define DCORE0_TPC3_EML_TPC_CFG_MAX_OFFSET 0x1000
#define DCORE0_TPC3_EML_TPC_CFG_SECTION 0x5000

#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x1000007FF8641050ull
#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x1000007FF86410A0ull
#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x1000007FF86410F0ull
#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x1000007FF8641140ull
#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x1000007FF8641190ull
#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x1000007FF86411E0ull
#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x1000007FF8641230ull
#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x1000007FF8641280ull
#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x1000007FF86412D0ull
#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x1000007FF8641320ull
#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x1000007FF8641370ull
#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x1000007FF86413C0ull
#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x1000007FF8641410ull
#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x1000007FF8641460ull
#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x1000007FF86414B0ull
#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FF8641500ull
#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE0_TPC3_EML_TPC_CFG_KERNEL_BASE 0x1000007FF8641508ull
#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE0_TPC3_EML_TPC_CFG_KERNEL_SECTION 0xD400

#define mmDCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_0_BASE 0x1000007FF86415DCull
#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_1_BASE 0x1000007FF864162Cull
#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_2_BASE 0x1000007FF864167Cull
#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_3_BASE 0x1000007FF86416CCull
#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_4_BASE 0x1000007FF864171Cull
#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_5_BASE 0x1000007FF864176Cull
#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_6_BASE 0x1000007FF86417BCull
#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_7_BASE 0x1000007FF864180Cull
#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_8_BASE 0x1000007FF864185Cull
#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_9_BASE 0x1000007FF86418ACull
#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_10_BASE 0x1000007FF86418FCull
#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_11_BASE 0x1000007FF864194Cull
#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_12_BASE 0x1000007FF864199Cull
#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_13_BASE 0x1000007FF86419ECull
#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_14_BASE 0x1000007FF8641A3Cull
#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_15_BASE 0x1000007FF8641A8Cull
#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE0_TPC3_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE0_TPC3_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1000007FF8641ADCull
#define DCORE0_TPC3_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE0_TPC3_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE0_TPC3_EML_TPC_CFG_QM_BASE 0x1000007FF8641AE4ull
#define DCORE0_TPC3_EML_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCORE0_TPC3_EML_TPC_CFG_QM_SECTION 0x31C0

#define mmDCORE0_TPC3_EML_TPC_CFG_AXUSER_BASE 0x1000007FF8641E00ull
#define DCORE0_TPC3_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_TPC3_EML_TPC_CFG_AXUSER_SECTION 0x8000

#define mmDCORE0_TPC3_EML_TPC_CFG_SPECIAL_BASE 0x1000007FF8641E80ull
#define DCORE0_TPC3_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC3_EML_TPC_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC3_EML_QM_DCCM_BASE 0x1000007FF8642000ull
#define DCORE0_TPC3_EML_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE0_TPC3_EML_QM_DCCM_SECTION 0x8000

#define mmDCORE0_TPC3_EML_QM_ARCAUX_BASE 0x1000007FF864A000ull
#define DCORE0_TPC3_EML_QM_ARCAUX_MAX_OFFSET 0x1000
#define DCORE0_TPC3_EML_QM_ARCAUX_SECTION 0xE800

#define mmDCORE0_TPC3_EML_QM_ARCAUX_SPECIAL_BASE 0x1000007FF864AE80ull
#define DCORE0_TPC3_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC3_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180

#define mmDCORE0_TPC3_EML_TPC_QM_BASE 0x1000007FF864C000ull
#define DCORE0_TPC3_EML_TPC_QM_MAX_OFFSET 0x1000
#define DCORE0_TPC3_EML_TPC_QM_SECTION 0x9000

#define mmDCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FF864C900ull
#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FF864C908ull
#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FF864C910ull
#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FF864C918ull
#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FF864C920ull
#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FF864C928ull
#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FF864C930ull
#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FF864C938ull
#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FF864C940ull
#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FF864C948ull
#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE \
0x1000007FF864C950ull
#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE \
0x1000007FF864C958ull
#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE \
0x1000007FF864C960ull
#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE \
0x1000007FF864C968ull
#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE \
0x1000007FF864C970ull
#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE \
0x1000007FF864C978ull
#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE0_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE0_TPC3_EML_TPC_QM_AXUSER_SECURED_BASE 0x1000007FF864CB00ull
#define DCORE0_TPC3_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE0_TPC3_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE0_TPC3_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x1000007FF864CB80ull
#define DCORE0_TPC3_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE0_TPC3_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE0_TPC3_EML_TPC_QM_DBG_HBW_BASE 0x1000007FF864CC00ull
#define DCORE0_TPC3_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_TPC3_EML_TPC_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE0_TPC3_EML_TPC_QM_DBG_LBW_BASE 0x1000007FF864CC80ull
#define DCORE0_TPC3_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_TPC3_EML_TPC_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE0_TPC3_EML_TPC_QM_CGM_BASE 0x1000007FF864CD80ull
#define DCORE0_TPC3_EML_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCORE0_TPC3_EML_TPC_QM_CGM_SECTION 0x1000

#define mmDCORE0_TPC3_EML_TPC_QM_SPECIAL_BASE 0x1000007FF864CE80ull
#define DCORE0_TPC3_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC3_EML_TPC_QM_SPECIAL_SECTION 0x1B2180

#define mmDCORE0_TPC3_EML_CS_BASE 0x1000007FF87FF000ull
#define DCORE0_TPC3_EML_CS_MAX_OFFSET 0x1000
#define DCORE0_TPC3_EML_CS_SECTION 0x1000

#define mmDCORE0_TPC4_ROM_TABLE_BASE 0x1000007FF8800000ull
#define DCORE0_TPC4_ROM_TABLE_MAX_OFFSET 0x1000
#define DCORE0_TPC4_ROM_TABLE_SECTION 0x1000

#define mmDCORE0_TPC4_EML_SPMU_BASE 0x1000007FF8801000ull
#define DCORE0_TPC4_EML_SPMU_MAX_OFFSET 0x1000
#define DCORE0_TPC4_EML_SPMU_SECTION 0x1000

#define mmDCORE0_TPC4_EML_ETF_BASE 0x1000007FF8802000ull
#define DCORE0_TPC4_EML_ETF_MAX_OFFSET 0x1000
#define DCORE0_TPC4_EML_ETF_SECTION 0x1000

#define mmDCORE0_TPC4_EML_STM_BASE 0x1000007FF8803000ull
#define DCORE0_TPC4_EML_STM_MAX_OFFSET 0x1000
#define DCORE0_TPC4_EML_STM_SECTION 0x2000

#define mmDCORE0_TPC4_EML_CTI_BASE 0x1000007FF8805000ull
#define DCORE0_TPC4_EML_CTI_MAX_OFFSET 0x1000
#define DCORE0_TPC4_EML_CTI_SECTION 0x1000

#define mmDCORE0_TPC4_EML_FUNNEL_BASE 0x1000007FF8806000ull
#define DCORE0_TPC4_EML_FUNNEL_MAX_OFFSET 0x1000
#define DCORE0_TPC4_EML_FUNNEL_SECTION 0x1000

#define mmDCORE0_TPC4_EML_BUSMON_0_BASE 0x1000007FF8807000ull
#define DCORE0_TPC4_EML_BUSMON_0_MAX_OFFSET 0x1000
#define DCORE0_TPC4_EML_BUSMON_0_SECTION 0x1000

#define mmDCORE0_TPC4_EML_BUSMON_1_BASE 0x1000007FF8808000ull
#define DCORE0_TPC4_EML_BUSMON_1_MAX_OFFSET 0x1000
#define DCORE0_TPC4_EML_BUSMON_1_SECTION 0x1000

#define mmDCORE0_TPC4_EML_BUSMON_2_BASE 0x1000007FF8809000ull
#define DCORE0_TPC4_EML_BUSMON_2_MAX_OFFSET 0x1000
#define DCORE0_TPC4_EML_BUSMON_2_SECTION 0x1000

#define mmDCORE0_TPC4_EML_BUSMON_3_BASE 0x1000007FF880A000ull
#define DCORE0_TPC4_EML_BUSMON_3_MAX_OFFSET 0x1000
#define DCORE0_TPC4_EML_BUSMON_3_SECTION 0x1000

#define mmDCORE0_TPC4_QM_ARC_RTT_BASE 0x1000007FF880B000ull
#define DCORE0_TPC4_QM_ARC_RTT_MAX_OFFSET 0x1400
#define DCORE0_TPC4_QM_ARC_RTT_SECTION 0x35000

#define mmDCORE0_TPC4_EML_CFG_BASE 0x1000007FF8840000ull
#define DCORE0_TPC4_EML_CFG_MAX_OFFSET 0x1000
#define DCORE0_TPC4_EML_CFG_SECTION 0xE800

#define mmDCORE0_TPC4_EML_CFG_SPECIAL_BASE 0x1000007FF8840E80ull
#define DCORE0_TPC4_EML_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC4_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x1000007FF8841000ull
#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE0_TPC4_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC4_EML_TPC_CFG_BASE 0x1000007FF8841000ull
#define DCORE0_TPC4_EML_TPC_CFG_MAX_OFFSET 0x1000
#define DCORE0_TPC4_EML_TPC_CFG_SECTION 0x5000

#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x1000007FF8841050ull
#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x1000007FF88410A0ull
#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x1000007FF88410F0ull
#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x1000007FF8841140ull
#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x1000007FF8841190ull
#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x1000007FF88411E0ull
#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x1000007FF8841230ull
#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x1000007FF8841280ull
#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x1000007FF88412D0ull
#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x1000007FF8841320ull
#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x1000007FF8841370ull
#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x1000007FF88413C0ull
#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x1000007FF8841410ull
#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x1000007FF8841460ull
#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x1000007FF88414B0ull
#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FF8841500ull
#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE0_TPC4_EML_TPC_CFG_KERNEL_BASE 0x1000007FF8841508ull
#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE0_TPC4_EML_TPC_CFG_KERNEL_SECTION 0xD400

#define mmDCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_0_BASE 0x1000007FF88415DCull
#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_1_BASE 0x1000007FF884162Cull
#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_2_BASE 0x1000007FF884167Cull
#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_3_BASE 0x1000007FF88416CCull
#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_4_BASE 0x1000007FF884171Cull
#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_5_BASE 0x1000007FF884176Cull
#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_6_BASE 0x1000007FF88417BCull
#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_7_BASE 0x1000007FF884180Cull
#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_8_BASE 0x1000007FF884185Cull
#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_9_BASE 0x1000007FF88418ACull
#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_10_BASE 0x1000007FF88418FCull
#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_11_BASE 0x1000007FF884194Cull
#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_12_BASE 0x1000007FF884199Cull
#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_13_BASE 0x1000007FF88419ECull
#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_14_BASE 0x1000007FF8841A3Cull
#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_15_BASE 0x1000007FF8841A8Cull
#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE0_TPC4_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE0_TPC4_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1000007FF8841ADCull
#define DCORE0_TPC4_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE0_TPC4_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE0_TPC4_EML_TPC_CFG_QM_BASE 0x1000007FF8841AE4ull
#define DCORE0_TPC4_EML_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCORE0_TPC4_EML_TPC_CFG_QM_SECTION 0x31C0

#define mmDCORE0_TPC4_EML_TPC_CFG_AXUSER_BASE 0x1000007FF8841E00ull
#define DCORE0_TPC4_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_TPC4_EML_TPC_CFG_AXUSER_SECTION 0x8000

#define mmDCORE0_TPC4_EML_TPC_CFG_SPECIAL_BASE 0x1000007FF8841E80ull
#define DCORE0_TPC4_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC4_EML_TPC_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC4_EML_QM_DCCM_BASE 0x1000007FF8842000ull
#define DCORE0_TPC4_EML_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE0_TPC4_EML_QM_DCCM_SECTION 0x8000

#define mmDCORE0_TPC4_EML_QM_ARCAUX_BASE 0x1000007FF884A000ull
#define DCORE0_TPC4_EML_QM_ARCAUX_MAX_OFFSET 0x1000
#define DCORE0_TPC4_EML_QM_ARCAUX_SECTION 0xE800

#define mmDCORE0_TPC4_EML_QM_ARCAUX_SPECIAL_BASE 0x1000007FF884AE80ull
#define DCORE0_TPC4_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC4_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180

#define mmDCORE0_TPC4_EML_TPC_QM_BASE 0x1000007FF884C000ull
#define DCORE0_TPC4_EML_TPC_QM_MAX_OFFSET 0x1000
#define DCORE0_TPC4_EML_TPC_QM_SECTION 0x9000

#define mmDCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FF884C900ull
#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FF884C908ull
#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FF884C910ull
#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FF884C918ull
#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FF884C920ull
#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FF884C928ull
#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FF884C930ull
#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FF884C938ull
#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FF884C940ull
#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FF884C948ull
#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE \
0x1000007FF884C950ull
#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE \
0x1000007FF884C958ull
#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE \
0x1000007FF884C960ull
#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE \
0x1000007FF884C968ull
#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE \
0x1000007FF884C970ull
#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE \
0x1000007FF884C978ull
#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE0_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE0_TPC4_EML_TPC_QM_AXUSER_SECURED_BASE 0x1000007FF884CB00ull
#define DCORE0_TPC4_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE0_TPC4_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE0_TPC4_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x1000007FF884CB80ull
#define DCORE0_TPC4_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE0_TPC4_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE0_TPC4_EML_TPC_QM_DBG_HBW_BASE 0x1000007FF884CC00ull
#define DCORE0_TPC4_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_TPC4_EML_TPC_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE0_TPC4_EML_TPC_QM_DBG_LBW_BASE 0x1000007FF884CC80ull
#define DCORE0_TPC4_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_TPC4_EML_TPC_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE0_TPC4_EML_TPC_QM_CGM_BASE 0x1000007FF884CD80ull
#define DCORE0_TPC4_EML_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCORE0_TPC4_EML_TPC_QM_CGM_SECTION 0x1000

#define mmDCORE0_TPC4_EML_TPC_QM_SPECIAL_BASE 0x1000007FF884CE80ull
#define DCORE0_TPC4_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC4_EML_TPC_QM_SPECIAL_SECTION 0x1B2180

#define mmDCORE0_TPC4_EML_CS_BASE 0x1000007FF89FF000ull
#define DCORE0_TPC4_EML_CS_MAX_OFFSET 0x1000
#define DCORE0_TPC4_EML_CS_SECTION 0x1000

#define mmDCORE0_TPC5_ROM_TABLE_BASE 0x1000007FF8A00000ull
#define DCORE0_TPC5_ROM_TABLE_MAX_OFFSET 0x1000
#define DCORE0_TPC5_ROM_TABLE_SECTION 0x1000

#define mmDCORE0_TPC5_EML_SPMU_BASE 0x1000007FF8A01000ull
#define DCORE0_TPC5_EML_SPMU_MAX_OFFSET 0x1000
#define DCORE0_TPC5_EML_SPMU_SECTION 0x1000

#define mmDCORE0_TPC5_EML_ETF_BASE 0x1000007FF8A02000ull
#define DCORE0_TPC5_EML_ETF_MAX_OFFSET 0x1000
#define DCORE0_TPC5_EML_ETF_SECTION 0x1000

#define mmDCORE0_TPC5_EML_STM_BASE 0x1000007FF8A03000ull
#define DCORE0_TPC5_EML_STM_MAX_OFFSET 0x1000
#define DCORE0_TPC5_EML_STM_SECTION 0x2000

#define mmDCORE0_TPC5_EML_CTI_BASE 0x1000007FF8A05000ull
#define DCORE0_TPC5_EML_CTI_MAX_OFFSET 0x1000
#define DCORE0_TPC5_EML_CTI_SECTION 0x1000

#define mmDCORE0_TPC5_EML_FUNNEL_BASE 0x1000007FF8A06000ull
#define DCORE0_TPC5_EML_FUNNEL_MAX_OFFSET 0x1000
#define DCORE0_TPC5_EML_FUNNEL_SECTION 0x1000

#define mmDCORE0_TPC5_EML_BUSMON_0_BASE 0x1000007FF8A07000ull
#define DCORE0_TPC5_EML_BUSMON_0_MAX_OFFSET 0x1000
#define DCORE0_TPC5_EML_BUSMON_0_SECTION 0x1000

#define mmDCORE0_TPC5_EML_BUSMON_1_BASE 0x1000007FF8A08000ull
#define DCORE0_TPC5_EML_BUSMON_1_MAX_OFFSET 0x1000
#define DCORE0_TPC5_EML_BUSMON_1_SECTION 0x1000

#define mmDCORE0_TPC5_EML_BUSMON_2_BASE 0x1000007FF8A09000ull
#define DCORE0_TPC5_EML_BUSMON_2_MAX_OFFSET 0x1000
#define DCORE0_TPC5_EML_BUSMON_2_SECTION 0x1000

#define mmDCORE0_TPC5_EML_BUSMON_3_BASE 0x1000007FF8A0A000ull
#define DCORE0_TPC5_EML_BUSMON_3_MAX_OFFSET 0x1000
#define DCORE0_TPC5_EML_BUSMON_3_SECTION 0x1000

#define mmDCORE0_TPC5_QM_ARC_RTT_BASE 0x1000007FF8A0B000ull
#define DCORE0_TPC5_QM_ARC_RTT_MAX_OFFSET 0x1400
#define DCORE0_TPC5_QM_ARC_RTT_SECTION 0x35000

#define mmDCORE0_TPC5_EML_CFG_BASE 0x1000007FF8A40000ull
#define DCORE0_TPC5_EML_CFG_MAX_OFFSET 0x1000
#define DCORE0_TPC5_EML_CFG_SECTION 0xE800

#define mmDCORE0_TPC5_EML_CFG_SPECIAL_BASE 0x1000007FF8A40E80ull
#define DCORE0_TPC5_EML_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC5_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x1000007FF8A41000ull
#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE0_TPC5_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC5_EML_TPC_CFG_BASE 0x1000007FF8A41000ull
#define DCORE0_TPC5_EML_TPC_CFG_MAX_OFFSET 0x1000
#define DCORE0_TPC5_EML_TPC_CFG_SECTION 0x5000

#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x1000007FF8A41050ull
#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x1000007FF8A410A0ull
#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x1000007FF8A410F0ull
#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x1000007FF8A41140ull
#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x1000007FF8A41190ull
#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x1000007FF8A411E0ull
#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x1000007FF8A41230ull
#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x1000007FF8A41280ull
#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x1000007FF8A412D0ull
#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x1000007FF8A41320ull
#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x1000007FF8A41370ull
#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x1000007FF8A413C0ull
#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x1000007FF8A41410ull
#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x1000007FF8A41460ull
#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x1000007FF8A414B0ull
#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FF8A41500ull
#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE0_TPC5_EML_TPC_CFG_KERNEL_BASE 0x1000007FF8A41508ull
#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE0_TPC5_EML_TPC_CFG_KERNEL_SECTION 0xD400

#define mmDCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_0_BASE 0x1000007FF8A415DCull
#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_1_BASE 0x1000007FF8A4162Cull
#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_2_BASE 0x1000007FF8A4167Cull
#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_3_BASE 0x1000007FF8A416CCull
#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_4_BASE 0x1000007FF8A4171Cull
#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_5_BASE 0x1000007FF8A4176Cull
#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_6_BASE 0x1000007FF8A417BCull
#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_7_BASE 0x1000007FF8A4180Cull
#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_8_BASE 0x1000007FF8A4185Cull
#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_9_BASE 0x1000007FF8A418ACull
#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_10_BASE 0x1000007FF8A418FCull
#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_11_BASE 0x1000007FF8A4194Cull
#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_12_BASE 0x1000007FF8A4199Cull
#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_13_BASE 0x1000007FF8A419ECull
#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_14_BASE 0x1000007FF8A41A3Cull
#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_15_BASE 0x1000007FF8A41A8Cull
#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE0_TPC5_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE0_TPC5_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1000007FF8A41ADCull
#define DCORE0_TPC5_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE0_TPC5_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE0_TPC5_EML_TPC_CFG_QM_BASE 0x1000007FF8A41AE4ull
#define DCORE0_TPC5_EML_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCORE0_TPC5_EML_TPC_CFG_QM_SECTION 0x31C0

#define mmDCORE0_TPC5_EML_TPC_CFG_AXUSER_BASE 0x1000007FF8A41E00ull
#define DCORE0_TPC5_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_TPC5_EML_TPC_CFG_AXUSER_SECTION 0x8000

#define mmDCORE0_TPC5_EML_TPC_CFG_SPECIAL_BASE 0x1000007FF8A41E80ull
#define DCORE0_TPC5_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC5_EML_TPC_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC5_EML_QM_DCCM_BASE 0x1000007FF8A42000ull
#define DCORE0_TPC5_EML_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE0_TPC5_EML_QM_DCCM_SECTION 0x8000

#define mmDCORE0_TPC5_EML_QM_ARCAUX_BASE 0x1000007FF8A4A000ull
#define DCORE0_TPC5_EML_QM_ARCAUX_MAX_OFFSET 0x1000
#define DCORE0_TPC5_EML_QM_ARCAUX_SECTION 0xE800

#define mmDCORE0_TPC5_EML_QM_ARCAUX_SPECIAL_BASE 0x1000007FF8A4AE80ull
#define DCORE0_TPC5_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC5_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180

#define mmDCORE0_TPC5_EML_TPC_QM_BASE 0x1000007FF8A4C000ull
#define DCORE0_TPC5_EML_TPC_QM_MAX_OFFSET 0x1000
#define DCORE0_TPC5_EML_TPC_QM_SECTION 0x9000

#define mmDCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FF8A4C900ull
#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FF8A4C908ull
#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FF8A4C910ull
#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FF8A4C918ull
#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FF8A4C920ull
#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FF8A4C928ull
#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FF8A4C930ull
#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FF8A4C938ull
#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FF8A4C940ull
#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FF8A4C948ull
#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE \
0x1000007FF8A4C950ull
#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE \
0x1000007FF8A4C958ull
#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE \
0x1000007FF8A4C960ull
#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE \
0x1000007FF8A4C968ull
#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE \
0x1000007FF8A4C970ull
#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE \
0x1000007FF8A4C978ull
#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE0_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE0_TPC5_EML_TPC_QM_AXUSER_SECURED_BASE 0x1000007FF8A4CB00ull
#define DCORE0_TPC5_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE0_TPC5_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE0_TPC5_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x1000007FF8A4CB80ull
#define DCORE0_TPC5_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE0_TPC5_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE0_TPC5_EML_TPC_QM_DBG_HBW_BASE 0x1000007FF8A4CC00ull
#define DCORE0_TPC5_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_TPC5_EML_TPC_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE0_TPC5_EML_TPC_QM_DBG_LBW_BASE 0x1000007FF8A4CC80ull
#define DCORE0_TPC5_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_TPC5_EML_TPC_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE0_TPC5_EML_TPC_QM_CGM_BASE 0x1000007FF8A4CD80ull
#define DCORE0_TPC5_EML_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCORE0_TPC5_EML_TPC_QM_CGM_SECTION 0x1000

#define mmDCORE0_TPC5_EML_TPC_QM_SPECIAL_BASE 0x1000007FF8A4CE80ull
#define DCORE0_TPC5_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC5_EML_TPC_QM_SPECIAL_SECTION 0x1B2180

#define mmDCORE0_TPC5_EML_CS_BASE 0x1000007FF8BFF000ull
#define DCORE0_TPC5_EML_CS_MAX_OFFSET 0x1000
#define DCORE0_TPC5_EML_CS_SECTION 0x1000

#define mmDCORE0_TPC6_ROM_TABLE_BASE 0x1000007FF8C00000ull
#define DCORE0_TPC6_ROM_TABLE_MAX_OFFSET 0x1000
#define DCORE0_TPC6_ROM_TABLE_SECTION 0x1000

#define mmDCORE0_TPC6_EML_SPMU_BASE 0x1000007FF8C01000ull
#define DCORE0_TPC6_EML_SPMU_MAX_OFFSET 0x1000
#define DCORE0_TPC6_EML_SPMU_SECTION 0x1000

#define mmDCORE0_TPC6_EML_ETF_BASE 0x1000007FF8C02000ull
#define DCORE0_TPC6_EML_ETF_MAX_OFFSET 0x1000
#define DCORE0_TPC6_EML_ETF_SECTION 0x1000

#define mmDCORE0_TPC6_EML_STM_BASE 0x1000007FF8C03000ull
#define DCORE0_TPC6_EML_STM_MAX_OFFSET 0x1000
#define DCORE0_TPC6_EML_STM_SECTION 0x2000

#define mmDCORE0_TPC6_EML_CTI_BASE 0x1000007FF8C05000ull
#define DCORE0_TPC6_EML_CTI_MAX_OFFSET 0x1000
#define DCORE0_TPC6_EML_CTI_SECTION 0x1000

#define mmDCORE0_TPC6_EML_FUNNEL_BASE 0x1000007FF8C06000ull
#define DCORE0_TPC6_EML_FUNNEL_MAX_OFFSET 0x1000
#define DCORE0_TPC6_EML_FUNNEL_SECTION 0x1000

#define mmDCORE0_TPC6_EML_BUSMON_0_BASE 0x1000007FF8C07000ull
#define DCORE0_TPC6_EML_BUSMON_0_MAX_OFFSET 0x1000
#define DCORE0_TPC6_EML_BUSMON_0_SECTION 0x1000

#define mmDCORE0_TPC6_EML_BUSMON_1_BASE 0x1000007FF8C08000ull
#define DCORE0_TPC6_EML_BUSMON_1_MAX_OFFSET 0x1000
#define DCORE0_TPC6_EML_BUSMON_1_SECTION 0x1000

#define mmDCORE0_TPC6_EML_BUSMON_2_BASE 0x1000007FF8C09000ull
#define DCORE0_TPC6_EML_BUSMON_2_MAX_OFFSET 0x1000
#define DCORE0_TPC6_EML_BUSMON_2_SECTION 0x1000

#define mmDCORE0_TPC6_EML_BUSMON_3_BASE 0x1000007FF8C0A000ull
#define DCORE0_TPC6_EML_BUSMON_3_MAX_OFFSET 0x1000
#define DCORE0_TPC6_EML_BUSMON_3_SECTION 0x1000

#define mmDCORE0_TPC6_QM_ARC_RTT_BASE 0x1000007FF8C0B000ull
#define DCORE0_TPC6_QM_ARC_RTT_MAX_OFFSET 0x1400
#define DCORE0_TPC6_QM_ARC_RTT_SECTION 0x35000

#define mmDCORE0_TPC6_EML_CFG_BASE 0x1000007FF8C40000ull
#define DCORE0_TPC6_EML_CFG_MAX_OFFSET 0x1000
#define DCORE0_TPC6_EML_CFG_SECTION 0xE800

#define mmDCORE0_TPC6_EML_CFG_SPECIAL_BASE 0x1000007FF8C40E80ull
#define DCORE0_TPC6_EML_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC6_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x1000007FF8C41000ull
#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE0_TPC6_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC6_EML_TPC_CFG_BASE 0x1000007FF8C41000ull
#define DCORE0_TPC6_EML_TPC_CFG_MAX_OFFSET 0x1000
#define DCORE0_TPC6_EML_TPC_CFG_SECTION 0x5000

#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x1000007FF8C41050ull
#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x1000007FF8C410A0ull
#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x1000007FF8C410F0ull
#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x1000007FF8C41140ull
#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x1000007FF8C41190ull
#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x1000007FF8C411E0ull
#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x1000007FF8C41230ull
#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x1000007FF8C41280ull
#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x1000007FF8C412D0ull
#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x1000007FF8C41320ull
#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x1000007FF8C41370ull
#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x1000007FF8C413C0ull
#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x1000007FF8C41410ull
#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x1000007FF8C41460ull
#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x1000007FF8C414B0ull
#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FF8C41500ull
#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE0_TPC6_EML_TPC_CFG_KERNEL_BASE 0x1000007FF8C41508ull
#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE0_TPC6_EML_TPC_CFG_KERNEL_SECTION 0xD400

#define mmDCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_0_BASE 0x1000007FF8C415DCull
#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_1_BASE 0x1000007FF8C4162Cull
#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_2_BASE 0x1000007FF8C4167Cull
#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_3_BASE 0x1000007FF8C416CCull
#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_4_BASE 0x1000007FF8C4171Cull
#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_5_BASE 0x1000007FF8C4176Cull
#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_6_BASE 0x1000007FF8C417BCull
#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_7_BASE 0x1000007FF8C4180Cull
#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_8_BASE 0x1000007FF8C4185Cull
#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_9_BASE 0x1000007FF8C418ACull
#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_10_BASE 0x1000007FF8C418FCull
#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_11_BASE 0x1000007FF8C4194Cull
#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_12_BASE 0x1000007FF8C4199Cull
#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_13_BASE 0x1000007FF8C419ECull
#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_14_BASE 0x1000007FF8C41A3Cull
#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_15_BASE 0x1000007FF8C41A8Cull
#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE0_TPC6_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE0_TPC6_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1000007FF8C41ADCull
#define DCORE0_TPC6_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE0_TPC6_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE0_TPC6_EML_TPC_CFG_QM_BASE 0x1000007FF8C41AE4ull
#define DCORE0_TPC6_EML_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCORE0_TPC6_EML_TPC_CFG_QM_SECTION 0x31C0

#define mmDCORE0_TPC6_EML_TPC_CFG_AXUSER_BASE 0x1000007FF8C41E00ull
#define DCORE0_TPC6_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_TPC6_EML_TPC_CFG_AXUSER_SECTION 0x8000

#define mmDCORE0_TPC6_EML_TPC_CFG_SPECIAL_BASE 0x1000007FF8C41E80ull
#define DCORE0_TPC6_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC6_EML_TPC_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC6_EML_QM_DCCM_BASE 0x1000007FF8C42000ull
#define DCORE0_TPC6_EML_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE0_TPC6_EML_QM_DCCM_SECTION 0x8000

#define mmDCORE0_TPC6_EML_QM_ARCAUX_BASE 0x1000007FF8C4A000ull
#define DCORE0_TPC6_EML_QM_ARCAUX_MAX_OFFSET 0x1000
#define DCORE0_TPC6_EML_QM_ARCAUX_SECTION 0xE800

#define mmDCORE0_TPC6_EML_QM_ARCAUX_SPECIAL_BASE 0x1000007FF8C4AE80ull
#define DCORE0_TPC6_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC6_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180

#define mmDCORE0_TPC6_EML_TPC_QM_BASE 0x1000007FF8C4C000ull
#define DCORE0_TPC6_EML_TPC_QM_MAX_OFFSET 0x1000
#define DCORE0_TPC6_EML_TPC_QM_SECTION 0x9000

#define mmDCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FF8C4C900ull
#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FF8C4C908ull
#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FF8C4C910ull
#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FF8C4C918ull
#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FF8C4C920ull
#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FF8C4C928ull
#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FF8C4C930ull
#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FF8C4C938ull
#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FF8C4C940ull
#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FF8C4C948ull
#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE \
0x1000007FF8C4C950ull
#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE \
0x1000007FF8C4C958ull
#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE \
0x1000007FF8C4C960ull
#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE \
0x1000007FF8C4C968ull
#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE \
0x1000007FF8C4C970ull
#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE \
0x1000007FF8C4C978ull
#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE0_TPC6_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE0_TPC6_EML_TPC_QM_AXUSER_SECURED_BASE 0x1000007FF8C4CB00ull
#define DCORE0_TPC6_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE0_TPC6_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE0_TPC6_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x1000007FF8C4CB80ull
#define DCORE0_TPC6_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE0_TPC6_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE0_TPC6_EML_TPC_QM_DBG_HBW_BASE 0x1000007FF8C4CC00ull
#define DCORE0_TPC6_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_TPC6_EML_TPC_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE0_TPC6_EML_TPC_QM_DBG_LBW_BASE 0x1000007FF8C4CC80ull
#define DCORE0_TPC6_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_TPC6_EML_TPC_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE0_TPC6_EML_TPC_QM_CGM_BASE 0x1000007FF8C4CD80ull
#define DCORE0_TPC6_EML_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCORE0_TPC6_EML_TPC_QM_CGM_SECTION 0x1000

#define mmDCORE0_TPC6_EML_TPC_QM_SPECIAL_BASE 0x1000007FF8C4CE80ull
#define DCORE0_TPC6_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC6_EML_TPC_QM_SPECIAL_SECTION 0x1B2180

#define mmDCORE0_TPC6_EML_CS_BASE 0x1000007FF8DFF000ull
#define DCORE0_TPC6_EML_CS_MAX_OFFSET 0x1000
#define DCORE0_TPC6_EML_CS_SECTION 0x201000

#define mmDCORE1_TPC0_ROM_TABLE_BASE 0x1000007FF9000000ull
#define DCORE1_TPC0_ROM_TABLE_MAX_OFFSET 0x1000
#define DCORE1_TPC0_ROM_TABLE_SECTION 0x1000

#define mmDCORE1_TPC0_EML_SPMU_BASE 0x1000007FF9001000ull
#define DCORE1_TPC0_EML_SPMU_MAX_OFFSET 0x1000
#define DCORE1_TPC0_EML_SPMU_SECTION 0x1000

#define mmDCORE1_TPC0_EML_ETF_BASE 0x1000007FF9002000ull
#define DCORE1_TPC0_EML_ETF_MAX_OFFSET 0x1000
#define DCORE1_TPC0_EML_ETF_SECTION 0x1000

#define mmDCORE1_TPC0_EML_STM_BASE 0x1000007FF9003000ull
#define DCORE1_TPC0_EML_STM_MAX_OFFSET 0x1000
#define DCORE1_TPC0_EML_STM_SECTION 0x2000

#define mmDCORE1_TPC0_EML_CTI_BASE 0x1000007FF9005000ull
#define DCORE1_TPC0_EML_CTI_MAX_OFFSET 0x1000
#define DCORE1_TPC0_EML_CTI_SECTION 0x1000

#define mmDCORE1_TPC0_EML_FUNNEL_BASE 0x1000007FF9006000ull
#define DCORE1_TPC0_EML_FUNNEL_MAX_OFFSET 0x1000
#define DCORE1_TPC0_EML_FUNNEL_SECTION 0x1000

#define mmDCORE1_TPC0_EML_BUSMON_0_BASE 0x1000007FF9007000ull
#define DCORE1_TPC0_EML_BUSMON_0_MAX_OFFSET 0x1000
#define DCORE1_TPC0_EML_BUSMON_0_SECTION 0x1000

#define mmDCORE1_TPC0_EML_BUSMON_1_BASE 0x1000007FF9008000ull
#define DCORE1_TPC0_EML_BUSMON_1_MAX_OFFSET 0x1000
#define DCORE1_TPC0_EML_BUSMON_1_SECTION 0x1000

#define mmDCORE1_TPC0_EML_BUSMON_2_BASE 0x1000007FF9009000ull
#define DCORE1_TPC0_EML_BUSMON_2_MAX_OFFSET 0x1000
#define DCORE1_TPC0_EML_BUSMON_2_SECTION 0x1000

#define mmDCORE1_TPC0_EML_BUSMON_3_BASE 0x1000007FF900A000ull
#define DCORE1_TPC0_EML_BUSMON_3_MAX_OFFSET 0x1000
#define DCORE1_TPC0_EML_BUSMON_3_SECTION 0x1000

#define mmDCORE1_TPC0_QM_ARC_RTT_BASE 0x1000007FF900B000ull
#define DCORE1_TPC0_QM_ARC_RTT_MAX_OFFSET 0x1400
#define DCORE1_TPC0_QM_ARC_RTT_SECTION 0x35000

#define mmDCORE1_TPC0_EML_CFG_BASE 0x1000007FF9040000ull
#define DCORE1_TPC0_EML_CFG_MAX_OFFSET 0x1000
#define DCORE1_TPC0_EML_CFG_SECTION 0xE800

#define mmDCORE1_TPC0_EML_CFG_SPECIAL_BASE 0x1000007FF9040E80ull
#define DCORE1_TPC0_EML_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC0_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x1000007FF9041000ull
#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE1_TPC0_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC0_EML_TPC_CFG_BASE 0x1000007FF9041000ull
#define DCORE1_TPC0_EML_TPC_CFG_MAX_OFFSET 0x1000
#define DCORE1_TPC0_EML_TPC_CFG_SECTION 0x5000

#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x1000007FF9041050ull
#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x1000007FF90410A0ull
#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x1000007FF90410F0ull
#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x1000007FF9041140ull
#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x1000007FF9041190ull
#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x1000007FF90411E0ull
#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x1000007FF9041230ull
#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x1000007FF9041280ull
#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x1000007FF90412D0ull
#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x1000007FF9041320ull
#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x1000007FF9041370ull
#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x1000007FF90413C0ull
#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x1000007FF9041410ull
#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x1000007FF9041460ull
#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x1000007FF90414B0ull
#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FF9041500ull
#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE1_TPC0_EML_TPC_CFG_KERNEL_BASE 0x1000007FF9041508ull
#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE1_TPC0_EML_TPC_CFG_KERNEL_SECTION 0xD400

#define mmDCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_0_BASE 0x1000007FF90415DCull
#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_1_BASE 0x1000007FF904162Cull
#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_2_BASE 0x1000007FF904167Cull
#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_3_BASE 0x1000007FF90416CCull
#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_4_BASE 0x1000007FF904171Cull
#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_5_BASE 0x1000007FF904176Cull
#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_6_BASE 0x1000007FF90417BCull
#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_7_BASE 0x1000007FF904180Cull
#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_8_BASE 0x1000007FF904185Cull
#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_9_BASE 0x1000007FF90418ACull
#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_10_BASE 0x1000007FF90418FCull
#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_11_BASE 0x1000007FF904194Cull
#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_12_BASE 0x1000007FF904199Cull
#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_13_BASE 0x1000007FF90419ECull
#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_14_BASE 0x1000007FF9041A3Cull
#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_15_BASE 0x1000007FF9041A8Cull
#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE1_TPC0_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE1_TPC0_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1000007FF9041ADCull
#define DCORE1_TPC0_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE1_TPC0_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE1_TPC0_EML_TPC_CFG_QM_BASE 0x1000007FF9041AE4ull
#define DCORE1_TPC0_EML_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCORE1_TPC0_EML_TPC_CFG_QM_SECTION 0x31C0

#define mmDCORE1_TPC0_EML_TPC_CFG_AXUSER_BASE 0x1000007FF9041E00ull
#define DCORE1_TPC0_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_TPC0_EML_TPC_CFG_AXUSER_SECTION 0x8000

#define mmDCORE1_TPC0_EML_TPC_CFG_SPECIAL_BASE 0x1000007FF9041E80ull
#define DCORE1_TPC0_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC0_EML_TPC_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC0_EML_QM_DCCM_BASE 0x1000007FF9042000ull
#define DCORE1_TPC0_EML_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE1_TPC0_EML_QM_DCCM_SECTION 0x8000

#define mmDCORE1_TPC0_EML_QM_ARCAUX_BASE 0x1000007FF904A000ull
#define DCORE1_TPC0_EML_QM_ARCAUX_MAX_OFFSET 0x1000
#define DCORE1_TPC0_EML_QM_ARCAUX_SECTION 0xE800

#define mmDCORE1_TPC0_EML_QM_ARCAUX_SPECIAL_BASE 0x1000007FF904AE80ull
#define DCORE1_TPC0_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC0_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180

#define mmDCORE1_TPC0_EML_TPC_QM_BASE 0x1000007FF904C000ull
#define DCORE1_TPC0_EML_TPC_QM_MAX_OFFSET 0x1000
#define DCORE1_TPC0_EML_TPC_QM_SECTION 0x9000

#define mmDCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FF904C900ull
#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FF904C908ull
#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FF904C910ull
#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FF904C918ull
#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FF904C920ull
#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FF904C928ull
#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FF904C930ull
#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FF904C938ull
#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FF904C940ull
#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FF904C948ull
#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE \
0x1000007FF904C950ull
#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE \
0x1000007FF904C958ull
#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE \
0x1000007FF904C960ull
#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE \
0x1000007FF904C968ull
#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE \
0x1000007FF904C970ull
#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE \
0x1000007FF904C978ull
#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE1_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE1_TPC0_EML_TPC_QM_AXUSER_SECURED_BASE 0x1000007FF904CB00ull
#define DCORE1_TPC0_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE1_TPC0_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE1_TPC0_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x1000007FF904CB80ull
#define DCORE1_TPC0_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE1_TPC0_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE1_TPC0_EML_TPC_QM_DBG_HBW_BASE 0x1000007FF904CC00ull
#define DCORE1_TPC0_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_TPC0_EML_TPC_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE1_TPC0_EML_TPC_QM_DBG_LBW_BASE 0x1000007FF904CC80ull
#define DCORE1_TPC0_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_TPC0_EML_TPC_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE1_TPC0_EML_TPC_QM_CGM_BASE 0x1000007FF904CD80ull
#define DCORE1_TPC0_EML_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCORE1_TPC0_EML_TPC_QM_CGM_SECTION 0x1000

#define mmDCORE1_TPC0_EML_TPC_QM_SPECIAL_BASE 0x1000007FF904CE80ull
#define DCORE1_TPC0_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC0_EML_TPC_QM_SPECIAL_SECTION 0x1B2180

#define mmDCORE1_TPC0_EML_CS_BASE 0x1000007FF91FF000ull
#define DCORE1_TPC0_EML_CS_MAX_OFFSET 0x1000
#define DCORE1_TPC0_EML_CS_SECTION 0x1000

#define mmDCORE1_TPC1_ROM_TABLE_BASE 0x1000007FF9200000ull
#define DCORE1_TPC1_ROM_TABLE_MAX_OFFSET 0x1000
#define DCORE1_TPC1_ROM_TABLE_SECTION 0x1000

#define mmDCORE1_TPC1_EML_SPMU_BASE 0x1000007FF9201000ull
#define DCORE1_TPC1_EML_SPMU_MAX_OFFSET 0x1000
#define DCORE1_TPC1_EML_SPMU_SECTION 0x1000

#define mmDCORE1_TPC1_EML_ETF_BASE 0x1000007FF9202000ull
#define DCORE1_TPC1_EML_ETF_MAX_OFFSET 0x1000
#define DCORE1_TPC1_EML_ETF_SECTION 0x1000

#define mmDCORE1_TPC1_EML_STM_BASE 0x1000007FF9203000ull
#define DCORE1_TPC1_EML_STM_MAX_OFFSET 0x1000
#define DCORE1_TPC1_EML_STM_SECTION 0x2000

#define mmDCORE1_TPC1_EML_CTI_BASE 0x1000007FF9205000ull
#define DCORE1_TPC1_EML_CTI_MAX_OFFSET 0x1000
#define DCORE1_TPC1_EML_CTI_SECTION 0x1000

#define mmDCORE1_TPC1_EML_FUNNEL_BASE 0x1000007FF9206000ull
#define DCORE1_TPC1_EML_FUNNEL_MAX_OFFSET 0x1000
#define DCORE1_TPC1_EML_FUNNEL_SECTION 0x1000

#define mmDCORE1_TPC1_EML_BUSMON_0_BASE 0x1000007FF9207000ull
#define DCORE1_TPC1_EML_BUSMON_0_MAX_OFFSET 0x1000
#define DCORE1_TPC1_EML_BUSMON_0_SECTION 0x1000

#define mmDCORE1_TPC1_EML_BUSMON_1_BASE 0x1000007FF9208000ull
#define DCORE1_TPC1_EML_BUSMON_1_MAX_OFFSET 0x1000
#define DCORE1_TPC1_EML_BUSMON_1_SECTION 0x1000

#define mmDCORE1_TPC1_EML_BUSMON_2_BASE 0x1000007FF9209000ull
#define DCORE1_TPC1_EML_BUSMON_2_MAX_OFFSET 0x1000
#define DCORE1_TPC1_EML_BUSMON_2_SECTION 0x1000

#define mmDCORE1_TPC1_EML_BUSMON_3_BASE 0x1000007FF920A000ull
#define DCORE1_TPC1_EML_BUSMON_3_MAX_OFFSET 0x1000
#define DCORE1_TPC1_EML_BUSMON_3_SECTION 0x1000

#define mmDCORE1_TPC1_QM_ARC_RTT_BASE 0x1000007FF920B000ull
#define DCORE1_TPC1_QM_ARC_RTT_MAX_OFFSET 0x1400
#define DCORE1_TPC1_QM_ARC_RTT_SECTION 0x35000

#define mmDCORE1_TPC1_EML_CFG_BASE 0x1000007FF9240000ull
#define DCORE1_TPC1_EML_CFG_MAX_OFFSET 0x1000
#define DCORE1_TPC1_EML_CFG_SECTION 0xE800

#define mmDCORE1_TPC1_EML_CFG_SPECIAL_BASE 0x1000007FF9240E80ull
#define DCORE1_TPC1_EML_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC1_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x1000007FF9241000ull
#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE1_TPC1_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC1_EML_TPC_CFG_BASE 0x1000007FF9241000ull
#define DCORE1_TPC1_EML_TPC_CFG_MAX_OFFSET 0x1000
#define DCORE1_TPC1_EML_TPC_CFG_SECTION 0x5000

#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x1000007FF9241050ull
#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x1000007FF92410A0ull
#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x1000007FF92410F0ull
#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x1000007FF9241140ull
#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x1000007FF9241190ull
#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x1000007FF92411E0ull
#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x1000007FF9241230ull
#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x1000007FF9241280ull
#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x1000007FF92412D0ull
#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x1000007FF9241320ull
#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x1000007FF9241370ull
#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x1000007FF92413C0ull
#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x1000007FF9241410ull
#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x1000007FF9241460ull
#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x1000007FF92414B0ull
#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FF9241500ull
#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE1_TPC1_EML_TPC_CFG_KERNEL_BASE 0x1000007FF9241508ull
#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE1_TPC1_EML_TPC_CFG_KERNEL_SECTION 0xD400

#define mmDCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_0_BASE 0x1000007FF92415DCull
#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_1_BASE 0x1000007FF924162Cull
#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_2_BASE 0x1000007FF924167Cull
#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_3_BASE 0x1000007FF92416CCull
#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_4_BASE 0x1000007FF924171Cull
#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_5_BASE 0x1000007FF924176Cull
#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_6_BASE 0x1000007FF92417BCull
#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_7_BASE 0x1000007FF924180Cull
#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_8_BASE 0x1000007FF924185Cull
#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_9_BASE 0x1000007FF92418ACull
#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_10_BASE 0x1000007FF92418FCull
#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_11_BASE 0x1000007FF924194Cull
#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_12_BASE 0x1000007FF924199Cull
#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_13_BASE 0x1000007FF92419ECull
#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_14_BASE 0x1000007FF9241A3Cull
#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_15_BASE 0x1000007FF9241A8Cull
#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE1_TPC1_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE1_TPC1_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1000007FF9241ADCull
#define DCORE1_TPC1_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE1_TPC1_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE1_TPC1_EML_TPC_CFG_QM_BASE 0x1000007FF9241AE4ull
#define DCORE1_TPC1_EML_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCORE1_TPC1_EML_TPC_CFG_QM_SECTION 0x31C0

#define mmDCORE1_TPC1_EML_TPC_CFG_AXUSER_BASE 0x1000007FF9241E00ull
#define DCORE1_TPC1_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_TPC1_EML_TPC_CFG_AXUSER_SECTION 0x8000

#define mmDCORE1_TPC1_EML_TPC_CFG_SPECIAL_BASE 0x1000007FF9241E80ull
#define DCORE1_TPC1_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC1_EML_TPC_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC1_EML_QM_DCCM_BASE 0x1000007FF9242000ull
#define DCORE1_TPC1_EML_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE1_TPC1_EML_QM_DCCM_SECTION 0x8000

#define mmDCORE1_TPC1_EML_QM_ARCAUX_BASE 0x1000007FF924A000ull
#define DCORE1_TPC1_EML_QM_ARCAUX_MAX_OFFSET 0x1000
#define DCORE1_TPC1_EML_QM_ARCAUX_SECTION 0xE800

#define mmDCORE1_TPC1_EML_QM_ARCAUX_SPECIAL_BASE 0x1000007FF924AE80ull
#define DCORE1_TPC1_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC1_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180

#define mmDCORE1_TPC1_EML_TPC_QM_BASE 0x1000007FF924C000ull
#define DCORE1_TPC1_EML_TPC_QM_MAX_OFFSET 0x1000
#define DCORE1_TPC1_EML_TPC_QM_SECTION 0x9000

#define mmDCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FF924C900ull
#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FF924C908ull
#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FF924C910ull
#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FF924C918ull
#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FF924C920ull
#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FF924C928ull
#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FF924C930ull
#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FF924C938ull
#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FF924C940ull
#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FF924C948ull
#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE \
0x1000007FF924C950ull
#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE \
0x1000007FF924C958ull
#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE \
0x1000007FF924C960ull
#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE \
0x1000007FF924C968ull
#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE \
0x1000007FF924C970ull
#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE \
0x1000007FF924C978ull
#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE1_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE1_TPC1_EML_TPC_QM_AXUSER_SECURED_BASE 0x1000007FF924CB00ull
#define DCORE1_TPC1_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE1_TPC1_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE1_TPC1_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x1000007FF924CB80ull
#define DCORE1_TPC1_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE1_TPC1_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE1_TPC1_EML_TPC_QM_DBG_HBW_BASE 0x1000007FF924CC00ull
#define DCORE1_TPC1_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_TPC1_EML_TPC_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE1_TPC1_EML_TPC_QM_DBG_LBW_BASE 0x1000007FF924CC80ull
#define DCORE1_TPC1_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_TPC1_EML_TPC_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE1_TPC1_EML_TPC_QM_CGM_BASE 0x1000007FF924CD80ull
#define DCORE1_TPC1_EML_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCORE1_TPC1_EML_TPC_QM_CGM_SECTION 0x1000

#define mmDCORE1_TPC1_EML_TPC_QM_SPECIAL_BASE 0x1000007FF924CE80ull
#define DCORE1_TPC1_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC1_EML_TPC_QM_SPECIAL_SECTION 0x1B2180

#define mmDCORE1_TPC1_EML_CS_BASE 0x1000007FF93FF000ull
#define DCORE1_TPC1_EML_CS_MAX_OFFSET 0x1000
#define DCORE1_TPC1_EML_CS_SECTION 0x1000

#define mmDCORE1_TPC2_ROM_TABLE_BASE 0x1000007FF9400000ull
#define DCORE1_TPC2_ROM_TABLE_MAX_OFFSET 0x1000
#define DCORE1_TPC2_ROM_TABLE_SECTION 0x1000

#define mmDCORE1_TPC2_EML_SPMU_BASE 0x1000007FF9401000ull
#define DCORE1_TPC2_EML_SPMU_MAX_OFFSET 0x1000
#define DCORE1_TPC2_EML_SPMU_SECTION 0x1000

#define mmDCORE1_TPC2_EML_ETF_BASE 0x1000007FF9402000ull
#define DCORE1_TPC2_EML_ETF_MAX_OFFSET 0x1000
#define DCORE1_TPC2_EML_ETF_SECTION 0x1000

#define mmDCORE1_TPC2_EML_STM_BASE 0x1000007FF9403000ull
#define DCORE1_TPC2_EML_STM_MAX_OFFSET 0x1000
#define DCORE1_TPC2_EML_STM_SECTION 0x2000

#define mmDCORE1_TPC2_EML_CTI_BASE 0x1000007FF9405000ull
#define DCORE1_TPC2_EML_CTI_MAX_OFFSET 0x1000
#define DCORE1_TPC2_EML_CTI_SECTION 0x1000

#define mmDCORE1_TPC2_EML_FUNNEL_BASE 0x1000007FF9406000ull
#define DCORE1_TPC2_EML_FUNNEL_MAX_OFFSET 0x1000
#define DCORE1_TPC2_EML_FUNNEL_SECTION 0x1000

#define mmDCORE1_TPC2_EML_BUSMON_0_BASE 0x1000007FF9407000ull
#define DCORE1_TPC2_EML_BUSMON_0_MAX_OFFSET 0x1000
#define DCORE1_TPC2_EML_BUSMON_0_SECTION 0x1000

#define mmDCORE1_TPC2_EML_BUSMON_1_BASE 0x1000007FF9408000ull
#define DCORE1_TPC2_EML_BUSMON_1_MAX_OFFSET 0x1000
#define DCORE1_TPC2_EML_BUSMON_1_SECTION 0x1000

#define mmDCORE1_TPC2_EML_BUSMON_2_BASE 0x1000007FF9409000ull
#define DCORE1_TPC2_EML_BUSMON_2_MAX_OFFSET 0x1000
#define DCORE1_TPC2_EML_BUSMON_2_SECTION 0x1000

#define mmDCORE1_TPC2_EML_BUSMON_3_BASE 0x1000007FF940A000ull
#define DCORE1_TPC2_EML_BUSMON_3_MAX_OFFSET 0x1000
#define DCORE1_TPC2_EML_BUSMON_3_SECTION 0x1000

#define mmDCORE1_TPC2_QM_ARC_RTT_BASE 0x1000007FF940B000ull
#define DCORE1_TPC2_QM_ARC_RTT_MAX_OFFSET 0x1400
#define DCORE1_TPC2_QM_ARC_RTT_SECTION 0x35000

#define mmDCORE1_TPC2_EML_CFG_BASE 0x1000007FF9440000ull
#define DCORE1_TPC2_EML_CFG_MAX_OFFSET 0x1000
#define DCORE1_TPC2_EML_CFG_SECTION 0xE800

#define mmDCORE1_TPC2_EML_CFG_SPECIAL_BASE 0x1000007FF9440E80ull
#define DCORE1_TPC2_EML_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC2_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x1000007FF9441000ull
#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE1_TPC2_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC2_EML_TPC_CFG_BASE 0x1000007FF9441000ull
#define DCORE1_TPC2_EML_TPC_CFG_MAX_OFFSET 0x1000
#define DCORE1_TPC2_EML_TPC_CFG_SECTION 0x5000

#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x1000007FF9441050ull
#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x1000007FF94410A0ull
#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x1000007FF94410F0ull
#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x1000007FF9441140ull
#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x1000007FF9441190ull
#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x1000007FF94411E0ull
#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x1000007FF9441230ull
#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x1000007FF9441280ull
#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x1000007FF94412D0ull
#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x1000007FF9441320ull
#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x1000007FF9441370ull
#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x1000007FF94413C0ull
#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x1000007FF9441410ull
#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x1000007FF9441460ull
#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x1000007FF94414B0ull
#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FF9441500ull
#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE1_TPC2_EML_TPC_CFG_KERNEL_BASE 0x1000007FF9441508ull
#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE1_TPC2_EML_TPC_CFG_KERNEL_SECTION 0xD400

#define mmDCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_0_BASE 0x1000007FF94415DCull
#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_1_BASE 0x1000007FF944162Cull
#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_2_BASE 0x1000007FF944167Cull
#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_3_BASE 0x1000007FF94416CCull
#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_4_BASE 0x1000007FF944171Cull
#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_5_BASE 0x1000007FF944176Cull
#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_6_BASE 0x1000007FF94417BCull
#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_7_BASE 0x1000007FF944180Cull
#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_8_BASE 0x1000007FF944185Cull
#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_9_BASE 0x1000007FF94418ACull
#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_10_BASE 0x1000007FF94418FCull
#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_11_BASE 0x1000007FF944194Cull
#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_12_BASE 0x1000007FF944199Cull
#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_13_BASE 0x1000007FF94419ECull
#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_14_BASE 0x1000007FF9441A3Cull
#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_15_BASE 0x1000007FF9441A8Cull
#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE1_TPC2_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE1_TPC2_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1000007FF9441ADCull
#define DCORE1_TPC2_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE1_TPC2_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE1_TPC2_EML_TPC_CFG_QM_BASE 0x1000007FF9441AE4ull
#define DCORE1_TPC2_EML_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCORE1_TPC2_EML_TPC_CFG_QM_SECTION 0x31C0

#define mmDCORE1_TPC2_EML_TPC_CFG_AXUSER_BASE 0x1000007FF9441E00ull
#define DCORE1_TPC2_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_TPC2_EML_TPC_CFG_AXUSER_SECTION 0x8000

#define mmDCORE1_TPC2_EML_TPC_CFG_SPECIAL_BASE 0x1000007FF9441E80ull
#define DCORE1_TPC2_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC2_EML_TPC_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC2_EML_QM_DCCM_BASE 0x1000007FF9442000ull
#define DCORE1_TPC2_EML_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE1_TPC2_EML_QM_DCCM_SECTION 0x8000

#define mmDCORE1_TPC2_EML_QM_ARCAUX_BASE 0x1000007FF944A000ull
#define DCORE1_TPC2_EML_QM_ARCAUX_MAX_OFFSET 0x1000
#define DCORE1_TPC2_EML_QM_ARCAUX_SECTION 0xE800

#define mmDCORE1_TPC2_EML_QM_ARCAUX_SPECIAL_BASE 0x1000007FF944AE80ull
#define DCORE1_TPC2_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC2_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180

#define mmDCORE1_TPC2_EML_TPC_QM_BASE 0x1000007FF944C000ull
#define DCORE1_TPC2_EML_TPC_QM_MAX_OFFSET 0x1000
#define DCORE1_TPC2_EML_TPC_QM_SECTION 0x9000

#define mmDCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FF944C900ull
#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FF944C908ull
#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FF944C910ull
#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FF944C918ull
#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FF944C920ull
#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FF944C928ull
#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FF944C930ull
#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FF944C938ull
#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FF944C940ull
#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FF944C948ull
#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE \
0x1000007FF944C950ull
#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE \
0x1000007FF944C958ull
#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE \
0x1000007FF944C960ull
#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE \
0x1000007FF944C968ull
#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE \
0x1000007FF944C970ull
#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE \
0x1000007FF944C978ull
#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE1_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE1_TPC2_EML_TPC_QM_AXUSER_SECURED_BASE 0x1000007FF944CB00ull
#define DCORE1_TPC2_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE1_TPC2_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE1_TPC2_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x1000007FF944CB80ull
#define DCORE1_TPC2_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE1_TPC2_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE1_TPC2_EML_TPC_QM_DBG_HBW_BASE 0x1000007FF944CC00ull
#define DCORE1_TPC2_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_TPC2_EML_TPC_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE1_TPC2_EML_TPC_QM_DBG_LBW_BASE 0x1000007FF944CC80ull
#define DCORE1_TPC2_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_TPC2_EML_TPC_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE1_TPC2_EML_TPC_QM_CGM_BASE 0x1000007FF944CD80ull
#define DCORE1_TPC2_EML_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCORE1_TPC2_EML_TPC_QM_CGM_SECTION 0x1000

#define mmDCORE1_TPC2_EML_TPC_QM_SPECIAL_BASE 0x1000007FF944CE80ull
#define DCORE1_TPC2_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC2_EML_TPC_QM_SPECIAL_SECTION 0x1B2180

#define mmDCORE1_TPC2_EML_CS_BASE 0x1000007FF95FF000ull
#define DCORE1_TPC2_EML_CS_MAX_OFFSET 0x1000
#define DCORE1_TPC2_EML_CS_SECTION 0x1000

#define mmDCORE1_TPC3_ROM_TABLE_BASE 0x1000007FF9600000ull
#define DCORE1_TPC3_ROM_TABLE_MAX_OFFSET 0x1000
#define DCORE1_TPC3_ROM_TABLE_SECTION 0x1000

#define mmDCORE1_TPC3_EML_SPMU_BASE 0x1000007FF9601000ull
#define DCORE1_TPC3_EML_SPMU_MAX_OFFSET 0x1000
#define DCORE1_TPC3_EML_SPMU_SECTION 0x1000

#define mmDCORE1_TPC3_EML_ETF_BASE 0x1000007FF9602000ull
#define DCORE1_TPC3_EML_ETF_MAX_OFFSET 0x1000
#define DCORE1_TPC3_EML_ETF_SECTION 0x1000

#define mmDCORE1_TPC3_EML_STM_BASE 0x1000007FF9603000ull
#define DCORE1_TPC3_EML_STM_MAX_OFFSET 0x1000
#define DCORE1_TPC3_EML_STM_SECTION 0x2000

#define mmDCORE1_TPC3_EML_CTI_BASE 0x1000007FF9605000ull
#define DCORE1_TPC3_EML_CTI_MAX_OFFSET 0x1000
#define DCORE1_TPC3_EML_CTI_SECTION 0x1000

#define mmDCORE1_TPC3_EML_FUNNEL_BASE 0x1000007FF9606000ull
#define DCORE1_TPC3_EML_FUNNEL_MAX_OFFSET 0x1000
#define DCORE1_TPC3_EML_FUNNEL_SECTION 0x1000

#define mmDCORE1_TPC3_EML_BUSMON_0_BASE 0x1000007FF9607000ull
#define DCORE1_TPC3_EML_BUSMON_0_MAX_OFFSET 0x1000
#define DCORE1_TPC3_EML_BUSMON_0_SECTION 0x1000

#define mmDCORE1_TPC3_EML_BUSMON_1_BASE 0x1000007FF9608000ull
#define DCORE1_TPC3_EML_BUSMON_1_MAX_OFFSET 0x1000
#define DCORE1_TPC3_EML_BUSMON_1_SECTION 0x1000

#define mmDCORE1_TPC3_EML_BUSMON_2_BASE 0x1000007FF9609000ull
#define DCORE1_TPC3_EML_BUSMON_2_MAX_OFFSET 0x1000
#define DCORE1_TPC3_EML_BUSMON_2_SECTION 0x1000

#define mmDCORE1_TPC3_EML_BUSMON_3_BASE 0x1000007FF960A000ull
#define DCORE1_TPC3_EML_BUSMON_3_MAX_OFFSET 0x1000
#define DCORE1_TPC3_EML_BUSMON_3_SECTION 0x1000

#define mmDCORE1_TPC3_QM_ARC_RTT_BASE 0x1000007FF960B000ull
#define DCORE1_TPC3_QM_ARC_RTT_MAX_OFFSET 0x1400
#define DCORE1_TPC3_QM_ARC_RTT_SECTION 0x35000

#define mmDCORE1_TPC3_EML_CFG_BASE 0x1000007FF9640000ull
#define DCORE1_TPC3_EML_CFG_MAX_OFFSET 0x1000
#define DCORE1_TPC3_EML_CFG_SECTION 0xE800

#define mmDCORE1_TPC3_EML_CFG_SPECIAL_BASE 0x1000007FF9640E80ull
#define DCORE1_TPC3_EML_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC3_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x1000007FF9641000ull
#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE1_TPC3_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC3_EML_TPC_CFG_BASE 0x1000007FF9641000ull
#define DCORE1_TPC3_EML_TPC_CFG_MAX_OFFSET 0x1000
#define DCORE1_TPC3_EML_TPC_CFG_SECTION 0x5000

#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x1000007FF9641050ull
#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x1000007FF96410A0ull
#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x1000007FF96410F0ull
#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x1000007FF9641140ull
#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x1000007FF9641190ull
#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x1000007FF96411E0ull
#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x1000007FF9641230ull
#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x1000007FF9641280ull
#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x1000007FF96412D0ull
#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x1000007FF9641320ull
#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x1000007FF9641370ull
#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x1000007FF96413C0ull
#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x1000007FF9641410ull
#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x1000007FF9641460ull
#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x1000007FF96414B0ull
#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FF9641500ull
#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE1_TPC3_EML_TPC_CFG_KERNEL_BASE 0x1000007FF9641508ull
#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE1_TPC3_EML_TPC_CFG_KERNEL_SECTION 0xD400

#define mmDCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_0_BASE 0x1000007FF96415DCull
#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_1_BASE 0x1000007FF964162Cull
#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_2_BASE 0x1000007FF964167Cull
#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_3_BASE 0x1000007FF96416CCull
#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_4_BASE 0x1000007FF964171Cull
#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_5_BASE 0x1000007FF964176Cull
#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_6_BASE 0x1000007FF96417BCull
#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_7_BASE 0x1000007FF964180Cull
#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_8_BASE 0x1000007FF964185Cull
#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_9_BASE 0x1000007FF96418ACull
#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_10_BASE 0x1000007FF96418FCull
#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_11_BASE 0x1000007FF964194Cull
#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_12_BASE 0x1000007FF964199Cull
#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_13_BASE 0x1000007FF96419ECull
#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_14_BASE 0x1000007FF9641A3Cull
#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_15_BASE 0x1000007FF9641A8Cull
#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE1_TPC3_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE1_TPC3_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1000007FF9641ADCull
#define DCORE1_TPC3_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE1_TPC3_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE1_TPC3_EML_TPC_CFG_QM_BASE 0x1000007FF9641AE4ull
#define DCORE1_TPC3_EML_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCORE1_TPC3_EML_TPC_CFG_QM_SECTION 0x31C0

#define mmDCORE1_TPC3_EML_TPC_CFG_AXUSER_BASE 0x1000007FF9641E00ull
#define DCORE1_TPC3_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_TPC3_EML_TPC_CFG_AXUSER_SECTION 0x8000

#define mmDCORE1_TPC3_EML_TPC_CFG_SPECIAL_BASE 0x1000007FF9641E80ull
#define DCORE1_TPC3_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC3_EML_TPC_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC3_EML_QM_DCCM_BASE 0x1000007FF9642000ull
#define DCORE1_TPC3_EML_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE1_TPC3_EML_QM_DCCM_SECTION 0x8000

#define mmDCORE1_TPC3_EML_QM_ARCAUX_BASE 0x1000007FF964A000ull
#define DCORE1_TPC3_EML_QM_ARCAUX_MAX_OFFSET 0x1000
#define DCORE1_TPC3_EML_QM_ARCAUX_SECTION 0xE800

#define mmDCORE1_TPC3_EML_QM_ARCAUX_SPECIAL_BASE 0x1000007FF964AE80ull
#define DCORE1_TPC3_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC3_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180

#define mmDCORE1_TPC3_EML_TPC_QM_BASE 0x1000007FF964C000ull
#define DCORE1_TPC3_EML_TPC_QM_MAX_OFFSET 0x1000
#define DCORE1_TPC3_EML_TPC_QM_SECTION 0x9000

#define mmDCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FF964C900ull
#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FF964C908ull
#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FF964C910ull
#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FF964C918ull
#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FF964C920ull
#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FF964C928ull
#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FF964C930ull
#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FF964C938ull
#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FF964C940ull
#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FF964C948ull
#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE \
0x1000007FF964C950ull
#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE \
0x1000007FF964C958ull
#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE \
0x1000007FF964C960ull
#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE \
0x1000007FF964C968ull
#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE \
0x1000007FF964C970ull
#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE \
0x1000007FF964C978ull
#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE1_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE1_TPC3_EML_TPC_QM_AXUSER_SECURED_BASE 0x1000007FF964CB00ull
#define DCORE1_TPC3_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE1_TPC3_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE1_TPC3_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x1000007FF964CB80ull
#define DCORE1_TPC3_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE1_TPC3_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE1_TPC3_EML_TPC_QM_DBG_HBW_BASE 0x1000007FF964CC00ull
#define DCORE1_TPC3_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_TPC3_EML_TPC_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE1_TPC3_EML_TPC_QM_DBG_LBW_BASE 0x1000007FF964CC80ull
#define DCORE1_TPC3_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_TPC3_EML_TPC_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE1_TPC3_EML_TPC_QM_CGM_BASE 0x1000007FF964CD80ull
#define DCORE1_TPC3_EML_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCORE1_TPC3_EML_TPC_QM_CGM_SECTION 0x1000

#define mmDCORE1_TPC3_EML_TPC_QM_SPECIAL_BASE 0x1000007FF964CE80ull
#define DCORE1_TPC3_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC3_EML_TPC_QM_SPECIAL_SECTION 0x1B2180

#define mmDCORE1_TPC3_EML_CS_BASE 0x1000007FF97FF000ull
#define DCORE1_TPC3_EML_CS_MAX_OFFSET 0x1000
#define DCORE1_TPC3_EML_CS_SECTION 0x1000

#define mmDCORE1_TPC4_ROM_TABLE_BASE 0x1000007FF9800000ull
#define DCORE1_TPC4_ROM_TABLE_MAX_OFFSET 0x1000
#define DCORE1_TPC4_ROM_TABLE_SECTION 0x1000

#define mmDCORE1_TPC4_EML_SPMU_BASE 0x1000007FF9801000ull
#define DCORE1_TPC4_EML_SPMU_MAX_OFFSET 0x1000
#define DCORE1_TPC4_EML_SPMU_SECTION 0x1000

#define mmDCORE1_TPC4_EML_ETF_BASE 0x1000007FF9802000ull
#define DCORE1_TPC4_EML_ETF_MAX_OFFSET 0x1000
#define DCORE1_TPC4_EML_ETF_SECTION 0x1000

#define mmDCORE1_TPC4_EML_STM_BASE 0x1000007FF9803000ull
#define DCORE1_TPC4_EML_STM_MAX_OFFSET 0x1000
#define DCORE1_TPC4_EML_STM_SECTION 0x2000

#define mmDCORE1_TPC4_EML_CTI_BASE 0x1000007FF9805000ull
#define DCORE1_TPC4_EML_CTI_MAX_OFFSET 0x1000
#define DCORE1_TPC4_EML_CTI_SECTION 0x1000

#define mmDCORE1_TPC4_EML_FUNNEL_BASE 0x1000007FF9806000ull
#define DCORE1_TPC4_EML_FUNNEL_MAX_OFFSET 0x1000
#define DCORE1_TPC4_EML_FUNNEL_SECTION 0x1000

#define mmDCORE1_TPC4_EML_BUSMON_0_BASE 0x1000007FF9807000ull
#define DCORE1_TPC4_EML_BUSMON_0_MAX_OFFSET 0x1000
#define DCORE1_TPC4_EML_BUSMON_0_SECTION 0x1000

#define mmDCORE1_TPC4_EML_BUSMON_1_BASE 0x1000007FF9808000ull
#define DCORE1_TPC4_EML_BUSMON_1_MAX_OFFSET 0x1000
#define DCORE1_TPC4_EML_BUSMON_1_SECTION 0x1000

#define mmDCORE1_TPC4_EML_BUSMON_2_BASE 0x1000007FF9809000ull
#define DCORE1_TPC4_EML_BUSMON_2_MAX_OFFSET 0x1000
#define DCORE1_TPC4_EML_BUSMON_2_SECTION 0x1000

#define mmDCORE1_TPC4_EML_BUSMON_3_BASE 0x1000007FF980A000ull
#define DCORE1_TPC4_EML_BUSMON_3_MAX_OFFSET 0x1000
#define DCORE1_TPC4_EML_BUSMON_3_SECTION 0x1000

#define mmDCORE1_TPC4_QM_ARC_RTT_BASE 0x1000007FF980B000ull
#define DCORE1_TPC4_QM_ARC_RTT_MAX_OFFSET 0x1400
#define DCORE1_TPC4_QM_ARC_RTT_SECTION 0x35000

#define mmDCORE1_TPC4_EML_CFG_BASE 0x1000007FF9840000ull
#define DCORE1_TPC4_EML_CFG_MAX_OFFSET 0x1000
#define DCORE1_TPC4_EML_CFG_SECTION 0xE800

#define mmDCORE1_TPC4_EML_CFG_SPECIAL_BASE 0x1000007FF9840E80ull
#define DCORE1_TPC4_EML_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC4_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x1000007FF9841000ull
#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE1_TPC4_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC4_EML_TPC_CFG_BASE 0x1000007FF9841000ull
#define DCORE1_TPC4_EML_TPC_CFG_MAX_OFFSET 0x1000
#define DCORE1_TPC4_EML_TPC_CFG_SECTION 0x5000

#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x1000007FF9841050ull
#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x1000007FF98410A0ull
#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x1000007FF98410F0ull
#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x1000007FF9841140ull
#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x1000007FF9841190ull
#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x1000007FF98411E0ull
#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x1000007FF9841230ull
#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x1000007FF9841280ull
#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x1000007FF98412D0ull
#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x1000007FF9841320ull
#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x1000007FF9841370ull
#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x1000007FF98413C0ull
#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x1000007FF9841410ull
#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x1000007FF9841460ull
#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x1000007FF98414B0ull
#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FF9841500ull
#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE1_TPC4_EML_TPC_CFG_KERNEL_BASE 0x1000007FF9841508ull
#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE1_TPC4_EML_TPC_CFG_KERNEL_SECTION 0xD400

#define mmDCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_0_BASE 0x1000007FF98415DCull
#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_1_BASE 0x1000007FF984162Cull
#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_2_BASE 0x1000007FF984167Cull
#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_3_BASE 0x1000007FF98416CCull
#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_4_BASE 0x1000007FF984171Cull
#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_5_BASE 0x1000007FF984176Cull
#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_6_BASE 0x1000007FF98417BCull
#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_7_BASE 0x1000007FF984180Cull
#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_8_BASE 0x1000007FF984185Cull
#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_9_BASE 0x1000007FF98418ACull
#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_10_BASE 0x1000007FF98418FCull
#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_11_BASE 0x1000007FF984194Cull
#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_12_BASE 0x1000007FF984199Cull
#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_13_BASE 0x1000007FF98419ECull
#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_14_BASE 0x1000007FF9841A3Cull
#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_15_BASE 0x1000007FF9841A8Cull
#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE1_TPC4_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE1_TPC4_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1000007FF9841ADCull
#define DCORE1_TPC4_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE1_TPC4_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE1_TPC4_EML_TPC_CFG_QM_BASE 0x1000007FF9841AE4ull
#define DCORE1_TPC4_EML_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCORE1_TPC4_EML_TPC_CFG_QM_SECTION 0x31C0

#define mmDCORE1_TPC4_EML_TPC_CFG_AXUSER_BASE 0x1000007FF9841E00ull
#define DCORE1_TPC4_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_TPC4_EML_TPC_CFG_AXUSER_SECTION 0x8000

#define mmDCORE1_TPC4_EML_TPC_CFG_SPECIAL_BASE 0x1000007FF9841E80ull
#define DCORE1_TPC4_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC4_EML_TPC_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC4_EML_QM_DCCM_BASE 0x1000007FF9842000ull
#define DCORE1_TPC4_EML_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE1_TPC4_EML_QM_DCCM_SECTION 0x8000

#define mmDCORE1_TPC4_EML_QM_ARCAUX_BASE 0x1000007FF984A000ull
#define DCORE1_TPC4_EML_QM_ARCAUX_MAX_OFFSET 0x1000
#define DCORE1_TPC4_EML_QM_ARCAUX_SECTION 0xE800

#define mmDCORE1_TPC4_EML_QM_ARCAUX_SPECIAL_BASE 0x1000007FF984AE80ull
#define DCORE1_TPC4_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC4_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180

#define mmDCORE1_TPC4_EML_TPC_QM_BASE 0x1000007FF984C000ull
#define DCORE1_TPC4_EML_TPC_QM_MAX_OFFSET 0x1000
#define DCORE1_TPC4_EML_TPC_QM_SECTION 0x9000

#define mmDCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FF984C900ull
#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FF984C908ull
#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FF984C910ull
#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FF984C918ull
#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FF984C920ull
#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FF984C928ull
#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FF984C930ull
#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FF984C938ull
#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FF984C940ull
#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FF984C948ull
#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE \
0x1000007FF984C950ull
#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE \
0x1000007FF984C958ull
#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE \
0x1000007FF984C960ull
#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE \
0x1000007FF984C968ull
#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE \
0x1000007FF984C970ull
#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE \
0x1000007FF984C978ull
#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE1_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE1_TPC4_EML_TPC_QM_AXUSER_SECURED_BASE 0x1000007FF984CB00ull
#define DCORE1_TPC4_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE1_TPC4_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE1_TPC4_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x1000007FF984CB80ull
#define DCORE1_TPC4_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE1_TPC4_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE1_TPC4_EML_TPC_QM_DBG_HBW_BASE 0x1000007FF984CC00ull
#define DCORE1_TPC4_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_TPC4_EML_TPC_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE1_TPC4_EML_TPC_QM_DBG_LBW_BASE 0x1000007FF984CC80ull
#define DCORE1_TPC4_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_TPC4_EML_TPC_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE1_TPC4_EML_TPC_QM_CGM_BASE 0x1000007FF984CD80ull
#define DCORE1_TPC4_EML_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCORE1_TPC4_EML_TPC_QM_CGM_SECTION 0x1000

#define mmDCORE1_TPC4_EML_TPC_QM_SPECIAL_BASE 0x1000007FF984CE80ull
#define DCORE1_TPC4_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC4_EML_TPC_QM_SPECIAL_SECTION 0x1B2180

#define mmDCORE1_TPC4_EML_CS_BASE 0x1000007FF99FF000ull
#define DCORE1_TPC4_EML_CS_MAX_OFFSET 0x1000
#define DCORE1_TPC4_EML_CS_SECTION 0x1000

#define mmDCORE1_TPC5_ROM_TABLE_BASE 0x1000007FF9A00000ull
#define DCORE1_TPC5_ROM_TABLE_MAX_OFFSET 0x1000
#define DCORE1_TPC5_ROM_TABLE_SECTION 0x1000

#define mmDCORE1_TPC5_EML_SPMU_BASE 0x1000007FF9A01000ull
#define DCORE1_TPC5_EML_SPMU_MAX_OFFSET 0x1000
#define DCORE1_TPC5_EML_SPMU_SECTION 0x1000

#define mmDCORE1_TPC5_EML_ETF_BASE 0x1000007FF9A02000ull
#define DCORE1_TPC5_EML_ETF_MAX_OFFSET 0x1000
#define DCORE1_TPC5_EML_ETF_SECTION 0x1000

#define mmDCORE1_TPC5_EML_STM_BASE 0x1000007FF9A03000ull
#define DCORE1_TPC5_EML_STM_MAX_OFFSET 0x1000
#define DCORE1_TPC5_EML_STM_SECTION 0x2000

#define mmDCORE1_TPC5_EML_CTI_BASE 0x1000007FF9A05000ull
#define DCORE1_TPC5_EML_CTI_MAX_OFFSET 0x1000
#define DCORE1_TPC5_EML_CTI_SECTION 0x1000

#define mmDCORE1_TPC5_EML_FUNNEL_BASE 0x1000007FF9A06000ull
#define DCORE1_TPC5_EML_FUNNEL_MAX_OFFSET 0x1000
#define DCORE1_TPC5_EML_FUNNEL_SECTION 0x1000

#define mmDCORE1_TPC5_EML_BUSMON_0_BASE 0x1000007FF9A07000ull
#define DCORE1_TPC5_EML_BUSMON_0_MAX_OFFSET 0x1000
#define DCORE1_TPC5_EML_BUSMON_0_SECTION 0x1000

#define mmDCORE1_TPC5_EML_BUSMON_1_BASE 0x1000007FF9A08000ull
#define DCORE1_TPC5_EML_BUSMON_1_MAX_OFFSET 0x1000
#define DCORE1_TPC5_EML_BUSMON_1_SECTION 0x1000

#define mmDCORE1_TPC5_EML_BUSMON_2_BASE 0x1000007FF9A09000ull
#define DCORE1_TPC5_EML_BUSMON_2_MAX_OFFSET 0x1000
#define DCORE1_TPC5_EML_BUSMON_2_SECTION 0x1000

#define mmDCORE1_TPC5_EML_BUSMON_3_BASE 0x1000007FF9A0A000ull
#define DCORE1_TPC5_EML_BUSMON_3_MAX_OFFSET 0x1000
#define DCORE1_TPC5_EML_BUSMON_3_SECTION 0x1000

#define mmDCORE1_TPC5_QM_ARC_RTT_BASE 0x1000007FF9A0B000ull
#define DCORE1_TPC5_QM_ARC_RTT_MAX_OFFSET 0x1400
#define DCORE1_TPC5_QM_ARC_RTT_SECTION 0x35000

#define mmDCORE1_TPC5_EML_CFG_BASE 0x1000007FF9A40000ull
#define DCORE1_TPC5_EML_CFG_MAX_OFFSET 0x1000
#define DCORE1_TPC5_EML_CFG_SECTION 0xE800

#define mmDCORE1_TPC5_EML_CFG_SPECIAL_BASE 0x1000007FF9A40E80ull
#define DCORE1_TPC5_EML_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC5_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x1000007FF9A41000ull
#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE1_TPC5_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC5_EML_TPC_CFG_BASE 0x1000007FF9A41000ull
#define DCORE1_TPC5_EML_TPC_CFG_MAX_OFFSET 0x1000
#define DCORE1_TPC5_EML_TPC_CFG_SECTION 0x5000

#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x1000007FF9A41050ull
#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x1000007FF9A410A0ull
#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x1000007FF9A410F0ull
#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x1000007FF9A41140ull
#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x1000007FF9A41190ull
#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x1000007FF9A411E0ull
#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x1000007FF9A41230ull
#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x1000007FF9A41280ull
#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x1000007FF9A412D0ull
#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x1000007FF9A41320ull
#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x1000007FF9A41370ull
#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x1000007FF9A413C0ull
#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x1000007FF9A41410ull
#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x1000007FF9A41460ull
#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x1000007FF9A414B0ull
#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FF9A41500ull
#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE1_TPC5_EML_TPC_CFG_KERNEL_BASE 0x1000007FF9A41508ull
#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE1_TPC5_EML_TPC_CFG_KERNEL_SECTION 0xD400

#define mmDCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_0_BASE 0x1000007FF9A415DCull
#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_1_BASE 0x1000007FF9A4162Cull
#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_2_BASE 0x1000007FF9A4167Cull
#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_3_BASE 0x1000007FF9A416CCull
#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_4_BASE 0x1000007FF9A4171Cull
#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_5_BASE 0x1000007FF9A4176Cull
#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_6_BASE 0x1000007FF9A417BCull
#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_7_BASE 0x1000007FF9A4180Cull
#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_8_BASE 0x1000007FF9A4185Cull
#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_9_BASE 0x1000007FF9A418ACull
#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_10_BASE 0x1000007FF9A418FCull
#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_11_BASE 0x1000007FF9A4194Cull
#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_12_BASE 0x1000007FF9A4199Cull
#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_13_BASE 0x1000007FF9A419ECull
#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_14_BASE 0x1000007FF9A41A3Cull
#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_15_BASE 0x1000007FF9A41A8Cull
#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE1_TPC5_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE1_TPC5_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1000007FF9A41ADCull
#define DCORE1_TPC5_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE1_TPC5_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE1_TPC5_EML_TPC_CFG_QM_BASE 0x1000007FF9A41AE4ull
#define DCORE1_TPC5_EML_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCORE1_TPC5_EML_TPC_CFG_QM_SECTION 0x31C0

#define mmDCORE1_TPC5_EML_TPC_CFG_AXUSER_BASE 0x1000007FF9A41E00ull
#define DCORE1_TPC5_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_TPC5_EML_TPC_CFG_AXUSER_SECTION 0x8000

#define mmDCORE1_TPC5_EML_TPC_CFG_SPECIAL_BASE 0x1000007FF9A41E80ull
#define DCORE1_TPC5_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC5_EML_TPC_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC5_EML_QM_DCCM_BASE 0x1000007FF9A42000ull
#define DCORE1_TPC5_EML_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE1_TPC5_EML_QM_DCCM_SECTION 0x8000

#define mmDCORE1_TPC5_EML_QM_ARCAUX_BASE 0x1000007FF9A4A000ull
#define DCORE1_TPC5_EML_QM_ARCAUX_MAX_OFFSET 0x1000
#define DCORE1_TPC5_EML_QM_ARCAUX_SECTION 0xE800

#define mmDCORE1_TPC5_EML_QM_ARCAUX_SPECIAL_BASE 0x1000007FF9A4AE80ull
#define DCORE1_TPC5_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC5_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180

#define mmDCORE1_TPC5_EML_TPC_QM_BASE 0x1000007FF9A4C000ull
#define DCORE1_TPC5_EML_TPC_QM_MAX_OFFSET 0x1000
#define DCORE1_TPC5_EML_TPC_QM_SECTION 0x9000

#define mmDCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FF9A4C900ull
#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FF9A4C908ull
#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FF9A4C910ull
#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FF9A4C918ull
#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FF9A4C920ull
#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FF9A4C928ull
#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FF9A4C930ull
#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FF9A4C938ull
#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FF9A4C940ull
#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FF9A4C948ull
#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE \
0x1000007FF9A4C950ull
#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE \
0x1000007FF9A4C958ull
#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE \
0x1000007FF9A4C960ull
#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE \
0x1000007FF9A4C968ull
#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE \
0x1000007FF9A4C970ull
#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE \
0x1000007FF9A4C978ull
#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE1_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE1_TPC5_EML_TPC_QM_AXUSER_SECURED_BASE 0x1000007FF9A4CB00ull
#define DCORE1_TPC5_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE1_TPC5_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE1_TPC5_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x1000007FF9A4CB80ull
#define DCORE1_TPC5_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE1_TPC5_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE1_TPC5_EML_TPC_QM_DBG_HBW_BASE 0x1000007FF9A4CC00ull
#define DCORE1_TPC5_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_TPC5_EML_TPC_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE1_TPC5_EML_TPC_QM_DBG_LBW_BASE 0x1000007FF9A4CC80ull
#define DCORE1_TPC5_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_TPC5_EML_TPC_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE1_TPC5_EML_TPC_QM_CGM_BASE 0x1000007FF9A4CD80ull
#define DCORE1_TPC5_EML_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCORE1_TPC5_EML_TPC_QM_CGM_SECTION 0x1000

#define mmDCORE1_TPC5_EML_TPC_QM_SPECIAL_BASE 0x1000007FF9A4CE80ull
#define DCORE1_TPC5_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC5_EML_TPC_QM_SPECIAL_SECTION 0x1B2180

#define mmDCORE1_TPC5_EML_CS_BASE 0x1000007FF9BFF000ull
#define DCORE1_TPC5_EML_CS_MAX_OFFSET 0x1000
#define DCORE1_TPC5_EML_CS_SECTION 0x401000

#define mmDCORE2_TPC0_ROM_TABLE_BASE 0x1000007FFA000000ull
#define DCORE2_TPC0_ROM_TABLE_MAX_OFFSET 0x1000
#define DCORE2_TPC0_ROM_TABLE_SECTION 0x1000

#define mmDCORE2_TPC0_EML_SPMU_BASE 0x1000007FFA001000ull
#define DCORE2_TPC0_EML_SPMU_MAX_OFFSET 0x1000
#define DCORE2_TPC0_EML_SPMU_SECTION 0x1000

#define mmDCORE2_TPC0_EML_ETF_BASE 0x1000007FFA002000ull
#define DCORE2_TPC0_EML_ETF_MAX_OFFSET 0x1000
#define DCORE2_TPC0_EML_ETF_SECTION 0x1000

#define mmDCORE2_TPC0_EML_STM_BASE 0x1000007FFA003000ull
#define DCORE2_TPC0_EML_STM_MAX_OFFSET 0x1000
#define DCORE2_TPC0_EML_STM_SECTION 0x2000

#define mmDCORE2_TPC0_EML_CTI_BASE 0x1000007FFA005000ull
#define DCORE2_TPC0_EML_CTI_MAX_OFFSET 0x1000
#define DCORE2_TPC0_EML_CTI_SECTION 0x1000

#define mmDCORE2_TPC0_EML_FUNNEL_BASE 0x1000007FFA006000ull
#define DCORE2_TPC0_EML_FUNNEL_MAX_OFFSET 0x1000
#define DCORE2_TPC0_EML_FUNNEL_SECTION 0x1000

#define mmDCORE2_TPC0_EML_BUSMON_0_BASE 0x1000007FFA007000ull
#define DCORE2_TPC0_EML_BUSMON_0_MAX_OFFSET 0x1000
#define DCORE2_TPC0_EML_BUSMON_0_SECTION 0x1000

#define mmDCORE2_TPC0_EML_BUSMON_1_BASE 0x1000007FFA008000ull
#define DCORE2_TPC0_EML_BUSMON_1_MAX_OFFSET 0x1000
#define DCORE2_TPC0_EML_BUSMON_1_SECTION 0x1000

#define mmDCORE2_TPC0_EML_BUSMON_2_BASE 0x1000007FFA009000ull
#define DCORE2_TPC0_EML_BUSMON_2_MAX_OFFSET 0x1000
#define DCORE2_TPC0_EML_BUSMON_2_SECTION 0x1000

#define mmDCORE2_TPC0_EML_BUSMON_3_BASE 0x1000007FFA00A000ull
#define DCORE2_TPC0_EML_BUSMON_3_MAX_OFFSET 0x1000
#define DCORE2_TPC0_EML_BUSMON_3_SECTION 0x1000

#define mmDCORE2_TPC0_QM_ARC_RTT_BASE 0x1000007FFA00B000ull
#define DCORE2_TPC0_QM_ARC_RTT_MAX_OFFSET 0x1400
#define DCORE2_TPC0_QM_ARC_RTT_SECTION 0x35000

#define mmDCORE2_TPC0_EML_CFG_BASE 0x1000007FFA040000ull
#define DCORE2_TPC0_EML_CFG_MAX_OFFSET 0x1000
#define DCORE2_TPC0_EML_CFG_SECTION 0xE800

#define mmDCORE2_TPC0_EML_CFG_SPECIAL_BASE 0x1000007FFA040E80ull
#define DCORE2_TPC0_EML_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC0_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFA041000ull
#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE2_TPC0_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC0_EML_TPC_CFG_BASE 0x1000007FFA041000ull
#define DCORE2_TPC0_EML_TPC_CFG_MAX_OFFSET 0x1000
#define DCORE2_TPC0_EML_TPC_CFG_SECTION 0x5000

#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFA041050ull
#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFA0410A0ull
#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFA0410F0ull
#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFA041140ull
#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFA041190ull
#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFA0411E0ull
#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFA041230ull
#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFA041280ull
#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFA0412D0ull
#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFA041320ull
#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFA041370ull
#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFA0413C0ull
#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFA041410ull
#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFA041460ull
#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFA0414B0ull
#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFA041500ull
#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE2_TPC0_EML_TPC_CFG_KERNEL_BASE 0x1000007FFA041508ull
#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE2_TPC0_EML_TPC_CFG_KERNEL_SECTION 0xD400

#define mmDCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_0_BASE 0x1000007FFA0415DCull
#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_1_BASE 0x1000007FFA04162Cull
#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_2_BASE 0x1000007FFA04167Cull
#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_3_BASE 0x1000007FFA0416CCull
#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_4_BASE 0x1000007FFA04171Cull
#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_5_BASE 0x1000007FFA04176Cull
#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_6_BASE 0x1000007FFA0417BCull
#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_7_BASE 0x1000007FFA04180Cull
#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_8_BASE 0x1000007FFA04185Cull
#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_9_BASE 0x1000007FFA0418ACull
#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_10_BASE 0x1000007FFA0418FCull
#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_11_BASE 0x1000007FFA04194Cull
#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_12_BASE 0x1000007FFA04199Cull
#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_13_BASE 0x1000007FFA0419ECull
#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_14_BASE 0x1000007FFA041A3Cull
#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_15_BASE 0x1000007FFA041A8Cull
#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE2_TPC0_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE2_TPC0_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFA041ADCull
#define DCORE2_TPC0_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE2_TPC0_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE2_TPC0_EML_TPC_CFG_QM_BASE 0x1000007FFA041AE4ull
#define DCORE2_TPC0_EML_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCORE2_TPC0_EML_TPC_CFG_QM_SECTION 0x31C0

#define mmDCORE2_TPC0_EML_TPC_CFG_AXUSER_BASE 0x1000007FFA041E00ull
#define DCORE2_TPC0_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_TPC0_EML_TPC_CFG_AXUSER_SECTION 0x8000

#define mmDCORE2_TPC0_EML_TPC_CFG_SPECIAL_BASE 0x1000007FFA041E80ull
#define DCORE2_TPC0_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC0_EML_TPC_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC0_EML_QM_DCCM_BASE 0x1000007FFA042000ull
#define DCORE2_TPC0_EML_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE2_TPC0_EML_QM_DCCM_SECTION 0x8000

#define mmDCORE2_TPC0_EML_QM_ARCAUX_BASE 0x1000007FFA04A000ull
#define DCORE2_TPC0_EML_QM_ARCAUX_MAX_OFFSET 0x1000
#define DCORE2_TPC0_EML_QM_ARCAUX_SECTION 0xE800

#define mmDCORE2_TPC0_EML_QM_ARCAUX_SPECIAL_BASE 0x1000007FFA04AE80ull
#define DCORE2_TPC0_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC0_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180

#define mmDCORE2_TPC0_EML_TPC_QM_BASE 0x1000007FFA04C000ull
#define DCORE2_TPC0_EML_TPC_QM_MAX_OFFSET 0x1000
#define DCORE2_TPC0_EML_TPC_QM_SECTION 0x9000

#define mmDCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFA04C900ull
#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFA04C908ull
#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFA04C910ull
#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFA04C918ull
#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFA04C920ull
#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFA04C928ull
#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFA04C930ull
#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFA04C938ull
#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFA04C940ull
#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFA04C948ull
#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE \
0x1000007FFA04C950ull
#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE \
0x1000007FFA04C958ull
#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE \
0x1000007FFA04C960ull
#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE \
0x1000007FFA04C968ull
#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE \
0x1000007FFA04C970ull
#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE \
0x1000007FFA04C978ull
#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE2_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE2_TPC0_EML_TPC_QM_AXUSER_SECURED_BASE 0x1000007FFA04CB00ull
#define DCORE2_TPC0_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE2_TPC0_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE2_TPC0_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x1000007FFA04CB80ull
#define DCORE2_TPC0_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE2_TPC0_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE2_TPC0_EML_TPC_QM_DBG_HBW_BASE 0x1000007FFA04CC00ull
#define DCORE2_TPC0_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_TPC0_EML_TPC_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE2_TPC0_EML_TPC_QM_DBG_LBW_BASE 0x1000007FFA04CC80ull
#define DCORE2_TPC0_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_TPC0_EML_TPC_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE2_TPC0_EML_TPC_QM_CGM_BASE 0x1000007FFA04CD80ull
#define DCORE2_TPC0_EML_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCORE2_TPC0_EML_TPC_QM_CGM_SECTION 0x1000

#define mmDCORE2_TPC0_EML_TPC_QM_SPECIAL_BASE 0x1000007FFA04CE80ull
#define DCORE2_TPC0_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC0_EML_TPC_QM_SPECIAL_SECTION 0x1B2180

#define mmDCORE2_TPC0_EML_CS_BASE 0x1000007FFA1FF000ull
#define DCORE2_TPC0_EML_CS_MAX_OFFSET 0x1000
#define DCORE2_TPC0_EML_CS_SECTION 0x1000

#define mmDCORE2_TPC1_ROM_TABLE_BASE 0x1000007FFA200000ull
#define DCORE2_TPC1_ROM_TABLE_MAX_OFFSET 0x1000
#define DCORE2_TPC1_ROM_TABLE_SECTION 0x1000

#define mmDCORE2_TPC1_EML_SPMU_BASE 0x1000007FFA201000ull
#define DCORE2_TPC1_EML_SPMU_MAX_OFFSET 0x1000
#define DCORE2_TPC1_EML_SPMU_SECTION 0x1000

#define mmDCORE2_TPC1_EML_ETF_BASE 0x1000007FFA202000ull
#define DCORE2_TPC1_EML_ETF_MAX_OFFSET 0x1000
#define DCORE2_TPC1_EML_ETF_SECTION 0x1000

#define mmDCORE2_TPC1_EML_STM_BASE 0x1000007FFA203000ull
#define DCORE2_TPC1_EML_STM_MAX_OFFSET 0x1000
#define DCORE2_TPC1_EML_STM_SECTION 0x2000

#define mmDCORE2_TPC1_EML_CTI_BASE 0x1000007FFA205000ull
#define DCORE2_TPC1_EML_CTI_MAX_OFFSET 0x1000
#define DCORE2_TPC1_EML_CTI_SECTION 0x1000

#define mmDCORE2_TPC1_EML_FUNNEL_BASE 0x1000007FFA206000ull
#define DCORE2_TPC1_EML_FUNNEL_MAX_OFFSET 0x1000
#define DCORE2_TPC1_EML_FUNNEL_SECTION 0x1000

#define mmDCORE2_TPC1_EML_BUSMON_0_BASE 0x1000007FFA207000ull
#define DCORE2_TPC1_EML_BUSMON_0_MAX_OFFSET 0x1000
#define DCORE2_TPC1_EML_BUSMON_0_SECTION 0x1000

#define mmDCORE2_TPC1_EML_BUSMON_1_BASE 0x1000007FFA208000ull
#define DCORE2_TPC1_EML_BUSMON_1_MAX_OFFSET 0x1000
#define DCORE2_TPC1_EML_BUSMON_1_SECTION 0x1000

#define mmDCORE2_TPC1_EML_BUSMON_2_BASE 0x1000007FFA209000ull
#define DCORE2_TPC1_EML_BUSMON_2_MAX_OFFSET 0x1000
#define DCORE2_TPC1_EML_BUSMON_2_SECTION 0x1000

#define mmDCORE2_TPC1_EML_BUSMON_3_BASE 0x1000007FFA20A000ull
#define DCORE2_TPC1_EML_BUSMON_3_MAX_OFFSET 0x1000
#define DCORE2_TPC1_EML_BUSMON_3_SECTION 0x1000

#define mmDCORE2_TPC1_QM_ARC_RTT_BASE 0x1000007FFA20B000ull
#define DCORE2_TPC1_QM_ARC_RTT_MAX_OFFSET 0x1400
#define DCORE2_TPC1_QM_ARC_RTT_SECTION 0x35000

#define mmDCORE2_TPC1_EML_CFG_BASE 0x1000007FFA240000ull
#define DCORE2_TPC1_EML_CFG_MAX_OFFSET 0x1000
#define DCORE2_TPC1_EML_CFG_SECTION 0xE800

#define mmDCORE2_TPC1_EML_CFG_SPECIAL_BASE 0x1000007FFA240E80ull
#define DCORE2_TPC1_EML_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC1_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFA241000ull
#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE2_TPC1_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC1_EML_TPC_CFG_BASE 0x1000007FFA241000ull
#define DCORE2_TPC1_EML_TPC_CFG_MAX_OFFSET 0x1000
#define DCORE2_TPC1_EML_TPC_CFG_SECTION 0x5000

#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFA241050ull
#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFA2410A0ull
#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFA2410F0ull
#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFA241140ull
#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFA241190ull
#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFA2411E0ull
#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFA241230ull
#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFA241280ull
#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFA2412D0ull
#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFA241320ull
#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFA241370ull
#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFA2413C0ull
#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFA241410ull
#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFA241460ull
#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFA2414B0ull
#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFA241500ull
#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE2_TPC1_EML_TPC_CFG_KERNEL_BASE 0x1000007FFA241508ull
#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE2_TPC1_EML_TPC_CFG_KERNEL_SECTION 0xD400

#define mmDCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_0_BASE 0x1000007FFA2415DCull
#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_1_BASE 0x1000007FFA24162Cull
#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_2_BASE 0x1000007FFA24167Cull
#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_3_BASE 0x1000007FFA2416CCull
#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_4_BASE 0x1000007FFA24171Cull
#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_5_BASE 0x1000007FFA24176Cull
#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_6_BASE 0x1000007FFA2417BCull
#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_7_BASE 0x1000007FFA24180Cull
#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_8_BASE 0x1000007FFA24185Cull
#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_9_BASE 0x1000007FFA2418ACull
#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_10_BASE 0x1000007FFA2418FCull
#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_11_BASE 0x1000007FFA24194Cull
#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_12_BASE 0x1000007FFA24199Cull
#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_13_BASE 0x1000007FFA2419ECull
#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_14_BASE 0x1000007FFA241A3Cull
#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_15_BASE 0x1000007FFA241A8Cull
#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE2_TPC1_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE2_TPC1_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFA241ADCull
#define DCORE2_TPC1_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE2_TPC1_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE2_TPC1_EML_TPC_CFG_QM_BASE 0x1000007FFA241AE4ull
#define DCORE2_TPC1_EML_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCORE2_TPC1_EML_TPC_CFG_QM_SECTION 0x31C0

#define mmDCORE2_TPC1_EML_TPC_CFG_AXUSER_BASE 0x1000007FFA241E00ull
#define DCORE2_TPC1_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_TPC1_EML_TPC_CFG_AXUSER_SECTION 0x8000

#define mmDCORE2_TPC1_EML_TPC_CFG_SPECIAL_BASE 0x1000007FFA241E80ull
#define DCORE2_TPC1_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC1_EML_TPC_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC1_EML_QM_DCCM_BASE 0x1000007FFA242000ull
#define DCORE2_TPC1_EML_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE2_TPC1_EML_QM_DCCM_SECTION 0x8000

#define mmDCORE2_TPC1_EML_QM_ARCAUX_BASE 0x1000007FFA24A000ull
#define DCORE2_TPC1_EML_QM_ARCAUX_MAX_OFFSET 0x1000
#define DCORE2_TPC1_EML_QM_ARCAUX_SECTION 0xE800

#define mmDCORE2_TPC1_EML_QM_ARCAUX_SPECIAL_BASE 0x1000007FFA24AE80ull
#define DCORE2_TPC1_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC1_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180

#define mmDCORE2_TPC1_EML_TPC_QM_BASE 0x1000007FFA24C000ull
#define DCORE2_TPC1_EML_TPC_QM_MAX_OFFSET 0x1000
#define DCORE2_TPC1_EML_TPC_QM_SECTION 0x9000

#define mmDCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFA24C900ull
#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFA24C908ull
#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFA24C910ull
#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFA24C918ull
#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFA24C920ull
#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFA24C928ull
#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFA24C930ull
#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFA24C938ull
#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFA24C940ull
#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFA24C948ull
#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE \
0x1000007FFA24C950ull
#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE \
0x1000007FFA24C958ull
#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE \
0x1000007FFA24C960ull
#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE \
0x1000007FFA24C968ull
#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE \
0x1000007FFA24C970ull
#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE \
0x1000007FFA24C978ull
#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE2_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE2_TPC1_EML_TPC_QM_AXUSER_SECURED_BASE 0x1000007FFA24CB00ull
#define DCORE2_TPC1_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE2_TPC1_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE2_TPC1_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x1000007FFA24CB80ull
#define DCORE2_TPC1_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE2_TPC1_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE2_TPC1_EML_TPC_QM_DBG_HBW_BASE 0x1000007FFA24CC00ull
#define DCORE2_TPC1_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_TPC1_EML_TPC_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE2_TPC1_EML_TPC_QM_DBG_LBW_BASE 0x1000007FFA24CC80ull
#define DCORE2_TPC1_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_TPC1_EML_TPC_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE2_TPC1_EML_TPC_QM_CGM_BASE 0x1000007FFA24CD80ull
#define DCORE2_TPC1_EML_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCORE2_TPC1_EML_TPC_QM_CGM_SECTION 0x1000

#define mmDCORE2_TPC1_EML_TPC_QM_SPECIAL_BASE 0x1000007FFA24CE80ull
#define DCORE2_TPC1_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC1_EML_TPC_QM_SPECIAL_SECTION 0x1B2180

#define mmDCORE2_TPC1_EML_CS_BASE 0x1000007FFA3FF000ull
#define DCORE2_TPC1_EML_CS_MAX_OFFSET 0x1000
#define DCORE2_TPC1_EML_CS_SECTION 0x1000

#define mmDCORE2_TPC2_ROM_TABLE_BASE 0x1000007FFA400000ull
#define DCORE2_TPC2_ROM_TABLE_MAX_OFFSET 0x1000
#define DCORE2_TPC2_ROM_TABLE_SECTION 0x1000

#define mmDCORE2_TPC2_EML_SPMU_BASE 0x1000007FFA401000ull
#define DCORE2_TPC2_EML_SPMU_MAX_OFFSET 0x1000
#define DCORE2_TPC2_EML_SPMU_SECTION 0x1000

#define mmDCORE2_TPC2_EML_ETF_BASE 0x1000007FFA402000ull
#define DCORE2_TPC2_EML_ETF_MAX_OFFSET 0x1000
#define DCORE2_TPC2_EML_ETF_SECTION 0x1000

#define mmDCORE2_TPC2_EML_STM_BASE 0x1000007FFA403000ull
#define DCORE2_TPC2_EML_STM_MAX_OFFSET 0x1000
#define DCORE2_TPC2_EML_STM_SECTION 0x2000

#define mmDCORE2_TPC2_EML_CTI_BASE 0x1000007FFA405000ull
#define DCORE2_TPC2_EML_CTI_MAX_OFFSET 0x1000
#define DCORE2_TPC2_EML_CTI_SECTION 0x1000

#define mmDCORE2_TPC2_EML_FUNNEL_BASE 0x1000007FFA406000ull
#define DCORE2_TPC2_EML_FUNNEL_MAX_OFFSET 0x1000
#define DCORE2_TPC2_EML_FUNNEL_SECTION 0x1000

#define mmDCORE2_TPC2_EML_BUSMON_0_BASE 0x1000007FFA407000ull
#define DCORE2_TPC2_EML_BUSMON_0_MAX_OFFSET 0x1000
#define DCORE2_TPC2_EML_BUSMON_0_SECTION 0x1000

#define mmDCORE2_TPC2_EML_BUSMON_1_BASE 0x1000007FFA408000ull
#define DCORE2_TPC2_EML_BUSMON_1_MAX_OFFSET 0x1000
#define DCORE2_TPC2_EML_BUSMON_1_SECTION 0x1000

#define mmDCORE2_TPC2_EML_BUSMON_2_BASE 0x1000007FFA409000ull
#define DCORE2_TPC2_EML_BUSMON_2_MAX_OFFSET 0x1000
#define DCORE2_TPC2_EML_BUSMON_2_SECTION 0x1000

#define mmDCORE2_TPC2_EML_BUSMON_3_BASE 0x1000007FFA40A000ull
#define DCORE2_TPC2_EML_BUSMON_3_MAX_OFFSET 0x1000
#define DCORE2_TPC2_EML_BUSMON_3_SECTION 0x1000

#define mmDCORE2_TPC2_QM_ARC_RTT_BASE 0x1000007FFA40B000ull
#define DCORE2_TPC2_QM_ARC_RTT_MAX_OFFSET 0x1400
#define DCORE2_TPC2_QM_ARC_RTT_SECTION 0x35000

#define mmDCORE2_TPC2_EML_CFG_BASE 0x1000007FFA440000ull
#define DCORE2_TPC2_EML_CFG_MAX_OFFSET 0x1000
#define DCORE2_TPC2_EML_CFG_SECTION 0xE800

#define mmDCORE2_TPC2_EML_CFG_SPECIAL_BASE 0x1000007FFA440E80ull
#define DCORE2_TPC2_EML_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC2_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFA441000ull
#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE2_TPC2_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC2_EML_TPC_CFG_BASE 0x1000007FFA441000ull
#define DCORE2_TPC2_EML_TPC_CFG_MAX_OFFSET 0x1000
#define DCORE2_TPC2_EML_TPC_CFG_SECTION 0x5000

#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFA441050ull
#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFA4410A0ull
#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFA4410F0ull
#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFA441140ull
#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFA441190ull
#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFA4411E0ull
#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFA441230ull
#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFA441280ull
#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFA4412D0ull
#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFA441320ull
#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFA441370ull
#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFA4413C0ull
#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFA441410ull
#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFA441460ull
#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFA4414B0ull
#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFA441500ull
#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE2_TPC2_EML_TPC_CFG_KERNEL_BASE 0x1000007FFA441508ull
#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE2_TPC2_EML_TPC_CFG_KERNEL_SECTION 0xD400

#define mmDCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_0_BASE 0x1000007FFA4415DCull
#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_1_BASE 0x1000007FFA44162Cull
#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_2_BASE 0x1000007FFA44167Cull
#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_3_BASE 0x1000007FFA4416CCull
#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_4_BASE 0x1000007FFA44171Cull
#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_5_BASE 0x1000007FFA44176Cull
#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_6_BASE 0x1000007FFA4417BCull
#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_7_BASE 0x1000007FFA44180Cull
#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_8_BASE 0x1000007FFA44185Cull
#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_9_BASE 0x1000007FFA4418ACull
#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_10_BASE 0x1000007FFA4418FCull
#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_11_BASE 0x1000007FFA44194Cull
#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_12_BASE 0x1000007FFA44199Cull
#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_13_BASE 0x1000007FFA4419ECull
#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_14_BASE 0x1000007FFA441A3Cull
#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_15_BASE 0x1000007FFA441A8Cull
#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE2_TPC2_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE2_TPC2_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFA441ADCull
#define DCORE2_TPC2_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE2_TPC2_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE2_TPC2_EML_TPC_CFG_QM_BASE 0x1000007FFA441AE4ull
#define DCORE2_TPC2_EML_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCORE2_TPC2_EML_TPC_CFG_QM_SECTION 0x31C0

#define mmDCORE2_TPC2_EML_TPC_CFG_AXUSER_BASE 0x1000007FFA441E00ull
#define DCORE2_TPC2_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_TPC2_EML_TPC_CFG_AXUSER_SECTION 0x8000

#define mmDCORE2_TPC2_EML_TPC_CFG_SPECIAL_BASE 0x1000007FFA441E80ull
#define DCORE2_TPC2_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC2_EML_TPC_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC2_EML_QM_DCCM_BASE 0x1000007FFA442000ull
#define DCORE2_TPC2_EML_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE2_TPC2_EML_QM_DCCM_SECTION 0x8000

#define mmDCORE2_TPC2_EML_QM_ARCAUX_BASE 0x1000007FFA44A000ull
#define DCORE2_TPC2_EML_QM_ARCAUX_MAX_OFFSET 0x1000
#define DCORE2_TPC2_EML_QM_ARCAUX_SECTION 0xE800

#define mmDCORE2_TPC2_EML_QM_ARCAUX_SPECIAL_BASE 0x1000007FFA44AE80ull
#define DCORE2_TPC2_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC2_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180

#define mmDCORE2_TPC2_EML_TPC_QM_BASE 0x1000007FFA44C000ull
#define DCORE2_TPC2_EML_TPC_QM_MAX_OFFSET 0x1000
#define DCORE2_TPC2_EML_TPC_QM_SECTION 0x9000

#define mmDCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFA44C900ull
#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFA44C908ull
#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFA44C910ull
#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFA44C918ull
#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFA44C920ull
#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFA44C928ull
#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFA44C930ull
#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFA44C938ull
#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFA44C940ull
#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFA44C948ull
#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE \
0x1000007FFA44C950ull
#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE \
0x1000007FFA44C958ull
#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE \
0x1000007FFA44C960ull
#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE \
0x1000007FFA44C968ull
#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE \
0x1000007FFA44C970ull
#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE \
0x1000007FFA44C978ull
#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE2_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE2_TPC2_EML_TPC_QM_AXUSER_SECURED_BASE 0x1000007FFA44CB00ull
#define DCORE2_TPC2_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE2_TPC2_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE2_TPC2_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x1000007FFA44CB80ull
#define DCORE2_TPC2_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE2_TPC2_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE2_TPC2_EML_TPC_QM_DBG_HBW_BASE 0x1000007FFA44CC00ull
#define DCORE2_TPC2_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_TPC2_EML_TPC_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE2_TPC2_EML_TPC_QM_DBG_LBW_BASE 0x1000007FFA44CC80ull
#define DCORE2_TPC2_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_TPC2_EML_TPC_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE2_TPC2_EML_TPC_QM_CGM_BASE 0x1000007FFA44CD80ull
#define DCORE2_TPC2_EML_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCORE2_TPC2_EML_TPC_QM_CGM_SECTION 0x1000

#define mmDCORE2_TPC2_EML_TPC_QM_SPECIAL_BASE 0x1000007FFA44CE80ull
#define DCORE2_TPC2_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC2_EML_TPC_QM_SPECIAL_SECTION 0x1B2180

#define mmDCORE2_TPC2_EML_CS_BASE 0x1000007FFA5FF000ull
#define DCORE2_TPC2_EML_CS_MAX_OFFSET 0x1000
#define DCORE2_TPC2_EML_CS_SECTION 0x1000

#define mmDCORE2_TPC3_ROM_TABLE_BASE 0x1000007FFA600000ull
#define DCORE2_TPC3_ROM_TABLE_MAX_OFFSET 0x1000
#define DCORE2_TPC3_ROM_TABLE_SECTION 0x1000

#define mmDCORE2_TPC3_EML_SPMU_BASE 0x1000007FFA601000ull
#define DCORE2_TPC3_EML_SPMU_MAX_OFFSET 0x1000
#define DCORE2_TPC3_EML_SPMU_SECTION 0x1000

#define mmDCORE2_TPC3_EML_ETF_BASE 0x1000007FFA602000ull
#define DCORE2_TPC3_EML_ETF_MAX_OFFSET 0x1000
#define DCORE2_TPC3_EML_ETF_SECTION 0x1000

#define mmDCORE2_TPC3_EML_STM_BASE 0x1000007FFA603000ull
#define DCORE2_TPC3_EML_STM_MAX_OFFSET 0x1000
#define DCORE2_TPC3_EML_STM_SECTION 0x2000

#define mmDCORE2_TPC3_EML_CTI_BASE 0x1000007FFA605000ull
#define DCORE2_TPC3_EML_CTI_MAX_OFFSET 0x1000
#define DCORE2_TPC3_EML_CTI_SECTION 0x1000

#define mmDCORE2_TPC3_EML_FUNNEL_BASE 0x1000007FFA606000ull
#define DCORE2_TPC3_EML_FUNNEL_MAX_OFFSET 0x1000
#define DCORE2_TPC3_EML_FUNNEL_SECTION 0x1000

#define mmDCORE2_TPC3_EML_BUSMON_0_BASE 0x1000007FFA607000ull
#define DCORE2_TPC3_EML_BUSMON_0_MAX_OFFSET 0x1000
#define DCORE2_TPC3_EML_BUSMON_0_SECTION 0x1000

#define mmDCORE2_TPC3_EML_BUSMON_1_BASE 0x1000007FFA608000ull
#define DCORE2_TPC3_EML_BUSMON_1_MAX_OFFSET 0x1000
#define DCORE2_TPC3_EML_BUSMON_1_SECTION 0x1000

#define mmDCORE2_TPC3_EML_BUSMON_2_BASE 0x1000007FFA609000ull
#define DCORE2_TPC3_EML_BUSMON_2_MAX_OFFSET 0x1000
#define DCORE2_TPC3_EML_BUSMON_2_SECTION 0x1000

#define mmDCORE2_TPC3_EML_BUSMON_3_BASE 0x1000007FFA60A000ull
#define DCORE2_TPC3_EML_BUSMON_3_MAX_OFFSET 0x1000
#define DCORE2_TPC3_EML_BUSMON_3_SECTION 0x1000

#define mmDCORE2_TPC3_QM_ARC_RTT_BASE 0x1000007FFA60B000ull
#define DCORE2_TPC3_QM_ARC_RTT_MAX_OFFSET 0x1400
#define DCORE2_TPC3_QM_ARC_RTT_SECTION 0x35000

#define mmDCORE2_TPC3_EML_CFG_BASE 0x1000007FFA640000ull
#define DCORE2_TPC3_EML_CFG_MAX_OFFSET 0x1000
#define DCORE2_TPC3_EML_CFG_SECTION 0xE800

#define mmDCORE2_TPC3_EML_CFG_SPECIAL_BASE 0x1000007FFA640E80ull
#define DCORE2_TPC3_EML_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC3_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFA641000ull
#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE2_TPC3_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC3_EML_TPC_CFG_BASE 0x1000007FFA641000ull
#define DCORE2_TPC3_EML_TPC_CFG_MAX_OFFSET 0x1000
#define DCORE2_TPC3_EML_TPC_CFG_SECTION 0x5000

#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFA641050ull
#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFA6410A0ull
#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFA6410F0ull
#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFA641140ull
#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFA641190ull
#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFA6411E0ull
#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFA641230ull
#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFA641280ull
#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFA6412D0ull
#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFA641320ull
#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFA641370ull
#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFA6413C0ull
#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFA641410ull
#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFA641460ull
#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFA6414B0ull
#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFA641500ull
#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE2_TPC3_EML_TPC_CFG_KERNEL_BASE 0x1000007FFA641508ull
#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE2_TPC3_EML_TPC_CFG_KERNEL_SECTION 0xD400

#define mmDCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_0_BASE 0x1000007FFA6415DCull
#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_1_BASE 0x1000007FFA64162Cull
#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_2_BASE 0x1000007FFA64167Cull
#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_3_BASE 0x1000007FFA6416CCull
#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_4_BASE 0x1000007FFA64171Cull
#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_5_BASE 0x1000007FFA64176Cull
#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_6_BASE 0x1000007FFA6417BCull
#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_7_BASE 0x1000007FFA64180Cull
#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_8_BASE 0x1000007FFA64185Cull
#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_9_BASE 0x1000007FFA6418ACull
#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_10_BASE 0x1000007FFA6418FCull
#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_11_BASE 0x1000007FFA64194Cull
#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_12_BASE 0x1000007FFA64199Cull
#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_13_BASE 0x1000007FFA6419ECull
#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_14_BASE 0x1000007FFA641A3Cull
#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_15_BASE 0x1000007FFA641A8Cull
#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE2_TPC3_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE2_TPC3_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFA641ADCull
#define DCORE2_TPC3_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE2_TPC3_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE2_TPC3_EML_TPC_CFG_QM_BASE 0x1000007FFA641AE4ull
#define DCORE2_TPC3_EML_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCORE2_TPC3_EML_TPC_CFG_QM_SECTION 0x31C0

#define mmDCORE2_TPC3_EML_TPC_CFG_AXUSER_BASE 0x1000007FFA641E00ull
#define DCORE2_TPC3_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_TPC3_EML_TPC_CFG_AXUSER_SECTION 0x8000

#define mmDCORE2_TPC3_EML_TPC_CFG_SPECIAL_BASE 0x1000007FFA641E80ull
#define DCORE2_TPC3_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC3_EML_TPC_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC3_EML_QM_DCCM_BASE 0x1000007FFA642000ull
#define DCORE2_TPC3_EML_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE2_TPC3_EML_QM_DCCM_SECTION 0x8000

#define mmDCORE2_TPC3_EML_QM_ARCAUX_BASE 0x1000007FFA64A000ull
#define DCORE2_TPC3_EML_QM_ARCAUX_MAX_OFFSET 0x1000
#define DCORE2_TPC3_EML_QM_ARCAUX_SECTION 0xE800

#define mmDCORE2_TPC3_EML_QM_ARCAUX_SPECIAL_BASE 0x1000007FFA64AE80ull
#define DCORE2_TPC3_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC3_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180

#define mmDCORE2_TPC3_EML_TPC_QM_BASE 0x1000007FFA64C000ull
#define DCORE2_TPC3_EML_TPC_QM_MAX_OFFSET 0x1000
#define DCORE2_TPC3_EML_TPC_QM_SECTION 0x9000

#define mmDCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFA64C900ull
#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFA64C908ull
#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFA64C910ull
#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFA64C918ull
#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFA64C920ull
#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFA64C928ull
#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFA64C930ull
#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFA64C938ull
#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFA64C940ull
#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFA64C948ull
#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE \
0x1000007FFA64C950ull
#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE \
0x1000007FFA64C958ull
#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE \
0x1000007FFA64C960ull
#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE \
0x1000007FFA64C968ull
#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE \
0x1000007FFA64C970ull
#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE \
0x1000007FFA64C978ull
#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE2_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE2_TPC3_EML_TPC_QM_AXUSER_SECURED_BASE 0x1000007FFA64CB00ull
#define DCORE2_TPC3_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE2_TPC3_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE2_TPC3_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x1000007FFA64CB80ull
#define DCORE2_TPC3_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE2_TPC3_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE2_TPC3_EML_TPC_QM_DBG_HBW_BASE 0x1000007FFA64CC00ull
#define DCORE2_TPC3_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_TPC3_EML_TPC_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE2_TPC3_EML_TPC_QM_DBG_LBW_BASE 0x1000007FFA64CC80ull
#define DCORE2_TPC3_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_TPC3_EML_TPC_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE2_TPC3_EML_TPC_QM_CGM_BASE 0x1000007FFA64CD80ull
#define DCORE2_TPC3_EML_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCORE2_TPC3_EML_TPC_QM_CGM_SECTION 0x1000

#define mmDCORE2_TPC3_EML_TPC_QM_SPECIAL_BASE 0x1000007FFA64CE80ull
#define DCORE2_TPC3_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC3_EML_TPC_QM_SPECIAL_SECTION 0x1B2180

#define mmDCORE2_TPC3_EML_CS_BASE 0x1000007FFA7FF000ull
#define DCORE2_TPC3_EML_CS_MAX_OFFSET 0x1000
#define DCORE2_TPC3_EML_CS_SECTION 0x1000

#define mmDCORE2_TPC4_ROM_TABLE_BASE 0x1000007FFA800000ull
#define DCORE2_TPC4_ROM_TABLE_MAX_OFFSET 0x1000
#define DCORE2_TPC4_ROM_TABLE_SECTION 0x1000

#define mmDCORE2_TPC4_EML_SPMU_BASE 0x1000007FFA801000ull
#define DCORE2_TPC4_EML_SPMU_MAX_OFFSET 0x1000
#define DCORE2_TPC4_EML_SPMU_SECTION 0x1000

#define mmDCORE2_TPC4_EML_ETF_BASE 0x1000007FFA802000ull
#define DCORE2_TPC4_EML_ETF_MAX_OFFSET 0x1000
#define DCORE2_TPC4_EML_ETF_SECTION 0x1000

#define mmDCORE2_TPC4_EML_STM_BASE 0x1000007FFA803000ull
#define DCORE2_TPC4_EML_STM_MAX_OFFSET 0x1000
#define DCORE2_TPC4_EML_STM_SECTION 0x2000

#define mmDCORE2_TPC4_EML_CTI_BASE 0x1000007FFA805000ull
#define DCORE2_TPC4_EML_CTI_MAX_OFFSET 0x1000
#define DCORE2_TPC4_EML_CTI_SECTION 0x1000

#define mmDCORE2_TPC4_EML_FUNNEL_BASE 0x1000007FFA806000ull
#define DCORE2_TPC4_EML_FUNNEL_MAX_OFFSET 0x1000
#define DCORE2_TPC4_EML_FUNNEL_SECTION 0x1000

#define mmDCORE2_TPC4_EML_BUSMON_0_BASE 0x1000007FFA807000ull
#define DCORE2_TPC4_EML_BUSMON_0_MAX_OFFSET 0x1000
#define DCORE2_TPC4_EML_BUSMON_0_SECTION 0x1000

#define mmDCORE2_TPC4_EML_BUSMON_1_BASE 0x1000007FFA808000ull
#define DCORE2_TPC4_EML_BUSMON_1_MAX_OFFSET 0x1000
#define DCORE2_TPC4_EML_BUSMON_1_SECTION 0x1000

#define mmDCORE2_TPC4_EML_BUSMON_2_BASE 0x1000007FFA809000ull
#define DCORE2_TPC4_EML_BUSMON_2_MAX_OFFSET 0x1000
#define DCORE2_TPC4_EML_BUSMON_2_SECTION 0x1000

#define mmDCORE2_TPC4_EML_BUSMON_3_BASE 0x1000007FFA80A000ull
#define DCORE2_TPC4_EML_BUSMON_3_MAX_OFFSET 0x1000
#define DCORE2_TPC4_EML_BUSMON_3_SECTION 0x1000

#define mmDCORE2_TPC4_QM_ARC_RTT_BASE 0x1000007FFA80B000ull
#define DCORE2_TPC4_QM_ARC_RTT_MAX_OFFSET 0x1400
#define DCORE2_TPC4_QM_ARC_RTT_SECTION 0x35000

#define mmDCORE2_TPC4_EML_CFG_BASE 0x1000007FFA840000ull
#define DCORE2_TPC4_EML_CFG_MAX_OFFSET 0x1000
#define DCORE2_TPC4_EML_CFG_SECTION 0xE800

#define mmDCORE2_TPC4_EML_CFG_SPECIAL_BASE 0x1000007FFA840E80ull
#define DCORE2_TPC4_EML_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC4_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFA841000ull
#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE2_TPC4_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC4_EML_TPC_CFG_BASE 0x1000007FFA841000ull
#define DCORE2_TPC4_EML_TPC_CFG_MAX_OFFSET 0x1000
#define DCORE2_TPC4_EML_TPC_CFG_SECTION 0x5000

#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFA841050ull
#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFA8410A0ull
#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFA8410F0ull
#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFA841140ull
#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFA841190ull
#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFA8411E0ull
#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFA841230ull
#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFA841280ull
#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFA8412D0ull
#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFA841320ull
#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFA841370ull
#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFA8413C0ull
#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFA841410ull
#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFA841460ull
#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFA8414B0ull
#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFA841500ull
#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE2_TPC4_EML_TPC_CFG_KERNEL_BASE 0x1000007FFA841508ull
#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE2_TPC4_EML_TPC_CFG_KERNEL_SECTION 0xD400

#define mmDCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_0_BASE 0x1000007FFA8415DCull
#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_1_BASE 0x1000007FFA84162Cull
#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_2_BASE 0x1000007FFA84167Cull
#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_3_BASE 0x1000007FFA8416CCull
#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_4_BASE 0x1000007FFA84171Cull
#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_5_BASE 0x1000007FFA84176Cull
#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_6_BASE 0x1000007FFA8417BCull
#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_7_BASE 0x1000007FFA84180Cull
#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_8_BASE 0x1000007FFA84185Cull
#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_9_BASE 0x1000007FFA8418ACull
#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_10_BASE 0x1000007FFA8418FCull
#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_11_BASE 0x1000007FFA84194Cull
#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_12_BASE 0x1000007FFA84199Cull
#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_13_BASE 0x1000007FFA8419ECull
#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_14_BASE 0x1000007FFA841A3Cull
#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_15_BASE 0x1000007FFA841A8Cull
#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE2_TPC4_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE2_TPC4_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFA841ADCull
#define DCORE2_TPC4_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE2_TPC4_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE2_TPC4_EML_TPC_CFG_QM_BASE 0x1000007FFA841AE4ull
#define DCORE2_TPC4_EML_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCORE2_TPC4_EML_TPC_CFG_QM_SECTION 0x31C0

#define mmDCORE2_TPC4_EML_TPC_CFG_AXUSER_BASE 0x1000007FFA841E00ull
#define DCORE2_TPC4_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_TPC4_EML_TPC_CFG_AXUSER_SECTION 0x8000

#define mmDCORE2_TPC4_EML_TPC_CFG_SPECIAL_BASE 0x1000007FFA841E80ull
#define DCORE2_TPC4_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC4_EML_TPC_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC4_EML_QM_DCCM_BASE 0x1000007FFA842000ull
#define DCORE2_TPC4_EML_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE2_TPC4_EML_QM_DCCM_SECTION 0x8000

#define mmDCORE2_TPC4_EML_QM_ARCAUX_BASE 0x1000007FFA84A000ull
#define DCORE2_TPC4_EML_QM_ARCAUX_MAX_OFFSET 0x1000
#define DCORE2_TPC4_EML_QM_ARCAUX_SECTION 0xE800

#define mmDCORE2_TPC4_EML_QM_ARCAUX_SPECIAL_BASE 0x1000007FFA84AE80ull
#define DCORE2_TPC4_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC4_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180

#define mmDCORE2_TPC4_EML_TPC_QM_BASE 0x1000007FFA84C000ull
#define DCORE2_TPC4_EML_TPC_QM_MAX_OFFSET 0x1000
#define DCORE2_TPC4_EML_TPC_QM_SECTION 0x9000

#define mmDCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFA84C900ull
#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFA84C908ull
#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFA84C910ull
#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFA84C918ull
#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFA84C920ull
#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFA84C928ull
#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFA84C930ull
#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFA84C938ull
#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFA84C940ull
#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFA84C948ull
#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE \
0x1000007FFA84C950ull
#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE \
0x1000007FFA84C958ull
#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE \
0x1000007FFA84C960ull
#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE \
0x1000007FFA84C968ull
#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE \
0x1000007FFA84C970ull
#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE \
0x1000007FFA84C978ull
#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE2_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE2_TPC4_EML_TPC_QM_AXUSER_SECURED_BASE 0x1000007FFA84CB00ull
#define DCORE2_TPC4_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE2_TPC4_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE2_TPC4_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x1000007FFA84CB80ull
#define DCORE2_TPC4_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE2_TPC4_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE2_TPC4_EML_TPC_QM_DBG_HBW_BASE 0x1000007FFA84CC00ull
#define DCORE2_TPC4_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_TPC4_EML_TPC_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE2_TPC4_EML_TPC_QM_DBG_LBW_BASE 0x1000007FFA84CC80ull
#define DCORE2_TPC4_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_TPC4_EML_TPC_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE2_TPC4_EML_TPC_QM_CGM_BASE 0x1000007FFA84CD80ull
#define DCORE2_TPC4_EML_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCORE2_TPC4_EML_TPC_QM_CGM_SECTION 0x1000

#define mmDCORE2_TPC4_EML_TPC_QM_SPECIAL_BASE 0x1000007FFA84CE80ull
#define DCORE2_TPC4_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC4_EML_TPC_QM_SPECIAL_SECTION 0x1B2180

#define mmDCORE2_TPC4_EML_CS_BASE 0x1000007FFA9FF000ull
#define DCORE2_TPC4_EML_CS_MAX_OFFSET 0x1000
#define DCORE2_TPC4_EML_CS_SECTION 0x1000

#define mmDCORE2_TPC5_ROM_TABLE_BASE 0x1000007FFAA00000ull
#define DCORE2_TPC5_ROM_TABLE_MAX_OFFSET 0x1000
#define DCORE2_TPC5_ROM_TABLE_SECTION 0x1000

#define mmDCORE2_TPC5_EML_SPMU_BASE 0x1000007FFAA01000ull
#define DCORE2_TPC5_EML_SPMU_MAX_OFFSET 0x1000
#define DCORE2_TPC5_EML_SPMU_SECTION 0x1000

#define mmDCORE2_TPC5_EML_ETF_BASE 0x1000007FFAA02000ull
#define DCORE2_TPC5_EML_ETF_MAX_OFFSET 0x1000
#define DCORE2_TPC5_EML_ETF_SECTION 0x1000

#define mmDCORE2_TPC5_EML_STM_BASE 0x1000007FFAA03000ull
#define DCORE2_TPC5_EML_STM_MAX_OFFSET 0x1000
#define DCORE2_TPC5_EML_STM_SECTION 0x2000

#define mmDCORE2_TPC5_EML_CTI_BASE 0x1000007FFAA05000ull
#define DCORE2_TPC5_EML_CTI_MAX_OFFSET 0x1000
#define DCORE2_TPC5_EML_CTI_SECTION 0x1000

#define mmDCORE2_TPC5_EML_FUNNEL_BASE 0x1000007FFAA06000ull
#define DCORE2_TPC5_EML_FUNNEL_MAX_OFFSET 0x1000
#define DCORE2_TPC5_EML_FUNNEL_SECTION 0x1000

#define mmDCORE2_TPC5_EML_BUSMON_0_BASE 0x1000007FFAA07000ull
#define DCORE2_TPC5_EML_BUSMON_0_MAX_OFFSET 0x1000
#define DCORE2_TPC5_EML_BUSMON_0_SECTION 0x1000

#define mmDCORE2_TPC5_EML_BUSMON_1_BASE 0x1000007FFAA08000ull
#define DCORE2_TPC5_EML_BUSMON_1_MAX_OFFSET 0x1000
#define DCORE2_TPC5_EML_BUSMON_1_SECTION 0x1000

#define mmDCORE2_TPC5_EML_BUSMON_2_BASE 0x1000007FFAA09000ull
#define DCORE2_TPC5_EML_BUSMON_2_MAX_OFFSET 0x1000
#define DCORE2_TPC5_EML_BUSMON_2_SECTION 0x1000

#define mmDCORE2_TPC5_EML_BUSMON_3_BASE 0x1000007FFAA0A000ull
#define DCORE2_TPC5_EML_BUSMON_3_MAX_OFFSET 0x1000
#define DCORE2_TPC5_EML_BUSMON_3_SECTION 0x1000

#define mmDCORE2_TPC5_QM_ARC_RTT_BASE 0x1000007FFAA0B000ull
#define DCORE2_TPC5_QM_ARC_RTT_MAX_OFFSET 0x1400
#define DCORE2_TPC5_QM_ARC_RTT_SECTION 0x35000

#define mmDCORE2_TPC5_EML_CFG_BASE 0x1000007FFAA40000ull
#define DCORE2_TPC5_EML_CFG_MAX_OFFSET 0x1000
#define DCORE2_TPC5_EML_CFG_SECTION 0xE800

#define mmDCORE2_TPC5_EML_CFG_SPECIAL_BASE 0x1000007FFAA40E80ull
#define DCORE2_TPC5_EML_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC5_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFAA41000ull
#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE2_TPC5_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC5_EML_TPC_CFG_BASE 0x1000007FFAA41000ull
#define DCORE2_TPC5_EML_TPC_CFG_MAX_OFFSET 0x1000
#define DCORE2_TPC5_EML_TPC_CFG_SECTION 0x5000

#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFAA41050ull
#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFAA410A0ull
#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFAA410F0ull
#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFAA41140ull
#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFAA41190ull
#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFAA411E0ull
#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFAA41230ull
#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFAA41280ull
#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFAA412D0ull
#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFAA41320ull
#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFAA41370ull
#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFAA413C0ull
#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFAA41410ull
#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFAA41460ull
#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFAA414B0ull
#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFAA41500ull
#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE2_TPC5_EML_TPC_CFG_KERNEL_BASE 0x1000007FFAA41508ull
#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE2_TPC5_EML_TPC_CFG_KERNEL_SECTION 0xD400

#define mmDCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_0_BASE 0x1000007FFAA415DCull
#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_1_BASE 0x1000007FFAA4162Cull
#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_2_BASE 0x1000007FFAA4167Cull
#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_3_BASE 0x1000007FFAA416CCull
#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_4_BASE 0x1000007FFAA4171Cull
#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_5_BASE 0x1000007FFAA4176Cull
#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_6_BASE 0x1000007FFAA417BCull
#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_7_BASE 0x1000007FFAA4180Cull
#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_8_BASE 0x1000007FFAA4185Cull
#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_9_BASE 0x1000007FFAA418ACull
#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_10_BASE 0x1000007FFAA418FCull
#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_11_BASE 0x1000007FFAA4194Cull
#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_12_BASE 0x1000007FFAA4199Cull
#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_13_BASE 0x1000007FFAA419ECull
#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_14_BASE 0x1000007FFAA41A3Cull
#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_15_BASE 0x1000007FFAA41A8Cull
#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE2_TPC5_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE2_TPC5_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFAA41ADCull
#define DCORE2_TPC5_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE2_TPC5_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE2_TPC5_EML_TPC_CFG_QM_BASE 0x1000007FFAA41AE4ull
#define DCORE2_TPC5_EML_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCORE2_TPC5_EML_TPC_CFG_QM_SECTION 0x31C0

#define mmDCORE2_TPC5_EML_TPC_CFG_AXUSER_BASE 0x1000007FFAA41E00ull
#define DCORE2_TPC5_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_TPC5_EML_TPC_CFG_AXUSER_SECTION 0x8000

#define mmDCORE2_TPC5_EML_TPC_CFG_SPECIAL_BASE 0x1000007FFAA41E80ull
#define DCORE2_TPC5_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC5_EML_TPC_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC5_EML_QM_DCCM_BASE 0x1000007FFAA42000ull
#define DCORE2_TPC5_EML_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE2_TPC5_EML_QM_DCCM_SECTION 0x8000

#define mmDCORE2_TPC5_EML_QM_ARCAUX_BASE 0x1000007FFAA4A000ull
#define DCORE2_TPC5_EML_QM_ARCAUX_MAX_OFFSET 0x1000
#define DCORE2_TPC5_EML_QM_ARCAUX_SECTION 0xE800

#define mmDCORE2_TPC5_EML_QM_ARCAUX_SPECIAL_BASE 0x1000007FFAA4AE80ull
#define DCORE2_TPC5_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC5_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180

#define mmDCORE2_TPC5_EML_TPC_QM_BASE 0x1000007FFAA4C000ull
#define DCORE2_TPC5_EML_TPC_QM_MAX_OFFSET 0x1000
#define DCORE2_TPC5_EML_TPC_QM_SECTION 0x9000

#define mmDCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFAA4C900ull
#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFAA4C908ull
#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFAA4C910ull
#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFAA4C918ull
#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFAA4C920ull
#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFAA4C928ull
#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFAA4C930ull
#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFAA4C938ull
#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFAA4C940ull
#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFAA4C948ull
#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE \
0x1000007FFAA4C950ull
#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE \
0x1000007FFAA4C958ull
#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE \
0x1000007FFAA4C960ull
#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE \
0x1000007FFAA4C968ull
#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE \
0x1000007FFAA4C970ull
#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE \
0x1000007FFAA4C978ull
#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE2_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE2_TPC5_EML_TPC_QM_AXUSER_SECURED_BASE 0x1000007FFAA4CB00ull
#define DCORE2_TPC5_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE2_TPC5_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE2_TPC5_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x1000007FFAA4CB80ull
#define DCORE2_TPC5_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE2_TPC5_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE2_TPC5_EML_TPC_QM_DBG_HBW_BASE 0x1000007FFAA4CC00ull
#define DCORE2_TPC5_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_TPC5_EML_TPC_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE2_TPC5_EML_TPC_QM_DBG_LBW_BASE 0x1000007FFAA4CC80ull
#define DCORE2_TPC5_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_TPC5_EML_TPC_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE2_TPC5_EML_TPC_QM_CGM_BASE 0x1000007FFAA4CD80ull
#define DCORE2_TPC5_EML_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCORE2_TPC5_EML_TPC_QM_CGM_SECTION 0x1000

#define mmDCORE2_TPC5_EML_TPC_QM_SPECIAL_BASE 0x1000007FFAA4CE80ull
#define DCORE2_TPC5_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC5_EML_TPC_QM_SPECIAL_SECTION 0x1B2180

#define mmDCORE2_TPC5_EML_CS_BASE 0x1000007FFABFF000ull
#define DCORE2_TPC5_EML_CS_MAX_OFFSET 0x1000
#define DCORE2_TPC5_EML_CS_SECTION 0x401000

#define mmDCORE3_TPC0_ROM_TABLE_BASE 0x1000007FFB000000ull
#define DCORE3_TPC0_ROM_TABLE_MAX_OFFSET 0x1000
#define DCORE3_TPC0_ROM_TABLE_SECTION 0x1000

#define mmDCORE3_TPC0_EML_SPMU_BASE 0x1000007FFB001000ull
#define DCORE3_TPC0_EML_SPMU_MAX_OFFSET 0x1000
#define DCORE3_TPC0_EML_SPMU_SECTION 0x1000

#define mmDCORE3_TPC0_EML_ETF_BASE 0x1000007FFB002000ull
#define DCORE3_TPC0_EML_ETF_MAX_OFFSET 0x1000
#define DCORE3_TPC0_EML_ETF_SECTION 0x1000

#define mmDCORE3_TPC0_EML_STM_BASE 0x1000007FFB003000ull
#define DCORE3_TPC0_EML_STM_MAX_OFFSET 0x1000
#define DCORE3_TPC0_EML_STM_SECTION 0x2000

#define mmDCORE3_TPC0_EML_CTI_BASE 0x1000007FFB005000ull
#define DCORE3_TPC0_EML_CTI_MAX_OFFSET 0x1000
#define DCORE3_TPC0_EML_CTI_SECTION 0x1000

#define mmDCORE3_TPC0_EML_FUNNEL_BASE 0x1000007FFB006000ull
#define DCORE3_TPC0_EML_FUNNEL_MAX_OFFSET 0x1000
#define DCORE3_TPC0_EML_FUNNEL_SECTION 0x1000

#define mmDCORE3_TPC0_EML_BUSMON_0_BASE 0x1000007FFB007000ull
#define DCORE3_TPC0_EML_BUSMON_0_MAX_OFFSET 0x1000
#define DCORE3_TPC0_EML_BUSMON_0_SECTION 0x1000

#define mmDCORE3_TPC0_EML_BUSMON_1_BASE 0x1000007FFB008000ull
#define DCORE3_TPC0_EML_BUSMON_1_MAX_OFFSET 0x1000
#define DCORE3_TPC0_EML_BUSMON_1_SECTION 0x1000

#define mmDCORE3_TPC0_EML_BUSMON_2_BASE 0x1000007FFB009000ull
#define DCORE3_TPC0_EML_BUSMON_2_MAX_OFFSET 0x1000
#define DCORE3_TPC0_EML_BUSMON_2_SECTION 0x1000

#define mmDCORE3_TPC0_EML_BUSMON_3_BASE 0x1000007FFB00A000ull
#define DCORE3_TPC0_EML_BUSMON_3_MAX_OFFSET 0x1000
#define DCORE3_TPC0_EML_BUSMON_3_SECTION 0x1000

#define mmDCORE3_TPC0_QM_ARC_RTT_BASE 0x1000007FFB00B000ull
#define DCORE3_TPC0_QM_ARC_RTT_MAX_OFFSET 0x1400
#define DCORE3_TPC0_QM_ARC_RTT_SECTION 0x35000

#define mmDCORE3_TPC0_EML_CFG_BASE 0x1000007FFB040000ull
#define DCORE3_TPC0_EML_CFG_MAX_OFFSET 0x1000
#define DCORE3_TPC0_EML_CFG_SECTION 0xE800

#define mmDCORE3_TPC0_EML_CFG_SPECIAL_BASE 0x1000007FFB040E80ull
#define DCORE3_TPC0_EML_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC0_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFB041000ull
#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE3_TPC0_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC0_EML_TPC_CFG_BASE 0x1000007FFB041000ull
#define DCORE3_TPC0_EML_TPC_CFG_MAX_OFFSET 0x1000
#define DCORE3_TPC0_EML_TPC_CFG_SECTION 0x5000

#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFB041050ull
#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFB0410A0ull
#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFB0410F0ull
#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFB041140ull
#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFB041190ull
#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFB0411E0ull
#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFB041230ull
#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFB041280ull
#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFB0412D0ull
#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFB041320ull
#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFB041370ull
#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFB0413C0ull
#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFB041410ull
#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFB041460ull
#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFB0414B0ull
#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFB041500ull
#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE3_TPC0_EML_TPC_CFG_KERNEL_BASE 0x1000007FFB041508ull
#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE3_TPC0_EML_TPC_CFG_KERNEL_SECTION 0xD400

#define mmDCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_0_BASE 0x1000007FFB0415DCull
#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_1_BASE 0x1000007FFB04162Cull
#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_2_BASE 0x1000007FFB04167Cull
#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_3_BASE 0x1000007FFB0416CCull
#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_4_BASE 0x1000007FFB04171Cull
#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_5_BASE 0x1000007FFB04176Cull
#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_6_BASE 0x1000007FFB0417BCull
#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_7_BASE 0x1000007FFB04180Cull
#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_8_BASE 0x1000007FFB04185Cull
#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_9_BASE 0x1000007FFB0418ACull
#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_10_BASE 0x1000007FFB0418FCull
#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_11_BASE 0x1000007FFB04194Cull
#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_12_BASE 0x1000007FFB04199Cull
#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_13_BASE 0x1000007FFB0419ECull
#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_14_BASE 0x1000007FFB041A3Cull
#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_15_BASE 0x1000007FFB041A8Cull
#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE3_TPC0_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE3_TPC0_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFB041ADCull
#define DCORE3_TPC0_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE3_TPC0_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE3_TPC0_EML_TPC_CFG_QM_BASE 0x1000007FFB041AE4ull
#define DCORE3_TPC0_EML_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCORE3_TPC0_EML_TPC_CFG_QM_SECTION 0x31C0

#define mmDCORE3_TPC0_EML_TPC_CFG_AXUSER_BASE 0x1000007FFB041E00ull
#define DCORE3_TPC0_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_TPC0_EML_TPC_CFG_AXUSER_SECTION 0x8000

#define mmDCORE3_TPC0_EML_TPC_CFG_SPECIAL_BASE 0x1000007FFB041E80ull
#define DCORE3_TPC0_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC0_EML_TPC_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC0_EML_QM_DCCM_BASE 0x1000007FFB042000ull
#define DCORE3_TPC0_EML_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE3_TPC0_EML_QM_DCCM_SECTION 0x8000

#define mmDCORE3_TPC0_EML_QM_ARCAUX_BASE 0x1000007FFB04A000ull
#define DCORE3_TPC0_EML_QM_ARCAUX_MAX_OFFSET 0x1000
#define DCORE3_TPC0_EML_QM_ARCAUX_SECTION 0xE800

#define mmDCORE3_TPC0_EML_QM_ARCAUX_SPECIAL_BASE 0x1000007FFB04AE80ull
#define DCORE3_TPC0_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC0_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180

#define mmDCORE3_TPC0_EML_TPC_QM_BASE 0x1000007FFB04C000ull
#define DCORE3_TPC0_EML_TPC_QM_MAX_OFFSET 0x1000
#define DCORE3_TPC0_EML_TPC_QM_SECTION 0x9000

#define mmDCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFB04C900ull
#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFB04C908ull
#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFB04C910ull
#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFB04C918ull
#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFB04C920ull
#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFB04C928ull
#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFB04C930ull
#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFB04C938ull
#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFB04C940ull
#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFB04C948ull
#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE \
0x1000007FFB04C950ull
#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE \
0x1000007FFB04C958ull
#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE \
0x1000007FFB04C960ull
#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE \
0x1000007FFB04C968ull
#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE \
0x1000007FFB04C970ull
#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE \
0x1000007FFB04C978ull
#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE3_TPC0_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE3_TPC0_EML_TPC_QM_AXUSER_SECURED_BASE 0x1000007FFB04CB00ull
#define DCORE3_TPC0_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE3_TPC0_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE3_TPC0_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x1000007FFB04CB80ull
#define DCORE3_TPC0_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE3_TPC0_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE3_TPC0_EML_TPC_QM_DBG_HBW_BASE 0x1000007FFB04CC00ull
#define DCORE3_TPC0_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_TPC0_EML_TPC_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE3_TPC0_EML_TPC_QM_DBG_LBW_BASE 0x1000007FFB04CC80ull
#define DCORE3_TPC0_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_TPC0_EML_TPC_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE3_TPC0_EML_TPC_QM_CGM_BASE 0x1000007FFB04CD80ull
#define DCORE3_TPC0_EML_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCORE3_TPC0_EML_TPC_QM_CGM_SECTION 0x1000

#define mmDCORE3_TPC0_EML_TPC_QM_SPECIAL_BASE 0x1000007FFB04CE80ull
#define DCORE3_TPC0_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC0_EML_TPC_QM_SPECIAL_SECTION 0x1B2180

#define mmDCORE3_TPC0_EML_CS_BASE 0x1000007FFB1FF000ull
#define DCORE3_TPC0_EML_CS_MAX_OFFSET 0x1000
#define DCORE3_TPC0_EML_CS_SECTION 0x1000

#define mmDCORE3_TPC1_ROM_TABLE_BASE 0x1000007FFB200000ull
#define DCORE3_TPC1_ROM_TABLE_MAX_OFFSET 0x1000
#define DCORE3_TPC1_ROM_TABLE_SECTION 0x1000

#define mmDCORE3_TPC1_EML_SPMU_BASE 0x1000007FFB201000ull
#define DCORE3_TPC1_EML_SPMU_MAX_OFFSET 0x1000
#define DCORE3_TPC1_EML_SPMU_SECTION 0x1000

#define mmDCORE3_TPC1_EML_ETF_BASE 0x1000007FFB202000ull
#define DCORE3_TPC1_EML_ETF_MAX_OFFSET 0x1000
#define DCORE3_TPC1_EML_ETF_SECTION 0x1000

#define mmDCORE3_TPC1_EML_STM_BASE 0x1000007FFB203000ull
#define DCORE3_TPC1_EML_STM_MAX_OFFSET 0x1000
#define DCORE3_TPC1_EML_STM_SECTION 0x2000

#define mmDCORE3_TPC1_EML_CTI_BASE 0x1000007FFB205000ull
#define DCORE3_TPC1_EML_CTI_MAX_OFFSET 0x1000
#define DCORE3_TPC1_EML_CTI_SECTION 0x1000

#define mmDCORE3_TPC1_EML_FUNNEL_BASE 0x1000007FFB206000ull
#define DCORE3_TPC1_EML_FUNNEL_MAX_OFFSET 0x1000
#define DCORE3_TPC1_EML_FUNNEL_SECTION 0x1000

#define mmDCORE3_TPC1_EML_BUSMON_0_BASE 0x1000007FFB207000ull
#define DCORE3_TPC1_EML_BUSMON_0_MAX_OFFSET 0x1000
#define DCORE3_TPC1_EML_BUSMON_0_SECTION 0x1000

#define mmDCORE3_TPC1_EML_BUSMON_1_BASE 0x1000007FFB208000ull
#define DCORE3_TPC1_EML_BUSMON_1_MAX_OFFSET 0x1000
#define DCORE3_TPC1_EML_BUSMON_1_SECTION 0x1000

#define mmDCORE3_TPC1_EML_BUSMON_2_BASE 0x1000007FFB209000ull
#define DCORE3_TPC1_EML_BUSMON_2_MAX_OFFSET 0x1000
#define DCORE3_TPC1_EML_BUSMON_2_SECTION 0x1000

#define mmDCORE3_TPC1_EML_BUSMON_3_BASE 0x1000007FFB20A000ull
#define DCORE3_TPC1_EML_BUSMON_3_MAX_OFFSET 0x1000
#define DCORE3_TPC1_EML_BUSMON_3_SECTION 0x1000

#define mmDCORE3_TPC1_QM_ARC_RTT_BASE 0x1000007FFB20B000ull
#define DCORE3_TPC1_QM_ARC_RTT_MAX_OFFSET 0x1400
#define DCORE3_TPC1_QM_ARC_RTT_SECTION 0x35000

#define mmDCORE3_TPC1_EML_CFG_BASE 0x1000007FFB240000ull
#define DCORE3_TPC1_EML_CFG_MAX_OFFSET 0x1000
#define DCORE3_TPC1_EML_CFG_SECTION 0xE800

#define mmDCORE3_TPC1_EML_CFG_SPECIAL_BASE 0x1000007FFB240E80ull
#define DCORE3_TPC1_EML_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC1_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFB241000ull
#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE3_TPC1_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC1_EML_TPC_CFG_BASE 0x1000007FFB241000ull
#define DCORE3_TPC1_EML_TPC_CFG_MAX_OFFSET 0x1000
#define DCORE3_TPC1_EML_TPC_CFG_SECTION 0x5000

#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFB241050ull
#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFB2410A0ull
#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFB2410F0ull
#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFB241140ull
#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFB241190ull
#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFB2411E0ull
#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFB241230ull
#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFB241280ull
#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFB2412D0ull
#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFB241320ull
#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFB241370ull
#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFB2413C0ull
#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFB241410ull
#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFB241460ull
#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFB2414B0ull
#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFB241500ull
#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE3_TPC1_EML_TPC_CFG_KERNEL_BASE 0x1000007FFB241508ull
#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE3_TPC1_EML_TPC_CFG_KERNEL_SECTION 0xD400

#define mmDCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_0_BASE 0x1000007FFB2415DCull
#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_1_BASE 0x1000007FFB24162Cull
#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_2_BASE 0x1000007FFB24167Cull
#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_3_BASE 0x1000007FFB2416CCull
#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_4_BASE 0x1000007FFB24171Cull
#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_5_BASE 0x1000007FFB24176Cull
#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_6_BASE 0x1000007FFB2417BCull
#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_7_BASE 0x1000007FFB24180Cull
#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_8_BASE 0x1000007FFB24185Cull
#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_9_BASE 0x1000007FFB2418ACull
#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_10_BASE 0x1000007FFB2418FCull
#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_11_BASE 0x1000007FFB24194Cull
#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_12_BASE 0x1000007FFB24199Cull
#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_13_BASE 0x1000007FFB2419ECull
#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_14_BASE 0x1000007FFB241A3Cull
#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_15_BASE 0x1000007FFB241A8Cull
#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE3_TPC1_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE3_TPC1_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFB241ADCull
#define DCORE3_TPC1_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE3_TPC1_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE3_TPC1_EML_TPC_CFG_QM_BASE 0x1000007FFB241AE4ull
#define DCORE3_TPC1_EML_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCORE3_TPC1_EML_TPC_CFG_QM_SECTION 0x31C0

#define mmDCORE3_TPC1_EML_TPC_CFG_AXUSER_BASE 0x1000007FFB241E00ull
#define DCORE3_TPC1_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_TPC1_EML_TPC_CFG_AXUSER_SECTION 0x8000

#define mmDCORE3_TPC1_EML_TPC_CFG_SPECIAL_BASE 0x1000007FFB241E80ull
#define DCORE3_TPC1_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC1_EML_TPC_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC1_EML_QM_DCCM_BASE 0x1000007FFB242000ull
#define DCORE3_TPC1_EML_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE3_TPC1_EML_QM_DCCM_SECTION 0x8000

#define mmDCORE3_TPC1_EML_QM_ARCAUX_BASE 0x1000007FFB24A000ull
#define DCORE3_TPC1_EML_QM_ARCAUX_MAX_OFFSET 0x1000
#define DCORE3_TPC1_EML_QM_ARCAUX_SECTION 0xE800

#define mmDCORE3_TPC1_EML_QM_ARCAUX_SPECIAL_BASE 0x1000007FFB24AE80ull
#define DCORE3_TPC1_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC1_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180

#define mmDCORE3_TPC1_EML_TPC_QM_BASE 0x1000007FFB24C000ull
#define DCORE3_TPC1_EML_TPC_QM_MAX_OFFSET 0x1000
#define DCORE3_TPC1_EML_TPC_QM_SECTION 0x9000

#define mmDCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFB24C900ull
#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFB24C908ull
#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFB24C910ull
#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFB24C918ull
#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFB24C920ull
#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFB24C928ull
#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFB24C930ull
#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFB24C938ull
#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFB24C940ull
#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFB24C948ull
#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE \
0x1000007FFB24C950ull
#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE \
0x1000007FFB24C958ull
#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE \
0x1000007FFB24C960ull
#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE \
0x1000007FFB24C968ull
#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE \
0x1000007FFB24C970ull
#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE \
0x1000007FFB24C978ull
#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE3_TPC1_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE3_TPC1_EML_TPC_QM_AXUSER_SECURED_BASE 0x1000007FFB24CB00ull
#define DCORE3_TPC1_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE3_TPC1_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE3_TPC1_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x1000007FFB24CB80ull
#define DCORE3_TPC1_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE3_TPC1_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE3_TPC1_EML_TPC_QM_DBG_HBW_BASE 0x1000007FFB24CC00ull
#define DCORE3_TPC1_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_TPC1_EML_TPC_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE3_TPC1_EML_TPC_QM_DBG_LBW_BASE 0x1000007FFB24CC80ull
#define DCORE3_TPC1_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_TPC1_EML_TPC_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE3_TPC1_EML_TPC_QM_CGM_BASE 0x1000007FFB24CD80ull
#define DCORE3_TPC1_EML_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCORE3_TPC1_EML_TPC_QM_CGM_SECTION 0x1000

#define mmDCORE3_TPC1_EML_TPC_QM_SPECIAL_BASE 0x1000007FFB24CE80ull
#define DCORE3_TPC1_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC1_EML_TPC_QM_SPECIAL_SECTION 0x1B2180

#define mmDCORE3_TPC1_EML_CS_BASE 0x1000007FFB3FF000ull
#define DCORE3_TPC1_EML_CS_MAX_OFFSET 0x1000
#define DCORE3_TPC1_EML_CS_SECTION 0x1000

#define mmDCORE3_TPC2_ROM_TABLE_BASE 0x1000007FFB400000ull
#define DCORE3_TPC2_ROM_TABLE_MAX_OFFSET 0x1000
#define DCORE3_TPC2_ROM_TABLE_SECTION 0x1000

#define mmDCORE3_TPC2_EML_SPMU_BASE 0x1000007FFB401000ull
#define DCORE3_TPC2_EML_SPMU_MAX_OFFSET 0x1000
#define DCORE3_TPC2_EML_SPMU_SECTION 0x1000

#define mmDCORE3_TPC2_EML_ETF_BASE 0x1000007FFB402000ull
#define DCORE3_TPC2_EML_ETF_MAX_OFFSET 0x1000
#define DCORE3_TPC2_EML_ETF_SECTION 0x1000

#define mmDCORE3_TPC2_EML_STM_BASE 0x1000007FFB403000ull
#define DCORE3_TPC2_EML_STM_MAX_OFFSET 0x1000
#define DCORE3_TPC2_EML_STM_SECTION 0x2000

#define mmDCORE3_TPC2_EML_CTI_BASE 0x1000007FFB405000ull
#define DCORE3_TPC2_EML_CTI_MAX_OFFSET 0x1000
#define DCORE3_TPC2_EML_CTI_SECTION 0x1000

#define mmDCORE3_TPC2_EML_FUNNEL_BASE 0x1000007FFB406000ull
#define DCORE3_TPC2_EML_FUNNEL_MAX_OFFSET 0x1000
#define DCORE3_TPC2_EML_FUNNEL_SECTION 0x1000

#define mmDCORE3_TPC2_EML_BUSMON_0_BASE 0x1000007FFB407000ull
#define DCORE3_TPC2_EML_BUSMON_0_MAX_OFFSET 0x1000
#define DCORE3_TPC2_EML_BUSMON_0_SECTION 0x1000

#define mmDCORE3_TPC2_EML_BUSMON_1_BASE 0x1000007FFB408000ull
#define DCORE3_TPC2_EML_BUSMON_1_MAX_OFFSET 0x1000
#define DCORE3_TPC2_EML_BUSMON_1_SECTION 0x1000

#define mmDCORE3_TPC2_EML_BUSMON_2_BASE 0x1000007FFB409000ull
#define DCORE3_TPC2_EML_BUSMON_2_MAX_OFFSET 0x1000
#define DCORE3_TPC2_EML_BUSMON_2_SECTION 0x1000

#define mmDCORE3_TPC2_EML_BUSMON_3_BASE 0x1000007FFB40A000ull
#define DCORE3_TPC2_EML_BUSMON_3_MAX_OFFSET 0x1000
#define DCORE3_TPC2_EML_BUSMON_3_SECTION 0x1000

#define mmDCORE3_TPC2_QM_ARC_RTT_BASE 0x1000007FFB40B000ull
#define DCORE3_TPC2_QM_ARC_RTT_MAX_OFFSET 0x1400
#define DCORE3_TPC2_QM_ARC_RTT_SECTION 0x35000

#define mmDCORE3_TPC2_EML_CFG_BASE 0x1000007FFB440000ull
#define DCORE3_TPC2_EML_CFG_MAX_OFFSET 0x1000
#define DCORE3_TPC2_EML_CFG_SECTION 0xE800

#define mmDCORE3_TPC2_EML_CFG_SPECIAL_BASE 0x1000007FFB440E80ull
#define DCORE3_TPC2_EML_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC2_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFB441000ull
#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE3_TPC2_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC2_EML_TPC_CFG_BASE 0x1000007FFB441000ull
#define DCORE3_TPC2_EML_TPC_CFG_MAX_OFFSET 0x1000
#define DCORE3_TPC2_EML_TPC_CFG_SECTION 0x5000

#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFB441050ull
#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFB4410A0ull
#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFB4410F0ull
#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFB441140ull
#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFB441190ull
#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFB4411E0ull
#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFB441230ull
#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFB441280ull
#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFB4412D0ull
#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFB441320ull
#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFB441370ull
#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFB4413C0ull
#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFB441410ull
#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFB441460ull
#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFB4414B0ull
#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFB441500ull
#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE3_TPC2_EML_TPC_CFG_KERNEL_BASE 0x1000007FFB441508ull
#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE3_TPC2_EML_TPC_CFG_KERNEL_SECTION 0xD400

#define mmDCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_0_BASE 0x1000007FFB4415DCull
#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_1_BASE 0x1000007FFB44162Cull
#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_2_BASE 0x1000007FFB44167Cull
#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_3_BASE 0x1000007FFB4416CCull
#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_4_BASE 0x1000007FFB44171Cull
#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_5_BASE 0x1000007FFB44176Cull
#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_6_BASE 0x1000007FFB4417BCull
#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_7_BASE 0x1000007FFB44180Cull
#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_8_BASE 0x1000007FFB44185Cull
#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_9_BASE 0x1000007FFB4418ACull
#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_10_BASE 0x1000007FFB4418FCull
#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_11_BASE 0x1000007FFB44194Cull
#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_12_BASE 0x1000007FFB44199Cull
#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_13_BASE 0x1000007FFB4419ECull
#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_14_BASE 0x1000007FFB441A3Cull
#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_15_BASE 0x1000007FFB441A8Cull
#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE3_TPC2_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE3_TPC2_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFB441ADCull
#define DCORE3_TPC2_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE3_TPC2_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE3_TPC2_EML_TPC_CFG_QM_BASE 0x1000007FFB441AE4ull
#define DCORE3_TPC2_EML_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCORE3_TPC2_EML_TPC_CFG_QM_SECTION 0x31C0

#define mmDCORE3_TPC2_EML_TPC_CFG_AXUSER_BASE 0x1000007FFB441E00ull
#define DCORE3_TPC2_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_TPC2_EML_TPC_CFG_AXUSER_SECTION 0x8000

#define mmDCORE3_TPC2_EML_TPC_CFG_SPECIAL_BASE 0x1000007FFB441E80ull
#define DCORE3_TPC2_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC2_EML_TPC_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC2_EML_QM_DCCM_BASE 0x1000007FFB442000ull
#define DCORE3_TPC2_EML_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE3_TPC2_EML_QM_DCCM_SECTION 0x8000

#define mmDCORE3_TPC2_EML_QM_ARCAUX_BASE 0x1000007FFB44A000ull
#define DCORE3_TPC2_EML_QM_ARCAUX_MAX_OFFSET 0x1000
#define DCORE3_TPC2_EML_QM_ARCAUX_SECTION 0xE800

#define mmDCORE3_TPC2_EML_QM_ARCAUX_SPECIAL_BASE 0x1000007FFB44AE80ull
#define DCORE3_TPC2_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC2_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180

#define mmDCORE3_TPC2_EML_TPC_QM_BASE 0x1000007FFB44C000ull
#define DCORE3_TPC2_EML_TPC_QM_MAX_OFFSET 0x1000
#define DCORE3_TPC2_EML_TPC_QM_SECTION 0x9000

#define mmDCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFB44C900ull
#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFB44C908ull
#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFB44C910ull
#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFB44C918ull
#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFB44C920ull
#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFB44C928ull
#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFB44C930ull
#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFB44C938ull
#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFB44C940ull
#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFB44C948ull
#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE \
0x1000007FFB44C950ull
#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE \
0x1000007FFB44C958ull
#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE \
0x1000007FFB44C960ull
#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE \
0x1000007FFB44C968ull
#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE \
0x1000007FFB44C970ull
#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE \
0x1000007FFB44C978ull
#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE3_TPC2_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE3_TPC2_EML_TPC_QM_AXUSER_SECURED_BASE 0x1000007FFB44CB00ull
#define DCORE3_TPC2_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE3_TPC2_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE3_TPC2_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x1000007FFB44CB80ull
#define DCORE3_TPC2_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE3_TPC2_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE3_TPC2_EML_TPC_QM_DBG_HBW_BASE 0x1000007FFB44CC00ull
#define DCORE3_TPC2_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_TPC2_EML_TPC_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE3_TPC2_EML_TPC_QM_DBG_LBW_BASE 0x1000007FFB44CC80ull
#define DCORE3_TPC2_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_TPC2_EML_TPC_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE3_TPC2_EML_TPC_QM_CGM_BASE 0x1000007FFB44CD80ull
#define DCORE3_TPC2_EML_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCORE3_TPC2_EML_TPC_QM_CGM_SECTION 0x1000

#define mmDCORE3_TPC2_EML_TPC_QM_SPECIAL_BASE 0x1000007FFB44CE80ull
#define DCORE3_TPC2_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC2_EML_TPC_QM_SPECIAL_SECTION 0x1B2180

#define mmDCORE3_TPC2_EML_CS_BASE 0x1000007FFB5FF000ull
#define DCORE3_TPC2_EML_CS_MAX_OFFSET 0x1000
#define DCORE3_TPC2_EML_CS_SECTION 0x1000

#define mmDCORE3_TPC3_ROM_TABLE_BASE 0x1000007FFB600000ull
#define DCORE3_TPC3_ROM_TABLE_MAX_OFFSET 0x1000
#define DCORE3_TPC3_ROM_TABLE_SECTION 0x1000

#define mmDCORE3_TPC3_EML_SPMU_BASE 0x1000007FFB601000ull
#define DCORE3_TPC3_EML_SPMU_MAX_OFFSET 0x1000
#define DCORE3_TPC3_EML_SPMU_SECTION 0x1000

#define mmDCORE3_TPC3_EML_ETF_BASE 0x1000007FFB602000ull
#define DCORE3_TPC3_EML_ETF_MAX_OFFSET 0x1000
#define DCORE3_TPC3_EML_ETF_SECTION 0x1000

#define mmDCORE3_TPC3_EML_STM_BASE 0x1000007FFB603000ull
#define DCORE3_TPC3_EML_STM_MAX_OFFSET 0x1000
#define DCORE3_TPC3_EML_STM_SECTION 0x2000

#define mmDCORE3_TPC3_EML_CTI_BASE 0x1000007FFB605000ull
#define DCORE3_TPC3_EML_CTI_MAX_OFFSET 0x1000
#define DCORE3_TPC3_EML_CTI_SECTION 0x1000

#define mmDCORE3_TPC3_EML_FUNNEL_BASE 0x1000007FFB606000ull
#define DCORE3_TPC3_EML_FUNNEL_MAX_OFFSET 0x1000
#define DCORE3_TPC3_EML_FUNNEL_SECTION 0x1000

#define mmDCORE3_TPC3_EML_BUSMON_0_BASE 0x1000007FFB607000ull
#define DCORE3_TPC3_EML_BUSMON_0_MAX_OFFSET 0x1000
#define DCORE3_TPC3_EML_BUSMON_0_SECTION 0x1000

#define mmDCORE3_TPC3_EML_BUSMON_1_BASE 0x1000007FFB608000ull
#define DCORE3_TPC3_EML_BUSMON_1_MAX_OFFSET 0x1000
#define DCORE3_TPC3_EML_BUSMON_1_SECTION 0x1000

#define mmDCORE3_TPC3_EML_BUSMON_2_BASE 0x1000007FFB609000ull
#define DCORE3_TPC3_EML_BUSMON_2_MAX_OFFSET 0x1000
#define DCORE3_TPC3_EML_BUSMON_2_SECTION 0x1000

#define mmDCORE3_TPC3_EML_BUSMON_3_BASE 0x1000007FFB60A000ull
#define DCORE3_TPC3_EML_BUSMON_3_MAX_OFFSET 0x1000
#define DCORE3_TPC3_EML_BUSMON_3_SECTION 0x1000

#define mmDCORE3_TPC3_QM_ARC_RTT_BASE 0x1000007FFB60B000ull
#define DCORE3_TPC3_QM_ARC_RTT_MAX_OFFSET 0x1400
#define DCORE3_TPC3_QM_ARC_RTT_SECTION 0x35000

#define mmDCORE3_TPC3_EML_CFG_BASE 0x1000007FFB640000ull
#define DCORE3_TPC3_EML_CFG_MAX_OFFSET 0x1000
#define DCORE3_TPC3_EML_CFG_SECTION 0xE800

#define mmDCORE3_TPC3_EML_CFG_SPECIAL_BASE 0x1000007FFB640E80ull
#define DCORE3_TPC3_EML_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC3_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFB641000ull
#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE3_TPC3_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC3_EML_TPC_CFG_BASE 0x1000007FFB641000ull
#define DCORE3_TPC3_EML_TPC_CFG_MAX_OFFSET 0x1000
#define DCORE3_TPC3_EML_TPC_CFG_SECTION 0x5000

#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFB641050ull
#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFB6410A0ull
#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFB6410F0ull
#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFB641140ull
#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFB641190ull
#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFB6411E0ull
#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFB641230ull
#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFB641280ull
#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFB6412D0ull
#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFB641320ull
#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFB641370ull
#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFB6413C0ull
#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFB641410ull
#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFB641460ull
#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFB6414B0ull
#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFB641500ull
#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE3_TPC3_EML_TPC_CFG_KERNEL_BASE 0x1000007FFB641508ull
#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE3_TPC3_EML_TPC_CFG_KERNEL_SECTION 0xD400

#define mmDCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_0_BASE 0x1000007FFB6415DCull
#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_1_BASE 0x1000007FFB64162Cull
#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_2_BASE 0x1000007FFB64167Cull
#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_3_BASE 0x1000007FFB6416CCull
#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_4_BASE 0x1000007FFB64171Cull
#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_5_BASE 0x1000007FFB64176Cull
#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_6_BASE 0x1000007FFB6417BCull
#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_7_BASE 0x1000007FFB64180Cull
#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_8_BASE 0x1000007FFB64185Cull
#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_9_BASE 0x1000007FFB6418ACull
#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_10_BASE 0x1000007FFB6418FCull
#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_11_BASE 0x1000007FFB64194Cull
#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_12_BASE 0x1000007FFB64199Cull
#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_13_BASE 0x1000007FFB6419ECull
#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_14_BASE 0x1000007FFB641A3Cull
#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_15_BASE 0x1000007FFB641A8Cull
#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE3_TPC3_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE3_TPC3_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFB641ADCull
#define DCORE3_TPC3_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE3_TPC3_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE3_TPC3_EML_TPC_CFG_QM_BASE 0x1000007FFB641AE4ull
#define DCORE3_TPC3_EML_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCORE3_TPC3_EML_TPC_CFG_QM_SECTION 0x31C0

#define mmDCORE3_TPC3_EML_TPC_CFG_AXUSER_BASE 0x1000007FFB641E00ull
#define DCORE3_TPC3_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_TPC3_EML_TPC_CFG_AXUSER_SECTION 0x8000

#define mmDCORE3_TPC3_EML_TPC_CFG_SPECIAL_BASE 0x1000007FFB641E80ull
#define DCORE3_TPC3_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC3_EML_TPC_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC3_EML_QM_DCCM_BASE 0x1000007FFB642000ull
#define DCORE3_TPC3_EML_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE3_TPC3_EML_QM_DCCM_SECTION 0x8000

#define mmDCORE3_TPC3_EML_QM_ARCAUX_BASE 0x1000007FFB64A000ull
#define DCORE3_TPC3_EML_QM_ARCAUX_MAX_OFFSET 0x1000
#define DCORE3_TPC3_EML_QM_ARCAUX_SECTION 0xE800

#define mmDCORE3_TPC3_EML_QM_ARCAUX_SPECIAL_BASE 0x1000007FFB64AE80ull
#define DCORE3_TPC3_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC3_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180

#define mmDCORE3_TPC3_EML_TPC_QM_BASE 0x1000007FFB64C000ull
#define DCORE3_TPC3_EML_TPC_QM_MAX_OFFSET 0x1000
#define DCORE3_TPC3_EML_TPC_QM_SECTION 0x9000

#define mmDCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFB64C900ull
#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFB64C908ull
#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFB64C910ull
#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFB64C918ull
#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFB64C920ull
#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFB64C928ull
#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFB64C930ull
#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFB64C938ull
#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFB64C940ull
#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFB64C948ull
#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE \
0x1000007FFB64C950ull
#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE \
0x1000007FFB64C958ull
#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE \
0x1000007FFB64C960ull
#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE \
0x1000007FFB64C968ull
#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE \
0x1000007FFB64C970ull
#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE \
0x1000007FFB64C978ull
#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE3_TPC3_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE3_TPC3_EML_TPC_QM_AXUSER_SECURED_BASE 0x1000007FFB64CB00ull
#define DCORE3_TPC3_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE3_TPC3_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE3_TPC3_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x1000007FFB64CB80ull
#define DCORE3_TPC3_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE3_TPC3_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE3_TPC3_EML_TPC_QM_DBG_HBW_BASE 0x1000007FFB64CC00ull
#define DCORE3_TPC3_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_TPC3_EML_TPC_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE3_TPC3_EML_TPC_QM_DBG_LBW_BASE 0x1000007FFB64CC80ull
#define DCORE3_TPC3_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_TPC3_EML_TPC_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE3_TPC3_EML_TPC_QM_CGM_BASE 0x1000007FFB64CD80ull
#define DCORE3_TPC3_EML_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCORE3_TPC3_EML_TPC_QM_CGM_SECTION 0x1000

#define mmDCORE3_TPC3_EML_TPC_QM_SPECIAL_BASE 0x1000007FFB64CE80ull
#define DCORE3_TPC3_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC3_EML_TPC_QM_SPECIAL_SECTION 0x1B2180

#define mmDCORE3_TPC3_EML_CS_BASE 0x1000007FFB7FF000ull
#define DCORE3_TPC3_EML_CS_MAX_OFFSET 0x1000
#define DCORE3_TPC3_EML_CS_SECTION 0x1000

#define mmDCORE3_TPC4_ROM_TABLE_BASE 0x1000007FFB800000ull
#define DCORE3_TPC4_ROM_TABLE_MAX_OFFSET 0x1000
#define DCORE3_TPC4_ROM_TABLE_SECTION 0x1000

#define mmDCORE3_TPC4_EML_SPMU_BASE 0x1000007FFB801000ull
#define DCORE3_TPC4_EML_SPMU_MAX_OFFSET 0x1000
#define DCORE3_TPC4_EML_SPMU_SECTION 0x1000

#define mmDCORE3_TPC4_EML_ETF_BASE 0x1000007FFB802000ull
#define DCORE3_TPC4_EML_ETF_MAX_OFFSET 0x1000
#define DCORE3_TPC4_EML_ETF_SECTION 0x1000

#define mmDCORE3_TPC4_EML_STM_BASE 0x1000007FFB803000ull
#define DCORE3_TPC4_EML_STM_MAX_OFFSET 0x1000
#define DCORE3_TPC4_EML_STM_SECTION 0x2000

#define mmDCORE3_TPC4_EML_CTI_BASE 0x1000007FFB805000ull
#define DCORE3_TPC4_EML_CTI_MAX_OFFSET 0x1000
#define DCORE3_TPC4_EML_CTI_SECTION 0x1000

#define mmDCORE3_TPC4_EML_FUNNEL_BASE 0x1000007FFB806000ull
#define DCORE3_TPC4_EML_FUNNEL_MAX_OFFSET 0x1000
#define DCORE3_TPC4_EML_FUNNEL_SECTION 0x1000

#define mmDCORE3_TPC4_EML_BUSMON_0_BASE 0x1000007FFB807000ull
#define DCORE3_TPC4_EML_BUSMON_0_MAX_OFFSET 0x1000
#define DCORE3_TPC4_EML_BUSMON_0_SECTION 0x1000

#define mmDCORE3_TPC4_EML_BUSMON_1_BASE 0x1000007FFB808000ull
#define DCORE3_TPC4_EML_BUSMON_1_MAX_OFFSET 0x1000
#define DCORE3_TPC4_EML_BUSMON_1_SECTION 0x1000

#define mmDCORE3_TPC4_EML_BUSMON_2_BASE 0x1000007FFB809000ull
#define DCORE3_TPC4_EML_BUSMON_2_MAX_OFFSET 0x1000
#define DCORE3_TPC4_EML_BUSMON_2_SECTION 0x1000

#define mmDCORE3_TPC4_EML_BUSMON_3_BASE 0x1000007FFB80A000ull
#define DCORE3_TPC4_EML_BUSMON_3_MAX_OFFSET 0x1000
#define DCORE3_TPC4_EML_BUSMON_3_SECTION 0x1000

#define mmDCORE3_TPC4_QM_ARC_RTT_BASE 0x1000007FFB80B000ull
#define DCORE3_TPC4_QM_ARC_RTT_MAX_OFFSET 0x1400
#define DCORE3_TPC4_QM_ARC_RTT_SECTION 0x35000

#define mmDCORE3_TPC4_EML_CFG_BASE 0x1000007FFB840000ull
#define DCORE3_TPC4_EML_CFG_MAX_OFFSET 0x1000
#define DCORE3_TPC4_EML_CFG_SECTION 0xE800

#define mmDCORE3_TPC4_EML_CFG_SPECIAL_BASE 0x1000007FFB840E80ull
#define DCORE3_TPC4_EML_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC4_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFB841000ull
#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE3_TPC4_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC4_EML_TPC_CFG_BASE 0x1000007FFB841000ull
#define DCORE3_TPC4_EML_TPC_CFG_MAX_OFFSET 0x1000
#define DCORE3_TPC4_EML_TPC_CFG_SECTION 0x5000

#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFB841050ull
#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFB8410A0ull
#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFB8410F0ull
#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFB841140ull
#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFB841190ull
#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFB8411E0ull
#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFB841230ull
#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFB841280ull
#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFB8412D0ull
#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFB841320ull
#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFB841370ull
#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFB8413C0ull
#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFB841410ull
#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFB841460ull
#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFB8414B0ull
#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFB841500ull
#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE3_TPC4_EML_TPC_CFG_KERNEL_BASE 0x1000007FFB841508ull
#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE3_TPC4_EML_TPC_CFG_KERNEL_SECTION 0xD400

#define mmDCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_0_BASE 0x1000007FFB8415DCull
#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_1_BASE 0x1000007FFB84162Cull
#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_2_BASE 0x1000007FFB84167Cull
#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_3_BASE 0x1000007FFB8416CCull
#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_4_BASE 0x1000007FFB84171Cull
#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_5_BASE 0x1000007FFB84176Cull
#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_6_BASE 0x1000007FFB8417BCull
#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_7_BASE 0x1000007FFB84180Cull
#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_8_BASE 0x1000007FFB84185Cull
#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_9_BASE 0x1000007FFB8418ACull
#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_10_BASE 0x1000007FFB8418FCull
#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_11_BASE 0x1000007FFB84194Cull
#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_12_BASE 0x1000007FFB84199Cull
#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_13_BASE 0x1000007FFB8419ECull
#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_14_BASE 0x1000007FFB841A3Cull
#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_15_BASE 0x1000007FFB841A8Cull
#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE3_TPC4_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE3_TPC4_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFB841ADCull
#define DCORE3_TPC4_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE3_TPC4_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE3_TPC4_EML_TPC_CFG_QM_BASE 0x1000007FFB841AE4ull
#define DCORE3_TPC4_EML_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCORE3_TPC4_EML_TPC_CFG_QM_SECTION 0x31C0

#define mmDCORE3_TPC4_EML_TPC_CFG_AXUSER_BASE 0x1000007FFB841E00ull
#define DCORE3_TPC4_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_TPC4_EML_TPC_CFG_AXUSER_SECTION 0x8000

#define mmDCORE3_TPC4_EML_TPC_CFG_SPECIAL_BASE 0x1000007FFB841E80ull
#define DCORE3_TPC4_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC4_EML_TPC_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC4_EML_QM_DCCM_BASE 0x1000007FFB842000ull
#define DCORE3_TPC4_EML_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE3_TPC4_EML_QM_DCCM_SECTION 0x8000

#define mmDCORE3_TPC4_EML_QM_ARCAUX_BASE 0x1000007FFB84A000ull
#define DCORE3_TPC4_EML_QM_ARCAUX_MAX_OFFSET 0x1000
#define DCORE3_TPC4_EML_QM_ARCAUX_SECTION 0xE800

#define mmDCORE3_TPC4_EML_QM_ARCAUX_SPECIAL_BASE 0x1000007FFB84AE80ull
#define DCORE3_TPC4_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC4_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180

#define mmDCORE3_TPC4_EML_TPC_QM_BASE 0x1000007FFB84C000ull
#define DCORE3_TPC4_EML_TPC_QM_MAX_OFFSET 0x1000
#define DCORE3_TPC4_EML_TPC_QM_SECTION 0x9000

#define mmDCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFB84C900ull
#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFB84C908ull
#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFB84C910ull
#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFB84C918ull
#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFB84C920ull
#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFB84C928ull
#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFB84C930ull
#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFB84C938ull
#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFB84C940ull
#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFB84C948ull
#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE \
0x1000007FFB84C950ull
#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE \
0x1000007FFB84C958ull
#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE \
0x1000007FFB84C960ull
#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE \
0x1000007FFB84C968ull
#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE \
0x1000007FFB84C970ull
#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE \
0x1000007FFB84C978ull
#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE3_TPC4_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE3_TPC4_EML_TPC_QM_AXUSER_SECURED_BASE 0x1000007FFB84CB00ull
#define DCORE3_TPC4_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE3_TPC4_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE3_TPC4_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x1000007FFB84CB80ull
#define DCORE3_TPC4_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE3_TPC4_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE3_TPC4_EML_TPC_QM_DBG_HBW_BASE 0x1000007FFB84CC00ull
#define DCORE3_TPC4_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_TPC4_EML_TPC_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE3_TPC4_EML_TPC_QM_DBG_LBW_BASE 0x1000007FFB84CC80ull
#define DCORE3_TPC4_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_TPC4_EML_TPC_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE3_TPC4_EML_TPC_QM_CGM_BASE 0x1000007FFB84CD80ull
#define DCORE3_TPC4_EML_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCORE3_TPC4_EML_TPC_QM_CGM_SECTION 0x1000

#define mmDCORE3_TPC4_EML_TPC_QM_SPECIAL_BASE 0x1000007FFB84CE80ull
#define DCORE3_TPC4_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC4_EML_TPC_QM_SPECIAL_SECTION 0x1B2180

#define mmDCORE3_TPC4_EML_CS_BASE 0x1000007FFB9FF000ull
#define DCORE3_TPC4_EML_CS_MAX_OFFSET 0x1000
#define DCORE3_TPC4_EML_CS_SECTION 0x1000

#define mmDCORE3_TPC5_ROM_TABLE_BASE 0x1000007FFBA00000ull
#define DCORE3_TPC5_ROM_TABLE_MAX_OFFSET 0x1000
#define DCORE3_TPC5_ROM_TABLE_SECTION 0x1000

#define mmDCORE3_TPC5_EML_SPMU_BASE 0x1000007FFBA01000ull
#define DCORE3_TPC5_EML_SPMU_MAX_OFFSET 0x1000
#define DCORE3_TPC5_EML_SPMU_SECTION 0x1000

#define mmDCORE3_TPC5_EML_ETF_BASE 0x1000007FFBA02000ull
#define DCORE3_TPC5_EML_ETF_MAX_OFFSET 0x1000
#define DCORE3_TPC5_EML_ETF_SECTION 0x1000

#define mmDCORE3_TPC5_EML_STM_BASE 0x1000007FFBA03000ull
#define DCORE3_TPC5_EML_STM_MAX_OFFSET 0x1000
#define DCORE3_TPC5_EML_STM_SECTION 0x2000

#define mmDCORE3_TPC5_EML_CTI_BASE 0x1000007FFBA05000ull
#define DCORE3_TPC5_EML_CTI_MAX_OFFSET 0x1000
#define DCORE3_TPC5_EML_CTI_SECTION 0x1000

#define mmDCORE3_TPC5_EML_FUNNEL_BASE 0x1000007FFBA06000ull
#define DCORE3_TPC5_EML_FUNNEL_MAX_OFFSET 0x1000
#define DCORE3_TPC5_EML_FUNNEL_SECTION 0x1000

#define mmDCORE3_TPC5_EML_BUSMON_0_BASE 0x1000007FFBA07000ull
#define DCORE3_TPC5_EML_BUSMON_0_MAX_OFFSET 0x1000
#define DCORE3_TPC5_EML_BUSMON_0_SECTION 0x1000

#define mmDCORE3_TPC5_EML_BUSMON_1_BASE 0x1000007FFBA08000ull
#define DCORE3_TPC5_EML_BUSMON_1_MAX_OFFSET 0x1000
#define DCORE3_TPC5_EML_BUSMON_1_SECTION 0x1000

#define mmDCORE3_TPC5_EML_BUSMON_2_BASE 0x1000007FFBA09000ull
#define DCORE3_TPC5_EML_BUSMON_2_MAX_OFFSET 0x1000
#define DCORE3_TPC5_EML_BUSMON_2_SECTION 0x1000

#define mmDCORE3_TPC5_EML_BUSMON_3_BASE 0x1000007FFBA0A000ull
#define DCORE3_TPC5_EML_BUSMON_3_MAX_OFFSET 0x1000
#define DCORE3_TPC5_EML_BUSMON_3_SECTION 0x1000

#define mmDCORE3_TPC5_QM_ARC_RTT_BASE 0x1000007FFBA0B000ull
#define DCORE3_TPC5_QM_ARC_RTT_MAX_OFFSET 0x1400
#define DCORE3_TPC5_QM_ARC_RTT_SECTION 0x35000

#define mmDCORE3_TPC5_EML_CFG_BASE 0x1000007FFBA40000ull
#define DCORE3_TPC5_EML_CFG_MAX_OFFSET 0x1000
#define DCORE3_TPC5_EML_CFG_SECTION 0xE800

#define mmDCORE3_TPC5_EML_CFG_SPECIAL_BASE 0x1000007FFBA40E80ull
#define DCORE3_TPC5_EML_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC5_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFBA41000ull
#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE3_TPC5_EML_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC5_EML_TPC_CFG_BASE 0x1000007FFBA41000ull
#define DCORE3_TPC5_EML_TPC_CFG_MAX_OFFSET 0x1000
#define DCORE3_TPC5_EML_TPC_CFG_SECTION 0x5000

#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFBA41050ull
#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFBA410A0ull
#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFBA410F0ull
#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFBA41140ull
#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFBA41190ull
#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFBA411E0ull
#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFBA41230ull
#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFBA41280ull
#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFBA412D0ull
#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFBA41320ull
#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFBA41370ull
#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFBA413C0ull
#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFBA41410ull
#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFBA41460ull
#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFBA414B0ull
#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFBA41500ull
#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE3_TPC5_EML_TPC_CFG_KERNEL_BASE 0x1000007FFBA41508ull
#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE3_TPC5_EML_TPC_CFG_KERNEL_SECTION 0xD400

#define mmDCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_0_BASE 0x1000007FFBA415DCull
#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_1_BASE 0x1000007FFBA4162Cull
#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_2_BASE 0x1000007FFBA4167Cull
#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_3_BASE 0x1000007FFBA416CCull
#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_4_BASE 0x1000007FFBA4171Cull
#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_5_BASE 0x1000007FFBA4176Cull
#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_6_BASE 0x1000007FFBA417BCull
#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_7_BASE 0x1000007FFBA4180Cull
#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_8_BASE 0x1000007FFBA4185Cull
#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_9_BASE 0x1000007FFBA418ACull
#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_10_BASE 0x1000007FFBA418FCull
#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_11_BASE 0x1000007FFBA4194Cull
#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_12_BASE 0x1000007FFBA4199Cull
#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_13_BASE 0x1000007FFBA419ECull
#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_14_BASE 0x1000007FFBA41A3Cull
#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_15_BASE 0x1000007FFBA41A8Cull
#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE3_TPC5_EML_TPC_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE3_TPC5_EML_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFBA41ADCull
#define DCORE3_TPC5_EML_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE3_TPC5_EML_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE3_TPC5_EML_TPC_CFG_QM_BASE 0x1000007FFBA41AE4ull
#define DCORE3_TPC5_EML_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCORE3_TPC5_EML_TPC_CFG_QM_SECTION 0x31C0

#define mmDCORE3_TPC5_EML_TPC_CFG_AXUSER_BASE 0x1000007FFBA41E00ull
#define DCORE3_TPC5_EML_TPC_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_TPC5_EML_TPC_CFG_AXUSER_SECTION 0x8000

#define mmDCORE3_TPC5_EML_TPC_CFG_SPECIAL_BASE 0x1000007FFBA41E80ull
#define DCORE3_TPC5_EML_TPC_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC5_EML_TPC_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC5_EML_QM_DCCM_BASE 0x1000007FFBA42000ull
#define DCORE3_TPC5_EML_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE3_TPC5_EML_QM_DCCM_SECTION 0x8000

#define mmDCORE3_TPC5_EML_QM_ARCAUX_BASE 0x1000007FFBA4A000ull
#define DCORE3_TPC5_EML_QM_ARCAUX_MAX_OFFSET 0x1000
#define DCORE3_TPC5_EML_QM_ARCAUX_SECTION 0xE800

#define mmDCORE3_TPC5_EML_QM_ARCAUX_SPECIAL_BASE 0x1000007FFBA4AE80ull
#define DCORE3_TPC5_EML_QM_ARCAUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC5_EML_QM_ARCAUX_SPECIAL_SECTION 0x1180

#define mmDCORE3_TPC5_EML_TPC_QM_BASE 0x1000007FFBA4C000ull
#define DCORE3_TPC5_EML_TPC_QM_MAX_OFFSET 0x1000
#define DCORE3_TPC5_EML_TPC_QM_SECTION 0x9000

#define mmDCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFBA4C900ull
#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFBA4C908ull
#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFBA4C910ull
#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFBA4C918ull
#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFBA4C920ull
#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFBA4C928ull
#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFBA4C930ull
#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFBA4C938ull
#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFBA4C940ull
#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFBA4C948ull
#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_BASE \
0x1000007FFBA4C950ull
#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_BASE \
0x1000007FFBA4C958ull
#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_BASE \
0x1000007FFBA4C960ull
#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_BASE \
0x1000007FFBA4C968ull
#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_BASE \
0x1000007FFBA4C970ull
#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_BASE \
0x1000007FFBA4C978ull
#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE3_TPC5_EML_TPC_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE3_TPC5_EML_TPC_QM_AXUSER_SECURED_BASE 0x1000007FFBA4CB00ull
#define DCORE3_TPC5_EML_TPC_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE3_TPC5_EML_TPC_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE3_TPC5_EML_TPC_QM_AXUSER_NONSECURED_BASE 0x1000007FFBA4CB80ull
#define DCORE3_TPC5_EML_TPC_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE3_TPC5_EML_TPC_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE3_TPC5_EML_TPC_QM_DBG_HBW_BASE 0x1000007FFBA4CC00ull
#define DCORE3_TPC5_EML_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_TPC5_EML_TPC_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE3_TPC5_EML_TPC_QM_DBG_LBW_BASE 0x1000007FFBA4CC80ull
#define DCORE3_TPC5_EML_TPC_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_TPC5_EML_TPC_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE3_TPC5_EML_TPC_QM_CGM_BASE 0x1000007FFBA4CD80ull
#define DCORE3_TPC5_EML_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCORE3_TPC5_EML_TPC_QM_CGM_SECTION 0x1000

#define mmDCORE3_TPC5_EML_TPC_QM_SPECIAL_BASE 0x1000007FFBA4CE80ull
#define DCORE3_TPC5_EML_TPC_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC5_EML_TPC_QM_SPECIAL_SECTION 0x1B2180

#define mmDCORE3_TPC5_EML_CS_BASE 0x1000007FFBBFF000ull
#define DCORE3_TPC5_EML_CS_MAX_OFFSET 0x1000
#define DCORE3_TPC5_EML_CS_SECTION 0x401000

#define mmDCORE0_TPC0_QM_DCCM_BASE 0x1000007FFC000000ull
#define DCORE0_TPC0_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE0_TPC0_QM_DCCM_SECTION 0x8000

#define mmDCORE0_TPC0_QM_ARC_AUX_BASE 0x1000007FFC008000ull
#define DCORE0_TPC0_QM_ARC_AUX_MAX_OFFSET 0x1000
#define DCORE0_TPC0_QM_ARC_AUX_SECTION 0xE800

#define mmDCORE0_TPC0_QM_ARC_AUX_SPECIAL_BASE 0x1000007FFC008E80ull
#define DCORE0_TPC0_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC0_QM_ARC_AUX_SPECIAL_SECTION 0x1180

#define mmDCORE0_TPC0_QM_BASE 0x1000007FFC00A000ull
#define DCORE0_TPC0_QM_MAX_OFFSET 0x1000
#define DCORE0_TPC0_QM_SECTION 0x9000

#define mmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFC00A900ull
#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFC00A908ull
#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFC00A910ull
#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFC00A918ull
#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFC00A920ull
#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFC00A928ull
#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFC00A930ull
#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFC00A938ull
#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFC00A940ull
#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFC00A948ull
#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFC00A950ull
#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFC00A958ull
#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFC00A960ull
#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFC00A968ull
#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFC00A970ull
#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFC00A978ull
#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE0_TPC0_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE0_TPC0_QM_AXUSER_SECURED_BASE 0x1000007FFC00AB00ull
#define DCORE0_TPC0_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE0_TPC0_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE0_TPC0_QM_AXUSER_NONSECURED_BASE 0x1000007FFC00AB80ull
#define DCORE0_TPC0_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE0_TPC0_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE0_TPC0_QM_DBG_HBW_BASE 0x1000007FFC00AC00ull
#define DCORE0_TPC0_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_TPC0_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE0_TPC0_QM_DBG_LBW_BASE 0x1000007FFC00AC80ull
#define DCORE0_TPC0_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_TPC0_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE0_TPC0_QM_CGM_BASE 0x1000007FFC00AD80ull
#define DCORE0_TPC0_QM_CGM_MAX_OFFSET 0xC000
#define DCORE0_TPC0_QM_CGM_SECTION 0x1000

#define mmDCORE0_TPC0_QM_SPECIAL_BASE 0x1000007FFC00AE80ull
#define DCORE0_TPC0_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC0_QM_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC0_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFC00B000ull
#define DCORE0_TPC0_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE0_TPC0_QM_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC0_CFG_BASE 0x1000007FFC00B000ull
#define DCORE0_TPC0_CFG_MAX_OFFSET 0x1000
#define DCORE0_TPC0_CFG_SECTION 0x5000

#define mmDCORE0_TPC0_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFC00B050ull
#define DCORE0_TPC0_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE0_TPC0_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE0_TPC0_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFC00B0A0ull
#define DCORE0_TPC0_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE0_TPC0_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE0_TPC0_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFC00B0F0ull
#define DCORE0_TPC0_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE0_TPC0_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE0_TPC0_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFC00B140ull
#define DCORE0_TPC0_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE0_TPC0_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE0_TPC0_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFC00B190ull
#define DCORE0_TPC0_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE0_TPC0_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE0_TPC0_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFC00B1E0ull
#define DCORE0_TPC0_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE0_TPC0_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE0_TPC0_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFC00B230ull
#define DCORE0_TPC0_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE0_TPC0_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE0_TPC0_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFC00B280ull
#define DCORE0_TPC0_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE0_TPC0_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE0_TPC0_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFC00B2D0ull
#define DCORE0_TPC0_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE0_TPC0_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE0_TPC0_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFC00B320ull
#define DCORE0_TPC0_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE0_TPC0_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE0_TPC0_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFC00B370ull
#define DCORE0_TPC0_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE0_TPC0_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE0_TPC0_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFC00B3C0ull
#define DCORE0_TPC0_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE0_TPC0_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE0_TPC0_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFC00B410ull
#define DCORE0_TPC0_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE0_TPC0_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE0_TPC0_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFC00B460ull
#define DCORE0_TPC0_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE0_TPC0_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE0_TPC0_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFC00B4B0ull
#define DCORE0_TPC0_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE0_TPC0_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE0_TPC0_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFC00B500ull
#define DCORE0_TPC0_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE0_TPC0_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE0_TPC0_CFG_KERNEL_BASE 0x1000007FFC00B508ull
#define DCORE0_TPC0_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE0_TPC0_CFG_KERNEL_SECTION 0xD400

#define mmDCORE0_TPC0_CFG_QM_TENSOR_0_BASE 0x1000007FFC00B5DCull
#define DCORE0_TPC0_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE0_TPC0_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE0_TPC0_CFG_QM_TENSOR_1_BASE 0x1000007FFC00B62Cull
#define DCORE0_TPC0_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE0_TPC0_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE0_TPC0_CFG_QM_TENSOR_2_BASE 0x1000007FFC00B67Cull
#define DCORE0_TPC0_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE0_TPC0_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE0_TPC0_CFG_QM_TENSOR_3_BASE 0x1000007FFC00B6CCull
#define DCORE0_TPC0_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE0_TPC0_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE0_TPC0_CFG_QM_TENSOR_4_BASE 0x1000007FFC00B71Cull
#define DCORE0_TPC0_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE0_TPC0_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE0_TPC0_CFG_QM_TENSOR_5_BASE 0x1000007FFC00B76Cull
#define DCORE0_TPC0_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE0_TPC0_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE0_TPC0_CFG_QM_TENSOR_6_BASE 0x1000007FFC00B7BCull
#define DCORE0_TPC0_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE0_TPC0_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE0_TPC0_CFG_QM_TENSOR_7_BASE 0x1000007FFC00B80Cull
#define DCORE0_TPC0_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE0_TPC0_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE0_TPC0_CFG_QM_TENSOR_8_BASE 0x1000007FFC00B85Cull
#define DCORE0_TPC0_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE0_TPC0_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE0_TPC0_CFG_QM_TENSOR_9_BASE 0x1000007FFC00B8ACull
#define DCORE0_TPC0_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE0_TPC0_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE0_TPC0_CFG_QM_TENSOR_10_BASE 0x1000007FFC00B8FCull
#define DCORE0_TPC0_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE0_TPC0_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE0_TPC0_CFG_QM_TENSOR_11_BASE 0x1000007FFC00B94Cull
#define DCORE0_TPC0_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE0_TPC0_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE0_TPC0_CFG_QM_TENSOR_12_BASE 0x1000007FFC00B99Cull
#define DCORE0_TPC0_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE0_TPC0_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE0_TPC0_CFG_QM_TENSOR_13_BASE 0x1000007FFC00B9ECull
#define DCORE0_TPC0_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE0_TPC0_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE0_TPC0_CFG_QM_TENSOR_14_BASE 0x1000007FFC00BA3Cull
#define DCORE0_TPC0_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE0_TPC0_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE0_TPC0_CFG_QM_TENSOR_15_BASE 0x1000007FFC00BA8Cull
#define DCORE0_TPC0_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE0_TPC0_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE0_TPC0_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFC00BADCull
#define DCORE0_TPC0_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE0_TPC0_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE0_TPC0_CFG_QM_BASE 0x1000007FFC00BAE4ull
#define DCORE0_TPC0_CFG_QM_MAX_OFFSET 0xD400
#define DCORE0_TPC0_CFG_QM_SECTION 0x31C0

#define mmDCORE0_TPC0_CFG_AXUSER_BASE 0x1000007FFC00BE00ull
#define DCORE0_TPC0_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_TPC0_CFG_AXUSER_SECTION 0x8000

#define mmDCORE0_TPC0_CFG_SPECIAL_BASE 0x1000007FFC00BE80ull
#define DCORE0_TPC0_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC0_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC0_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC00C000ull
#define DCORE0_TPC0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE0_TPC0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE0_TPC0_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC00C200ull
#define DCORE0_TPC0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE0_TPC0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE0_TPC0_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC00C400ull
#define DCORE0_TPC0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE0_TPC0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE0_TPC0_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC00C600ull
#define DCORE0_TPC0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE0_TPC0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE0_TPC0_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC00C800ull
#define DCORE0_TPC0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE0_TPC0_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE0_TPC0_MSTR_IF_AXUSER_BASE 0x1000007FFC00CA80ull
#define DCORE0_TPC0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_TPC0_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE0_TPC0_MSTR_IF_DBG_HBW_BASE 0x1000007FFC00CB00ull
#define DCORE0_TPC0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_TPC0_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE0_TPC0_MSTR_IF_DBG_LBW_BASE 0x1000007FFC00CB80ull
#define DCORE0_TPC0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_TPC0_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE0_TPC0_MSTR_IF_CORE_HBW_BASE 0x1000007FFC00CC00ull
#define DCORE0_TPC0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE0_TPC0_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE0_TPC0_MSTR_IF_CORE_LBW_BASE 0x1000007FFC00CD80ull
#define DCORE0_TPC0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE0_TPC0_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE0_TPC0_MSTR_IF_SPECIAL_BASE 0x1000007FFC00CE80ull
#define DCORE0_TPC0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC0_MSTR_IF_SPECIAL_SECTION 0x3180

#define mmDCORE0_TPC1_QM_DCCM_BASE 0x1000007FFC010000ull
#define DCORE0_TPC1_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE0_TPC1_QM_DCCM_SECTION 0x8000

#define mmDCORE0_TPC1_QM_ARC_AUX_BASE 0x1000007FFC018000ull
#define DCORE0_TPC1_QM_ARC_AUX_MAX_OFFSET 0x1000
#define DCORE0_TPC1_QM_ARC_AUX_SECTION 0xE800

#define mmDCORE0_TPC1_QM_ARC_AUX_SPECIAL_BASE 0x1000007FFC018E80ull
#define DCORE0_TPC1_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC1_QM_ARC_AUX_SPECIAL_SECTION 0x1180

#define mmDCORE0_TPC1_QM_BASE 0x1000007FFC01A000ull
#define DCORE0_TPC1_QM_MAX_OFFSET 0x1000
#define DCORE0_TPC1_QM_SECTION 0x9000

#define mmDCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFC01A900ull
#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFC01A908ull
#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFC01A910ull
#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFC01A918ull
#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFC01A920ull
#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFC01A928ull
#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFC01A930ull
#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFC01A938ull
#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFC01A940ull
#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFC01A948ull
#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFC01A950ull
#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFC01A958ull
#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFC01A960ull
#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFC01A968ull
#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFC01A970ull
#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFC01A978ull
#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE0_TPC1_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE0_TPC1_QM_AXUSER_SECURED_BASE 0x1000007FFC01AB00ull
#define DCORE0_TPC1_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE0_TPC1_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE0_TPC1_QM_AXUSER_NONSECURED_BASE 0x1000007FFC01AB80ull
#define DCORE0_TPC1_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE0_TPC1_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE0_TPC1_QM_DBG_HBW_BASE 0x1000007FFC01AC00ull
#define DCORE0_TPC1_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_TPC1_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE0_TPC1_QM_DBG_LBW_BASE 0x1000007FFC01AC80ull
#define DCORE0_TPC1_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_TPC1_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE0_TPC1_QM_CGM_BASE 0x1000007FFC01AD80ull
#define DCORE0_TPC1_QM_CGM_MAX_OFFSET 0xC000
#define DCORE0_TPC1_QM_CGM_SECTION 0x1000

#define mmDCORE0_TPC1_QM_SPECIAL_BASE 0x1000007FFC01AE80ull
#define DCORE0_TPC1_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC1_QM_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC1_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFC01B000ull
#define DCORE0_TPC1_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE0_TPC1_QM_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC1_CFG_BASE 0x1000007FFC01B000ull
#define DCORE0_TPC1_CFG_MAX_OFFSET 0x1000
#define DCORE0_TPC1_CFG_SECTION 0x5000

#define mmDCORE0_TPC1_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFC01B050ull
#define DCORE0_TPC1_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE0_TPC1_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE0_TPC1_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFC01B0A0ull
#define DCORE0_TPC1_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE0_TPC1_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE0_TPC1_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFC01B0F0ull
#define DCORE0_TPC1_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE0_TPC1_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE0_TPC1_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFC01B140ull
#define DCORE0_TPC1_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE0_TPC1_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE0_TPC1_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFC01B190ull
#define DCORE0_TPC1_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE0_TPC1_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE0_TPC1_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFC01B1E0ull
#define DCORE0_TPC1_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE0_TPC1_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE0_TPC1_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFC01B230ull
#define DCORE0_TPC1_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE0_TPC1_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE0_TPC1_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFC01B280ull
#define DCORE0_TPC1_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE0_TPC1_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE0_TPC1_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFC01B2D0ull
#define DCORE0_TPC1_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE0_TPC1_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE0_TPC1_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFC01B320ull
#define DCORE0_TPC1_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE0_TPC1_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE0_TPC1_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFC01B370ull
#define DCORE0_TPC1_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE0_TPC1_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE0_TPC1_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFC01B3C0ull
#define DCORE0_TPC1_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE0_TPC1_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE0_TPC1_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFC01B410ull
#define DCORE0_TPC1_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE0_TPC1_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE0_TPC1_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFC01B460ull
#define DCORE0_TPC1_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE0_TPC1_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE0_TPC1_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFC01B4B0ull
#define DCORE0_TPC1_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE0_TPC1_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE0_TPC1_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFC01B500ull
#define DCORE0_TPC1_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE0_TPC1_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE0_TPC1_CFG_KERNEL_BASE 0x1000007FFC01B508ull
#define DCORE0_TPC1_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE0_TPC1_CFG_KERNEL_SECTION 0xD400

#define mmDCORE0_TPC1_CFG_QM_TENSOR_0_BASE 0x1000007FFC01B5DCull
#define DCORE0_TPC1_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE0_TPC1_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE0_TPC1_CFG_QM_TENSOR_1_BASE 0x1000007FFC01B62Cull
#define DCORE0_TPC1_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE0_TPC1_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE0_TPC1_CFG_QM_TENSOR_2_BASE 0x1000007FFC01B67Cull
#define DCORE0_TPC1_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE0_TPC1_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE0_TPC1_CFG_QM_TENSOR_3_BASE 0x1000007FFC01B6CCull
#define DCORE0_TPC1_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE0_TPC1_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE0_TPC1_CFG_QM_TENSOR_4_BASE 0x1000007FFC01B71Cull
#define DCORE0_TPC1_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE0_TPC1_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE0_TPC1_CFG_QM_TENSOR_5_BASE 0x1000007FFC01B76Cull
#define DCORE0_TPC1_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE0_TPC1_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE0_TPC1_CFG_QM_TENSOR_6_BASE 0x1000007FFC01B7BCull
#define DCORE0_TPC1_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE0_TPC1_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE0_TPC1_CFG_QM_TENSOR_7_BASE 0x1000007FFC01B80Cull
#define DCORE0_TPC1_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE0_TPC1_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE0_TPC1_CFG_QM_TENSOR_8_BASE 0x1000007FFC01B85Cull
#define DCORE0_TPC1_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE0_TPC1_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE0_TPC1_CFG_QM_TENSOR_9_BASE 0x1000007FFC01B8ACull
#define DCORE0_TPC1_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE0_TPC1_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE0_TPC1_CFG_QM_TENSOR_10_BASE 0x1000007FFC01B8FCull
#define DCORE0_TPC1_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE0_TPC1_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE0_TPC1_CFG_QM_TENSOR_11_BASE 0x1000007FFC01B94Cull
#define DCORE0_TPC1_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE0_TPC1_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE0_TPC1_CFG_QM_TENSOR_12_BASE 0x1000007FFC01B99Cull
#define DCORE0_TPC1_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE0_TPC1_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE0_TPC1_CFG_QM_TENSOR_13_BASE 0x1000007FFC01B9ECull
#define DCORE0_TPC1_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE0_TPC1_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE0_TPC1_CFG_QM_TENSOR_14_BASE 0x1000007FFC01BA3Cull
#define DCORE0_TPC1_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE0_TPC1_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE0_TPC1_CFG_QM_TENSOR_15_BASE 0x1000007FFC01BA8Cull
#define DCORE0_TPC1_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE0_TPC1_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE0_TPC1_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFC01BADCull
#define DCORE0_TPC1_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE0_TPC1_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE0_TPC1_CFG_QM_BASE 0x1000007FFC01BAE4ull
#define DCORE0_TPC1_CFG_QM_MAX_OFFSET 0xD400
#define DCORE0_TPC1_CFG_QM_SECTION 0x31C0

#define mmDCORE0_TPC1_CFG_AXUSER_BASE 0x1000007FFC01BE00ull
#define DCORE0_TPC1_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_TPC1_CFG_AXUSER_SECTION 0x8000

#define mmDCORE0_TPC1_CFG_SPECIAL_BASE 0x1000007FFC01BE80ull
#define DCORE0_TPC1_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC1_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC1_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC01C000ull
#define DCORE0_TPC1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE0_TPC1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE0_TPC1_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC01C200ull
#define DCORE0_TPC1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE0_TPC1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE0_TPC1_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC01C400ull
#define DCORE0_TPC1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE0_TPC1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE0_TPC1_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC01C600ull
#define DCORE0_TPC1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE0_TPC1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE0_TPC1_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC01C800ull
#define DCORE0_TPC1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE0_TPC1_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE0_TPC1_MSTR_IF_AXUSER_BASE 0x1000007FFC01CA80ull
#define DCORE0_TPC1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_TPC1_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE0_TPC1_MSTR_IF_DBG_HBW_BASE 0x1000007FFC01CB00ull
#define DCORE0_TPC1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_TPC1_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE0_TPC1_MSTR_IF_DBG_LBW_BASE 0x1000007FFC01CB80ull
#define DCORE0_TPC1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_TPC1_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE0_TPC1_MSTR_IF_CORE_HBW_BASE 0x1000007FFC01CC00ull
#define DCORE0_TPC1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE0_TPC1_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE0_TPC1_MSTR_IF_CORE_LBW_BASE 0x1000007FFC01CD80ull
#define DCORE0_TPC1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE0_TPC1_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE0_TPC1_MSTR_IF_SPECIAL_BASE 0x1000007FFC01CE80ull
#define DCORE0_TPC1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC1_MSTR_IF_SPECIAL_SECTION 0x3180

#define mmDCORE0_TPC2_QM_DCCM_BASE 0x1000007FFC020000ull
#define DCORE0_TPC2_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE0_TPC2_QM_DCCM_SECTION 0x8000

#define mmDCORE0_TPC2_QM_ARC_AUX_BASE 0x1000007FFC028000ull
#define DCORE0_TPC2_QM_ARC_AUX_MAX_OFFSET 0x1000
#define DCORE0_TPC2_QM_ARC_AUX_SECTION 0xE800

#define mmDCORE0_TPC2_QM_ARC_AUX_SPECIAL_BASE 0x1000007FFC028E80ull
#define DCORE0_TPC2_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC2_QM_ARC_AUX_SPECIAL_SECTION 0x1180

#define mmDCORE0_TPC2_QM_BASE 0x1000007FFC02A000ull
#define DCORE0_TPC2_QM_MAX_OFFSET 0x1000
#define DCORE0_TPC2_QM_SECTION 0x9000

#define mmDCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFC02A900ull
#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFC02A908ull
#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFC02A910ull
#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFC02A918ull
#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFC02A920ull
#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFC02A928ull
#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFC02A930ull
#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFC02A938ull
#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFC02A940ull
#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFC02A948ull
#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFC02A950ull
#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFC02A958ull
#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFC02A960ull
#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFC02A968ull
#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFC02A970ull
#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFC02A978ull
#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE0_TPC2_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE0_TPC2_QM_AXUSER_SECURED_BASE 0x1000007FFC02AB00ull
#define DCORE0_TPC2_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE0_TPC2_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE0_TPC2_QM_AXUSER_NONSECURED_BASE 0x1000007FFC02AB80ull
#define DCORE0_TPC2_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE0_TPC2_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE0_TPC2_QM_DBG_HBW_BASE 0x1000007FFC02AC00ull
#define DCORE0_TPC2_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_TPC2_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE0_TPC2_QM_DBG_LBW_BASE 0x1000007FFC02AC80ull
#define DCORE0_TPC2_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_TPC2_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE0_TPC2_QM_CGM_BASE 0x1000007FFC02AD80ull
#define DCORE0_TPC2_QM_CGM_MAX_OFFSET 0xC000
#define DCORE0_TPC2_QM_CGM_SECTION 0x1000

#define mmDCORE0_TPC2_QM_SPECIAL_BASE 0x1000007FFC02AE80ull
#define DCORE0_TPC2_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC2_QM_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC2_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFC02B000ull
#define DCORE0_TPC2_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE0_TPC2_QM_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC2_CFG_BASE 0x1000007FFC02B000ull
#define DCORE0_TPC2_CFG_MAX_OFFSET 0x1000
#define DCORE0_TPC2_CFG_SECTION 0x5000

#define mmDCORE0_TPC2_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFC02B050ull
#define DCORE0_TPC2_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE0_TPC2_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE0_TPC2_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFC02B0A0ull
#define DCORE0_TPC2_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE0_TPC2_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE0_TPC2_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFC02B0F0ull
#define DCORE0_TPC2_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE0_TPC2_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE0_TPC2_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFC02B140ull
#define DCORE0_TPC2_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE0_TPC2_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE0_TPC2_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFC02B190ull
#define DCORE0_TPC2_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE0_TPC2_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE0_TPC2_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFC02B1E0ull
#define DCORE0_TPC2_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE0_TPC2_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE0_TPC2_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFC02B230ull
#define DCORE0_TPC2_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE0_TPC2_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE0_TPC2_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFC02B280ull
#define DCORE0_TPC2_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE0_TPC2_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE0_TPC2_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFC02B2D0ull
#define DCORE0_TPC2_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE0_TPC2_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE0_TPC2_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFC02B320ull
#define DCORE0_TPC2_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE0_TPC2_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE0_TPC2_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFC02B370ull
#define DCORE0_TPC2_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE0_TPC2_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE0_TPC2_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFC02B3C0ull
#define DCORE0_TPC2_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE0_TPC2_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE0_TPC2_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFC02B410ull
#define DCORE0_TPC2_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE0_TPC2_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE0_TPC2_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFC02B460ull
#define DCORE0_TPC2_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE0_TPC2_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE0_TPC2_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFC02B4B0ull
#define DCORE0_TPC2_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE0_TPC2_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE0_TPC2_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFC02B500ull
#define DCORE0_TPC2_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE0_TPC2_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE0_TPC2_CFG_KERNEL_BASE 0x1000007FFC02B508ull
#define DCORE0_TPC2_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE0_TPC2_CFG_KERNEL_SECTION 0xD400

#define mmDCORE0_TPC2_CFG_QM_TENSOR_0_BASE 0x1000007FFC02B5DCull
#define DCORE0_TPC2_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE0_TPC2_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE0_TPC2_CFG_QM_TENSOR_1_BASE 0x1000007FFC02B62Cull
#define DCORE0_TPC2_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE0_TPC2_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE0_TPC2_CFG_QM_TENSOR_2_BASE 0x1000007FFC02B67Cull
#define DCORE0_TPC2_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE0_TPC2_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE0_TPC2_CFG_QM_TENSOR_3_BASE 0x1000007FFC02B6CCull
#define DCORE0_TPC2_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE0_TPC2_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE0_TPC2_CFG_QM_TENSOR_4_BASE 0x1000007FFC02B71Cull
#define DCORE0_TPC2_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE0_TPC2_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE0_TPC2_CFG_QM_TENSOR_5_BASE 0x1000007FFC02B76Cull
#define DCORE0_TPC2_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE0_TPC2_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE0_TPC2_CFG_QM_TENSOR_6_BASE 0x1000007FFC02B7BCull
#define DCORE0_TPC2_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE0_TPC2_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE0_TPC2_CFG_QM_TENSOR_7_BASE 0x1000007FFC02B80Cull
#define DCORE0_TPC2_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE0_TPC2_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE0_TPC2_CFG_QM_TENSOR_8_BASE 0x1000007FFC02B85Cull
#define DCORE0_TPC2_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE0_TPC2_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE0_TPC2_CFG_QM_TENSOR_9_BASE 0x1000007FFC02B8ACull
#define DCORE0_TPC2_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE0_TPC2_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE0_TPC2_CFG_QM_TENSOR_10_BASE 0x1000007FFC02B8FCull
#define DCORE0_TPC2_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE0_TPC2_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE0_TPC2_CFG_QM_TENSOR_11_BASE 0x1000007FFC02B94Cull
#define DCORE0_TPC2_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE0_TPC2_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE0_TPC2_CFG_QM_TENSOR_12_BASE 0x1000007FFC02B99Cull
#define DCORE0_TPC2_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE0_TPC2_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE0_TPC2_CFG_QM_TENSOR_13_BASE 0x1000007FFC02B9ECull
#define DCORE0_TPC2_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE0_TPC2_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE0_TPC2_CFG_QM_TENSOR_14_BASE 0x1000007FFC02BA3Cull
#define DCORE0_TPC2_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE0_TPC2_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE0_TPC2_CFG_QM_TENSOR_15_BASE 0x1000007FFC02BA8Cull
#define DCORE0_TPC2_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE0_TPC2_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE0_TPC2_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFC02BADCull
#define DCORE0_TPC2_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE0_TPC2_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE0_TPC2_CFG_QM_BASE 0x1000007FFC02BAE4ull
#define DCORE0_TPC2_CFG_QM_MAX_OFFSET 0xD400
#define DCORE0_TPC2_CFG_QM_SECTION 0x31C0

#define mmDCORE0_TPC2_CFG_AXUSER_BASE 0x1000007FFC02BE00ull
#define DCORE0_TPC2_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_TPC2_CFG_AXUSER_SECTION 0x8000

#define mmDCORE0_TPC2_CFG_SPECIAL_BASE 0x1000007FFC02BE80ull
#define DCORE0_TPC2_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC2_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC2_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC02C000ull
#define DCORE0_TPC2_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE0_TPC2_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE0_TPC2_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC02C200ull
#define DCORE0_TPC2_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE0_TPC2_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE0_TPC2_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC02C400ull
#define DCORE0_TPC2_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE0_TPC2_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE0_TPC2_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC02C600ull
#define DCORE0_TPC2_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE0_TPC2_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE0_TPC2_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC02C800ull
#define DCORE0_TPC2_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE0_TPC2_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE0_TPC2_MSTR_IF_AXUSER_BASE 0x1000007FFC02CA80ull
#define DCORE0_TPC2_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_TPC2_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE0_TPC2_MSTR_IF_DBG_HBW_BASE 0x1000007FFC02CB00ull
#define DCORE0_TPC2_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_TPC2_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE0_TPC2_MSTR_IF_DBG_LBW_BASE 0x1000007FFC02CB80ull
#define DCORE0_TPC2_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_TPC2_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE0_TPC2_MSTR_IF_CORE_HBW_BASE 0x1000007FFC02CC00ull
#define DCORE0_TPC2_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE0_TPC2_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE0_TPC2_MSTR_IF_CORE_LBW_BASE 0x1000007FFC02CD80ull
#define DCORE0_TPC2_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE0_TPC2_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE0_TPC2_MSTR_IF_SPECIAL_BASE 0x1000007FFC02CE80ull
#define DCORE0_TPC2_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC2_MSTR_IF_SPECIAL_SECTION 0x3180

#define mmDCORE0_TPC3_QM_DCCM_BASE 0x1000007FFC030000ull
#define DCORE0_TPC3_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE0_TPC3_QM_DCCM_SECTION 0x8000

#define mmDCORE0_TPC3_QM_ARC_AUX_BASE 0x1000007FFC038000ull
#define DCORE0_TPC3_QM_ARC_AUX_MAX_OFFSET 0x1000
#define DCORE0_TPC3_QM_ARC_AUX_SECTION 0xE800

#define mmDCORE0_TPC3_QM_ARC_AUX_SPECIAL_BASE 0x1000007FFC038E80ull
#define DCORE0_TPC3_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC3_QM_ARC_AUX_SPECIAL_SECTION 0x1180

#define mmDCORE0_TPC3_QM_BASE 0x1000007FFC03A000ull
#define DCORE0_TPC3_QM_MAX_OFFSET 0x1000
#define DCORE0_TPC3_QM_SECTION 0x9000

#define mmDCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFC03A900ull
#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFC03A908ull
#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFC03A910ull
#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFC03A918ull
#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFC03A920ull
#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFC03A928ull
#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFC03A930ull
#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFC03A938ull
#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFC03A940ull
#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFC03A948ull
#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFC03A950ull
#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFC03A958ull
#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFC03A960ull
#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFC03A968ull
#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFC03A970ull
#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFC03A978ull
#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE0_TPC3_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE0_TPC3_QM_AXUSER_SECURED_BASE 0x1000007FFC03AB00ull
#define DCORE0_TPC3_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE0_TPC3_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE0_TPC3_QM_AXUSER_NONSECURED_BASE 0x1000007FFC03AB80ull
#define DCORE0_TPC3_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE0_TPC3_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE0_TPC3_QM_DBG_HBW_BASE 0x1000007FFC03AC00ull
#define DCORE0_TPC3_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_TPC3_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE0_TPC3_QM_DBG_LBW_BASE 0x1000007FFC03AC80ull
#define DCORE0_TPC3_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_TPC3_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE0_TPC3_QM_CGM_BASE 0x1000007FFC03AD80ull
#define DCORE0_TPC3_QM_CGM_MAX_OFFSET 0xC000
#define DCORE0_TPC3_QM_CGM_SECTION 0x1000

#define mmDCORE0_TPC3_QM_SPECIAL_BASE 0x1000007FFC03AE80ull
#define DCORE0_TPC3_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC3_QM_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC3_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFC03B000ull
#define DCORE0_TPC3_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE0_TPC3_QM_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC3_CFG_BASE 0x1000007FFC03B000ull
#define DCORE0_TPC3_CFG_MAX_OFFSET 0x1000
#define DCORE0_TPC3_CFG_SECTION 0x5000

#define mmDCORE0_TPC3_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFC03B050ull
#define DCORE0_TPC3_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE0_TPC3_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE0_TPC3_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFC03B0A0ull
#define DCORE0_TPC3_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE0_TPC3_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE0_TPC3_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFC03B0F0ull
#define DCORE0_TPC3_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE0_TPC3_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE0_TPC3_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFC03B140ull
#define DCORE0_TPC3_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE0_TPC3_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE0_TPC3_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFC03B190ull
#define DCORE0_TPC3_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE0_TPC3_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE0_TPC3_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFC03B1E0ull
#define DCORE0_TPC3_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE0_TPC3_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE0_TPC3_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFC03B230ull
#define DCORE0_TPC3_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE0_TPC3_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE0_TPC3_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFC03B280ull
#define DCORE0_TPC3_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE0_TPC3_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE0_TPC3_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFC03B2D0ull
#define DCORE0_TPC3_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE0_TPC3_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE0_TPC3_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFC03B320ull
#define DCORE0_TPC3_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE0_TPC3_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE0_TPC3_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFC03B370ull
#define DCORE0_TPC3_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE0_TPC3_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE0_TPC3_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFC03B3C0ull
#define DCORE0_TPC3_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE0_TPC3_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE0_TPC3_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFC03B410ull
#define DCORE0_TPC3_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE0_TPC3_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE0_TPC3_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFC03B460ull
#define DCORE0_TPC3_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE0_TPC3_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE0_TPC3_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFC03B4B0ull
#define DCORE0_TPC3_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE0_TPC3_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE0_TPC3_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFC03B500ull
#define DCORE0_TPC3_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE0_TPC3_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE0_TPC3_CFG_KERNEL_BASE 0x1000007FFC03B508ull
#define DCORE0_TPC3_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE0_TPC3_CFG_KERNEL_SECTION 0xD400

#define mmDCORE0_TPC3_CFG_QM_TENSOR_0_BASE 0x1000007FFC03B5DCull
#define DCORE0_TPC3_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE0_TPC3_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE0_TPC3_CFG_QM_TENSOR_1_BASE 0x1000007FFC03B62Cull
#define DCORE0_TPC3_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE0_TPC3_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE0_TPC3_CFG_QM_TENSOR_2_BASE 0x1000007FFC03B67Cull
#define DCORE0_TPC3_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE0_TPC3_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE0_TPC3_CFG_QM_TENSOR_3_BASE 0x1000007FFC03B6CCull
#define DCORE0_TPC3_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE0_TPC3_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE0_TPC3_CFG_QM_TENSOR_4_BASE 0x1000007FFC03B71Cull
#define DCORE0_TPC3_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE0_TPC3_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE0_TPC3_CFG_QM_TENSOR_5_BASE 0x1000007FFC03B76Cull
#define DCORE0_TPC3_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE0_TPC3_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE0_TPC3_CFG_QM_TENSOR_6_BASE 0x1000007FFC03B7BCull
#define DCORE0_TPC3_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE0_TPC3_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE0_TPC3_CFG_QM_TENSOR_7_BASE 0x1000007FFC03B80Cull
#define DCORE0_TPC3_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE0_TPC3_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE0_TPC3_CFG_QM_TENSOR_8_BASE 0x1000007FFC03B85Cull
#define DCORE0_TPC3_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE0_TPC3_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE0_TPC3_CFG_QM_TENSOR_9_BASE 0x1000007FFC03B8ACull
#define DCORE0_TPC3_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE0_TPC3_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE0_TPC3_CFG_QM_TENSOR_10_BASE 0x1000007FFC03B8FCull
#define DCORE0_TPC3_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE0_TPC3_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE0_TPC3_CFG_QM_TENSOR_11_BASE 0x1000007FFC03B94Cull
#define DCORE0_TPC3_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE0_TPC3_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE0_TPC3_CFG_QM_TENSOR_12_BASE 0x1000007FFC03B99Cull
#define DCORE0_TPC3_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE0_TPC3_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE0_TPC3_CFG_QM_TENSOR_13_BASE 0x1000007FFC03B9ECull
#define DCORE0_TPC3_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE0_TPC3_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE0_TPC3_CFG_QM_TENSOR_14_BASE 0x1000007FFC03BA3Cull
#define DCORE0_TPC3_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE0_TPC3_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE0_TPC3_CFG_QM_TENSOR_15_BASE 0x1000007FFC03BA8Cull
#define DCORE0_TPC3_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE0_TPC3_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE0_TPC3_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFC03BADCull
#define DCORE0_TPC3_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE0_TPC3_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE0_TPC3_CFG_QM_BASE 0x1000007FFC03BAE4ull
#define DCORE0_TPC3_CFG_QM_MAX_OFFSET 0xD400
#define DCORE0_TPC3_CFG_QM_SECTION 0x31C0

#define mmDCORE0_TPC3_CFG_AXUSER_BASE 0x1000007FFC03BE00ull
#define DCORE0_TPC3_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_TPC3_CFG_AXUSER_SECTION 0x8000

#define mmDCORE0_TPC3_CFG_SPECIAL_BASE 0x1000007FFC03BE80ull
#define DCORE0_TPC3_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC3_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC3_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC03C000ull
#define DCORE0_TPC3_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE0_TPC3_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE0_TPC3_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC03C200ull
#define DCORE0_TPC3_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE0_TPC3_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE0_TPC3_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC03C400ull
#define DCORE0_TPC3_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE0_TPC3_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE0_TPC3_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC03C600ull
#define DCORE0_TPC3_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE0_TPC3_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE0_TPC3_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC03C800ull
#define DCORE0_TPC3_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE0_TPC3_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE0_TPC3_MSTR_IF_AXUSER_BASE 0x1000007FFC03CA80ull
#define DCORE0_TPC3_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_TPC3_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE0_TPC3_MSTR_IF_DBG_HBW_BASE 0x1000007FFC03CB00ull
#define DCORE0_TPC3_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_TPC3_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE0_TPC3_MSTR_IF_DBG_LBW_BASE 0x1000007FFC03CB80ull
#define DCORE0_TPC3_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_TPC3_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE0_TPC3_MSTR_IF_CORE_HBW_BASE 0x1000007FFC03CC00ull
#define DCORE0_TPC3_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE0_TPC3_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE0_TPC3_MSTR_IF_CORE_LBW_BASE 0x1000007FFC03CD80ull
#define DCORE0_TPC3_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE0_TPC3_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE0_TPC3_MSTR_IF_SPECIAL_BASE 0x1000007FFC03CE80ull
#define DCORE0_TPC3_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC3_MSTR_IF_SPECIAL_SECTION 0x3180

#define mmDCORE0_TPC4_QM_DCCM_BASE 0x1000007FFC040000ull
#define DCORE0_TPC4_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE0_TPC4_QM_DCCM_SECTION 0x8000

#define mmDCORE0_TPC4_QM_ARC_AUX_BASE 0x1000007FFC048000ull
#define DCORE0_TPC4_QM_ARC_AUX_MAX_OFFSET 0x1000
#define DCORE0_TPC4_QM_ARC_AUX_SECTION 0xE800

#define mmDCORE0_TPC4_QM_ARC_AUX_SPECIAL_BASE 0x1000007FFC048E80ull
#define DCORE0_TPC4_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC4_QM_ARC_AUX_SPECIAL_SECTION 0x1180

#define mmDCORE0_TPC4_QM_BASE 0x1000007FFC04A000ull
#define DCORE0_TPC4_QM_MAX_OFFSET 0x1000
#define DCORE0_TPC4_QM_SECTION 0x9000

#define mmDCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFC04A900ull
#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFC04A908ull
#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFC04A910ull
#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFC04A918ull
#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFC04A920ull
#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFC04A928ull
#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFC04A930ull
#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFC04A938ull
#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFC04A940ull
#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFC04A948ull
#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFC04A950ull
#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFC04A958ull
#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFC04A960ull
#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFC04A968ull
#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFC04A970ull
#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFC04A978ull
#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE0_TPC4_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE0_TPC4_QM_AXUSER_SECURED_BASE 0x1000007FFC04AB00ull
#define DCORE0_TPC4_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE0_TPC4_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE0_TPC4_QM_AXUSER_NONSECURED_BASE 0x1000007FFC04AB80ull
#define DCORE0_TPC4_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE0_TPC4_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE0_TPC4_QM_DBG_HBW_BASE 0x1000007FFC04AC00ull
#define DCORE0_TPC4_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_TPC4_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE0_TPC4_QM_DBG_LBW_BASE 0x1000007FFC04AC80ull
#define DCORE0_TPC4_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_TPC4_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE0_TPC4_QM_CGM_BASE 0x1000007FFC04AD80ull
#define DCORE0_TPC4_QM_CGM_MAX_OFFSET 0xC000
#define DCORE0_TPC4_QM_CGM_SECTION 0x1000

#define mmDCORE0_TPC4_QM_SPECIAL_BASE 0x1000007FFC04AE80ull
#define DCORE0_TPC4_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC4_QM_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC4_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFC04B000ull
#define DCORE0_TPC4_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE0_TPC4_QM_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC4_CFG_BASE 0x1000007FFC04B000ull
#define DCORE0_TPC4_CFG_MAX_OFFSET 0x1000
#define DCORE0_TPC4_CFG_SECTION 0x5000

#define mmDCORE0_TPC4_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFC04B050ull
#define DCORE0_TPC4_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE0_TPC4_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE0_TPC4_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFC04B0A0ull
#define DCORE0_TPC4_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE0_TPC4_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE0_TPC4_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFC04B0F0ull
#define DCORE0_TPC4_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE0_TPC4_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE0_TPC4_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFC04B140ull
#define DCORE0_TPC4_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE0_TPC4_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE0_TPC4_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFC04B190ull
#define DCORE0_TPC4_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE0_TPC4_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE0_TPC4_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFC04B1E0ull
#define DCORE0_TPC4_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE0_TPC4_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE0_TPC4_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFC04B230ull
#define DCORE0_TPC4_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE0_TPC4_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE0_TPC4_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFC04B280ull
#define DCORE0_TPC4_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE0_TPC4_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE0_TPC4_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFC04B2D0ull
#define DCORE0_TPC4_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE0_TPC4_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE0_TPC4_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFC04B320ull
#define DCORE0_TPC4_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE0_TPC4_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE0_TPC4_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFC04B370ull
#define DCORE0_TPC4_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE0_TPC4_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE0_TPC4_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFC04B3C0ull
#define DCORE0_TPC4_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE0_TPC4_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE0_TPC4_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFC04B410ull
#define DCORE0_TPC4_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE0_TPC4_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE0_TPC4_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFC04B460ull
#define DCORE0_TPC4_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE0_TPC4_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE0_TPC4_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFC04B4B0ull
#define DCORE0_TPC4_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE0_TPC4_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE0_TPC4_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFC04B500ull
#define DCORE0_TPC4_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE0_TPC4_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE0_TPC4_CFG_KERNEL_BASE 0x1000007FFC04B508ull
#define DCORE0_TPC4_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE0_TPC4_CFG_KERNEL_SECTION 0xD400

#define mmDCORE0_TPC4_CFG_QM_TENSOR_0_BASE 0x1000007FFC04B5DCull
#define DCORE0_TPC4_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE0_TPC4_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE0_TPC4_CFG_QM_TENSOR_1_BASE 0x1000007FFC04B62Cull
#define DCORE0_TPC4_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE0_TPC4_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE0_TPC4_CFG_QM_TENSOR_2_BASE 0x1000007FFC04B67Cull
#define DCORE0_TPC4_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE0_TPC4_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE0_TPC4_CFG_QM_TENSOR_3_BASE 0x1000007FFC04B6CCull
#define DCORE0_TPC4_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE0_TPC4_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE0_TPC4_CFG_QM_TENSOR_4_BASE 0x1000007FFC04B71Cull
#define DCORE0_TPC4_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE0_TPC4_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE0_TPC4_CFG_QM_TENSOR_5_BASE 0x1000007FFC04B76Cull
#define DCORE0_TPC4_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE0_TPC4_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE0_TPC4_CFG_QM_TENSOR_6_BASE 0x1000007FFC04B7BCull
#define DCORE0_TPC4_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE0_TPC4_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE0_TPC4_CFG_QM_TENSOR_7_BASE 0x1000007FFC04B80Cull
#define DCORE0_TPC4_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE0_TPC4_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE0_TPC4_CFG_QM_TENSOR_8_BASE 0x1000007FFC04B85Cull
#define DCORE0_TPC4_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE0_TPC4_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE0_TPC4_CFG_QM_TENSOR_9_BASE 0x1000007FFC04B8ACull
#define DCORE0_TPC4_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE0_TPC4_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE0_TPC4_CFG_QM_TENSOR_10_BASE 0x1000007FFC04B8FCull
#define DCORE0_TPC4_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE0_TPC4_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE0_TPC4_CFG_QM_TENSOR_11_BASE 0x1000007FFC04B94Cull
#define DCORE0_TPC4_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE0_TPC4_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE0_TPC4_CFG_QM_TENSOR_12_BASE 0x1000007FFC04B99Cull
#define DCORE0_TPC4_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE0_TPC4_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE0_TPC4_CFG_QM_TENSOR_13_BASE 0x1000007FFC04B9ECull
#define DCORE0_TPC4_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE0_TPC4_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE0_TPC4_CFG_QM_TENSOR_14_BASE 0x1000007FFC04BA3Cull
#define DCORE0_TPC4_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE0_TPC4_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE0_TPC4_CFG_QM_TENSOR_15_BASE 0x1000007FFC04BA8Cull
#define DCORE0_TPC4_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE0_TPC4_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE0_TPC4_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFC04BADCull
#define DCORE0_TPC4_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE0_TPC4_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE0_TPC4_CFG_QM_BASE 0x1000007FFC04BAE4ull
#define DCORE0_TPC4_CFG_QM_MAX_OFFSET 0xD400
#define DCORE0_TPC4_CFG_QM_SECTION 0x31C0

#define mmDCORE0_TPC4_CFG_AXUSER_BASE 0x1000007FFC04BE00ull
#define DCORE0_TPC4_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_TPC4_CFG_AXUSER_SECTION 0x8000

#define mmDCORE0_TPC4_CFG_SPECIAL_BASE 0x1000007FFC04BE80ull
#define DCORE0_TPC4_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC4_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC4_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC04C000ull
#define DCORE0_TPC4_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE0_TPC4_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE0_TPC4_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC04C200ull
#define DCORE0_TPC4_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE0_TPC4_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE0_TPC4_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC04C400ull
#define DCORE0_TPC4_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE0_TPC4_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE0_TPC4_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC04C600ull
#define DCORE0_TPC4_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE0_TPC4_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE0_TPC4_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC04C800ull
#define DCORE0_TPC4_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE0_TPC4_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE0_TPC4_MSTR_IF_AXUSER_BASE 0x1000007FFC04CA80ull
#define DCORE0_TPC4_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_TPC4_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE0_TPC4_MSTR_IF_DBG_HBW_BASE 0x1000007FFC04CB00ull
#define DCORE0_TPC4_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_TPC4_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE0_TPC4_MSTR_IF_DBG_LBW_BASE 0x1000007FFC04CB80ull
#define DCORE0_TPC4_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_TPC4_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE0_TPC4_MSTR_IF_CORE_HBW_BASE 0x1000007FFC04CC00ull
#define DCORE0_TPC4_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE0_TPC4_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE0_TPC4_MSTR_IF_CORE_LBW_BASE 0x1000007FFC04CD80ull
#define DCORE0_TPC4_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE0_TPC4_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE0_TPC4_MSTR_IF_SPECIAL_BASE 0x1000007FFC04CE80ull
#define DCORE0_TPC4_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC4_MSTR_IF_SPECIAL_SECTION 0x3180

#define mmDCORE0_TPC5_QM_DCCM_BASE 0x1000007FFC050000ull
#define DCORE0_TPC5_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE0_TPC5_QM_DCCM_SECTION 0x8000

#define mmDCORE0_TPC5_QM_ARC_AUX_BASE 0x1000007FFC058000ull
#define DCORE0_TPC5_QM_ARC_AUX_MAX_OFFSET 0x1000
#define DCORE0_TPC5_QM_ARC_AUX_SECTION 0xE800

#define mmDCORE0_TPC5_QM_ARC_AUX_SPECIAL_BASE 0x1000007FFC058E80ull
#define DCORE0_TPC5_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC5_QM_ARC_AUX_SPECIAL_SECTION 0x1180

#define mmDCORE0_TPC5_QM_BASE 0x1000007FFC05A000ull
#define DCORE0_TPC5_QM_MAX_OFFSET 0x1000
#define DCORE0_TPC5_QM_SECTION 0x9000

#define mmDCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFC05A900ull
#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFC05A908ull
#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFC05A910ull
#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFC05A918ull
#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFC05A920ull
#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFC05A928ull
#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFC05A930ull
#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFC05A938ull
#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFC05A940ull
#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFC05A948ull
#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFC05A950ull
#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFC05A958ull
#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFC05A960ull
#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFC05A968ull
#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFC05A970ull
#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFC05A978ull
#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE0_TPC5_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE0_TPC5_QM_AXUSER_SECURED_BASE 0x1000007FFC05AB00ull
#define DCORE0_TPC5_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE0_TPC5_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE0_TPC5_QM_AXUSER_NONSECURED_BASE 0x1000007FFC05AB80ull
#define DCORE0_TPC5_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE0_TPC5_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE0_TPC5_QM_DBG_HBW_BASE 0x1000007FFC05AC00ull
#define DCORE0_TPC5_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_TPC5_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE0_TPC5_QM_DBG_LBW_BASE 0x1000007FFC05AC80ull
#define DCORE0_TPC5_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_TPC5_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE0_TPC5_QM_CGM_BASE 0x1000007FFC05AD80ull
#define DCORE0_TPC5_QM_CGM_MAX_OFFSET 0xC000
#define DCORE0_TPC5_QM_CGM_SECTION 0x1000

#define mmDCORE0_TPC5_QM_SPECIAL_BASE 0x1000007FFC05AE80ull
#define DCORE0_TPC5_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC5_QM_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC5_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFC05B000ull
#define DCORE0_TPC5_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE0_TPC5_QM_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC5_CFG_BASE 0x1000007FFC05B000ull
#define DCORE0_TPC5_CFG_MAX_OFFSET 0x1000
#define DCORE0_TPC5_CFG_SECTION 0x5000

#define mmDCORE0_TPC5_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFC05B050ull
#define DCORE0_TPC5_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE0_TPC5_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE0_TPC5_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFC05B0A0ull
#define DCORE0_TPC5_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE0_TPC5_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE0_TPC5_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFC05B0F0ull
#define DCORE0_TPC5_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE0_TPC5_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE0_TPC5_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFC05B140ull
#define DCORE0_TPC5_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE0_TPC5_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE0_TPC5_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFC05B190ull
#define DCORE0_TPC5_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE0_TPC5_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE0_TPC5_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFC05B1E0ull
#define DCORE0_TPC5_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE0_TPC5_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE0_TPC5_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFC05B230ull
#define DCORE0_TPC5_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE0_TPC5_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE0_TPC5_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFC05B280ull
#define DCORE0_TPC5_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE0_TPC5_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE0_TPC5_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFC05B2D0ull
#define DCORE0_TPC5_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE0_TPC5_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE0_TPC5_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFC05B320ull
#define DCORE0_TPC5_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE0_TPC5_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE0_TPC5_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFC05B370ull
#define DCORE0_TPC5_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE0_TPC5_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE0_TPC5_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFC05B3C0ull
#define DCORE0_TPC5_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE0_TPC5_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE0_TPC5_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFC05B410ull
#define DCORE0_TPC5_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE0_TPC5_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE0_TPC5_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFC05B460ull
#define DCORE0_TPC5_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE0_TPC5_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE0_TPC5_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFC05B4B0ull
#define DCORE0_TPC5_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE0_TPC5_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE0_TPC5_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFC05B500ull
#define DCORE0_TPC5_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE0_TPC5_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE0_TPC5_CFG_KERNEL_BASE 0x1000007FFC05B508ull
#define DCORE0_TPC5_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE0_TPC5_CFG_KERNEL_SECTION 0xD400

#define mmDCORE0_TPC5_CFG_QM_TENSOR_0_BASE 0x1000007FFC05B5DCull
#define DCORE0_TPC5_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE0_TPC5_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE0_TPC5_CFG_QM_TENSOR_1_BASE 0x1000007FFC05B62Cull
#define DCORE0_TPC5_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE0_TPC5_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE0_TPC5_CFG_QM_TENSOR_2_BASE 0x1000007FFC05B67Cull
#define DCORE0_TPC5_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE0_TPC5_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE0_TPC5_CFG_QM_TENSOR_3_BASE 0x1000007FFC05B6CCull
#define DCORE0_TPC5_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE0_TPC5_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE0_TPC5_CFG_QM_TENSOR_4_BASE 0x1000007FFC05B71Cull
#define DCORE0_TPC5_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE0_TPC5_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE0_TPC5_CFG_QM_TENSOR_5_BASE 0x1000007FFC05B76Cull
#define DCORE0_TPC5_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE0_TPC5_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE0_TPC5_CFG_QM_TENSOR_6_BASE 0x1000007FFC05B7BCull
#define DCORE0_TPC5_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE0_TPC5_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE0_TPC5_CFG_QM_TENSOR_7_BASE 0x1000007FFC05B80Cull
#define DCORE0_TPC5_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE0_TPC5_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE0_TPC5_CFG_QM_TENSOR_8_BASE 0x1000007FFC05B85Cull
#define DCORE0_TPC5_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE0_TPC5_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE0_TPC5_CFG_QM_TENSOR_9_BASE 0x1000007FFC05B8ACull
#define DCORE0_TPC5_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE0_TPC5_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE0_TPC5_CFG_QM_TENSOR_10_BASE 0x1000007FFC05B8FCull
#define DCORE0_TPC5_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE0_TPC5_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE0_TPC5_CFG_QM_TENSOR_11_BASE 0x1000007FFC05B94Cull
#define DCORE0_TPC5_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE0_TPC5_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE0_TPC5_CFG_QM_TENSOR_12_BASE 0x1000007FFC05B99Cull
#define DCORE0_TPC5_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE0_TPC5_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE0_TPC5_CFG_QM_TENSOR_13_BASE 0x1000007FFC05B9ECull
#define DCORE0_TPC5_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE0_TPC5_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE0_TPC5_CFG_QM_TENSOR_14_BASE 0x1000007FFC05BA3Cull
#define DCORE0_TPC5_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE0_TPC5_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE0_TPC5_CFG_QM_TENSOR_15_BASE 0x1000007FFC05BA8Cull
#define DCORE0_TPC5_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE0_TPC5_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE0_TPC5_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFC05BADCull
#define DCORE0_TPC5_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE0_TPC5_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE0_TPC5_CFG_QM_BASE 0x1000007FFC05BAE4ull
#define DCORE0_TPC5_CFG_QM_MAX_OFFSET 0xD400
#define DCORE0_TPC5_CFG_QM_SECTION 0x31C0

#define mmDCORE0_TPC5_CFG_AXUSER_BASE 0x1000007FFC05BE00ull
#define DCORE0_TPC5_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_TPC5_CFG_AXUSER_SECTION 0x8000

#define mmDCORE0_TPC5_CFG_SPECIAL_BASE 0x1000007FFC05BE80ull
#define DCORE0_TPC5_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC5_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC5_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC05C000ull
#define DCORE0_TPC5_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE0_TPC5_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE0_TPC5_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC05C200ull
#define DCORE0_TPC5_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE0_TPC5_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE0_TPC5_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC05C400ull
#define DCORE0_TPC5_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE0_TPC5_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE0_TPC5_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC05C600ull
#define DCORE0_TPC5_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE0_TPC5_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE0_TPC5_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC05C800ull
#define DCORE0_TPC5_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE0_TPC5_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE0_TPC5_MSTR_IF_AXUSER_BASE 0x1000007FFC05CA80ull
#define DCORE0_TPC5_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_TPC5_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE0_TPC5_MSTR_IF_DBG_HBW_BASE 0x1000007FFC05CB00ull
#define DCORE0_TPC5_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_TPC5_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE0_TPC5_MSTR_IF_DBG_LBW_BASE 0x1000007FFC05CB80ull
#define DCORE0_TPC5_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_TPC5_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE0_TPC5_MSTR_IF_CORE_HBW_BASE 0x1000007FFC05CC00ull
#define DCORE0_TPC5_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE0_TPC5_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE0_TPC5_MSTR_IF_CORE_LBW_BASE 0x1000007FFC05CD80ull
#define DCORE0_TPC5_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE0_TPC5_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE0_TPC5_MSTR_IF_SPECIAL_BASE 0x1000007FFC05CE80ull
#define DCORE0_TPC5_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC5_MSTR_IF_SPECIAL_SECTION 0x3180

#define mmDCORE0_TPC6_QM_DCCM_BASE 0x1000007FFC060000ull
#define DCORE0_TPC6_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE0_TPC6_QM_DCCM_SECTION 0x8000

#define mmDCORE0_TPC6_QM_ARC_AUX_BASE 0x1000007FFC068000ull
#define DCORE0_TPC6_QM_ARC_AUX_MAX_OFFSET 0x1000
#define DCORE0_TPC6_QM_ARC_AUX_SECTION 0xE800

#define mmDCORE0_TPC6_QM_ARC_AUX_SPECIAL_BASE 0x1000007FFC068E80ull
#define DCORE0_TPC6_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC6_QM_ARC_AUX_SPECIAL_SECTION 0x1180

#define mmDCORE0_TPC6_QM_BASE 0x1000007FFC06A000ull
#define DCORE0_TPC6_QM_MAX_OFFSET 0x1000
#define DCORE0_TPC6_QM_SECTION 0x9000

#define mmDCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFC06A900ull
#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFC06A908ull
#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFC06A910ull
#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFC06A918ull
#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFC06A920ull
#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFC06A928ull
#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFC06A930ull
#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFC06A938ull
#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFC06A940ull
#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFC06A948ull
#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFC06A950ull
#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFC06A958ull
#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFC06A960ull
#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFC06A968ull
#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFC06A970ull
#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFC06A978ull
#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE0_TPC6_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE0_TPC6_QM_AXUSER_SECURED_BASE 0x1000007FFC06AB00ull
#define DCORE0_TPC6_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE0_TPC6_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE0_TPC6_QM_AXUSER_NONSECURED_BASE 0x1000007FFC06AB80ull
#define DCORE0_TPC6_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE0_TPC6_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE0_TPC6_QM_DBG_HBW_BASE 0x1000007FFC06AC00ull
#define DCORE0_TPC6_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_TPC6_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE0_TPC6_QM_DBG_LBW_BASE 0x1000007FFC06AC80ull
#define DCORE0_TPC6_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_TPC6_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE0_TPC6_QM_CGM_BASE 0x1000007FFC06AD80ull
#define DCORE0_TPC6_QM_CGM_MAX_OFFSET 0xC000
#define DCORE0_TPC6_QM_CGM_SECTION 0x1000

#define mmDCORE0_TPC6_QM_SPECIAL_BASE 0x1000007FFC06AE80ull
#define DCORE0_TPC6_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC6_QM_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC6_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFC06B000ull
#define DCORE0_TPC6_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE0_TPC6_QM_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC6_CFG_BASE 0x1000007FFC06B000ull
#define DCORE0_TPC6_CFG_MAX_OFFSET 0x1000
#define DCORE0_TPC6_CFG_SECTION 0x5000

#define mmDCORE0_TPC6_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFC06B050ull
#define DCORE0_TPC6_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE0_TPC6_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE0_TPC6_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFC06B0A0ull
#define DCORE0_TPC6_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE0_TPC6_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE0_TPC6_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFC06B0F0ull
#define DCORE0_TPC6_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE0_TPC6_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE0_TPC6_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFC06B140ull
#define DCORE0_TPC6_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE0_TPC6_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE0_TPC6_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFC06B190ull
#define DCORE0_TPC6_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE0_TPC6_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE0_TPC6_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFC06B1E0ull
#define DCORE0_TPC6_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE0_TPC6_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE0_TPC6_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFC06B230ull
#define DCORE0_TPC6_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE0_TPC6_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE0_TPC6_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFC06B280ull
#define DCORE0_TPC6_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE0_TPC6_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE0_TPC6_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFC06B2D0ull
#define DCORE0_TPC6_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE0_TPC6_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE0_TPC6_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFC06B320ull
#define DCORE0_TPC6_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE0_TPC6_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE0_TPC6_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFC06B370ull
#define DCORE0_TPC6_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE0_TPC6_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE0_TPC6_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFC06B3C0ull
#define DCORE0_TPC6_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE0_TPC6_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE0_TPC6_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFC06B410ull
#define DCORE0_TPC6_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE0_TPC6_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE0_TPC6_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFC06B460ull
#define DCORE0_TPC6_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE0_TPC6_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE0_TPC6_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFC06B4B0ull
#define DCORE0_TPC6_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE0_TPC6_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE0_TPC6_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFC06B500ull
#define DCORE0_TPC6_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE0_TPC6_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE0_TPC6_CFG_KERNEL_BASE 0x1000007FFC06B508ull
#define DCORE0_TPC6_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE0_TPC6_CFG_KERNEL_SECTION 0xD400

#define mmDCORE0_TPC6_CFG_QM_TENSOR_0_BASE 0x1000007FFC06B5DCull
#define DCORE0_TPC6_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE0_TPC6_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE0_TPC6_CFG_QM_TENSOR_1_BASE 0x1000007FFC06B62Cull
#define DCORE0_TPC6_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE0_TPC6_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE0_TPC6_CFG_QM_TENSOR_2_BASE 0x1000007FFC06B67Cull
#define DCORE0_TPC6_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE0_TPC6_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE0_TPC6_CFG_QM_TENSOR_3_BASE 0x1000007FFC06B6CCull
#define DCORE0_TPC6_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE0_TPC6_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE0_TPC6_CFG_QM_TENSOR_4_BASE 0x1000007FFC06B71Cull
#define DCORE0_TPC6_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE0_TPC6_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE0_TPC6_CFG_QM_TENSOR_5_BASE 0x1000007FFC06B76Cull
#define DCORE0_TPC6_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE0_TPC6_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE0_TPC6_CFG_QM_TENSOR_6_BASE 0x1000007FFC06B7BCull
#define DCORE0_TPC6_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE0_TPC6_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE0_TPC6_CFG_QM_TENSOR_7_BASE 0x1000007FFC06B80Cull
#define DCORE0_TPC6_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE0_TPC6_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE0_TPC6_CFG_QM_TENSOR_8_BASE 0x1000007FFC06B85Cull
#define DCORE0_TPC6_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE0_TPC6_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE0_TPC6_CFG_QM_TENSOR_9_BASE 0x1000007FFC06B8ACull
#define DCORE0_TPC6_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE0_TPC6_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE0_TPC6_CFG_QM_TENSOR_10_BASE 0x1000007FFC06B8FCull
#define DCORE0_TPC6_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE0_TPC6_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE0_TPC6_CFG_QM_TENSOR_11_BASE 0x1000007FFC06B94Cull
#define DCORE0_TPC6_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE0_TPC6_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE0_TPC6_CFG_QM_TENSOR_12_BASE 0x1000007FFC06B99Cull
#define DCORE0_TPC6_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE0_TPC6_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE0_TPC6_CFG_QM_TENSOR_13_BASE 0x1000007FFC06B9ECull
#define DCORE0_TPC6_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE0_TPC6_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE0_TPC6_CFG_QM_TENSOR_14_BASE 0x1000007FFC06BA3Cull
#define DCORE0_TPC6_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE0_TPC6_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE0_TPC6_CFG_QM_TENSOR_15_BASE 0x1000007FFC06BA8Cull
#define DCORE0_TPC6_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE0_TPC6_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE0_TPC6_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFC06BADCull
#define DCORE0_TPC6_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE0_TPC6_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE0_TPC6_CFG_QM_BASE 0x1000007FFC06BAE4ull
#define DCORE0_TPC6_CFG_QM_MAX_OFFSET 0xD400
#define DCORE0_TPC6_CFG_QM_SECTION 0x31C0

#define mmDCORE0_TPC6_CFG_AXUSER_BASE 0x1000007FFC06BE00ull
#define DCORE0_TPC6_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_TPC6_CFG_AXUSER_SECTION 0x8000

#define mmDCORE0_TPC6_CFG_SPECIAL_BASE 0x1000007FFC06BE80ull
#define DCORE0_TPC6_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC6_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC6_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC06C000ull
#define DCORE0_TPC6_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE0_TPC6_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE0_TPC6_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC06C200ull
#define DCORE0_TPC6_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE0_TPC6_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE0_TPC6_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC06C400ull
#define DCORE0_TPC6_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE0_TPC6_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE0_TPC6_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC06C600ull
#define DCORE0_TPC6_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE0_TPC6_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE0_TPC6_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC06C800ull
#define DCORE0_TPC6_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE0_TPC6_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE0_TPC6_MSTR_IF_AXUSER_BASE 0x1000007FFC06CA80ull
#define DCORE0_TPC6_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_TPC6_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE0_TPC6_MSTR_IF_DBG_HBW_BASE 0x1000007FFC06CB00ull
#define DCORE0_TPC6_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_TPC6_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE0_TPC6_MSTR_IF_DBG_LBW_BASE 0x1000007FFC06CB80ull
#define DCORE0_TPC6_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_TPC6_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE0_TPC6_MSTR_IF_CORE_HBW_BASE 0x1000007FFC06CC00ull
#define DCORE0_TPC6_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE0_TPC6_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE0_TPC6_MSTR_IF_CORE_LBW_BASE 0x1000007FFC06CD80ull
#define DCORE0_TPC6_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE0_TPC6_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE0_TPC6_MSTR_IF_SPECIAL_BASE 0x1000007FFC06CE80ull
#define DCORE0_TPC6_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC6_MSTR_IF_SPECIAL_SECTION 0x13180

#define mmDCORE0_HMMU0_MMU_BASE 0x1000007FFC080000ull
#define DCORE0_HMMU0_MMU_MAX_OFFSET 0x1000
#define DCORE0_HMMU0_MMU_SECTION 0xE800

#define mmDCORE0_HMMU0_MMU_SPECIAL_BASE 0x1000007FFC080E80ull
#define DCORE0_HMMU0_MMU_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_HMMU0_MMU_SPECIAL_SECTION 0x1800

#define mmDCORE0_HMMU0_STLB_BASE 0x1000007FFC081000ull
#define DCORE0_HMMU0_STLB_MAX_OFFSET 0x1000
#define DCORE0_HMMU0_STLB_SECTION 0xE800

#define mmDCORE0_HMMU0_STLB_SPECIAL_BASE 0x1000007FFC081E80ull
#define DCORE0_HMMU0_STLB_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_HMMU0_STLB_SPECIAL_SECTION 0x1180

#define mmDCORE0_HMMU0_SCRAMB_OUT_BASE 0x1000007FFC083000ull
#define DCORE0_HMMU0_SCRAMB_OUT_MAX_OFFSET 0x1000
#define DCORE0_HMMU0_SCRAMB_OUT_SECTION 0xE800

#define mmDCORE0_HMMU0_SCRAMB_OUT_SPECIAL_BASE 0x1000007FFC083E80ull
#define DCORE0_HMMU0_SCRAMB_OUT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_HMMU0_SCRAMB_OUT_SPECIAL_SECTION 0x1800

#define mmDCORE0_HMMU0_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC084000ull
#define DCORE0_HMMU0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE0_HMMU0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE0_HMMU0_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC084200ull
#define DCORE0_HMMU0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE0_HMMU0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE0_HMMU0_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC084400ull
#define DCORE0_HMMU0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE0_HMMU0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE0_HMMU0_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC084600ull
#define DCORE0_HMMU0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE0_HMMU0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE0_HMMU0_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC084800ull
#define DCORE0_HMMU0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE0_HMMU0_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE0_HMMU0_MSTR_IF_AXUSER_BASE 0x1000007FFC084A80ull
#define DCORE0_HMMU0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_HMMU0_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE0_HMMU0_MSTR_IF_DBG_HBW_BASE 0x1000007FFC084B00ull
#define DCORE0_HMMU0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_HMMU0_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE0_HMMU0_MSTR_IF_DBG_LBW_BASE 0x1000007FFC084B80ull
#define DCORE0_HMMU0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_HMMU0_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE0_HMMU0_MSTR_IF_CORE_HBW_BASE 0x1000007FFC084C00ull
#define DCORE0_HMMU0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE0_HMMU0_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE0_HMMU0_MSTR_IF_CORE_LBW_BASE 0x1000007FFC084D80ull
#define DCORE0_HMMU0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE0_HMMU0_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE0_HMMU0_MSTR_IF_SPECIAL_BASE 0x1000007FFC084E80ull
#define DCORE0_HMMU0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_HMMU0_MSTR_IF_SPECIAL_SECTION 0xB180

#define mmDCORE0_HMMU1_MMU_BASE 0x1000007FFC090000ull
#define DCORE0_HMMU1_MMU_MAX_OFFSET 0x1000
#define DCORE0_HMMU1_MMU_SECTION 0xE800

#define mmDCORE0_HMMU1_MMU_SPECIAL_BASE 0x1000007FFC090E80ull
#define DCORE0_HMMU1_MMU_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_HMMU1_MMU_SPECIAL_SECTION 0x1800

#define mmDCORE0_HMMU1_STLB_BASE 0x1000007FFC091000ull
#define DCORE0_HMMU1_STLB_MAX_OFFSET 0x1000
#define DCORE0_HMMU1_STLB_SECTION 0xE800

#define mmDCORE0_HMMU1_STLB_SPECIAL_BASE 0x1000007FFC091E80ull
#define DCORE0_HMMU1_STLB_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_HMMU1_STLB_SPECIAL_SECTION 0x1180

#define mmDCORE0_HMMU1_SCRAMB_OUT_BASE 0x1000007FFC093000ull
#define DCORE0_HMMU1_SCRAMB_OUT_MAX_OFFSET 0x1000
#define DCORE0_HMMU1_SCRAMB_OUT_SECTION 0xE800

#define mmDCORE0_HMMU1_SCRAMB_OUT_SPECIAL_BASE 0x1000007FFC093E80ull
#define DCORE0_HMMU1_SCRAMB_OUT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_HMMU1_SCRAMB_OUT_SPECIAL_SECTION 0x1800

#define mmDCORE0_HMMU1_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC094000ull
#define DCORE0_HMMU1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE0_HMMU1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE0_HMMU1_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC094200ull
#define DCORE0_HMMU1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE0_HMMU1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE0_HMMU1_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC094400ull
#define DCORE0_HMMU1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE0_HMMU1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE0_HMMU1_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC094600ull
#define DCORE0_HMMU1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE0_HMMU1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE0_HMMU1_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC094800ull
#define DCORE0_HMMU1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE0_HMMU1_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE0_HMMU1_MSTR_IF_AXUSER_BASE 0x1000007FFC094A80ull
#define DCORE0_HMMU1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_HMMU1_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE0_HMMU1_MSTR_IF_DBG_HBW_BASE 0x1000007FFC094B00ull
#define DCORE0_HMMU1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_HMMU1_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE0_HMMU1_MSTR_IF_DBG_LBW_BASE 0x1000007FFC094B80ull
#define DCORE0_HMMU1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_HMMU1_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE0_HMMU1_MSTR_IF_CORE_HBW_BASE 0x1000007FFC094C00ull
#define DCORE0_HMMU1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE0_HMMU1_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE0_HMMU1_MSTR_IF_CORE_LBW_BASE 0x1000007FFC094D80ull
#define DCORE0_HMMU1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE0_HMMU1_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE0_HMMU1_MSTR_IF_SPECIAL_BASE 0x1000007FFC094E80ull
#define DCORE0_HMMU1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_HMMU1_MSTR_IF_SPECIAL_SECTION 0xB180

#define mmDCORE0_HMMU2_MMU_BASE 0x1000007FFC0A0000ull
#define DCORE0_HMMU2_MMU_MAX_OFFSET 0x1000
#define DCORE0_HMMU2_MMU_SECTION 0xE800

#define mmDCORE0_HMMU2_MMU_SPECIAL_BASE 0x1000007FFC0A0E80ull
#define DCORE0_HMMU2_MMU_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_HMMU2_MMU_SPECIAL_SECTION 0x1800

#define mmDCORE0_HMMU2_STLB_BASE 0x1000007FFC0A1000ull
#define DCORE0_HMMU2_STLB_MAX_OFFSET 0x1000
#define DCORE0_HMMU2_STLB_SECTION 0xE800

#define mmDCORE0_HMMU2_STLB_SPECIAL_BASE 0x1000007FFC0A1E80ull
#define DCORE0_HMMU2_STLB_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_HMMU2_STLB_SPECIAL_SECTION 0x1180

#define mmDCORE0_HMMU2_SCRAMB_OUT_BASE 0x1000007FFC0A3000ull
#define DCORE0_HMMU2_SCRAMB_OUT_MAX_OFFSET 0x1000
#define DCORE0_HMMU2_SCRAMB_OUT_SECTION 0xE800

#define mmDCORE0_HMMU2_SCRAMB_OUT_SPECIAL_BASE 0x1000007FFC0A3E80ull
#define DCORE0_HMMU2_SCRAMB_OUT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_HMMU2_SCRAMB_OUT_SPECIAL_SECTION 0x1800

#define mmDCORE0_HMMU2_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC0A4000ull
#define DCORE0_HMMU2_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE0_HMMU2_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE0_HMMU2_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC0A4200ull
#define DCORE0_HMMU2_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE0_HMMU2_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE0_HMMU2_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC0A4400ull
#define DCORE0_HMMU2_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE0_HMMU2_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE0_HMMU2_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC0A4600ull
#define DCORE0_HMMU2_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE0_HMMU2_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE0_HMMU2_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC0A4800ull
#define DCORE0_HMMU2_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE0_HMMU2_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE0_HMMU2_MSTR_IF_AXUSER_BASE 0x1000007FFC0A4A80ull
#define DCORE0_HMMU2_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_HMMU2_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE0_HMMU2_MSTR_IF_DBG_HBW_BASE 0x1000007FFC0A4B00ull
#define DCORE0_HMMU2_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_HMMU2_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE0_HMMU2_MSTR_IF_DBG_LBW_BASE 0x1000007FFC0A4B80ull
#define DCORE0_HMMU2_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_HMMU2_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE0_HMMU2_MSTR_IF_CORE_HBW_BASE 0x1000007FFC0A4C00ull
#define DCORE0_HMMU2_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE0_HMMU2_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE0_HMMU2_MSTR_IF_CORE_LBW_BASE 0x1000007FFC0A4D80ull
#define DCORE0_HMMU2_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE0_HMMU2_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE0_HMMU2_MSTR_IF_SPECIAL_BASE 0x1000007FFC0A4E80ull
#define DCORE0_HMMU2_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_HMMU2_MSTR_IF_SPECIAL_SECTION 0xB180

#define mmDCORE0_HMMU3_MMU_BASE 0x1000007FFC0B0000ull
#define DCORE0_HMMU3_MMU_MAX_OFFSET 0x1000
#define DCORE0_HMMU3_MMU_SECTION 0xE800

#define mmDCORE0_HMMU3_MMU_SPECIAL_BASE 0x1000007FFC0B0E80ull
#define DCORE0_HMMU3_MMU_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_HMMU3_MMU_SPECIAL_SECTION 0x1800

#define mmDCORE0_HMMU3_STLB_BASE 0x1000007FFC0B1000ull
#define DCORE0_HMMU3_STLB_MAX_OFFSET 0x1000
#define DCORE0_HMMU3_STLB_SECTION 0xE800

#define mmDCORE0_HMMU3_STLB_SPECIAL_BASE 0x1000007FFC0B1E80ull
#define DCORE0_HMMU3_STLB_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_HMMU3_STLB_SPECIAL_SECTION 0x1180

#define mmDCORE0_HMMU3_SCRAMB_OUT_BASE 0x1000007FFC0B3000ull
#define DCORE0_HMMU3_SCRAMB_OUT_MAX_OFFSET 0x1000
#define DCORE0_HMMU3_SCRAMB_OUT_SECTION 0xE800

#define mmDCORE0_HMMU3_SCRAMB_OUT_SPECIAL_BASE 0x1000007FFC0B3E80ull
#define DCORE0_HMMU3_SCRAMB_OUT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_HMMU3_SCRAMB_OUT_SPECIAL_SECTION 0x1800

#define mmDCORE0_HMMU3_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC0B4000ull
#define DCORE0_HMMU3_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE0_HMMU3_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE0_HMMU3_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC0B4200ull
#define DCORE0_HMMU3_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE0_HMMU3_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE0_HMMU3_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC0B4400ull
#define DCORE0_HMMU3_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE0_HMMU3_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE0_HMMU3_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC0B4600ull
#define DCORE0_HMMU3_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE0_HMMU3_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE0_HMMU3_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC0B4800ull
#define DCORE0_HMMU3_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE0_HMMU3_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE0_HMMU3_MSTR_IF_AXUSER_BASE 0x1000007FFC0B4A80ull
#define DCORE0_HMMU3_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_HMMU3_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE0_HMMU3_MSTR_IF_DBG_HBW_BASE 0x1000007FFC0B4B00ull
#define DCORE0_HMMU3_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_HMMU3_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE0_HMMU3_MSTR_IF_DBG_LBW_BASE 0x1000007FFC0B4B80ull
#define DCORE0_HMMU3_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_HMMU3_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE0_HMMU3_MSTR_IF_CORE_HBW_BASE 0x1000007FFC0B4C00ull
#define DCORE0_HMMU3_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE0_HMMU3_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE0_HMMU3_MSTR_IF_CORE_LBW_BASE 0x1000007FFC0B4D80ull
#define DCORE0_HMMU3_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE0_HMMU3_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE0_HMMU3_MSTR_IF_SPECIAL_BASE 0x1000007FFC0B4E80ull
#define DCORE0_HMMU3_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_HMMU3_MSTR_IF_SPECIAL_SECTION 0xB180

#define mmDCORE0_SYNC_MNGR_OBJS_BASE 0x1000007FFC100000ull
#define DCORE0_SYNC_MNGR_OBJS_MAX_OFFSET 0x15A00
#define DCORE0_SYNC_MNGR_OBJS_SECTION 0x1E000

#define mmDCORE0_SYNC_MNGR_GLBL_BASE 0x1000007FFC11E000ull
#define DCORE0_SYNC_MNGR_GLBL_MAX_OFFSET 0x1000
#define DCORE0_SYNC_MNGR_GLBL_SECTION 0xE800

#define mmDCORE0_SYNC_MNGR_GLBL_SPECIAL_BASE 0x1000007FFC11EE80ull
#define DCORE0_SYNC_MNGR_GLBL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_SYNC_MNGR_GLBL_SPECIAL_SECTION 0x1800

#define mmDCORE0_SYNC_MNGR_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC11F000ull
#define DCORE0_SYNC_MNGR_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE0_SYNC_MNGR_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE0_SYNC_MNGR_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC11F200ull
#define DCORE0_SYNC_MNGR_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE0_SYNC_MNGR_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE0_SYNC_MNGR_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC11F400ull
#define DCORE0_SYNC_MNGR_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE0_SYNC_MNGR_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE0_SYNC_MNGR_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC11F600ull
#define DCORE0_SYNC_MNGR_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE0_SYNC_MNGR_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE0_SYNC_MNGR_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC11F800ull
#define DCORE0_SYNC_MNGR_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE0_SYNC_MNGR_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE0_SYNC_MNGR_MSTR_IF_AXUSER_BASE 0x1000007FFC11FA80ull
#define DCORE0_SYNC_MNGR_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_SYNC_MNGR_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE0_SYNC_MNGR_MSTR_IF_DBG_HBW_BASE 0x1000007FFC11FB00ull
#define DCORE0_SYNC_MNGR_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_SYNC_MNGR_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE0_SYNC_MNGR_MSTR_IF_DBG_LBW_BASE 0x1000007FFC11FB80ull
#define DCORE0_SYNC_MNGR_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_SYNC_MNGR_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE0_SYNC_MNGR_MSTR_IF_CORE_HBW_BASE 0x1000007FFC11FC00ull
#define DCORE0_SYNC_MNGR_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE0_SYNC_MNGR_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE0_SYNC_MNGR_MSTR_IF_CORE_LBW_BASE 0x1000007FFC11FD80ull
#define DCORE0_SYNC_MNGR_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE0_SYNC_MNGR_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE0_SYNC_MNGR_MSTR_IF_SPECIAL_BASE 0x1000007FFC11FE80ull
#define DCORE0_SYNC_MNGR_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_SYNC_MNGR_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE0_HIF0_BASE 0x1000007FFC120000ull
#define DCORE0_HIF0_MAX_OFFSET 0x1000
#define DCORE0_HIF0_SECTION 0xE800

#define mmDCORE0_HIF0_SPECIAL_BASE 0x1000007FFC120E80ull
#define DCORE0_HIF0_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_HIF0_SPECIAL_SECTION 0x3180

#define mmDCORE0_HIF1_BASE 0x1000007FFC124000ull
#define DCORE0_HIF1_MAX_OFFSET 0x1000
#define DCORE0_HIF1_SECTION 0xE800

#define mmDCORE0_HIF1_SPECIAL_BASE 0x1000007FFC124E80ull
#define DCORE0_HIF1_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_HIF1_SPECIAL_SECTION 0x3180

#define mmDCORE0_HIF2_BASE 0x1000007FFC128000ull
#define DCORE0_HIF2_MAX_OFFSET 0x1000
#define DCORE0_HIF2_SECTION 0xE800

#define mmDCORE0_HIF2_SPECIAL_BASE 0x1000007FFC128E80ull
#define DCORE0_HIF2_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_HIF2_SPECIAL_SECTION 0x3180

#define mmDCORE0_HIF3_BASE 0x1000007FFC12C000ull
#define DCORE0_HIF3_MAX_OFFSET 0x1000
#define DCORE0_HIF3_SECTION 0xE800

#define mmDCORE0_HIF3_SPECIAL_BASE 0x1000007FFC12CE80ull
#define DCORE0_HIF3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_HIF3_SPECIAL_SECTION 0x13180

#define mmDCORE0_RTR0_CTRL_BASE 0x1000007FFC140000ull
#define DCORE0_RTR0_CTRL_MAX_OFFSET 0x1000
#define DCORE0_RTR0_CTRL_SECTION 0xE800

#define mmDCORE0_RTR0_CTRL_SPECIAL_BASE 0x1000007FFC140E80ull
#define DCORE0_RTR0_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR0_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR0_H3_BASE 0x1000007FFC141000ull
#define DCORE0_RTR0_H3_MAX_OFFSET 0x1000
#define DCORE0_RTR0_H3_SECTION 0xE800

#define mmDCORE0_RTR0_H3_SPECIAL_BASE 0x1000007FFC141E80ull
#define DCORE0_RTR0_H3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR0_H3_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR0_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC142000ull
#define DCORE0_RTR0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE0_RTR0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE0_RTR0_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC142200ull
#define DCORE0_RTR0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE0_RTR0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE0_RTR0_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC142400ull
#define DCORE0_RTR0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE0_RTR0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE0_RTR0_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC142600ull
#define DCORE0_RTR0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE0_RTR0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE0_RTR0_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC142800ull
#define DCORE0_RTR0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE0_RTR0_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE0_RTR0_MSTR_IF_AXUSER_BASE 0x1000007FFC142A80ull
#define DCORE0_RTR0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_RTR0_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE0_RTR0_MSTR_IF_DBG_HBW_BASE 0x1000007FFC142B00ull
#define DCORE0_RTR0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_RTR0_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE0_RTR0_MSTR_IF_DBG_LBW_BASE 0x1000007FFC142B80ull
#define DCORE0_RTR0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_RTR0_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE0_RTR0_MSTR_IF_CORE_HBW_BASE 0x1000007FFC142C00ull
#define DCORE0_RTR0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE0_RTR0_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE0_RTR0_MSTR_IF_CORE_LBW_BASE 0x1000007FFC142D80ull
#define DCORE0_RTR0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE0_RTR0_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE0_RTR0_MSTR_IF_SPECIAL_BASE 0x1000007FFC142E80ull
#define DCORE0_RTR0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR0_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR0_ADD_DEC_HBW_BASE 0x1000007FFC143000ull
#define DCORE0_RTR0_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCORE0_RTR0_ADD_DEC_HBW_SECTION 0x4000

#define mmDCORE0_RTR0_ADD_DEC_LBW_BASE 0x1000007FFC143400ull
#define DCORE0_RTR0_ADD_DEC_LBW_MAX_OFFSET 0xA600
#define DCORE0_RTR0_ADD_DEC_LBW_SECTION 0xA800

#define mmDCORE0_RTR0_ADD_DEC_SPECIAL_BASE 0x1000007FFC143E80ull
#define DCORE0_RTR0_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR0_ADD_DEC_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR0_BASE 0x1000007FFC144000ull
#define DCORE0_RTR0_MAX_OFFSET 0x1000
#define DCORE0_RTR0_SECTION 0x3000

#define mmDCORE0_RTR0_HBW_RD_RQ_LL_STAT_BASE 0x1000007FFC144300ull
#define DCORE0_RTR0_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR0_HBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR0_HBW_RD_RS_LL_STAT_BASE 0x1000007FFC144340ull
#define DCORE0_RTR0_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR0_HBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR0_HBW_WR_RQ_LL_STAT_BASE 0x1000007FFC144380ull
#define DCORE0_RTR0_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR0_HBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR0_HBW_WR_RS_LL_STAT_BASE 0x1000007FFC1443C0ull
#define DCORE0_RTR0_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR0_HBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR0_LBW_RD_RQ_LL_STAT_BASE 0x1000007FFC144400ull
#define DCORE0_RTR0_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR0_LBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR0_LBW_RD_RS_LL_STAT_BASE 0x1000007FFC144440ull
#define DCORE0_RTR0_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR0_LBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR0_LBW_WR_RQ_LL_STAT_BASE 0x1000007FFC144480ull
#define DCORE0_RTR0_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR0_LBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR0_LBW_WR_RS_LL_STAT_BASE 0x1000007FFC1444C0ull
#define DCORE0_RTR0_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR0_LBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR0_HBW_MFIFO_BASE 0x1000007FFC144500ull
#define DCORE0_RTR0_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCORE0_RTR0_HBW_MFIFO_SECTION 0x4000

#define mmDCORE0_RTR0_E2E_RD_LL_STAT_BASE 0x1000007FFC144540ull
#define DCORE0_RTR0_E2E_RD_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR0_E2E_RD_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR0_E2E_WR_LL_STAT_BASE 0x1000007FFC144580ull
#define DCORE0_RTR0_E2E_WR_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR0_E2E_WR_LL_STAT_SECTION 0x8000

#define mmDCORE0_RTR0_RTR_HBW_XACT_STAT_BASE 0x1000007FFC144600ull
#define DCORE0_RTR0_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE0_RTR0_RTR_HBW_XACT_STAT_SECTION 0x8000

#define mmDCORE0_RTR0_RTR_LBW_XACT_STAT_BASE 0x1000007FFC144680ull
#define DCORE0_RTR0_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE0_RTR0_RTR_LBW_XACT_STAT_SECTION 0x8000

#define mmDCORE0_RTR0_RTR_E2E_XACT_STAT_BASE 0x1000007FFC144700ull
#define DCORE0_RTR0_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE0_RTR0_RTR_E2E_XACT_STAT_SECTION 0x7800

#define mmDCORE0_RTR0_SPECIAL_BASE 0x1000007FFC144E80ull
#define DCORE0_RTR0_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR0_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR0_DBG_ADDR_BASE 0x1000007FFC145000ull
#define DCORE0_RTR0_DBG_ADDR_MAX_OFFSET 0x1000
#define DCORE0_RTR0_DBG_ADDR_SECTION 0xE800

#define mmDCORE0_RTR0_DBG_ADDR_SPECIAL_BASE 0x1000007FFC145E80ull
#define DCORE0_RTR0_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR0_DBG_ADDR_SPECIAL_SECTION 0x2180

#define mmDCORE0_RTR1_CTRL_BASE 0x1000007FFC148000ull
#define DCORE0_RTR1_CTRL_MAX_OFFSET 0x1000
#define DCORE0_RTR1_CTRL_SECTION 0xE800

#define mmDCORE0_RTR1_CTRL_SPECIAL_BASE 0x1000007FFC148E80ull
#define DCORE0_RTR1_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR1_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR1_H3_BASE 0x1000007FFC149000ull
#define DCORE0_RTR1_H3_MAX_OFFSET 0x1000
#define DCORE0_RTR1_H3_SECTION 0xE800

#define mmDCORE0_RTR1_H3_SPECIAL_BASE 0x1000007FFC149E80ull
#define DCORE0_RTR1_H3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR1_H3_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR1_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC14A000ull
#define DCORE0_RTR1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE0_RTR1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE0_RTR1_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC14A200ull
#define DCORE0_RTR1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE0_RTR1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE0_RTR1_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC14A400ull
#define DCORE0_RTR1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE0_RTR1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE0_RTR1_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC14A600ull
#define DCORE0_RTR1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE0_RTR1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE0_RTR1_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC14A800ull
#define DCORE0_RTR1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE0_RTR1_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE0_RTR1_MSTR_IF_AXUSER_BASE 0x1000007FFC14AA80ull
#define DCORE0_RTR1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_RTR1_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE0_RTR1_MSTR_IF_DBG_HBW_BASE 0x1000007FFC14AB00ull
#define DCORE0_RTR1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_RTR1_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE0_RTR1_MSTR_IF_DBG_LBW_BASE 0x1000007FFC14AB80ull
#define DCORE0_RTR1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_RTR1_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE0_RTR1_MSTR_IF_CORE_HBW_BASE 0x1000007FFC14AC00ull
#define DCORE0_RTR1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE0_RTR1_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE0_RTR1_MSTR_IF_CORE_LBW_BASE 0x1000007FFC14AD80ull
#define DCORE0_RTR1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE0_RTR1_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE0_RTR1_MSTR_IF_SPECIAL_BASE 0x1000007FFC14AE80ull
#define DCORE0_RTR1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR1_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR1_ADD_DEC_HBW_BASE 0x1000007FFC14B000ull
#define DCORE0_RTR1_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCORE0_RTR1_ADD_DEC_HBW_SECTION 0x4000

#define mmDCORE0_RTR1_ADD_DEC_LBW_BASE 0x1000007FFC14B400ull
#define DCORE0_RTR1_ADD_DEC_LBW_MAX_OFFSET 0xA600
#define DCORE0_RTR1_ADD_DEC_LBW_SECTION 0xA800

#define mmDCORE0_RTR1_ADD_DEC_SPECIAL_BASE 0x1000007FFC14BE80ull
#define DCORE0_RTR1_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR1_ADD_DEC_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR1_BASE 0x1000007FFC14C000ull
#define DCORE0_RTR1_MAX_OFFSET 0x1000
#define DCORE0_RTR1_SECTION 0x3000

#define mmDCORE0_RTR1_HBW_RD_RQ_LL_STAT_BASE 0x1000007FFC14C300ull
#define DCORE0_RTR1_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR1_HBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR1_HBW_RD_RS_LL_STAT_BASE 0x1000007FFC14C340ull
#define DCORE0_RTR1_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR1_HBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR1_HBW_WR_RQ_LL_STAT_BASE 0x1000007FFC14C380ull
#define DCORE0_RTR1_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR1_HBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR1_HBW_WR_RS_LL_STAT_BASE 0x1000007FFC14C3C0ull
#define DCORE0_RTR1_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR1_HBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR1_LBW_RD_RQ_LL_STAT_BASE 0x1000007FFC14C400ull
#define DCORE0_RTR1_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR1_LBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR1_LBW_RD_RS_LL_STAT_BASE 0x1000007FFC14C440ull
#define DCORE0_RTR1_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR1_LBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR1_LBW_WR_RQ_LL_STAT_BASE 0x1000007FFC14C480ull
#define DCORE0_RTR1_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR1_LBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR1_LBW_WR_RS_LL_STAT_BASE 0x1000007FFC14C4C0ull
#define DCORE0_RTR1_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR1_LBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR1_HBW_MFIFO_BASE 0x1000007FFC14C500ull
#define DCORE0_RTR1_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCORE0_RTR1_HBW_MFIFO_SECTION 0x4000

#define mmDCORE0_RTR1_E2E_RD_LL_STAT_BASE 0x1000007FFC14C540ull
#define DCORE0_RTR1_E2E_RD_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR1_E2E_RD_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR1_E2E_WR_LL_STAT_BASE 0x1000007FFC14C580ull
#define DCORE0_RTR1_E2E_WR_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR1_E2E_WR_LL_STAT_SECTION 0x8000

#define mmDCORE0_RTR1_RTR_HBW_XACT_STAT_BASE 0x1000007FFC14C600ull
#define DCORE0_RTR1_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE0_RTR1_RTR_HBW_XACT_STAT_SECTION 0x8000

#define mmDCORE0_RTR1_RTR_LBW_XACT_STAT_BASE 0x1000007FFC14C680ull
#define DCORE0_RTR1_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE0_RTR1_RTR_LBW_XACT_STAT_SECTION 0x8000

#define mmDCORE0_RTR1_RTR_E2E_XACT_STAT_BASE 0x1000007FFC14C700ull
#define DCORE0_RTR1_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE0_RTR1_RTR_E2E_XACT_STAT_SECTION 0x7800

#define mmDCORE0_RTR1_SPECIAL_BASE 0x1000007FFC14CE80ull
#define DCORE0_RTR1_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR1_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR1_DBG_ADDR_BASE 0x1000007FFC14D000ull
#define DCORE0_RTR1_DBG_ADDR_MAX_OFFSET 0x1000
#define DCORE0_RTR1_DBG_ADDR_SECTION 0xE800

#define mmDCORE0_RTR1_DBG_ADDR_SPECIAL_BASE 0x1000007FFC14DE80ull
#define DCORE0_RTR1_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR1_DBG_ADDR_SPECIAL_SECTION 0x2180

#define mmDCORE0_RTR2_CTRL_BASE 0x1000007FFC150000ull
#define DCORE0_RTR2_CTRL_MAX_OFFSET 0x1000
#define DCORE0_RTR2_CTRL_SECTION 0xE800

#define mmDCORE0_RTR2_CTRL_SPECIAL_BASE 0x1000007FFC150E80ull
#define DCORE0_RTR2_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR2_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR2_H3_BASE 0x1000007FFC151000ull
#define DCORE0_RTR2_H3_MAX_OFFSET 0x1000
#define DCORE0_RTR2_H3_SECTION 0xE800

#define mmDCORE0_RTR2_H3_SPECIAL_BASE 0x1000007FFC151E80ull
#define DCORE0_RTR2_H3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR2_H3_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR2_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC152000ull
#define DCORE0_RTR2_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE0_RTR2_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE0_RTR2_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC152200ull
#define DCORE0_RTR2_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE0_RTR2_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE0_RTR2_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC152400ull
#define DCORE0_RTR2_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE0_RTR2_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE0_RTR2_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC152600ull
#define DCORE0_RTR2_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE0_RTR2_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE0_RTR2_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC152800ull
#define DCORE0_RTR2_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE0_RTR2_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE0_RTR2_MSTR_IF_AXUSER_BASE 0x1000007FFC152A80ull
#define DCORE0_RTR2_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_RTR2_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE0_RTR2_MSTR_IF_DBG_HBW_BASE 0x1000007FFC152B00ull
#define DCORE0_RTR2_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_RTR2_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE0_RTR2_MSTR_IF_DBG_LBW_BASE 0x1000007FFC152B80ull
#define DCORE0_RTR2_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_RTR2_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE0_RTR2_MSTR_IF_CORE_HBW_BASE 0x1000007FFC152C00ull
#define DCORE0_RTR2_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE0_RTR2_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE0_RTR2_MSTR_IF_CORE_LBW_BASE 0x1000007FFC152D80ull
#define DCORE0_RTR2_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE0_RTR2_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE0_RTR2_MSTR_IF_SPECIAL_BASE 0x1000007FFC152E80ull
#define DCORE0_RTR2_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR2_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR2_ADD_DEC_HBW_BASE 0x1000007FFC153000ull
#define DCORE0_RTR2_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCORE0_RTR2_ADD_DEC_HBW_SECTION 0x4000

#define mmDCORE0_RTR2_ADD_DEC_LBW_BASE 0x1000007FFC153400ull
#define DCORE0_RTR2_ADD_DEC_LBW_MAX_OFFSET 0xA600
#define DCORE0_RTR2_ADD_DEC_LBW_SECTION 0xA800

#define mmDCORE0_RTR2_ADD_DEC_SPECIAL_BASE 0x1000007FFC153E80ull
#define DCORE0_RTR2_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR2_ADD_DEC_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR2_BASE 0x1000007FFC154000ull
#define DCORE0_RTR2_MAX_OFFSET 0x1000
#define DCORE0_RTR2_SECTION 0x3000

#define mmDCORE0_RTR2_HBW_RD_RQ_LL_STAT_BASE 0x1000007FFC154300ull
#define DCORE0_RTR2_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR2_HBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR2_HBW_RD_RS_LL_STAT_BASE 0x1000007FFC154340ull
#define DCORE0_RTR2_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR2_HBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR2_HBW_WR_RQ_LL_STAT_BASE 0x1000007FFC154380ull
#define DCORE0_RTR2_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR2_HBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR2_HBW_WR_RS_LL_STAT_BASE 0x1000007FFC1543C0ull
#define DCORE0_RTR2_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR2_HBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR2_LBW_RD_RQ_LL_STAT_BASE 0x1000007FFC154400ull
#define DCORE0_RTR2_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR2_LBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR2_LBW_RD_RS_LL_STAT_BASE 0x1000007FFC154440ull
#define DCORE0_RTR2_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR2_LBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR2_LBW_WR_RQ_LL_STAT_BASE 0x1000007FFC154480ull
#define DCORE0_RTR2_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR2_LBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR2_LBW_WR_RS_LL_STAT_BASE 0x1000007FFC1544C0ull
#define DCORE0_RTR2_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR2_LBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR2_HBW_MFIFO_BASE 0x1000007FFC154500ull
#define DCORE0_RTR2_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCORE0_RTR2_HBW_MFIFO_SECTION 0x4000

#define mmDCORE0_RTR2_E2E_RD_LL_STAT_BASE 0x1000007FFC154540ull
#define DCORE0_RTR2_E2E_RD_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR2_E2E_RD_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR2_E2E_WR_LL_STAT_BASE 0x1000007FFC154580ull
#define DCORE0_RTR2_E2E_WR_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR2_E2E_WR_LL_STAT_SECTION 0x8000

#define mmDCORE0_RTR2_RTR_HBW_XACT_STAT_BASE 0x1000007FFC154600ull
#define DCORE0_RTR2_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE0_RTR2_RTR_HBW_XACT_STAT_SECTION 0x8000

#define mmDCORE0_RTR2_RTR_LBW_XACT_STAT_BASE 0x1000007FFC154680ull
#define DCORE0_RTR2_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE0_RTR2_RTR_LBW_XACT_STAT_SECTION 0x8000

#define mmDCORE0_RTR2_RTR_E2E_XACT_STAT_BASE 0x1000007FFC154700ull
#define DCORE0_RTR2_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE0_RTR2_RTR_E2E_XACT_STAT_SECTION 0x7800

#define mmDCORE0_RTR2_SPECIAL_BASE 0x1000007FFC154E80ull
#define DCORE0_RTR2_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR2_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR2_DBG_ADDR_BASE 0x1000007FFC155000ull
#define DCORE0_RTR2_DBG_ADDR_MAX_OFFSET 0x1000
#define DCORE0_RTR2_DBG_ADDR_SECTION 0xE800

#define mmDCORE0_RTR2_DBG_ADDR_SPECIAL_BASE 0x1000007FFC155E80ull
#define DCORE0_RTR2_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR2_DBG_ADDR_SPECIAL_SECTION 0x2180

#define mmDCORE0_RTR3_CTRL_BASE 0x1000007FFC158000ull
#define DCORE0_RTR3_CTRL_MAX_OFFSET 0x1000
#define DCORE0_RTR3_CTRL_SECTION 0xE800

#define mmDCORE0_RTR3_CTRL_SPECIAL_BASE 0x1000007FFC158E80ull
#define DCORE0_RTR3_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR3_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR3_H3_BASE 0x1000007FFC159000ull
#define DCORE0_RTR3_H3_MAX_OFFSET 0x1000
#define DCORE0_RTR3_H3_SECTION 0xE800

#define mmDCORE0_RTR3_H3_SPECIAL_BASE 0x1000007FFC159E80ull
#define DCORE0_RTR3_H3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR3_H3_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR3_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC15A000ull
#define DCORE0_RTR3_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE0_RTR3_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE0_RTR3_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC15A200ull
#define DCORE0_RTR3_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE0_RTR3_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE0_RTR3_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC15A400ull
#define DCORE0_RTR3_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE0_RTR3_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE0_RTR3_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC15A600ull
#define DCORE0_RTR3_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE0_RTR3_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE0_RTR3_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC15A800ull
#define DCORE0_RTR3_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE0_RTR3_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE0_RTR3_MSTR_IF_AXUSER_BASE 0x1000007FFC15AA80ull
#define DCORE0_RTR3_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_RTR3_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE0_RTR3_MSTR_IF_DBG_HBW_BASE 0x1000007FFC15AB00ull
#define DCORE0_RTR3_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_RTR3_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE0_RTR3_MSTR_IF_DBG_LBW_BASE 0x1000007FFC15AB80ull
#define DCORE0_RTR3_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_RTR3_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE0_RTR3_MSTR_IF_CORE_HBW_BASE 0x1000007FFC15AC00ull
#define DCORE0_RTR3_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE0_RTR3_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE0_RTR3_MSTR_IF_CORE_LBW_BASE 0x1000007FFC15AD80ull
#define DCORE0_RTR3_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE0_RTR3_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE0_RTR3_MSTR_IF_SPECIAL_BASE 0x1000007FFC15AE80ull
#define DCORE0_RTR3_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR3_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR3_ADD_DEC_HBW_BASE 0x1000007FFC15B000ull
#define DCORE0_RTR3_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCORE0_RTR3_ADD_DEC_HBW_SECTION 0x4000

#define mmDCORE0_RTR3_ADD_DEC_LBW_BASE 0x1000007FFC15B400ull
#define DCORE0_RTR3_ADD_DEC_LBW_MAX_OFFSET 0xA600
#define DCORE0_RTR3_ADD_DEC_LBW_SECTION 0xA800

#define mmDCORE0_RTR3_ADD_DEC_SPECIAL_BASE 0x1000007FFC15BE80ull
#define DCORE0_RTR3_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR3_ADD_DEC_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR3_BASE 0x1000007FFC15C000ull
#define DCORE0_RTR3_MAX_OFFSET 0x1000
#define DCORE0_RTR3_SECTION 0x3000

#define mmDCORE0_RTR3_HBW_RD_RQ_LL_STAT_BASE 0x1000007FFC15C300ull
#define DCORE0_RTR3_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR3_HBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR3_HBW_RD_RS_LL_STAT_BASE 0x1000007FFC15C340ull
#define DCORE0_RTR3_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR3_HBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR3_HBW_WR_RQ_LL_STAT_BASE 0x1000007FFC15C380ull
#define DCORE0_RTR3_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR3_HBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR3_HBW_WR_RS_LL_STAT_BASE 0x1000007FFC15C3C0ull
#define DCORE0_RTR3_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR3_HBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR3_LBW_RD_RQ_LL_STAT_BASE 0x1000007FFC15C400ull
#define DCORE0_RTR3_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR3_LBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR3_LBW_RD_RS_LL_STAT_BASE 0x1000007FFC15C440ull
#define DCORE0_RTR3_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR3_LBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR3_LBW_WR_RQ_LL_STAT_BASE 0x1000007FFC15C480ull
#define DCORE0_RTR3_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR3_LBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR3_LBW_WR_RS_LL_STAT_BASE 0x1000007FFC15C4C0ull
#define DCORE0_RTR3_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR3_LBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR3_HBW_MFIFO_BASE 0x1000007FFC15C500ull
#define DCORE0_RTR3_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCORE0_RTR3_HBW_MFIFO_SECTION 0x4000

#define mmDCORE0_RTR3_E2E_RD_LL_STAT_BASE 0x1000007FFC15C540ull
#define DCORE0_RTR3_E2E_RD_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR3_E2E_RD_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR3_E2E_WR_LL_STAT_BASE 0x1000007FFC15C580ull
#define DCORE0_RTR3_E2E_WR_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR3_E2E_WR_LL_STAT_SECTION 0x8000

#define mmDCORE0_RTR3_RTR_HBW_XACT_STAT_BASE 0x1000007FFC15C600ull
#define DCORE0_RTR3_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE0_RTR3_RTR_HBW_XACT_STAT_SECTION 0x8000

#define mmDCORE0_RTR3_RTR_LBW_XACT_STAT_BASE 0x1000007FFC15C680ull
#define DCORE0_RTR3_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE0_RTR3_RTR_LBW_XACT_STAT_SECTION 0x8000

#define mmDCORE0_RTR3_RTR_E2E_XACT_STAT_BASE 0x1000007FFC15C700ull
#define DCORE0_RTR3_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE0_RTR3_RTR_E2E_XACT_STAT_SECTION 0x7800

#define mmDCORE0_RTR3_SPECIAL_BASE 0x1000007FFC15CE80ull
#define DCORE0_RTR3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR3_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR3_DBG_ADDR_BASE 0x1000007FFC15D000ull
#define DCORE0_RTR3_DBG_ADDR_MAX_OFFSET 0x1000
#define DCORE0_RTR3_DBG_ADDR_SECTION 0xE800

#define mmDCORE0_RTR3_DBG_ADDR_SPECIAL_BASE 0x1000007FFC15DE80ull
#define DCORE0_RTR3_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR3_DBG_ADDR_SPECIAL_SECTION 0x2180

#define mmDCORE0_RTR4_CTRL_BASE 0x1000007FFC160000ull
#define DCORE0_RTR4_CTRL_MAX_OFFSET 0x1000
#define DCORE0_RTR4_CTRL_SECTION 0xE800

#define mmDCORE0_RTR4_CTRL_SPECIAL_BASE 0x1000007FFC160E80ull
#define DCORE0_RTR4_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR4_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR4_H3_BASE 0x1000007FFC161000ull
#define DCORE0_RTR4_H3_MAX_OFFSET 0x1000
#define DCORE0_RTR4_H3_SECTION 0xE800

#define mmDCORE0_RTR4_H3_SPECIAL_BASE 0x1000007FFC161E80ull
#define DCORE0_RTR4_H3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR4_H3_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR4_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC162000ull
#define DCORE0_RTR4_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE0_RTR4_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE0_RTR4_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC162200ull
#define DCORE0_RTR4_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE0_RTR4_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE0_RTR4_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC162400ull
#define DCORE0_RTR4_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE0_RTR4_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE0_RTR4_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC162600ull
#define DCORE0_RTR4_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE0_RTR4_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE0_RTR4_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC162800ull
#define DCORE0_RTR4_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE0_RTR4_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE0_RTR4_MSTR_IF_AXUSER_BASE 0x1000007FFC162A80ull
#define DCORE0_RTR4_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_RTR4_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE0_RTR4_MSTR_IF_DBG_HBW_BASE 0x1000007FFC162B00ull
#define DCORE0_RTR4_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_RTR4_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE0_RTR4_MSTR_IF_DBG_LBW_BASE 0x1000007FFC162B80ull
#define DCORE0_RTR4_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_RTR4_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE0_RTR4_MSTR_IF_CORE_HBW_BASE 0x1000007FFC162C00ull
#define DCORE0_RTR4_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE0_RTR4_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE0_RTR4_MSTR_IF_CORE_LBW_BASE 0x1000007FFC162D80ull
#define DCORE0_RTR4_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE0_RTR4_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE0_RTR4_MSTR_IF_SPECIAL_BASE 0x1000007FFC162E80ull
#define DCORE0_RTR4_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR4_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR4_ADD_DEC_HBW_BASE 0x1000007FFC163000ull
#define DCORE0_RTR4_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCORE0_RTR4_ADD_DEC_HBW_SECTION 0x4000

#define mmDCORE0_RTR4_ADD_DEC_LBW_BASE 0x1000007FFC163400ull
#define DCORE0_RTR4_ADD_DEC_LBW_MAX_OFFSET 0xA600
#define DCORE0_RTR4_ADD_DEC_LBW_SECTION 0xA800

#define mmDCORE0_RTR4_ADD_DEC_SPECIAL_BASE 0x1000007FFC163E80ull
#define DCORE0_RTR4_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR4_ADD_DEC_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR4_BASE 0x1000007FFC164000ull
#define DCORE0_RTR4_MAX_OFFSET 0x1000
#define DCORE0_RTR4_SECTION 0x3000

#define mmDCORE0_RTR4_HBW_RD_RQ_LL_STAT_BASE 0x1000007FFC164300ull
#define DCORE0_RTR4_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR4_HBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR4_HBW_RD_RS_LL_STAT_BASE 0x1000007FFC164340ull
#define DCORE0_RTR4_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR4_HBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR4_HBW_WR_RQ_LL_STAT_BASE 0x1000007FFC164380ull
#define DCORE0_RTR4_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR4_HBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR4_HBW_WR_RS_LL_STAT_BASE 0x1000007FFC1643C0ull
#define DCORE0_RTR4_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR4_HBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR4_LBW_RD_RQ_LL_STAT_BASE 0x1000007FFC164400ull
#define DCORE0_RTR4_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR4_LBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR4_LBW_RD_RS_LL_STAT_BASE 0x1000007FFC164440ull
#define DCORE0_RTR4_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR4_LBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR4_LBW_WR_RQ_LL_STAT_BASE 0x1000007FFC164480ull
#define DCORE0_RTR4_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR4_LBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR4_LBW_WR_RS_LL_STAT_BASE 0x1000007FFC1644C0ull
#define DCORE0_RTR4_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR4_LBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR4_HBW_MFIFO_BASE 0x1000007FFC164500ull
#define DCORE0_RTR4_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCORE0_RTR4_HBW_MFIFO_SECTION 0x4000

#define mmDCORE0_RTR4_E2E_RD_LL_STAT_BASE 0x1000007FFC164540ull
#define DCORE0_RTR4_E2E_RD_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR4_E2E_RD_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR4_E2E_WR_LL_STAT_BASE 0x1000007FFC164580ull
#define DCORE0_RTR4_E2E_WR_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR4_E2E_WR_LL_STAT_SECTION 0x8000

#define mmDCORE0_RTR4_RTR_HBW_XACT_STAT_BASE 0x1000007FFC164600ull
#define DCORE0_RTR4_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE0_RTR4_RTR_HBW_XACT_STAT_SECTION 0x8000

#define mmDCORE0_RTR4_RTR_LBW_XACT_STAT_BASE 0x1000007FFC164680ull
#define DCORE0_RTR4_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE0_RTR4_RTR_LBW_XACT_STAT_SECTION 0x8000

#define mmDCORE0_RTR4_RTR_E2E_XACT_STAT_BASE 0x1000007FFC164700ull
#define DCORE0_RTR4_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE0_RTR4_RTR_E2E_XACT_STAT_SECTION 0x7800

#define mmDCORE0_RTR4_SPECIAL_BASE 0x1000007FFC164E80ull
#define DCORE0_RTR4_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR4_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR4_DBG_ADDR_BASE 0x1000007FFC165000ull
#define DCORE0_RTR4_DBG_ADDR_MAX_OFFSET 0x1000
#define DCORE0_RTR4_DBG_ADDR_SECTION 0xE800

#define mmDCORE0_RTR4_DBG_ADDR_SPECIAL_BASE 0x1000007FFC165E80ull
#define DCORE0_RTR4_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR4_DBG_ADDR_SPECIAL_SECTION 0x2180

#define mmDCORE0_RTR5_CTRL_BASE 0x1000007FFC168000ull
#define DCORE0_RTR5_CTRL_MAX_OFFSET 0x1000
#define DCORE0_RTR5_CTRL_SECTION 0xE800

#define mmDCORE0_RTR5_CTRL_SPECIAL_BASE 0x1000007FFC168E80ull
#define DCORE0_RTR5_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR5_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR5_H3_BASE 0x1000007FFC169000ull
#define DCORE0_RTR5_H3_MAX_OFFSET 0x1000
#define DCORE0_RTR5_H3_SECTION 0xE800

#define mmDCORE0_RTR5_H3_SPECIAL_BASE 0x1000007FFC169E80ull
#define DCORE0_RTR5_H3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR5_H3_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR5_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC16A000ull
#define DCORE0_RTR5_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE0_RTR5_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE0_RTR5_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC16A200ull
#define DCORE0_RTR5_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE0_RTR5_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE0_RTR5_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC16A400ull
#define DCORE0_RTR5_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE0_RTR5_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE0_RTR5_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC16A600ull
#define DCORE0_RTR5_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE0_RTR5_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE0_RTR5_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC16A800ull
#define DCORE0_RTR5_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE0_RTR5_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE0_RTR5_MSTR_IF_AXUSER_BASE 0x1000007FFC16AA80ull
#define DCORE0_RTR5_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_RTR5_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE0_RTR5_MSTR_IF_DBG_HBW_BASE 0x1000007FFC16AB00ull
#define DCORE0_RTR5_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_RTR5_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE0_RTR5_MSTR_IF_DBG_LBW_BASE 0x1000007FFC16AB80ull
#define DCORE0_RTR5_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_RTR5_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE0_RTR5_MSTR_IF_CORE_HBW_BASE 0x1000007FFC16AC00ull
#define DCORE0_RTR5_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE0_RTR5_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE0_RTR5_MSTR_IF_CORE_LBW_BASE 0x1000007FFC16AD80ull
#define DCORE0_RTR5_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE0_RTR5_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE0_RTR5_MSTR_IF_SPECIAL_BASE 0x1000007FFC16AE80ull
#define DCORE0_RTR5_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR5_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR5_ADD_DEC_HBW_BASE 0x1000007FFC16B000ull
#define DCORE0_RTR5_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCORE0_RTR5_ADD_DEC_HBW_SECTION 0x4000

#define mmDCORE0_RTR5_ADD_DEC_LBW_BASE 0x1000007FFC16B400ull
#define DCORE0_RTR5_ADD_DEC_LBW_MAX_OFFSET 0xA600
#define DCORE0_RTR5_ADD_DEC_LBW_SECTION 0xA800

#define mmDCORE0_RTR5_ADD_DEC_SPECIAL_BASE 0x1000007FFC16BE80ull
#define DCORE0_RTR5_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR5_ADD_DEC_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR5_BASE 0x1000007FFC16C000ull
#define DCORE0_RTR5_MAX_OFFSET 0x1000
#define DCORE0_RTR5_SECTION 0x3000

#define mmDCORE0_RTR5_HBW_RD_RQ_LL_STAT_BASE 0x1000007FFC16C300ull
#define DCORE0_RTR5_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR5_HBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR5_HBW_RD_RS_LL_STAT_BASE 0x1000007FFC16C340ull
#define DCORE0_RTR5_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR5_HBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR5_HBW_WR_RQ_LL_STAT_BASE 0x1000007FFC16C380ull
#define DCORE0_RTR5_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR5_HBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR5_HBW_WR_RS_LL_STAT_BASE 0x1000007FFC16C3C0ull
#define DCORE0_RTR5_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR5_HBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR5_LBW_RD_RQ_LL_STAT_BASE 0x1000007FFC16C400ull
#define DCORE0_RTR5_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR5_LBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR5_LBW_RD_RS_LL_STAT_BASE 0x1000007FFC16C440ull
#define DCORE0_RTR5_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR5_LBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR5_LBW_WR_RQ_LL_STAT_BASE 0x1000007FFC16C480ull
#define DCORE0_RTR5_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR5_LBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR5_LBW_WR_RS_LL_STAT_BASE 0x1000007FFC16C4C0ull
#define DCORE0_RTR5_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR5_LBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR5_HBW_MFIFO_BASE 0x1000007FFC16C500ull
#define DCORE0_RTR5_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCORE0_RTR5_HBW_MFIFO_SECTION 0x4000

#define mmDCORE0_RTR5_E2E_RD_LL_STAT_BASE 0x1000007FFC16C540ull
#define DCORE0_RTR5_E2E_RD_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR5_E2E_RD_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR5_E2E_WR_LL_STAT_BASE 0x1000007FFC16C580ull
#define DCORE0_RTR5_E2E_WR_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR5_E2E_WR_LL_STAT_SECTION 0x8000

#define mmDCORE0_RTR5_RTR_HBW_XACT_STAT_BASE 0x1000007FFC16C600ull
#define DCORE0_RTR5_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE0_RTR5_RTR_HBW_XACT_STAT_SECTION 0x8000

#define mmDCORE0_RTR5_RTR_LBW_XACT_STAT_BASE 0x1000007FFC16C680ull
#define DCORE0_RTR5_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE0_RTR5_RTR_LBW_XACT_STAT_SECTION 0x8000

#define mmDCORE0_RTR5_RTR_E2E_XACT_STAT_BASE 0x1000007FFC16C700ull
#define DCORE0_RTR5_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE0_RTR5_RTR_E2E_XACT_STAT_SECTION 0x7800

#define mmDCORE0_RTR5_SPECIAL_BASE 0x1000007FFC16CE80ull
#define DCORE0_RTR5_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR5_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR5_DBG_ADDR_BASE 0x1000007FFC16D000ull
#define DCORE0_RTR5_DBG_ADDR_MAX_OFFSET 0x1000
#define DCORE0_RTR5_DBG_ADDR_SECTION 0xE800

#define mmDCORE0_RTR5_DBG_ADDR_SPECIAL_BASE 0x1000007FFC16DE80ull
#define DCORE0_RTR5_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR5_DBG_ADDR_SPECIAL_SECTION 0x2180

#define mmDCORE0_RTR6_CTRL_BASE 0x1000007FFC170000ull
#define DCORE0_RTR6_CTRL_MAX_OFFSET 0x1000
#define DCORE0_RTR6_CTRL_SECTION 0xE800

#define mmDCORE0_RTR6_CTRL_SPECIAL_BASE 0x1000007FFC170E80ull
#define DCORE0_RTR6_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR6_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR6_H3_BASE 0x1000007FFC171000ull
#define DCORE0_RTR6_H3_MAX_OFFSET 0x1000
#define DCORE0_RTR6_H3_SECTION 0xE800

#define mmDCORE0_RTR6_H3_SPECIAL_BASE 0x1000007FFC171E80ull
#define DCORE0_RTR6_H3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR6_H3_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR6_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC172000ull
#define DCORE0_RTR6_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE0_RTR6_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE0_RTR6_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC172200ull
#define DCORE0_RTR6_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE0_RTR6_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE0_RTR6_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC172400ull
#define DCORE0_RTR6_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE0_RTR6_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE0_RTR6_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC172600ull
#define DCORE0_RTR6_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE0_RTR6_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE0_RTR6_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC172800ull
#define DCORE0_RTR6_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE0_RTR6_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE0_RTR6_MSTR_IF_AXUSER_BASE 0x1000007FFC172A80ull
#define DCORE0_RTR6_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_RTR6_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE0_RTR6_MSTR_IF_DBG_HBW_BASE 0x1000007FFC172B00ull
#define DCORE0_RTR6_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_RTR6_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE0_RTR6_MSTR_IF_DBG_LBW_BASE 0x1000007FFC172B80ull
#define DCORE0_RTR6_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_RTR6_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE0_RTR6_MSTR_IF_CORE_HBW_BASE 0x1000007FFC172C00ull
#define DCORE0_RTR6_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE0_RTR6_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE0_RTR6_MSTR_IF_CORE_LBW_BASE 0x1000007FFC172D80ull
#define DCORE0_RTR6_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE0_RTR6_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE0_RTR6_MSTR_IF_SPECIAL_BASE 0x1000007FFC172E80ull
#define DCORE0_RTR6_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR6_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR6_ADD_DEC_HBW_BASE 0x1000007FFC173000ull
#define DCORE0_RTR6_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCORE0_RTR6_ADD_DEC_HBW_SECTION 0x4000

#define mmDCORE0_RTR6_ADD_DEC_LBW_BASE 0x1000007FFC173400ull
#define DCORE0_RTR6_ADD_DEC_LBW_MAX_OFFSET 0xA600
#define DCORE0_RTR6_ADD_DEC_LBW_SECTION 0xA800

#define mmDCORE0_RTR6_ADD_DEC_SPECIAL_BASE 0x1000007FFC173E80ull
#define DCORE0_RTR6_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR6_ADD_DEC_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR6_BASE 0x1000007FFC174000ull
#define DCORE0_RTR6_MAX_OFFSET 0x1000
#define DCORE0_RTR6_SECTION 0x3000

#define mmDCORE0_RTR6_HBW_RD_RQ_LL_STAT_BASE 0x1000007FFC174300ull
#define DCORE0_RTR6_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR6_HBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR6_HBW_RD_RS_LL_STAT_BASE 0x1000007FFC174340ull
#define DCORE0_RTR6_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR6_HBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR6_HBW_WR_RQ_LL_STAT_BASE 0x1000007FFC174380ull
#define DCORE0_RTR6_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR6_HBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR6_HBW_WR_RS_LL_STAT_BASE 0x1000007FFC1743C0ull
#define DCORE0_RTR6_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR6_HBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR6_LBW_RD_RQ_LL_STAT_BASE 0x1000007FFC174400ull
#define DCORE0_RTR6_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR6_LBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR6_LBW_RD_RS_LL_STAT_BASE 0x1000007FFC174440ull
#define DCORE0_RTR6_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR6_LBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR6_LBW_WR_RQ_LL_STAT_BASE 0x1000007FFC174480ull
#define DCORE0_RTR6_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR6_LBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR6_LBW_WR_RS_LL_STAT_BASE 0x1000007FFC1744C0ull
#define DCORE0_RTR6_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR6_LBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR6_HBW_MFIFO_BASE 0x1000007FFC174500ull
#define DCORE0_RTR6_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCORE0_RTR6_HBW_MFIFO_SECTION 0x4000

#define mmDCORE0_RTR6_E2E_RD_LL_STAT_BASE 0x1000007FFC174540ull
#define DCORE0_RTR6_E2E_RD_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR6_E2E_RD_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR6_E2E_WR_LL_STAT_BASE 0x1000007FFC174580ull
#define DCORE0_RTR6_E2E_WR_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR6_E2E_WR_LL_STAT_SECTION 0x8000

#define mmDCORE0_RTR6_RTR_HBW_XACT_STAT_BASE 0x1000007FFC174600ull
#define DCORE0_RTR6_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE0_RTR6_RTR_HBW_XACT_STAT_SECTION 0x8000

#define mmDCORE0_RTR6_RTR_LBW_XACT_STAT_BASE 0x1000007FFC174680ull
#define DCORE0_RTR6_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE0_RTR6_RTR_LBW_XACT_STAT_SECTION 0x8000

#define mmDCORE0_RTR6_RTR_E2E_XACT_STAT_BASE 0x1000007FFC174700ull
#define DCORE0_RTR6_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE0_RTR6_RTR_E2E_XACT_STAT_SECTION 0x7800

#define mmDCORE0_RTR6_SPECIAL_BASE 0x1000007FFC174E80ull
#define DCORE0_RTR6_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR6_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR6_DBG_ADDR_BASE 0x1000007FFC175000ull
#define DCORE0_RTR6_DBG_ADDR_MAX_OFFSET 0x1000
#define DCORE0_RTR6_DBG_ADDR_SECTION 0xE800

#define mmDCORE0_RTR6_DBG_ADDR_SPECIAL_BASE 0x1000007FFC175E80ull
#define DCORE0_RTR6_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR6_DBG_ADDR_SPECIAL_SECTION 0x2180

#define mmDCORE0_RTR7_CTRL_BASE 0x1000007FFC178000ull
#define DCORE0_RTR7_CTRL_MAX_OFFSET 0x1000
#define DCORE0_RTR7_CTRL_SECTION 0xE800

#define mmDCORE0_RTR7_CTRL_SPECIAL_BASE 0x1000007FFC178E80ull
#define DCORE0_RTR7_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR7_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR7_H3_BASE 0x1000007FFC179000ull
#define DCORE0_RTR7_H3_MAX_OFFSET 0x1000
#define DCORE0_RTR7_H3_SECTION 0xE800

#define mmDCORE0_RTR7_H3_SPECIAL_BASE 0x1000007FFC179E80ull
#define DCORE0_RTR7_H3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR7_H3_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR7_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC17A000ull
#define DCORE0_RTR7_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE0_RTR7_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE0_RTR7_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC17A200ull
#define DCORE0_RTR7_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE0_RTR7_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE0_RTR7_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC17A400ull
#define DCORE0_RTR7_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE0_RTR7_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE0_RTR7_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC17A600ull
#define DCORE0_RTR7_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE0_RTR7_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE0_RTR7_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC17A800ull
#define DCORE0_RTR7_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE0_RTR7_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE0_RTR7_MSTR_IF_AXUSER_BASE 0x1000007FFC17AA80ull
#define DCORE0_RTR7_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_RTR7_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE0_RTR7_MSTR_IF_DBG_HBW_BASE 0x1000007FFC17AB00ull
#define DCORE0_RTR7_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_RTR7_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE0_RTR7_MSTR_IF_DBG_LBW_BASE 0x1000007FFC17AB80ull
#define DCORE0_RTR7_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_RTR7_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE0_RTR7_MSTR_IF_CORE_HBW_BASE 0x1000007FFC17AC00ull
#define DCORE0_RTR7_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE0_RTR7_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE0_RTR7_MSTR_IF_CORE_LBW_BASE 0x1000007FFC17AD80ull
#define DCORE0_RTR7_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE0_RTR7_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE0_RTR7_MSTR_IF_SPECIAL_BASE 0x1000007FFC17AE80ull
#define DCORE0_RTR7_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR7_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR7_ADD_DEC_HBW_BASE 0x1000007FFC17B000ull
#define DCORE0_RTR7_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCORE0_RTR7_ADD_DEC_HBW_SECTION 0x4000

#define mmDCORE0_RTR7_ADD_DEC_LBW_BASE 0x1000007FFC17B400ull
#define DCORE0_RTR7_ADD_DEC_LBW_MAX_OFFSET 0xA600
#define DCORE0_RTR7_ADD_DEC_LBW_SECTION 0xA800

#define mmDCORE0_RTR7_ADD_DEC_SPECIAL_BASE 0x1000007FFC17BE80ull
#define DCORE0_RTR7_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR7_ADD_DEC_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR7_BASE 0x1000007FFC17C000ull
#define DCORE0_RTR7_MAX_OFFSET 0x1000
#define DCORE0_RTR7_SECTION 0x3000

#define mmDCORE0_RTR7_HBW_RD_RQ_LL_STAT_BASE 0x1000007FFC17C300ull
#define DCORE0_RTR7_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR7_HBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR7_HBW_RD_RS_LL_STAT_BASE 0x1000007FFC17C340ull
#define DCORE0_RTR7_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR7_HBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR7_HBW_WR_RQ_LL_STAT_BASE 0x1000007FFC17C380ull
#define DCORE0_RTR7_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR7_HBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR7_HBW_WR_RS_LL_STAT_BASE 0x1000007FFC17C3C0ull
#define DCORE0_RTR7_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR7_HBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR7_LBW_RD_RQ_LL_STAT_BASE 0x1000007FFC17C400ull
#define DCORE0_RTR7_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR7_LBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR7_LBW_RD_RS_LL_STAT_BASE 0x1000007FFC17C440ull
#define DCORE0_RTR7_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR7_LBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR7_LBW_WR_RQ_LL_STAT_BASE 0x1000007FFC17C480ull
#define DCORE0_RTR7_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR7_LBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR7_LBW_WR_RS_LL_STAT_BASE 0x1000007FFC17C4C0ull
#define DCORE0_RTR7_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR7_LBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR7_HBW_MFIFO_BASE 0x1000007FFC17C500ull
#define DCORE0_RTR7_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCORE0_RTR7_HBW_MFIFO_SECTION 0x4000

#define mmDCORE0_RTR7_E2E_RD_LL_STAT_BASE 0x1000007FFC17C540ull
#define DCORE0_RTR7_E2E_RD_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR7_E2E_RD_LL_STAT_SECTION 0x4000

#define mmDCORE0_RTR7_E2E_WR_LL_STAT_BASE 0x1000007FFC17C580ull
#define DCORE0_RTR7_E2E_WR_LL_STAT_MAX_OFFSET 0x3000
#define DCORE0_RTR7_E2E_WR_LL_STAT_SECTION 0x8000

#define mmDCORE0_RTR7_RTR_HBW_XACT_STAT_BASE 0x1000007FFC17C600ull
#define DCORE0_RTR7_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE0_RTR7_RTR_HBW_XACT_STAT_SECTION 0x8000

#define mmDCORE0_RTR7_RTR_LBW_XACT_STAT_BASE 0x1000007FFC17C680ull
#define DCORE0_RTR7_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE0_RTR7_RTR_LBW_XACT_STAT_SECTION 0x8000

#define mmDCORE0_RTR7_RTR_E2E_XACT_STAT_BASE 0x1000007FFC17C700ull
#define DCORE0_RTR7_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE0_RTR7_RTR_E2E_XACT_STAT_SECTION 0x7800

#define mmDCORE0_RTR7_SPECIAL_BASE 0x1000007FFC17CE80ull
#define DCORE0_RTR7_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR7_SPECIAL_SECTION 0x1800

#define mmDCORE0_RTR7_DBG_ADDR_BASE 0x1000007FFC17D000ull
#define DCORE0_RTR7_DBG_ADDR_MAX_OFFSET 0x1000
#define DCORE0_RTR7_DBG_ADDR_SECTION 0xE800

#define mmDCORE0_RTR7_DBG_ADDR_SPECIAL_BASE 0x1000007FFC17DE80ull
#define DCORE0_RTR7_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_RTR7_DBG_ADDR_SPECIAL_SECTION 0x2180

#define mmDCORE0_SRAM0_BANK_BASE 0x1000007FFC180000ull
#define DCORE0_SRAM0_BANK_MAX_OFFSET 0x1000
#define DCORE0_SRAM0_BANK_SECTION 0xE800

#define mmDCORE0_SRAM0_BANK_SPECIAL_BASE 0x1000007FFC180E80ull
#define DCORE0_SRAM0_BANK_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_SRAM0_BANK_SPECIAL_SECTION 0x1800

#define mmDCORE0_SRAM0_RTR_BASE 0x1000007FFC181000ull
#define DCORE0_SRAM0_RTR_MAX_OFFSET 0x1000
#define DCORE0_SRAM0_RTR_SECTION 0xE800

#define mmDCORE0_SRAM0_RTR_SPECIAL_BASE 0x1000007FFC181E80ull
#define DCORE0_SRAM0_RTR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_SRAM0_RTR_SPECIAL_SECTION 0x1800

#define mmDCORE0_SRAM0_DBG_CNT_N_HBW_DBG_CNT_BASE 0x1000007FFC182000ull
#define DCORE0_SRAM0_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM0_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM0_DBG_CNT_S_HBW_DBG_CNT_BASE 0x1000007FFC182100ull
#define DCORE0_SRAM0_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM0_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM0_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x1000007FFC182200ull
#define DCORE0_SRAM0_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM0_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM0_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x1000007FFC182300ull
#define DCORE0_SRAM0_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM0_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM0_DBG_CNT_N_LBW_DBG_CNT_BASE 0x1000007FFC182400ull
#define DCORE0_SRAM0_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM0_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM0_DBG_CNT_S_LBW_DBG_CNT_BASE 0x1000007FFC182500ull
#define DCORE0_SRAM0_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM0_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM0_DBG_CNT_L_LBW_DBG_CNT_BASE 0x1000007FFC182600ull
#define DCORE0_SRAM0_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM0_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM0_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC182700ull
#define DCORE0_SRAM0_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM0_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM0_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC182780ull
#define DCORE0_SRAM0_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM0_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM0_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC182800ull
#define DCORE0_SRAM0_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM0_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM0_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC182880ull
#define DCORE0_SRAM0_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM0_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM0_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC182900ull
#define DCORE0_SRAM0_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM0_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM0_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC182980ull
#define DCORE0_SRAM0_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM0_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM0_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC182A00ull
#define DCORE0_SRAM0_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM0_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM0_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC182A80ull
#define DCORE0_SRAM0_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM0_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000

#define mmDCORE0_SRAM0_DBG_CNT_SPECIAL_BASE 0x1000007FFC182E80ull
#define DCORE0_SRAM0_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_SRAM0_DBG_CNT_SPECIAL_SECTION 0x5180

#define mmDCORE0_SRAM1_BANK_BASE 0x1000007FFC188000ull
#define DCORE0_SRAM1_BANK_MAX_OFFSET 0x1000
#define DCORE0_SRAM1_BANK_SECTION 0xE800

#define mmDCORE0_SRAM1_BANK_SPECIAL_BASE 0x1000007FFC188E80ull
#define DCORE0_SRAM1_BANK_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_SRAM1_BANK_SPECIAL_SECTION 0x1800

#define mmDCORE0_SRAM1_RTR_BASE 0x1000007FFC189000ull
#define DCORE0_SRAM1_RTR_MAX_OFFSET 0x1000
#define DCORE0_SRAM1_RTR_SECTION 0xE800

#define mmDCORE0_SRAM1_RTR_SPECIAL_BASE 0x1000007FFC189E80ull
#define DCORE0_SRAM1_RTR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_SRAM1_RTR_SPECIAL_SECTION 0x1800

#define mmDCORE0_SRAM1_DBG_CNT_N_HBW_DBG_CNT_BASE 0x1000007FFC18A000ull
#define DCORE0_SRAM1_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM1_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM1_DBG_CNT_S_HBW_DBG_CNT_BASE 0x1000007FFC18A100ull
#define DCORE0_SRAM1_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM1_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM1_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x1000007FFC18A200ull
#define DCORE0_SRAM1_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM1_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM1_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x1000007FFC18A300ull
#define DCORE0_SRAM1_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM1_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM1_DBG_CNT_N_LBW_DBG_CNT_BASE 0x1000007FFC18A400ull
#define DCORE0_SRAM1_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM1_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM1_DBG_CNT_S_LBW_DBG_CNT_BASE 0x1000007FFC18A500ull
#define DCORE0_SRAM1_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM1_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM1_DBG_CNT_L_LBW_DBG_CNT_BASE 0x1000007FFC18A600ull
#define DCORE0_SRAM1_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM1_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM1_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC18A700ull
#define DCORE0_SRAM1_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM1_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM1_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC18A780ull
#define DCORE0_SRAM1_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM1_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM1_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC18A800ull
#define DCORE0_SRAM1_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM1_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM1_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC18A880ull
#define DCORE0_SRAM1_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM1_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM1_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC18A900ull
#define DCORE0_SRAM1_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM1_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM1_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC18A980ull
#define DCORE0_SRAM1_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM1_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM1_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC18AA00ull
#define DCORE0_SRAM1_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM1_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM1_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC18AA80ull
#define DCORE0_SRAM1_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM1_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000

#define mmDCORE0_SRAM1_DBG_CNT_SPECIAL_BASE 0x1000007FFC18AE80ull
#define DCORE0_SRAM1_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_SRAM1_DBG_CNT_SPECIAL_SECTION 0x5180

#define mmDCORE0_SRAM2_BANK_BASE 0x1000007FFC190000ull
#define DCORE0_SRAM2_BANK_MAX_OFFSET 0x1000
#define DCORE0_SRAM2_BANK_SECTION 0xE800

#define mmDCORE0_SRAM2_BANK_SPECIAL_BASE 0x1000007FFC190E80ull
#define DCORE0_SRAM2_BANK_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_SRAM2_BANK_SPECIAL_SECTION 0x1800

#define mmDCORE0_SRAM2_RTR_BASE 0x1000007FFC191000ull
#define DCORE0_SRAM2_RTR_MAX_OFFSET 0x1000
#define DCORE0_SRAM2_RTR_SECTION 0xE800

#define mmDCORE0_SRAM2_RTR_SPECIAL_BASE 0x1000007FFC191E80ull
#define DCORE0_SRAM2_RTR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_SRAM2_RTR_SPECIAL_SECTION 0x1800

#define mmDCORE0_SRAM2_DBG_CNT_N_HBW_DBG_CNT_BASE 0x1000007FFC192000ull
#define DCORE0_SRAM2_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM2_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM2_DBG_CNT_S_HBW_DBG_CNT_BASE 0x1000007FFC192100ull
#define DCORE0_SRAM2_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM2_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM2_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x1000007FFC192200ull
#define DCORE0_SRAM2_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM2_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM2_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x1000007FFC192300ull
#define DCORE0_SRAM2_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM2_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM2_DBG_CNT_N_LBW_DBG_CNT_BASE 0x1000007FFC192400ull
#define DCORE0_SRAM2_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM2_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM2_DBG_CNT_S_LBW_DBG_CNT_BASE 0x1000007FFC192500ull
#define DCORE0_SRAM2_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM2_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM2_DBG_CNT_L_LBW_DBG_CNT_BASE 0x1000007FFC192600ull
#define DCORE0_SRAM2_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM2_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM2_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC192700ull
#define DCORE0_SRAM2_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM2_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM2_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC192780ull
#define DCORE0_SRAM2_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM2_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM2_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC192800ull
#define DCORE0_SRAM2_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM2_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM2_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC192880ull
#define DCORE0_SRAM2_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM2_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM2_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC192900ull
#define DCORE0_SRAM2_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM2_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM2_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC192980ull
#define DCORE0_SRAM2_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM2_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM2_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC192A00ull
#define DCORE0_SRAM2_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM2_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM2_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC192A80ull
#define DCORE0_SRAM2_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM2_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000

#define mmDCORE0_SRAM2_DBG_CNT_SPECIAL_BASE 0x1000007FFC192E80ull
#define DCORE0_SRAM2_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_SRAM2_DBG_CNT_SPECIAL_SECTION 0x5180

#define mmDCORE0_SRAM3_BANK_BASE 0x1000007FFC198000ull
#define DCORE0_SRAM3_BANK_MAX_OFFSET 0x1000
#define DCORE0_SRAM3_BANK_SECTION 0xE800

#define mmDCORE0_SRAM3_BANK_SPECIAL_BASE 0x1000007FFC198E80ull
#define DCORE0_SRAM3_BANK_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_SRAM3_BANK_SPECIAL_SECTION 0x1800

#define mmDCORE0_SRAM3_RTR_BASE 0x1000007FFC199000ull
#define DCORE0_SRAM3_RTR_MAX_OFFSET 0x1000
#define DCORE0_SRAM3_RTR_SECTION 0xE800

#define mmDCORE0_SRAM3_RTR_SPECIAL_BASE 0x1000007FFC199E80ull
#define DCORE0_SRAM3_RTR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_SRAM3_RTR_SPECIAL_SECTION 0x1800

#define mmDCORE0_SRAM3_DBG_CNT_N_HBW_DBG_CNT_BASE 0x1000007FFC19A000ull
#define DCORE0_SRAM3_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM3_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM3_DBG_CNT_S_HBW_DBG_CNT_BASE 0x1000007FFC19A100ull
#define DCORE0_SRAM3_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM3_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM3_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x1000007FFC19A200ull
#define DCORE0_SRAM3_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM3_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM3_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x1000007FFC19A300ull
#define DCORE0_SRAM3_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM3_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM3_DBG_CNT_N_LBW_DBG_CNT_BASE 0x1000007FFC19A400ull
#define DCORE0_SRAM3_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM3_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM3_DBG_CNT_S_LBW_DBG_CNT_BASE 0x1000007FFC19A500ull
#define DCORE0_SRAM3_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM3_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM3_DBG_CNT_L_LBW_DBG_CNT_BASE 0x1000007FFC19A600ull
#define DCORE0_SRAM3_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM3_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM3_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC19A700ull
#define DCORE0_SRAM3_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM3_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM3_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC19A780ull
#define DCORE0_SRAM3_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM3_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM3_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC19A800ull
#define DCORE0_SRAM3_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM3_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM3_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC19A880ull
#define DCORE0_SRAM3_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM3_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM3_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC19A900ull
#define DCORE0_SRAM3_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM3_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM3_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC19A980ull
#define DCORE0_SRAM3_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM3_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM3_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC19AA00ull
#define DCORE0_SRAM3_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM3_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM3_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC19AA80ull
#define DCORE0_SRAM3_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM3_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000

#define mmDCORE0_SRAM3_DBG_CNT_SPECIAL_BASE 0x1000007FFC19AE80ull
#define DCORE0_SRAM3_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_SRAM3_DBG_CNT_SPECIAL_SECTION 0x5180

#define mmDCORE0_SRAM4_BANK_BASE 0x1000007FFC1A0000ull
#define DCORE0_SRAM4_BANK_MAX_OFFSET 0x1000
#define DCORE0_SRAM4_BANK_SECTION 0xE800

#define mmDCORE0_SRAM4_BANK_SPECIAL_BASE 0x1000007FFC1A0E80ull
#define DCORE0_SRAM4_BANK_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_SRAM4_BANK_SPECIAL_SECTION 0x1800

#define mmDCORE0_SRAM4_RTR_BASE 0x1000007FFC1A1000ull
#define DCORE0_SRAM4_RTR_MAX_OFFSET 0x1000
#define DCORE0_SRAM4_RTR_SECTION 0xE800

#define mmDCORE0_SRAM4_RTR_SPECIAL_BASE 0x1000007FFC1A1E80ull
#define DCORE0_SRAM4_RTR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_SRAM4_RTR_SPECIAL_SECTION 0x1800

#define mmDCORE0_SRAM4_DBG_CNT_N_HBW_DBG_CNT_BASE 0x1000007FFC1A2000ull
#define DCORE0_SRAM4_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM4_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM4_DBG_CNT_S_HBW_DBG_CNT_BASE 0x1000007FFC1A2100ull
#define DCORE0_SRAM4_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM4_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM4_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x1000007FFC1A2200ull
#define DCORE0_SRAM4_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM4_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM4_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x1000007FFC1A2300ull
#define DCORE0_SRAM4_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM4_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM4_DBG_CNT_N_LBW_DBG_CNT_BASE 0x1000007FFC1A2400ull
#define DCORE0_SRAM4_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM4_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM4_DBG_CNT_S_LBW_DBG_CNT_BASE 0x1000007FFC1A2500ull
#define DCORE0_SRAM4_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM4_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM4_DBG_CNT_L_LBW_DBG_CNT_BASE 0x1000007FFC1A2600ull
#define DCORE0_SRAM4_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM4_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM4_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC1A2700ull
#define DCORE0_SRAM4_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM4_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM4_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC1A2780ull
#define DCORE0_SRAM4_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM4_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM4_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC1A2800ull
#define DCORE0_SRAM4_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM4_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM4_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC1A2880ull
#define DCORE0_SRAM4_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM4_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM4_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC1A2900ull
#define DCORE0_SRAM4_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM4_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM4_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC1A2980ull
#define DCORE0_SRAM4_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM4_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM4_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC1A2A00ull
#define DCORE0_SRAM4_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM4_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM4_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC1A2A80ull
#define DCORE0_SRAM4_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM4_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000

#define mmDCORE0_SRAM4_DBG_CNT_SPECIAL_BASE 0x1000007FFC1A2E80ull
#define DCORE0_SRAM4_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_SRAM4_DBG_CNT_SPECIAL_SECTION 0x5180

#define mmDCORE0_SRAM5_BANK_BASE 0x1000007FFC1A8000ull
#define DCORE0_SRAM5_BANK_MAX_OFFSET 0x1000
#define DCORE0_SRAM5_BANK_SECTION 0xE800

#define mmDCORE0_SRAM5_BANK_SPECIAL_BASE 0x1000007FFC1A8E80ull
#define DCORE0_SRAM5_BANK_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_SRAM5_BANK_SPECIAL_SECTION 0x1800

#define mmDCORE0_SRAM5_RTR_BASE 0x1000007FFC1A9000ull
#define DCORE0_SRAM5_RTR_MAX_OFFSET 0x1000
#define DCORE0_SRAM5_RTR_SECTION 0xE800

#define mmDCORE0_SRAM5_RTR_SPECIAL_BASE 0x1000007FFC1A9E80ull
#define DCORE0_SRAM5_RTR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_SRAM5_RTR_SPECIAL_SECTION 0x1800

#define mmDCORE0_SRAM5_DBG_CNT_N_HBW_DBG_CNT_BASE 0x1000007FFC1AA000ull
#define DCORE0_SRAM5_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM5_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM5_DBG_CNT_S_HBW_DBG_CNT_BASE 0x1000007FFC1AA100ull
#define DCORE0_SRAM5_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM5_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM5_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x1000007FFC1AA200ull
#define DCORE0_SRAM5_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM5_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM5_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x1000007FFC1AA300ull
#define DCORE0_SRAM5_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM5_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM5_DBG_CNT_N_LBW_DBG_CNT_BASE 0x1000007FFC1AA400ull
#define DCORE0_SRAM5_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM5_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM5_DBG_CNT_S_LBW_DBG_CNT_BASE 0x1000007FFC1AA500ull
#define DCORE0_SRAM5_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM5_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM5_DBG_CNT_L_LBW_DBG_CNT_BASE 0x1000007FFC1AA600ull
#define DCORE0_SRAM5_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM5_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM5_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC1AA700ull
#define DCORE0_SRAM5_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM5_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM5_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC1AA780ull
#define DCORE0_SRAM5_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM5_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM5_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC1AA800ull
#define DCORE0_SRAM5_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM5_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM5_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC1AA880ull
#define DCORE0_SRAM5_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM5_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM5_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC1AA900ull
#define DCORE0_SRAM5_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM5_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM5_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC1AA980ull
#define DCORE0_SRAM5_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM5_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM5_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC1AAA00ull
#define DCORE0_SRAM5_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM5_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM5_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC1AAA80ull
#define DCORE0_SRAM5_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM5_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000

#define mmDCORE0_SRAM5_DBG_CNT_SPECIAL_BASE 0x1000007FFC1AAE80ull
#define DCORE0_SRAM5_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_SRAM5_DBG_CNT_SPECIAL_SECTION 0x5180

#define mmDCORE0_SRAM6_BANK_BASE 0x1000007FFC1B0000ull
#define DCORE0_SRAM6_BANK_MAX_OFFSET 0x1000
#define DCORE0_SRAM6_BANK_SECTION 0xE800

#define mmDCORE0_SRAM6_BANK_SPECIAL_BASE 0x1000007FFC1B0E80ull
#define DCORE0_SRAM6_BANK_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_SRAM6_BANK_SPECIAL_SECTION 0x1800

#define mmDCORE0_SRAM6_RTR_BASE 0x1000007FFC1B1000ull
#define DCORE0_SRAM6_RTR_MAX_OFFSET 0x1000
#define DCORE0_SRAM6_RTR_SECTION 0xE800

#define mmDCORE0_SRAM6_RTR_SPECIAL_BASE 0x1000007FFC1B1E80ull
#define DCORE0_SRAM6_RTR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_SRAM6_RTR_SPECIAL_SECTION 0x1800

#define mmDCORE0_SRAM6_DBG_CNT_N_HBW_DBG_CNT_BASE 0x1000007FFC1B2000ull
#define DCORE0_SRAM6_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM6_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM6_DBG_CNT_S_HBW_DBG_CNT_BASE 0x1000007FFC1B2100ull
#define DCORE0_SRAM6_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM6_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM6_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x1000007FFC1B2200ull
#define DCORE0_SRAM6_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM6_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM6_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x1000007FFC1B2300ull
#define DCORE0_SRAM6_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM6_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM6_DBG_CNT_N_LBW_DBG_CNT_BASE 0x1000007FFC1B2400ull
#define DCORE0_SRAM6_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM6_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM6_DBG_CNT_S_LBW_DBG_CNT_BASE 0x1000007FFC1B2500ull
#define DCORE0_SRAM6_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM6_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM6_DBG_CNT_L_LBW_DBG_CNT_BASE 0x1000007FFC1B2600ull
#define DCORE0_SRAM6_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM6_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM6_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC1B2700ull
#define DCORE0_SRAM6_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM6_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM6_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC1B2780ull
#define DCORE0_SRAM6_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM6_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM6_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC1B2800ull
#define DCORE0_SRAM6_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM6_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM6_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC1B2880ull
#define DCORE0_SRAM6_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM6_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM6_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC1B2900ull
#define DCORE0_SRAM6_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM6_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM6_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC1B2980ull
#define DCORE0_SRAM6_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM6_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM6_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC1B2A00ull
#define DCORE0_SRAM6_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM6_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM6_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC1B2A80ull
#define DCORE0_SRAM6_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM6_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000

#define mmDCORE0_SRAM6_DBG_CNT_SPECIAL_BASE 0x1000007FFC1B2E80ull
#define DCORE0_SRAM6_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_SRAM6_DBG_CNT_SPECIAL_SECTION 0x5180

#define mmDCORE0_SRAM7_BANK_BASE 0x1000007FFC1B8000ull
#define DCORE0_SRAM7_BANK_MAX_OFFSET 0x1000
#define DCORE0_SRAM7_BANK_SECTION 0xE800

#define mmDCORE0_SRAM7_BANK_SPECIAL_BASE 0x1000007FFC1B8E80ull
#define DCORE0_SRAM7_BANK_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_SRAM7_BANK_SPECIAL_SECTION 0x1800

#define mmDCORE0_SRAM7_RTR_BASE 0x1000007FFC1B9000ull
#define DCORE0_SRAM7_RTR_MAX_OFFSET 0x1000
#define DCORE0_SRAM7_RTR_SECTION 0xE800

#define mmDCORE0_SRAM7_RTR_SPECIAL_BASE 0x1000007FFC1B9E80ull
#define DCORE0_SRAM7_RTR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_SRAM7_RTR_SPECIAL_SECTION 0x1800

#define mmDCORE0_SRAM7_DBG_CNT_N_HBW_DBG_CNT_BASE 0x1000007FFC1BA000ull
#define DCORE0_SRAM7_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM7_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM7_DBG_CNT_S_HBW_DBG_CNT_BASE 0x1000007FFC1BA100ull
#define DCORE0_SRAM7_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM7_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM7_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x1000007FFC1BA200ull
#define DCORE0_SRAM7_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM7_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM7_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x1000007FFC1BA300ull
#define DCORE0_SRAM7_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM7_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM7_DBG_CNT_N_LBW_DBG_CNT_BASE 0x1000007FFC1BA400ull
#define DCORE0_SRAM7_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM7_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM7_DBG_CNT_S_LBW_DBG_CNT_BASE 0x1000007FFC1BA500ull
#define DCORE0_SRAM7_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM7_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM7_DBG_CNT_L_LBW_DBG_CNT_BASE 0x1000007FFC1BA600ull
#define DCORE0_SRAM7_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE0_SRAM7_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE0_SRAM7_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC1BA700ull
#define DCORE0_SRAM7_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM7_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM7_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC1BA780ull
#define DCORE0_SRAM7_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM7_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM7_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC1BA800ull
#define DCORE0_SRAM7_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM7_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM7_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC1BA880ull
#define DCORE0_SRAM7_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM7_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM7_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC1BA900ull
#define DCORE0_SRAM7_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM7_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM7_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC1BA980ull
#define DCORE0_SRAM7_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM7_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM7_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC1BAA00ull
#define DCORE0_SRAM7_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM7_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE0_SRAM7_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC1BAA80ull
#define DCORE0_SRAM7_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE0_SRAM7_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000

#define mmDCORE0_SRAM7_DBG_CNT_SPECIAL_BASE 0x1000007FFC1BAE80ull
#define DCORE0_SRAM7_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_SRAM7_DBG_CNT_SPECIAL_SECTION 0x5180

#define mmDCORE0_EDMA0_QM_DCCM_BASE 0x1000007FFC1C0000ull
#define DCORE0_EDMA0_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE0_EDMA0_QM_DCCM_SECTION 0x8000

#define mmDCORE0_EDMA0_QM_ARC_AUX_BASE 0x1000007FFC1C8000ull
#define DCORE0_EDMA0_QM_ARC_AUX_MAX_OFFSET 0x1000
#define DCORE0_EDMA0_QM_ARC_AUX_SECTION 0xE800

#define mmDCORE0_EDMA0_QM_ARC_AUX_SPECIAL_BASE 0x1000007FFC1C8E80ull
#define DCORE0_EDMA0_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_EDMA0_QM_ARC_AUX_SPECIAL_SECTION 0x1180

#define mmDCORE0_EDMA0_QM_BASE 0x1000007FFC1CA000ull
#define DCORE0_EDMA0_QM_MAX_OFFSET 0x1000
#define DCORE0_EDMA0_QM_SECTION 0x9000

#define mmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFC1CA900ull
#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFC1CA908ull
#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFC1CA910ull
#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFC1CA918ull
#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFC1CA920ull
#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFC1CA928ull
#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFC1CA930ull
#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFC1CA938ull
#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFC1CA940ull
#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFC1CA948ull
#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFC1CA950ull
#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFC1CA958ull
#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFC1CA960ull
#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFC1CA968ull
#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFC1CA970ull
#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFC1CA978ull
#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE0_EDMA0_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE0_EDMA0_QM_AXUSER_SECURED_BASE 0x1000007FFC1CAB00ull
#define DCORE0_EDMA0_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE0_EDMA0_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE0_EDMA0_QM_AXUSER_NONSECURED_BASE 0x1000007FFC1CAB80ull
#define DCORE0_EDMA0_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE0_EDMA0_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE0_EDMA0_QM_DBG_HBW_BASE 0x1000007FFC1CAC00ull
#define DCORE0_EDMA0_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_EDMA0_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE0_EDMA0_QM_DBG_LBW_BASE 0x1000007FFC1CAC80ull
#define DCORE0_EDMA0_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_EDMA0_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE0_EDMA0_QM_CGM_BASE 0x1000007FFC1CAD80ull
#define DCORE0_EDMA0_QM_CGM_MAX_OFFSET 0xC000
#define DCORE0_EDMA0_QM_CGM_SECTION 0x1000

#define mmDCORE0_EDMA0_QM_SPECIAL_BASE 0x1000007FFC1CAE80ull
#define DCORE0_EDMA0_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_EDMA0_QM_SPECIAL_SECTION 0x1800

#define mmDCORE0_EDMA0_CORE_BASE 0x1000007FFC1CB000ull
#define DCORE0_EDMA0_CORE_MAX_OFFSET 0x1000
#define DCORE0_EDMA0_CORE_SECTION 0x8000

#define mmDCORE0_EDMA0_CORE_CTX_AXUSER_BASE 0x1000007FFC1CB800ull
#define DCORE0_EDMA0_CORE_CTX_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_EDMA0_CORE_CTX_AXUSER_SECTION 0x6000

#define mmDCORE0_EDMA0_CORE_CTX_BASE 0x1000007FFC1CB860ull
#define DCORE0_EDMA0_CORE_CTX_MAX_OFFSET 0x9000
#define DCORE0_EDMA0_CORE_CTX_SECTION 0x5A00

#define mmDCORE0_EDMA0_CORE_KDMA_CGM_BASE 0x1000007FFC1CBE00ull
#define DCORE0_EDMA0_CORE_KDMA_CGM_MAX_OFFSET 0xC000
#define DCORE0_EDMA0_CORE_KDMA_CGM_SECTION 0x8000

#define mmDCORE0_EDMA0_CORE_SPECIAL_BASE 0x1000007FFC1CBE80ull
#define DCORE0_EDMA0_CORE_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_EDMA0_CORE_SPECIAL_SECTION 0x1800

#define mmDCORE0_EDMA0_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC1CC000ull
#define DCORE0_EDMA0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE0_EDMA0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE0_EDMA0_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC1CC200ull
#define DCORE0_EDMA0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE0_EDMA0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE0_EDMA0_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC1CC400ull
#define DCORE0_EDMA0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE0_EDMA0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE0_EDMA0_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC1CC600ull
#define DCORE0_EDMA0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE0_EDMA0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE0_EDMA0_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC1CC800ull
#define DCORE0_EDMA0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE0_EDMA0_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE0_EDMA0_MSTR_IF_AXUSER_BASE 0x1000007FFC1CCA80ull
#define DCORE0_EDMA0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_EDMA0_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE0_EDMA0_MSTR_IF_DBG_HBW_BASE 0x1000007FFC1CCB00ull
#define DCORE0_EDMA0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_EDMA0_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE0_EDMA0_MSTR_IF_DBG_LBW_BASE 0x1000007FFC1CCB80ull
#define DCORE0_EDMA0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_EDMA0_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE0_EDMA0_MSTR_IF_CORE_HBW_BASE 0x1000007FFC1CCC00ull
#define DCORE0_EDMA0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE0_EDMA0_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE0_EDMA0_MSTR_IF_CORE_LBW_BASE 0x1000007FFC1CCD80ull
#define DCORE0_EDMA0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE0_EDMA0_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE0_EDMA0_MSTR_IF_SPECIAL_BASE 0x1000007FFC1CCE80ull
#define DCORE0_EDMA0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_EDMA0_MSTR_IF_SPECIAL_SECTION 0x3180

#define mmDCORE0_EDMA1_QM_DCCM_BASE 0x1000007FFC1D0000ull
#define DCORE0_EDMA1_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE0_EDMA1_QM_DCCM_SECTION 0x8000

#define mmDCORE0_EDMA1_QM_ARC_AUX_BASE 0x1000007FFC1D8000ull
#define DCORE0_EDMA1_QM_ARC_AUX_MAX_OFFSET 0x1000
#define DCORE0_EDMA1_QM_ARC_AUX_SECTION 0xE800

#define mmDCORE0_EDMA1_QM_ARC_AUX_SPECIAL_BASE 0x1000007FFC1D8E80ull
#define DCORE0_EDMA1_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_EDMA1_QM_ARC_AUX_SPECIAL_SECTION 0x1180

#define mmDCORE0_EDMA1_QM_BASE 0x1000007FFC1DA000ull
#define DCORE0_EDMA1_QM_MAX_OFFSET 0x1000
#define DCORE0_EDMA1_QM_SECTION 0x9000

#define mmDCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFC1DA900ull
#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFC1DA908ull
#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFC1DA910ull
#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFC1DA918ull
#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFC1DA920ull
#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFC1DA928ull
#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFC1DA930ull
#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFC1DA938ull
#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFC1DA940ull
#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFC1DA948ull
#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFC1DA950ull
#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFC1DA958ull
#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFC1DA960ull
#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFC1DA968ull
#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFC1DA970ull
#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFC1DA978ull
#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE0_EDMA1_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE0_EDMA1_QM_AXUSER_SECURED_BASE 0x1000007FFC1DAB00ull
#define DCORE0_EDMA1_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE0_EDMA1_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE0_EDMA1_QM_AXUSER_NONSECURED_BASE 0x1000007FFC1DAB80ull
#define DCORE0_EDMA1_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE0_EDMA1_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE0_EDMA1_QM_DBG_HBW_BASE 0x1000007FFC1DAC00ull
#define DCORE0_EDMA1_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_EDMA1_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE0_EDMA1_QM_DBG_LBW_BASE 0x1000007FFC1DAC80ull
#define DCORE0_EDMA1_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_EDMA1_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE0_EDMA1_QM_CGM_BASE 0x1000007FFC1DAD80ull
#define DCORE0_EDMA1_QM_CGM_MAX_OFFSET 0xC000
#define DCORE0_EDMA1_QM_CGM_SECTION 0x1000

#define mmDCORE0_EDMA1_QM_SPECIAL_BASE 0x1000007FFC1DAE80ull
#define DCORE0_EDMA1_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_EDMA1_QM_SPECIAL_SECTION 0x1800

#define mmDCORE0_EDMA1_CORE_BASE 0x1000007FFC1DB000ull
#define DCORE0_EDMA1_CORE_MAX_OFFSET 0x1000
#define DCORE0_EDMA1_CORE_SECTION 0x8000

#define mmDCORE0_EDMA1_CORE_CTX_AXUSER_BASE 0x1000007FFC1DB800ull
#define DCORE0_EDMA1_CORE_CTX_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_EDMA1_CORE_CTX_AXUSER_SECTION 0x6000

#define mmDCORE0_EDMA1_CORE_CTX_BASE 0x1000007FFC1DB860ull
#define DCORE0_EDMA1_CORE_CTX_MAX_OFFSET 0x9000
#define DCORE0_EDMA1_CORE_CTX_SECTION 0x5A00

#define mmDCORE0_EDMA1_CORE_KDMA_CGM_BASE 0x1000007FFC1DBE00ull
#define DCORE0_EDMA1_CORE_KDMA_CGM_MAX_OFFSET 0xC000
#define DCORE0_EDMA1_CORE_KDMA_CGM_SECTION 0x8000

#define mmDCORE0_EDMA1_CORE_SPECIAL_BASE 0x1000007FFC1DBE80ull
#define DCORE0_EDMA1_CORE_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_EDMA1_CORE_SPECIAL_SECTION 0x1800

#define mmDCORE0_EDMA1_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC1DC000ull
#define DCORE0_EDMA1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE0_EDMA1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE0_EDMA1_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC1DC200ull
#define DCORE0_EDMA1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE0_EDMA1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE0_EDMA1_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC1DC400ull
#define DCORE0_EDMA1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE0_EDMA1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE0_EDMA1_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC1DC600ull
#define DCORE0_EDMA1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE0_EDMA1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE0_EDMA1_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC1DC800ull
#define DCORE0_EDMA1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE0_EDMA1_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE0_EDMA1_MSTR_IF_AXUSER_BASE 0x1000007FFC1DCA80ull
#define DCORE0_EDMA1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_EDMA1_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE0_EDMA1_MSTR_IF_DBG_HBW_BASE 0x1000007FFC1DCB00ull
#define DCORE0_EDMA1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_EDMA1_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE0_EDMA1_MSTR_IF_DBG_LBW_BASE 0x1000007FFC1DCB80ull
#define DCORE0_EDMA1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_EDMA1_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE0_EDMA1_MSTR_IF_CORE_HBW_BASE 0x1000007FFC1DCC00ull
#define DCORE0_EDMA1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE0_EDMA1_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE0_EDMA1_MSTR_IF_CORE_LBW_BASE 0x1000007FFC1DCD80ull
#define DCORE0_EDMA1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE0_EDMA1_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE0_EDMA1_MSTR_IF_SPECIAL_BASE 0x1000007FFC1DCE80ull
#define DCORE0_EDMA1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_EDMA1_MSTR_IF_SPECIAL_SECTION 0x3180

#define mmDCORE0_DEC0_CMD_BASE 0x1000007FFC1E0000ull
#define DCORE0_DEC0_CMD_MAX_OFFSET 0x1100
#define DCORE0_DEC0_CMD_SECTION 0x1000

#define mmDCORE0_DEC0_VSI_BASE 0x1000007FFC1E1000ull
#define DCORE0_DEC0_VSI_MAX_OFFSET 0x6FC0
#define DCORE0_DEC0_VSI_SECTION 0x1000

#define mmDCORE0_DEC0_L2C_BASE 0x1000007FFC1E2000ull
#define DCORE0_DEC0_L2C_MAX_OFFSET 0x39C0
#define DCORE0_DEC0_L2C_SECTION 0x1000

#define mmDCORE0_VDEC0_BRDG_CTRL_BASE 0x1000007FFC1E3000ull
#define DCORE0_VDEC0_BRDG_CTRL_MAX_OFFSET 0x1000
#define DCORE0_VDEC0_BRDG_CTRL_SECTION 0x8000

#define mmDCORE0_VDEC0_BRDG_CTRL_AXUSER_MSIX_VCD_BASE 0x1000007FFC1E3800ull
#define DCORE0_VDEC0_BRDG_CTRL_AXUSER_MSIX_VCD_MAX_OFFSET 0x5000
#define DCORE0_VDEC0_BRDG_CTRL_AXUSER_MSIX_VCD_SECTION 0x1000

#define mmDCORE0_VDEC0_BRDG_CTRL_AXUSER_MSIX_L2C_BASE 0x1000007FFC1E3900ull
#define DCORE0_VDEC0_BRDG_CTRL_AXUSER_MSIX_L2C_MAX_OFFSET 0x5000
#define DCORE0_VDEC0_BRDG_CTRL_AXUSER_MSIX_L2C_SECTION 0x1000

#define mmDCORE0_VDEC0_BRDG_CTRL_AXUSER_MSIX_NRM_BASE 0x1000007FFC1E3A00ull
#define DCORE0_VDEC0_BRDG_CTRL_AXUSER_MSIX_NRM_MAX_OFFSET 0x5000
#define DCORE0_VDEC0_BRDG_CTRL_AXUSER_MSIX_NRM_SECTION 0x1000

#define mmDCORE0_VDEC0_BRDG_CTRL_AXUSER_MSIX_ABNRM_BASE 0x1000007FFC1E3B00ull
#define DCORE0_VDEC0_BRDG_CTRL_AXUSER_MSIX_ABNRM_MAX_OFFSET 0x5000
#define DCORE0_VDEC0_BRDG_CTRL_AXUSER_MSIX_ABNRM_SECTION 0x1000

#define mmDCORE0_VDEC0_BRDG_CTRL_AXUSER_DEC_BASE 0x1000007FFC1E3C00ull
#define DCORE0_VDEC0_BRDG_CTRL_AXUSER_DEC_MAX_OFFSET 0x5000
#define DCORE0_VDEC0_BRDG_CTRL_AXUSER_DEC_SECTION 0x2800

#define mmDCORE0_VDEC0_BRDG_CTRL_SPECIAL_BASE 0x1000007FFC1E3E80ull
#define DCORE0_VDEC0_BRDG_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_VDEC0_BRDG_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE0_VDEC0_CTRL_BASE 0x1000007FFC1E4000ull
#define DCORE0_VDEC0_CTRL_MAX_OFFSET 0x1000
#define DCORE0_VDEC0_CTRL_SECTION 0xE800

#define mmDCORE0_VDEC0_CTRL_SPECIAL_BASE 0x1000007FFC1E4E80ull
#define DCORE0_VDEC0_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_VDEC0_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE0_VDEC0_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC1E5000ull
#define DCORE0_VDEC0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE0_VDEC0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE0_VDEC0_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC1E5200ull
#define DCORE0_VDEC0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE0_VDEC0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE0_VDEC0_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC1E5400ull
#define DCORE0_VDEC0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE0_VDEC0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE0_VDEC0_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC1E5600ull
#define DCORE0_VDEC0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE0_VDEC0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE0_VDEC0_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC1E5800ull
#define DCORE0_VDEC0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE0_VDEC0_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE0_VDEC0_MSTR_IF_AXUSER_BASE 0x1000007FFC1E5A80ull
#define DCORE0_VDEC0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_VDEC0_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE0_VDEC0_MSTR_IF_DBG_HBW_BASE 0x1000007FFC1E5B00ull
#define DCORE0_VDEC0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_VDEC0_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE0_VDEC0_MSTR_IF_DBG_LBW_BASE 0x1000007FFC1E5B80ull
#define DCORE0_VDEC0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_VDEC0_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE0_VDEC0_MSTR_IF_CORE_HBW_BASE 0x1000007FFC1E5C00ull
#define DCORE0_VDEC0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE0_VDEC0_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE0_VDEC0_MSTR_IF_CORE_LBW_BASE 0x1000007FFC1E5D80ull
#define DCORE0_VDEC0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE0_VDEC0_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE0_VDEC0_MSTR_IF_SPECIAL_BASE 0x1000007FFC1E5E80ull
#define DCORE0_VDEC0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_VDEC0_MSTR_IF_SPECIAL_SECTION 0xA180

#define mmDCORE0_DEC1_CMD_BASE 0x1000007FFC1F0000ull
#define DCORE0_DEC1_CMD_MAX_OFFSET 0x1100
#define DCORE0_DEC1_CMD_SECTION 0x1000

#define mmDCORE0_DEC1_VSI_BASE 0x1000007FFC1F1000ull
#define DCORE0_DEC1_VSI_MAX_OFFSET 0x6FC0
#define DCORE0_DEC1_VSI_SECTION 0x1000

#define mmDCORE0_DEC1_L2C_BASE 0x1000007FFC1F2000ull
#define DCORE0_DEC1_L2C_MAX_OFFSET 0x39C0
#define DCORE0_DEC1_L2C_SECTION 0x1000

#define mmDCORE0_VDEC1_BRDG_CTRL_BASE 0x1000007FFC1F3000ull
#define DCORE0_VDEC1_BRDG_CTRL_MAX_OFFSET 0x1000
#define DCORE0_VDEC1_BRDG_CTRL_SECTION 0x8000

#define mmDCORE0_VDEC1_BRDG_CTRL_AXUSER_MSIX_VCD_BASE 0x1000007FFC1F3800ull
#define DCORE0_VDEC1_BRDG_CTRL_AXUSER_MSIX_VCD_MAX_OFFSET 0x5000
#define DCORE0_VDEC1_BRDG_CTRL_AXUSER_MSIX_VCD_SECTION 0x1000

#define mmDCORE0_VDEC1_BRDG_CTRL_AXUSER_MSIX_L2C_BASE 0x1000007FFC1F3900ull
#define DCORE0_VDEC1_BRDG_CTRL_AXUSER_MSIX_L2C_MAX_OFFSET 0x5000
#define DCORE0_VDEC1_BRDG_CTRL_AXUSER_MSIX_L2C_SECTION 0x1000

#define mmDCORE0_VDEC1_BRDG_CTRL_AXUSER_MSIX_NRM_BASE 0x1000007FFC1F3A00ull
#define DCORE0_VDEC1_BRDG_CTRL_AXUSER_MSIX_NRM_MAX_OFFSET 0x5000
#define DCORE0_VDEC1_BRDG_CTRL_AXUSER_MSIX_NRM_SECTION 0x1000

#define mmDCORE0_VDEC1_BRDG_CTRL_AXUSER_MSIX_ABNRM_BASE 0x1000007FFC1F3B00ull
#define DCORE0_VDEC1_BRDG_CTRL_AXUSER_MSIX_ABNRM_MAX_OFFSET 0x5000
#define DCORE0_VDEC1_BRDG_CTRL_AXUSER_MSIX_ABNRM_SECTION 0x1000

#define mmDCORE0_VDEC1_BRDG_CTRL_AXUSER_DEC_BASE 0x1000007FFC1F3C00ull
#define DCORE0_VDEC1_BRDG_CTRL_AXUSER_DEC_MAX_OFFSET 0x5000
#define DCORE0_VDEC1_BRDG_CTRL_AXUSER_DEC_SECTION 0x2800

#define mmDCORE0_VDEC1_BRDG_CTRL_SPECIAL_BASE 0x1000007FFC1F3E80ull
#define DCORE0_VDEC1_BRDG_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_VDEC1_BRDG_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE0_VDEC1_CTRL_BASE 0x1000007FFC1F4000ull
#define DCORE0_VDEC1_CTRL_MAX_OFFSET 0x1000
#define DCORE0_VDEC1_CTRL_SECTION 0xE800

#define mmDCORE0_VDEC1_CTRL_SPECIAL_BASE 0x1000007FFC1F4E80ull
#define DCORE0_VDEC1_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_VDEC1_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE0_VDEC1_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC1F5000ull
#define DCORE0_VDEC1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE0_VDEC1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE0_VDEC1_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC1F5200ull
#define DCORE0_VDEC1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE0_VDEC1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE0_VDEC1_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC1F5400ull
#define DCORE0_VDEC1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE0_VDEC1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE0_VDEC1_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC1F5600ull
#define DCORE0_VDEC1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE0_VDEC1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE0_VDEC1_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC1F5800ull
#define DCORE0_VDEC1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE0_VDEC1_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE0_VDEC1_MSTR_IF_AXUSER_BASE 0x1000007FFC1F5A80ull
#define DCORE0_VDEC1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE0_VDEC1_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE0_VDEC1_MSTR_IF_DBG_HBW_BASE 0x1000007FFC1F5B00ull
#define DCORE0_VDEC1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE0_VDEC1_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE0_VDEC1_MSTR_IF_DBG_LBW_BASE 0x1000007FFC1F5B80ull
#define DCORE0_VDEC1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE0_VDEC1_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE0_VDEC1_MSTR_IF_CORE_HBW_BASE 0x1000007FFC1F5C00ull
#define DCORE0_VDEC1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE0_VDEC1_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE0_VDEC1_MSTR_IF_CORE_LBW_BASE 0x1000007FFC1F5D80ull
#define DCORE0_VDEC1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE0_VDEC1_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE0_VDEC1_MSTR_IF_SPECIAL_BASE 0x1000007FFC1F5E80ull
#define DCORE0_VDEC1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_VDEC1_MSTR_IF_SPECIAL_SECTION 0xA180

#define mmDCORE1_TPC0_QM_DCCM_BASE 0x1000007FFC200000ull
#define DCORE1_TPC0_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE1_TPC0_QM_DCCM_SECTION 0x8000

#define mmDCORE1_TPC0_QM_ARC_AUX_BASE 0x1000007FFC208000ull
#define DCORE1_TPC0_QM_ARC_AUX_MAX_OFFSET 0x1000
#define DCORE1_TPC0_QM_ARC_AUX_SECTION 0xE800

#define mmDCORE1_TPC0_QM_ARC_AUX_SPECIAL_BASE 0x1000007FFC208E80ull
#define DCORE1_TPC0_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC0_QM_ARC_AUX_SPECIAL_SECTION 0x1180

#define mmDCORE1_TPC0_QM_BASE 0x1000007FFC20A000ull
#define DCORE1_TPC0_QM_MAX_OFFSET 0x1000
#define DCORE1_TPC0_QM_SECTION 0x9000

#define mmDCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFC20A900ull
#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFC20A908ull
#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFC20A910ull
#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFC20A918ull
#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFC20A920ull
#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFC20A928ull
#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFC20A930ull
#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFC20A938ull
#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFC20A940ull
#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFC20A948ull
#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFC20A950ull
#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFC20A958ull
#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFC20A960ull
#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFC20A968ull
#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFC20A970ull
#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFC20A978ull
#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE1_TPC0_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE1_TPC0_QM_AXUSER_SECURED_BASE 0x1000007FFC20AB00ull
#define DCORE1_TPC0_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE1_TPC0_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE1_TPC0_QM_AXUSER_NONSECURED_BASE 0x1000007FFC20AB80ull
#define DCORE1_TPC0_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE1_TPC0_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE1_TPC0_QM_DBG_HBW_BASE 0x1000007FFC20AC00ull
#define DCORE1_TPC0_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_TPC0_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE1_TPC0_QM_DBG_LBW_BASE 0x1000007FFC20AC80ull
#define DCORE1_TPC0_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_TPC0_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE1_TPC0_QM_CGM_BASE 0x1000007FFC20AD80ull
#define DCORE1_TPC0_QM_CGM_MAX_OFFSET 0xC000
#define DCORE1_TPC0_QM_CGM_SECTION 0x1000

#define mmDCORE1_TPC0_QM_SPECIAL_BASE 0x1000007FFC20AE80ull
#define DCORE1_TPC0_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC0_QM_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC0_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFC20B000ull
#define DCORE1_TPC0_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE1_TPC0_QM_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC0_CFG_BASE 0x1000007FFC20B000ull
#define DCORE1_TPC0_CFG_MAX_OFFSET 0x1000
#define DCORE1_TPC0_CFG_SECTION 0x5000

#define mmDCORE1_TPC0_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFC20B050ull
#define DCORE1_TPC0_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE1_TPC0_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE1_TPC0_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFC20B0A0ull
#define DCORE1_TPC0_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE1_TPC0_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE1_TPC0_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFC20B0F0ull
#define DCORE1_TPC0_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE1_TPC0_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE1_TPC0_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFC20B140ull
#define DCORE1_TPC0_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE1_TPC0_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE1_TPC0_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFC20B190ull
#define DCORE1_TPC0_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE1_TPC0_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE1_TPC0_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFC20B1E0ull
#define DCORE1_TPC0_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE1_TPC0_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE1_TPC0_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFC20B230ull
#define DCORE1_TPC0_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE1_TPC0_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE1_TPC0_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFC20B280ull
#define DCORE1_TPC0_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE1_TPC0_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE1_TPC0_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFC20B2D0ull
#define DCORE1_TPC0_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE1_TPC0_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE1_TPC0_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFC20B320ull
#define DCORE1_TPC0_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE1_TPC0_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE1_TPC0_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFC20B370ull
#define DCORE1_TPC0_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE1_TPC0_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE1_TPC0_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFC20B3C0ull
#define DCORE1_TPC0_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE1_TPC0_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE1_TPC0_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFC20B410ull
#define DCORE1_TPC0_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE1_TPC0_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE1_TPC0_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFC20B460ull
#define DCORE1_TPC0_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE1_TPC0_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE1_TPC0_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFC20B4B0ull
#define DCORE1_TPC0_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE1_TPC0_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE1_TPC0_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFC20B500ull
#define DCORE1_TPC0_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE1_TPC0_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE1_TPC0_CFG_KERNEL_BASE 0x1000007FFC20B508ull
#define DCORE1_TPC0_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE1_TPC0_CFG_KERNEL_SECTION 0xD400

#define mmDCORE1_TPC0_CFG_QM_TENSOR_0_BASE 0x1000007FFC20B5DCull
#define DCORE1_TPC0_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE1_TPC0_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE1_TPC0_CFG_QM_TENSOR_1_BASE 0x1000007FFC20B62Cull
#define DCORE1_TPC0_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE1_TPC0_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE1_TPC0_CFG_QM_TENSOR_2_BASE 0x1000007FFC20B67Cull
#define DCORE1_TPC0_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE1_TPC0_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE1_TPC0_CFG_QM_TENSOR_3_BASE 0x1000007FFC20B6CCull
#define DCORE1_TPC0_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE1_TPC0_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE1_TPC0_CFG_QM_TENSOR_4_BASE 0x1000007FFC20B71Cull
#define DCORE1_TPC0_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE1_TPC0_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE1_TPC0_CFG_QM_TENSOR_5_BASE 0x1000007FFC20B76Cull
#define DCORE1_TPC0_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE1_TPC0_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE1_TPC0_CFG_QM_TENSOR_6_BASE 0x1000007FFC20B7BCull
#define DCORE1_TPC0_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE1_TPC0_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE1_TPC0_CFG_QM_TENSOR_7_BASE 0x1000007FFC20B80Cull
#define DCORE1_TPC0_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE1_TPC0_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE1_TPC0_CFG_QM_TENSOR_8_BASE 0x1000007FFC20B85Cull
#define DCORE1_TPC0_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE1_TPC0_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE1_TPC0_CFG_QM_TENSOR_9_BASE 0x1000007FFC20B8ACull
#define DCORE1_TPC0_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE1_TPC0_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE1_TPC0_CFG_QM_TENSOR_10_BASE 0x1000007FFC20B8FCull
#define DCORE1_TPC0_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE1_TPC0_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE1_TPC0_CFG_QM_TENSOR_11_BASE 0x1000007FFC20B94Cull
#define DCORE1_TPC0_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE1_TPC0_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE1_TPC0_CFG_QM_TENSOR_12_BASE 0x1000007FFC20B99Cull
#define DCORE1_TPC0_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE1_TPC0_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE1_TPC0_CFG_QM_TENSOR_13_BASE 0x1000007FFC20B9ECull
#define DCORE1_TPC0_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE1_TPC0_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE1_TPC0_CFG_QM_TENSOR_14_BASE 0x1000007FFC20BA3Cull
#define DCORE1_TPC0_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE1_TPC0_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE1_TPC0_CFG_QM_TENSOR_15_BASE 0x1000007FFC20BA8Cull
#define DCORE1_TPC0_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE1_TPC0_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE1_TPC0_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFC20BADCull
#define DCORE1_TPC0_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE1_TPC0_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE1_TPC0_CFG_QM_BASE 0x1000007FFC20BAE4ull
#define DCORE1_TPC0_CFG_QM_MAX_OFFSET 0xD400
#define DCORE1_TPC0_CFG_QM_SECTION 0x31C0

#define mmDCORE1_TPC0_CFG_AXUSER_BASE 0x1000007FFC20BE00ull
#define DCORE1_TPC0_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_TPC0_CFG_AXUSER_SECTION 0x8000

#define mmDCORE1_TPC0_CFG_SPECIAL_BASE 0x1000007FFC20BE80ull
#define DCORE1_TPC0_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC0_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC0_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC20C000ull
#define DCORE1_TPC0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE1_TPC0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE1_TPC0_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC20C200ull
#define DCORE1_TPC0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE1_TPC0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE1_TPC0_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC20C400ull
#define DCORE1_TPC0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE1_TPC0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE1_TPC0_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC20C600ull
#define DCORE1_TPC0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE1_TPC0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE1_TPC0_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC20C800ull
#define DCORE1_TPC0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE1_TPC0_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE1_TPC0_MSTR_IF_AXUSER_BASE 0x1000007FFC20CA80ull
#define DCORE1_TPC0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_TPC0_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE1_TPC0_MSTR_IF_DBG_HBW_BASE 0x1000007FFC20CB00ull
#define DCORE1_TPC0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_TPC0_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE1_TPC0_MSTR_IF_DBG_LBW_BASE 0x1000007FFC20CB80ull
#define DCORE1_TPC0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_TPC0_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE1_TPC0_MSTR_IF_CORE_HBW_BASE 0x1000007FFC20CC00ull
#define DCORE1_TPC0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE1_TPC0_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE1_TPC0_MSTR_IF_CORE_LBW_BASE 0x1000007FFC20CD80ull
#define DCORE1_TPC0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE1_TPC0_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE1_TPC0_MSTR_IF_SPECIAL_BASE 0x1000007FFC20CE80ull
#define DCORE1_TPC0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC0_MSTR_IF_SPECIAL_SECTION 0x3180

#define mmDCORE1_TPC1_QM_DCCM_BASE 0x1000007FFC210000ull
#define DCORE1_TPC1_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE1_TPC1_QM_DCCM_SECTION 0x8000

#define mmDCORE1_TPC1_QM_ARC_AUX_BASE 0x1000007FFC218000ull
#define DCORE1_TPC1_QM_ARC_AUX_MAX_OFFSET 0x1000
#define DCORE1_TPC1_QM_ARC_AUX_SECTION 0xE800

#define mmDCORE1_TPC1_QM_ARC_AUX_SPECIAL_BASE 0x1000007FFC218E80ull
#define DCORE1_TPC1_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC1_QM_ARC_AUX_SPECIAL_SECTION 0x1180

#define mmDCORE1_TPC1_QM_BASE 0x1000007FFC21A000ull
#define DCORE1_TPC1_QM_MAX_OFFSET 0x1000
#define DCORE1_TPC1_QM_SECTION 0x9000

#define mmDCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFC21A900ull
#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFC21A908ull
#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFC21A910ull
#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFC21A918ull
#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFC21A920ull
#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFC21A928ull
#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFC21A930ull
#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFC21A938ull
#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFC21A940ull
#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFC21A948ull
#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFC21A950ull
#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFC21A958ull
#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFC21A960ull
#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFC21A968ull
#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFC21A970ull
#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFC21A978ull
#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE1_TPC1_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE1_TPC1_QM_AXUSER_SECURED_BASE 0x1000007FFC21AB00ull
#define DCORE1_TPC1_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE1_TPC1_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE1_TPC1_QM_AXUSER_NONSECURED_BASE 0x1000007FFC21AB80ull
#define DCORE1_TPC1_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE1_TPC1_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE1_TPC1_QM_DBG_HBW_BASE 0x1000007FFC21AC00ull
#define DCORE1_TPC1_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_TPC1_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE1_TPC1_QM_DBG_LBW_BASE 0x1000007FFC21AC80ull
#define DCORE1_TPC1_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_TPC1_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE1_TPC1_QM_CGM_BASE 0x1000007FFC21AD80ull
#define DCORE1_TPC1_QM_CGM_MAX_OFFSET 0xC000
#define DCORE1_TPC1_QM_CGM_SECTION 0x1000

#define mmDCORE1_TPC1_QM_SPECIAL_BASE 0x1000007FFC21AE80ull
#define DCORE1_TPC1_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC1_QM_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC1_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFC21B000ull
#define DCORE1_TPC1_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE1_TPC1_QM_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC1_CFG_BASE 0x1000007FFC21B000ull
#define DCORE1_TPC1_CFG_MAX_OFFSET 0x1000
#define DCORE1_TPC1_CFG_SECTION 0x5000

#define mmDCORE1_TPC1_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFC21B050ull
#define DCORE1_TPC1_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE1_TPC1_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE1_TPC1_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFC21B0A0ull
#define DCORE1_TPC1_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE1_TPC1_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE1_TPC1_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFC21B0F0ull
#define DCORE1_TPC1_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE1_TPC1_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE1_TPC1_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFC21B140ull
#define DCORE1_TPC1_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE1_TPC1_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE1_TPC1_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFC21B190ull
#define DCORE1_TPC1_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE1_TPC1_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE1_TPC1_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFC21B1E0ull
#define DCORE1_TPC1_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE1_TPC1_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE1_TPC1_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFC21B230ull
#define DCORE1_TPC1_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE1_TPC1_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE1_TPC1_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFC21B280ull
#define DCORE1_TPC1_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE1_TPC1_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE1_TPC1_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFC21B2D0ull
#define DCORE1_TPC1_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE1_TPC1_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE1_TPC1_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFC21B320ull
#define DCORE1_TPC1_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE1_TPC1_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE1_TPC1_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFC21B370ull
#define DCORE1_TPC1_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE1_TPC1_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE1_TPC1_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFC21B3C0ull
#define DCORE1_TPC1_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE1_TPC1_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE1_TPC1_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFC21B410ull
#define DCORE1_TPC1_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE1_TPC1_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE1_TPC1_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFC21B460ull
#define DCORE1_TPC1_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE1_TPC1_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE1_TPC1_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFC21B4B0ull
#define DCORE1_TPC1_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE1_TPC1_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE1_TPC1_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFC21B500ull
#define DCORE1_TPC1_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE1_TPC1_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE1_TPC1_CFG_KERNEL_BASE 0x1000007FFC21B508ull
#define DCORE1_TPC1_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE1_TPC1_CFG_KERNEL_SECTION 0xD400

#define mmDCORE1_TPC1_CFG_QM_TENSOR_0_BASE 0x1000007FFC21B5DCull
#define DCORE1_TPC1_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE1_TPC1_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE1_TPC1_CFG_QM_TENSOR_1_BASE 0x1000007FFC21B62Cull
#define DCORE1_TPC1_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE1_TPC1_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE1_TPC1_CFG_QM_TENSOR_2_BASE 0x1000007FFC21B67Cull
#define DCORE1_TPC1_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE1_TPC1_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE1_TPC1_CFG_QM_TENSOR_3_BASE 0x1000007FFC21B6CCull
#define DCORE1_TPC1_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE1_TPC1_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE1_TPC1_CFG_QM_TENSOR_4_BASE 0x1000007FFC21B71Cull
#define DCORE1_TPC1_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE1_TPC1_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE1_TPC1_CFG_QM_TENSOR_5_BASE 0x1000007FFC21B76Cull
#define DCORE1_TPC1_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE1_TPC1_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE1_TPC1_CFG_QM_TENSOR_6_BASE 0x1000007FFC21B7BCull
#define DCORE1_TPC1_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE1_TPC1_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE1_TPC1_CFG_QM_TENSOR_7_BASE 0x1000007FFC21B80Cull
#define DCORE1_TPC1_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE1_TPC1_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE1_TPC1_CFG_QM_TENSOR_8_BASE 0x1000007FFC21B85Cull
#define DCORE1_TPC1_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE1_TPC1_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE1_TPC1_CFG_QM_TENSOR_9_BASE 0x1000007FFC21B8ACull
#define DCORE1_TPC1_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE1_TPC1_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE1_TPC1_CFG_QM_TENSOR_10_BASE 0x1000007FFC21B8FCull
#define DCORE1_TPC1_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE1_TPC1_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE1_TPC1_CFG_QM_TENSOR_11_BASE 0x1000007FFC21B94Cull
#define DCORE1_TPC1_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE1_TPC1_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE1_TPC1_CFG_QM_TENSOR_12_BASE 0x1000007FFC21B99Cull
#define DCORE1_TPC1_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE1_TPC1_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE1_TPC1_CFG_QM_TENSOR_13_BASE 0x1000007FFC21B9ECull
#define DCORE1_TPC1_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE1_TPC1_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE1_TPC1_CFG_QM_TENSOR_14_BASE 0x1000007FFC21BA3Cull
#define DCORE1_TPC1_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE1_TPC1_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE1_TPC1_CFG_QM_TENSOR_15_BASE 0x1000007FFC21BA8Cull
#define DCORE1_TPC1_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE1_TPC1_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE1_TPC1_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFC21BADCull
#define DCORE1_TPC1_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE1_TPC1_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE1_TPC1_CFG_QM_BASE 0x1000007FFC21BAE4ull
#define DCORE1_TPC1_CFG_QM_MAX_OFFSET 0xD400
#define DCORE1_TPC1_CFG_QM_SECTION 0x31C0

#define mmDCORE1_TPC1_CFG_AXUSER_BASE 0x1000007FFC21BE00ull
#define DCORE1_TPC1_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_TPC1_CFG_AXUSER_SECTION 0x8000

#define mmDCORE1_TPC1_CFG_SPECIAL_BASE 0x1000007FFC21BE80ull
#define DCORE1_TPC1_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC1_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC1_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC21C000ull
#define DCORE1_TPC1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE1_TPC1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE1_TPC1_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC21C200ull
#define DCORE1_TPC1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE1_TPC1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE1_TPC1_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC21C400ull
#define DCORE1_TPC1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE1_TPC1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE1_TPC1_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC21C600ull
#define DCORE1_TPC1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE1_TPC1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE1_TPC1_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC21C800ull
#define DCORE1_TPC1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE1_TPC1_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE1_TPC1_MSTR_IF_AXUSER_BASE 0x1000007FFC21CA80ull
#define DCORE1_TPC1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_TPC1_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE1_TPC1_MSTR_IF_DBG_HBW_BASE 0x1000007FFC21CB00ull
#define DCORE1_TPC1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_TPC1_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE1_TPC1_MSTR_IF_DBG_LBW_BASE 0x1000007FFC21CB80ull
#define DCORE1_TPC1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_TPC1_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE1_TPC1_MSTR_IF_CORE_HBW_BASE 0x1000007FFC21CC00ull
#define DCORE1_TPC1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE1_TPC1_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE1_TPC1_MSTR_IF_CORE_LBW_BASE 0x1000007FFC21CD80ull
#define DCORE1_TPC1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE1_TPC1_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE1_TPC1_MSTR_IF_SPECIAL_BASE 0x1000007FFC21CE80ull
#define DCORE1_TPC1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC1_MSTR_IF_SPECIAL_SECTION 0x3180

#define mmDCORE1_TPC2_QM_DCCM_BASE 0x1000007FFC220000ull
#define DCORE1_TPC2_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE1_TPC2_QM_DCCM_SECTION 0x8000

#define mmDCORE1_TPC2_QM_ARC_AUX_BASE 0x1000007FFC228000ull
#define DCORE1_TPC2_QM_ARC_AUX_MAX_OFFSET 0x1000
#define DCORE1_TPC2_QM_ARC_AUX_SECTION 0xE800

#define mmDCORE1_TPC2_QM_ARC_AUX_SPECIAL_BASE 0x1000007FFC228E80ull
#define DCORE1_TPC2_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC2_QM_ARC_AUX_SPECIAL_SECTION 0x1180

#define mmDCORE1_TPC2_QM_BASE 0x1000007FFC22A000ull
#define DCORE1_TPC2_QM_MAX_OFFSET 0x1000
#define DCORE1_TPC2_QM_SECTION 0x9000

#define mmDCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFC22A900ull
#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFC22A908ull
#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFC22A910ull
#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFC22A918ull
#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFC22A920ull
#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFC22A928ull
#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFC22A930ull
#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFC22A938ull
#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFC22A940ull
#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFC22A948ull
#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFC22A950ull
#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFC22A958ull
#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFC22A960ull
#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFC22A968ull
#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFC22A970ull
#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFC22A978ull
#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE1_TPC2_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE1_TPC2_QM_AXUSER_SECURED_BASE 0x1000007FFC22AB00ull
#define DCORE1_TPC2_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE1_TPC2_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE1_TPC2_QM_AXUSER_NONSECURED_BASE 0x1000007FFC22AB80ull
#define DCORE1_TPC2_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE1_TPC2_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE1_TPC2_QM_DBG_HBW_BASE 0x1000007FFC22AC00ull
#define DCORE1_TPC2_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_TPC2_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE1_TPC2_QM_DBG_LBW_BASE 0x1000007FFC22AC80ull
#define DCORE1_TPC2_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_TPC2_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE1_TPC2_QM_CGM_BASE 0x1000007FFC22AD80ull
#define DCORE1_TPC2_QM_CGM_MAX_OFFSET 0xC000
#define DCORE1_TPC2_QM_CGM_SECTION 0x1000

#define mmDCORE1_TPC2_QM_SPECIAL_BASE 0x1000007FFC22AE80ull
#define DCORE1_TPC2_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC2_QM_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC2_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFC22B000ull
#define DCORE1_TPC2_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE1_TPC2_QM_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC2_CFG_BASE 0x1000007FFC22B000ull
#define DCORE1_TPC2_CFG_MAX_OFFSET 0x1000
#define DCORE1_TPC2_CFG_SECTION 0x5000

#define mmDCORE1_TPC2_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFC22B050ull
#define DCORE1_TPC2_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE1_TPC2_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE1_TPC2_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFC22B0A0ull
#define DCORE1_TPC2_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE1_TPC2_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE1_TPC2_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFC22B0F0ull
#define DCORE1_TPC2_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE1_TPC2_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE1_TPC2_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFC22B140ull
#define DCORE1_TPC2_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE1_TPC2_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE1_TPC2_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFC22B190ull
#define DCORE1_TPC2_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE1_TPC2_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE1_TPC2_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFC22B1E0ull
#define DCORE1_TPC2_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE1_TPC2_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE1_TPC2_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFC22B230ull
#define DCORE1_TPC2_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE1_TPC2_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE1_TPC2_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFC22B280ull
#define DCORE1_TPC2_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE1_TPC2_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE1_TPC2_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFC22B2D0ull
#define DCORE1_TPC2_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE1_TPC2_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE1_TPC2_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFC22B320ull
#define DCORE1_TPC2_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE1_TPC2_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE1_TPC2_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFC22B370ull
#define DCORE1_TPC2_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE1_TPC2_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE1_TPC2_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFC22B3C0ull
#define DCORE1_TPC2_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE1_TPC2_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE1_TPC2_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFC22B410ull
#define DCORE1_TPC2_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE1_TPC2_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE1_TPC2_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFC22B460ull
#define DCORE1_TPC2_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE1_TPC2_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE1_TPC2_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFC22B4B0ull
#define DCORE1_TPC2_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE1_TPC2_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE1_TPC2_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFC22B500ull
#define DCORE1_TPC2_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE1_TPC2_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE1_TPC2_CFG_KERNEL_BASE 0x1000007FFC22B508ull
#define DCORE1_TPC2_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE1_TPC2_CFG_KERNEL_SECTION 0xD400

#define mmDCORE1_TPC2_CFG_QM_TENSOR_0_BASE 0x1000007FFC22B5DCull
#define DCORE1_TPC2_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE1_TPC2_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE1_TPC2_CFG_QM_TENSOR_1_BASE 0x1000007FFC22B62Cull
#define DCORE1_TPC2_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE1_TPC2_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE1_TPC2_CFG_QM_TENSOR_2_BASE 0x1000007FFC22B67Cull
#define DCORE1_TPC2_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE1_TPC2_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE1_TPC2_CFG_QM_TENSOR_3_BASE 0x1000007FFC22B6CCull
#define DCORE1_TPC2_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE1_TPC2_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE1_TPC2_CFG_QM_TENSOR_4_BASE 0x1000007FFC22B71Cull
#define DCORE1_TPC2_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE1_TPC2_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE1_TPC2_CFG_QM_TENSOR_5_BASE 0x1000007FFC22B76Cull
#define DCORE1_TPC2_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE1_TPC2_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE1_TPC2_CFG_QM_TENSOR_6_BASE 0x1000007FFC22B7BCull
#define DCORE1_TPC2_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE1_TPC2_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE1_TPC2_CFG_QM_TENSOR_7_BASE 0x1000007FFC22B80Cull
#define DCORE1_TPC2_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE1_TPC2_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE1_TPC2_CFG_QM_TENSOR_8_BASE 0x1000007FFC22B85Cull
#define DCORE1_TPC2_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE1_TPC2_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE1_TPC2_CFG_QM_TENSOR_9_BASE 0x1000007FFC22B8ACull
#define DCORE1_TPC2_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE1_TPC2_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE1_TPC2_CFG_QM_TENSOR_10_BASE 0x1000007FFC22B8FCull
#define DCORE1_TPC2_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE1_TPC2_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE1_TPC2_CFG_QM_TENSOR_11_BASE 0x1000007FFC22B94Cull
#define DCORE1_TPC2_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE1_TPC2_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE1_TPC2_CFG_QM_TENSOR_12_BASE 0x1000007FFC22B99Cull
#define DCORE1_TPC2_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE1_TPC2_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE1_TPC2_CFG_QM_TENSOR_13_BASE 0x1000007FFC22B9ECull
#define DCORE1_TPC2_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE1_TPC2_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE1_TPC2_CFG_QM_TENSOR_14_BASE 0x1000007FFC22BA3Cull
#define DCORE1_TPC2_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE1_TPC2_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE1_TPC2_CFG_QM_TENSOR_15_BASE 0x1000007FFC22BA8Cull
#define DCORE1_TPC2_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE1_TPC2_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE1_TPC2_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFC22BADCull
#define DCORE1_TPC2_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE1_TPC2_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE1_TPC2_CFG_QM_BASE 0x1000007FFC22BAE4ull
#define DCORE1_TPC2_CFG_QM_MAX_OFFSET 0xD400
#define DCORE1_TPC2_CFG_QM_SECTION 0x31C0

#define mmDCORE1_TPC2_CFG_AXUSER_BASE 0x1000007FFC22BE00ull
#define DCORE1_TPC2_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_TPC2_CFG_AXUSER_SECTION 0x8000

#define mmDCORE1_TPC2_CFG_SPECIAL_BASE 0x1000007FFC22BE80ull
#define DCORE1_TPC2_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC2_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC2_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC22C000ull
#define DCORE1_TPC2_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE1_TPC2_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE1_TPC2_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC22C200ull
#define DCORE1_TPC2_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE1_TPC2_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE1_TPC2_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC22C400ull
#define DCORE1_TPC2_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE1_TPC2_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE1_TPC2_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC22C600ull
#define DCORE1_TPC2_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE1_TPC2_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE1_TPC2_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC22C800ull
#define DCORE1_TPC2_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE1_TPC2_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE1_TPC2_MSTR_IF_AXUSER_BASE 0x1000007FFC22CA80ull
#define DCORE1_TPC2_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_TPC2_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE1_TPC2_MSTR_IF_DBG_HBW_BASE 0x1000007FFC22CB00ull
#define DCORE1_TPC2_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_TPC2_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE1_TPC2_MSTR_IF_DBG_LBW_BASE 0x1000007FFC22CB80ull
#define DCORE1_TPC2_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_TPC2_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE1_TPC2_MSTR_IF_CORE_HBW_BASE 0x1000007FFC22CC00ull
#define DCORE1_TPC2_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE1_TPC2_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE1_TPC2_MSTR_IF_CORE_LBW_BASE 0x1000007FFC22CD80ull
#define DCORE1_TPC2_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE1_TPC2_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE1_TPC2_MSTR_IF_SPECIAL_BASE 0x1000007FFC22CE80ull
#define DCORE1_TPC2_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC2_MSTR_IF_SPECIAL_SECTION 0x3180

#define mmDCORE1_TPC3_QM_DCCM_BASE 0x1000007FFC230000ull
#define DCORE1_TPC3_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE1_TPC3_QM_DCCM_SECTION 0x8000

#define mmDCORE1_TPC3_QM_ARC_AUX_BASE 0x1000007FFC238000ull
#define DCORE1_TPC3_QM_ARC_AUX_MAX_OFFSET 0x1000
#define DCORE1_TPC3_QM_ARC_AUX_SECTION 0xE800

#define mmDCORE1_TPC3_QM_ARC_AUX_SPECIAL_BASE 0x1000007FFC238E80ull
#define DCORE1_TPC3_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC3_QM_ARC_AUX_SPECIAL_SECTION 0x1180

#define mmDCORE1_TPC3_QM_BASE 0x1000007FFC23A000ull
#define DCORE1_TPC3_QM_MAX_OFFSET 0x1000
#define DCORE1_TPC3_QM_SECTION 0x9000

#define mmDCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFC23A900ull
#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFC23A908ull
#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFC23A910ull
#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFC23A918ull
#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFC23A920ull
#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFC23A928ull
#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFC23A930ull
#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFC23A938ull
#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFC23A940ull
#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFC23A948ull
#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFC23A950ull
#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFC23A958ull
#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFC23A960ull
#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFC23A968ull
#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFC23A970ull
#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFC23A978ull
#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE1_TPC3_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE1_TPC3_QM_AXUSER_SECURED_BASE 0x1000007FFC23AB00ull
#define DCORE1_TPC3_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE1_TPC3_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE1_TPC3_QM_AXUSER_NONSECURED_BASE 0x1000007FFC23AB80ull
#define DCORE1_TPC3_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE1_TPC3_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE1_TPC3_QM_DBG_HBW_BASE 0x1000007FFC23AC00ull
#define DCORE1_TPC3_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_TPC3_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE1_TPC3_QM_DBG_LBW_BASE 0x1000007FFC23AC80ull
#define DCORE1_TPC3_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_TPC3_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE1_TPC3_QM_CGM_BASE 0x1000007FFC23AD80ull
#define DCORE1_TPC3_QM_CGM_MAX_OFFSET 0xC000
#define DCORE1_TPC3_QM_CGM_SECTION 0x1000

#define mmDCORE1_TPC3_QM_SPECIAL_BASE 0x1000007FFC23AE80ull
#define DCORE1_TPC3_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC3_QM_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC3_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFC23B000ull
#define DCORE1_TPC3_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE1_TPC3_QM_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC3_CFG_BASE 0x1000007FFC23B000ull
#define DCORE1_TPC3_CFG_MAX_OFFSET 0x1000
#define DCORE1_TPC3_CFG_SECTION 0x5000

#define mmDCORE1_TPC3_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFC23B050ull
#define DCORE1_TPC3_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE1_TPC3_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE1_TPC3_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFC23B0A0ull
#define DCORE1_TPC3_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE1_TPC3_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE1_TPC3_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFC23B0F0ull
#define DCORE1_TPC3_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE1_TPC3_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE1_TPC3_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFC23B140ull
#define DCORE1_TPC3_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE1_TPC3_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE1_TPC3_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFC23B190ull
#define DCORE1_TPC3_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE1_TPC3_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE1_TPC3_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFC23B1E0ull
#define DCORE1_TPC3_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE1_TPC3_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE1_TPC3_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFC23B230ull
#define DCORE1_TPC3_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE1_TPC3_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE1_TPC3_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFC23B280ull
#define DCORE1_TPC3_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE1_TPC3_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE1_TPC3_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFC23B2D0ull
#define DCORE1_TPC3_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE1_TPC3_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE1_TPC3_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFC23B320ull
#define DCORE1_TPC3_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE1_TPC3_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE1_TPC3_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFC23B370ull
#define DCORE1_TPC3_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE1_TPC3_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE1_TPC3_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFC23B3C0ull
#define DCORE1_TPC3_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE1_TPC3_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE1_TPC3_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFC23B410ull
#define DCORE1_TPC3_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE1_TPC3_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE1_TPC3_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFC23B460ull
#define DCORE1_TPC3_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE1_TPC3_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE1_TPC3_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFC23B4B0ull
#define DCORE1_TPC3_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE1_TPC3_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE1_TPC3_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFC23B500ull
#define DCORE1_TPC3_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE1_TPC3_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE1_TPC3_CFG_KERNEL_BASE 0x1000007FFC23B508ull
#define DCORE1_TPC3_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE1_TPC3_CFG_KERNEL_SECTION 0xD400

#define mmDCORE1_TPC3_CFG_QM_TENSOR_0_BASE 0x1000007FFC23B5DCull
#define DCORE1_TPC3_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE1_TPC3_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE1_TPC3_CFG_QM_TENSOR_1_BASE 0x1000007FFC23B62Cull
#define DCORE1_TPC3_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE1_TPC3_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE1_TPC3_CFG_QM_TENSOR_2_BASE 0x1000007FFC23B67Cull
#define DCORE1_TPC3_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE1_TPC3_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE1_TPC3_CFG_QM_TENSOR_3_BASE 0x1000007FFC23B6CCull
#define DCORE1_TPC3_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE1_TPC3_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE1_TPC3_CFG_QM_TENSOR_4_BASE 0x1000007FFC23B71Cull
#define DCORE1_TPC3_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE1_TPC3_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE1_TPC3_CFG_QM_TENSOR_5_BASE 0x1000007FFC23B76Cull
#define DCORE1_TPC3_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE1_TPC3_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE1_TPC3_CFG_QM_TENSOR_6_BASE 0x1000007FFC23B7BCull
#define DCORE1_TPC3_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE1_TPC3_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE1_TPC3_CFG_QM_TENSOR_7_BASE 0x1000007FFC23B80Cull
#define DCORE1_TPC3_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE1_TPC3_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE1_TPC3_CFG_QM_TENSOR_8_BASE 0x1000007FFC23B85Cull
#define DCORE1_TPC3_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE1_TPC3_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE1_TPC3_CFG_QM_TENSOR_9_BASE 0x1000007FFC23B8ACull
#define DCORE1_TPC3_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE1_TPC3_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE1_TPC3_CFG_QM_TENSOR_10_BASE 0x1000007FFC23B8FCull
#define DCORE1_TPC3_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE1_TPC3_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE1_TPC3_CFG_QM_TENSOR_11_BASE 0x1000007FFC23B94Cull
#define DCORE1_TPC3_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE1_TPC3_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE1_TPC3_CFG_QM_TENSOR_12_BASE 0x1000007FFC23B99Cull
#define DCORE1_TPC3_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE1_TPC3_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE1_TPC3_CFG_QM_TENSOR_13_BASE 0x1000007FFC23B9ECull
#define DCORE1_TPC3_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE1_TPC3_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE1_TPC3_CFG_QM_TENSOR_14_BASE 0x1000007FFC23BA3Cull
#define DCORE1_TPC3_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE1_TPC3_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE1_TPC3_CFG_QM_TENSOR_15_BASE 0x1000007FFC23BA8Cull
#define DCORE1_TPC3_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE1_TPC3_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE1_TPC3_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFC23BADCull
#define DCORE1_TPC3_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE1_TPC3_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE1_TPC3_CFG_QM_BASE 0x1000007FFC23BAE4ull
#define DCORE1_TPC3_CFG_QM_MAX_OFFSET 0xD400
#define DCORE1_TPC3_CFG_QM_SECTION 0x31C0

#define mmDCORE1_TPC3_CFG_AXUSER_BASE 0x1000007FFC23BE00ull
#define DCORE1_TPC3_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_TPC3_CFG_AXUSER_SECTION 0x8000

#define mmDCORE1_TPC3_CFG_SPECIAL_BASE 0x1000007FFC23BE80ull
#define DCORE1_TPC3_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC3_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC3_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC23C000ull
#define DCORE1_TPC3_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE1_TPC3_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE1_TPC3_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC23C200ull
#define DCORE1_TPC3_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE1_TPC3_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE1_TPC3_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC23C400ull
#define DCORE1_TPC3_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE1_TPC3_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE1_TPC3_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC23C600ull
#define DCORE1_TPC3_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE1_TPC3_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE1_TPC3_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC23C800ull
#define DCORE1_TPC3_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE1_TPC3_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE1_TPC3_MSTR_IF_AXUSER_BASE 0x1000007FFC23CA80ull
#define DCORE1_TPC3_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_TPC3_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE1_TPC3_MSTR_IF_DBG_HBW_BASE 0x1000007FFC23CB00ull
#define DCORE1_TPC3_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_TPC3_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE1_TPC3_MSTR_IF_DBG_LBW_BASE 0x1000007FFC23CB80ull
#define DCORE1_TPC3_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_TPC3_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE1_TPC3_MSTR_IF_CORE_HBW_BASE 0x1000007FFC23CC00ull
#define DCORE1_TPC3_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE1_TPC3_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE1_TPC3_MSTR_IF_CORE_LBW_BASE 0x1000007FFC23CD80ull
#define DCORE1_TPC3_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE1_TPC3_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE1_TPC3_MSTR_IF_SPECIAL_BASE 0x1000007FFC23CE80ull
#define DCORE1_TPC3_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC3_MSTR_IF_SPECIAL_SECTION 0x3180

#define mmDCORE1_TPC4_QM_DCCM_BASE 0x1000007FFC240000ull
#define DCORE1_TPC4_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE1_TPC4_QM_DCCM_SECTION 0x8000

#define mmDCORE1_TPC4_QM_ARC_AUX_BASE 0x1000007FFC248000ull
#define DCORE1_TPC4_QM_ARC_AUX_MAX_OFFSET 0x1000
#define DCORE1_TPC4_QM_ARC_AUX_SECTION 0xE800

#define mmDCORE1_TPC4_QM_ARC_AUX_SPECIAL_BASE 0x1000007FFC248E80ull
#define DCORE1_TPC4_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC4_QM_ARC_AUX_SPECIAL_SECTION 0x1180

#define mmDCORE1_TPC4_QM_BASE 0x1000007FFC24A000ull
#define DCORE1_TPC4_QM_MAX_OFFSET 0x1000
#define DCORE1_TPC4_QM_SECTION 0x9000

#define mmDCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFC24A900ull
#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFC24A908ull
#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFC24A910ull
#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFC24A918ull
#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFC24A920ull
#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFC24A928ull
#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFC24A930ull
#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFC24A938ull
#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFC24A940ull
#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFC24A948ull
#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFC24A950ull
#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFC24A958ull
#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFC24A960ull
#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFC24A968ull
#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFC24A970ull
#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFC24A978ull
#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE1_TPC4_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE1_TPC4_QM_AXUSER_SECURED_BASE 0x1000007FFC24AB00ull
#define DCORE1_TPC4_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE1_TPC4_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE1_TPC4_QM_AXUSER_NONSECURED_BASE 0x1000007FFC24AB80ull
#define DCORE1_TPC4_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE1_TPC4_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE1_TPC4_QM_DBG_HBW_BASE 0x1000007FFC24AC00ull
#define DCORE1_TPC4_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_TPC4_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE1_TPC4_QM_DBG_LBW_BASE 0x1000007FFC24AC80ull
#define DCORE1_TPC4_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_TPC4_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE1_TPC4_QM_CGM_BASE 0x1000007FFC24AD80ull
#define DCORE1_TPC4_QM_CGM_MAX_OFFSET 0xC000
#define DCORE1_TPC4_QM_CGM_SECTION 0x1000

#define mmDCORE1_TPC4_QM_SPECIAL_BASE 0x1000007FFC24AE80ull
#define DCORE1_TPC4_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC4_QM_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC4_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFC24B000ull
#define DCORE1_TPC4_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE1_TPC4_QM_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC4_CFG_BASE 0x1000007FFC24B000ull
#define DCORE1_TPC4_CFG_MAX_OFFSET 0x1000
#define DCORE1_TPC4_CFG_SECTION 0x5000

#define mmDCORE1_TPC4_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFC24B050ull
#define DCORE1_TPC4_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE1_TPC4_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE1_TPC4_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFC24B0A0ull
#define DCORE1_TPC4_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE1_TPC4_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE1_TPC4_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFC24B0F0ull
#define DCORE1_TPC4_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE1_TPC4_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE1_TPC4_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFC24B140ull
#define DCORE1_TPC4_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE1_TPC4_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE1_TPC4_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFC24B190ull
#define DCORE1_TPC4_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE1_TPC4_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE1_TPC4_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFC24B1E0ull
#define DCORE1_TPC4_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE1_TPC4_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE1_TPC4_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFC24B230ull
#define DCORE1_TPC4_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE1_TPC4_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE1_TPC4_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFC24B280ull
#define DCORE1_TPC4_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE1_TPC4_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE1_TPC4_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFC24B2D0ull
#define DCORE1_TPC4_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE1_TPC4_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE1_TPC4_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFC24B320ull
#define DCORE1_TPC4_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE1_TPC4_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE1_TPC4_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFC24B370ull
#define DCORE1_TPC4_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE1_TPC4_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE1_TPC4_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFC24B3C0ull
#define DCORE1_TPC4_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE1_TPC4_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE1_TPC4_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFC24B410ull
#define DCORE1_TPC4_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE1_TPC4_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE1_TPC4_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFC24B460ull
#define DCORE1_TPC4_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE1_TPC4_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE1_TPC4_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFC24B4B0ull
#define DCORE1_TPC4_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE1_TPC4_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE1_TPC4_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFC24B500ull
#define DCORE1_TPC4_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE1_TPC4_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE1_TPC4_CFG_KERNEL_BASE 0x1000007FFC24B508ull
#define DCORE1_TPC4_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE1_TPC4_CFG_KERNEL_SECTION 0xD400

#define mmDCORE1_TPC4_CFG_QM_TENSOR_0_BASE 0x1000007FFC24B5DCull
#define DCORE1_TPC4_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE1_TPC4_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE1_TPC4_CFG_QM_TENSOR_1_BASE 0x1000007FFC24B62Cull
#define DCORE1_TPC4_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE1_TPC4_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE1_TPC4_CFG_QM_TENSOR_2_BASE 0x1000007FFC24B67Cull
#define DCORE1_TPC4_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE1_TPC4_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE1_TPC4_CFG_QM_TENSOR_3_BASE 0x1000007FFC24B6CCull
#define DCORE1_TPC4_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE1_TPC4_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE1_TPC4_CFG_QM_TENSOR_4_BASE 0x1000007FFC24B71Cull
#define DCORE1_TPC4_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE1_TPC4_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE1_TPC4_CFG_QM_TENSOR_5_BASE 0x1000007FFC24B76Cull
#define DCORE1_TPC4_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE1_TPC4_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE1_TPC4_CFG_QM_TENSOR_6_BASE 0x1000007FFC24B7BCull
#define DCORE1_TPC4_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE1_TPC4_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE1_TPC4_CFG_QM_TENSOR_7_BASE 0x1000007FFC24B80Cull
#define DCORE1_TPC4_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE1_TPC4_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE1_TPC4_CFG_QM_TENSOR_8_BASE 0x1000007FFC24B85Cull
#define DCORE1_TPC4_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE1_TPC4_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE1_TPC4_CFG_QM_TENSOR_9_BASE 0x1000007FFC24B8ACull
#define DCORE1_TPC4_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE1_TPC4_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE1_TPC4_CFG_QM_TENSOR_10_BASE 0x1000007FFC24B8FCull
#define DCORE1_TPC4_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE1_TPC4_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE1_TPC4_CFG_QM_TENSOR_11_BASE 0x1000007FFC24B94Cull
#define DCORE1_TPC4_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE1_TPC4_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE1_TPC4_CFG_QM_TENSOR_12_BASE 0x1000007FFC24B99Cull
#define DCORE1_TPC4_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE1_TPC4_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE1_TPC4_CFG_QM_TENSOR_13_BASE 0x1000007FFC24B9ECull
#define DCORE1_TPC4_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE1_TPC4_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE1_TPC4_CFG_QM_TENSOR_14_BASE 0x1000007FFC24BA3Cull
#define DCORE1_TPC4_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE1_TPC4_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE1_TPC4_CFG_QM_TENSOR_15_BASE 0x1000007FFC24BA8Cull
#define DCORE1_TPC4_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE1_TPC4_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE1_TPC4_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFC24BADCull
#define DCORE1_TPC4_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE1_TPC4_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE1_TPC4_CFG_QM_BASE 0x1000007FFC24BAE4ull
#define DCORE1_TPC4_CFG_QM_MAX_OFFSET 0xD400
#define DCORE1_TPC4_CFG_QM_SECTION 0x31C0

#define mmDCORE1_TPC4_CFG_AXUSER_BASE 0x1000007FFC24BE00ull
#define DCORE1_TPC4_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_TPC4_CFG_AXUSER_SECTION 0x8000

#define mmDCORE1_TPC4_CFG_SPECIAL_BASE 0x1000007FFC24BE80ull
#define DCORE1_TPC4_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC4_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC4_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC24C000ull
#define DCORE1_TPC4_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE1_TPC4_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE1_TPC4_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC24C200ull
#define DCORE1_TPC4_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE1_TPC4_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE1_TPC4_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC24C400ull
#define DCORE1_TPC4_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE1_TPC4_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE1_TPC4_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC24C600ull
#define DCORE1_TPC4_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE1_TPC4_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE1_TPC4_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC24C800ull
#define DCORE1_TPC4_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE1_TPC4_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE1_TPC4_MSTR_IF_AXUSER_BASE 0x1000007FFC24CA80ull
#define DCORE1_TPC4_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_TPC4_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE1_TPC4_MSTR_IF_DBG_HBW_BASE 0x1000007FFC24CB00ull
#define DCORE1_TPC4_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_TPC4_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE1_TPC4_MSTR_IF_DBG_LBW_BASE 0x1000007FFC24CB80ull
#define DCORE1_TPC4_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_TPC4_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE1_TPC4_MSTR_IF_CORE_HBW_BASE 0x1000007FFC24CC00ull
#define DCORE1_TPC4_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE1_TPC4_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE1_TPC4_MSTR_IF_CORE_LBW_BASE 0x1000007FFC24CD80ull
#define DCORE1_TPC4_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE1_TPC4_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE1_TPC4_MSTR_IF_SPECIAL_BASE 0x1000007FFC24CE80ull
#define DCORE1_TPC4_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC4_MSTR_IF_SPECIAL_SECTION 0x3180

#define mmDCORE1_TPC5_QM_DCCM_BASE 0x1000007FFC250000ull
#define DCORE1_TPC5_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE1_TPC5_QM_DCCM_SECTION 0x8000

#define mmDCORE1_TPC5_QM_ARC_AUX_BASE 0x1000007FFC258000ull
#define DCORE1_TPC5_QM_ARC_AUX_MAX_OFFSET 0x1000
#define DCORE1_TPC5_QM_ARC_AUX_SECTION 0xE800

#define mmDCORE1_TPC5_QM_ARC_AUX_SPECIAL_BASE 0x1000007FFC258E80ull
#define DCORE1_TPC5_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC5_QM_ARC_AUX_SPECIAL_SECTION 0x1180

#define mmDCORE1_TPC5_QM_BASE 0x1000007FFC25A000ull
#define DCORE1_TPC5_QM_MAX_OFFSET 0x1000
#define DCORE1_TPC5_QM_SECTION 0x9000

#define mmDCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFC25A900ull
#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFC25A908ull
#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFC25A910ull
#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFC25A918ull
#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFC25A920ull
#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFC25A928ull
#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFC25A930ull
#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFC25A938ull
#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFC25A940ull
#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFC25A948ull
#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFC25A950ull
#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFC25A958ull
#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFC25A960ull
#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFC25A968ull
#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFC25A970ull
#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFC25A978ull
#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE1_TPC5_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE1_TPC5_QM_AXUSER_SECURED_BASE 0x1000007FFC25AB00ull
#define DCORE1_TPC5_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE1_TPC5_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE1_TPC5_QM_AXUSER_NONSECURED_BASE 0x1000007FFC25AB80ull
#define DCORE1_TPC5_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE1_TPC5_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE1_TPC5_QM_DBG_HBW_BASE 0x1000007FFC25AC00ull
#define DCORE1_TPC5_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_TPC5_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE1_TPC5_QM_DBG_LBW_BASE 0x1000007FFC25AC80ull
#define DCORE1_TPC5_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_TPC5_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE1_TPC5_QM_CGM_BASE 0x1000007FFC25AD80ull
#define DCORE1_TPC5_QM_CGM_MAX_OFFSET 0xC000
#define DCORE1_TPC5_QM_CGM_SECTION 0x1000

#define mmDCORE1_TPC5_QM_SPECIAL_BASE 0x1000007FFC25AE80ull
#define DCORE1_TPC5_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC5_QM_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC5_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFC25B000ull
#define DCORE1_TPC5_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE1_TPC5_QM_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC5_CFG_BASE 0x1000007FFC25B000ull
#define DCORE1_TPC5_CFG_MAX_OFFSET 0x1000
#define DCORE1_TPC5_CFG_SECTION 0x5000

#define mmDCORE1_TPC5_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFC25B050ull
#define DCORE1_TPC5_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE1_TPC5_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE1_TPC5_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFC25B0A0ull
#define DCORE1_TPC5_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE1_TPC5_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE1_TPC5_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFC25B0F0ull
#define DCORE1_TPC5_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE1_TPC5_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE1_TPC5_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFC25B140ull
#define DCORE1_TPC5_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE1_TPC5_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE1_TPC5_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFC25B190ull
#define DCORE1_TPC5_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE1_TPC5_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE1_TPC5_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFC25B1E0ull
#define DCORE1_TPC5_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE1_TPC5_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE1_TPC5_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFC25B230ull
#define DCORE1_TPC5_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE1_TPC5_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE1_TPC5_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFC25B280ull
#define DCORE1_TPC5_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE1_TPC5_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE1_TPC5_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFC25B2D0ull
#define DCORE1_TPC5_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE1_TPC5_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE1_TPC5_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFC25B320ull
#define DCORE1_TPC5_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE1_TPC5_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE1_TPC5_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFC25B370ull
#define DCORE1_TPC5_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE1_TPC5_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE1_TPC5_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFC25B3C0ull
#define DCORE1_TPC5_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE1_TPC5_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE1_TPC5_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFC25B410ull
#define DCORE1_TPC5_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE1_TPC5_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE1_TPC5_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFC25B460ull
#define DCORE1_TPC5_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE1_TPC5_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE1_TPC5_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFC25B4B0ull
#define DCORE1_TPC5_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE1_TPC5_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE1_TPC5_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFC25B500ull
#define DCORE1_TPC5_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE1_TPC5_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE1_TPC5_CFG_KERNEL_BASE 0x1000007FFC25B508ull
#define DCORE1_TPC5_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE1_TPC5_CFG_KERNEL_SECTION 0xD400

#define mmDCORE1_TPC5_CFG_QM_TENSOR_0_BASE 0x1000007FFC25B5DCull
#define DCORE1_TPC5_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE1_TPC5_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE1_TPC5_CFG_QM_TENSOR_1_BASE 0x1000007FFC25B62Cull
#define DCORE1_TPC5_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE1_TPC5_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE1_TPC5_CFG_QM_TENSOR_2_BASE 0x1000007FFC25B67Cull
#define DCORE1_TPC5_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE1_TPC5_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE1_TPC5_CFG_QM_TENSOR_3_BASE 0x1000007FFC25B6CCull
#define DCORE1_TPC5_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE1_TPC5_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE1_TPC5_CFG_QM_TENSOR_4_BASE 0x1000007FFC25B71Cull
#define DCORE1_TPC5_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE1_TPC5_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE1_TPC5_CFG_QM_TENSOR_5_BASE 0x1000007FFC25B76Cull
#define DCORE1_TPC5_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE1_TPC5_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE1_TPC5_CFG_QM_TENSOR_6_BASE 0x1000007FFC25B7BCull
#define DCORE1_TPC5_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE1_TPC5_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE1_TPC5_CFG_QM_TENSOR_7_BASE 0x1000007FFC25B80Cull
#define DCORE1_TPC5_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE1_TPC5_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE1_TPC5_CFG_QM_TENSOR_8_BASE 0x1000007FFC25B85Cull
#define DCORE1_TPC5_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE1_TPC5_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE1_TPC5_CFG_QM_TENSOR_9_BASE 0x1000007FFC25B8ACull
#define DCORE1_TPC5_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE1_TPC5_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE1_TPC5_CFG_QM_TENSOR_10_BASE 0x1000007FFC25B8FCull
#define DCORE1_TPC5_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE1_TPC5_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE1_TPC5_CFG_QM_TENSOR_11_BASE 0x1000007FFC25B94Cull
#define DCORE1_TPC5_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE1_TPC5_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE1_TPC5_CFG_QM_TENSOR_12_BASE 0x1000007FFC25B99Cull
#define DCORE1_TPC5_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE1_TPC5_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE1_TPC5_CFG_QM_TENSOR_13_BASE 0x1000007FFC25B9ECull
#define DCORE1_TPC5_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE1_TPC5_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE1_TPC5_CFG_QM_TENSOR_14_BASE 0x1000007FFC25BA3Cull
#define DCORE1_TPC5_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE1_TPC5_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE1_TPC5_CFG_QM_TENSOR_15_BASE 0x1000007FFC25BA8Cull
#define DCORE1_TPC5_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE1_TPC5_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE1_TPC5_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFC25BADCull
#define DCORE1_TPC5_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE1_TPC5_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE1_TPC5_CFG_QM_BASE 0x1000007FFC25BAE4ull
#define DCORE1_TPC5_CFG_QM_MAX_OFFSET 0xD400
#define DCORE1_TPC5_CFG_QM_SECTION 0x31C0

#define mmDCORE1_TPC5_CFG_AXUSER_BASE 0x1000007FFC25BE00ull
#define DCORE1_TPC5_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_TPC5_CFG_AXUSER_SECTION 0x8000

#define mmDCORE1_TPC5_CFG_SPECIAL_BASE 0x1000007FFC25BE80ull
#define DCORE1_TPC5_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC5_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC5_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC25C000ull
#define DCORE1_TPC5_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE1_TPC5_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE1_TPC5_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC25C200ull
#define DCORE1_TPC5_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE1_TPC5_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE1_TPC5_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC25C400ull
#define DCORE1_TPC5_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE1_TPC5_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE1_TPC5_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC25C600ull
#define DCORE1_TPC5_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE1_TPC5_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE1_TPC5_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC25C800ull
#define DCORE1_TPC5_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE1_TPC5_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE1_TPC5_MSTR_IF_AXUSER_BASE 0x1000007FFC25CA80ull
#define DCORE1_TPC5_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_TPC5_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE1_TPC5_MSTR_IF_DBG_HBW_BASE 0x1000007FFC25CB00ull
#define DCORE1_TPC5_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_TPC5_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE1_TPC5_MSTR_IF_DBG_LBW_BASE 0x1000007FFC25CB80ull
#define DCORE1_TPC5_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_TPC5_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE1_TPC5_MSTR_IF_CORE_HBW_BASE 0x1000007FFC25CC00ull
#define DCORE1_TPC5_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE1_TPC5_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE1_TPC5_MSTR_IF_CORE_LBW_BASE 0x1000007FFC25CD80ull
#define DCORE1_TPC5_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE1_TPC5_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE1_TPC5_MSTR_IF_SPECIAL_BASE 0x1000007FFC25CE80ull
#define DCORE1_TPC5_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC5_MSTR_IF_SPECIAL_SECTION 0x23180

#define mmDCORE1_HMMU0_MMU_BASE 0x1000007FFC280000ull
#define DCORE1_HMMU0_MMU_MAX_OFFSET 0x1000
#define DCORE1_HMMU0_MMU_SECTION 0xE800

#define mmDCORE1_HMMU0_MMU_SPECIAL_BASE 0x1000007FFC280E80ull
#define DCORE1_HMMU0_MMU_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_HMMU0_MMU_SPECIAL_SECTION 0x1800

#define mmDCORE1_HMMU0_STLB_BASE 0x1000007FFC281000ull
#define DCORE1_HMMU0_STLB_MAX_OFFSET 0x1000
#define DCORE1_HMMU0_STLB_SECTION 0xE800

#define mmDCORE1_HMMU0_STLB_SPECIAL_BASE 0x1000007FFC281E80ull
#define DCORE1_HMMU0_STLB_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_HMMU0_STLB_SPECIAL_SECTION 0x1180

#define mmDCORE1_HMMU0_SCRAMB_OUT_BASE 0x1000007FFC283000ull
#define DCORE1_HMMU0_SCRAMB_OUT_MAX_OFFSET 0x1000
#define DCORE1_HMMU0_SCRAMB_OUT_SECTION 0xE800

#define mmDCORE1_HMMU0_SCRAMB_OUT_SPECIAL_BASE 0x1000007FFC283E80ull
#define DCORE1_HMMU0_SCRAMB_OUT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_HMMU0_SCRAMB_OUT_SPECIAL_SECTION 0x1800

#define mmDCORE1_HMMU0_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC284000ull
#define DCORE1_HMMU0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE1_HMMU0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE1_HMMU0_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC284200ull
#define DCORE1_HMMU0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE1_HMMU0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE1_HMMU0_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC284400ull
#define DCORE1_HMMU0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE1_HMMU0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE1_HMMU0_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC284600ull
#define DCORE1_HMMU0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE1_HMMU0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE1_HMMU0_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC284800ull
#define DCORE1_HMMU0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE1_HMMU0_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE1_HMMU0_MSTR_IF_AXUSER_BASE 0x1000007FFC284A80ull
#define DCORE1_HMMU0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_HMMU0_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE1_HMMU0_MSTR_IF_DBG_HBW_BASE 0x1000007FFC284B00ull
#define DCORE1_HMMU0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_HMMU0_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE1_HMMU0_MSTR_IF_DBG_LBW_BASE 0x1000007FFC284B80ull
#define DCORE1_HMMU0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_HMMU0_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE1_HMMU0_MSTR_IF_CORE_HBW_BASE 0x1000007FFC284C00ull
#define DCORE1_HMMU0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE1_HMMU0_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE1_HMMU0_MSTR_IF_CORE_LBW_BASE 0x1000007FFC284D80ull
#define DCORE1_HMMU0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE1_HMMU0_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE1_HMMU0_MSTR_IF_SPECIAL_BASE 0x1000007FFC284E80ull
#define DCORE1_HMMU0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_HMMU0_MSTR_IF_SPECIAL_SECTION 0xB180

#define mmDCORE1_HMMU1_MMU_BASE 0x1000007FFC290000ull
#define DCORE1_HMMU1_MMU_MAX_OFFSET 0x1000
#define DCORE1_HMMU1_MMU_SECTION 0xE800

#define mmDCORE1_HMMU1_MMU_SPECIAL_BASE 0x1000007FFC290E80ull
#define DCORE1_HMMU1_MMU_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_HMMU1_MMU_SPECIAL_SECTION 0x1800

#define mmDCORE1_HMMU1_STLB_BASE 0x1000007FFC291000ull
#define DCORE1_HMMU1_STLB_MAX_OFFSET 0x1000
#define DCORE1_HMMU1_STLB_SECTION 0xE800

#define mmDCORE1_HMMU1_STLB_SPECIAL_BASE 0x1000007FFC291E80ull
#define DCORE1_HMMU1_STLB_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_HMMU1_STLB_SPECIAL_SECTION 0x1180

#define mmDCORE1_HMMU1_SCRAMB_OUT_BASE 0x1000007FFC293000ull
#define DCORE1_HMMU1_SCRAMB_OUT_MAX_OFFSET 0x1000
#define DCORE1_HMMU1_SCRAMB_OUT_SECTION 0xE800

#define mmDCORE1_HMMU1_SCRAMB_OUT_SPECIAL_BASE 0x1000007FFC293E80ull
#define DCORE1_HMMU1_SCRAMB_OUT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_HMMU1_SCRAMB_OUT_SPECIAL_SECTION 0x1800

#define mmDCORE1_HMMU1_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC294000ull
#define DCORE1_HMMU1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE1_HMMU1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE1_HMMU1_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC294200ull
#define DCORE1_HMMU1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE1_HMMU1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE1_HMMU1_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC294400ull
#define DCORE1_HMMU1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE1_HMMU1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE1_HMMU1_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC294600ull
#define DCORE1_HMMU1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE1_HMMU1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE1_HMMU1_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC294800ull
#define DCORE1_HMMU1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE1_HMMU1_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE1_HMMU1_MSTR_IF_AXUSER_BASE 0x1000007FFC294A80ull
#define DCORE1_HMMU1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_HMMU1_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE1_HMMU1_MSTR_IF_DBG_HBW_BASE 0x1000007FFC294B00ull
#define DCORE1_HMMU1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_HMMU1_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE1_HMMU1_MSTR_IF_DBG_LBW_BASE 0x1000007FFC294B80ull
#define DCORE1_HMMU1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_HMMU1_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE1_HMMU1_MSTR_IF_CORE_HBW_BASE 0x1000007FFC294C00ull
#define DCORE1_HMMU1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE1_HMMU1_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE1_HMMU1_MSTR_IF_CORE_LBW_BASE 0x1000007FFC294D80ull
#define DCORE1_HMMU1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE1_HMMU1_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE1_HMMU1_MSTR_IF_SPECIAL_BASE 0x1000007FFC294E80ull
#define DCORE1_HMMU1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_HMMU1_MSTR_IF_SPECIAL_SECTION 0xB180

#define mmDCORE1_HMMU2_MMU_BASE 0x1000007FFC2A0000ull
#define DCORE1_HMMU2_MMU_MAX_OFFSET 0x1000
#define DCORE1_HMMU2_MMU_SECTION 0xE800

#define mmDCORE1_HMMU2_MMU_SPECIAL_BASE 0x1000007FFC2A0E80ull
#define DCORE1_HMMU2_MMU_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_HMMU2_MMU_SPECIAL_SECTION 0x1800

#define mmDCORE1_HMMU2_STLB_BASE 0x1000007FFC2A1000ull
#define DCORE1_HMMU2_STLB_MAX_OFFSET 0x1000
#define DCORE1_HMMU2_STLB_SECTION 0xE800

#define mmDCORE1_HMMU2_STLB_SPECIAL_BASE 0x1000007FFC2A1E80ull
#define DCORE1_HMMU2_STLB_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_HMMU2_STLB_SPECIAL_SECTION 0x1180

#define mmDCORE1_HMMU2_SCRAMB_OUT_BASE 0x1000007FFC2A3000ull
#define DCORE1_HMMU2_SCRAMB_OUT_MAX_OFFSET 0x1000
#define DCORE1_HMMU2_SCRAMB_OUT_SECTION 0xE800

#define mmDCORE1_HMMU2_SCRAMB_OUT_SPECIAL_BASE 0x1000007FFC2A3E80ull
#define DCORE1_HMMU2_SCRAMB_OUT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_HMMU2_SCRAMB_OUT_SPECIAL_SECTION 0x1800

#define mmDCORE1_HMMU2_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC2A4000ull
#define DCORE1_HMMU2_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE1_HMMU2_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE1_HMMU2_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC2A4200ull
#define DCORE1_HMMU2_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE1_HMMU2_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE1_HMMU2_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC2A4400ull
#define DCORE1_HMMU2_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE1_HMMU2_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE1_HMMU2_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC2A4600ull
#define DCORE1_HMMU2_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE1_HMMU2_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE1_HMMU2_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC2A4800ull
#define DCORE1_HMMU2_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE1_HMMU2_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE1_HMMU2_MSTR_IF_AXUSER_BASE 0x1000007FFC2A4A80ull
#define DCORE1_HMMU2_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_HMMU2_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE1_HMMU2_MSTR_IF_DBG_HBW_BASE 0x1000007FFC2A4B00ull
#define DCORE1_HMMU2_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_HMMU2_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE1_HMMU2_MSTR_IF_DBG_LBW_BASE 0x1000007FFC2A4B80ull
#define DCORE1_HMMU2_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_HMMU2_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE1_HMMU2_MSTR_IF_CORE_HBW_BASE 0x1000007FFC2A4C00ull
#define DCORE1_HMMU2_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE1_HMMU2_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE1_HMMU2_MSTR_IF_CORE_LBW_BASE 0x1000007FFC2A4D80ull
#define DCORE1_HMMU2_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE1_HMMU2_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE1_HMMU2_MSTR_IF_SPECIAL_BASE 0x1000007FFC2A4E80ull
#define DCORE1_HMMU2_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_HMMU2_MSTR_IF_SPECIAL_SECTION 0xB180

#define mmDCORE1_HMMU3_MMU_BASE 0x1000007FFC2B0000ull
#define DCORE1_HMMU3_MMU_MAX_OFFSET 0x1000
#define DCORE1_HMMU3_MMU_SECTION 0xE800

#define mmDCORE1_HMMU3_MMU_SPECIAL_BASE 0x1000007FFC2B0E80ull
#define DCORE1_HMMU3_MMU_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_HMMU3_MMU_SPECIAL_SECTION 0x1800

#define mmDCORE1_HMMU3_STLB_BASE 0x1000007FFC2B1000ull
#define DCORE1_HMMU3_STLB_MAX_OFFSET 0x1000
#define DCORE1_HMMU3_STLB_SECTION 0xE800

#define mmDCORE1_HMMU3_STLB_SPECIAL_BASE 0x1000007FFC2B1E80ull
#define DCORE1_HMMU3_STLB_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_HMMU3_STLB_SPECIAL_SECTION 0x1180

#define mmDCORE1_HMMU3_SCRAMB_OUT_BASE 0x1000007FFC2B3000ull
#define DCORE1_HMMU3_SCRAMB_OUT_MAX_OFFSET 0x1000
#define DCORE1_HMMU3_SCRAMB_OUT_SECTION 0xE800

#define mmDCORE1_HMMU3_SCRAMB_OUT_SPECIAL_BASE 0x1000007FFC2B3E80ull
#define DCORE1_HMMU3_SCRAMB_OUT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_HMMU3_SCRAMB_OUT_SPECIAL_SECTION 0x1800

#define mmDCORE1_HMMU3_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC2B4000ull
#define DCORE1_HMMU3_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE1_HMMU3_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE1_HMMU3_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC2B4200ull
#define DCORE1_HMMU3_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE1_HMMU3_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE1_HMMU3_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC2B4400ull
#define DCORE1_HMMU3_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE1_HMMU3_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE1_HMMU3_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC2B4600ull
#define DCORE1_HMMU3_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE1_HMMU3_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE1_HMMU3_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC2B4800ull
#define DCORE1_HMMU3_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE1_HMMU3_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE1_HMMU3_MSTR_IF_AXUSER_BASE 0x1000007FFC2B4A80ull
#define DCORE1_HMMU3_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_HMMU3_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE1_HMMU3_MSTR_IF_DBG_HBW_BASE 0x1000007FFC2B4B00ull
#define DCORE1_HMMU3_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_HMMU3_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE1_HMMU3_MSTR_IF_DBG_LBW_BASE 0x1000007FFC2B4B80ull
#define DCORE1_HMMU3_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_HMMU3_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE1_HMMU3_MSTR_IF_CORE_HBW_BASE 0x1000007FFC2B4C00ull
#define DCORE1_HMMU3_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE1_HMMU3_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE1_HMMU3_MSTR_IF_CORE_LBW_BASE 0x1000007FFC2B4D80ull
#define DCORE1_HMMU3_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE1_HMMU3_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE1_HMMU3_MSTR_IF_SPECIAL_BASE 0x1000007FFC2B4E80ull
#define DCORE1_HMMU3_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_HMMU3_MSTR_IF_SPECIAL_SECTION 0xB180

#define mmDCORE1_SYNC_MNGR_OBJS_BASE 0x1000007FFC300000ull
#define DCORE1_SYNC_MNGR_OBJS_MAX_OFFSET 0x15A00
#define DCORE1_SYNC_MNGR_OBJS_SECTION 0x1E000

#define mmDCORE1_SYNC_MNGR_GLBL_BASE 0x1000007FFC31E000ull
#define DCORE1_SYNC_MNGR_GLBL_MAX_OFFSET 0x1000
#define DCORE1_SYNC_MNGR_GLBL_SECTION 0xE800

#define mmDCORE1_SYNC_MNGR_GLBL_SPECIAL_BASE 0x1000007FFC31EE80ull
#define DCORE1_SYNC_MNGR_GLBL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_SYNC_MNGR_GLBL_SPECIAL_SECTION 0x1800

#define mmDCORE1_SYNC_MNGR_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC31F000ull
#define DCORE1_SYNC_MNGR_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE1_SYNC_MNGR_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE1_SYNC_MNGR_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC31F200ull
#define DCORE1_SYNC_MNGR_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE1_SYNC_MNGR_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE1_SYNC_MNGR_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC31F400ull
#define DCORE1_SYNC_MNGR_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE1_SYNC_MNGR_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE1_SYNC_MNGR_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC31F600ull
#define DCORE1_SYNC_MNGR_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE1_SYNC_MNGR_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE1_SYNC_MNGR_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC31F800ull
#define DCORE1_SYNC_MNGR_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE1_SYNC_MNGR_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE1_SYNC_MNGR_MSTR_IF_AXUSER_BASE 0x1000007FFC31FA80ull
#define DCORE1_SYNC_MNGR_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_SYNC_MNGR_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE1_SYNC_MNGR_MSTR_IF_DBG_HBW_BASE 0x1000007FFC31FB00ull
#define DCORE1_SYNC_MNGR_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_SYNC_MNGR_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE1_SYNC_MNGR_MSTR_IF_DBG_LBW_BASE 0x1000007FFC31FB80ull
#define DCORE1_SYNC_MNGR_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_SYNC_MNGR_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE1_SYNC_MNGR_MSTR_IF_CORE_HBW_BASE 0x1000007FFC31FC00ull
#define DCORE1_SYNC_MNGR_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE1_SYNC_MNGR_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE1_SYNC_MNGR_MSTR_IF_CORE_LBW_BASE 0x1000007FFC31FD80ull
#define DCORE1_SYNC_MNGR_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE1_SYNC_MNGR_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE1_SYNC_MNGR_MSTR_IF_SPECIAL_BASE 0x1000007FFC31FE80ull
#define DCORE1_SYNC_MNGR_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_SYNC_MNGR_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE1_HIF0_BASE 0x1000007FFC320000ull
#define DCORE1_HIF0_MAX_OFFSET 0x1000
#define DCORE1_HIF0_SECTION 0xE800

#define mmDCORE1_HIF0_SPECIAL_BASE 0x1000007FFC320E80ull
#define DCORE1_HIF0_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_HIF0_SPECIAL_SECTION 0x3180

#define mmDCORE1_HIF1_BASE 0x1000007FFC324000ull
#define DCORE1_HIF1_MAX_OFFSET 0x1000
#define DCORE1_HIF1_SECTION 0xE800

#define mmDCORE1_HIF1_SPECIAL_BASE 0x1000007FFC324E80ull
#define DCORE1_HIF1_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_HIF1_SPECIAL_SECTION 0x3180

#define mmDCORE1_HIF2_BASE 0x1000007FFC328000ull
#define DCORE1_HIF2_MAX_OFFSET 0x1000
#define DCORE1_HIF2_SECTION 0xE800

#define mmDCORE1_HIF2_SPECIAL_BASE 0x1000007FFC328E80ull
#define DCORE1_HIF2_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_HIF2_SPECIAL_SECTION 0x3180

#define mmDCORE1_HIF3_BASE 0x1000007FFC32C000ull
#define DCORE1_HIF3_MAX_OFFSET 0x1000
#define DCORE1_HIF3_SECTION 0xE800

#define mmDCORE1_HIF3_SPECIAL_BASE 0x1000007FFC32CE80ull
#define DCORE1_HIF3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_HIF3_SPECIAL_SECTION 0x13180

#define mmDCORE1_RTR0_CTRL_BASE 0x1000007FFC340000ull
#define DCORE1_RTR0_CTRL_MAX_OFFSET 0x1000
#define DCORE1_RTR0_CTRL_SECTION 0xE800

#define mmDCORE1_RTR0_CTRL_SPECIAL_BASE 0x1000007FFC340E80ull
#define DCORE1_RTR0_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR0_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR0_H3_BASE 0x1000007FFC341000ull
#define DCORE1_RTR0_H3_MAX_OFFSET 0x1000
#define DCORE1_RTR0_H3_SECTION 0xE800

#define mmDCORE1_RTR0_H3_SPECIAL_BASE 0x1000007FFC341E80ull
#define DCORE1_RTR0_H3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR0_H3_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR0_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC342000ull
#define DCORE1_RTR0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE1_RTR0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE1_RTR0_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC342200ull
#define DCORE1_RTR0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE1_RTR0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE1_RTR0_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC342400ull
#define DCORE1_RTR0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE1_RTR0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE1_RTR0_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC342600ull
#define DCORE1_RTR0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE1_RTR0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE1_RTR0_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC342800ull
#define DCORE1_RTR0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE1_RTR0_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE1_RTR0_MSTR_IF_AXUSER_BASE 0x1000007FFC342A80ull
#define DCORE1_RTR0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_RTR0_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE1_RTR0_MSTR_IF_DBG_HBW_BASE 0x1000007FFC342B00ull
#define DCORE1_RTR0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_RTR0_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE1_RTR0_MSTR_IF_DBG_LBW_BASE 0x1000007FFC342B80ull
#define DCORE1_RTR0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_RTR0_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE1_RTR0_MSTR_IF_CORE_HBW_BASE 0x1000007FFC342C00ull
#define DCORE1_RTR0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE1_RTR0_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE1_RTR0_MSTR_IF_CORE_LBW_BASE 0x1000007FFC342D80ull
#define DCORE1_RTR0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE1_RTR0_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE1_RTR0_MSTR_IF_SPECIAL_BASE 0x1000007FFC342E80ull
#define DCORE1_RTR0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR0_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR0_ADD_DEC_HBW_BASE 0x1000007FFC343000ull
#define DCORE1_RTR0_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCORE1_RTR0_ADD_DEC_HBW_SECTION 0x4000

#define mmDCORE1_RTR0_ADD_DEC_LBW_BASE 0x1000007FFC343400ull
#define DCORE1_RTR0_ADD_DEC_LBW_MAX_OFFSET 0xA600
#define DCORE1_RTR0_ADD_DEC_LBW_SECTION 0xA800

#define mmDCORE1_RTR0_ADD_DEC_SPECIAL_BASE 0x1000007FFC343E80ull
#define DCORE1_RTR0_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR0_ADD_DEC_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR0_BASE 0x1000007FFC344000ull
#define DCORE1_RTR0_MAX_OFFSET 0x1000
#define DCORE1_RTR0_SECTION 0x3000

#define mmDCORE1_RTR0_HBW_RD_RQ_LL_STAT_BASE 0x1000007FFC344300ull
#define DCORE1_RTR0_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR0_HBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR0_HBW_RD_RS_LL_STAT_BASE 0x1000007FFC344340ull
#define DCORE1_RTR0_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR0_HBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR0_HBW_WR_RQ_LL_STAT_BASE 0x1000007FFC344380ull
#define DCORE1_RTR0_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR0_HBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR0_HBW_WR_RS_LL_STAT_BASE 0x1000007FFC3443C0ull
#define DCORE1_RTR0_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR0_HBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR0_LBW_RD_RQ_LL_STAT_BASE 0x1000007FFC344400ull
#define DCORE1_RTR0_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR0_LBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR0_LBW_RD_RS_LL_STAT_BASE 0x1000007FFC344440ull
#define DCORE1_RTR0_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR0_LBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR0_LBW_WR_RQ_LL_STAT_BASE 0x1000007FFC344480ull
#define DCORE1_RTR0_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR0_LBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR0_LBW_WR_RS_LL_STAT_BASE 0x1000007FFC3444C0ull
#define DCORE1_RTR0_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR0_LBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR0_HBW_MFIFO_BASE 0x1000007FFC344500ull
#define DCORE1_RTR0_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCORE1_RTR0_HBW_MFIFO_SECTION 0x4000

#define mmDCORE1_RTR0_E2E_RD_LL_STAT_BASE 0x1000007FFC344540ull
#define DCORE1_RTR0_E2E_RD_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR0_E2E_RD_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR0_E2E_WR_LL_STAT_BASE 0x1000007FFC344580ull
#define DCORE1_RTR0_E2E_WR_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR0_E2E_WR_LL_STAT_SECTION 0x8000

#define mmDCORE1_RTR0_RTR_HBW_XACT_STAT_BASE 0x1000007FFC344600ull
#define DCORE1_RTR0_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE1_RTR0_RTR_HBW_XACT_STAT_SECTION 0x8000

#define mmDCORE1_RTR0_RTR_LBW_XACT_STAT_BASE 0x1000007FFC344680ull
#define DCORE1_RTR0_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE1_RTR0_RTR_LBW_XACT_STAT_SECTION 0x8000

#define mmDCORE1_RTR0_RTR_E2E_XACT_STAT_BASE 0x1000007FFC344700ull
#define DCORE1_RTR0_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE1_RTR0_RTR_E2E_XACT_STAT_SECTION 0x7800

#define mmDCORE1_RTR0_SPECIAL_BASE 0x1000007FFC344E80ull
#define DCORE1_RTR0_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR0_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR0_DBG_ADDR_BASE 0x1000007FFC345000ull
#define DCORE1_RTR0_DBG_ADDR_MAX_OFFSET 0x1000
#define DCORE1_RTR0_DBG_ADDR_SECTION 0xE800

#define mmDCORE1_RTR0_DBG_ADDR_SPECIAL_BASE 0x1000007FFC345E80ull
#define DCORE1_RTR0_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR0_DBG_ADDR_SPECIAL_SECTION 0x2180

#define mmDCORE1_RTR1_CTRL_BASE 0x1000007FFC348000ull
#define DCORE1_RTR1_CTRL_MAX_OFFSET 0x1000
#define DCORE1_RTR1_CTRL_SECTION 0xE800

#define mmDCORE1_RTR1_CTRL_SPECIAL_BASE 0x1000007FFC348E80ull
#define DCORE1_RTR1_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR1_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR1_H3_BASE 0x1000007FFC349000ull
#define DCORE1_RTR1_H3_MAX_OFFSET 0x1000
#define DCORE1_RTR1_H3_SECTION 0xE800

#define mmDCORE1_RTR1_H3_SPECIAL_BASE 0x1000007FFC349E80ull
#define DCORE1_RTR1_H3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR1_H3_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR1_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC34A000ull
#define DCORE1_RTR1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE1_RTR1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE1_RTR1_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC34A200ull
#define DCORE1_RTR1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE1_RTR1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE1_RTR1_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC34A400ull
#define DCORE1_RTR1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE1_RTR1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE1_RTR1_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC34A600ull
#define DCORE1_RTR1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE1_RTR1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE1_RTR1_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC34A800ull
#define DCORE1_RTR1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE1_RTR1_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE1_RTR1_MSTR_IF_AXUSER_BASE 0x1000007FFC34AA80ull
#define DCORE1_RTR1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_RTR1_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE1_RTR1_MSTR_IF_DBG_HBW_BASE 0x1000007FFC34AB00ull
#define DCORE1_RTR1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_RTR1_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE1_RTR1_MSTR_IF_DBG_LBW_BASE 0x1000007FFC34AB80ull
#define DCORE1_RTR1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_RTR1_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE1_RTR1_MSTR_IF_CORE_HBW_BASE 0x1000007FFC34AC00ull
#define DCORE1_RTR1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE1_RTR1_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE1_RTR1_MSTR_IF_CORE_LBW_BASE 0x1000007FFC34AD80ull
#define DCORE1_RTR1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE1_RTR1_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE1_RTR1_MSTR_IF_SPECIAL_BASE 0x1000007FFC34AE80ull
#define DCORE1_RTR1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR1_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR1_ADD_DEC_HBW_BASE 0x1000007FFC34B000ull
#define DCORE1_RTR1_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCORE1_RTR1_ADD_DEC_HBW_SECTION 0x4000

#define mmDCORE1_RTR1_ADD_DEC_LBW_BASE 0x1000007FFC34B400ull
#define DCORE1_RTR1_ADD_DEC_LBW_MAX_OFFSET 0xA600
#define DCORE1_RTR1_ADD_DEC_LBW_SECTION 0xA800

#define mmDCORE1_RTR1_ADD_DEC_SPECIAL_BASE 0x1000007FFC34BE80ull
#define DCORE1_RTR1_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR1_ADD_DEC_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR1_BASE 0x1000007FFC34C000ull
#define DCORE1_RTR1_MAX_OFFSET 0x1000
#define DCORE1_RTR1_SECTION 0x3000

#define mmDCORE1_RTR1_HBW_RD_RQ_LL_STAT_BASE 0x1000007FFC34C300ull
#define DCORE1_RTR1_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR1_HBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR1_HBW_RD_RS_LL_STAT_BASE 0x1000007FFC34C340ull
#define DCORE1_RTR1_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR1_HBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR1_HBW_WR_RQ_LL_STAT_BASE 0x1000007FFC34C380ull
#define DCORE1_RTR1_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR1_HBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR1_HBW_WR_RS_LL_STAT_BASE 0x1000007FFC34C3C0ull
#define DCORE1_RTR1_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR1_HBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR1_LBW_RD_RQ_LL_STAT_BASE 0x1000007FFC34C400ull
#define DCORE1_RTR1_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR1_LBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR1_LBW_RD_RS_LL_STAT_BASE 0x1000007FFC34C440ull
#define DCORE1_RTR1_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR1_LBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR1_LBW_WR_RQ_LL_STAT_BASE 0x1000007FFC34C480ull
#define DCORE1_RTR1_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR1_LBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR1_LBW_WR_RS_LL_STAT_BASE 0x1000007FFC34C4C0ull
#define DCORE1_RTR1_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR1_LBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR1_HBW_MFIFO_BASE 0x1000007FFC34C500ull
#define DCORE1_RTR1_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCORE1_RTR1_HBW_MFIFO_SECTION 0x4000

#define mmDCORE1_RTR1_E2E_RD_LL_STAT_BASE 0x1000007FFC34C540ull
#define DCORE1_RTR1_E2E_RD_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR1_E2E_RD_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR1_E2E_WR_LL_STAT_BASE 0x1000007FFC34C580ull
#define DCORE1_RTR1_E2E_WR_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR1_E2E_WR_LL_STAT_SECTION 0x8000

#define mmDCORE1_RTR1_RTR_HBW_XACT_STAT_BASE 0x1000007FFC34C600ull
#define DCORE1_RTR1_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE1_RTR1_RTR_HBW_XACT_STAT_SECTION 0x8000

#define mmDCORE1_RTR1_RTR_LBW_XACT_STAT_BASE 0x1000007FFC34C680ull
#define DCORE1_RTR1_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE1_RTR1_RTR_LBW_XACT_STAT_SECTION 0x8000

#define mmDCORE1_RTR1_RTR_E2E_XACT_STAT_BASE 0x1000007FFC34C700ull
#define DCORE1_RTR1_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE1_RTR1_RTR_E2E_XACT_STAT_SECTION 0x7800

#define mmDCORE1_RTR1_SPECIAL_BASE 0x1000007FFC34CE80ull
#define DCORE1_RTR1_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR1_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR1_DBG_ADDR_BASE 0x1000007FFC34D000ull
#define DCORE1_RTR1_DBG_ADDR_MAX_OFFSET 0x1000
#define DCORE1_RTR1_DBG_ADDR_SECTION 0xE800

#define mmDCORE1_RTR1_DBG_ADDR_SPECIAL_BASE 0x1000007FFC34DE80ull
#define DCORE1_RTR1_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR1_DBG_ADDR_SPECIAL_SECTION 0x2180

#define mmDCORE1_RTR2_CTRL_BASE 0x1000007FFC350000ull
#define DCORE1_RTR2_CTRL_MAX_OFFSET 0x1000
#define DCORE1_RTR2_CTRL_SECTION 0xE800

#define mmDCORE1_RTR2_CTRL_SPECIAL_BASE 0x1000007FFC350E80ull
#define DCORE1_RTR2_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR2_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR2_H3_BASE 0x1000007FFC351000ull
#define DCORE1_RTR2_H3_MAX_OFFSET 0x1000
#define DCORE1_RTR2_H3_SECTION 0xE800

#define mmDCORE1_RTR2_H3_SPECIAL_BASE 0x1000007FFC351E80ull
#define DCORE1_RTR2_H3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR2_H3_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR2_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC352000ull
#define DCORE1_RTR2_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE1_RTR2_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE1_RTR2_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC352200ull
#define DCORE1_RTR2_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE1_RTR2_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE1_RTR2_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC352400ull
#define DCORE1_RTR2_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE1_RTR2_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE1_RTR2_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC352600ull
#define DCORE1_RTR2_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE1_RTR2_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE1_RTR2_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC352800ull
#define DCORE1_RTR2_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE1_RTR2_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE1_RTR2_MSTR_IF_AXUSER_BASE 0x1000007FFC352A80ull
#define DCORE1_RTR2_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_RTR2_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE1_RTR2_MSTR_IF_DBG_HBW_BASE 0x1000007FFC352B00ull
#define DCORE1_RTR2_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_RTR2_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE1_RTR2_MSTR_IF_DBG_LBW_BASE 0x1000007FFC352B80ull
#define DCORE1_RTR2_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_RTR2_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE1_RTR2_MSTR_IF_CORE_HBW_BASE 0x1000007FFC352C00ull
#define DCORE1_RTR2_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE1_RTR2_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE1_RTR2_MSTR_IF_CORE_LBW_BASE 0x1000007FFC352D80ull
#define DCORE1_RTR2_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE1_RTR2_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE1_RTR2_MSTR_IF_SPECIAL_BASE 0x1000007FFC352E80ull
#define DCORE1_RTR2_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR2_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR2_ADD_DEC_HBW_BASE 0x1000007FFC353000ull
#define DCORE1_RTR2_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCORE1_RTR2_ADD_DEC_HBW_SECTION 0x4000

#define mmDCORE1_RTR2_ADD_DEC_LBW_BASE 0x1000007FFC353400ull
#define DCORE1_RTR2_ADD_DEC_LBW_MAX_OFFSET 0xA600
#define DCORE1_RTR2_ADD_DEC_LBW_SECTION 0xA800

#define mmDCORE1_RTR2_ADD_DEC_SPECIAL_BASE 0x1000007FFC353E80ull
#define DCORE1_RTR2_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR2_ADD_DEC_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR2_BASE 0x1000007FFC354000ull
#define DCORE1_RTR2_MAX_OFFSET 0x1000
#define DCORE1_RTR2_SECTION 0x3000

#define mmDCORE1_RTR2_HBW_RD_RQ_LL_STAT_BASE 0x1000007FFC354300ull
#define DCORE1_RTR2_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR2_HBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR2_HBW_RD_RS_LL_STAT_BASE 0x1000007FFC354340ull
#define DCORE1_RTR2_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR2_HBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR2_HBW_WR_RQ_LL_STAT_BASE 0x1000007FFC354380ull
#define DCORE1_RTR2_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR2_HBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR2_HBW_WR_RS_LL_STAT_BASE 0x1000007FFC3543C0ull
#define DCORE1_RTR2_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR2_HBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR2_LBW_RD_RQ_LL_STAT_BASE 0x1000007FFC354400ull
#define DCORE1_RTR2_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR2_LBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR2_LBW_RD_RS_LL_STAT_BASE 0x1000007FFC354440ull
#define DCORE1_RTR2_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR2_LBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR2_LBW_WR_RQ_LL_STAT_BASE 0x1000007FFC354480ull
#define DCORE1_RTR2_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR2_LBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR2_LBW_WR_RS_LL_STAT_BASE 0x1000007FFC3544C0ull
#define DCORE1_RTR2_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR2_LBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR2_HBW_MFIFO_BASE 0x1000007FFC354500ull
#define DCORE1_RTR2_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCORE1_RTR2_HBW_MFIFO_SECTION 0x4000

#define mmDCORE1_RTR2_E2E_RD_LL_STAT_BASE 0x1000007FFC354540ull
#define DCORE1_RTR2_E2E_RD_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR2_E2E_RD_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR2_E2E_WR_LL_STAT_BASE 0x1000007FFC354580ull
#define DCORE1_RTR2_E2E_WR_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR2_E2E_WR_LL_STAT_SECTION 0x8000

#define mmDCORE1_RTR2_RTR_HBW_XACT_STAT_BASE 0x1000007FFC354600ull
#define DCORE1_RTR2_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE1_RTR2_RTR_HBW_XACT_STAT_SECTION 0x8000

#define mmDCORE1_RTR2_RTR_LBW_XACT_STAT_BASE 0x1000007FFC354680ull
#define DCORE1_RTR2_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE1_RTR2_RTR_LBW_XACT_STAT_SECTION 0x8000

#define mmDCORE1_RTR2_RTR_E2E_XACT_STAT_BASE 0x1000007FFC354700ull
#define DCORE1_RTR2_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE1_RTR2_RTR_E2E_XACT_STAT_SECTION 0x7800

#define mmDCORE1_RTR2_SPECIAL_BASE 0x1000007FFC354E80ull
#define DCORE1_RTR2_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR2_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR2_DBG_ADDR_BASE 0x1000007FFC355000ull
#define DCORE1_RTR2_DBG_ADDR_MAX_OFFSET 0x1000
#define DCORE1_RTR2_DBG_ADDR_SECTION 0xE800

#define mmDCORE1_RTR2_DBG_ADDR_SPECIAL_BASE 0x1000007FFC355E80ull
#define DCORE1_RTR2_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR2_DBG_ADDR_SPECIAL_SECTION 0x2180

#define mmDCORE1_RTR3_CTRL_BASE 0x1000007FFC358000ull
#define DCORE1_RTR3_CTRL_MAX_OFFSET 0x1000
#define DCORE1_RTR3_CTRL_SECTION 0xE800

#define mmDCORE1_RTR3_CTRL_SPECIAL_BASE 0x1000007FFC358E80ull
#define DCORE1_RTR3_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR3_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR3_H3_BASE 0x1000007FFC359000ull
#define DCORE1_RTR3_H3_MAX_OFFSET 0x1000
#define DCORE1_RTR3_H3_SECTION 0xE800

#define mmDCORE1_RTR3_H3_SPECIAL_BASE 0x1000007FFC359E80ull
#define DCORE1_RTR3_H3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR3_H3_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR3_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC35A000ull
#define DCORE1_RTR3_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE1_RTR3_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE1_RTR3_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC35A200ull
#define DCORE1_RTR3_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE1_RTR3_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE1_RTR3_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC35A400ull
#define DCORE1_RTR3_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE1_RTR3_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE1_RTR3_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC35A600ull
#define DCORE1_RTR3_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE1_RTR3_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE1_RTR3_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC35A800ull
#define DCORE1_RTR3_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE1_RTR3_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE1_RTR3_MSTR_IF_AXUSER_BASE 0x1000007FFC35AA80ull
#define DCORE1_RTR3_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_RTR3_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE1_RTR3_MSTR_IF_DBG_HBW_BASE 0x1000007FFC35AB00ull
#define DCORE1_RTR3_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_RTR3_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE1_RTR3_MSTR_IF_DBG_LBW_BASE 0x1000007FFC35AB80ull
#define DCORE1_RTR3_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_RTR3_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE1_RTR3_MSTR_IF_CORE_HBW_BASE 0x1000007FFC35AC00ull
#define DCORE1_RTR3_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE1_RTR3_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE1_RTR3_MSTR_IF_CORE_LBW_BASE 0x1000007FFC35AD80ull
#define DCORE1_RTR3_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE1_RTR3_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE1_RTR3_MSTR_IF_SPECIAL_BASE 0x1000007FFC35AE80ull
#define DCORE1_RTR3_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR3_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR3_ADD_DEC_HBW_BASE 0x1000007FFC35B000ull
#define DCORE1_RTR3_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCORE1_RTR3_ADD_DEC_HBW_SECTION 0x4000

#define mmDCORE1_RTR3_ADD_DEC_LBW_BASE 0x1000007FFC35B400ull
#define DCORE1_RTR3_ADD_DEC_LBW_MAX_OFFSET 0xA600
#define DCORE1_RTR3_ADD_DEC_LBW_SECTION 0xA800

#define mmDCORE1_RTR3_ADD_DEC_SPECIAL_BASE 0x1000007FFC35BE80ull
#define DCORE1_RTR3_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR3_ADD_DEC_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR3_BASE 0x1000007FFC35C000ull
#define DCORE1_RTR3_MAX_OFFSET 0x1000
#define DCORE1_RTR3_SECTION 0x3000

#define mmDCORE1_RTR3_HBW_RD_RQ_LL_STAT_BASE 0x1000007FFC35C300ull
#define DCORE1_RTR3_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR3_HBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR3_HBW_RD_RS_LL_STAT_BASE 0x1000007FFC35C340ull
#define DCORE1_RTR3_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR3_HBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR3_HBW_WR_RQ_LL_STAT_BASE 0x1000007FFC35C380ull
#define DCORE1_RTR3_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR3_HBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR3_HBW_WR_RS_LL_STAT_BASE 0x1000007FFC35C3C0ull
#define DCORE1_RTR3_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR3_HBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR3_LBW_RD_RQ_LL_STAT_BASE 0x1000007FFC35C400ull
#define DCORE1_RTR3_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR3_LBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR3_LBW_RD_RS_LL_STAT_BASE 0x1000007FFC35C440ull
#define DCORE1_RTR3_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR3_LBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR3_LBW_WR_RQ_LL_STAT_BASE 0x1000007FFC35C480ull
#define DCORE1_RTR3_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR3_LBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR3_LBW_WR_RS_LL_STAT_BASE 0x1000007FFC35C4C0ull
#define DCORE1_RTR3_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR3_LBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR3_HBW_MFIFO_BASE 0x1000007FFC35C500ull
#define DCORE1_RTR3_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCORE1_RTR3_HBW_MFIFO_SECTION 0x4000

#define mmDCORE1_RTR3_E2E_RD_LL_STAT_BASE 0x1000007FFC35C540ull
#define DCORE1_RTR3_E2E_RD_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR3_E2E_RD_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR3_E2E_WR_LL_STAT_BASE 0x1000007FFC35C580ull
#define DCORE1_RTR3_E2E_WR_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR3_E2E_WR_LL_STAT_SECTION 0x8000

#define mmDCORE1_RTR3_RTR_HBW_XACT_STAT_BASE 0x1000007FFC35C600ull
#define DCORE1_RTR3_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE1_RTR3_RTR_HBW_XACT_STAT_SECTION 0x8000

#define mmDCORE1_RTR3_RTR_LBW_XACT_STAT_BASE 0x1000007FFC35C680ull
#define DCORE1_RTR3_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE1_RTR3_RTR_LBW_XACT_STAT_SECTION 0x8000

#define mmDCORE1_RTR3_RTR_E2E_XACT_STAT_BASE 0x1000007FFC35C700ull
#define DCORE1_RTR3_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE1_RTR3_RTR_E2E_XACT_STAT_SECTION 0x7800

#define mmDCORE1_RTR3_SPECIAL_BASE 0x1000007FFC35CE80ull
#define DCORE1_RTR3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR3_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR3_DBG_ADDR_BASE 0x1000007FFC35D000ull
#define DCORE1_RTR3_DBG_ADDR_MAX_OFFSET 0x1000
#define DCORE1_RTR3_DBG_ADDR_SECTION 0xE800

#define mmDCORE1_RTR3_DBG_ADDR_SPECIAL_BASE 0x1000007FFC35DE80ull
#define DCORE1_RTR3_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR3_DBG_ADDR_SPECIAL_SECTION 0x2180

#define mmDCORE1_RTR4_CTRL_BASE 0x1000007FFC360000ull
#define DCORE1_RTR4_CTRL_MAX_OFFSET 0x1000
#define DCORE1_RTR4_CTRL_SECTION 0xE800

#define mmDCORE1_RTR4_CTRL_SPECIAL_BASE 0x1000007FFC360E80ull
#define DCORE1_RTR4_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR4_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR4_H3_BASE 0x1000007FFC361000ull
#define DCORE1_RTR4_H3_MAX_OFFSET 0x1000
#define DCORE1_RTR4_H3_SECTION 0xE800

#define mmDCORE1_RTR4_H3_SPECIAL_BASE 0x1000007FFC361E80ull
#define DCORE1_RTR4_H3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR4_H3_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR4_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC362000ull
#define DCORE1_RTR4_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE1_RTR4_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE1_RTR4_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC362200ull
#define DCORE1_RTR4_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE1_RTR4_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE1_RTR4_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC362400ull
#define DCORE1_RTR4_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE1_RTR4_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE1_RTR4_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC362600ull
#define DCORE1_RTR4_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE1_RTR4_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE1_RTR4_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC362800ull
#define DCORE1_RTR4_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE1_RTR4_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE1_RTR4_MSTR_IF_AXUSER_BASE 0x1000007FFC362A80ull
#define DCORE1_RTR4_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_RTR4_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE1_RTR4_MSTR_IF_DBG_HBW_BASE 0x1000007FFC362B00ull
#define DCORE1_RTR4_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_RTR4_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE1_RTR4_MSTR_IF_DBG_LBW_BASE 0x1000007FFC362B80ull
#define DCORE1_RTR4_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_RTR4_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE1_RTR4_MSTR_IF_CORE_HBW_BASE 0x1000007FFC362C00ull
#define DCORE1_RTR4_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE1_RTR4_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE1_RTR4_MSTR_IF_CORE_LBW_BASE 0x1000007FFC362D80ull
#define DCORE1_RTR4_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE1_RTR4_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE1_RTR4_MSTR_IF_SPECIAL_BASE 0x1000007FFC362E80ull
#define DCORE1_RTR4_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR4_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR4_ADD_DEC_HBW_BASE 0x1000007FFC363000ull
#define DCORE1_RTR4_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCORE1_RTR4_ADD_DEC_HBW_SECTION 0x4000

#define mmDCORE1_RTR4_ADD_DEC_LBW_BASE 0x1000007FFC363400ull
#define DCORE1_RTR4_ADD_DEC_LBW_MAX_OFFSET 0xA600
#define DCORE1_RTR4_ADD_DEC_LBW_SECTION 0xA800

#define mmDCORE1_RTR4_ADD_DEC_SPECIAL_BASE 0x1000007FFC363E80ull
#define DCORE1_RTR4_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR4_ADD_DEC_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR4_BASE 0x1000007FFC364000ull
#define DCORE1_RTR4_MAX_OFFSET 0x1000
#define DCORE1_RTR4_SECTION 0x3000

#define mmDCORE1_RTR4_HBW_RD_RQ_LL_STAT_BASE 0x1000007FFC364300ull
#define DCORE1_RTR4_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR4_HBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR4_HBW_RD_RS_LL_STAT_BASE 0x1000007FFC364340ull
#define DCORE1_RTR4_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR4_HBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR4_HBW_WR_RQ_LL_STAT_BASE 0x1000007FFC364380ull
#define DCORE1_RTR4_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR4_HBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR4_HBW_WR_RS_LL_STAT_BASE 0x1000007FFC3643C0ull
#define DCORE1_RTR4_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR4_HBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR4_LBW_RD_RQ_LL_STAT_BASE 0x1000007FFC364400ull
#define DCORE1_RTR4_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR4_LBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR4_LBW_RD_RS_LL_STAT_BASE 0x1000007FFC364440ull
#define DCORE1_RTR4_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR4_LBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR4_LBW_WR_RQ_LL_STAT_BASE 0x1000007FFC364480ull
#define DCORE1_RTR4_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR4_LBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR4_LBW_WR_RS_LL_STAT_BASE 0x1000007FFC3644C0ull
#define DCORE1_RTR4_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR4_LBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR4_HBW_MFIFO_BASE 0x1000007FFC364500ull
#define DCORE1_RTR4_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCORE1_RTR4_HBW_MFIFO_SECTION 0x4000

#define mmDCORE1_RTR4_E2E_RD_LL_STAT_BASE 0x1000007FFC364540ull
#define DCORE1_RTR4_E2E_RD_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR4_E2E_RD_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR4_E2E_WR_LL_STAT_BASE 0x1000007FFC364580ull
#define DCORE1_RTR4_E2E_WR_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR4_E2E_WR_LL_STAT_SECTION 0x8000

#define mmDCORE1_RTR4_RTR_HBW_XACT_STAT_BASE 0x1000007FFC364600ull
#define DCORE1_RTR4_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE1_RTR4_RTR_HBW_XACT_STAT_SECTION 0x8000

#define mmDCORE1_RTR4_RTR_LBW_XACT_STAT_BASE 0x1000007FFC364680ull
#define DCORE1_RTR4_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE1_RTR4_RTR_LBW_XACT_STAT_SECTION 0x8000

#define mmDCORE1_RTR4_RTR_E2E_XACT_STAT_BASE 0x1000007FFC364700ull
#define DCORE1_RTR4_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE1_RTR4_RTR_E2E_XACT_STAT_SECTION 0x7800

#define mmDCORE1_RTR4_SPECIAL_BASE 0x1000007FFC364E80ull
#define DCORE1_RTR4_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR4_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR4_DBG_ADDR_BASE 0x1000007FFC365000ull
#define DCORE1_RTR4_DBG_ADDR_MAX_OFFSET 0x1000
#define DCORE1_RTR4_DBG_ADDR_SECTION 0xE800

#define mmDCORE1_RTR4_DBG_ADDR_SPECIAL_BASE 0x1000007FFC365E80ull
#define DCORE1_RTR4_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR4_DBG_ADDR_SPECIAL_SECTION 0x2180

#define mmDCORE1_RTR5_CTRL_BASE 0x1000007FFC368000ull
#define DCORE1_RTR5_CTRL_MAX_OFFSET 0x1000
#define DCORE1_RTR5_CTRL_SECTION 0xE800

#define mmDCORE1_RTR5_CTRL_SPECIAL_BASE 0x1000007FFC368E80ull
#define DCORE1_RTR5_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR5_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR5_H3_BASE 0x1000007FFC369000ull
#define DCORE1_RTR5_H3_MAX_OFFSET 0x1000
#define DCORE1_RTR5_H3_SECTION 0xE800

#define mmDCORE1_RTR5_H3_SPECIAL_BASE 0x1000007FFC369E80ull
#define DCORE1_RTR5_H3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR5_H3_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR5_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC36A000ull
#define DCORE1_RTR5_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE1_RTR5_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE1_RTR5_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC36A200ull
#define DCORE1_RTR5_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE1_RTR5_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE1_RTR5_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC36A400ull
#define DCORE1_RTR5_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE1_RTR5_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE1_RTR5_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC36A600ull
#define DCORE1_RTR5_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE1_RTR5_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE1_RTR5_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC36A800ull
#define DCORE1_RTR5_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE1_RTR5_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE1_RTR5_MSTR_IF_AXUSER_BASE 0x1000007FFC36AA80ull
#define DCORE1_RTR5_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_RTR5_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE1_RTR5_MSTR_IF_DBG_HBW_BASE 0x1000007FFC36AB00ull
#define DCORE1_RTR5_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_RTR5_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE1_RTR5_MSTR_IF_DBG_LBW_BASE 0x1000007FFC36AB80ull
#define DCORE1_RTR5_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_RTR5_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE1_RTR5_MSTR_IF_CORE_HBW_BASE 0x1000007FFC36AC00ull
#define DCORE1_RTR5_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE1_RTR5_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE1_RTR5_MSTR_IF_CORE_LBW_BASE 0x1000007FFC36AD80ull
#define DCORE1_RTR5_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE1_RTR5_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE1_RTR5_MSTR_IF_SPECIAL_BASE 0x1000007FFC36AE80ull
#define DCORE1_RTR5_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR5_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR5_ADD_DEC_HBW_BASE 0x1000007FFC36B000ull
#define DCORE1_RTR5_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCORE1_RTR5_ADD_DEC_HBW_SECTION 0x4000

#define mmDCORE1_RTR5_ADD_DEC_LBW_BASE 0x1000007FFC36B400ull
#define DCORE1_RTR5_ADD_DEC_LBW_MAX_OFFSET 0xA600
#define DCORE1_RTR5_ADD_DEC_LBW_SECTION 0xA800

#define mmDCORE1_RTR5_ADD_DEC_SPECIAL_BASE 0x1000007FFC36BE80ull
#define DCORE1_RTR5_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR5_ADD_DEC_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR5_BASE 0x1000007FFC36C000ull
#define DCORE1_RTR5_MAX_OFFSET 0x1000
#define DCORE1_RTR5_SECTION 0x3000

#define mmDCORE1_RTR5_HBW_RD_RQ_LL_STAT_BASE 0x1000007FFC36C300ull
#define DCORE1_RTR5_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR5_HBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR5_HBW_RD_RS_LL_STAT_BASE 0x1000007FFC36C340ull
#define DCORE1_RTR5_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR5_HBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR5_HBW_WR_RQ_LL_STAT_BASE 0x1000007FFC36C380ull
#define DCORE1_RTR5_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR5_HBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR5_HBW_WR_RS_LL_STAT_BASE 0x1000007FFC36C3C0ull
#define DCORE1_RTR5_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR5_HBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR5_LBW_RD_RQ_LL_STAT_BASE 0x1000007FFC36C400ull
#define DCORE1_RTR5_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR5_LBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR5_LBW_RD_RS_LL_STAT_BASE 0x1000007FFC36C440ull
#define DCORE1_RTR5_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR5_LBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR5_LBW_WR_RQ_LL_STAT_BASE 0x1000007FFC36C480ull
#define DCORE1_RTR5_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR5_LBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR5_LBW_WR_RS_LL_STAT_BASE 0x1000007FFC36C4C0ull
#define DCORE1_RTR5_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR5_LBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR5_HBW_MFIFO_BASE 0x1000007FFC36C500ull
#define DCORE1_RTR5_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCORE1_RTR5_HBW_MFIFO_SECTION 0x4000

#define mmDCORE1_RTR5_E2E_RD_LL_STAT_BASE 0x1000007FFC36C540ull
#define DCORE1_RTR5_E2E_RD_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR5_E2E_RD_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR5_E2E_WR_LL_STAT_BASE 0x1000007FFC36C580ull
#define DCORE1_RTR5_E2E_WR_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR5_E2E_WR_LL_STAT_SECTION 0x8000

#define mmDCORE1_RTR5_RTR_HBW_XACT_STAT_BASE 0x1000007FFC36C600ull
#define DCORE1_RTR5_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE1_RTR5_RTR_HBW_XACT_STAT_SECTION 0x8000

#define mmDCORE1_RTR5_RTR_LBW_XACT_STAT_BASE 0x1000007FFC36C680ull
#define DCORE1_RTR5_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE1_RTR5_RTR_LBW_XACT_STAT_SECTION 0x8000

#define mmDCORE1_RTR5_RTR_E2E_XACT_STAT_BASE 0x1000007FFC36C700ull
#define DCORE1_RTR5_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE1_RTR5_RTR_E2E_XACT_STAT_SECTION 0x7800

#define mmDCORE1_RTR5_SPECIAL_BASE 0x1000007FFC36CE80ull
#define DCORE1_RTR5_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR5_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR5_DBG_ADDR_BASE 0x1000007FFC36D000ull
#define DCORE1_RTR5_DBG_ADDR_MAX_OFFSET 0x1000
#define DCORE1_RTR5_DBG_ADDR_SECTION 0xE800

#define mmDCORE1_RTR5_DBG_ADDR_SPECIAL_BASE 0x1000007FFC36DE80ull
#define DCORE1_RTR5_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR5_DBG_ADDR_SPECIAL_SECTION 0x2180

#define mmDCORE1_RTR6_CTRL_BASE 0x1000007FFC370000ull
#define DCORE1_RTR6_CTRL_MAX_OFFSET 0x1000
#define DCORE1_RTR6_CTRL_SECTION 0xE800

#define mmDCORE1_RTR6_CTRL_SPECIAL_BASE 0x1000007FFC370E80ull
#define DCORE1_RTR6_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR6_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR6_H3_BASE 0x1000007FFC371000ull
#define DCORE1_RTR6_H3_MAX_OFFSET 0x1000
#define DCORE1_RTR6_H3_SECTION 0xE800

#define mmDCORE1_RTR6_H3_SPECIAL_BASE 0x1000007FFC371E80ull
#define DCORE1_RTR6_H3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR6_H3_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR6_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC372000ull
#define DCORE1_RTR6_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE1_RTR6_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE1_RTR6_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC372200ull
#define DCORE1_RTR6_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE1_RTR6_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE1_RTR6_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC372400ull
#define DCORE1_RTR6_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE1_RTR6_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE1_RTR6_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC372600ull
#define DCORE1_RTR6_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE1_RTR6_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE1_RTR6_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC372800ull
#define DCORE1_RTR6_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE1_RTR6_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE1_RTR6_MSTR_IF_AXUSER_BASE 0x1000007FFC372A80ull
#define DCORE1_RTR6_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_RTR6_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE1_RTR6_MSTR_IF_DBG_HBW_BASE 0x1000007FFC372B00ull
#define DCORE1_RTR6_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_RTR6_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE1_RTR6_MSTR_IF_DBG_LBW_BASE 0x1000007FFC372B80ull
#define DCORE1_RTR6_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_RTR6_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE1_RTR6_MSTR_IF_CORE_HBW_BASE 0x1000007FFC372C00ull
#define DCORE1_RTR6_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE1_RTR6_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE1_RTR6_MSTR_IF_CORE_LBW_BASE 0x1000007FFC372D80ull
#define DCORE1_RTR6_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE1_RTR6_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE1_RTR6_MSTR_IF_SPECIAL_BASE 0x1000007FFC372E80ull
#define DCORE1_RTR6_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR6_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR6_ADD_DEC_HBW_BASE 0x1000007FFC373000ull
#define DCORE1_RTR6_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCORE1_RTR6_ADD_DEC_HBW_SECTION 0x4000

#define mmDCORE1_RTR6_ADD_DEC_LBW_BASE 0x1000007FFC373400ull
#define DCORE1_RTR6_ADD_DEC_LBW_MAX_OFFSET 0xA600
#define DCORE1_RTR6_ADD_DEC_LBW_SECTION 0xA800

#define mmDCORE1_RTR6_ADD_DEC_SPECIAL_BASE 0x1000007FFC373E80ull
#define DCORE1_RTR6_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR6_ADD_DEC_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR6_BASE 0x1000007FFC374000ull
#define DCORE1_RTR6_MAX_OFFSET 0x1000
#define DCORE1_RTR6_SECTION 0x3000

#define mmDCORE1_RTR6_HBW_RD_RQ_LL_STAT_BASE 0x1000007FFC374300ull
#define DCORE1_RTR6_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR6_HBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR6_HBW_RD_RS_LL_STAT_BASE 0x1000007FFC374340ull
#define DCORE1_RTR6_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR6_HBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR6_HBW_WR_RQ_LL_STAT_BASE 0x1000007FFC374380ull
#define DCORE1_RTR6_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR6_HBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR6_HBW_WR_RS_LL_STAT_BASE 0x1000007FFC3743C0ull
#define DCORE1_RTR6_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR6_HBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR6_LBW_RD_RQ_LL_STAT_BASE 0x1000007FFC374400ull
#define DCORE1_RTR6_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR6_LBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR6_LBW_RD_RS_LL_STAT_BASE 0x1000007FFC374440ull
#define DCORE1_RTR6_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR6_LBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR6_LBW_WR_RQ_LL_STAT_BASE 0x1000007FFC374480ull
#define DCORE1_RTR6_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR6_LBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR6_LBW_WR_RS_LL_STAT_BASE 0x1000007FFC3744C0ull
#define DCORE1_RTR6_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR6_LBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR6_HBW_MFIFO_BASE 0x1000007FFC374500ull
#define DCORE1_RTR6_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCORE1_RTR6_HBW_MFIFO_SECTION 0x4000

#define mmDCORE1_RTR6_E2E_RD_LL_STAT_BASE 0x1000007FFC374540ull
#define DCORE1_RTR6_E2E_RD_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR6_E2E_RD_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR6_E2E_WR_LL_STAT_BASE 0x1000007FFC374580ull
#define DCORE1_RTR6_E2E_WR_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR6_E2E_WR_LL_STAT_SECTION 0x8000

#define mmDCORE1_RTR6_RTR_HBW_XACT_STAT_BASE 0x1000007FFC374600ull
#define DCORE1_RTR6_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE1_RTR6_RTR_HBW_XACT_STAT_SECTION 0x8000

#define mmDCORE1_RTR6_RTR_LBW_XACT_STAT_BASE 0x1000007FFC374680ull
#define DCORE1_RTR6_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE1_RTR6_RTR_LBW_XACT_STAT_SECTION 0x8000

#define mmDCORE1_RTR6_RTR_E2E_XACT_STAT_BASE 0x1000007FFC374700ull
#define DCORE1_RTR6_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE1_RTR6_RTR_E2E_XACT_STAT_SECTION 0x7800

#define mmDCORE1_RTR6_SPECIAL_BASE 0x1000007FFC374E80ull
#define DCORE1_RTR6_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR6_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR6_DBG_ADDR_BASE 0x1000007FFC375000ull
#define DCORE1_RTR6_DBG_ADDR_MAX_OFFSET 0x1000
#define DCORE1_RTR6_DBG_ADDR_SECTION 0xE800

#define mmDCORE1_RTR6_DBG_ADDR_SPECIAL_BASE 0x1000007FFC375E80ull
#define DCORE1_RTR6_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR6_DBG_ADDR_SPECIAL_SECTION 0x2180

#define mmDCORE1_RTR7_CTRL_BASE 0x1000007FFC378000ull
#define DCORE1_RTR7_CTRL_MAX_OFFSET 0x1000
#define DCORE1_RTR7_CTRL_SECTION 0xE800

#define mmDCORE1_RTR7_CTRL_SPECIAL_BASE 0x1000007FFC378E80ull
#define DCORE1_RTR7_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR7_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR7_H3_BASE 0x1000007FFC379000ull
#define DCORE1_RTR7_H3_MAX_OFFSET 0x1000
#define DCORE1_RTR7_H3_SECTION 0xE800

#define mmDCORE1_RTR7_H3_SPECIAL_BASE 0x1000007FFC379E80ull
#define DCORE1_RTR7_H3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR7_H3_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR7_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC37A000ull
#define DCORE1_RTR7_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE1_RTR7_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE1_RTR7_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC37A200ull
#define DCORE1_RTR7_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE1_RTR7_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE1_RTR7_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC37A400ull
#define DCORE1_RTR7_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE1_RTR7_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE1_RTR7_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC37A600ull
#define DCORE1_RTR7_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE1_RTR7_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE1_RTR7_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC37A800ull
#define DCORE1_RTR7_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE1_RTR7_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE1_RTR7_MSTR_IF_AXUSER_BASE 0x1000007FFC37AA80ull
#define DCORE1_RTR7_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_RTR7_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE1_RTR7_MSTR_IF_DBG_HBW_BASE 0x1000007FFC37AB00ull
#define DCORE1_RTR7_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_RTR7_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE1_RTR7_MSTR_IF_DBG_LBW_BASE 0x1000007FFC37AB80ull
#define DCORE1_RTR7_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_RTR7_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE1_RTR7_MSTR_IF_CORE_HBW_BASE 0x1000007FFC37AC00ull
#define DCORE1_RTR7_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE1_RTR7_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE1_RTR7_MSTR_IF_CORE_LBW_BASE 0x1000007FFC37AD80ull
#define DCORE1_RTR7_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE1_RTR7_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE1_RTR7_MSTR_IF_SPECIAL_BASE 0x1000007FFC37AE80ull
#define DCORE1_RTR7_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR7_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR7_ADD_DEC_HBW_BASE 0x1000007FFC37B000ull
#define DCORE1_RTR7_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCORE1_RTR7_ADD_DEC_HBW_SECTION 0x4000

#define mmDCORE1_RTR7_ADD_DEC_LBW_BASE 0x1000007FFC37B400ull
#define DCORE1_RTR7_ADD_DEC_LBW_MAX_OFFSET 0xA600
#define DCORE1_RTR7_ADD_DEC_LBW_SECTION 0xA800

#define mmDCORE1_RTR7_ADD_DEC_SPECIAL_BASE 0x1000007FFC37BE80ull
#define DCORE1_RTR7_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR7_ADD_DEC_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR7_BASE 0x1000007FFC37C000ull
#define DCORE1_RTR7_MAX_OFFSET 0x1000
#define DCORE1_RTR7_SECTION 0x3000

#define mmDCORE1_RTR7_HBW_RD_RQ_LL_STAT_BASE 0x1000007FFC37C300ull
#define DCORE1_RTR7_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR7_HBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR7_HBW_RD_RS_LL_STAT_BASE 0x1000007FFC37C340ull
#define DCORE1_RTR7_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR7_HBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR7_HBW_WR_RQ_LL_STAT_BASE 0x1000007FFC37C380ull
#define DCORE1_RTR7_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR7_HBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR7_HBW_WR_RS_LL_STAT_BASE 0x1000007FFC37C3C0ull
#define DCORE1_RTR7_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR7_HBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR7_LBW_RD_RQ_LL_STAT_BASE 0x1000007FFC37C400ull
#define DCORE1_RTR7_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR7_LBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR7_LBW_RD_RS_LL_STAT_BASE 0x1000007FFC37C440ull
#define DCORE1_RTR7_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR7_LBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR7_LBW_WR_RQ_LL_STAT_BASE 0x1000007FFC37C480ull
#define DCORE1_RTR7_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR7_LBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR7_LBW_WR_RS_LL_STAT_BASE 0x1000007FFC37C4C0ull
#define DCORE1_RTR7_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR7_LBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR7_HBW_MFIFO_BASE 0x1000007FFC37C500ull
#define DCORE1_RTR7_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCORE1_RTR7_HBW_MFIFO_SECTION 0x4000

#define mmDCORE1_RTR7_E2E_RD_LL_STAT_BASE 0x1000007FFC37C540ull
#define DCORE1_RTR7_E2E_RD_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR7_E2E_RD_LL_STAT_SECTION 0x4000

#define mmDCORE1_RTR7_E2E_WR_LL_STAT_BASE 0x1000007FFC37C580ull
#define DCORE1_RTR7_E2E_WR_LL_STAT_MAX_OFFSET 0x3000
#define DCORE1_RTR7_E2E_WR_LL_STAT_SECTION 0x8000

#define mmDCORE1_RTR7_RTR_HBW_XACT_STAT_BASE 0x1000007FFC37C600ull
#define DCORE1_RTR7_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE1_RTR7_RTR_HBW_XACT_STAT_SECTION 0x8000

#define mmDCORE1_RTR7_RTR_LBW_XACT_STAT_BASE 0x1000007FFC37C680ull
#define DCORE1_RTR7_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE1_RTR7_RTR_LBW_XACT_STAT_SECTION 0x8000

#define mmDCORE1_RTR7_RTR_E2E_XACT_STAT_BASE 0x1000007FFC37C700ull
#define DCORE1_RTR7_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE1_RTR7_RTR_E2E_XACT_STAT_SECTION 0x7800

#define mmDCORE1_RTR7_SPECIAL_BASE 0x1000007FFC37CE80ull
#define DCORE1_RTR7_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR7_SPECIAL_SECTION 0x1800

#define mmDCORE1_RTR7_DBG_ADDR_BASE 0x1000007FFC37D000ull
#define DCORE1_RTR7_DBG_ADDR_MAX_OFFSET 0x1000
#define DCORE1_RTR7_DBG_ADDR_SECTION 0xE800

#define mmDCORE1_RTR7_DBG_ADDR_SPECIAL_BASE 0x1000007FFC37DE80ull
#define DCORE1_RTR7_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_RTR7_DBG_ADDR_SPECIAL_SECTION 0x2180

#define mmDCORE1_SRAM0_BANK_BASE 0x1000007FFC380000ull
#define DCORE1_SRAM0_BANK_MAX_OFFSET 0x1000
#define DCORE1_SRAM0_BANK_SECTION 0xE800

#define mmDCORE1_SRAM0_BANK_SPECIAL_BASE 0x1000007FFC380E80ull
#define DCORE1_SRAM0_BANK_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_SRAM0_BANK_SPECIAL_SECTION 0x1800

#define mmDCORE1_SRAM0_RTR_BASE 0x1000007FFC381000ull
#define DCORE1_SRAM0_RTR_MAX_OFFSET 0x1000
#define DCORE1_SRAM0_RTR_SECTION 0xE800

#define mmDCORE1_SRAM0_RTR_SPECIAL_BASE 0x1000007FFC381E80ull
#define DCORE1_SRAM0_RTR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_SRAM0_RTR_SPECIAL_SECTION 0x1800

#define mmDCORE1_SRAM0_DBG_CNT_N_HBW_DBG_CNT_BASE 0x1000007FFC382000ull
#define DCORE1_SRAM0_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM0_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM0_DBG_CNT_S_HBW_DBG_CNT_BASE 0x1000007FFC382100ull
#define DCORE1_SRAM0_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM0_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM0_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x1000007FFC382200ull
#define DCORE1_SRAM0_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM0_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM0_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x1000007FFC382300ull
#define DCORE1_SRAM0_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM0_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM0_DBG_CNT_N_LBW_DBG_CNT_BASE 0x1000007FFC382400ull
#define DCORE1_SRAM0_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM0_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM0_DBG_CNT_S_LBW_DBG_CNT_BASE 0x1000007FFC382500ull
#define DCORE1_SRAM0_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM0_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM0_DBG_CNT_L_LBW_DBG_CNT_BASE 0x1000007FFC382600ull
#define DCORE1_SRAM0_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM0_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM0_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC382700ull
#define DCORE1_SRAM0_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM0_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM0_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC382780ull
#define DCORE1_SRAM0_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM0_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM0_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC382800ull
#define DCORE1_SRAM0_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM0_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM0_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC382880ull
#define DCORE1_SRAM0_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM0_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM0_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC382900ull
#define DCORE1_SRAM0_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM0_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM0_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC382980ull
#define DCORE1_SRAM0_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM0_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM0_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC382A00ull
#define DCORE1_SRAM0_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM0_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM0_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC382A80ull
#define DCORE1_SRAM0_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM0_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000

#define mmDCORE1_SRAM0_DBG_CNT_SPECIAL_BASE 0x1000007FFC382E80ull
#define DCORE1_SRAM0_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_SRAM0_DBG_CNT_SPECIAL_SECTION 0x5180

#define mmDCORE1_SRAM1_BANK_BASE 0x1000007FFC388000ull
#define DCORE1_SRAM1_BANK_MAX_OFFSET 0x1000
#define DCORE1_SRAM1_BANK_SECTION 0xE800

#define mmDCORE1_SRAM1_BANK_SPECIAL_BASE 0x1000007FFC388E80ull
#define DCORE1_SRAM1_BANK_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_SRAM1_BANK_SPECIAL_SECTION 0x1800

#define mmDCORE1_SRAM1_RTR_BASE 0x1000007FFC389000ull
#define DCORE1_SRAM1_RTR_MAX_OFFSET 0x1000
#define DCORE1_SRAM1_RTR_SECTION 0xE800

#define mmDCORE1_SRAM1_RTR_SPECIAL_BASE 0x1000007FFC389E80ull
#define DCORE1_SRAM1_RTR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_SRAM1_RTR_SPECIAL_SECTION 0x1800

#define mmDCORE1_SRAM1_DBG_CNT_N_HBW_DBG_CNT_BASE 0x1000007FFC38A000ull
#define DCORE1_SRAM1_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM1_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM1_DBG_CNT_S_HBW_DBG_CNT_BASE 0x1000007FFC38A100ull
#define DCORE1_SRAM1_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM1_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM1_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x1000007FFC38A200ull
#define DCORE1_SRAM1_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM1_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM1_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x1000007FFC38A300ull
#define DCORE1_SRAM1_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM1_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM1_DBG_CNT_N_LBW_DBG_CNT_BASE 0x1000007FFC38A400ull
#define DCORE1_SRAM1_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM1_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM1_DBG_CNT_S_LBW_DBG_CNT_BASE 0x1000007FFC38A500ull
#define DCORE1_SRAM1_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM1_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM1_DBG_CNT_L_LBW_DBG_CNT_BASE 0x1000007FFC38A600ull
#define DCORE1_SRAM1_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM1_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM1_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC38A700ull
#define DCORE1_SRAM1_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM1_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM1_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC38A780ull
#define DCORE1_SRAM1_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM1_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM1_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC38A800ull
#define DCORE1_SRAM1_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM1_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM1_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC38A880ull
#define DCORE1_SRAM1_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM1_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM1_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC38A900ull
#define DCORE1_SRAM1_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM1_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM1_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC38A980ull
#define DCORE1_SRAM1_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM1_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM1_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC38AA00ull
#define DCORE1_SRAM1_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM1_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM1_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC38AA80ull
#define DCORE1_SRAM1_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM1_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000

#define mmDCORE1_SRAM1_DBG_CNT_SPECIAL_BASE 0x1000007FFC38AE80ull
#define DCORE1_SRAM1_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_SRAM1_DBG_CNT_SPECIAL_SECTION 0x5180

#define mmDCORE1_SRAM2_BANK_BASE 0x1000007FFC390000ull
#define DCORE1_SRAM2_BANK_MAX_OFFSET 0x1000
#define DCORE1_SRAM2_BANK_SECTION 0xE800

#define mmDCORE1_SRAM2_BANK_SPECIAL_BASE 0x1000007FFC390E80ull
#define DCORE1_SRAM2_BANK_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_SRAM2_BANK_SPECIAL_SECTION 0x1800

#define mmDCORE1_SRAM2_RTR_BASE 0x1000007FFC391000ull
#define DCORE1_SRAM2_RTR_MAX_OFFSET 0x1000
#define DCORE1_SRAM2_RTR_SECTION 0xE800

#define mmDCORE1_SRAM2_RTR_SPECIAL_BASE 0x1000007FFC391E80ull
#define DCORE1_SRAM2_RTR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_SRAM2_RTR_SPECIAL_SECTION 0x1800

#define mmDCORE1_SRAM2_DBG_CNT_N_HBW_DBG_CNT_BASE 0x1000007FFC392000ull
#define DCORE1_SRAM2_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM2_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM2_DBG_CNT_S_HBW_DBG_CNT_BASE 0x1000007FFC392100ull
#define DCORE1_SRAM2_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM2_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM2_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x1000007FFC392200ull
#define DCORE1_SRAM2_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM2_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM2_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x1000007FFC392300ull
#define DCORE1_SRAM2_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM2_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM2_DBG_CNT_N_LBW_DBG_CNT_BASE 0x1000007FFC392400ull
#define DCORE1_SRAM2_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM2_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM2_DBG_CNT_S_LBW_DBG_CNT_BASE 0x1000007FFC392500ull
#define DCORE1_SRAM2_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM2_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM2_DBG_CNT_L_LBW_DBG_CNT_BASE 0x1000007FFC392600ull
#define DCORE1_SRAM2_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM2_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM2_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC392700ull
#define DCORE1_SRAM2_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM2_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM2_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC392780ull
#define DCORE1_SRAM2_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM2_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM2_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC392800ull
#define DCORE1_SRAM2_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM2_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM2_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC392880ull
#define DCORE1_SRAM2_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM2_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM2_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC392900ull
#define DCORE1_SRAM2_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM2_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM2_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC392980ull
#define DCORE1_SRAM2_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM2_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM2_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC392A00ull
#define DCORE1_SRAM2_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM2_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM2_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC392A80ull
#define DCORE1_SRAM2_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM2_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000

#define mmDCORE1_SRAM2_DBG_CNT_SPECIAL_BASE 0x1000007FFC392E80ull
#define DCORE1_SRAM2_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_SRAM2_DBG_CNT_SPECIAL_SECTION 0x5180

#define mmDCORE1_SRAM3_BANK_BASE 0x1000007FFC398000ull
#define DCORE1_SRAM3_BANK_MAX_OFFSET 0x1000
#define DCORE1_SRAM3_BANK_SECTION 0xE800

#define mmDCORE1_SRAM3_BANK_SPECIAL_BASE 0x1000007FFC398E80ull
#define DCORE1_SRAM3_BANK_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_SRAM3_BANK_SPECIAL_SECTION 0x1800

#define mmDCORE1_SRAM3_RTR_BASE 0x1000007FFC399000ull
#define DCORE1_SRAM3_RTR_MAX_OFFSET 0x1000
#define DCORE1_SRAM3_RTR_SECTION 0xE800

#define mmDCORE1_SRAM3_RTR_SPECIAL_BASE 0x1000007FFC399E80ull
#define DCORE1_SRAM3_RTR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_SRAM3_RTR_SPECIAL_SECTION 0x1800

#define mmDCORE1_SRAM3_DBG_CNT_N_HBW_DBG_CNT_BASE 0x1000007FFC39A000ull
#define DCORE1_SRAM3_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM3_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM3_DBG_CNT_S_HBW_DBG_CNT_BASE 0x1000007FFC39A100ull
#define DCORE1_SRAM3_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM3_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM3_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x1000007FFC39A200ull
#define DCORE1_SRAM3_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM3_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM3_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x1000007FFC39A300ull
#define DCORE1_SRAM3_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM3_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM3_DBG_CNT_N_LBW_DBG_CNT_BASE 0x1000007FFC39A400ull
#define DCORE1_SRAM3_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM3_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM3_DBG_CNT_S_LBW_DBG_CNT_BASE 0x1000007FFC39A500ull
#define DCORE1_SRAM3_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM3_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM3_DBG_CNT_L_LBW_DBG_CNT_BASE 0x1000007FFC39A600ull
#define DCORE1_SRAM3_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM3_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM3_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC39A700ull
#define DCORE1_SRAM3_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM3_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM3_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC39A780ull
#define DCORE1_SRAM3_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM3_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM3_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC39A800ull
#define DCORE1_SRAM3_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM3_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM3_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC39A880ull
#define DCORE1_SRAM3_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM3_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM3_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC39A900ull
#define DCORE1_SRAM3_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM3_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM3_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC39A980ull
#define DCORE1_SRAM3_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM3_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM3_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC39AA00ull
#define DCORE1_SRAM3_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM3_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM3_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC39AA80ull
#define DCORE1_SRAM3_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM3_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000

#define mmDCORE1_SRAM3_DBG_CNT_SPECIAL_BASE 0x1000007FFC39AE80ull
#define DCORE1_SRAM3_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_SRAM3_DBG_CNT_SPECIAL_SECTION 0x5180

#define mmDCORE1_SRAM4_BANK_BASE 0x1000007FFC3A0000ull
#define DCORE1_SRAM4_BANK_MAX_OFFSET 0x1000
#define DCORE1_SRAM4_BANK_SECTION 0xE800

#define mmDCORE1_SRAM4_BANK_SPECIAL_BASE 0x1000007FFC3A0E80ull
#define DCORE1_SRAM4_BANK_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_SRAM4_BANK_SPECIAL_SECTION 0x1800

#define mmDCORE1_SRAM4_RTR_BASE 0x1000007FFC3A1000ull
#define DCORE1_SRAM4_RTR_MAX_OFFSET 0x1000
#define DCORE1_SRAM4_RTR_SECTION 0xE800

#define mmDCORE1_SRAM4_RTR_SPECIAL_BASE 0x1000007FFC3A1E80ull
#define DCORE1_SRAM4_RTR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_SRAM4_RTR_SPECIAL_SECTION 0x1800

#define mmDCORE1_SRAM4_DBG_CNT_N_HBW_DBG_CNT_BASE 0x1000007FFC3A2000ull
#define DCORE1_SRAM4_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM4_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM4_DBG_CNT_S_HBW_DBG_CNT_BASE 0x1000007FFC3A2100ull
#define DCORE1_SRAM4_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM4_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM4_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x1000007FFC3A2200ull
#define DCORE1_SRAM4_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM4_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM4_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x1000007FFC3A2300ull
#define DCORE1_SRAM4_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM4_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM4_DBG_CNT_N_LBW_DBG_CNT_BASE 0x1000007FFC3A2400ull
#define DCORE1_SRAM4_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM4_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM4_DBG_CNT_S_LBW_DBG_CNT_BASE 0x1000007FFC3A2500ull
#define DCORE1_SRAM4_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM4_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM4_DBG_CNT_L_LBW_DBG_CNT_BASE 0x1000007FFC3A2600ull
#define DCORE1_SRAM4_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM4_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM4_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC3A2700ull
#define DCORE1_SRAM4_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM4_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM4_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC3A2780ull
#define DCORE1_SRAM4_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM4_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM4_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC3A2800ull
#define DCORE1_SRAM4_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM4_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM4_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC3A2880ull
#define DCORE1_SRAM4_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM4_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM4_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC3A2900ull
#define DCORE1_SRAM4_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM4_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM4_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC3A2980ull
#define DCORE1_SRAM4_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM4_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM4_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC3A2A00ull
#define DCORE1_SRAM4_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM4_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM4_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC3A2A80ull
#define DCORE1_SRAM4_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM4_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000

#define mmDCORE1_SRAM4_DBG_CNT_SPECIAL_BASE 0x1000007FFC3A2E80ull
#define DCORE1_SRAM4_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_SRAM4_DBG_CNT_SPECIAL_SECTION 0x5180

#define mmDCORE1_SRAM5_BANK_BASE 0x1000007FFC3A8000ull
#define DCORE1_SRAM5_BANK_MAX_OFFSET 0x1000
#define DCORE1_SRAM5_BANK_SECTION 0xE800

#define mmDCORE1_SRAM5_BANK_SPECIAL_BASE 0x1000007FFC3A8E80ull
#define DCORE1_SRAM5_BANK_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_SRAM5_BANK_SPECIAL_SECTION 0x1800

#define mmDCORE1_SRAM5_RTR_BASE 0x1000007FFC3A9000ull
#define DCORE1_SRAM5_RTR_MAX_OFFSET 0x1000
#define DCORE1_SRAM5_RTR_SECTION 0xE800

#define mmDCORE1_SRAM5_RTR_SPECIAL_BASE 0x1000007FFC3A9E80ull
#define DCORE1_SRAM5_RTR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_SRAM5_RTR_SPECIAL_SECTION 0x1800

#define mmDCORE1_SRAM5_DBG_CNT_N_HBW_DBG_CNT_BASE 0x1000007FFC3AA000ull
#define DCORE1_SRAM5_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM5_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM5_DBG_CNT_S_HBW_DBG_CNT_BASE 0x1000007FFC3AA100ull
#define DCORE1_SRAM5_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM5_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM5_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x1000007FFC3AA200ull
#define DCORE1_SRAM5_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM5_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM5_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x1000007FFC3AA300ull
#define DCORE1_SRAM5_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM5_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM5_DBG_CNT_N_LBW_DBG_CNT_BASE 0x1000007FFC3AA400ull
#define DCORE1_SRAM5_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM5_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM5_DBG_CNT_S_LBW_DBG_CNT_BASE 0x1000007FFC3AA500ull
#define DCORE1_SRAM5_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM5_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM5_DBG_CNT_L_LBW_DBG_CNT_BASE 0x1000007FFC3AA600ull
#define DCORE1_SRAM5_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM5_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM5_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC3AA700ull
#define DCORE1_SRAM5_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM5_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM5_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC3AA780ull
#define DCORE1_SRAM5_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM5_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM5_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC3AA800ull
#define DCORE1_SRAM5_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM5_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM5_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC3AA880ull
#define DCORE1_SRAM5_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM5_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM5_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC3AA900ull
#define DCORE1_SRAM5_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM5_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM5_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC3AA980ull
#define DCORE1_SRAM5_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM5_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM5_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC3AAA00ull
#define DCORE1_SRAM5_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM5_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM5_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC3AAA80ull
#define DCORE1_SRAM5_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM5_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000

#define mmDCORE1_SRAM5_DBG_CNT_SPECIAL_BASE 0x1000007FFC3AAE80ull
#define DCORE1_SRAM5_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_SRAM5_DBG_CNT_SPECIAL_SECTION 0x5180

#define mmDCORE1_SRAM6_BANK_BASE 0x1000007FFC3B0000ull
#define DCORE1_SRAM6_BANK_MAX_OFFSET 0x1000
#define DCORE1_SRAM6_BANK_SECTION 0xE800

#define mmDCORE1_SRAM6_BANK_SPECIAL_BASE 0x1000007FFC3B0E80ull
#define DCORE1_SRAM6_BANK_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_SRAM6_BANK_SPECIAL_SECTION 0x1800

#define mmDCORE1_SRAM6_RTR_BASE 0x1000007FFC3B1000ull
#define DCORE1_SRAM6_RTR_MAX_OFFSET 0x1000
#define DCORE1_SRAM6_RTR_SECTION 0xE800

#define mmDCORE1_SRAM6_RTR_SPECIAL_BASE 0x1000007FFC3B1E80ull
#define DCORE1_SRAM6_RTR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_SRAM6_RTR_SPECIAL_SECTION 0x1800

#define mmDCORE1_SRAM6_DBG_CNT_N_HBW_DBG_CNT_BASE 0x1000007FFC3B2000ull
#define DCORE1_SRAM6_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM6_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM6_DBG_CNT_S_HBW_DBG_CNT_BASE 0x1000007FFC3B2100ull
#define DCORE1_SRAM6_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM6_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM6_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x1000007FFC3B2200ull
#define DCORE1_SRAM6_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM6_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM6_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x1000007FFC3B2300ull
#define DCORE1_SRAM6_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM6_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM6_DBG_CNT_N_LBW_DBG_CNT_BASE 0x1000007FFC3B2400ull
#define DCORE1_SRAM6_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM6_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM6_DBG_CNT_S_LBW_DBG_CNT_BASE 0x1000007FFC3B2500ull
#define DCORE1_SRAM6_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM6_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM6_DBG_CNT_L_LBW_DBG_CNT_BASE 0x1000007FFC3B2600ull
#define DCORE1_SRAM6_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM6_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM6_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC3B2700ull
#define DCORE1_SRAM6_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM6_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM6_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC3B2780ull
#define DCORE1_SRAM6_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM6_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM6_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC3B2800ull
#define DCORE1_SRAM6_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM6_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM6_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC3B2880ull
#define DCORE1_SRAM6_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM6_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM6_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC3B2900ull
#define DCORE1_SRAM6_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM6_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM6_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC3B2980ull
#define DCORE1_SRAM6_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM6_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM6_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC3B2A00ull
#define DCORE1_SRAM6_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM6_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM6_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC3B2A80ull
#define DCORE1_SRAM6_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM6_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000

#define mmDCORE1_SRAM6_DBG_CNT_SPECIAL_BASE 0x1000007FFC3B2E80ull
#define DCORE1_SRAM6_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_SRAM6_DBG_CNT_SPECIAL_SECTION 0x5180

#define mmDCORE1_SRAM7_BANK_BASE 0x1000007FFC3B8000ull
#define DCORE1_SRAM7_BANK_MAX_OFFSET 0x1000
#define DCORE1_SRAM7_BANK_SECTION 0xE800

#define mmDCORE1_SRAM7_BANK_SPECIAL_BASE 0x1000007FFC3B8E80ull
#define DCORE1_SRAM7_BANK_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_SRAM7_BANK_SPECIAL_SECTION 0x1800

#define mmDCORE1_SRAM7_RTR_BASE 0x1000007FFC3B9000ull
#define DCORE1_SRAM7_RTR_MAX_OFFSET 0x1000
#define DCORE1_SRAM7_RTR_SECTION 0xE800

#define mmDCORE1_SRAM7_RTR_SPECIAL_BASE 0x1000007FFC3B9E80ull
#define DCORE1_SRAM7_RTR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_SRAM7_RTR_SPECIAL_SECTION 0x1800

#define mmDCORE1_SRAM7_DBG_CNT_N_HBW_DBG_CNT_BASE 0x1000007FFC3BA000ull
#define DCORE1_SRAM7_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM7_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM7_DBG_CNT_S_HBW_DBG_CNT_BASE 0x1000007FFC3BA100ull
#define DCORE1_SRAM7_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM7_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM7_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x1000007FFC3BA200ull
#define DCORE1_SRAM7_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM7_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM7_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x1000007FFC3BA300ull
#define DCORE1_SRAM7_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM7_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM7_DBG_CNT_N_LBW_DBG_CNT_BASE 0x1000007FFC3BA400ull
#define DCORE1_SRAM7_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM7_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM7_DBG_CNT_S_LBW_DBG_CNT_BASE 0x1000007FFC3BA500ull
#define DCORE1_SRAM7_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM7_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM7_DBG_CNT_L_LBW_DBG_CNT_BASE 0x1000007FFC3BA600ull
#define DCORE1_SRAM7_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE1_SRAM7_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE1_SRAM7_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC3BA700ull
#define DCORE1_SRAM7_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM7_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM7_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC3BA780ull
#define DCORE1_SRAM7_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM7_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM7_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC3BA800ull
#define DCORE1_SRAM7_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM7_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM7_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC3BA880ull
#define DCORE1_SRAM7_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM7_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM7_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC3BA900ull
#define DCORE1_SRAM7_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM7_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM7_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC3BA980ull
#define DCORE1_SRAM7_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM7_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM7_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC3BAA00ull
#define DCORE1_SRAM7_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM7_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE1_SRAM7_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC3BAA80ull
#define DCORE1_SRAM7_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE1_SRAM7_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000

#define mmDCORE1_SRAM7_DBG_CNT_SPECIAL_BASE 0x1000007FFC3BAE80ull
#define DCORE1_SRAM7_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_SRAM7_DBG_CNT_SPECIAL_SECTION 0x5180

#define mmDCORE1_EDMA0_QM_DCCM_BASE 0x1000007FFC3C0000ull
#define DCORE1_EDMA0_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE1_EDMA0_QM_DCCM_SECTION 0x8000

#define mmDCORE1_EDMA0_QM_ARC_AUX_BASE 0x1000007FFC3C8000ull
#define DCORE1_EDMA0_QM_ARC_AUX_MAX_OFFSET 0x1000
#define DCORE1_EDMA0_QM_ARC_AUX_SECTION 0xE800

#define mmDCORE1_EDMA0_QM_ARC_AUX_SPECIAL_BASE 0x1000007FFC3C8E80ull
#define DCORE1_EDMA0_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_EDMA0_QM_ARC_AUX_SPECIAL_SECTION 0x1180

#define mmDCORE1_EDMA0_QM_BASE 0x1000007FFC3CA000ull
#define DCORE1_EDMA0_QM_MAX_OFFSET 0x1000
#define DCORE1_EDMA0_QM_SECTION 0x9000

#define mmDCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFC3CA900ull
#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFC3CA908ull
#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFC3CA910ull
#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFC3CA918ull
#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFC3CA920ull
#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFC3CA928ull
#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFC3CA930ull
#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFC3CA938ull
#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFC3CA940ull
#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFC3CA948ull
#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFC3CA950ull
#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFC3CA958ull
#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFC3CA960ull
#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFC3CA968ull
#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFC3CA970ull
#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFC3CA978ull
#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE1_EDMA0_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE1_EDMA0_QM_AXUSER_SECURED_BASE 0x1000007FFC3CAB00ull
#define DCORE1_EDMA0_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE1_EDMA0_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE1_EDMA0_QM_AXUSER_NONSECURED_BASE 0x1000007FFC3CAB80ull
#define DCORE1_EDMA0_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE1_EDMA0_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE1_EDMA0_QM_DBG_HBW_BASE 0x1000007FFC3CAC00ull
#define DCORE1_EDMA0_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_EDMA0_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE1_EDMA0_QM_DBG_LBW_BASE 0x1000007FFC3CAC80ull
#define DCORE1_EDMA0_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_EDMA0_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE1_EDMA0_QM_CGM_BASE 0x1000007FFC3CAD80ull
#define DCORE1_EDMA0_QM_CGM_MAX_OFFSET 0xC000
#define DCORE1_EDMA0_QM_CGM_SECTION 0x1000

#define mmDCORE1_EDMA0_QM_SPECIAL_BASE 0x1000007FFC3CAE80ull
#define DCORE1_EDMA0_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_EDMA0_QM_SPECIAL_SECTION 0x1800

#define mmDCORE1_EDMA0_CORE_BASE 0x1000007FFC3CB000ull
#define DCORE1_EDMA0_CORE_MAX_OFFSET 0x1000
#define DCORE1_EDMA0_CORE_SECTION 0x8000

#define mmDCORE1_EDMA0_CORE_CTX_AXUSER_BASE 0x1000007FFC3CB800ull
#define DCORE1_EDMA0_CORE_CTX_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_EDMA0_CORE_CTX_AXUSER_SECTION 0x6000

#define mmDCORE1_EDMA0_CORE_CTX_BASE 0x1000007FFC3CB860ull
#define DCORE1_EDMA0_CORE_CTX_MAX_OFFSET 0x9000
#define DCORE1_EDMA0_CORE_CTX_SECTION 0x5A00

#define mmDCORE1_EDMA0_CORE_KDMA_CGM_BASE 0x1000007FFC3CBE00ull
#define DCORE1_EDMA0_CORE_KDMA_CGM_MAX_OFFSET 0xC000
#define DCORE1_EDMA0_CORE_KDMA_CGM_SECTION 0x8000

#define mmDCORE1_EDMA0_CORE_SPECIAL_BASE 0x1000007FFC3CBE80ull
#define DCORE1_EDMA0_CORE_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_EDMA0_CORE_SPECIAL_SECTION 0x1800

#define mmDCORE1_EDMA0_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC3CC000ull
#define DCORE1_EDMA0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE1_EDMA0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE1_EDMA0_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC3CC200ull
#define DCORE1_EDMA0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE1_EDMA0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE1_EDMA0_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC3CC400ull
#define DCORE1_EDMA0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE1_EDMA0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE1_EDMA0_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC3CC600ull
#define DCORE1_EDMA0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE1_EDMA0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE1_EDMA0_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC3CC800ull
#define DCORE1_EDMA0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE1_EDMA0_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE1_EDMA0_MSTR_IF_AXUSER_BASE 0x1000007FFC3CCA80ull
#define DCORE1_EDMA0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_EDMA0_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE1_EDMA0_MSTR_IF_DBG_HBW_BASE 0x1000007FFC3CCB00ull
#define DCORE1_EDMA0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_EDMA0_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE1_EDMA0_MSTR_IF_DBG_LBW_BASE 0x1000007FFC3CCB80ull
#define DCORE1_EDMA0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_EDMA0_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE1_EDMA0_MSTR_IF_CORE_HBW_BASE 0x1000007FFC3CCC00ull
#define DCORE1_EDMA0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE1_EDMA0_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE1_EDMA0_MSTR_IF_CORE_LBW_BASE 0x1000007FFC3CCD80ull
#define DCORE1_EDMA0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE1_EDMA0_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE1_EDMA0_MSTR_IF_SPECIAL_BASE 0x1000007FFC3CCE80ull
#define DCORE1_EDMA0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_EDMA0_MSTR_IF_SPECIAL_SECTION 0x3180

#define mmDCORE1_EDMA1_QM_DCCM_BASE 0x1000007FFC3D0000ull
#define DCORE1_EDMA1_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE1_EDMA1_QM_DCCM_SECTION 0x8000

#define mmDCORE1_EDMA1_QM_ARC_AUX_BASE 0x1000007FFC3D8000ull
#define DCORE1_EDMA1_QM_ARC_AUX_MAX_OFFSET 0x1000
#define DCORE1_EDMA1_QM_ARC_AUX_SECTION 0xE800

#define mmDCORE1_EDMA1_QM_ARC_AUX_SPECIAL_BASE 0x1000007FFC3D8E80ull
#define DCORE1_EDMA1_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_EDMA1_QM_ARC_AUX_SPECIAL_SECTION 0x1180

#define mmDCORE1_EDMA1_QM_BASE 0x1000007FFC3DA000ull
#define DCORE1_EDMA1_QM_MAX_OFFSET 0x1000
#define DCORE1_EDMA1_QM_SECTION 0x9000

#define mmDCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFC3DA900ull
#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFC3DA908ull
#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFC3DA910ull
#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFC3DA918ull
#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFC3DA920ull
#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFC3DA928ull
#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFC3DA930ull
#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFC3DA938ull
#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFC3DA940ull
#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFC3DA948ull
#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFC3DA950ull
#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFC3DA958ull
#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFC3DA960ull
#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFC3DA968ull
#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFC3DA970ull
#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFC3DA978ull
#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE1_EDMA1_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE1_EDMA1_QM_AXUSER_SECURED_BASE 0x1000007FFC3DAB00ull
#define DCORE1_EDMA1_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE1_EDMA1_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE1_EDMA1_QM_AXUSER_NONSECURED_BASE 0x1000007FFC3DAB80ull
#define DCORE1_EDMA1_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE1_EDMA1_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE1_EDMA1_QM_DBG_HBW_BASE 0x1000007FFC3DAC00ull
#define DCORE1_EDMA1_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_EDMA1_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE1_EDMA1_QM_DBG_LBW_BASE 0x1000007FFC3DAC80ull
#define DCORE1_EDMA1_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_EDMA1_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE1_EDMA1_QM_CGM_BASE 0x1000007FFC3DAD80ull
#define DCORE1_EDMA1_QM_CGM_MAX_OFFSET 0xC000
#define DCORE1_EDMA1_QM_CGM_SECTION 0x1000

#define mmDCORE1_EDMA1_QM_SPECIAL_BASE 0x1000007FFC3DAE80ull
#define DCORE1_EDMA1_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_EDMA1_QM_SPECIAL_SECTION 0x1800

#define mmDCORE1_EDMA1_CORE_BASE 0x1000007FFC3DB000ull
#define DCORE1_EDMA1_CORE_MAX_OFFSET 0x1000
#define DCORE1_EDMA1_CORE_SECTION 0x8000

#define mmDCORE1_EDMA1_CORE_CTX_AXUSER_BASE 0x1000007FFC3DB800ull
#define DCORE1_EDMA1_CORE_CTX_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_EDMA1_CORE_CTX_AXUSER_SECTION 0x6000

#define mmDCORE1_EDMA1_CORE_CTX_BASE 0x1000007FFC3DB860ull
#define DCORE1_EDMA1_CORE_CTX_MAX_OFFSET 0x9000
#define DCORE1_EDMA1_CORE_CTX_SECTION 0x5A00

#define mmDCORE1_EDMA1_CORE_KDMA_CGM_BASE 0x1000007FFC3DBE00ull
#define DCORE1_EDMA1_CORE_KDMA_CGM_MAX_OFFSET 0xC000
#define DCORE1_EDMA1_CORE_KDMA_CGM_SECTION 0x8000

#define mmDCORE1_EDMA1_CORE_SPECIAL_BASE 0x1000007FFC3DBE80ull
#define DCORE1_EDMA1_CORE_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_EDMA1_CORE_SPECIAL_SECTION 0x1800

#define mmDCORE1_EDMA1_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC3DC000ull
#define DCORE1_EDMA1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE1_EDMA1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE1_EDMA1_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC3DC200ull
#define DCORE1_EDMA1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE1_EDMA1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE1_EDMA1_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC3DC400ull
#define DCORE1_EDMA1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE1_EDMA1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE1_EDMA1_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC3DC600ull
#define DCORE1_EDMA1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE1_EDMA1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE1_EDMA1_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC3DC800ull
#define DCORE1_EDMA1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE1_EDMA1_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE1_EDMA1_MSTR_IF_AXUSER_BASE 0x1000007FFC3DCA80ull
#define DCORE1_EDMA1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_EDMA1_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE1_EDMA1_MSTR_IF_DBG_HBW_BASE 0x1000007FFC3DCB00ull
#define DCORE1_EDMA1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_EDMA1_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE1_EDMA1_MSTR_IF_DBG_LBW_BASE 0x1000007FFC3DCB80ull
#define DCORE1_EDMA1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_EDMA1_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE1_EDMA1_MSTR_IF_CORE_HBW_BASE 0x1000007FFC3DCC00ull
#define DCORE1_EDMA1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE1_EDMA1_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE1_EDMA1_MSTR_IF_CORE_LBW_BASE 0x1000007FFC3DCD80ull
#define DCORE1_EDMA1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE1_EDMA1_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE1_EDMA1_MSTR_IF_SPECIAL_BASE 0x1000007FFC3DCE80ull
#define DCORE1_EDMA1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_EDMA1_MSTR_IF_SPECIAL_SECTION 0x3180

#define mmDCORE1_DEC0_CMD_BASE 0x1000007FFC3E0000ull
#define DCORE1_DEC0_CMD_MAX_OFFSET 0x1100
#define DCORE1_DEC0_CMD_SECTION 0x1000

#define mmDCORE1_DEC0_VSI_BASE 0x1000007FFC3E1000ull
#define DCORE1_DEC0_VSI_MAX_OFFSET 0x6FC0
#define DCORE1_DEC0_VSI_SECTION 0x1000

#define mmDCORE1_DEC0_L2C_BASE 0x1000007FFC3E2000ull
#define DCORE1_DEC0_L2C_MAX_OFFSET 0x39C0
#define DCORE1_DEC0_L2C_SECTION 0x1000

#define mmDCORE1_VDEC0_BRDG_CTRL_BASE 0x1000007FFC3E3000ull
#define DCORE1_VDEC0_BRDG_CTRL_MAX_OFFSET 0x1000
#define DCORE1_VDEC0_BRDG_CTRL_SECTION 0x8000

#define mmDCORE1_VDEC0_BRDG_CTRL_AXUSER_MSIX_VCD_BASE 0x1000007FFC3E3800ull
#define DCORE1_VDEC0_BRDG_CTRL_AXUSER_MSIX_VCD_MAX_OFFSET 0x5000
#define DCORE1_VDEC0_BRDG_CTRL_AXUSER_MSIX_VCD_SECTION 0x1000

#define mmDCORE1_VDEC0_BRDG_CTRL_AXUSER_MSIX_L2C_BASE 0x1000007FFC3E3900ull
#define DCORE1_VDEC0_BRDG_CTRL_AXUSER_MSIX_L2C_MAX_OFFSET 0x5000
#define DCORE1_VDEC0_BRDG_CTRL_AXUSER_MSIX_L2C_SECTION 0x1000

#define mmDCORE1_VDEC0_BRDG_CTRL_AXUSER_MSIX_NRM_BASE 0x1000007FFC3E3A00ull
#define DCORE1_VDEC0_BRDG_CTRL_AXUSER_MSIX_NRM_MAX_OFFSET 0x5000
#define DCORE1_VDEC0_BRDG_CTRL_AXUSER_MSIX_NRM_SECTION 0x1000

#define mmDCORE1_VDEC0_BRDG_CTRL_AXUSER_MSIX_ABNRM_BASE 0x1000007FFC3E3B00ull
#define DCORE1_VDEC0_BRDG_CTRL_AXUSER_MSIX_ABNRM_MAX_OFFSET 0x5000
#define DCORE1_VDEC0_BRDG_CTRL_AXUSER_MSIX_ABNRM_SECTION 0x1000

#define mmDCORE1_VDEC0_BRDG_CTRL_AXUSER_DEC_BASE 0x1000007FFC3E3C00ull
#define DCORE1_VDEC0_BRDG_CTRL_AXUSER_DEC_MAX_OFFSET 0x5000
#define DCORE1_VDEC0_BRDG_CTRL_AXUSER_DEC_SECTION 0x2800

#define mmDCORE1_VDEC0_BRDG_CTRL_SPECIAL_BASE 0x1000007FFC3E3E80ull
#define DCORE1_VDEC0_BRDG_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_VDEC0_BRDG_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE1_VDEC0_CTRL_BASE 0x1000007FFC3E4000ull
#define DCORE1_VDEC0_CTRL_MAX_OFFSET 0x1000
#define DCORE1_VDEC0_CTRL_SECTION 0xE800

#define mmDCORE1_VDEC0_CTRL_SPECIAL_BASE 0x1000007FFC3E4E80ull
#define DCORE1_VDEC0_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_VDEC0_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE1_VDEC0_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC3E5000ull
#define DCORE1_VDEC0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE1_VDEC0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE1_VDEC0_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC3E5200ull
#define DCORE1_VDEC0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE1_VDEC0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE1_VDEC0_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC3E5400ull
#define DCORE1_VDEC0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE1_VDEC0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE1_VDEC0_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC3E5600ull
#define DCORE1_VDEC0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE1_VDEC0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE1_VDEC0_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC3E5800ull
#define DCORE1_VDEC0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE1_VDEC0_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE1_VDEC0_MSTR_IF_AXUSER_BASE 0x1000007FFC3E5A80ull
#define DCORE1_VDEC0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_VDEC0_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE1_VDEC0_MSTR_IF_DBG_HBW_BASE 0x1000007FFC3E5B00ull
#define DCORE1_VDEC0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_VDEC0_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE1_VDEC0_MSTR_IF_DBG_LBW_BASE 0x1000007FFC3E5B80ull
#define DCORE1_VDEC0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_VDEC0_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE1_VDEC0_MSTR_IF_CORE_HBW_BASE 0x1000007FFC3E5C00ull
#define DCORE1_VDEC0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE1_VDEC0_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE1_VDEC0_MSTR_IF_CORE_LBW_BASE 0x1000007FFC3E5D80ull
#define DCORE1_VDEC0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE1_VDEC0_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE1_VDEC0_MSTR_IF_SPECIAL_BASE 0x1000007FFC3E5E80ull
#define DCORE1_VDEC0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_VDEC0_MSTR_IF_SPECIAL_SECTION 0xA180

#define mmDCORE1_DEC1_CMD_BASE 0x1000007FFC3F0000ull
#define DCORE1_DEC1_CMD_MAX_OFFSET 0x1100
#define DCORE1_DEC1_CMD_SECTION 0x1000

#define mmDCORE1_DEC1_VSI_BASE 0x1000007FFC3F1000ull
#define DCORE1_DEC1_VSI_MAX_OFFSET 0x6FC0
#define DCORE1_DEC1_VSI_SECTION 0x1000

#define mmDCORE1_DEC1_L2C_BASE 0x1000007FFC3F2000ull
#define DCORE1_DEC1_L2C_MAX_OFFSET 0x39C0
#define DCORE1_DEC1_L2C_SECTION 0x1000

#define mmDCORE1_VDEC1_BRDG_CTRL_BASE 0x1000007FFC3F3000ull
#define DCORE1_VDEC1_BRDG_CTRL_MAX_OFFSET 0x1000
#define DCORE1_VDEC1_BRDG_CTRL_SECTION 0x8000

#define mmDCORE1_VDEC1_BRDG_CTRL_AXUSER_MSIX_VCD_BASE 0x1000007FFC3F3800ull
#define DCORE1_VDEC1_BRDG_CTRL_AXUSER_MSIX_VCD_MAX_OFFSET 0x5000
#define DCORE1_VDEC1_BRDG_CTRL_AXUSER_MSIX_VCD_SECTION 0x1000

#define mmDCORE1_VDEC1_BRDG_CTRL_AXUSER_MSIX_L2C_BASE 0x1000007FFC3F3900ull
#define DCORE1_VDEC1_BRDG_CTRL_AXUSER_MSIX_L2C_MAX_OFFSET 0x5000
#define DCORE1_VDEC1_BRDG_CTRL_AXUSER_MSIX_L2C_SECTION 0x1000

#define mmDCORE1_VDEC1_BRDG_CTRL_AXUSER_MSIX_NRM_BASE 0x1000007FFC3F3A00ull
#define DCORE1_VDEC1_BRDG_CTRL_AXUSER_MSIX_NRM_MAX_OFFSET 0x5000
#define DCORE1_VDEC1_BRDG_CTRL_AXUSER_MSIX_NRM_SECTION 0x1000

#define mmDCORE1_VDEC1_BRDG_CTRL_AXUSER_MSIX_ABNRM_BASE 0x1000007FFC3F3B00ull
#define DCORE1_VDEC1_BRDG_CTRL_AXUSER_MSIX_ABNRM_MAX_OFFSET 0x5000
#define DCORE1_VDEC1_BRDG_CTRL_AXUSER_MSIX_ABNRM_SECTION 0x1000

#define mmDCORE1_VDEC1_BRDG_CTRL_AXUSER_DEC_BASE 0x1000007FFC3F3C00ull
#define DCORE1_VDEC1_BRDG_CTRL_AXUSER_DEC_MAX_OFFSET 0x5000
#define DCORE1_VDEC1_BRDG_CTRL_AXUSER_DEC_SECTION 0x2800

#define mmDCORE1_VDEC1_BRDG_CTRL_SPECIAL_BASE 0x1000007FFC3F3E80ull
#define DCORE1_VDEC1_BRDG_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_VDEC1_BRDG_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE1_VDEC1_CTRL_BASE 0x1000007FFC3F4000ull
#define DCORE1_VDEC1_CTRL_MAX_OFFSET 0x1000
#define DCORE1_VDEC1_CTRL_SECTION 0xE800

#define mmDCORE1_VDEC1_CTRL_SPECIAL_BASE 0x1000007FFC3F4E80ull
#define DCORE1_VDEC1_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_VDEC1_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE1_VDEC1_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC3F5000ull
#define DCORE1_VDEC1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE1_VDEC1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE1_VDEC1_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC3F5200ull
#define DCORE1_VDEC1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE1_VDEC1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE1_VDEC1_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC3F5400ull
#define DCORE1_VDEC1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE1_VDEC1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE1_VDEC1_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC3F5600ull
#define DCORE1_VDEC1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE1_VDEC1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE1_VDEC1_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC3F5800ull
#define DCORE1_VDEC1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE1_VDEC1_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE1_VDEC1_MSTR_IF_AXUSER_BASE 0x1000007FFC3F5A80ull
#define DCORE1_VDEC1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE1_VDEC1_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE1_VDEC1_MSTR_IF_DBG_HBW_BASE 0x1000007FFC3F5B00ull
#define DCORE1_VDEC1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE1_VDEC1_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE1_VDEC1_MSTR_IF_DBG_LBW_BASE 0x1000007FFC3F5B80ull
#define DCORE1_VDEC1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE1_VDEC1_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE1_VDEC1_MSTR_IF_CORE_HBW_BASE 0x1000007FFC3F5C00ull
#define DCORE1_VDEC1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE1_VDEC1_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE1_VDEC1_MSTR_IF_CORE_LBW_BASE 0x1000007FFC3F5D80ull
#define DCORE1_VDEC1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE1_VDEC1_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE1_VDEC1_MSTR_IF_SPECIAL_BASE 0x1000007FFC3F5E80ull
#define DCORE1_VDEC1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_VDEC1_MSTR_IF_SPECIAL_SECTION 0xA180

#define mmDCORE2_TPC0_QM_DCCM_BASE 0x1000007FFC400000ull
#define DCORE2_TPC0_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE2_TPC0_QM_DCCM_SECTION 0x8000

#define mmDCORE2_TPC0_QM_ARC_AUX_BASE 0x1000007FFC408000ull
#define DCORE2_TPC0_QM_ARC_AUX_MAX_OFFSET 0x1000
#define DCORE2_TPC0_QM_ARC_AUX_SECTION 0xE800

#define mmDCORE2_TPC0_QM_ARC_AUX_SPECIAL_BASE 0x1000007FFC408E80ull
#define DCORE2_TPC0_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC0_QM_ARC_AUX_SPECIAL_SECTION 0x1180

#define mmDCORE2_TPC0_QM_BASE 0x1000007FFC40A000ull
#define DCORE2_TPC0_QM_MAX_OFFSET 0x1000
#define DCORE2_TPC0_QM_SECTION 0x9000

#define mmDCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFC40A900ull
#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFC40A908ull
#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFC40A910ull
#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFC40A918ull
#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFC40A920ull
#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFC40A928ull
#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFC40A930ull
#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFC40A938ull
#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFC40A940ull
#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFC40A948ull
#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFC40A950ull
#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFC40A958ull
#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFC40A960ull
#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFC40A968ull
#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFC40A970ull
#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFC40A978ull
#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE2_TPC0_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE2_TPC0_QM_AXUSER_SECURED_BASE 0x1000007FFC40AB00ull
#define DCORE2_TPC0_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE2_TPC0_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE2_TPC0_QM_AXUSER_NONSECURED_BASE 0x1000007FFC40AB80ull
#define DCORE2_TPC0_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE2_TPC0_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE2_TPC0_QM_DBG_HBW_BASE 0x1000007FFC40AC00ull
#define DCORE2_TPC0_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_TPC0_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE2_TPC0_QM_DBG_LBW_BASE 0x1000007FFC40AC80ull
#define DCORE2_TPC0_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_TPC0_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE2_TPC0_QM_CGM_BASE 0x1000007FFC40AD80ull
#define DCORE2_TPC0_QM_CGM_MAX_OFFSET 0xC000
#define DCORE2_TPC0_QM_CGM_SECTION 0x1000

#define mmDCORE2_TPC0_QM_SPECIAL_BASE 0x1000007FFC40AE80ull
#define DCORE2_TPC0_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC0_QM_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC0_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFC40B000ull
#define DCORE2_TPC0_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE2_TPC0_QM_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC0_CFG_BASE 0x1000007FFC40B000ull
#define DCORE2_TPC0_CFG_MAX_OFFSET 0x1000
#define DCORE2_TPC0_CFG_SECTION 0x5000

#define mmDCORE2_TPC0_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFC40B050ull
#define DCORE2_TPC0_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE2_TPC0_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE2_TPC0_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFC40B0A0ull
#define DCORE2_TPC0_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE2_TPC0_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE2_TPC0_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFC40B0F0ull
#define DCORE2_TPC0_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE2_TPC0_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE2_TPC0_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFC40B140ull
#define DCORE2_TPC0_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE2_TPC0_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE2_TPC0_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFC40B190ull
#define DCORE2_TPC0_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE2_TPC0_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE2_TPC0_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFC40B1E0ull
#define DCORE2_TPC0_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE2_TPC0_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE2_TPC0_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFC40B230ull
#define DCORE2_TPC0_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE2_TPC0_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE2_TPC0_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFC40B280ull
#define DCORE2_TPC0_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE2_TPC0_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE2_TPC0_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFC40B2D0ull
#define DCORE2_TPC0_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE2_TPC0_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE2_TPC0_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFC40B320ull
#define DCORE2_TPC0_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE2_TPC0_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE2_TPC0_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFC40B370ull
#define DCORE2_TPC0_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE2_TPC0_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE2_TPC0_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFC40B3C0ull
#define DCORE2_TPC0_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE2_TPC0_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE2_TPC0_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFC40B410ull
#define DCORE2_TPC0_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE2_TPC0_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE2_TPC0_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFC40B460ull
#define DCORE2_TPC0_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE2_TPC0_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE2_TPC0_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFC40B4B0ull
#define DCORE2_TPC0_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE2_TPC0_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE2_TPC0_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFC40B500ull
#define DCORE2_TPC0_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE2_TPC0_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE2_TPC0_CFG_KERNEL_BASE 0x1000007FFC40B508ull
#define DCORE2_TPC0_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE2_TPC0_CFG_KERNEL_SECTION 0xD400

#define mmDCORE2_TPC0_CFG_QM_TENSOR_0_BASE 0x1000007FFC40B5DCull
#define DCORE2_TPC0_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE2_TPC0_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE2_TPC0_CFG_QM_TENSOR_1_BASE 0x1000007FFC40B62Cull
#define DCORE2_TPC0_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE2_TPC0_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE2_TPC0_CFG_QM_TENSOR_2_BASE 0x1000007FFC40B67Cull
#define DCORE2_TPC0_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE2_TPC0_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE2_TPC0_CFG_QM_TENSOR_3_BASE 0x1000007FFC40B6CCull
#define DCORE2_TPC0_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE2_TPC0_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE2_TPC0_CFG_QM_TENSOR_4_BASE 0x1000007FFC40B71Cull
#define DCORE2_TPC0_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE2_TPC0_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE2_TPC0_CFG_QM_TENSOR_5_BASE 0x1000007FFC40B76Cull
#define DCORE2_TPC0_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE2_TPC0_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE2_TPC0_CFG_QM_TENSOR_6_BASE 0x1000007FFC40B7BCull
#define DCORE2_TPC0_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE2_TPC0_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE2_TPC0_CFG_QM_TENSOR_7_BASE 0x1000007FFC40B80Cull
#define DCORE2_TPC0_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE2_TPC0_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE2_TPC0_CFG_QM_TENSOR_8_BASE 0x1000007FFC40B85Cull
#define DCORE2_TPC0_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE2_TPC0_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE2_TPC0_CFG_QM_TENSOR_9_BASE 0x1000007FFC40B8ACull
#define DCORE2_TPC0_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE2_TPC0_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE2_TPC0_CFG_QM_TENSOR_10_BASE 0x1000007FFC40B8FCull
#define DCORE2_TPC0_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE2_TPC0_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE2_TPC0_CFG_QM_TENSOR_11_BASE 0x1000007FFC40B94Cull
#define DCORE2_TPC0_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE2_TPC0_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE2_TPC0_CFG_QM_TENSOR_12_BASE 0x1000007FFC40B99Cull
#define DCORE2_TPC0_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE2_TPC0_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE2_TPC0_CFG_QM_TENSOR_13_BASE 0x1000007FFC40B9ECull
#define DCORE2_TPC0_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE2_TPC0_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE2_TPC0_CFG_QM_TENSOR_14_BASE 0x1000007FFC40BA3Cull
#define DCORE2_TPC0_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE2_TPC0_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE2_TPC0_CFG_QM_TENSOR_15_BASE 0x1000007FFC40BA8Cull
#define DCORE2_TPC0_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE2_TPC0_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE2_TPC0_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFC40BADCull
#define DCORE2_TPC0_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE2_TPC0_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE2_TPC0_CFG_QM_BASE 0x1000007FFC40BAE4ull
#define DCORE2_TPC0_CFG_QM_MAX_OFFSET 0xD400
#define DCORE2_TPC0_CFG_QM_SECTION 0x31C0

#define mmDCORE2_TPC0_CFG_AXUSER_BASE 0x1000007FFC40BE00ull
#define DCORE2_TPC0_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_TPC0_CFG_AXUSER_SECTION 0x8000

#define mmDCORE2_TPC0_CFG_SPECIAL_BASE 0x1000007FFC40BE80ull
#define DCORE2_TPC0_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC0_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC0_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC40C000ull
#define DCORE2_TPC0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE2_TPC0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE2_TPC0_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC40C200ull
#define DCORE2_TPC0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE2_TPC0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE2_TPC0_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC40C400ull
#define DCORE2_TPC0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE2_TPC0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE2_TPC0_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC40C600ull
#define DCORE2_TPC0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE2_TPC0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE2_TPC0_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC40C800ull
#define DCORE2_TPC0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE2_TPC0_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE2_TPC0_MSTR_IF_AXUSER_BASE 0x1000007FFC40CA80ull
#define DCORE2_TPC0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_TPC0_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE2_TPC0_MSTR_IF_DBG_HBW_BASE 0x1000007FFC40CB00ull
#define DCORE2_TPC0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_TPC0_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE2_TPC0_MSTR_IF_DBG_LBW_BASE 0x1000007FFC40CB80ull
#define DCORE2_TPC0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_TPC0_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE2_TPC0_MSTR_IF_CORE_HBW_BASE 0x1000007FFC40CC00ull
#define DCORE2_TPC0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE2_TPC0_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE2_TPC0_MSTR_IF_CORE_LBW_BASE 0x1000007FFC40CD80ull
#define DCORE2_TPC0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE2_TPC0_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE2_TPC0_MSTR_IF_SPECIAL_BASE 0x1000007FFC40CE80ull
#define DCORE2_TPC0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC0_MSTR_IF_SPECIAL_SECTION 0x3180

#define mmDCORE2_TPC1_QM_DCCM_BASE 0x1000007FFC410000ull
#define DCORE2_TPC1_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE2_TPC1_QM_DCCM_SECTION 0x8000

#define mmDCORE2_TPC1_QM_ARC_AUX_BASE 0x1000007FFC418000ull
#define DCORE2_TPC1_QM_ARC_AUX_MAX_OFFSET 0x1000
#define DCORE2_TPC1_QM_ARC_AUX_SECTION 0xE800

#define mmDCORE2_TPC1_QM_ARC_AUX_SPECIAL_BASE 0x1000007FFC418E80ull
#define DCORE2_TPC1_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC1_QM_ARC_AUX_SPECIAL_SECTION 0x1180

#define mmDCORE2_TPC1_QM_BASE 0x1000007FFC41A000ull
#define DCORE2_TPC1_QM_MAX_OFFSET 0x1000
#define DCORE2_TPC1_QM_SECTION 0x9000

#define mmDCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFC41A900ull
#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFC41A908ull
#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFC41A910ull
#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFC41A918ull
#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFC41A920ull
#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFC41A928ull
#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFC41A930ull
#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFC41A938ull
#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFC41A940ull
#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFC41A948ull
#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFC41A950ull
#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFC41A958ull
#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFC41A960ull
#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFC41A968ull
#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFC41A970ull
#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFC41A978ull
#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE2_TPC1_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE2_TPC1_QM_AXUSER_SECURED_BASE 0x1000007FFC41AB00ull
#define DCORE2_TPC1_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE2_TPC1_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE2_TPC1_QM_AXUSER_NONSECURED_BASE 0x1000007FFC41AB80ull
#define DCORE2_TPC1_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE2_TPC1_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE2_TPC1_QM_DBG_HBW_BASE 0x1000007FFC41AC00ull
#define DCORE2_TPC1_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_TPC1_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE2_TPC1_QM_DBG_LBW_BASE 0x1000007FFC41AC80ull
#define DCORE2_TPC1_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_TPC1_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE2_TPC1_QM_CGM_BASE 0x1000007FFC41AD80ull
#define DCORE2_TPC1_QM_CGM_MAX_OFFSET 0xC000
#define DCORE2_TPC1_QM_CGM_SECTION 0x1000

#define mmDCORE2_TPC1_QM_SPECIAL_BASE 0x1000007FFC41AE80ull
#define DCORE2_TPC1_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC1_QM_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC1_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFC41B000ull
#define DCORE2_TPC1_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE2_TPC1_QM_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC1_CFG_BASE 0x1000007FFC41B000ull
#define DCORE2_TPC1_CFG_MAX_OFFSET 0x1000
#define DCORE2_TPC1_CFG_SECTION 0x5000

#define mmDCORE2_TPC1_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFC41B050ull
#define DCORE2_TPC1_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE2_TPC1_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE2_TPC1_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFC41B0A0ull
#define DCORE2_TPC1_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE2_TPC1_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE2_TPC1_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFC41B0F0ull
#define DCORE2_TPC1_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE2_TPC1_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE2_TPC1_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFC41B140ull
#define DCORE2_TPC1_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE2_TPC1_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE2_TPC1_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFC41B190ull
#define DCORE2_TPC1_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE2_TPC1_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE2_TPC1_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFC41B1E0ull
#define DCORE2_TPC1_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE2_TPC1_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE2_TPC1_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFC41B230ull
#define DCORE2_TPC1_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE2_TPC1_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE2_TPC1_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFC41B280ull
#define DCORE2_TPC1_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE2_TPC1_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE2_TPC1_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFC41B2D0ull
#define DCORE2_TPC1_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE2_TPC1_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE2_TPC1_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFC41B320ull
#define DCORE2_TPC1_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE2_TPC1_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE2_TPC1_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFC41B370ull
#define DCORE2_TPC1_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE2_TPC1_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE2_TPC1_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFC41B3C0ull
#define DCORE2_TPC1_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE2_TPC1_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE2_TPC1_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFC41B410ull
#define DCORE2_TPC1_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE2_TPC1_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE2_TPC1_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFC41B460ull
#define DCORE2_TPC1_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE2_TPC1_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE2_TPC1_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFC41B4B0ull
#define DCORE2_TPC1_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE2_TPC1_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE2_TPC1_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFC41B500ull
#define DCORE2_TPC1_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE2_TPC1_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE2_TPC1_CFG_KERNEL_BASE 0x1000007FFC41B508ull
#define DCORE2_TPC1_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE2_TPC1_CFG_KERNEL_SECTION 0xD400

#define mmDCORE2_TPC1_CFG_QM_TENSOR_0_BASE 0x1000007FFC41B5DCull
#define DCORE2_TPC1_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE2_TPC1_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE2_TPC1_CFG_QM_TENSOR_1_BASE 0x1000007FFC41B62Cull
#define DCORE2_TPC1_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE2_TPC1_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE2_TPC1_CFG_QM_TENSOR_2_BASE 0x1000007FFC41B67Cull
#define DCORE2_TPC1_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE2_TPC1_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE2_TPC1_CFG_QM_TENSOR_3_BASE 0x1000007FFC41B6CCull
#define DCORE2_TPC1_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE2_TPC1_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE2_TPC1_CFG_QM_TENSOR_4_BASE 0x1000007FFC41B71Cull
#define DCORE2_TPC1_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE2_TPC1_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE2_TPC1_CFG_QM_TENSOR_5_BASE 0x1000007FFC41B76Cull
#define DCORE2_TPC1_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE2_TPC1_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE2_TPC1_CFG_QM_TENSOR_6_BASE 0x1000007FFC41B7BCull
#define DCORE2_TPC1_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE2_TPC1_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE2_TPC1_CFG_QM_TENSOR_7_BASE 0x1000007FFC41B80Cull
#define DCORE2_TPC1_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE2_TPC1_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE2_TPC1_CFG_QM_TENSOR_8_BASE 0x1000007FFC41B85Cull
#define DCORE2_TPC1_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE2_TPC1_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE2_TPC1_CFG_QM_TENSOR_9_BASE 0x1000007FFC41B8ACull
#define DCORE2_TPC1_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE2_TPC1_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE2_TPC1_CFG_QM_TENSOR_10_BASE 0x1000007FFC41B8FCull
#define DCORE2_TPC1_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE2_TPC1_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE2_TPC1_CFG_QM_TENSOR_11_BASE 0x1000007FFC41B94Cull
#define DCORE2_TPC1_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE2_TPC1_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE2_TPC1_CFG_QM_TENSOR_12_BASE 0x1000007FFC41B99Cull
#define DCORE2_TPC1_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE2_TPC1_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE2_TPC1_CFG_QM_TENSOR_13_BASE 0x1000007FFC41B9ECull
#define DCORE2_TPC1_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE2_TPC1_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE2_TPC1_CFG_QM_TENSOR_14_BASE 0x1000007FFC41BA3Cull
#define DCORE2_TPC1_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE2_TPC1_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE2_TPC1_CFG_QM_TENSOR_15_BASE 0x1000007FFC41BA8Cull
#define DCORE2_TPC1_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE2_TPC1_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE2_TPC1_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFC41BADCull
#define DCORE2_TPC1_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE2_TPC1_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE2_TPC1_CFG_QM_BASE 0x1000007FFC41BAE4ull
#define DCORE2_TPC1_CFG_QM_MAX_OFFSET 0xD400
#define DCORE2_TPC1_CFG_QM_SECTION 0x31C0

#define mmDCORE2_TPC1_CFG_AXUSER_BASE 0x1000007FFC41BE00ull
#define DCORE2_TPC1_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_TPC1_CFG_AXUSER_SECTION 0x8000

#define mmDCORE2_TPC1_CFG_SPECIAL_BASE 0x1000007FFC41BE80ull
#define DCORE2_TPC1_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC1_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC1_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC41C000ull
#define DCORE2_TPC1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE2_TPC1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE2_TPC1_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC41C200ull
#define DCORE2_TPC1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE2_TPC1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE2_TPC1_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC41C400ull
#define DCORE2_TPC1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE2_TPC1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE2_TPC1_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC41C600ull
#define DCORE2_TPC1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE2_TPC1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE2_TPC1_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC41C800ull
#define DCORE2_TPC1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE2_TPC1_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE2_TPC1_MSTR_IF_AXUSER_BASE 0x1000007FFC41CA80ull
#define DCORE2_TPC1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_TPC1_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE2_TPC1_MSTR_IF_DBG_HBW_BASE 0x1000007FFC41CB00ull
#define DCORE2_TPC1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_TPC1_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE2_TPC1_MSTR_IF_DBG_LBW_BASE 0x1000007FFC41CB80ull
#define DCORE2_TPC1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_TPC1_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE2_TPC1_MSTR_IF_CORE_HBW_BASE 0x1000007FFC41CC00ull
#define DCORE2_TPC1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE2_TPC1_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE2_TPC1_MSTR_IF_CORE_LBW_BASE 0x1000007FFC41CD80ull
#define DCORE2_TPC1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE2_TPC1_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE2_TPC1_MSTR_IF_SPECIAL_BASE 0x1000007FFC41CE80ull
#define DCORE2_TPC1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC1_MSTR_IF_SPECIAL_SECTION 0x3180

#define mmDCORE2_TPC2_QM_DCCM_BASE 0x1000007FFC420000ull
#define DCORE2_TPC2_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE2_TPC2_QM_DCCM_SECTION 0x8000

#define mmDCORE2_TPC2_QM_ARC_AUX_BASE 0x1000007FFC428000ull
#define DCORE2_TPC2_QM_ARC_AUX_MAX_OFFSET 0x1000
#define DCORE2_TPC2_QM_ARC_AUX_SECTION 0xE800

#define mmDCORE2_TPC2_QM_ARC_AUX_SPECIAL_BASE 0x1000007FFC428E80ull
#define DCORE2_TPC2_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC2_QM_ARC_AUX_SPECIAL_SECTION 0x1180

#define mmDCORE2_TPC2_QM_BASE 0x1000007FFC42A000ull
#define DCORE2_TPC2_QM_MAX_OFFSET 0x1000
#define DCORE2_TPC2_QM_SECTION 0x9000

#define mmDCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFC42A900ull
#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFC42A908ull
#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFC42A910ull
#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFC42A918ull
#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFC42A920ull
#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFC42A928ull
#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFC42A930ull
#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFC42A938ull
#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFC42A940ull
#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFC42A948ull
#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFC42A950ull
#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFC42A958ull
#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFC42A960ull
#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFC42A968ull
#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFC42A970ull
#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFC42A978ull
#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE2_TPC2_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE2_TPC2_QM_AXUSER_SECURED_BASE 0x1000007FFC42AB00ull
#define DCORE2_TPC2_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE2_TPC2_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE2_TPC2_QM_AXUSER_NONSECURED_BASE 0x1000007FFC42AB80ull
#define DCORE2_TPC2_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE2_TPC2_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE2_TPC2_QM_DBG_HBW_BASE 0x1000007FFC42AC00ull
#define DCORE2_TPC2_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_TPC2_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE2_TPC2_QM_DBG_LBW_BASE 0x1000007FFC42AC80ull
#define DCORE2_TPC2_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_TPC2_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE2_TPC2_QM_CGM_BASE 0x1000007FFC42AD80ull
#define DCORE2_TPC2_QM_CGM_MAX_OFFSET 0xC000
#define DCORE2_TPC2_QM_CGM_SECTION 0x1000

#define mmDCORE2_TPC2_QM_SPECIAL_BASE 0x1000007FFC42AE80ull
#define DCORE2_TPC2_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC2_QM_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC2_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFC42B000ull
#define DCORE2_TPC2_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE2_TPC2_QM_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC2_CFG_BASE 0x1000007FFC42B000ull
#define DCORE2_TPC2_CFG_MAX_OFFSET 0x1000
#define DCORE2_TPC2_CFG_SECTION 0x5000

#define mmDCORE2_TPC2_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFC42B050ull
#define DCORE2_TPC2_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE2_TPC2_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE2_TPC2_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFC42B0A0ull
#define DCORE2_TPC2_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE2_TPC2_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE2_TPC2_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFC42B0F0ull
#define DCORE2_TPC2_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE2_TPC2_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE2_TPC2_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFC42B140ull
#define DCORE2_TPC2_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE2_TPC2_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE2_TPC2_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFC42B190ull
#define DCORE2_TPC2_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE2_TPC2_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE2_TPC2_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFC42B1E0ull
#define DCORE2_TPC2_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE2_TPC2_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE2_TPC2_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFC42B230ull
#define DCORE2_TPC2_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE2_TPC2_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE2_TPC2_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFC42B280ull
#define DCORE2_TPC2_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE2_TPC2_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE2_TPC2_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFC42B2D0ull
#define DCORE2_TPC2_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE2_TPC2_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE2_TPC2_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFC42B320ull
#define DCORE2_TPC2_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE2_TPC2_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE2_TPC2_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFC42B370ull
#define DCORE2_TPC2_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE2_TPC2_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE2_TPC2_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFC42B3C0ull
#define DCORE2_TPC2_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE2_TPC2_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE2_TPC2_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFC42B410ull
#define DCORE2_TPC2_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE2_TPC2_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE2_TPC2_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFC42B460ull
#define DCORE2_TPC2_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE2_TPC2_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE2_TPC2_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFC42B4B0ull
#define DCORE2_TPC2_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE2_TPC2_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE2_TPC2_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFC42B500ull
#define DCORE2_TPC2_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE2_TPC2_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE2_TPC2_CFG_KERNEL_BASE 0x1000007FFC42B508ull
#define DCORE2_TPC2_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE2_TPC2_CFG_KERNEL_SECTION 0xD400

#define mmDCORE2_TPC2_CFG_QM_TENSOR_0_BASE 0x1000007FFC42B5DCull
#define DCORE2_TPC2_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE2_TPC2_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE2_TPC2_CFG_QM_TENSOR_1_BASE 0x1000007FFC42B62Cull
#define DCORE2_TPC2_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE2_TPC2_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE2_TPC2_CFG_QM_TENSOR_2_BASE 0x1000007FFC42B67Cull
#define DCORE2_TPC2_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE2_TPC2_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE2_TPC2_CFG_QM_TENSOR_3_BASE 0x1000007FFC42B6CCull
#define DCORE2_TPC2_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE2_TPC2_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE2_TPC2_CFG_QM_TENSOR_4_BASE 0x1000007FFC42B71Cull
#define DCORE2_TPC2_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE2_TPC2_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE2_TPC2_CFG_QM_TENSOR_5_BASE 0x1000007FFC42B76Cull
#define DCORE2_TPC2_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE2_TPC2_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE2_TPC2_CFG_QM_TENSOR_6_BASE 0x1000007FFC42B7BCull
#define DCORE2_TPC2_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE2_TPC2_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE2_TPC2_CFG_QM_TENSOR_7_BASE 0x1000007FFC42B80Cull
#define DCORE2_TPC2_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE2_TPC2_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE2_TPC2_CFG_QM_TENSOR_8_BASE 0x1000007FFC42B85Cull
#define DCORE2_TPC2_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE2_TPC2_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE2_TPC2_CFG_QM_TENSOR_9_BASE 0x1000007FFC42B8ACull
#define DCORE2_TPC2_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE2_TPC2_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE2_TPC2_CFG_QM_TENSOR_10_BASE 0x1000007FFC42B8FCull
#define DCORE2_TPC2_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE2_TPC2_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE2_TPC2_CFG_QM_TENSOR_11_BASE 0x1000007FFC42B94Cull
#define DCORE2_TPC2_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE2_TPC2_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE2_TPC2_CFG_QM_TENSOR_12_BASE 0x1000007FFC42B99Cull
#define DCORE2_TPC2_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE2_TPC2_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE2_TPC2_CFG_QM_TENSOR_13_BASE 0x1000007FFC42B9ECull
#define DCORE2_TPC2_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE2_TPC2_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE2_TPC2_CFG_QM_TENSOR_14_BASE 0x1000007FFC42BA3Cull
#define DCORE2_TPC2_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE2_TPC2_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE2_TPC2_CFG_QM_TENSOR_15_BASE 0x1000007FFC42BA8Cull
#define DCORE2_TPC2_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE2_TPC2_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE2_TPC2_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFC42BADCull
#define DCORE2_TPC2_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE2_TPC2_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE2_TPC2_CFG_QM_BASE 0x1000007FFC42BAE4ull
#define DCORE2_TPC2_CFG_QM_MAX_OFFSET 0xD400
#define DCORE2_TPC2_CFG_QM_SECTION 0x31C0

#define mmDCORE2_TPC2_CFG_AXUSER_BASE 0x1000007FFC42BE00ull
#define DCORE2_TPC2_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_TPC2_CFG_AXUSER_SECTION 0x8000

#define mmDCORE2_TPC2_CFG_SPECIAL_BASE 0x1000007FFC42BE80ull
#define DCORE2_TPC2_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC2_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC2_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC42C000ull
#define DCORE2_TPC2_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE2_TPC2_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE2_TPC2_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC42C200ull
#define DCORE2_TPC2_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE2_TPC2_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE2_TPC2_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC42C400ull
#define DCORE2_TPC2_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE2_TPC2_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE2_TPC2_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC42C600ull
#define DCORE2_TPC2_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE2_TPC2_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE2_TPC2_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC42C800ull
#define DCORE2_TPC2_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE2_TPC2_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE2_TPC2_MSTR_IF_AXUSER_BASE 0x1000007FFC42CA80ull
#define DCORE2_TPC2_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_TPC2_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE2_TPC2_MSTR_IF_DBG_HBW_BASE 0x1000007FFC42CB00ull
#define DCORE2_TPC2_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_TPC2_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE2_TPC2_MSTR_IF_DBG_LBW_BASE 0x1000007FFC42CB80ull
#define DCORE2_TPC2_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_TPC2_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE2_TPC2_MSTR_IF_CORE_HBW_BASE 0x1000007FFC42CC00ull
#define DCORE2_TPC2_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE2_TPC2_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE2_TPC2_MSTR_IF_CORE_LBW_BASE 0x1000007FFC42CD80ull
#define DCORE2_TPC2_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE2_TPC2_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE2_TPC2_MSTR_IF_SPECIAL_BASE 0x1000007FFC42CE80ull
#define DCORE2_TPC2_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC2_MSTR_IF_SPECIAL_SECTION 0x3180

#define mmDCORE2_TPC3_QM_DCCM_BASE 0x1000007FFC430000ull
#define DCORE2_TPC3_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE2_TPC3_QM_DCCM_SECTION 0x8000

#define mmDCORE2_TPC3_QM_ARC_AUX_BASE 0x1000007FFC438000ull
#define DCORE2_TPC3_QM_ARC_AUX_MAX_OFFSET 0x1000
#define DCORE2_TPC3_QM_ARC_AUX_SECTION 0xE800

#define mmDCORE2_TPC3_QM_ARC_AUX_SPECIAL_BASE 0x1000007FFC438E80ull
#define DCORE2_TPC3_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC3_QM_ARC_AUX_SPECIAL_SECTION 0x1180

#define mmDCORE2_TPC3_QM_BASE 0x1000007FFC43A000ull
#define DCORE2_TPC3_QM_MAX_OFFSET 0x1000
#define DCORE2_TPC3_QM_SECTION 0x9000

#define mmDCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFC43A900ull
#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFC43A908ull
#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFC43A910ull
#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFC43A918ull
#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFC43A920ull
#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFC43A928ull
#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFC43A930ull
#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFC43A938ull
#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFC43A940ull
#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFC43A948ull
#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFC43A950ull
#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFC43A958ull
#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFC43A960ull
#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFC43A968ull
#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFC43A970ull
#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFC43A978ull
#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE2_TPC3_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE2_TPC3_QM_AXUSER_SECURED_BASE 0x1000007FFC43AB00ull
#define DCORE2_TPC3_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE2_TPC3_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE2_TPC3_QM_AXUSER_NONSECURED_BASE 0x1000007FFC43AB80ull
#define DCORE2_TPC3_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE2_TPC3_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE2_TPC3_QM_DBG_HBW_BASE 0x1000007FFC43AC00ull
#define DCORE2_TPC3_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_TPC3_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE2_TPC3_QM_DBG_LBW_BASE 0x1000007FFC43AC80ull
#define DCORE2_TPC3_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_TPC3_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE2_TPC3_QM_CGM_BASE 0x1000007FFC43AD80ull
#define DCORE2_TPC3_QM_CGM_MAX_OFFSET 0xC000
#define DCORE2_TPC3_QM_CGM_SECTION 0x1000

#define mmDCORE2_TPC3_QM_SPECIAL_BASE 0x1000007FFC43AE80ull
#define DCORE2_TPC3_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC3_QM_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC3_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFC43B000ull
#define DCORE2_TPC3_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE2_TPC3_QM_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC3_CFG_BASE 0x1000007FFC43B000ull
#define DCORE2_TPC3_CFG_MAX_OFFSET 0x1000
#define DCORE2_TPC3_CFG_SECTION 0x5000

#define mmDCORE2_TPC3_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFC43B050ull
#define DCORE2_TPC3_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE2_TPC3_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE2_TPC3_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFC43B0A0ull
#define DCORE2_TPC3_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE2_TPC3_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE2_TPC3_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFC43B0F0ull
#define DCORE2_TPC3_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE2_TPC3_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE2_TPC3_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFC43B140ull
#define DCORE2_TPC3_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE2_TPC3_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE2_TPC3_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFC43B190ull
#define DCORE2_TPC3_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE2_TPC3_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE2_TPC3_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFC43B1E0ull
#define DCORE2_TPC3_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE2_TPC3_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE2_TPC3_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFC43B230ull
#define DCORE2_TPC3_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE2_TPC3_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE2_TPC3_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFC43B280ull
#define DCORE2_TPC3_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE2_TPC3_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE2_TPC3_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFC43B2D0ull
#define DCORE2_TPC3_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE2_TPC3_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE2_TPC3_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFC43B320ull
#define DCORE2_TPC3_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE2_TPC3_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE2_TPC3_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFC43B370ull
#define DCORE2_TPC3_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE2_TPC3_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE2_TPC3_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFC43B3C0ull
#define DCORE2_TPC3_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE2_TPC3_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE2_TPC3_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFC43B410ull
#define DCORE2_TPC3_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE2_TPC3_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE2_TPC3_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFC43B460ull
#define DCORE2_TPC3_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE2_TPC3_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE2_TPC3_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFC43B4B0ull
#define DCORE2_TPC3_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE2_TPC3_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE2_TPC3_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFC43B500ull
#define DCORE2_TPC3_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE2_TPC3_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE2_TPC3_CFG_KERNEL_BASE 0x1000007FFC43B508ull
#define DCORE2_TPC3_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE2_TPC3_CFG_KERNEL_SECTION 0xD400

#define mmDCORE2_TPC3_CFG_QM_TENSOR_0_BASE 0x1000007FFC43B5DCull
#define DCORE2_TPC3_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE2_TPC3_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE2_TPC3_CFG_QM_TENSOR_1_BASE 0x1000007FFC43B62Cull
#define DCORE2_TPC3_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE2_TPC3_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE2_TPC3_CFG_QM_TENSOR_2_BASE 0x1000007FFC43B67Cull
#define DCORE2_TPC3_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE2_TPC3_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE2_TPC3_CFG_QM_TENSOR_3_BASE 0x1000007FFC43B6CCull
#define DCORE2_TPC3_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE2_TPC3_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE2_TPC3_CFG_QM_TENSOR_4_BASE 0x1000007FFC43B71Cull
#define DCORE2_TPC3_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE2_TPC3_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE2_TPC3_CFG_QM_TENSOR_5_BASE 0x1000007FFC43B76Cull
#define DCORE2_TPC3_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE2_TPC3_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE2_TPC3_CFG_QM_TENSOR_6_BASE 0x1000007FFC43B7BCull
#define DCORE2_TPC3_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE2_TPC3_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE2_TPC3_CFG_QM_TENSOR_7_BASE 0x1000007FFC43B80Cull
#define DCORE2_TPC3_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE2_TPC3_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE2_TPC3_CFG_QM_TENSOR_8_BASE 0x1000007FFC43B85Cull
#define DCORE2_TPC3_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE2_TPC3_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE2_TPC3_CFG_QM_TENSOR_9_BASE 0x1000007FFC43B8ACull
#define DCORE2_TPC3_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE2_TPC3_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE2_TPC3_CFG_QM_TENSOR_10_BASE 0x1000007FFC43B8FCull
#define DCORE2_TPC3_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE2_TPC3_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE2_TPC3_CFG_QM_TENSOR_11_BASE 0x1000007FFC43B94Cull
#define DCORE2_TPC3_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE2_TPC3_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE2_TPC3_CFG_QM_TENSOR_12_BASE 0x1000007FFC43B99Cull
#define DCORE2_TPC3_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE2_TPC3_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE2_TPC3_CFG_QM_TENSOR_13_BASE 0x1000007FFC43B9ECull
#define DCORE2_TPC3_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE2_TPC3_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE2_TPC3_CFG_QM_TENSOR_14_BASE 0x1000007FFC43BA3Cull
#define DCORE2_TPC3_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE2_TPC3_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE2_TPC3_CFG_QM_TENSOR_15_BASE 0x1000007FFC43BA8Cull
#define DCORE2_TPC3_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE2_TPC3_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE2_TPC3_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFC43BADCull
#define DCORE2_TPC3_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE2_TPC3_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE2_TPC3_CFG_QM_BASE 0x1000007FFC43BAE4ull
#define DCORE2_TPC3_CFG_QM_MAX_OFFSET 0xD400
#define DCORE2_TPC3_CFG_QM_SECTION 0x31C0

#define mmDCORE2_TPC3_CFG_AXUSER_BASE 0x1000007FFC43BE00ull
#define DCORE2_TPC3_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_TPC3_CFG_AXUSER_SECTION 0x8000

#define mmDCORE2_TPC3_CFG_SPECIAL_BASE 0x1000007FFC43BE80ull
#define DCORE2_TPC3_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC3_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC3_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC43C000ull
#define DCORE2_TPC3_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE2_TPC3_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE2_TPC3_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC43C200ull
#define DCORE2_TPC3_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE2_TPC3_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE2_TPC3_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC43C400ull
#define DCORE2_TPC3_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE2_TPC3_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE2_TPC3_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC43C600ull
#define DCORE2_TPC3_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE2_TPC3_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE2_TPC3_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC43C800ull
#define DCORE2_TPC3_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE2_TPC3_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE2_TPC3_MSTR_IF_AXUSER_BASE 0x1000007FFC43CA80ull
#define DCORE2_TPC3_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_TPC3_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE2_TPC3_MSTR_IF_DBG_HBW_BASE 0x1000007FFC43CB00ull
#define DCORE2_TPC3_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_TPC3_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE2_TPC3_MSTR_IF_DBG_LBW_BASE 0x1000007FFC43CB80ull
#define DCORE2_TPC3_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_TPC3_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE2_TPC3_MSTR_IF_CORE_HBW_BASE 0x1000007FFC43CC00ull
#define DCORE2_TPC3_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE2_TPC3_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE2_TPC3_MSTR_IF_CORE_LBW_BASE 0x1000007FFC43CD80ull
#define DCORE2_TPC3_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE2_TPC3_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE2_TPC3_MSTR_IF_SPECIAL_BASE 0x1000007FFC43CE80ull
#define DCORE2_TPC3_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC3_MSTR_IF_SPECIAL_SECTION 0x3180

#define mmDCORE2_TPC4_QM_DCCM_BASE 0x1000007FFC440000ull
#define DCORE2_TPC4_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE2_TPC4_QM_DCCM_SECTION 0x8000

#define mmDCORE2_TPC4_QM_ARC_AUX_BASE 0x1000007FFC448000ull
#define DCORE2_TPC4_QM_ARC_AUX_MAX_OFFSET 0x1000
#define DCORE2_TPC4_QM_ARC_AUX_SECTION 0xE800

#define mmDCORE2_TPC4_QM_ARC_AUX_SPECIAL_BASE 0x1000007FFC448E80ull
#define DCORE2_TPC4_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC4_QM_ARC_AUX_SPECIAL_SECTION 0x1180

#define mmDCORE2_TPC4_QM_BASE 0x1000007FFC44A000ull
#define DCORE2_TPC4_QM_MAX_OFFSET 0x1000
#define DCORE2_TPC4_QM_SECTION 0x9000

#define mmDCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFC44A900ull
#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFC44A908ull
#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFC44A910ull
#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFC44A918ull
#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFC44A920ull
#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFC44A928ull
#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFC44A930ull
#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFC44A938ull
#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFC44A940ull
#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFC44A948ull
#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFC44A950ull
#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFC44A958ull
#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFC44A960ull
#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFC44A968ull
#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFC44A970ull
#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFC44A978ull
#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE2_TPC4_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE2_TPC4_QM_AXUSER_SECURED_BASE 0x1000007FFC44AB00ull
#define DCORE2_TPC4_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE2_TPC4_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE2_TPC4_QM_AXUSER_NONSECURED_BASE 0x1000007FFC44AB80ull
#define DCORE2_TPC4_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE2_TPC4_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE2_TPC4_QM_DBG_HBW_BASE 0x1000007FFC44AC00ull
#define DCORE2_TPC4_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_TPC4_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE2_TPC4_QM_DBG_LBW_BASE 0x1000007FFC44AC80ull
#define DCORE2_TPC4_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_TPC4_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE2_TPC4_QM_CGM_BASE 0x1000007FFC44AD80ull
#define DCORE2_TPC4_QM_CGM_MAX_OFFSET 0xC000
#define DCORE2_TPC4_QM_CGM_SECTION 0x1000

#define mmDCORE2_TPC4_QM_SPECIAL_BASE 0x1000007FFC44AE80ull
#define DCORE2_TPC4_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC4_QM_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC4_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFC44B000ull
#define DCORE2_TPC4_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE2_TPC4_QM_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC4_CFG_BASE 0x1000007FFC44B000ull
#define DCORE2_TPC4_CFG_MAX_OFFSET 0x1000
#define DCORE2_TPC4_CFG_SECTION 0x5000

#define mmDCORE2_TPC4_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFC44B050ull
#define DCORE2_TPC4_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE2_TPC4_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE2_TPC4_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFC44B0A0ull
#define DCORE2_TPC4_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE2_TPC4_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE2_TPC4_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFC44B0F0ull
#define DCORE2_TPC4_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE2_TPC4_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE2_TPC4_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFC44B140ull
#define DCORE2_TPC4_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE2_TPC4_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE2_TPC4_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFC44B190ull
#define DCORE2_TPC4_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE2_TPC4_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE2_TPC4_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFC44B1E0ull
#define DCORE2_TPC4_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE2_TPC4_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE2_TPC4_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFC44B230ull
#define DCORE2_TPC4_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE2_TPC4_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE2_TPC4_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFC44B280ull
#define DCORE2_TPC4_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE2_TPC4_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE2_TPC4_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFC44B2D0ull
#define DCORE2_TPC4_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE2_TPC4_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE2_TPC4_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFC44B320ull
#define DCORE2_TPC4_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE2_TPC4_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE2_TPC4_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFC44B370ull
#define DCORE2_TPC4_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE2_TPC4_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE2_TPC4_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFC44B3C0ull
#define DCORE2_TPC4_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE2_TPC4_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE2_TPC4_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFC44B410ull
#define DCORE2_TPC4_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE2_TPC4_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE2_TPC4_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFC44B460ull
#define DCORE2_TPC4_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE2_TPC4_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE2_TPC4_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFC44B4B0ull
#define DCORE2_TPC4_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE2_TPC4_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE2_TPC4_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFC44B500ull
#define DCORE2_TPC4_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE2_TPC4_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE2_TPC4_CFG_KERNEL_BASE 0x1000007FFC44B508ull
#define DCORE2_TPC4_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE2_TPC4_CFG_KERNEL_SECTION 0xD400

#define mmDCORE2_TPC4_CFG_QM_TENSOR_0_BASE 0x1000007FFC44B5DCull
#define DCORE2_TPC4_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE2_TPC4_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE2_TPC4_CFG_QM_TENSOR_1_BASE 0x1000007FFC44B62Cull
#define DCORE2_TPC4_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE2_TPC4_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE2_TPC4_CFG_QM_TENSOR_2_BASE 0x1000007FFC44B67Cull
#define DCORE2_TPC4_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE2_TPC4_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE2_TPC4_CFG_QM_TENSOR_3_BASE 0x1000007FFC44B6CCull
#define DCORE2_TPC4_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE2_TPC4_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE2_TPC4_CFG_QM_TENSOR_4_BASE 0x1000007FFC44B71Cull
#define DCORE2_TPC4_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE2_TPC4_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE2_TPC4_CFG_QM_TENSOR_5_BASE 0x1000007FFC44B76Cull
#define DCORE2_TPC4_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE2_TPC4_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE2_TPC4_CFG_QM_TENSOR_6_BASE 0x1000007FFC44B7BCull
#define DCORE2_TPC4_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE2_TPC4_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE2_TPC4_CFG_QM_TENSOR_7_BASE 0x1000007FFC44B80Cull
#define DCORE2_TPC4_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE2_TPC4_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE2_TPC4_CFG_QM_TENSOR_8_BASE 0x1000007FFC44B85Cull
#define DCORE2_TPC4_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE2_TPC4_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE2_TPC4_CFG_QM_TENSOR_9_BASE 0x1000007FFC44B8ACull
#define DCORE2_TPC4_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE2_TPC4_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE2_TPC4_CFG_QM_TENSOR_10_BASE 0x1000007FFC44B8FCull
#define DCORE2_TPC4_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE2_TPC4_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE2_TPC4_CFG_QM_TENSOR_11_BASE 0x1000007FFC44B94Cull
#define DCORE2_TPC4_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE2_TPC4_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE2_TPC4_CFG_QM_TENSOR_12_BASE 0x1000007FFC44B99Cull
#define DCORE2_TPC4_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE2_TPC4_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE2_TPC4_CFG_QM_TENSOR_13_BASE 0x1000007FFC44B9ECull
#define DCORE2_TPC4_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE2_TPC4_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE2_TPC4_CFG_QM_TENSOR_14_BASE 0x1000007FFC44BA3Cull
#define DCORE2_TPC4_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE2_TPC4_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE2_TPC4_CFG_QM_TENSOR_15_BASE 0x1000007FFC44BA8Cull
#define DCORE2_TPC4_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE2_TPC4_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE2_TPC4_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFC44BADCull
#define DCORE2_TPC4_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE2_TPC4_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE2_TPC4_CFG_QM_BASE 0x1000007FFC44BAE4ull
#define DCORE2_TPC4_CFG_QM_MAX_OFFSET 0xD400
#define DCORE2_TPC4_CFG_QM_SECTION 0x31C0

#define mmDCORE2_TPC4_CFG_AXUSER_BASE 0x1000007FFC44BE00ull
#define DCORE2_TPC4_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_TPC4_CFG_AXUSER_SECTION 0x8000

#define mmDCORE2_TPC4_CFG_SPECIAL_BASE 0x1000007FFC44BE80ull
#define DCORE2_TPC4_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC4_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC4_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC44C000ull
#define DCORE2_TPC4_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE2_TPC4_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE2_TPC4_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC44C200ull
#define DCORE2_TPC4_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE2_TPC4_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE2_TPC4_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC44C400ull
#define DCORE2_TPC4_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE2_TPC4_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE2_TPC4_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC44C600ull
#define DCORE2_TPC4_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE2_TPC4_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE2_TPC4_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC44C800ull
#define DCORE2_TPC4_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE2_TPC4_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE2_TPC4_MSTR_IF_AXUSER_BASE 0x1000007FFC44CA80ull
#define DCORE2_TPC4_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_TPC4_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE2_TPC4_MSTR_IF_DBG_HBW_BASE 0x1000007FFC44CB00ull
#define DCORE2_TPC4_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_TPC4_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE2_TPC4_MSTR_IF_DBG_LBW_BASE 0x1000007FFC44CB80ull
#define DCORE2_TPC4_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_TPC4_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE2_TPC4_MSTR_IF_CORE_HBW_BASE 0x1000007FFC44CC00ull
#define DCORE2_TPC4_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE2_TPC4_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE2_TPC4_MSTR_IF_CORE_LBW_BASE 0x1000007FFC44CD80ull
#define DCORE2_TPC4_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE2_TPC4_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE2_TPC4_MSTR_IF_SPECIAL_BASE 0x1000007FFC44CE80ull
#define DCORE2_TPC4_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC4_MSTR_IF_SPECIAL_SECTION 0x3180

#define mmDCORE2_TPC5_QM_DCCM_BASE 0x1000007FFC450000ull
#define DCORE2_TPC5_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE2_TPC5_QM_DCCM_SECTION 0x8000

#define mmDCORE2_TPC5_QM_ARC_AUX_BASE 0x1000007FFC458000ull
#define DCORE2_TPC5_QM_ARC_AUX_MAX_OFFSET 0x1000
#define DCORE2_TPC5_QM_ARC_AUX_SECTION 0xE800

#define mmDCORE2_TPC5_QM_ARC_AUX_SPECIAL_BASE 0x1000007FFC458E80ull
#define DCORE2_TPC5_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC5_QM_ARC_AUX_SPECIAL_SECTION 0x1180

#define mmDCORE2_TPC5_QM_BASE 0x1000007FFC45A000ull
#define DCORE2_TPC5_QM_MAX_OFFSET 0x1000
#define DCORE2_TPC5_QM_SECTION 0x9000

#define mmDCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFC45A900ull
#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFC45A908ull
#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFC45A910ull
#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFC45A918ull
#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFC45A920ull
#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFC45A928ull
#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFC45A930ull
#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFC45A938ull
#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFC45A940ull
#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFC45A948ull
#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFC45A950ull
#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFC45A958ull
#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFC45A960ull
#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFC45A968ull
#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFC45A970ull
#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFC45A978ull
#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE2_TPC5_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE2_TPC5_QM_AXUSER_SECURED_BASE 0x1000007FFC45AB00ull
#define DCORE2_TPC5_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE2_TPC5_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE2_TPC5_QM_AXUSER_NONSECURED_BASE 0x1000007FFC45AB80ull
#define DCORE2_TPC5_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE2_TPC5_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE2_TPC5_QM_DBG_HBW_BASE 0x1000007FFC45AC00ull
#define DCORE2_TPC5_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_TPC5_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE2_TPC5_QM_DBG_LBW_BASE 0x1000007FFC45AC80ull
#define DCORE2_TPC5_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_TPC5_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE2_TPC5_QM_CGM_BASE 0x1000007FFC45AD80ull
#define DCORE2_TPC5_QM_CGM_MAX_OFFSET 0xC000
#define DCORE2_TPC5_QM_CGM_SECTION 0x1000

#define mmDCORE2_TPC5_QM_SPECIAL_BASE 0x1000007FFC45AE80ull
#define DCORE2_TPC5_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC5_QM_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC5_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFC45B000ull
#define DCORE2_TPC5_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE2_TPC5_QM_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC5_CFG_BASE 0x1000007FFC45B000ull
#define DCORE2_TPC5_CFG_MAX_OFFSET 0x1000
#define DCORE2_TPC5_CFG_SECTION 0x5000

#define mmDCORE2_TPC5_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFC45B050ull
#define DCORE2_TPC5_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE2_TPC5_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE2_TPC5_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFC45B0A0ull
#define DCORE2_TPC5_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE2_TPC5_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE2_TPC5_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFC45B0F0ull
#define DCORE2_TPC5_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE2_TPC5_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE2_TPC5_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFC45B140ull
#define DCORE2_TPC5_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE2_TPC5_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE2_TPC5_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFC45B190ull
#define DCORE2_TPC5_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE2_TPC5_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE2_TPC5_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFC45B1E0ull
#define DCORE2_TPC5_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE2_TPC5_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE2_TPC5_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFC45B230ull
#define DCORE2_TPC5_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE2_TPC5_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE2_TPC5_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFC45B280ull
#define DCORE2_TPC5_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE2_TPC5_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE2_TPC5_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFC45B2D0ull
#define DCORE2_TPC5_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE2_TPC5_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE2_TPC5_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFC45B320ull
#define DCORE2_TPC5_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE2_TPC5_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE2_TPC5_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFC45B370ull
#define DCORE2_TPC5_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE2_TPC5_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE2_TPC5_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFC45B3C0ull
#define DCORE2_TPC5_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE2_TPC5_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE2_TPC5_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFC45B410ull
#define DCORE2_TPC5_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE2_TPC5_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE2_TPC5_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFC45B460ull
#define DCORE2_TPC5_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE2_TPC5_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE2_TPC5_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFC45B4B0ull
#define DCORE2_TPC5_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE2_TPC5_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE2_TPC5_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFC45B500ull
#define DCORE2_TPC5_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE2_TPC5_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE2_TPC5_CFG_KERNEL_BASE 0x1000007FFC45B508ull
#define DCORE2_TPC5_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE2_TPC5_CFG_KERNEL_SECTION 0xD400

#define mmDCORE2_TPC5_CFG_QM_TENSOR_0_BASE 0x1000007FFC45B5DCull
#define DCORE2_TPC5_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE2_TPC5_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE2_TPC5_CFG_QM_TENSOR_1_BASE 0x1000007FFC45B62Cull
#define DCORE2_TPC5_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE2_TPC5_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE2_TPC5_CFG_QM_TENSOR_2_BASE 0x1000007FFC45B67Cull
#define DCORE2_TPC5_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE2_TPC5_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE2_TPC5_CFG_QM_TENSOR_3_BASE 0x1000007FFC45B6CCull
#define DCORE2_TPC5_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE2_TPC5_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE2_TPC5_CFG_QM_TENSOR_4_BASE 0x1000007FFC45B71Cull
#define DCORE2_TPC5_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE2_TPC5_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE2_TPC5_CFG_QM_TENSOR_5_BASE 0x1000007FFC45B76Cull
#define DCORE2_TPC5_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE2_TPC5_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE2_TPC5_CFG_QM_TENSOR_6_BASE 0x1000007FFC45B7BCull
#define DCORE2_TPC5_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE2_TPC5_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE2_TPC5_CFG_QM_TENSOR_7_BASE 0x1000007FFC45B80Cull
#define DCORE2_TPC5_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE2_TPC5_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE2_TPC5_CFG_QM_TENSOR_8_BASE 0x1000007FFC45B85Cull
#define DCORE2_TPC5_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE2_TPC5_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE2_TPC5_CFG_QM_TENSOR_9_BASE 0x1000007FFC45B8ACull
#define DCORE2_TPC5_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE2_TPC5_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE2_TPC5_CFG_QM_TENSOR_10_BASE 0x1000007FFC45B8FCull
#define DCORE2_TPC5_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE2_TPC5_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE2_TPC5_CFG_QM_TENSOR_11_BASE 0x1000007FFC45B94Cull
#define DCORE2_TPC5_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE2_TPC5_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE2_TPC5_CFG_QM_TENSOR_12_BASE 0x1000007FFC45B99Cull
#define DCORE2_TPC5_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE2_TPC5_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE2_TPC5_CFG_QM_TENSOR_13_BASE 0x1000007FFC45B9ECull
#define DCORE2_TPC5_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE2_TPC5_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE2_TPC5_CFG_QM_TENSOR_14_BASE 0x1000007FFC45BA3Cull
#define DCORE2_TPC5_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE2_TPC5_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE2_TPC5_CFG_QM_TENSOR_15_BASE 0x1000007FFC45BA8Cull
#define DCORE2_TPC5_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE2_TPC5_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE2_TPC5_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFC45BADCull
#define DCORE2_TPC5_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE2_TPC5_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE2_TPC5_CFG_QM_BASE 0x1000007FFC45BAE4ull
#define DCORE2_TPC5_CFG_QM_MAX_OFFSET 0xD400
#define DCORE2_TPC5_CFG_QM_SECTION 0x31C0

#define mmDCORE2_TPC5_CFG_AXUSER_BASE 0x1000007FFC45BE00ull
#define DCORE2_TPC5_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_TPC5_CFG_AXUSER_SECTION 0x8000

#define mmDCORE2_TPC5_CFG_SPECIAL_BASE 0x1000007FFC45BE80ull
#define DCORE2_TPC5_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC5_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC5_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC45C000ull
#define DCORE2_TPC5_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE2_TPC5_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE2_TPC5_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC45C200ull
#define DCORE2_TPC5_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE2_TPC5_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE2_TPC5_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC45C400ull
#define DCORE2_TPC5_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE2_TPC5_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE2_TPC5_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC45C600ull
#define DCORE2_TPC5_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE2_TPC5_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE2_TPC5_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC45C800ull
#define DCORE2_TPC5_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE2_TPC5_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE2_TPC5_MSTR_IF_AXUSER_BASE 0x1000007FFC45CA80ull
#define DCORE2_TPC5_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_TPC5_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE2_TPC5_MSTR_IF_DBG_HBW_BASE 0x1000007FFC45CB00ull
#define DCORE2_TPC5_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_TPC5_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE2_TPC5_MSTR_IF_DBG_LBW_BASE 0x1000007FFC45CB80ull
#define DCORE2_TPC5_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_TPC5_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE2_TPC5_MSTR_IF_CORE_HBW_BASE 0x1000007FFC45CC00ull
#define DCORE2_TPC5_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE2_TPC5_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE2_TPC5_MSTR_IF_CORE_LBW_BASE 0x1000007FFC45CD80ull
#define DCORE2_TPC5_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE2_TPC5_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE2_TPC5_MSTR_IF_SPECIAL_BASE 0x1000007FFC45CE80ull
#define DCORE2_TPC5_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC5_MSTR_IF_SPECIAL_SECTION 0x23180

#define mmDCORE2_HMMU0_MMU_BASE 0x1000007FFC480000ull
#define DCORE2_HMMU0_MMU_MAX_OFFSET 0x1000
#define DCORE2_HMMU0_MMU_SECTION 0xE800

#define mmDCORE2_HMMU0_MMU_SPECIAL_BASE 0x1000007FFC480E80ull
#define DCORE2_HMMU0_MMU_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_HMMU0_MMU_SPECIAL_SECTION 0x1800

#define mmDCORE2_HMMU0_STLB_BASE 0x1000007FFC481000ull
#define DCORE2_HMMU0_STLB_MAX_OFFSET 0x1000
#define DCORE2_HMMU0_STLB_SECTION 0xE800

#define mmDCORE2_HMMU0_STLB_SPECIAL_BASE 0x1000007FFC481E80ull
#define DCORE2_HMMU0_STLB_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_HMMU0_STLB_SPECIAL_SECTION 0x1180

#define mmDCORE2_HMMU0_SCRAMB_OUT_BASE 0x1000007FFC483000ull
#define DCORE2_HMMU0_SCRAMB_OUT_MAX_OFFSET 0x1000
#define DCORE2_HMMU0_SCRAMB_OUT_SECTION 0xE800

#define mmDCORE2_HMMU0_SCRAMB_OUT_SPECIAL_BASE 0x1000007FFC483E80ull
#define DCORE2_HMMU0_SCRAMB_OUT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_HMMU0_SCRAMB_OUT_SPECIAL_SECTION 0x1800

#define mmDCORE2_HMMU0_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC484000ull
#define DCORE2_HMMU0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE2_HMMU0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE2_HMMU0_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC484200ull
#define DCORE2_HMMU0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE2_HMMU0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE2_HMMU0_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC484400ull
#define DCORE2_HMMU0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE2_HMMU0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE2_HMMU0_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC484600ull
#define DCORE2_HMMU0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE2_HMMU0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE2_HMMU0_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC484800ull
#define DCORE2_HMMU0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE2_HMMU0_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE2_HMMU0_MSTR_IF_AXUSER_BASE 0x1000007FFC484A80ull
#define DCORE2_HMMU0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_HMMU0_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE2_HMMU0_MSTR_IF_DBG_HBW_BASE 0x1000007FFC484B00ull
#define DCORE2_HMMU0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_HMMU0_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE2_HMMU0_MSTR_IF_DBG_LBW_BASE 0x1000007FFC484B80ull
#define DCORE2_HMMU0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_HMMU0_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE2_HMMU0_MSTR_IF_CORE_HBW_BASE 0x1000007FFC484C00ull
#define DCORE2_HMMU0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE2_HMMU0_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE2_HMMU0_MSTR_IF_CORE_LBW_BASE 0x1000007FFC484D80ull
#define DCORE2_HMMU0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE2_HMMU0_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE2_HMMU0_MSTR_IF_SPECIAL_BASE 0x1000007FFC484E80ull
#define DCORE2_HMMU0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_HMMU0_MSTR_IF_SPECIAL_SECTION 0xB180

#define mmDCORE2_HMMU1_MMU_BASE 0x1000007FFC490000ull
#define DCORE2_HMMU1_MMU_MAX_OFFSET 0x1000
#define DCORE2_HMMU1_MMU_SECTION 0xE800

#define mmDCORE2_HMMU1_MMU_SPECIAL_BASE 0x1000007FFC490E80ull
#define DCORE2_HMMU1_MMU_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_HMMU1_MMU_SPECIAL_SECTION 0x1800

#define mmDCORE2_HMMU1_STLB_BASE 0x1000007FFC491000ull
#define DCORE2_HMMU1_STLB_MAX_OFFSET 0x1000
#define DCORE2_HMMU1_STLB_SECTION 0xE800

#define mmDCORE2_HMMU1_STLB_SPECIAL_BASE 0x1000007FFC491E80ull
#define DCORE2_HMMU1_STLB_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_HMMU1_STLB_SPECIAL_SECTION 0x1180

#define mmDCORE2_HMMU1_SCRAMB_OUT_BASE 0x1000007FFC493000ull
#define DCORE2_HMMU1_SCRAMB_OUT_MAX_OFFSET 0x1000
#define DCORE2_HMMU1_SCRAMB_OUT_SECTION 0xE800

#define mmDCORE2_HMMU1_SCRAMB_OUT_SPECIAL_BASE 0x1000007FFC493E80ull
#define DCORE2_HMMU1_SCRAMB_OUT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_HMMU1_SCRAMB_OUT_SPECIAL_SECTION 0x1800

#define mmDCORE2_HMMU1_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC494000ull
#define DCORE2_HMMU1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE2_HMMU1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE2_HMMU1_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC494200ull
#define DCORE2_HMMU1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE2_HMMU1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE2_HMMU1_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC494400ull
#define DCORE2_HMMU1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE2_HMMU1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE2_HMMU1_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC494600ull
#define DCORE2_HMMU1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE2_HMMU1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE2_HMMU1_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC494800ull
#define DCORE2_HMMU1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE2_HMMU1_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE2_HMMU1_MSTR_IF_AXUSER_BASE 0x1000007FFC494A80ull
#define DCORE2_HMMU1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_HMMU1_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE2_HMMU1_MSTR_IF_DBG_HBW_BASE 0x1000007FFC494B00ull
#define DCORE2_HMMU1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_HMMU1_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE2_HMMU1_MSTR_IF_DBG_LBW_BASE 0x1000007FFC494B80ull
#define DCORE2_HMMU1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_HMMU1_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE2_HMMU1_MSTR_IF_CORE_HBW_BASE 0x1000007FFC494C00ull
#define DCORE2_HMMU1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE2_HMMU1_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE2_HMMU1_MSTR_IF_CORE_LBW_BASE 0x1000007FFC494D80ull
#define DCORE2_HMMU1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE2_HMMU1_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE2_HMMU1_MSTR_IF_SPECIAL_BASE 0x1000007FFC494E80ull
#define DCORE2_HMMU1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_HMMU1_MSTR_IF_SPECIAL_SECTION 0xB180

#define mmDCORE2_HMMU2_MMU_BASE 0x1000007FFC4A0000ull
#define DCORE2_HMMU2_MMU_MAX_OFFSET 0x1000
#define DCORE2_HMMU2_MMU_SECTION 0xE800

#define mmDCORE2_HMMU2_MMU_SPECIAL_BASE 0x1000007FFC4A0E80ull
#define DCORE2_HMMU2_MMU_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_HMMU2_MMU_SPECIAL_SECTION 0x1800

#define mmDCORE2_HMMU2_STLB_BASE 0x1000007FFC4A1000ull
#define DCORE2_HMMU2_STLB_MAX_OFFSET 0x1000
#define DCORE2_HMMU2_STLB_SECTION 0xE800

#define mmDCORE2_HMMU2_STLB_SPECIAL_BASE 0x1000007FFC4A1E80ull
#define DCORE2_HMMU2_STLB_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_HMMU2_STLB_SPECIAL_SECTION 0x1180

#define mmDCORE2_HMMU2_SCRAMB_OUT_BASE 0x1000007FFC4A3000ull
#define DCORE2_HMMU2_SCRAMB_OUT_MAX_OFFSET 0x1000
#define DCORE2_HMMU2_SCRAMB_OUT_SECTION 0xE800

#define mmDCORE2_HMMU2_SCRAMB_OUT_SPECIAL_BASE 0x1000007FFC4A3E80ull
#define DCORE2_HMMU2_SCRAMB_OUT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_HMMU2_SCRAMB_OUT_SPECIAL_SECTION 0x1800

#define mmDCORE2_HMMU2_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC4A4000ull
#define DCORE2_HMMU2_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE2_HMMU2_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE2_HMMU2_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC4A4200ull
#define DCORE2_HMMU2_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE2_HMMU2_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE2_HMMU2_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC4A4400ull
#define DCORE2_HMMU2_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE2_HMMU2_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE2_HMMU2_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC4A4600ull
#define DCORE2_HMMU2_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE2_HMMU2_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE2_HMMU2_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC4A4800ull
#define DCORE2_HMMU2_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE2_HMMU2_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE2_HMMU2_MSTR_IF_AXUSER_BASE 0x1000007FFC4A4A80ull
#define DCORE2_HMMU2_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_HMMU2_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE2_HMMU2_MSTR_IF_DBG_HBW_BASE 0x1000007FFC4A4B00ull
#define DCORE2_HMMU2_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_HMMU2_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE2_HMMU2_MSTR_IF_DBG_LBW_BASE 0x1000007FFC4A4B80ull
#define DCORE2_HMMU2_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_HMMU2_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE2_HMMU2_MSTR_IF_CORE_HBW_BASE 0x1000007FFC4A4C00ull
#define DCORE2_HMMU2_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE2_HMMU2_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE2_HMMU2_MSTR_IF_CORE_LBW_BASE 0x1000007FFC4A4D80ull
#define DCORE2_HMMU2_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE2_HMMU2_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE2_HMMU2_MSTR_IF_SPECIAL_BASE 0x1000007FFC4A4E80ull
#define DCORE2_HMMU2_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_HMMU2_MSTR_IF_SPECIAL_SECTION 0xB180

#define mmDCORE2_HMMU3_MMU_BASE 0x1000007FFC4B0000ull
#define DCORE2_HMMU3_MMU_MAX_OFFSET 0x1000
#define DCORE2_HMMU3_MMU_SECTION 0xE800

#define mmDCORE2_HMMU3_MMU_SPECIAL_BASE 0x1000007FFC4B0E80ull
#define DCORE2_HMMU3_MMU_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_HMMU3_MMU_SPECIAL_SECTION 0x1800

#define mmDCORE2_HMMU3_STLB_BASE 0x1000007FFC4B1000ull
#define DCORE2_HMMU3_STLB_MAX_OFFSET 0x1000
#define DCORE2_HMMU3_STLB_SECTION 0xE800

#define mmDCORE2_HMMU3_STLB_SPECIAL_BASE 0x1000007FFC4B1E80ull
#define DCORE2_HMMU3_STLB_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_HMMU3_STLB_SPECIAL_SECTION 0x1180

#define mmDCORE2_HMMU3_SCRAMB_OUT_BASE 0x1000007FFC4B3000ull
#define DCORE2_HMMU3_SCRAMB_OUT_MAX_OFFSET 0x1000
#define DCORE2_HMMU3_SCRAMB_OUT_SECTION 0xE800

#define mmDCORE2_HMMU3_SCRAMB_OUT_SPECIAL_BASE 0x1000007FFC4B3E80ull
#define DCORE2_HMMU3_SCRAMB_OUT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_HMMU3_SCRAMB_OUT_SPECIAL_SECTION 0x1800

#define mmDCORE2_HMMU3_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC4B4000ull
#define DCORE2_HMMU3_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE2_HMMU3_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE2_HMMU3_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC4B4200ull
#define DCORE2_HMMU3_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE2_HMMU3_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE2_HMMU3_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC4B4400ull
#define DCORE2_HMMU3_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE2_HMMU3_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE2_HMMU3_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC4B4600ull
#define DCORE2_HMMU3_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE2_HMMU3_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE2_HMMU3_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC4B4800ull
#define DCORE2_HMMU3_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE2_HMMU3_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE2_HMMU3_MSTR_IF_AXUSER_BASE 0x1000007FFC4B4A80ull
#define DCORE2_HMMU3_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_HMMU3_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE2_HMMU3_MSTR_IF_DBG_HBW_BASE 0x1000007FFC4B4B00ull
#define DCORE2_HMMU3_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_HMMU3_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE2_HMMU3_MSTR_IF_DBG_LBW_BASE 0x1000007FFC4B4B80ull
#define DCORE2_HMMU3_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_HMMU3_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE2_HMMU3_MSTR_IF_CORE_HBW_BASE 0x1000007FFC4B4C00ull
#define DCORE2_HMMU3_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE2_HMMU3_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE2_HMMU3_MSTR_IF_CORE_LBW_BASE 0x1000007FFC4B4D80ull
#define DCORE2_HMMU3_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE2_HMMU3_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE2_HMMU3_MSTR_IF_SPECIAL_BASE 0x1000007FFC4B4E80ull
#define DCORE2_HMMU3_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_HMMU3_MSTR_IF_SPECIAL_SECTION 0xB180

#define mmDCORE2_SYNC_MNGR_OBJS_BASE 0x1000007FFC500000ull
#define DCORE2_SYNC_MNGR_OBJS_MAX_OFFSET 0x15A00
#define DCORE2_SYNC_MNGR_OBJS_SECTION 0x1E000

#define mmDCORE2_SYNC_MNGR_GLBL_BASE 0x1000007FFC51E000ull
#define DCORE2_SYNC_MNGR_GLBL_MAX_OFFSET 0x1000
#define DCORE2_SYNC_MNGR_GLBL_SECTION 0xE800

#define mmDCORE2_SYNC_MNGR_GLBL_SPECIAL_BASE 0x1000007FFC51EE80ull
#define DCORE2_SYNC_MNGR_GLBL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_SYNC_MNGR_GLBL_SPECIAL_SECTION 0x1800

#define mmDCORE2_SYNC_MNGR_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC51F000ull
#define DCORE2_SYNC_MNGR_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE2_SYNC_MNGR_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE2_SYNC_MNGR_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC51F200ull
#define DCORE2_SYNC_MNGR_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE2_SYNC_MNGR_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE2_SYNC_MNGR_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC51F400ull
#define DCORE2_SYNC_MNGR_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE2_SYNC_MNGR_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE2_SYNC_MNGR_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC51F600ull
#define DCORE2_SYNC_MNGR_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE2_SYNC_MNGR_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE2_SYNC_MNGR_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC51F800ull
#define DCORE2_SYNC_MNGR_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE2_SYNC_MNGR_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE2_SYNC_MNGR_MSTR_IF_AXUSER_BASE 0x1000007FFC51FA80ull
#define DCORE2_SYNC_MNGR_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_SYNC_MNGR_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE2_SYNC_MNGR_MSTR_IF_DBG_HBW_BASE 0x1000007FFC51FB00ull
#define DCORE2_SYNC_MNGR_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_SYNC_MNGR_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE2_SYNC_MNGR_MSTR_IF_DBG_LBW_BASE 0x1000007FFC51FB80ull
#define DCORE2_SYNC_MNGR_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_SYNC_MNGR_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE2_SYNC_MNGR_MSTR_IF_CORE_HBW_BASE 0x1000007FFC51FC00ull
#define DCORE2_SYNC_MNGR_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE2_SYNC_MNGR_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE2_SYNC_MNGR_MSTR_IF_CORE_LBW_BASE 0x1000007FFC51FD80ull
#define DCORE2_SYNC_MNGR_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE2_SYNC_MNGR_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE2_SYNC_MNGR_MSTR_IF_SPECIAL_BASE 0x1000007FFC51FE80ull
#define DCORE2_SYNC_MNGR_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_SYNC_MNGR_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE2_HIF0_BASE 0x1000007FFC520000ull
#define DCORE2_HIF0_MAX_OFFSET 0x1000
#define DCORE2_HIF0_SECTION 0xE800

#define mmDCORE2_HIF0_SPECIAL_BASE 0x1000007FFC520E80ull
#define DCORE2_HIF0_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_HIF0_SPECIAL_SECTION 0x3180

#define mmDCORE2_HIF1_BASE 0x1000007FFC524000ull
#define DCORE2_HIF1_MAX_OFFSET 0x1000
#define DCORE2_HIF1_SECTION 0xE800

#define mmDCORE2_HIF1_SPECIAL_BASE 0x1000007FFC524E80ull
#define DCORE2_HIF1_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_HIF1_SPECIAL_SECTION 0x3180

#define mmDCORE2_HIF2_BASE 0x1000007FFC528000ull
#define DCORE2_HIF2_MAX_OFFSET 0x1000
#define DCORE2_HIF2_SECTION 0xE800

#define mmDCORE2_HIF2_SPECIAL_BASE 0x1000007FFC528E80ull
#define DCORE2_HIF2_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_HIF2_SPECIAL_SECTION 0x3180

#define mmDCORE2_HIF3_BASE 0x1000007FFC52C000ull
#define DCORE2_HIF3_MAX_OFFSET 0x1000
#define DCORE2_HIF3_SECTION 0xE800

#define mmDCORE2_HIF3_SPECIAL_BASE 0x1000007FFC52CE80ull
#define DCORE2_HIF3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_HIF3_SPECIAL_SECTION 0x13180

#define mmDCORE2_RTR0_CTRL_BASE 0x1000007FFC540000ull
#define DCORE2_RTR0_CTRL_MAX_OFFSET 0x1000
#define DCORE2_RTR0_CTRL_SECTION 0xE800

#define mmDCORE2_RTR0_CTRL_SPECIAL_BASE 0x1000007FFC540E80ull
#define DCORE2_RTR0_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR0_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR0_H3_BASE 0x1000007FFC541000ull
#define DCORE2_RTR0_H3_MAX_OFFSET 0x1000
#define DCORE2_RTR0_H3_SECTION 0xE800

#define mmDCORE2_RTR0_H3_SPECIAL_BASE 0x1000007FFC541E80ull
#define DCORE2_RTR0_H3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR0_H3_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR0_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC542000ull
#define DCORE2_RTR0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE2_RTR0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE2_RTR0_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC542200ull
#define DCORE2_RTR0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE2_RTR0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE2_RTR0_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC542400ull
#define DCORE2_RTR0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE2_RTR0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE2_RTR0_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC542600ull
#define DCORE2_RTR0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE2_RTR0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE2_RTR0_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC542800ull
#define DCORE2_RTR0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE2_RTR0_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE2_RTR0_MSTR_IF_AXUSER_BASE 0x1000007FFC542A80ull
#define DCORE2_RTR0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_RTR0_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE2_RTR0_MSTR_IF_DBG_HBW_BASE 0x1000007FFC542B00ull
#define DCORE2_RTR0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_RTR0_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE2_RTR0_MSTR_IF_DBG_LBW_BASE 0x1000007FFC542B80ull
#define DCORE2_RTR0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_RTR0_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE2_RTR0_MSTR_IF_CORE_HBW_BASE 0x1000007FFC542C00ull
#define DCORE2_RTR0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE2_RTR0_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE2_RTR0_MSTR_IF_CORE_LBW_BASE 0x1000007FFC542D80ull
#define DCORE2_RTR0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE2_RTR0_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE2_RTR0_MSTR_IF_SPECIAL_BASE 0x1000007FFC542E80ull
#define DCORE2_RTR0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR0_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR0_ADD_DEC_HBW_BASE 0x1000007FFC543000ull
#define DCORE2_RTR0_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCORE2_RTR0_ADD_DEC_HBW_SECTION 0x4000

#define mmDCORE2_RTR0_ADD_DEC_LBW_BASE 0x1000007FFC543400ull
#define DCORE2_RTR0_ADD_DEC_LBW_MAX_OFFSET 0xA600
#define DCORE2_RTR0_ADD_DEC_LBW_SECTION 0xA800

#define mmDCORE2_RTR0_ADD_DEC_SPECIAL_BASE 0x1000007FFC543E80ull
#define DCORE2_RTR0_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR0_ADD_DEC_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR0_BASE 0x1000007FFC544000ull
#define DCORE2_RTR0_MAX_OFFSET 0x1000
#define DCORE2_RTR0_SECTION 0x3000

#define mmDCORE2_RTR0_HBW_RD_RQ_LL_STAT_BASE 0x1000007FFC544300ull
#define DCORE2_RTR0_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR0_HBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR0_HBW_RD_RS_LL_STAT_BASE 0x1000007FFC544340ull
#define DCORE2_RTR0_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR0_HBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR0_HBW_WR_RQ_LL_STAT_BASE 0x1000007FFC544380ull
#define DCORE2_RTR0_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR0_HBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR0_HBW_WR_RS_LL_STAT_BASE 0x1000007FFC5443C0ull
#define DCORE2_RTR0_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR0_HBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR0_LBW_RD_RQ_LL_STAT_BASE 0x1000007FFC544400ull
#define DCORE2_RTR0_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR0_LBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR0_LBW_RD_RS_LL_STAT_BASE 0x1000007FFC544440ull
#define DCORE2_RTR0_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR0_LBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR0_LBW_WR_RQ_LL_STAT_BASE 0x1000007FFC544480ull
#define DCORE2_RTR0_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR0_LBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR0_LBW_WR_RS_LL_STAT_BASE 0x1000007FFC5444C0ull
#define DCORE2_RTR0_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR0_LBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR0_HBW_MFIFO_BASE 0x1000007FFC544500ull
#define DCORE2_RTR0_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCORE2_RTR0_HBW_MFIFO_SECTION 0x4000

#define mmDCORE2_RTR0_E2E_RD_LL_STAT_BASE 0x1000007FFC544540ull
#define DCORE2_RTR0_E2E_RD_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR0_E2E_RD_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR0_E2E_WR_LL_STAT_BASE 0x1000007FFC544580ull
#define DCORE2_RTR0_E2E_WR_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR0_E2E_WR_LL_STAT_SECTION 0x8000

#define mmDCORE2_RTR0_RTR_HBW_XACT_STAT_BASE 0x1000007FFC544600ull
#define DCORE2_RTR0_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE2_RTR0_RTR_HBW_XACT_STAT_SECTION 0x8000

#define mmDCORE2_RTR0_RTR_LBW_XACT_STAT_BASE 0x1000007FFC544680ull
#define DCORE2_RTR0_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE2_RTR0_RTR_LBW_XACT_STAT_SECTION 0x8000

#define mmDCORE2_RTR0_RTR_E2E_XACT_STAT_BASE 0x1000007FFC544700ull
#define DCORE2_RTR0_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE2_RTR0_RTR_E2E_XACT_STAT_SECTION 0x7800

#define mmDCORE2_RTR0_SPECIAL_BASE 0x1000007FFC544E80ull
#define DCORE2_RTR0_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR0_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR0_DBG_ADDR_BASE 0x1000007FFC545000ull
#define DCORE2_RTR0_DBG_ADDR_MAX_OFFSET 0x1000
#define DCORE2_RTR0_DBG_ADDR_SECTION 0xE800

#define mmDCORE2_RTR0_DBG_ADDR_SPECIAL_BASE 0x1000007FFC545E80ull
#define DCORE2_RTR0_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR0_DBG_ADDR_SPECIAL_SECTION 0x2180

#define mmDCORE2_RTR1_CTRL_BASE 0x1000007FFC548000ull
#define DCORE2_RTR1_CTRL_MAX_OFFSET 0x1000
#define DCORE2_RTR1_CTRL_SECTION 0xE800

#define mmDCORE2_RTR1_CTRL_SPECIAL_BASE 0x1000007FFC548E80ull
#define DCORE2_RTR1_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR1_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR1_H3_BASE 0x1000007FFC549000ull
#define DCORE2_RTR1_H3_MAX_OFFSET 0x1000
#define DCORE2_RTR1_H3_SECTION 0xE800

#define mmDCORE2_RTR1_H3_SPECIAL_BASE 0x1000007FFC549E80ull
#define DCORE2_RTR1_H3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR1_H3_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR1_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC54A000ull
#define DCORE2_RTR1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE2_RTR1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE2_RTR1_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC54A200ull
#define DCORE2_RTR1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE2_RTR1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE2_RTR1_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC54A400ull
#define DCORE2_RTR1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE2_RTR1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE2_RTR1_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC54A600ull
#define DCORE2_RTR1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE2_RTR1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE2_RTR1_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC54A800ull
#define DCORE2_RTR1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE2_RTR1_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE2_RTR1_MSTR_IF_AXUSER_BASE 0x1000007FFC54AA80ull
#define DCORE2_RTR1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_RTR1_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE2_RTR1_MSTR_IF_DBG_HBW_BASE 0x1000007FFC54AB00ull
#define DCORE2_RTR1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_RTR1_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE2_RTR1_MSTR_IF_DBG_LBW_BASE 0x1000007FFC54AB80ull
#define DCORE2_RTR1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_RTR1_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE2_RTR1_MSTR_IF_CORE_HBW_BASE 0x1000007FFC54AC00ull
#define DCORE2_RTR1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE2_RTR1_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE2_RTR1_MSTR_IF_CORE_LBW_BASE 0x1000007FFC54AD80ull
#define DCORE2_RTR1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE2_RTR1_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE2_RTR1_MSTR_IF_SPECIAL_BASE 0x1000007FFC54AE80ull
#define DCORE2_RTR1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR1_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR1_ADD_DEC_HBW_BASE 0x1000007FFC54B000ull
#define DCORE2_RTR1_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCORE2_RTR1_ADD_DEC_HBW_SECTION 0x4000

#define mmDCORE2_RTR1_ADD_DEC_LBW_BASE 0x1000007FFC54B400ull
#define DCORE2_RTR1_ADD_DEC_LBW_MAX_OFFSET 0xA600
#define DCORE2_RTR1_ADD_DEC_LBW_SECTION 0xA800

#define mmDCORE2_RTR1_ADD_DEC_SPECIAL_BASE 0x1000007FFC54BE80ull
#define DCORE2_RTR1_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR1_ADD_DEC_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR1_BASE 0x1000007FFC54C000ull
#define DCORE2_RTR1_MAX_OFFSET 0x1000
#define DCORE2_RTR1_SECTION 0x3000

#define mmDCORE2_RTR1_HBW_RD_RQ_LL_STAT_BASE 0x1000007FFC54C300ull
#define DCORE2_RTR1_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR1_HBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR1_HBW_RD_RS_LL_STAT_BASE 0x1000007FFC54C340ull
#define DCORE2_RTR1_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR1_HBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR1_HBW_WR_RQ_LL_STAT_BASE 0x1000007FFC54C380ull
#define DCORE2_RTR1_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR1_HBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR1_HBW_WR_RS_LL_STAT_BASE 0x1000007FFC54C3C0ull
#define DCORE2_RTR1_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR1_HBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR1_LBW_RD_RQ_LL_STAT_BASE 0x1000007FFC54C400ull
#define DCORE2_RTR1_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR1_LBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR1_LBW_RD_RS_LL_STAT_BASE 0x1000007FFC54C440ull
#define DCORE2_RTR1_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR1_LBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR1_LBW_WR_RQ_LL_STAT_BASE 0x1000007FFC54C480ull
#define DCORE2_RTR1_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR1_LBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR1_LBW_WR_RS_LL_STAT_BASE 0x1000007FFC54C4C0ull
#define DCORE2_RTR1_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR1_LBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR1_HBW_MFIFO_BASE 0x1000007FFC54C500ull
#define DCORE2_RTR1_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCORE2_RTR1_HBW_MFIFO_SECTION 0x4000

#define mmDCORE2_RTR1_E2E_RD_LL_STAT_BASE 0x1000007FFC54C540ull
#define DCORE2_RTR1_E2E_RD_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR1_E2E_RD_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR1_E2E_WR_LL_STAT_BASE 0x1000007FFC54C580ull
#define DCORE2_RTR1_E2E_WR_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR1_E2E_WR_LL_STAT_SECTION 0x8000

#define mmDCORE2_RTR1_RTR_HBW_XACT_STAT_BASE 0x1000007FFC54C600ull
#define DCORE2_RTR1_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE2_RTR1_RTR_HBW_XACT_STAT_SECTION 0x8000

#define mmDCORE2_RTR1_RTR_LBW_XACT_STAT_BASE 0x1000007FFC54C680ull
#define DCORE2_RTR1_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE2_RTR1_RTR_LBW_XACT_STAT_SECTION 0x8000

#define mmDCORE2_RTR1_RTR_E2E_XACT_STAT_BASE 0x1000007FFC54C700ull
#define DCORE2_RTR1_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE2_RTR1_RTR_E2E_XACT_STAT_SECTION 0x7800

#define mmDCORE2_RTR1_SPECIAL_BASE 0x1000007FFC54CE80ull
#define DCORE2_RTR1_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR1_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR1_DBG_ADDR_BASE 0x1000007FFC54D000ull
#define DCORE2_RTR1_DBG_ADDR_MAX_OFFSET 0x1000
#define DCORE2_RTR1_DBG_ADDR_SECTION 0xE800

#define mmDCORE2_RTR1_DBG_ADDR_SPECIAL_BASE 0x1000007FFC54DE80ull
#define DCORE2_RTR1_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR1_DBG_ADDR_SPECIAL_SECTION 0x2180

#define mmDCORE2_RTR2_CTRL_BASE 0x1000007FFC550000ull
#define DCORE2_RTR2_CTRL_MAX_OFFSET 0x1000
#define DCORE2_RTR2_CTRL_SECTION 0xE800

#define mmDCORE2_RTR2_CTRL_SPECIAL_BASE 0x1000007FFC550E80ull
#define DCORE2_RTR2_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR2_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR2_H3_BASE 0x1000007FFC551000ull
#define DCORE2_RTR2_H3_MAX_OFFSET 0x1000
#define DCORE2_RTR2_H3_SECTION 0xE800

#define mmDCORE2_RTR2_H3_SPECIAL_BASE 0x1000007FFC551E80ull
#define DCORE2_RTR2_H3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR2_H3_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR2_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC552000ull
#define DCORE2_RTR2_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE2_RTR2_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE2_RTR2_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC552200ull
#define DCORE2_RTR2_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE2_RTR2_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE2_RTR2_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC552400ull
#define DCORE2_RTR2_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE2_RTR2_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE2_RTR2_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC552600ull
#define DCORE2_RTR2_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE2_RTR2_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE2_RTR2_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC552800ull
#define DCORE2_RTR2_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE2_RTR2_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE2_RTR2_MSTR_IF_AXUSER_BASE 0x1000007FFC552A80ull
#define DCORE2_RTR2_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_RTR2_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE2_RTR2_MSTR_IF_DBG_HBW_BASE 0x1000007FFC552B00ull
#define DCORE2_RTR2_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_RTR2_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE2_RTR2_MSTR_IF_DBG_LBW_BASE 0x1000007FFC552B80ull
#define DCORE2_RTR2_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_RTR2_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE2_RTR2_MSTR_IF_CORE_HBW_BASE 0x1000007FFC552C00ull
#define DCORE2_RTR2_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE2_RTR2_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE2_RTR2_MSTR_IF_CORE_LBW_BASE 0x1000007FFC552D80ull
#define DCORE2_RTR2_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE2_RTR2_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE2_RTR2_MSTR_IF_SPECIAL_BASE 0x1000007FFC552E80ull
#define DCORE2_RTR2_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR2_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR2_ADD_DEC_HBW_BASE 0x1000007FFC553000ull
#define DCORE2_RTR2_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCORE2_RTR2_ADD_DEC_HBW_SECTION 0x4000

#define mmDCORE2_RTR2_ADD_DEC_LBW_BASE 0x1000007FFC553400ull
#define DCORE2_RTR2_ADD_DEC_LBW_MAX_OFFSET 0xA600
#define DCORE2_RTR2_ADD_DEC_LBW_SECTION 0xA800

#define mmDCORE2_RTR2_ADD_DEC_SPECIAL_BASE 0x1000007FFC553E80ull
#define DCORE2_RTR2_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR2_ADD_DEC_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR2_BASE 0x1000007FFC554000ull
#define DCORE2_RTR2_MAX_OFFSET 0x1000
#define DCORE2_RTR2_SECTION 0x3000

#define mmDCORE2_RTR2_HBW_RD_RQ_LL_STAT_BASE 0x1000007FFC554300ull
#define DCORE2_RTR2_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR2_HBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR2_HBW_RD_RS_LL_STAT_BASE 0x1000007FFC554340ull
#define DCORE2_RTR2_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR2_HBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR2_HBW_WR_RQ_LL_STAT_BASE 0x1000007FFC554380ull
#define DCORE2_RTR2_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR2_HBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR2_HBW_WR_RS_LL_STAT_BASE 0x1000007FFC5543C0ull
#define DCORE2_RTR2_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR2_HBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR2_LBW_RD_RQ_LL_STAT_BASE 0x1000007FFC554400ull
#define DCORE2_RTR2_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR2_LBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR2_LBW_RD_RS_LL_STAT_BASE 0x1000007FFC554440ull
#define DCORE2_RTR2_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR2_LBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR2_LBW_WR_RQ_LL_STAT_BASE 0x1000007FFC554480ull
#define DCORE2_RTR2_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR2_LBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR2_LBW_WR_RS_LL_STAT_BASE 0x1000007FFC5544C0ull
#define DCORE2_RTR2_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR2_LBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR2_HBW_MFIFO_BASE 0x1000007FFC554500ull
#define DCORE2_RTR2_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCORE2_RTR2_HBW_MFIFO_SECTION 0x4000

#define mmDCORE2_RTR2_E2E_RD_LL_STAT_BASE 0x1000007FFC554540ull
#define DCORE2_RTR2_E2E_RD_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR2_E2E_RD_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR2_E2E_WR_LL_STAT_BASE 0x1000007FFC554580ull
#define DCORE2_RTR2_E2E_WR_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR2_E2E_WR_LL_STAT_SECTION 0x8000

#define mmDCORE2_RTR2_RTR_HBW_XACT_STAT_BASE 0x1000007FFC554600ull
#define DCORE2_RTR2_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE2_RTR2_RTR_HBW_XACT_STAT_SECTION 0x8000

#define mmDCORE2_RTR2_RTR_LBW_XACT_STAT_BASE 0x1000007FFC554680ull
#define DCORE2_RTR2_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE2_RTR2_RTR_LBW_XACT_STAT_SECTION 0x8000

#define mmDCORE2_RTR2_RTR_E2E_XACT_STAT_BASE 0x1000007FFC554700ull
#define DCORE2_RTR2_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE2_RTR2_RTR_E2E_XACT_STAT_SECTION 0x7800

#define mmDCORE2_RTR2_SPECIAL_BASE 0x1000007FFC554E80ull
#define DCORE2_RTR2_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR2_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR2_DBG_ADDR_BASE 0x1000007FFC555000ull
#define DCORE2_RTR2_DBG_ADDR_MAX_OFFSET 0x1000
#define DCORE2_RTR2_DBG_ADDR_SECTION 0xE800

#define mmDCORE2_RTR2_DBG_ADDR_SPECIAL_BASE 0x1000007FFC555E80ull
#define DCORE2_RTR2_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR2_DBG_ADDR_SPECIAL_SECTION 0x2180

#define mmDCORE2_RTR3_CTRL_BASE 0x1000007FFC558000ull
#define DCORE2_RTR3_CTRL_MAX_OFFSET 0x1000
#define DCORE2_RTR3_CTRL_SECTION 0xE800

#define mmDCORE2_RTR3_CTRL_SPECIAL_BASE 0x1000007FFC558E80ull
#define DCORE2_RTR3_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR3_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR3_H3_BASE 0x1000007FFC559000ull
#define DCORE2_RTR3_H3_MAX_OFFSET 0x1000
#define DCORE2_RTR3_H3_SECTION 0xE800

#define mmDCORE2_RTR3_H3_SPECIAL_BASE 0x1000007FFC559E80ull
#define DCORE2_RTR3_H3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR3_H3_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR3_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC55A000ull
#define DCORE2_RTR3_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE2_RTR3_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE2_RTR3_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC55A200ull
#define DCORE2_RTR3_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE2_RTR3_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE2_RTR3_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC55A400ull
#define DCORE2_RTR3_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE2_RTR3_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE2_RTR3_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC55A600ull
#define DCORE2_RTR3_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE2_RTR3_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE2_RTR3_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC55A800ull
#define DCORE2_RTR3_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE2_RTR3_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE2_RTR3_MSTR_IF_AXUSER_BASE 0x1000007FFC55AA80ull
#define DCORE2_RTR3_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_RTR3_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE2_RTR3_MSTR_IF_DBG_HBW_BASE 0x1000007FFC55AB00ull
#define DCORE2_RTR3_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_RTR3_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE2_RTR3_MSTR_IF_DBG_LBW_BASE 0x1000007FFC55AB80ull
#define DCORE2_RTR3_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_RTR3_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE2_RTR3_MSTR_IF_CORE_HBW_BASE 0x1000007FFC55AC00ull
#define DCORE2_RTR3_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE2_RTR3_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE2_RTR3_MSTR_IF_CORE_LBW_BASE 0x1000007FFC55AD80ull
#define DCORE2_RTR3_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE2_RTR3_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE2_RTR3_MSTR_IF_SPECIAL_BASE 0x1000007FFC55AE80ull
#define DCORE2_RTR3_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR3_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR3_ADD_DEC_HBW_BASE 0x1000007FFC55B000ull
#define DCORE2_RTR3_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCORE2_RTR3_ADD_DEC_HBW_SECTION 0x4000

#define mmDCORE2_RTR3_ADD_DEC_LBW_BASE 0x1000007FFC55B400ull
#define DCORE2_RTR3_ADD_DEC_LBW_MAX_OFFSET 0xA600
#define DCORE2_RTR3_ADD_DEC_LBW_SECTION 0xA800

#define mmDCORE2_RTR3_ADD_DEC_SPECIAL_BASE 0x1000007FFC55BE80ull
#define DCORE2_RTR3_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR3_ADD_DEC_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR3_BASE 0x1000007FFC55C000ull
#define DCORE2_RTR3_MAX_OFFSET 0x1000
#define DCORE2_RTR3_SECTION 0x3000

#define mmDCORE2_RTR3_HBW_RD_RQ_LL_STAT_BASE 0x1000007FFC55C300ull
#define DCORE2_RTR3_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR3_HBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR3_HBW_RD_RS_LL_STAT_BASE 0x1000007FFC55C340ull
#define DCORE2_RTR3_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR3_HBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR3_HBW_WR_RQ_LL_STAT_BASE 0x1000007FFC55C380ull
#define DCORE2_RTR3_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR3_HBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR3_HBW_WR_RS_LL_STAT_BASE 0x1000007FFC55C3C0ull
#define DCORE2_RTR3_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR3_HBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR3_LBW_RD_RQ_LL_STAT_BASE 0x1000007FFC55C400ull
#define DCORE2_RTR3_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR3_LBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR3_LBW_RD_RS_LL_STAT_BASE 0x1000007FFC55C440ull
#define DCORE2_RTR3_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR3_LBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR3_LBW_WR_RQ_LL_STAT_BASE 0x1000007FFC55C480ull
#define DCORE2_RTR3_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR3_LBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR3_LBW_WR_RS_LL_STAT_BASE 0x1000007FFC55C4C0ull
#define DCORE2_RTR3_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR3_LBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR3_HBW_MFIFO_BASE 0x1000007FFC55C500ull
#define DCORE2_RTR3_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCORE2_RTR3_HBW_MFIFO_SECTION 0x4000

#define mmDCORE2_RTR3_E2E_RD_LL_STAT_BASE 0x1000007FFC55C540ull
#define DCORE2_RTR3_E2E_RD_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR3_E2E_RD_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR3_E2E_WR_LL_STAT_BASE 0x1000007FFC55C580ull
#define DCORE2_RTR3_E2E_WR_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR3_E2E_WR_LL_STAT_SECTION 0x8000

#define mmDCORE2_RTR3_RTR_HBW_XACT_STAT_BASE 0x1000007FFC55C600ull
#define DCORE2_RTR3_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE2_RTR3_RTR_HBW_XACT_STAT_SECTION 0x8000

#define mmDCORE2_RTR3_RTR_LBW_XACT_STAT_BASE 0x1000007FFC55C680ull
#define DCORE2_RTR3_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE2_RTR3_RTR_LBW_XACT_STAT_SECTION 0x8000

#define mmDCORE2_RTR3_RTR_E2E_XACT_STAT_BASE 0x1000007FFC55C700ull
#define DCORE2_RTR3_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE2_RTR3_RTR_E2E_XACT_STAT_SECTION 0x7800

#define mmDCORE2_RTR3_SPECIAL_BASE 0x1000007FFC55CE80ull
#define DCORE2_RTR3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR3_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR3_DBG_ADDR_BASE 0x1000007FFC55D000ull
#define DCORE2_RTR3_DBG_ADDR_MAX_OFFSET 0x1000
#define DCORE2_RTR3_DBG_ADDR_SECTION 0xE800

#define mmDCORE2_RTR3_DBG_ADDR_SPECIAL_BASE 0x1000007FFC55DE80ull
#define DCORE2_RTR3_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR3_DBG_ADDR_SPECIAL_SECTION 0x2180

#define mmDCORE2_RTR4_CTRL_BASE 0x1000007FFC560000ull
#define DCORE2_RTR4_CTRL_MAX_OFFSET 0x1000
#define DCORE2_RTR4_CTRL_SECTION 0xE800

#define mmDCORE2_RTR4_CTRL_SPECIAL_BASE 0x1000007FFC560E80ull
#define DCORE2_RTR4_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR4_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR4_H3_BASE 0x1000007FFC561000ull
#define DCORE2_RTR4_H3_MAX_OFFSET 0x1000
#define DCORE2_RTR4_H3_SECTION 0xE800

#define mmDCORE2_RTR4_H3_SPECIAL_BASE 0x1000007FFC561E80ull
#define DCORE2_RTR4_H3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR4_H3_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR4_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC562000ull
#define DCORE2_RTR4_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE2_RTR4_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE2_RTR4_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC562200ull
#define DCORE2_RTR4_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE2_RTR4_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE2_RTR4_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC562400ull
#define DCORE2_RTR4_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE2_RTR4_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE2_RTR4_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC562600ull
#define DCORE2_RTR4_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE2_RTR4_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE2_RTR4_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC562800ull
#define DCORE2_RTR4_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE2_RTR4_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE2_RTR4_MSTR_IF_AXUSER_BASE 0x1000007FFC562A80ull
#define DCORE2_RTR4_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_RTR4_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE2_RTR4_MSTR_IF_DBG_HBW_BASE 0x1000007FFC562B00ull
#define DCORE2_RTR4_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_RTR4_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE2_RTR4_MSTR_IF_DBG_LBW_BASE 0x1000007FFC562B80ull
#define DCORE2_RTR4_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_RTR4_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE2_RTR4_MSTR_IF_CORE_HBW_BASE 0x1000007FFC562C00ull
#define DCORE2_RTR4_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE2_RTR4_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE2_RTR4_MSTR_IF_CORE_LBW_BASE 0x1000007FFC562D80ull
#define DCORE2_RTR4_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE2_RTR4_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE2_RTR4_MSTR_IF_SPECIAL_BASE 0x1000007FFC562E80ull
#define DCORE2_RTR4_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR4_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR4_ADD_DEC_HBW_BASE 0x1000007FFC563000ull
#define DCORE2_RTR4_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCORE2_RTR4_ADD_DEC_HBW_SECTION 0x4000

#define mmDCORE2_RTR4_ADD_DEC_LBW_BASE 0x1000007FFC563400ull
#define DCORE2_RTR4_ADD_DEC_LBW_MAX_OFFSET 0xA600
#define DCORE2_RTR4_ADD_DEC_LBW_SECTION 0xA800

#define mmDCORE2_RTR4_ADD_DEC_SPECIAL_BASE 0x1000007FFC563E80ull
#define DCORE2_RTR4_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR4_ADD_DEC_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR4_BASE 0x1000007FFC564000ull
#define DCORE2_RTR4_MAX_OFFSET 0x1000
#define DCORE2_RTR4_SECTION 0x3000

#define mmDCORE2_RTR4_HBW_RD_RQ_LL_STAT_BASE 0x1000007FFC564300ull
#define DCORE2_RTR4_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR4_HBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR4_HBW_RD_RS_LL_STAT_BASE 0x1000007FFC564340ull
#define DCORE2_RTR4_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR4_HBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR4_HBW_WR_RQ_LL_STAT_BASE 0x1000007FFC564380ull
#define DCORE2_RTR4_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR4_HBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR4_HBW_WR_RS_LL_STAT_BASE 0x1000007FFC5643C0ull
#define DCORE2_RTR4_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR4_HBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR4_LBW_RD_RQ_LL_STAT_BASE 0x1000007FFC564400ull
#define DCORE2_RTR4_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR4_LBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR4_LBW_RD_RS_LL_STAT_BASE 0x1000007FFC564440ull
#define DCORE2_RTR4_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR4_LBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR4_LBW_WR_RQ_LL_STAT_BASE 0x1000007FFC564480ull
#define DCORE2_RTR4_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR4_LBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR4_LBW_WR_RS_LL_STAT_BASE 0x1000007FFC5644C0ull
#define DCORE2_RTR4_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR4_LBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR4_HBW_MFIFO_BASE 0x1000007FFC564500ull
#define DCORE2_RTR4_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCORE2_RTR4_HBW_MFIFO_SECTION 0x4000

#define mmDCORE2_RTR4_E2E_RD_LL_STAT_BASE 0x1000007FFC564540ull
#define DCORE2_RTR4_E2E_RD_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR4_E2E_RD_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR4_E2E_WR_LL_STAT_BASE 0x1000007FFC564580ull
#define DCORE2_RTR4_E2E_WR_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR4_E2E_WR_LL_STAT_SECTION 0x8000

#define mmDCORE2_RTR4_RTR_HBW_XACT_STAT_BASE 0x1000007FFC564600ull
#define DCORE2_RTR4_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE2_RTR4_RTR_HBW_XACT_STAT_SECTION 0x8000

#define mmDCORE2_RTR4_RTR_LBW_XACT_STAT_BASE 0x1000007FFC564680ull
#define DCORE2_RTR4_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE2_RTR4_RTR_LBW_XACT_STAT_SECTION 0x8000

#define mmDCORE2_RTR4_RTR_E2E_XACT_STAT_BASE 0x1000007FFC564700ull
#define DCORE2_RTR4_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE2_RTR4_RTR_E2E_XACT_STAT_SECTION 0x7800

#define mmDCORE2_RTR4_SPECIAL_BASE 0x1000007FFC564E80ull
#define DCORE2_RTR4_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR4_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR4_DBG_ADDR_BASE 0x1000007FFC565000ull
#define DCORE2_RTR4_DBG_ADDR_MAX_OFFSET 0x1000
#define DCORE2_RTR4_DBG_ADDR_SECTION 0xE800

#define mmDCORE2_RTR4_DBG_ADDR_SPECIAL_BASE 0x1000007FFC565E80ull
#define DCORE2_RTR4_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR4_DBG_ADDR_SPECIAL_SECTION 0x2180

#define mmDCORE2_RTR5_CTRL_BASE 0x1000007FFC568000ull
#define DCORE2_RTR5_CTRL_MAX_OFFSET 0x1000
#define DCORE2_RTR5_CTRL_SECTION 0xE800

#define mmDCORE2_RTR5_CTRL_SPECIAL_BASE 0x1000007FFC568E80ull
#define DCORE2_RTR5_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR5_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR5_H3_BASE 0x1000007FFC569000ull
#define DCORE2_RTR5_H3_MAX_OFFSET 0x1000
#define DCORE2_RTR5_H3_SECTION 0xE800

#define mmDCORE2_RTR5_H3_SPECIAL_BASE 0x1000007FFC569E80ull
#define DCORE2_RTR5_H3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR5_H3_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR5_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC56A000ull
#define DCORE2_RTR5_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE2_RTR5_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE2_RTR5_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC56A200ull
#define DCORE2_RTR5_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE2_RTR5_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE2_RTR5_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC56A400ull
#define DCORE2_RTR5_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE2_RTR5_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE2_RTR5_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC56A600ull
#define DCORE2_RTR5_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE2_RTR5_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE2_RTR5_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC56A800ull
#define DCORE2_RTR5_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE2_RTR5_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE2_RTR5_MSTR_IF_AXUSER_BASE 0x1000007FFC56AA80ull
#define DCORE2_RTR5_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_RTR5_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE2_RTR5_MSTR_IF_DBG_HBW_BASE 0x1000007FFC56AB00ull
#define DCORE2_RTR5_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_RTR5_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE2_RTR5_MSTR_IF_DBG_LBW_BASE 0x1000007FFC56AB80ull
#define DCORE2_RTR5_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_RTR5_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE2_RTR5_MSTR_IF_CORE_HBW_BASE 0x1000007FFC56AC00ull
#define DCORE2_RTR5_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE2_RTR5_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE2_RTR5_MSTR_IF_CORE_LBW_BASE 0x1000007FFC56AD80ull
#define DCORE2_RTR5_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE2_RTR5_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE2_RTR5_MSTR_IF_SPECIAL_BASE 0x1000007FFC56AE80ull
#define DCORE2_RTR5_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR5_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR5_ADD_DEC_HBW_BASE 0x1000007FFC56B000ull
#define DCORE2_RTR5_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCORE2_RTR5_ADD_DEC_HBW_SECTION 0x4000

#define mmDCORE2_RTR5_ADD_DEC_LBW_BASE 0x1000007FFC56B400ull
#define DCORE2_RTR5_ADD_DEC_LBW_MAX_OFFSET 0xA600
#define DCORE2_RTR5_ADD_DEC_LBW_SECTION 0xA800

#define mmDCORE2_RTR5_ADD_DEC_SPECIAL_BASE 0x1000007FFC56BE80ull
#define DCORE2_RTR5_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR5_ADD_DEC_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR5_BASE 0x1000007FFC56C000ull
#define DCORE2_RTR5_MAX_OFFSET 0x1000
#define DCORE2_RTR5_SECTION 0x3000

#define mmDCORE2_RTR5_HBW_RD_RQ_LL_STAT_BASE 0x1000007FFC56C300ull
#define DCORE2_RTR5_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR5_HBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR5_HBW_RD_RS_LL_STAT_BASE 0x1000007FFC56C340ull
#define DCORE2_RTR5_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR5_HBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR5_HBW_WR_RQ_LL_STAT_BASE 0x1000007FFC56C380ull
#define DCORE2_RTR5_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR5_HBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR5_HBW_WR_RS_LL_STAT_BASE 0x1000007FFC56C3C0ull
#define DCORE2_RTR5_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR5_HBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR5_LBW_RD_RQ_LL_STAT_BASE 0x1000007FFC56C400ull
#define DCORE2_RTR5_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR5_LBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR5_LBW_RD_RS_LL_STAT_BASE 0x1000007FFC56C440ull
#define DCORE2_RTR5_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR5_LBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR5_LBW_WR_RQ_LL_STAT_BASE 0x1000007FFC56C480ull
#define DCORE2_RTR5_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR5_LBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR5_LBW_WR_RS_LL_STAT_BASE 0x1000007FFC56C4C0ull
#define DCORE2_RTR5_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR5_LBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR5_HBW_MFIFO_BASE 0x1000007FFC56C500ull
#define DCORE2_RTR5_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCORE2_RTR5_HBW_MFIFO_SECTION 0x4000

#define mmDCORE2_RTR5_E2E_RD_LL_STAT_BASE 0x1000007FFC56C540ull
#define DCORE2_RTR5_E2E_RD_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR5_E2E_RD_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR5_E2E_WR_LL_STAT_BASE 0x1000007FFC56C580ull
#define DCORE2_RTR5_E2E_WR_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR5_E2E_WR_LL_STAT_SECTION 0x8000

#define mmDCORE2_RTR5_RTR_HBW_XACT_STAT_BASE 0x1000007FFC56C600ull
#define DCORE2_RTR5_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE2_RTR5_RTR_HBW_XACT_STAT_SECTION 0x8000

#define mmDCORE2_RTR5_RTR_LBW_XACT_STAT_BASE 0x1000007FFC56C680ull
#define DCORE2_RTR5_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE2_RTR5_RTR_LBW_XACT_STAT_SECTION 0x8000

#define mmDCORE2_RTR5_RTR_E2E_XACT_STAT_BASE 0x1000007FFC56C700ull
#define DCORE2_RTR5_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE2_RTR5_RTR_E2E_XACT_STAT_SECTION 0x7800

#define mmDCORE2_RTR5_SPECIAL_BASE 0x1000007FFC56CE80ull
#define DCORE2_RTR5_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR5_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR5_DBG_ADDR_BASE 0x1000007FFC56D000ull
#define DCORE2_RTR5_DBG_ADDR_MAX_OFFSET 0x1000
#define DCORE2_RTR5_DBG_ADDR_SECTION 0xE800

#define mmDCORE2_RTR5_DBG_ADDR_SPECIAL_BASE 0x1000007FFC56DE80ull
#define DCORE2_RTR5_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR5_DBG_ADDR_SPECIAL_SECTION 0x2180

#define mmDCORE2_RTR6_CTRL_BASE 0x1000007FFC570000ull
#define DCORE2_RTR6_CTRL_MAX_OFFSET 0x1000
#define DCORE2_RTR6_CTRL_SECTION 0xE800

#define mmDCORE2_RTR6_CTRL_SPECIAL_BASE 0x1000007FFC570E80ull
#define DCORE2_RTR6_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR6_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR6_H3_BASE 0x1000007FFC571000ull
#define DCORE2_RTR6_H3_MAX_OFFSET 0x1000
#define DCORE2_RTR6_H3_SECTION 0xE800

#define mmDCORE2_RTR6_H3_SPECIAL_BASE 0x1000007FFC571E80ull
#define DCORE2_RTR6_H3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR6_H3_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR6_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC572000ull
#define DCORE2_RTR6_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE2_RTR6_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE2_RTR6_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC572200ull
#define DCORE2_RTR6_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE2_RTR6_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE2_RTR6_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC572400ull
#define DCORE2_RTR6_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE2_RTR6_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE2_RTR6_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC572600ull
#define DCORE2_RTR6_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE2_RTR6_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE2_RTR6_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC572800ull
#define DCORE2_RTR6_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE2_RTR6_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE2_RTR6_MSTR_IF_AXUSER_BASE 0x1000007FFC572A80ull
#define DCORE2_RTR6_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_RTR6_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE2_RTR6_MSTR_IF_DBG_HBW_BASE 0x1000007FFC572B00ull
#define DCORE2_RTR6_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_RTR6_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE2_RTR6_MSTR_IF_DBG_LBW_BASE 0x1000007FFC572B80ull
#define DCORE2_RTR6_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_RTR6_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE2_RTR6_MSTR_IF_CORE_HBW_BASE 0x1000007FFC572C00ull
#define DCORE2_RTR6_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE2_RTR6_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE2_RTR6_MSTR_IF_CORE_LBW_BASE 0x1000007FFC572D80ull
#define DCORE2_RTR6_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE2_RTR6_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE2_RTR6_MSTR_IF_SPECIAL_BASE 0x1000007FFC572E80ull
#define DCORE2_RTR6_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR6_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR6_ADD_DEC_HBW_BASE 0x1000007FFC573000ull
#define DCORE2_RTR6_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCORE2_RTR6_ADD_DEC_HBW_SECTION 0x4000

#define mmDCORE2_RTR6_ADD_DEC_LBW_BASE 0x1000007FFC573400ull
#define DCORE2_RTR6_ADD_DEC_LBW_MAX_OFFSET 0xA600
#define DCORE2_RTR6_ADD_DEC_LBW_SECTION 0xA800

#define mmDCORE2_RTR6_ADD_DEC_SPECIAL_BASE 0x1000007FFC573E80ull
#define DCORE2_RTR6_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR6_ADD_DEC_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR6_BASE 0x1000007FFC574000ull
#define DCORE2_RTR6_MAX_OFFSET 0x1000
#define DCORE2_RTR6_SECTION 0x3000

#define mmDCORE2_RTR6_HBW_RD_RQ_LL_STAT_BASE 0x1000007FFC574300ull
#define DCORE2_RTR6_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR6_HBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR6_HBW_RD_RS_LL_STAT_BASE 0x1000007FFC574340ull
#define DCORE2_RTR6_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR6_HBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR6_HBW_WR_RQ_LL_STAT_BASE 0x1000007FFC574380ull
#define DCORE2_RTR6_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR6_HBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR6_HBW_WR_RS_LL_STAT_BASE 0x1000007FFC5743C0ull
#define DCORE2_RTR6_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR6_HBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR6_LBW_RD_RQ_LL_STAT_BASE 0x1000007FFC574400ull
#define DCORE2_RTR6_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR6_LBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR6_LBW_RD_RS_LL_STAT_BASE 0x1000007FFC574440ull
#define DCORE2_RTR6_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR6_LBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR6_LBW_WR_RQ_LL_STAT_BASE 0x1000007FFC574480ull
#define DCORE2_RTR6_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR6_LBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR6_LBW_WR_RS_LL_STAT_BASE 0x1000007FFC5744C0ull
#define DCORE2_RTR6_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR6_LBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR6_HBW_MFIFO_BASE 0x1000007FFC574500ull
#define DCORE2_RTR6_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCORE2_RTR6_HBW_MFIFO_SECTION 0x4000

#define mmDCORE2_RTR6_E2E_RD_LL_STAT_BASE 0x1000007FFC574540ull
#define DCORE2_RTR6_E2E_RD_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR6_E2E_RD_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR6_E2E_WR_LL_STAT_BASE 0x1000007FFC574580ull
#define DCORE2_RTR6_E2E_WR_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR6_E2E_WR_LL_STAT_SECTION 0x8000

#define mmDCORE2_RTR6_RTR_HBW_XACT_STAT_BASE 0x1000007FFC574600ull
#define DCORE2_RTR6_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE2_RTR6_RTR_HBW_XACT_STAT_SECTION 0x8000

#define mmDCORE2_RTR6_RTR_LBW_XACT_STAT_BASE 0x1000007FFC574680ull
#define DCORE2_RTR6_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE2_RTR6_RTR_LBW_XACT_STAT_SECTION 0x8000

#define mmDCORE2_RTR6_RTR_E2E_XACT_STAT_BASE 0x1000007FFC574700ull
#define DCORE2_RTR6_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE2_RTR6_RTR_E2E_XACT_STAT_SECTION 0x7800

#define mmDCORE2_RTR6_SPECIAL_BASE 0x1000007FFC574E80ull
#define DCORE2_RTR6_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR6_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR6_DBG_ADDR_BASE 0x1000007FFC575000ull
#define DCORE2_RTR6_DBG_ADDR_MAX_OFFSET 0x1000
#define DCORE2_RTR6_DBG_ADDR_SECTION 0xE800

#define mmDCORE2_RTR6_DBG_ADDR_SPECIAL_BASE 0x1000007FFC575E80ull
#define DCORE2_RTR6_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR6_DBG_ADDR_SPECIAL_SECTION 0x2180

#define mmDCORE2_RTR7_CTRL_BASE 0x1000007FFC578000ull
#define DCORE2_RTR7_CTRL_MAX_OFFSET 0x1000
#define DCORE2_RTR7_CTRL_SECTION 0xE800

#define mmDCORE2_RTR7_CTRL_SPECIAL_BASE 0x1000007FFC578E80ull
#define DCORE2_RTR7_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR7_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR7_H3_BASE 0x1000007FFC579000ull
#define DCORE2_RTR7_H3_MAX_OFFSET 0x1000
#define DCORE2_RTR7_H3_SECTION 0xE800

#define mmDCORE2_RTR7_H3_SPECIAL_BASE 0x1000007FFC579E80ull
#define DCORE2_RTR7_H3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR7_H3_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR7_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC57A000ull
#define DCORE2_RTR7_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE2_RTR7_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE2_RTR7_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC57A200ull
#define DCORE2_RTR7_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE2_RTR7_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE2_RTR7_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC57A400ull
#define DCORE2_RTR7_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE2_RTR7_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE2_RTR7_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC57A600ull
#define DCORE2_RTR7_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE2_RTR7_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE2_RTR7_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC57A800ull
#define DCORE2_RTR7_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE2_RTR7_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE2_RTR7_MSTR_IF_AXUSER_BASE 0x1000007FFC57AA80ull
#define DCORE2_RTR7_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_RTR7_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE2_RTR7_MSTR_IF_DBG_HBW_BASE 0x1000007FFC57AB00ull
#define DCORE2_RTR7_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_RTR7_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE2_RTR7_MSTR_IF_DBG_LBW_BASE 0x1000007FFC57AB80ull
#define DCORE2_RTR7_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_RTR7_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE2_RTR7_MSTR_IF_CORE_HBW_BASE 0x1000007FFC57AC00ull
#define DCORE2_RTR7_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE2_RTR7_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE2_RTR7_MSTR_IF_CORE_LBW_BASE 0x1000007FFC57AD80ull
#define DCORE2_RTR7_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE2_RTR7_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE2_RTR7_MSTR_IF_SPECIAL_BASE 0x1000007FFC57AE80ull
#define DCORE2_RTR7_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR7_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR7_ADD_DEC_HBW_BASE 0x1000007FFC57B000ull
#define DCORE2_RTR7_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCORE2_RTR7_ADD_DEC_HBW_SECTION 0x4000

#define mmDCORE2_RTR7_ADD_DEC_LBW_BASE 0x1000007FFC57B400ull
#define DCORE2_RTR7_ADD_DEC_LBW_MAX_OFFSET 0xA600
#define DCORE2_RTR7_ADD_DEC_LBW_SECTION 0xA800

#define mmDCORE2_RTR7_ADD_DEC_SPECIAL_BASE 0x1000007FFC57BE80ull
#define DCORE2_RTR7_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR7_ADD_DEC_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR7_BASE 0x1000007FFC57C000ull
#define DCORE2_RTR7_MAX_OFFSET 0x1000
#define DCORE2_RTR7_SECTION 0x3000

#define mmDCORE2_RTR7_HBW_RD_RQ_LL_STAT_BASE 0x1000007FFC57C300ull
#define DCORE2_RTR7_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR7_HBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR7_HBW_RD_RS_LL_STAT_BASE 0x1000007FFC57C340ull
#define DCORE2_RTR7_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR7_HBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR7_HBW_WR_RQ_LL_STAT_BASE 0x1000007FFC57C380ull
#define DCORE2_RTR7_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR7_HBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR7_HBW_WR_RS_LL_STAT_BASE 0x1000007FFC57C3C0ull
#define DCORE2_RTR7_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR7_HBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR7_LBW_RD_RQ_LL_STAT_BASE 0x1000007FFC57C400ull
#define DCORE2_RTR7_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR7_LBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR7_LBW_RD_RS_LL_STAT_BASE 0x1000007FFC57C440ull
#define DCORE2_RTR7_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR7_LBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR7_LBW_WR_RQ_LL_STAT_BASE 0x1000007FFC57C480ull
#define DCORE2_RTR7_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR7_LBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR7_LBW_WR_RS_LL_STAT_BASE 0x1000007FFC57C4C0ull
#define DCORE2_RTR7_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR7_LBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR7_HBW_MFIFO_BASE 0x1000007FFC57C500ull
#define DCORE2_RTR7_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCORE2_RTR7_HBW_MFIFO_SECTION 0x4000

#define mmDCORE2_RTR7_E2E_RD_LL_STAT_BASE 0x1000007FFC57C540ull
#define DCORE2_RTR7_E2E_RD_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR7_E2E_RD_LL_STAT_SECTION 0x4000

#define mmDCORE2_RTR7_E2E_WR_LL_STAT_BASE 0x1000007FFC57C580ull
#define DCORE2_RTR7_E2E_WR_LL_STAT_MAX_OFFSET 0x3000
#define DCORE2_RTR7_E2E_WR_LL_STAT_SECTION 0x8000

#define mmDCORE2_RTR7_RTR_HBW_XACT_STAT_BASE 0x1000007FFC57C600ull
#define DCORE2_RTR7_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE2_RTR7_RTR_HBW_XACT_STAT_SECTION 0x8000

#define mmDCORE2_RTR7_RTR_LBW_XACT_STAT_BASE 0x1000007FFC57C680ull
#define DCORE2_RTR7_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE2_RTR7_RTR_LBW_XACT_STAT_SECTION 0x8000

#define mmDCORE2_RTR7_RTR_E2E_XACT_STAT_BASE 0x1000007FFC57C700ull
#define DCORE2_RTR7_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE2_RTR7_RTR_E2E_XACT_STAT_SECTION 0x7800

#define mmDCORE2_RTR7_SPECIAL_BASE 0x1000007FFC57CE80ull
#define DCORE2_RTR7_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR7_SPECIAL_SECTION 0x1800

#define mmDCORE2_RTR7_DBG_ADDR_BASE 0x1000007FFC57D000ull
#define DCORE2_RTR7_DBG_ADDR_MAX_OFFSET 0x1000
#define DCORE2_RTR7_DBG_ADDR_SECTION 0xE800

#define mmDCORE2_RTR7_DBG_ADDR_SPECIAL_BASE 0x1000007FFC57DE80ull
#define DCORE2_RTR7_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_RTR7_DBG_ADDR_SPECIAL_SECTION 0x2180

#define mmDCORE2_SRAM0_BANK_BASE 0x1000007FFC580000ull
#define DCORE2_SRAM0_BANK_MAX_OFFSET 0x1000
#define DCORE2_SRAM0_BANK_SECTION 0xE800

#define mmDCORE2_SRAM0_BANK_SPECIAL_BASE 0x1000007FFC580E80ull
#define DCORE2_SRAM0_BANK_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_SRAM0_BANK_SPECIAL_SECTION 0x1800

#define mmDCORE2_SRAM0_RTR_BASE 0x1000007FFC581000ull
#define DCORE2_SRAM0_RTR_MAX_OFFSET 0x1000
#define DCORE2_SRAM0_RTR_SECTION 0xE800

#define mmDCORE2_SRAM0_RTR_SPECIAL_BASE 0x1000007FFC581E80ull
#define DCORE2_SRAM0_RTR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_SRAM0_RTR_SPECIAL_SECTION 0x1800

#define mmDCORE2_SRAM0_DBG_CNT_N_HBW_DBG_CNT_BASE 0x1000007FFC582000ull
#define DCORE2_SRAM0_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM0_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM0_DBG_CNT_S_HBW_DBG_CNT_BASE 0x1000007FFC582100ull
#define DCORE2_SRAM0_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM0_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM0_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x1000007FFC582200ull
#define DCORE2_SRAM0_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM0_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM0_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x1000007FFC582300ull
#define DCORE2_SRAM0_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM0_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM0_DBG_CNT_N_LBW_DBG_CNT_BASE 0x1000007FFC582400ull
#define DCORE2_SRAM0_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM0_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM0_DBG_CNT_S_LBW_DBG_CNT_BASE 0x1000007FFC582500ull
#define DCORE2_SRAM0_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM0_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM0_DBG_CNT_L_LBW_DBG_CNT_BASE 0x1000007FFC582600ull
#define DCORE2_SRAM0_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM0_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM0_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC582700ull
#define DCORE2_SRAM0_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM0_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM0_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC582780ull
#define DCORE2_SRAM0_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM0_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM0_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC582800ull
#define DCORE2_SRAM0_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM0_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM0_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC582880ull
#define DCORE2_SRAM0_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM0_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM0_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC582900ull
#define DCORE2_SRAM0_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM0_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM0_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC582980ull
#define DCORE2_SRAM0_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM0_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM0_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC582A00ull
#define DCORE2_SRAM0_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM0_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM0_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC582A80ull
#define DCORE2_SRAM0_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM0_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000

#define mmDCORE2_SRAM0_DBG_CNT_SPECIAL_BASE 0x1000007FFC582E80ull
#define DCORE2_SRAM0_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_SRAM0_DBG_CNT_SPECIAL_SECTION 0x5180

#define mmDCORE2_SRAM1_BANK_BASE 0x1000007FFC588000ull
#define DCORE2_SRAM1_BANK_MAX_OFFSET 0x1000
#define DCORE2_SRAM1_BANK_SECTION 0xE800

#define mmDCORE2_SRAM1_BANK_SPECIAL_BASE 0x1000007FFC588E80ull
#define DCORE2_SRAM1_BANK_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_SRAM1_BANK_SPECIAL_SECTION 0x1800

#define mmDCORE2_SRAM1_RTR_BASE 0x1000007FFC589000ull
#define DCORE2_SRAM1_RTR_MAX_OFFSET 0x1000
#define DCORE2_SRAM1_RTR_SECTION 0xE800

#define mmDCORE2_SRAM1_RTR_SPECIAL_BASE 0x1000007FFC589E80ull
#define DCORE2_SRAM1_RTR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_SRAM1_RTR_SPECIAL_SECTION 0x1800

#define mmDCORE2_SRAM1_DBG_CNT_N_HBW_DBG_CNT_BASE 0x1000007FFC58A000ull
#define DCORE2_SRAM1_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM1_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM1_DBG_CNT_S_HBW_DBG_CNT_BASE 0x1000007FFC58A100ull
#define DCORE2_SRAM1_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM1_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM1_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x1000007FFC58A200ull
#define DCORE2_SRAM1_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM1_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM1_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x1000007FFC58A300ull
#define DCORE2_SRAM1_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM1_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM1_DBG_CNT_N_LBW_DBG_CNT_BASE 0x1000007FFC58A400ull
#define DCORE2_SRAM1_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM1_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM1_DBG_CNT_S_LBW_DBG_CNT_BASE 0x1000007FFC58A500ull
#define DCORE2_SRAM1_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM1_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM1_DBG_CNT_L_LBW_DBG_CNT_BASE 0x1000007FFC58A600ull
#define DCORE2_SRAM1_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM1_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM1_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC58A700ull
#define DCORE2_SRAM1_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM1_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM1_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC58A780ull
#define DCORE2_SRAM1_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM1_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM1_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC58A800ull
#define DCORE2_SRAM1_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM1_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM1_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC58A880ull
#define DCORE2_SRAM1_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM1_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM1_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC58A900ull
#define DCORE2_SRAM1_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM1_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM1_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC58A980ull
#define DCORE2_SRAM1_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM1_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM1_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC58AA00ull
#define DCORE2_SRAM1_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM1_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM1_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC58AA80ull
#define DCORE2_SRAM1_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM1_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000

#define mmDCORE2_SRAM1_DBG_CNT_SPECIAL_BASE 0x1000007FFC58AE80ull
#define DCORE2_SRAM1_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_SRAM1_DBG_CNT_SPECIAL_SECTION 0x5180

#define mmDCORE2_SRAM2_BANK_BASE 0x1000007FFC590000ull
#define DCORE2_SRAM2_BANK_MAX_OFFSET 0x1000
#define DCORE2_SRAM2_BANK_SECTION 0xE800

#define mmDCORE2_SRAM2_BANK_SPECIAL_BASE 0x1000007FFC590E80ull
#define DCORE2_SRAM2_BANK_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_SRAM2_BANK_SPECIAL_SECTION 0x1800

#define mmDCORE2_SRAM2_RTR_BASE 0x1000007FFC591000ull
#define DCORE2_SRAM2_RTR_MAX_OFFSET 0x1000
#define DCORE2_SRAM2_RTR_SECTION 0xE800

#define mmDCORE2_SRAM2_RTR_SPECIAL_BASE 0x1000007FFC591E80ull
#define DCORE2_SRAM2_RTR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_SRAM2_RTR_SPECIAL_SECTION 0x1800

#define mmDCORE2_SRAM2_DBG_CNT_N_HBW_DBG_CNT_BASE 0x1000007FFC592000ull
#define DCORE2_SRAM2_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM2_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM2_DBG_CNT_S_HBW_DBG_CNT_BASE 0x1000007FFC592100ull
#define DCORE2_SRAM2_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM2_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM2_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x1000007FFC592200ull
#define DCORE2_SRAM2_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM2_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM2_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x1000007FFC592300ull
#define DCORE2_SRAM2_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM2_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM2_DBG_CNT_N_LBW_DBG_CNT_BASE 0x1000007FFC592400ull
#define DCORE2_SRAM2_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM2_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM2_DBG_CNT_S_LBW_DBG_CNT_BASE 0x1000007FFC592500ull
#define DCORE2_SRAM2_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM2_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM2_DBG_CNT_L_LBW_DBG_CNT_BASE 0x1000007FFC592600ull
#define DCORE2_SRAM2_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM2_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM2_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC592700ull
#define DCORE2_SRAM2_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM2_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM2_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC592780ull
#define DCORE2_SRAM2_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM2_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM2_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC592800ull
#define DCORE2_SRAM2_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM2_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM2_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC592880ull
#define DCORE2_SRAM2_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM2_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM2_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC592900ull
#define DCORE2_SRAM2_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM2_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM2_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC592980ull
#define DCORE2_SRAM2_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM2_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM2_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC592A00ull
#define DCORE2_SRAM2_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM2_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM2_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC592A80ull
#define DCORE2_SRAM2_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM2_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000

#define mmDCORE2_SRAM2_DBG_CNT_SPECIAL_BASE 0x1000007FFC592E80ull
#define DCORE2_SRAM2_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_SRAM2_DBG_CNT_SPECIAL_SECTION 0x5180

#define mmDCORE2_SRAM3_BANK_BASE 0x1000007FFC598000ull
#define DCORE2_SRAM3_BANK_MAX_OFFSET 0x1000
#define DCORE2_SRAM3_BANK_SECTION 0xE800

#define mmDCORE2_SRAM3_BANK_SPECIAL_BASE 0x1000007FFC598E80ull
#define DCORE2_SRAM3_BANK_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_SRAM3_BANK_SPECIAL_SECTION 0x1800

#define mmDCORE2_SRAM3_RTR_BASE 0x1000007FFC599000ull
#define DCORE2_SRAM3_RTR_MAX_OFFSET 0x1000
#define DCORE2_SRAM3_RTR_SECTION 0xE800

#define mmDCORE2_SRAM3_RTR_SPECIAL_BASE 0x1000007FFC599E80ull
#define DCORE2_SRAM3_RTR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_SRAM3_RTR_SPECIAL_SECTION 0x1800

#define mmDCORE2_SRAM3_DBG_CNT_N_HBW_DBG_CNT_BASE 0x1000007FFC59A000ull
#define DCORE2_SRAM3_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM3_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM3_DBG_CNT_S_HBW_DBG_CNT_BASE 0x1000007FFC59A100ull
#define DCORE2_SRAM3_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM3_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM3_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x1000007FFC59A200ull
#define DCORE2_SRAM3_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM3_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM3_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x1000007FFC59A300ull
#define DCORE2_SRAM3_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM3_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM3_DBG_CNT_N_LBW_DBG_CNT_BASE 0x1000007FFC59A400ull
#define DCORE2_SRAM3_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM3_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM3_DBG_CNT_S_LBW_DBG_CNT_BASE 0x1000007FFC59A500ull
#define DCORE2_SRAM3_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM3_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM3_DBG_CNT_L_LBW_DBG_CNT_BASE 0x1000007FFC59A600ull
#define DCORE2_SRAM3_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM3_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM3_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC59A700ull
#define DCORE2_SRAM3_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM3_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM3_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC59A780ull
#define DCORE2_SRAM3_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM3_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM3_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC59A800ull
#define DCORE2_SRAM3_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM3_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM3_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC59A880ull
#define DCORE2_SRAM3_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM3_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM3_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC59A900ull
#define DCORE2_SRAM3_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM3_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM3_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC59A980ull
#define DCORE2_SRAM3_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM3_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM3_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC59AA00ull
#define DCORE2_SRAM3_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM3_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM3_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC59AA80ull
#define DCORE2_SRAM3_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM3_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000

#define mmDCORE2_SRAM3_DBG_CNT_SPECIAL_BASE 0x1000007FFC59AE80ull
#define DCORE2_SRAM3_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_SRAM3_DBG_CNT_SPECIAL_SECTION 0x5180

#define mmDCORE2_SRAM4_BANK_BASE 0x1000007FFC5A0000ull
#define DCORE2_SRAM4_BANK_MAX_OFFSET 0x1000
#define DCORE2_SRAM4_BANK_SECTION 0xE800

#define mmDCORE2_SRAM4_BANK_SPECIAL_BASE 0x1000007FFC5A0E80ull
#define DCORE2_SRAM4_BANK_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_SRAM4_BANK_SPECIAL_SECTION 0x1800

#define mmDCORE2_SRAM4_RTR_BASE 0x1000007FFC5A1000ull
#define DCORE2_SRAM4_RTR_MAX_OFFSET 0x1000
#define DCORE2_SRAM4_RTR_SECTION 0xE800

#define mmDCORE2_SRAM4_RTR_SPECIAL_BASE 0x1000007FFC5A1E80ull
#define DCORE2_SRAM4_RTR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_SRAM4_RTR_SPECIAL_SECTION 0x1800

#define mmDCORE2_SRAM4_DBG_CNT_N_HBW_DBG_CNT_BASE 0x1000007FFC5A2000ull
#define DCORE2_SRAM4_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM4_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM4_DBG_CNT_S_HBW_DBG_CNT_BASE 0x1000007FFC5A2100ull
#define DCORE2_SRAM4_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM4_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM4_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x1000007FFC5A2200ull
#define DCORE2_SRAM4_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM4_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM4_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x1000007FFC5A2300ull
#define DCORE2_SRAM4_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM4_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM4_DBG_CNT_N_LBW_DBG_CNT_BASE 0x1000007FFC5A2400ull
#define DCORE2_SRAM4_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM4_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM4_DBG_CNT_S_LBW_DBG_CNT_BASE 0x1000007FFC5A2500ull
#define DCORE2_SRAM4_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM4_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM4_DBG_CNT_L_LBW_DBG_CNT_BASE 0x1000007FFC5A2600ull
#define DCORE2_SRAM4_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM4_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM4_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC5A2700ull
#define DCORE2_SRAM4_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM4_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM4_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC5A2780ull
#define DCORE2_SRAM4_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM4_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM4_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC5A2800ull
#define DCORE2_SRAM4_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM4_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM4_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC5A2880ull
#define DCORE2_SRAM4_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM4_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM4_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC5A2900ull
#define DCORE2_SRAM4_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM4_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM4_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC5A2980ull
#define DCORE2_SRAM4_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM4_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM4_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC5A2A00ull
#define DCORE2_SRAM4_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM4_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM4_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC5A2A80ull
#define DCORE2_SRAM4_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM4_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000

#define mmDCORE2_SRAM4_DBG_CNT_SPECIAL_BASE 0x1000007FFC5A2E80ull
#define DCORE2_SRAM4_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_SRAM4_DBG_CNT_SPECIAL_SECTION 0x5180

#define mmDCORE2_SRAM5_BANK_BASE 0x1000007FFC5A8000ull
#define DCORE2_SRAM5_BANK_MAX_OFFSET 0x1000
#define DCORE2_SRAM5_BANK_SECTION 0xE800

#define mmDCORE2_SRAM5_BANK_SPECIAL_BASE 0x1000007FFC5A8E80ull
#define DCORE2_SRAM5_BANK_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_SRAM5_BANK_SPECIAL_SECTION 0x1800

#define mmDCORE2_SRAM5_RTR_BASE 0x1000007FFC5A9000ull
#define DCORE2_SRAM5_RTR_MAX_OFFSET 0x1000
#define DCORE2_SRAM5_RTR_SECTION 0xE800

#define mmDCORE2_SRAM5_RTR_SPECIAL_BASE 0x1000007FFC5A9E80ull
#define DCORE2_SRAM5_RTR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_SRAM5_RTR_SPECIAL_SECTION 0x1800

#define mmDCORE2_SRAM5_DBG_CNT_N_HBW_DBG_CNT_BASE 0x1000007FFC5AA000ull
#define DCORE2_SRAM5_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM5_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM5_DBG_CNT_S_HBW_DBG_CNT_BASE 0x1000007FFC5AA100ull
#define DCORE2_SRAM5_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM5_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM5_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x1000007FFC5AA200ull
#define DCORE2_SRAM5_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM5_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM5_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x1000007FFC5AA300ull
#define DCORE2_SRAM5_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM5_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM5_DBG_CNT_N_LBW_DBG_CNT_BASE 0x1000007FFC5AA400ull
#define DCORE2_SRAM5_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM5_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM5_DBG_CNT_S_LBW_DBG_CNT_BASE 0x1000007FFC5AA500ull
#define DCORE2_SRAM5_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM5_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM5_DBG_CNT_L_LBW_DBG_CNT_BASE 0x1000007FFC5AA600ull
#define DCORE2_SRAM5_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM5_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM5_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC5AA700ull
#define DCORE2_SRAM5_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM5_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM5_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC5AA780ull
#define DCORE2_SRAM5_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM5_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM5_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC5AA800ull
#define DCORE2_SRAM5_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM5_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM5_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC5AA880ull
#define DCORE2_SRAM5_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM5_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM5_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC5AA900ull
#define DCORE2_SRAM5_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM5_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM5_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC5AA980ull
#define DCORE2_SRAM5_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM5_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM5_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC5AAA00ull
#define DCORE2_SRAM5_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM5_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM5_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC5AAA80ull
#define DCORE2_SRAM5_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM5_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000

#define mmDCORE2_SRAM5_DBG_CNT_SPECIAL_BASE 0x1000007FFC5AAE80ull
#define DCORE2_SRAM5_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_SRAM5_DBG_CNT_SPECIAL_SECTION 0x5180

#define mmDCORE2_SRAM6_BANK_BASE 0x1000007FFC5B0000ull
#define DCORE2_SRAM6_BANK_MAX_OFFSET 0x1000
#define DCORE2_SRAM6_BANK_SECTION 0xE800

#define mmDCORE2_SRAM6_BANK_SPECIAL_BASE 0x1000007FFC5B0E80ull
#define DCORE2_SRAM6_BANK_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_SRAM6_BANK_SPECIAL_SECTION 0x1800

#define mmDCORE2_SRAM6_RTR_BASE 0x1000007FFC5B1000ull
#define DCORE2_SRAM6_RTR_MAX_OFFSET 0x1000
#define DCORE2_SRAM6_RTR_SECTION 0xE800

#define mmDCORE2_SRAM6_RTR_SPECIAL_BASE 0x1000007FFC5B1E80ull
#define DCORE2_SRAM6_RTR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_SRAM6_RTR_SPECIAL_SECTION 0x1800

#define mmDCORE2_SRAM6_DBG_CNT_N_HBW_DBG_CNT_BASE 0x1000007FFC5B2000ull
#define DCORE2_SRAM6_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM6_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM6_DBG_CNT_S_HBW_DBG_CNT_BASE 0x1000007FFC5B2100ull
#define DCORE2_SRAM6_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM6_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM6_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x1000007FFC5B2200ull
#define DCORE2_SRAM6_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM6_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM6_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x1000007FFC5B2300ull
#define DCORE2_SRAM6_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM6_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM6_DBG_CNT_N_LBW_DBG_CNT_BASE 0x1000007FFC5B2400ull
#define DCORE2_SRAM6_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM6_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM6_DBG_CNT_S_LBW_DBG_CNT_BASE 0x1000007FFC5B2500ull
#define DCORE2_SRAM6_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM6_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM6_DBG_CNT_L_LBW_DBG_CNT_BASE 0x1000007FFC5B2600ull
#define DCORE2_SRAM6_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM6_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM6_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC5B2700ull
#define DCORE2_SRAM6_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM6_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM6_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC5B2780ull
#define DCORE2_SRAM6_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM6_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM6_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC5B2800ull
#define DCORE2_SRAM6_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM6_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM6_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC5B2880ull
#define DCORE2_SRAM6_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM6_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM6_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC5B2900ull
#define DCORE2_SRAM6_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM6_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM6_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC5B2980ull
#define DCORE2_SRAM6_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM6_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM6_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC5B2A00ull
#define DCORE2_SRAM6_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM6_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM6_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC5B2A80ull
#define DCORE2_SRAM6_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM6_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000

#define mmDCORE2_SRAM6_DBG_CNT_SPECIAL_BASE 0x1000007FFC5B2E80ull
#define DCORE2_SRAM6_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_SRAM6_DBG_CNT_SPECIAL_SECTION 0x5180

#define mmDCORE2_SRAM7_BANK_BASE 0x1000007FFC5B8000ull
#define DCORE2_SRAM7_BANK_MAX_OFFSET 0x1000
#define DCORE2_SRAM7_BANK_SECTION 0xE800

#define mmDCORE2_SRAM7_BANK_SPECIAL_BASE 0x1000007FFC5B8E80ull
#define DCORE2_SRAM7_BANK_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_SRAM7_BANK_SPECIAL_SECTION 0x1800

#define mmDCORE2_SRAM7_RTR_BASE 0x1000007FFC5B9000ull
#define DCORE2_SRAM7_RTR_MAX_OFFSET 0x1000
#define DCORE2_SRAM7_RTR_SECTION 0xE800

#define mmDCORE2_SRAM7_RTR_SPECIAL_BASE 0x1000007FFC5B9E80ull
#define DCORE2_SRAM7_RTR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_SRAM7_RTR_SPECIAL_SECTION 0x1800

#define mmDCORE2_SRAM7_DBG_CNT_N_HBW_DBG_CNT_BASE 0x1000007FFC5BA000ull
#define DCORE2_SRAM7_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM7_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM7_DBG_CNT_S_HBW_DBG_CNT_BASE 0x1000007FFC5BA100ull
#define DCORE2_SRAM7_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM7_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM7_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x1000007FFC5BA200ull
#define DCORE2_SRAM7_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM7_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM7_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x1000007FFC5BA300ull
#define DCORE2_SRAM7_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM7_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM7_DBG_CNT_N_LBW_DBG_CNT_BASE 0x1000007FFC5BA400ull
#define DCORE2_SRAM7_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM7_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM7_DBG_CNT_S_LBW_DBG_CNT_BASE 0x1000007FFC5BA500ull
#define DCORE2_SRAM7_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM7_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM7_DBG_CNT_L_LBW_DBG_CNT_BASE 0x1000007FFC5BA600ull
#define DCORE2_SRAM7_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE2_SRAM7_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE2_SRAM7_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC5BA700ull
#define DCORE2_SRAM7_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM7_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM7_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC5BA780ull
#define DCORE2_SRAM7_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM7_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM7_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC5BA800ull
#define DCORE2_SRAM7_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM7_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM7_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC5BA880ull
#define DCORE2_SRAM7_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM7_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM7_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC5BA900ull
#define DCORE2_SRAM7_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM7_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM7_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC5BA980ull
#define DCORE2_SRAM7_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM7_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM7_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC5BAA00ull
#define DCORE2_SRAM7_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM7_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE2_SRAM7_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC5BAA80ull
#define DCORE2_SRAM7_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE2_SRAM7_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000

#define mmDCORE2_SRAM7_DBG_CNT_SPECIAL_BASE 0x1000007FFC5BAE80ull
#define DCORE2_SRAM7_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_SRAM7_DBG_CNT_SPECIAL_SECTION 0x5180

#define mmDCORE2_EDMA0_QM_DCCM_BASE 0x1000007FFC5C0000ull
#define DCORE2_EDMA0_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE2_EDMA0_QM_DCCM_SECTION 0x8000

#define mmDCORE2_EDMA0_QM_ARC_AUX_BASE 0x1000007FFC5C8000ull
#define DCORE2_EDMA0_QM_ARC_AUX_MAX_OFFSET 0x1000
#define DCORE2_EDMA0_QM_ARC_AUX_SECTION 0xE800

#define mmDCORE2_EDMA0_QM_ARC_AUX_SPECIAL_BASE 0x1000007FFC5C8E80ull
#define DCORE2_EDMA0_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_EDMA0_QM_ARC_AUX_SPECIAL_SECTION 0x1180

#define mmDCORE2_EDMA0_QM_BASE 0x1000007FFC5CA000ull
#define DCORE2_EDMA0_QM_MAX_OFFSET 0x1000
#define DCORE2_EDMA0_QM_SECTION 0x9000

#define mmDCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFC5CA900ull
#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFC5CA908ull
#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFC5CA910ull
#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFC5CA918ull
#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFC5CA920ull
#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFC5CA928ull
#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFC5CA930ull
#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFC5CA938ull
#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFC5CA940ull
#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFC5CA948ull
#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFC5CA950ull
#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFC5CA958ull
#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFC5CA960ull
#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFC5CA968ull
#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFC5CA970ull
#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFC5CA978ull
#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE2_EDMA0_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE2_EDMA0_QM_AXUSER_SECURED_BASE 0x1000007FFC5CAB00ull
#define DCORE2_EDMA0_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE2_EDMA0_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE2_EDMA0_QM_AXUSER_NONSECURED_BASE 0x1000007FFC5CAB80ull
#define DCORE2_EDMA0_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE2_EDMA0_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE2_EDMA0_QM_DBG_HBW_BASE 0x1000007FFC5CAC00ull
#define DCORE2_EDMA0_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_EDMA0_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE2_EDMA0_QM_DBG_LBW_BASE 0x1000007FFC5CAC80ull
#define DCORE2_EDMA0_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_EDMA0_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE2_EDMA0_QM_CGM_BASE 0x1000007FFC5CAD80ull
#define DCORE2_EDMA0_QM_CGM_MAX_OFFSET 0xC000
#define DCORE2_EDMA0_QM_CGM_SECTION 0x1000

#define mmDCORE2_EDMA0_QM_SPECIAL_BASE 0x1000007FFC5CAE80ull
#define DCORE2_EDMA0_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_EDMA0_QM_SPECIAL_SECTION 0x1800

#define mmDCORE2_EDMA0_CORE_BASE 0x1000007FFC5CB000ull
#define DCORE2_EDMA0_CORE_MAX_OFFSET 0x1000
#define DCORE2_EDMA0_CORE_SECTION 0x8000

#define mmDCORE2_EDMA0_CORE_CTX_AXUSER_BASE 0x1000007FFC5CB800ull
#define DCORE2_EDMA0_CORE_CTX_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_EDMA0_CORE_CTX_AXUSER_SECTION 0x6000

#define mmDCORE2_EDMA0_CORE_CTX_BASE 0x1000007FFC5CB860ull
#define DCORE2_EDMA0_CORE_CTX_MAX_OFFSET 0x9000
#define DCORE2_EDMA0_CORE_CTX_SECTION 0x5A00

#define mmDCORE2_EDMA0_CORE_KDMA_CGM_BASE 0x1000007FFC5CBE00ull
#define DCORE2_EDMA0_CORE_KDMA_CGM_MAX_OFFSET 0xC000
#define DCORE2_EDMA0_CORE_KDMA_CGM_SECTION 0x8000

#define mmDCORE2_EDMA0_CORE_SPECIAL_BASE 0x1000007FFC5CBE80ull
#define DCORE2_EDMA0_CORE_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_EDMA0_CORE_SPECIAL_SECTION 0x1800

#define mmDCORE2_EDMA0_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC5CC000ull
#define DCORE2_EDMA0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE2_EDMA0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE2_EDMA0_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC5CC200ull
#define DCORE2_EDMA0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE2_EDMA0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE2_EDMA0_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC5CC400ull
#define DCORE2_EDMA0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE2_EDMA0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE2_EDMA0_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC5CC600ull
#define DCORE2_EDMA0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE2_EDMA0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE2_EDMA0_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC5CC800ull
#define DCORE2_EDMA0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE2_EDMA0_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE2_EDMA0_MSTR_IF_AXUSER_BASE 0x1000007FFC5CCA80ull
#define DCORE2_EDMA0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_EDMA0_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE2_EDMA0_MSTR_IF_DBG_HBW_BASE 0x1000007FFC5CCB00ull
#define DCORE2_EDMA0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_EDMA0_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE2_EDMA0_MSTR_IF_DBG_LBW_BASE 0x1000007FFC5CCB80ull
#define DCORE2_EDMA0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_EDMA0_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE2_EDMA0_MSTR_IF_CORE_HBW_BASE 0x1000007FFC5CCC00ull
#define DCORE2_EDMA0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE2_EDMA0_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE2_EDMA0_MSTR_IF_CORE_LBW_BASE 0x1000007FFC5CCD80ull
#define DCORE2_EDMA0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE2_EDMA0_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE2_EDMA0_MSTR_IF_SPECIAL_BASE 0x1000007FFC5CCE80ull
#define DCORE2_EDMA0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_EDMA0_MSTR_IF_SPECIAL_SECTION 0x3180

#define mmDCORE2_EDMA1_QM_DCCM_BASE 0x1000007FFC5D0000ull
#define DCORE2_EDMA1_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE2_EDMA1_QM_DCCM_SECTION 0x8000

#define mmDCORE2_EDMA1_QM_ARC_AUX_BASE 0x1000007FFC5D8000ull
#define DCORE2_EDMA1_QM_ARC_AUX_MAX_OFFSET 0x1000
#define DCORE2_EDMA1_QM_ARC_AUX_SECTION 0xE800

#define mmDCORE2_EDMA1_QM_ARC_AUX_SPECIAL_BASE 0x1000007FFC5D8E80ull
#define DCORE2_EDMA1_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_EDMA1_QM_ARC_AUX_SPECIAL_SECTION 0x1180

#define mmDCORE2_EDMA1_QM_BASE 0x1000007FFC5DA000ull
#define DCORE2_EDMA1_QM_MAX_OFFSET 0x1000
#define DCORE2_EDMA1_QM_SECTION 0x9000

#define mmDCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFC5DA900ull
#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFC5DA908ull
#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFC5DA910ull
#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFC5DA918ull
#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFC5DA920ull
#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFC5DA928ull
#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFC5DA930ull
#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFC5DA938ull
#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFC5DA940ull
#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFC5DA948ull
#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFC5DA950ull
#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFC5DA958ull
#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFC5DA960ull
#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFC5DA968ull
#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFC5DA970ull
#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFC5DA978ull
#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE2_EDMA1_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE2_EDMA1_QM_AXUSER_SECURED_BASE 0x1000007FFC5DAB00ull
#define DCORE2_EDMA1_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE2_EDMA1_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE2_EDMA1_QM_AXUSER_NONSECURED_BASE 0x1000007FFC5DAB80ull
#define DCORE2_EDMA1_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE2_EDMA1_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE2_EDMA1_QM_DBG_HBW_BASE 0x1000007FFC5DAC00ull
#define DCORE2_EDMA1_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_EDMA1_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE2_EDMA1_QM_DBG_LBW_BASE 0x1000007FFC5DAC80ull
#define DCORE2_EDMA1_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_EDMA1_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE2_EDMA1_QM_CGM_BASE 0x1000007FFC5DAD80ull
#define DCORE2_EDMA1_QM_CGM_MAX_OFFSET 0xC000
#define DCORE2_EDMA1_QM_CGM_SECTION 0x1000

#define mmDCORE2_EDMA1_QM_SPECIAL_BASE 0x1000007FFC5DAE80ull
#define DCORE2_EDMA1_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_EDMA1_QM_SPECIAL_SECTION 0x1800

#define mmDCORE2_EDMA1_CORE_BASE 0x1000007FFC5DB000ull
#define DCORE2_EDMA1_CORE_MAX_OFFSET 0x1000
#define DCORE2_EDMA1_CORE_SECTION 0x8000

#define mmDCORE2_EDMA1_CORE_CTX_AXUSER_BASE 0x1000007FFC5DB800ull
#define DCORE2_EDMA1_CORE_CTX_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_EDMA1_CORE_CTX_AXUSER_SECTION 0x6000

#define mmDCORE2_EDMA1_CORE_CTX_BASE 0x1000007FFC5DB860ull
#define DCORE2_EDMA1_CORE_CTX_MAX_OFFSET 0x9000
#define DCORE2_EDMA1_CORE_CTX_SECTION 0x5A00

#define mmDCORE2_EDMA1_CORE_KDMA_CGM_BASE 0x1000007FFC5DBE00ull
#define DCORE2_EDMA1_CORE_KDMA_CGM_MAX_OFFSET 0xC000
#define DCORE2_EDMA1_CORE_KDMA_CGM_SECTION 0x8000

#define mmDCORE2_EDMA1_CORE_SPECIAL_BASE 0x1000007FFC5DBE80ull
#define DCORE2_EDMA1_CORE_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_EDMA1_CORE_SPECIAL_SECTION 0x1800

#define mmDCORE2_EDMA1_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC5DC000ull
#define DCORE2_EDMA1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE2_EDMA1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE2_EDMA1_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC5DC200ull
#define DCORE2_EDMA1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE2_EDMA1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE2_EDMA1_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC5DC400ull
#define DCORE2_EDMA1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE2_EDMA1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE2_EDMA1_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC5DC600ull
#define DCORE2_EDMA1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE2_EDMA1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE2_EDMA1_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC5DC800ull
#define DCORE2_EDMA1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE2_EDMA1_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE2_EDMA1_MSTR_IF_AXUSER_BASE 0x1000007FFC5DCA80ull
#define DCORE2_EDMA1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_EDMA1_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE2_EDMA1_MSTR_IF_DBG_HBW_BASE 0x1000007FFC5DCB00ull
#define DCORE2_EDMA1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_EDMA1_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE2_EDMA1_MSTR_IF_DBG_LBW_BASE 0x1000007FFC5DCB80ull
#define DCORE2_EDMA1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_EDMA1_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE2_EDMA1_MSTR_IF_CORE_HBW_BASE 0x1000007FFC5DCC00ull
#define DCORE2_EDMA1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE2_EDMA1_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE2_EDMA1_MSTR_IF_CORE_LBW_BASE 0x1000007FFC5DCD80ull
#define DCORE2_EDMA1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE2_EDMA1_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE2_EDMA1_MSTR_IF_SPECIAL_BASE 0x1000007FFC5DCE80ull
#define DCORE2_EDMA1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_EDMA1_MSTR_IF_SPECIAL_SECTION 0x3180

#define mmDCORE2_DEC0_CMD_BASE 0x1000007FFC5E0000ull
#define DCORE2_DEC0_CMD_MAX_OFFSET 0x1100
#define DCORE2_DEC0_CMD_SECTION 0x1000

#define mmDCORE2_DEC0_VSI_BASE 0x1000007FFC5E1000ull
#define DCORE2_DEC0_VSI_MAX_OFFSET 0x6FC0
#define DCORE2_DEC0_VSI_SECTION 0x1000

#define mmDCORE2_DEC0_L2C_BASE 0x1000007FFC5E2000ull
#define DCORE2_DEC0_L2C_MAX_OFFSET 0x39C0
#define DCORE2_DEC0_L2C_SECTION 0x1000

#define mmDCORE2_VDEC0_BRDG_CTRL_BASE 0x1000007FFC5E3000ull
#define DCORE2_VDEC0_BRDG_CTRL_MAX_OFFSET 0x1000
#define DCORE2_VDEC0_BRDG_CTRL_SECTION 0x8000

#define mmDCORE2_VDEC0_BRDG_CTRL_AXUSER_MSIX_VCD_BASE 0x1000007FFC5E3800ull
#define DCORE2_VDEC0_BRDG_CTRL_AXUSER_MSIX_VCD_MAX_OFFSET 0x5000
#define DCORE2_VDEC0_BRDG_CTRL_AXUSER_MSIX_VCD_SECTION 0x1000

#define mmDCORE2_VDEC0_BRDG_CTRL_AXUSER_MSIX_L2C_BASE 0x1000007FFC5E3900ull
#define DCORE2_VDEC0_BRDG_CTRL_AXUSER_MSIX_L2C_MAX_OFFSET 0x5000
#define DCORE2_VDEC0_BRDG_CTRL_AXUSER_MSIX_L2C_SECTION 0x1000

#define mmDCORE2_VDEC0_BRDG_CTRL_AXUSER_MSIX_NRM_BASE 0x1000007FFC5E3A00ull
#define DCORE2_VDEC0_BRDG_CTRL_AXUSER_MSIX_NRM_MAX_OFFSET 0x5000
#define DCORE2_VDEC0_BRDG_CTRL_AXUSER_MSIX_NRM_SECTION 0x1000

#define mmDCORE2_VDEC0_BRDG_CTRL_AXUSER_MSIX_ABNRM_BASE 0x1000007FFC5E3B00ull
#define DCORE2_VDEC0_BRDG_CTRL_AXUSER_MSIX_ABNRM_MAX_OFFSET 0x5000
#define DCORE2_VDEC0_BRDG_CTRL_AXUSER_MSIX_ABNRM_SECTION 0x1000

#define mmDCORE2_VDEC0_BRDG_CTRL_AXUSER_DEC_BASE 0x1000007FFC5E3C00ull
#define DCORE2_VDEC0_BRDG_CTRL_AXUSER_DEC_MAX_OFFSET 0x5000
#define DCORE2_VDEC0_BRDG_CTRL_AXUSER_DEC_SECTION 0x2800

#define mmDCORE2_VDEC0_BRDG_CTRL_SPECIAL_BASE 0x1000007FFC5E3E80ull
#define DCORE2_VDEC0_BRDG_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_VDEC0_BRDG_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE2_VDEC0_CTRL_BASE 0x1000007FFC5E4000ull
#define DCORE2_VDEC0_CTRL_MAX_OFFSET 0x1000
#define DCORE2_VDEC0_CTRL_SECTION 0xE800

#define mmDCORE2_VDEC0_CTRL_SPECIAL_BASE 0x1000007FFC5E4E80ull
#define DCORE2_VDEC0_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_VDEC0_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE2_VDEC0_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC5E5000ull
#define DCORE2_VDEC0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE2_VDEC0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE2_VDEC0_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC5E5200ull
#define DCORE2_VDEC0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE2_VDEC0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE2_VDEC0_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC5E5400ull
#define DCORE2_VDEC0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE2_VDEC0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE2_VDEC0_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC5E5600ull
#define DCORE2_VDEC0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE2_VDEC0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE2_VDEC0_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC5E5800ull
#define DCORE2_VDEC0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE2_VDEC0_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE2_VDEC0_MSTR_IF_AXUSER_BASE 0x1000007FFC5E5A80ull
#define DCORE2_VDEC0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_VDEC0_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE2_VDEC0_MSTR_IF_DBG_HBW_BASE 0x1000007FFC5E5B00ull
#define DCORE2_VDEC0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_VDEC0_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE2_VDEC0_MSTR_IF_DBG_LBW_BASE 0x1000007FFC5E5B80ull
#define DCORE2_VDEC0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_VDEC0_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE2_VDEC0_MSTR_IF_CORE_HBW_BASE 0x1000007FFC5E5C00ull
#define DCORE2_VDEC0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE2_VDEC0_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE2_VDEC0_MSTR_IF_CORE_LBW_BASE 0x1000007FFC5E5D80ull
#define DCORE2_VDEC0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE2_VDEC0_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE2_VDEC0_MSTR_IF_SPECIAL_BASE 0x1000007FFC5E5E80ull
#define DCORE2_VDEC0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_VDEC0_MSTR_IF_SPECIAL_SECTION 0xA180

#define mmDCORE2_DEC1_CMD_BASE 0x1000007FFC5F0000ull
#define DCORE2_DEC1_CMD_MAX_OFFSET 0x1100
#define DCORE2_DEC1_CMD_SECTION 0x1000

#define mmDCORE2_DEC1_VSI_BASE 0x1000007FFC5F1000ull
#define DCORE2_DEC1_VSI_MAX_OFFSET 0x6FC0
#define DCORE2_DEC1_VSI_SECTION 0x1000

#define mmDCORE2_DEC1_L2C_BASE 0x1000007FFC5F2000ull
#define DCORE2_DEC1_L2C_MAX_OFFSET 0x39C0
#define DCORE2_DEC1_L2C_SECTION 0x1000

#define mmDCORE2_VDEC1_BRDG_CTRL_BASE 0x1000007FFC5F3000ull
#define DCORE2_VDEC1_BRDG_CTRL_MAX_OFFSET 0x1000
#define DCORE2_VDEC1_BRDG_CTRL_SECTION 0x8000

#define mmDCORE2_VDEC1_BRDG_CTRL_AXUSER_MSIX_VCD_BASE 0x1000007FFC5F3800ull
#define DCORE2_VDEC1_BRDG_CTRL_AXUSER_MSIX_VCD_MAX_OFFSET 0x5000
#define DCORE2_VDEC1_BRDG_CTRL_AXUSER_MSIX_VCD_SECTION 0x1000

#define mmDCORE2_VDEC1_BRDG_CTRL_AXUSER_MSIX_L2C_BASE 0x1000007FFC5F3900ull
#define DCORE2_VDEC1_BRDG_CTRL_AXUSER_MSIX_L2C_MAX_OFFSET 0x5000
#define DCORE2_VDEC1_BRDG_CTRL_AXUSER_MSIX_L2C_SECTION 0x1000

#define mmDCORE2_VDEC1_BRDG_CTRL_AXUSER_MSIX_NRM_BASE 0x1000007FFC5F3A00ull
#define DCORE2_VDEC1_BRDG_CTRL_AXUSER_MSIX_NRM_MAX_OFFSET 0x5000
#define DCORE2_VDEC1_BRDG_CTRL_AXUSER_MSIX_NRM_SECTION 0x1000

#define mmDCORE2_VDEC1_BRDG_CTRL_AXUSER_MSIX_ABNRM_BASE 0x1000007FFC5F3B00ull
#define DCORE2_VDEC1_BRDG_CTRL_AXUSER_MSIX_ABNRM_MAX_OFFSET 0x5000
#define DCORE2_VDEC1_BRDG_CTRL_AXUSER_MSIX_ABNRM_SECTION 0x1000

#define mmDCORE2_VDEC1_BRDG_CTRL_AXUSER_DEC_BASE 0x1000007FFC5F3C00ull
#define DCORE2_VDEC1_BRDG_CTRL_AXUSER_DEC_MAX_OFFSET 0x5000
#define DCORE2_VDEC1_BRDG_CTRL_AXUSER_DEC_SECTION 0x2800

#define mmDCORE2_VDEC1_BRDG_CTRL_SPECIAL_BASE 0x1000007FFC5F3E80ull
#define DCORE2_VDEC1_BRDG_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_VDEC1_BRDG_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE2_VDEC1_CTRL_BASE 0x1000007FFC5F4000ull
#define DCORE2_VDEC1_CTRL_MAX_OFFSET 0x1000
#define DCORE2_VDEC1_CTRL_SECTION 0xE800

#define mmDCORE2_VDEC1_CTRL_SPECIAL_BASE 0x1000007FFC5F4E80ull
#define DCORE2_VDEC1_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_VDEC1_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE2_VDEC1_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC5F5000ull
#define DCORE2_VDEC1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE2_VDEC1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE2_VDEC1_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC5F5200ull
#define DCORE2_VDEC1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE2_VDEC1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE2_VDEC1_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC5F5400ull
#define DCORE2_VDEC1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE2_VDEC1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE2_VDEC1_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC5F5600ull
#define DCORE2_VDEC1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE2_VDEC1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE2_VDEC1_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC5F5800ull
#define DCORE2_VDEC1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE2_VDEC1_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE2_VDEC1_MSTR_IF_AXUSER_BASE 0x1000007FFC5F5A80ull
#define DCORE2_VDEC1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE2_VDEC1_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE2_VDEC1_MSTR_IF_DBG_HBW_BASE 0x1000007FFC5F5B00ull
#define DCORE2_VDEC1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE2_VDEC1_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE2_VDEC1_MSTR_IF_DBG_LBW_BASE 0x1000007FFC5F5B80ull
#define DCORE2_VDEC1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE2_VDEC1_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE2_VDEC1_MSTR_IF_CORE_HBW_BASE 0x1000007FFC5F5C00ull
#define DCORE2_VDEC1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE2_VDEC1_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE2_VDEC1_MSTR_IF_CORE_LBW_BASE 0x1000007FFC5F5D80ull
#define DCORE2_VDEC1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE2_VDEC1_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE2_VDEC1_MSTR_IF_SPECIAL_BASE 0x1000007FFC5F5E80ull
#define DCORE2_VDEC1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_VDEC1_MSTR_IF_SPECIAL_SECTION 0xA180

#define mmDCORE3_TPC0_QM_DCCM_BASE 0x1000007FFC600000ull
#define DCORE3_TPC0_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE3_TPC0_QM_DCCM_SECTION 0x8000

#define mmDCORE3_TPC0_QM_ARC_AUX_BASE 0x1000007FFC608000ull
#define DCORE3_TPC0_QM_ARC_AUX_MAX_OFFSET 0x1000
#define DCORE3_TPC0_QM_ARC_AUX_SECTION 0xE800

#define mmDCORE3_TPC0_QM_ARC_AUX_SPECIAL_BASE 0x1000007FFC608E80ull
#define DCORE3_TPC0_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC0_QM_ARC_AUX_SPECIAL_SECTION 0x1180

#define mmDCORE3_TPC0_QM_BASE 0x1000007FFC60A000ull
#define DCORE3_TPC0_QM_MAX_OFFSET 0x1000
#define DCORE3_TPC0_QM_SECTION 0x9000

#define mmDCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFC60A900ull
#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFC60A908ull
#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFC60A910ull
#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFC60A918ull
#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFC60A920ull
#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFC60A928ull
#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFC60A930ull
#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFC60A938ull
#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFC60A940ull
#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFC60A948ull
#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFC60A950ull
#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFC60A958ull
#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFC60A960ull
#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFC60A968ull
#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFC60A970ull
#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFC60A978ull
#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE3_TPC0_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE3_TPC0_QM_AXUSER_SECURED_BASE 0x1000007FFC60AB00ull
#define DCORE3_TPC0_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE3_TPC0_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE3_TPC0_QM_AXUSER_NONSECURED_BASE 0x1000007FFC60AB80ull
#define DCORE3_TPC0_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE3_TPC0_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE3_TPC0_QM_DBG_HBW_BASE 0x1000007FFC60AC00ull
#define DCORE3_TPC0_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_TPC0_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE3_TPC0_QM_DBG_LBW_BASE 0x1000007FFC60AC80ull
#define DCORE3_TPC0_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_TPC0_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE3_TPC0_QM_CGM_BASE 0x1000007FFC60AD80ull
#define DCORE3_TPC0_QM_CGM_MAX_OFFSET 0xC000
#define DCORE3_TPC0_QM_CGM_SECTION 0x1000

#define mmDCORE3_TPC0_QM_SPECIAL_BASE 0x1000007FFC60AE80ull
#define DCORE3_TPC0_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC0_QM_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC0_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFC60B000ull
#define DCORE3_TPC0_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE3_TPC0_QM_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC0_CFG_BASE 0x1000007FFC60B000ull
#define DCORE3_TPC0_CFG_MAX_OFFSET 0x1000
#define DCORE3_TPC0_CFG_SECTION 0x5000

#define mmDCORE3_TPC0_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFC60B050ull
#define DCORE3_TPC0_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE3_TPC0_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE3_TPC0_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFC60B0A0ull
#define DCORE3_TPC0_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE3_TPC0_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE3_TPC0_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFC60B0F0ull
#define DCORE3_TPC0_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE3_TPC0_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE3_TPC0_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFC60B140ull
#define DCORE3_TPC0_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE3_TPC0_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE3_TPC0_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFC60B190ull
#define DCORE3_TPC0_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE3_TPC0_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE3_TPC0_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFC60B1E0ull
#define DCORE3_TPC0_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE3_TPC0_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE3_TPC0_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFC60B230ull
#define DCORE3_TPC0_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE3_TPC0_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE3_TPC0_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFC60B280ull
#define DCORE3_TPC0_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE3_TPC0_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE3_TPC0_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFC60B2D0ull
#define DCORE3_TPC0_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE3_TPC0_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE3_TPC0_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFC60B320ull
#define DCORE3_TPC0_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE3_TPC0_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE3_TPC0_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFC60B370ull
#define DCORE3_TPC0_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE3_TPC0_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE3_TPC0_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFC60B3C0ull
#define DCORE3_TPC0_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE3_TPC0_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE3_TPC0_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFC60B410ull
#define DCORE3_TPC0_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE3_TPC0_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE3_TPC0_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFC60B460ull
#define DCORE3_TPC0_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE3_TPC0_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE3_TPC0_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFC60B4B0ull
#define DCORE3_TPC0_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE3_TPC0_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE3_TPC0_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFC60B500ull
#define DCORE3_TPC0_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE3_TPC0_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE3_TPC0_CFG_KERNEL_BASE 0x1000007FFC60B508ull
#define DCORE3_TPC0_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE3_TPC0_CFG_KERNEL_SECTION 0xD400

#define mmDCORE3_TPC0_CFG_QM_TENSOR_0_BASE 0x1000007FFC60B5DCull
#define DCORE3_TPC0_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE3_TPC0_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE3_TPC0_CFG_QM_TENSOR_1_BASE 0x1000007FFC60B62Cull
#define DCORE3_TPC0_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE3_TPC0_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE3_TPC0_CFG_QM_TENSOR_2_BASE 0x1000007FFC60B67Cull
#define DCORE3_TPC0_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE3_TPC0_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE3_TPC0_CFG_QM_TENSOR_3_BASE 0x1000007FFC60B6CCull
#define DCORE3_TPC0_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE3_TPC0_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE3_TPC0_CFG_QM_TENSOR_4_BASE 0x1000007FFC60B71Cull
#define DCORE3_TPC0_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE3_TPC0_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE3_TPC0_CFG_QM_TENSOR_5_BASE 0x1000007FFC60B76Cull
#define DCORE3_TPC0_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE3_TPC0_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE3_TPC0_CFG_QM_TENSOR_6_BASE 0x1000007FFC60B7BCull
#define DCORE3_TPC0_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE3_TPC0_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE3_TPC0_CFG_QM_TENSOR_7_BASE 0x1000007FFC60B80Cull
#define DCORE3_TPC0_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE3_TPC0_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE3_TPC0_CFG_QM_TENSOR_8_BASE 0x1000007FFC60B85Cull
#define DCORE3_TPC0_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE3_TPC0_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE3_TPC0_CFG_QM_TENSOR_9_BASE 0x1000007FFC60B8ACull
#define DCORE3_TPC0_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE3_TPC0_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE3_TPC0_CFG_QM_TENSOR_10_BASE 0x1000007FFC60B8FCull
#define DCORE3_TPC0_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE3_TPC0_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE3_TPC0_CFG_QM_TENSOR_11_BASE 0x1000007FFC60B94Cull
#define DCORE3_TPC0_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE3_TPC0_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE3_TPC0_CFG_QM_TENSOR_12_BASE 0x1000007FFC60B99Cull
#define DCORE3_TPC0_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE3_TPC0_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE3_TPC0_CFG_QM_TENSOR_13_BASE 0x1000007FFC60B9ECull
#define DCORE3_TPC0_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE3_TPC0_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE3_TPC0_CFG_QM_TENSOR_14_BASE 0x1000007FFC60BA3Cull
#define DCORE3_TPC0_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE3_TPC0_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE3_TPC0_CFG_QM_TENSOR_15_BASE 0x1000007FFC60BA8Cull
#define DCORE3_TPC0_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE3_TPC0_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE3_TPC0_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFC60BADCull
#define DCORE3_TPC0_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE3_TPC0_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE3_TPC0_CFG_QM_BASE 0x1000007FFC60BAE4ull
#define DCORE3_TPC0_CFG_QM_MAX_OFFSET 0xD400
#define DCORE3_TPC0_CFG_QM_SECTION 0x31C0

#define mmDCORE3_TPC0_CFG_AXUSER_BASE 0x1000007FFC60BE00ull
#define DCORE3_TPC0_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_TPC0_CFG_AXUSER_SECTION 0x8000

#define mmDCORE3_TPC0_CFG_SPECIAL_BASE 0x1000007FFC60BE80ull
#define DCORE3_TPC0_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC0_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC0_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC60C000ull
#define DCORE3_TPC0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE3_TPC0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE3_TPC0_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC60C200ull
#define DCORE3_TPC0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE3_TPC0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE3_TPC0_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC60C400ull
#define DCORE3_TPC0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE3_TPC0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE3_TPC0_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC60C600ull
#define DCORE3_TPC0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE3_TPC0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE3_TPC0_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC60C800ull
#define DCORE3_TPC0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE3_TPC0_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE3_TPC0_MSTR_IF_AXUSER_BASE 0x1000007FFC60CA80ull
#define DCORE3_TPC0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_TPC0_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE3_TPC0_MSTR_IF_DBG_HBW_BASE 0x1000007FFC60CB00ull
#define DCORE3_TPC0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_TPC0_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE3_TPC0_MSTR_IF_DBG_LBW_BASE 0x1000007FFC60CB80ull
#define DCORE3_TPC0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_TPC0_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE3_TPC0_MSTR_IF_CORE_HBW_BASE 0x1000007FFC60CC00ull
#define DCORE3_TPC0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE3_TPC0_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE3_TPC0_MSTR_IF_CORE_LBW_BASE 0x1000007FFC60CD80ull
#define DCORE3_TPC0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE3_TPC0_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE3_TPC0_MSTR_IF_SPECIAL_BASE 0x1000007FFC60CE80ull
#define DCORE3_TPC0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC0_MSTR_IF_SPECIAL_SECTION 0x3180

#define mmDCORE3_TPC1_QM_DCCM_BASE 0x1000007FFC610000ull
#define DCORE3_TPC1_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE3_TPC1_QM_DCCM_SECTION 0x8000

#define mmDCORE3_TPC1_QM_ARC_AUX_BASE 0x1000007FFC618000ull
#define DCORE3_TPC1_QM_ARC_AUX_MAX_OFFSET 0x1000
#define DCORE3_TPC1_QM_ARC_AUX_SECTION 0xE800

#define mmDCORE3_TPC1_QM_ARC_AUX_SPECIAL_BASE 0x1000007FFC618E80ull
#define DCORE3_TPC1_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC1_QM_ARC_AUX_SPECIAL_SECTION 0x1180

#define mmDCORE3_TPC1_QM_BASE 0x1000007FFC61A000ull
#define DCORE3_TPC1_QM_MAX_OFFSET 0x1000
#define DCORE3_TPC1_QM_SECTION 0x9000

#define mmDCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFC61A900ull
#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFC61A908ull
#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFC61A910ull
#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFC61A918ull
#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFC61A920ull
#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFC61A928ull
#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFC61A930ull
#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFC61A938ull
#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFC61A940ull
#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFC61A948ull
#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFC61A950ull
#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFC61A958ull
#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFC61A960ull
#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFC61A968ull
#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFC61A970ull
#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFC61A978ull
#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE3_TPC1_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE3_TPC1_QM_AXUSER_SECURED_BASE 0x1000007FFC61AB00ull
#define DCORE3_TPC1_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE3_TPC1_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE3_TPC1_QM_AXUSER_NONSECURED_BASE 0x1000007FFC61AB80ull
#define DCORE3_TPC1_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE3_TPC1_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE3_TPC1_QM_DBG_HBW_BASE 0x1000007FFC61AC00ull
#define DCORE3_TPC1_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_TPC1_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE3_TPC1_QM_DBG_LBW_BASE 0x1000007FFC61AC80ull
#define DCORE3_TPC1_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_TPC1_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE3_TPC1_QM_CGM_BASE 0x1000007FFC61AD80ull
#define DCORE3_TPC1_QM_CGM_MAX_OFFSET 0xC000
#define DCORE3_TPC1_QM_CGM_SECTION 0x1000

#define mmDCORE3_TPC1_QM_SPECIAL_BASE 0x1000007FFC61AE80ull
#define DCORE3_TPC1_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC1_QM_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC1_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFC61B000ull
#define DCORE3_TPC1_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE3_TPC1_QM_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC1_CFG_BASE 0x1000007FFC61B000ull
#define DCORE3_TPC1_CFG_MAX_OFFSET 0x1000
#define DCORE3_TPC1_CFG_SECTION 0x5000

#define mmDCORE3_TPC1_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFC61B050ull
#define DCORE3_TPC1_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE3_TPC1_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE3_TPC1_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFC61B0A0ull
#define DCORE3_TPC1_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE3_TPC1_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE3_TPC1_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFC61B0F0ull
#define DCORE3_TPC1_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE3_TPC1_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE3_TPC1_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFC61B140ull
#define DCORE3_TPC1_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE3_TPC1_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE3_TPC1_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFC61B190ull
#define DCORE3_TPC1_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE3_TPC1_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE3_TPC1_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFC61B1E0ull
#define DCORE3_TPC1_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE3_TPC1_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE3_TPC1_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFC61B230ull
#define DCORE3_TPC1_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE3_TPC1_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE3_TPC1_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFC61B280ull
#define DCORE3_TPC1_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE3_TPC1_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE3_TPC1_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFC61B2D0ull
#define DCORE3_TPC1_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE3_TPC1_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE3_TPC1_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFC61B320ull
#define DCORE3_TPC1_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE3_TPC1_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE3_TPC1_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFC61B370ull
#define DCORE3_TPC1_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE3_TPC1_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE3_TPC1_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFC61B3C0ull
#define DCORE3_TPC1_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE3_TPC1_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE3_TPC1_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFC61B410ull
#define DCORE3_TPC1_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE3_TPC1_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE3_TPC1_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFC61B460ull
#define DCORE3_TPC1_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE3_TPC1_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE3_TPC1_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFC61B4B0ull
#define DCORE3_TPC1_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE3_TPC1_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE3_TPC1_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFC61B500ull
#define DCORE3_TPC1_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE3_TPC1_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE3_TPC1_CFG_KERNEL_BASE 0x1000007FFC61B508ull
#define DCORE3_TPC1_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE3_TPC1_CFG_KERNEL_SECTION 0xD400

#define mmDCORE3_TPC1_CFG_QM_TENSOR_0_BASE 0x1000007FFC61B5DCull
#define DCORE3_TPC1_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE3_TPC1_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE3_TPC1_CFG_QM_TENSOR_1_BASE 0x1000007FFC61B62Cull
#define DCORE3_TPC1_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE3_TPC1_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE3_TPC1_CFG_QM_TENSOR_2_BASE 0x1000007FFC61B67Cull
#define DCORE3_TPC1_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE3_TPC1_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE3_TPC1_CFG_QM_TENSOR_3_BASE 0x1000007FFC61B6CCull
#define DCORE3_TPC1_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE3_TPC1_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE3_TPC1_CFG_QM_TENSOR_4_BASE 0x1000007FFC61B71Cull
#define DCORE3_TPC1_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE3_TPC1_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE3_TPC1_CFG_QM_TENSOR_5_BASE 0x1000007FFC61B76Cull
#define DCORE3_TPC1_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE3_TPC1_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE3_TPC1_CFG_QM_TENSOR_6_BASE 0x1000007FFC61B7BCull
#define DCORE3_TPC1_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE3_TPC1_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE3_TPC1_CFG_QM_TENSOR_7_BASE 0x1000007FFC61B80Cull
#define DCORE3_TPC1_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE3_TPC1_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE3_TPC1_CFG_QM_TENSOR_8_BASE 0x1000007FFC61B85Cull
#define DCORE3_TPC1_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE3_TPC1_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE3_TPC1_CFG_QM_TENSOR_9_BASE 0x1000007FFC61B8ACull
#define DCORE3_TPC1_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE3_TPC1_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE3_TPC1_CFG_QM_TENSOR_10_BASE 0x1000007FFC61B8FCull
#define DCORE3_TPC1_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE3_TPC1_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE3_TPC1_CFG_QM_TENSOR_11_BASE 0x1000007FFC61B94Cull
#define DCORE3_TPC1_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE3_TPC1_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE3_TPC1_CFG_QM_TENSOR_12_BASE 0x1000007FFC61B99Cull
#define DCORE3_TPC1_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE3_TPC1_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE3_TPC1_CFG_QM_TENSOR_13_BASE 0x1000007FFC61B9ECull
#define DCORE3_TPC1_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE3_TPC1_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE3_TPC1_CFG_QM_TENSOR_14_BASE 0x1000007FFC61BA3Cull
#define DCORE3_TPC1_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE3_TPC1_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE3_TPC1_CFG_QM_TENSOR_15_BASE 0x1000007FFC61BA8Cull
#define DCORE3_TPC1_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE3_TPC1_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE3_TPC1_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFC61BADCull
#define DCORE3_TPC1_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE3_TPC1_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE3_TPC1_CFG_QM_BASE 0x1000007FFC61BAE4ull
#define DCORE3_TPC1_CFG_QM_MAX_OFFSET 0xD400
#define DCORE3_TPC1_CFG_QM_SECTION 0x31C0

#define mmDCORE3_TPC1_CFG_AXUSER_BASE 0x1000007FFC61BE00ull
#define DCORE3_TPC1_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_TPC1_CFG_AXUSER_SECTION 0x8000

#define mmDCORE3_TPC1_CFG_SPECIAL_BASE 0x1000007FFC61BE80ull
#define DCORE3_TPC1_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC1_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC1_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC61C000ull
#define DCORE3_TPC1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE3_TPC1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE3_TPC1_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC61C200ull
#define DCORE3_TPC1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE3_TPC1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE3_TPC1_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC61C400ull
#define DCORE3_TPC1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE3_TPC1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE3_TPC1_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC61C600ull
#define DCORE3_TPC1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE3_TPC1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE3_TPC1_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC61C800ull
#define DCORE3_TPC1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE3_TPC1_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE3_TPC1_MSTR_IF_AXUSER_BASE 0x1000007FFC61CA80ull
#define DCORE3_TPC1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_TPC1_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE3_TPC1_MSTR_IF_DBG_HBW_BASE 0x1000007FFC61CB00ull
#define DCORE3_TPC1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_TPC1_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE3_TPC1_MSTR_IF_DBG_LBW_BASE 0x1000007FFC61CB80ull
#define DCORE3_TPC1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_TPC1_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE3_TPC1_MSTR_IF_CORE_HBW_BASE 0x1000007FFC61CC00ull
#define DCORE3_TPC1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE3_TPC1_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE3_TPC1_MSTR_IF_CORE_LBW_BASE 0x1000007FFC61CD80ull
#define DCORE3_TPC1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE3_TPC1_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE3_TPC1_MSTR_IF_SPECIAL_BASE 0x1000007FFC61CE80ull
#define DCORE3_TPC1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC1_MSTR_IF_SPECIAL_SECTION 0x3180

#define mmDCORE3_TPC2_QM_DCCM_BASE 0x1000007FFC620000ull
#define DCORE3_TPC2_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE3_TPC2_QM_DCCM_SECTION 0x8000

#define mmDCORE3_TPC2_QM_ARC_AUX_BASE 0x1000007FFC628000ull
#define DCORE3_TPC2_QM_ARC_AUX_MAX_OFFSET 0x1000
#define DCORE3_TPC2_QM_ARC_AUX_SECTION 0xE800

#define mmDCORE3_TPC2_QM_ARC_AUX_SPECIAL_BASE 0x1000007FFC628E80ull
#define DCORE3_TPC2_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC2_QM_ARC_AUX_SPECIAL_SECTION 0x1180

#define mmDCORE3_TPC2_QM_BASE 0x1000007FFC62A000ull
#define DCORE3_TPC2_QM_MAX_OFFSET 0x1000
#define DCORE3_TPC2_QM_SECTION 0x9000

#define mmDCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFC62A900ull
#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFC62A908ull
#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFC62A910ull
#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFC62A918ull
#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFC62A920ull
#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFC62A928ull
#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFC62A930ull
#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFC62A938ull
#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFC62A940ull
#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFC62A948ull
#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFC62A950ull
#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFC62A958ull
#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFC62A960ull
#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFC62A968ull
#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFC62A970ull
#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFC62A978ull
#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE3_TPC2_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE3_TPC2_QM_AXUSER_SECURED_BASE 0x1000007FFC62AB00ull
#define DCORE3_TPC2_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE3_TPC2_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE3_TPC2_QM_AXUSER_NONSECURED_BASE 0x1000007FFC62AB80ull
#define DCORE3_TPC2_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE3_TPC2_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE3_TPC2_QM_DBG_HBW_BASE 0x1000007FFC62AC00ull
#define DCORE3_TPC2_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_TPC2_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE3_TPC2_QM_DBG_LBW_BASE 0x1000007FFC62AC80ull
#define DCORE3_TPC2_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_TPC2_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE3_TPC2_QM_CGM_BASE 0x1000007FFC62AD80ull
#define DCORE3_TPC2_QM_CGM_MAX_OFFSET 0xC000
#define DCORE3_TPC2_QM_CGM_SECTION 0x1000

#define mmDCORE3_TPC2_QM_SPECIAL_BASE 0x1000007FFC62AE80ull
#define DCORE3_TPC2_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC2_QM_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC2_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFC62B000ull
#define DCORE3_TPC2_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE3_TPC2_QM_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC2_CFG_BASE 0x1000007FFC62B000ull
#define DCORE3_TPC2_CFG_MAX_OFFSET 0x1000
#define DCORE3_TPC2_CFG_SECTION 0x5000

#define mmDCORE3_TPC2_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFC62B050ull
#define DCORE3_TPC2_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE3_TPC2_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE3_TPC2_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFC62B0A0ull
#define DCORE3_TPC2_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE3_TPC2_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE3_TPC2_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFC62B0F0ull
#define DCORE3_TPC2_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE3_TPC2_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE3_TPC2_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFC62B140ull
#define DCORE3_TPC2_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE3_TPC2_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE3_TPC2_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFC62B190ull
#define DCORE3_TPC2_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE3_TPC2_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE3_TPC2_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFC62B1E0ull
#define DCORE3_TPC2_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE3_TPC2_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE3_TPC2_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFC62B230ull
#define DCORE3_TPC2_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE3_TPC2_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE3_TPC2_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFC62B280ull
#define DCORE3_TPC2_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE3_TPC2_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE3_TPC2_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFC62B2D0ull
#define DCORE3_TPC2_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE3_TPC2_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE3_TPC2_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFC62B320ull
#define DCORE3_TPC2_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE3_TPC2_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE3_TPC2_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFC62B370ull
#define DCORE3_TPC2_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE3_TPC2_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE3_TPC2_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFC62B3C0ull
#define DCORE3_TPC2_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE3_TPC2_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE3_TPC2_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFC62B410ull
#define DCORE3_TPC2_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE3_TPC2_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE3_TPC2_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFC62B460ull
#define DCORE3_TPC2_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE3_TPC2_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE3_TPC2_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFC62B4B0ull
#define DCORE3_TPC2_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE3_TPC2_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE3_TPC2_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFC62B500ull
#define DCORE3_TPC2_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE3_TPC2_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE3_TPC2_CFG_KERNEL_BASE 0x1000007FFC62B508ull
#define DCORE3_TPC2_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE3_TPC2_CFG_KERNEL_SECTION 0xD400

#define mmDCORE3_TPC2_CFG_QM_TENSOR_0_BASE 0x1000007FFC62B5DCull
#define DCORE3_TPC2_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE3_TPC2_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE3_TPC2_CFG_QM_TENSOR_1_BASE 0x1000007FFC62B62Cull
#define DCORE3_TPC2_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE3_TPC2_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE3_TPC2_CFG_QM_TENSOR_2_BASE 0x1000007FFC62B67Cull
#define DCORE3_TPC2_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE3_TPC2_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE3_TPC2_CFG_QM_TENSOR_3_BASE 0x1000007FFC62B6CCull
#define DCORE3_TPC2_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE3_TPC2_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE3_TPC2_CFG_QM_TENSOR_4_BASE 0x1000007FFC62B71Cull
#define DCORE3_TPC2_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE3_TPC2_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE3_TPC2_CFG_QM_TENSOR_5_BASE 0x1000007FFC62B76Cull
#define DCORE3_TPC2_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE3_TPC2_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE3_TPC2_CFG_QM_TENSOR_6_BASE 0x1000007FFC62B7BCull
#define DCORE3_TPC2_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE3_TPC2_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE3_TPC2_CFG_QM_TENSOR_7_BASE 0x1000007FFC62B80Cull
#define DCORE3_TPC2_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE3_TPC2_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE3_TPC2_CFG_QM_TENSOR_8_BASE 0x1000007FFC62B85Cull
#define DCORE3_TPC2_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE3_TPC2_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE3_TPC2_CFG_QM_TENSOR_9_BASE 0x1000007FFC62B8ACull
#define DCORE3_TPC2_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE3_TPC2_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE3_TPC2_CFG_QM_TENSOR_10_BASE 0x1000007FFC62B8FCull
#define DCORE3_TPC2_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE3_TPC2_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE3_TPC2_CFG_QM_TENSOR_11_BASE 0x1000007FFC62B94Cull
#define DCORE3_TPC2_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE3_TPC2_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE3_TPC2_CFG_QM_TENSOR_12_BASE 0x1000007FFC62B99Cull
#define DCORE3_TPC2_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE3_TPC2_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE3_TPC2_CFG_QM_TENSOR_13_BASE 0x1000007FFC62B9ECull
#define DCORE3_TPC2_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE3_TPC2_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE3_TPC2_CFG_QM_TENSOR_14_BASE 0x1000007FFC62BA3Cull
#define DCORE3_TPC2_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE3_TPC2_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE3_TPC2_CFG_QM_TENSOR_15_BASE 0x1000007FFC62BA8Cull
#define DCORE3_TPC2_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE3_TPC2_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE3_TPC2_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFC62BADCull
#define DCORE3_TPC2_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE3_TPC2_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE3_TPC2_CFG_QM_BASE 0x1000007FFC62BAE4ull
#define DCORE3_TPC2_CFG_QM_MAX_OFFSET 0xD400
#define DCORE3_TPC2_CFG_QM_SECTION 0x31C0

#define mmDCORE3_TPC2_CFG_AXUSER_BASE 0x1000007FFC62BE00ull
#define DCORE3_TPC2_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_TPC2_CFG_AXUSER_SECTION 0x8000

#define mmDCORE3_TPC2_CFG_SPECIAL_BASE 0x1000007FFC62BE80ull
#define DCORE3_TPC2_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC2_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC2_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC62C000ull
#define DCORE3_TPC2_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE3_TPC2_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE3_TPC2_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC62C200ull
#define DCORE3_TPC2_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE3_TPC2_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE3_TPC2_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC62C400ull
#define DCORE3_TPC2_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE3_TPC2_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE3_TPC2_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC62C600ull
#define DCORE3_TPC2_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE3_TPC2_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE3_TPC2_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC62C800ull
#define DCORE3_TPC2_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE3_TPC2_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE3_TPC2_MSTR_IF_AXUSER_BASE 0x1000007FFC62CA80ull
#define DCORE3_TPC2_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_TPC2_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE3_TPC2_MSTR_IF_DBG_HBW_BASE 0x1000007FFC62CB00ull
#define DCORE3_TPC2_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_TPC2_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE3_TPC2_MSTR_IF_DBG_LBW_BASE 0x1000007FFC62CB80ull
#define DCORE3_TPC2_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_TPC2_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE3_TPC2_MSTR_IF_CORE_HBW_BASE 0x1000007FFC62CC00ull
#define DCORE3_TPC2_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE3_TPC2_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE3_TPC2_MSTR_IF_CORE_LBW_BASE 0x1000007FFC62CD80ull
#define DCORE3_TPC2_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE3_TPC2_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE3_TPC2_MSTR_IF_SPECIAL_BASE 0x1000007FFC62CE80ull
#define DCORE3_TPC2_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC2_MSTR_IF_SPECIAL_SECTION 0x3180

#define mmDCORE3_TPC3_QM_DCCM_BASE 0x1000007FFC630000ull
#define DCORE3_TPC3_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE3_TPC3_QM_DCCM_SECTION 0x8000

#define mmDCORE3_TPC3_QM_ARC_AUX_BASE 0x1000007FFC638000ull
#define DCORE3_TPC3_QM_ARC_AUX_MAX_OFFSET 0x1000
#define DCORE3_TPC3_QM_ARC_AUX_SECTION 0xE800

#define mmDCORE3_TPC3_QM_ARC_AUX_SPECIAL_BASE 0x1000007FFC638E80ull
#define DCORE3_TPC3_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC3_QM_ARC_AUX_SPECIAL_SECTION 0x1180

#define mmDCORE3_TPC3_QM_BASE 0x1000007FFC63A000ull
#define DCORE3_TPC3_QM_MAX_OFFSET 0x1000
#define DCORE3_TPC3_QM_SECTION 0x9000

#define mmDCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFC63A900ull
#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFC63A908ull
#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFC63A910ull
#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFC63A918ull
#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFC63A920ull
#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFC63A928ull
#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFC63A930ull
#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFC63A938ull
#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFC63A940ull
#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFC63A948ull
#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFC63A950ull
#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFC63A958ull
#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFC63A960ull
#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFC63A968ull
#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFC63A970ull
#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFC63A978ull
#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE3_TPC3_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE3_TPC3_QM_AXUSER_SECURED_BASE 0x1000007FFC63AB00ull
#define DCORE3_TPC3_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE3_TPC3_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE3_TPC3_QM_AXUSER_NONSECURED_BASE 0x1000007FFC63AB80ull
#define DCORE3_TPC3_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE3_TPC3_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE3_TPC3_QM_DBG_HBW_BASE 0x1000007FFC63AC00ull
#define DCORE3_TPC3_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_TPC3_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE3_TPC3_QM_DBG_LBW_BASE 0x1000007FFC63AC80ull
#define DCORE3_TPC3_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_TPC3_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE3_TPC3_QM_CGM_BASE 0x1000007FFC63AD80ull
#define DCORE3_TPC3_QM_CGM_MAX_OFFSET 0xC000
#define DCORE3_TPC3_QM_CGM_SECTION 0x1000

#define mmDCORE3_TPC3_QM_SPECIAL_BASE 0x1000007FFC63AE80ull
#define DCORE3_TPC3_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC3_QM_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC3_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFC63B000ull
#define DCORE3_TPC3_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE3_TPC3_QM_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC3_CFG_BASE 0x1000007FFC63B000ull
#define DCORE3_TPC3_CFG_MAX_OFFSET 0x1000
#define DCORE3_TPC3_CFG_SECTION 0x5000

#define mmDCORE3_TPC3_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFC63B050ull
#define DCORE3_TPC3_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE3_TPC3_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE3_TPC3_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFC63B0A0ull
#define DCORE3_TPC3_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE3_TPC3_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE3_TPC3_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFC63B0F0ull
#define DCORE3_TPC3_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE3_TPC3_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE3_TPC3_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFC63B140ull
#define DCORE3_TPC3_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE3_TPC3_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE3_TPC3_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFC63B190ull
#define DCORE3_TPC3_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE3_TPC3_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE3_TPC3_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFC63B1E0ull
#define DCORE3_TPC3_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE3_TPC3_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE3_TPC3_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFC63B230ull
#define DCORE3_TPC3_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE3_TPC3_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE3_TPC3_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFC63B280ull
#define DCORE3_TPC3_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE3_TPC3_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE3_TPC3_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFC63B2D0ull
#define DCORE3_TPC3_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE3_TPC3_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE3_TPC3_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFC63B320ull
#define DCORE3_TPC3_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE3_TPC3_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE3_TPC3_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFC63B370ull
#define DCORE3_TPC3_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE3_TPC3_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE3_TPC3_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFC63B3C0ull
#define DCORE3_TPC3_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE3_TPC3_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE3_TPC3_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFC63B410ull
#define DCORE3_TPC3_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE3_TPC3_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE3_TPC3_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFC63B460ull
#define DCORE3_TPC3_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE3_TPC3_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE3_TPC3_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFC63B4B0ull
#define DCORE3_TPC3_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE3_TPC3_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE3_TPC3_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFC63B500ull
#define DCORE3_TPC3_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE3_TPC3_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE3_TPC3_CFG_KERNEL_BASE 0x1000007FFC63B508ull
#define DCORE3_TPC3_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE3_TPC3_CFG_KERNEL_SECTION 0xD400

#define mmDCORE3_TPC3_CFG_QM_TENSOR_0_BASE 0x1000007FFC63B5DCull
#define DCORE3_TPC3_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE3_TPC3_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE3_TPC3_CFG_QM_TENSOR_1_BASE 0x1000007FFC63B62Cull
#define DCORE3_TPC3_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE3_TPC3_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE3_TPC3_CFG_QM_TENSOR_2_BASE 0x1000007FFC63B67Cull
#define DCORE3_TPC3_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE3_TPC3_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE3_TPC3_CFG_QM_TENSOR_3_BASE 0x1000007FFC63B6CCull
#define DCORE3_TPC3_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE3_TPC3_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE3_TPC3_CFG_QM_TENSOR_4_BASE 0x1000007FFC63B71Cull
#define DCORE3_TPC3_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE3_TPC3_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE3_TPC3_CFG_QM_TENSOR_5_BASE 0x1000007FFC63B76Cull
#define DCORE3_TPC3_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE3_TPC3_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE3_TPC3_CFG_QM_TENSOR_6_BASE 0x1000007FFC63B7BCull
#define DCORE3_TPC3_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE3_TPC3_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE3_TPC3_CFG_QM_TENSOR_7_BASE 0x1000007FFC63B80Cull
#define DCORE3_TPC3_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE3_TPC3_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE3_TPC3_CFG_QM_TENSOR_8_BASE 0x1000007FFC63B85Cull
#define DCORE3_TPC3_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE3_TPC3_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE3_TPC3_CFG_QM_TENSOR_9_BASE 0x1000007FFC63B8ACull
#define DCORE3_TPC3_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE3_TPC3_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE3_TPC3_CFG_QM_TENSOR_10_BASE 0x1000007FFC63B8FCull
#define DCORE3_TPC3_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE3_TPC3_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE3_TPC3_CFG_QM_TENSOR_11_BASE 0x1000007FFC63B94Cull
#define DCORE3_TPC3_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE3_TPC3_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE3_TPC3_CFG_QM_TENSOR_12_BASE 0x1000007FFC63B99Cull
#define DCORE3_TPC3_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE3_TPC3_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE3_TPC3_CFG_QM_TENSOR_13_BASE 0x1000007FFC63B9ECull
#define DCORE3_TPC3_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE3_TPC3_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE3_TPC3_CFG_QM_TENSOR_14_BASE 0x1000007FFC63BA3Cull
#define DCORE3_TPC3_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE3_TPC3_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE3_TPC3_CFG_QM_TENSOR_15_BASE 0x1000007FFC63BA8Cull
#define DCORE3_TPC3_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE3_TPC3_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE3_TPC3_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFC63BADCull
#define DCORE3_TPC3_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE3_TPC3_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE3_TPC3_CFG_QM_BASE 0x1000007FFC63BAE4ull
#define DCORE3_TPC3_CFG_QM_MAX_OFFSET 0xD400
#define DCORE3_TPC3_CFG_QM_SECTION 0x31C0

#define mmDCORE3_TPC3_CFG_AXUSER_BASE 0x1000007FFC63BE00ull
#define DCORE3_TPC3_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_TPC3_CFG_AXUSER_SECTION 0x8000

#define mmDCORE3_TPC3_CFG_SPECIAL_BASE 0x1000007FFC63BE80ull
#define DCORE3_TPC3_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC3_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC3_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC63C000ull
#define DCORE3_TPC3_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE3_TPC3_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE3_TPC3_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC63C200ull
#define DCORE3_TPC3_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE3_TPC3_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE3_TPC3_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC63C400ull
#define DCORE3_TPC3_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE3_TPC3_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE3_TPC3_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC63C600ull
#define DCORE3_TPC3_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE3_TPC3_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE3_TPC3_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC63C800ull
#define DCORE3_TPC3_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE3_TPC3_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE3_TPC3_MSTR_IF_AXUSER_BASE 0x1000007FFC63CA80ull
#define DCORE3_TPC3_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_TPC3_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE3_TPC3_MSTR_IF_DBG_HBW_BASE 0x1000007FFC63CB00ull
#define DCORE3_TPC3_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_TPC3_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE3_TPC3_MSTR_IF_DBG_LBW_BASE 0x1000007FFC63CB80ull
#define DCORE3_TPC3_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_TPC3_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE3_TPC3_MSTR_IF_CORE_HBW_BASE 0x1000007FFC63CC00ull
#define DCORE3_TPC3_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE3_TPC3_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE3_TPC3_MSTR_IF_CORE_LBW_BASE 0x1000007FFC63CD80ull
#define DCORE3_TPC3_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE3_TPC3_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE3_TPC3_MSTR_IF_SPECIAL_BASE 0x1000007FFC63CE80ull
#define DCORE3_TPC3_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC3_MSTR_IF_SPECIAL_SECTION 0x3180

#define mmDCORE3_TPC4_QM_DCCM_BASE 0x1000007FFC640000ull
#define DCORE3_TPC4_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE3_TPC4_QM_DCCM_SECTION 0x8000

#define mmDCORE3_TPC4_QM_ARC_AUX_BASE 0x1000007FFC648000ull
#define DCORE3_TPC4_QM_ARC_AUX_MAX_OFFSET 0x1000
#define DCORE3_TPC4_QM_ARC_AUX_SECTION 0xE800

#define mmDCORE3_TPC4_QM_ARC_AUX_SPECIAL_BASE 0x1000007FFC648E80ull
#define DCORE3_TPC4_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC4_QM_ARC_AUX_SPECIAL_SECTION 0x1180

#define mmDCORE3_TPC4_QM_BASE 0x1000007FFC64A000ull
#define DCORE3_TPC4_QM_MAX_OFFSET 0x1000
#define DCORE3_TPC4_QM_SECTION 0x9000

#define mmDCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFC64A900ull
#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFC64A908ull
#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFC64A910ull
#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFC64A918ull
#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFC64A920ull
#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFC64A928ull
#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFC64A930ull
#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFC64A938ull
#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFC64A940ull
#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFC64A948ull
#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFC64A950ull
#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFC64A958ull
#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFC64A960ull
#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFC64A968ull
#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFC64A970ull
#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFC64A978ull
#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE3_TPC4_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE3_TPC4_QM_AXUSER_SECURED_BASE 0x1000007FFC64AB00ull
#define DCORE3_TPC4_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE3_TPC4_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE3_TPC4_QM_AXUSER_NONSECURED_BASE 0x1000007FFC64AB80ull
#define DCORE3_TPC4_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE3_TPC4_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE3_TPC4_QM_DBG_HBW_BASE 0x1000007FFC64AC00ull
#define DCORE3_TPC4_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_TPC4_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE3_TPC4_QM_DBG_LBW_BASE 0x1000007FFC64AC80ull
#define DCORE3_TPC4_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_TPC4_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE3_TPC4_QM_CGM_BASE 0x1000007FFC64AD80ull
#define DCORE3_TPC4_QM_CGM_MAX_OFFSET 0xC000
#define DCORE3_TPC4_QM_CGM_SECTION 0x1000

#define mmDCORE3_TPC4_QM_SPECIAL_BASE 0x1000007FFC64AE80ull
#define DCORE3_TPC4_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC4_QM_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC4_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFC64B000ull
#define DCORE3_TPC4_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE3_TPC4_QM_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC4_CFG_BASE 0x1000007FFC64B000ull
#define DCORE3_TPC4_CFG_MAX_OFFSET 0x1000
#define DCORE3_TPC4_CFG_SECTION 0x5000

#define mmDCORE3_TPC4_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFC64B050ull
#define DCORE3_TPC4_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE3_TPC4_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE3_TPC4_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFC64B0A0ull
#define DCORE3_TPC4_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE3_TPC4_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE3_TPC4_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFC64B0F0ull
#define DCORE3_TPC4_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE3_TPC4_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE3_TPC4_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFC64B140ull
#define DCORE3_TPC4_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE3_TPC4_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE3_TPC4_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFC64B190ull
#define DCORE3_TPC4_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE3_TPC4_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE3_TPC4_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFC64B1E0ull
#define DCORE3_TPC4_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE3_TPC4_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE3_TPC4_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFC64B230ull
#define DCORE3_TPC4_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE3_TPC4_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE3_TPC4_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFC64B280ull
#define DCORE3_TPC4_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE3_TPC4_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE3_TPC4_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFC64B2D0ull
#define DCORE3_TPC4_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE3_TPC4_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE3_TPC4_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFC64B320ull
#define DCORE3_TPC4_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE3_TPC4_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE3_TPC4_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFC64B370ull
#define DCORE3_TPC4_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE3_TPC4_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE3_TPC4_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFC64B3C0ull
#define DCORE3_TPC4_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE3_TPC4_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE3_TPC4_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFC64B410ull
#define DCORE3_TPC4_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE3_TPC4_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE3_TPC4_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFC64B460ull
#define DCORE3_TPC4_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE3_TPC4_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE3_TPC4_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFC64B4B0ull
#define DCORE3_TPC4_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE3_TPC4_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE3_TPC4_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFC64B500ull
#define DCORE3_TPC4_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE3_TPC4_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE3_TPC4_CFG_KERNEL_BASE 0x1000007FFC64B508ull
#define DCORE3_TPC4_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE3_TPC4_CFG_KERNEL_SECTION 0xD400

#define mmDCORE3_TPC4_CFG_QM_TENSOR_0_BASE 0x1000007FFC64B5DCull
#define DCORE3_TPC4_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE3_TPC4_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE3_TPC4_CFG_QM_TENSOR_1_BASE 0x1000007FFC64B62Cull
#define DCORE3_TPC4_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE3_TPC4_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE3_TPC4_CFG_QM_TENSOR_2_BASE 0x1000007FFC64B67Cull
#define DCORE3_TPC4_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE3_TPC4_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE3_TPC4_CFG_QM_TENSOR_3_BASE 0x1000007FFC64B6CCull
#define DCORE3_TPC4_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE3_TPC4_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE3_TPC4_CFG_QM_TENSOR_4_BASE 0x1000007FFC64B71Cull
#define DCORE3_TPC4_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE3_TPC4_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE3_TPC4_CFG_QM_TENSOR_5_BASE 0x1000007FFC64B76Cull
#define DCORE3_TPC4_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE3_TPC4_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE3_TPC4_CFG_QM_TENSOR_6_BASE 0x1000007FFC64B7BCull
#define DCORE3_TPC4_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE3_TPC4_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE3_TPC4_CFG_QM_TENSOR_7_BASE 0x1000007FFC64B80Cull
#define DCORE3_TPC4_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE3_TPC4_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE3_TPC4_CFG_QM_TENSOR_8_BASE 0x1000007FFC64B85Cull
#define DCORE3_TPC4_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE3_TPC4_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE3_TPC4_CFG_QM_TENSOR_9_BASE 0x1000007FFC64B8ACull
#define DCORE3_TPC4_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE3_TPC4_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE3_TPC4_CFG_QM_TENSOR_10_BASE 0x1000007FFC64B8FCull
#define DCORE3_TPC4_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE3_TPC4_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE3_TPC4_CFG_QM_TENSOR_11_BASE 0x1000007FFC64B94Cull
#define DCORE3_TPC4_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE3_TPC4_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE3_TPC4_CFG_QM_TENSOR_12_BASE 0x1000007FFC64B99Cull
#define DCORE3_TPC4_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE3_TPC4_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE3_TPC4_CFG_QM_TENSOR_13_BASE 0x1000007FFC64B9ECull
#define DCORE3_TPC4_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE3_TPC4_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE3_TPC4_CFG_QM_TENSOR_14_BASE 0x1000007FFC64BA3Cull
#define DCORE3_TPC4_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE3_TPC4_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE3_TPC4_CFG_QM_TENSOR_15_BASE 0x1000007FFC64BA8Cull
#define DCORE3_TPC4_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE3_TPC4_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE3_TPC4_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFC64BADCull
#define DCORE3_TPC4_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE3_TPC4_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE3_TPC4_CFG_QM_BASE 0x1000007FFC64BAE4ull
#define DCORE3_TPC4_CFG_QM_MAX_OFFSET 0xD400
#define DCORE3_TPC4_CFG_QM_SECTION 0x31C0

#define mmDCORE3_TPC4_CFG_AXUSER_BASE 0x1000007FFC64BE00ull
#define DCORE3_TPC4_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_TPC4_CFG_AXUSER_SECTION 0x8000

#define mmDCORE3_TPC4_CFG_SPECIAL_BASE 0x1000007FFC64BE80ull
#define DCORE3_TPC4_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC4_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC4_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC64C000ull
#define DCORE3_TPC4_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE3_TPC4_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE3_TPC4_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC64C200ull
#define DCORE3_TPC4_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE3_TPC4_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE3_TPC4_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC64C400ull
#define DCORE3_TPC4_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE3_TPC4_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE3_TPC4_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC64C600ull
#define DCORE3_TPC4_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE3_TPC4_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE3_TPC4_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC64C800ull
#define DCORE3_TPC4_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE3_TPC4_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE3_TPC4_MSTR_IF_AXUSER_BASE 0x1000007FFC64CA80ull
#define DCORE3_TPC4_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_TPC4_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE3_TPC4_MSTR_IF_DBG_HBW_BASE 0x1000007FFC64CB00ull
#define DCORE3_TPC4_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_TPC4_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE3_TPC4_MSTR_IF_DBG_LBW_BASE 0x1000007FFC64CB80ull
#define DCORE3_TPC4_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_TPC4_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE3_TPC4_MSTR_IF_CORE_HBW_BASE 0x1000007FFC64CC00ull
#define DCORE3_TPC4_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE3_TPC4_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE3_TPC4_MSTR_IF_CORE_LBW_BASE 0x1000007FFC64CD80ull
#define DCORE3_TPC4_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE3_TPC4_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE3_TPC4_MSTR_IF_SPECIAL_BASE 0x1000007FFC64CE80ull
#define DCORE3_TPC4_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC4_MSTR_IF_SPECIAL_SECTION 0x3180

#define mmDCORE3_TPC5_QM_DCCM_BASE 0x1000007FFC650000ull
#define DCORE3_TPC5_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE3_TPC5_QM_DCCM_SECTION 0x8000

#define mmDCORE3_TPC5_QM_ARC_AUX_BASE 0x1000007FFC658000ull
#define DCORE3_TPC5_QM_ARC_AUX_MAX_OFFSET 0x1000
#define DCORE3_TPC5_QM_ARC_AUX_SECTION 0xE800

#define mmDCORE3_TPC5_QM_ARC_AUX_SPECIAL_BASE 0x1000007FFC658E80ull
#define DCORE3_TPC5_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC5_QM_ARC_AUX_SPECIAL_SECTION 0x1180

#define mmDCORE3_TPC5_QM_BASE 0x1000007FFC65A000ull
#define DCORE3_TPC5_QM_MAX_OFFSET 0x1000
#define DCORE3_TPC5_QM_SECTION 0x9000

#define mmDCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFC65A900ull
#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFC65A908ull
#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFC65A910ull
#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFC65A918ull
#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFC65A920ull
#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFC65A928ull
#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFC65A930ull
#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFC65A938ull
#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFC65A940ull
#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFC65A948ull
#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFC65A950ull
#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFC65A958ull
#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFC65A960ull
#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFC65A968ull
#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFC65A970ull
#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFC65A978ull
#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE3_TPC5_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE3_TPC5_QM_AXUSER_SECURED_BASE 0x1000007FFC65AB00ull
#define DCORE3_TPC5_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE3_TPC5_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE3_TPC5_QM_AXUSER_NONSECURED_BASE 0x1000007FFC65AB80ull
#define DCORE3_TPC5_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE3_TPC5_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE3_TPC5_QM_DBG_HBW_BASE 0x1000007FFC65AC00ull
#define DCORE3_TPC5_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_TPC5_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE3_TPC5_QM_DBG_LBW_BASE 0x1000007FFC65AC80ull
#define DCORE3_TPC5_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_TPC5_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE3_TPC5_QM_CGM_BASE 0x1000007FFC65AD80ull
#define DCORE3_TPC5_QM_CGM_MAX_OFFSET 0xC000
#define DCORE3_TPC5_QM_CGM_SECTION 0x1000

#define mmDCORE3_TPC5_QM_SPECIAL_BASE 0x1000007FFC65AE80ull
#define DCORE3_TPC5_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC5_QM_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC5_CFG_KERNEL_TENSOR_0_BASE 0x1000007FFC65B000ull
#define DCORE3_TPC5_CFG_KERNEL_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE3_TPC5_QM_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC5_CFG_BASE 0x1000007FFC65B000ull
#define DCORE3_TPC5_CFG_MAX_OFFSET 0x1000
#define DCORE3_TPC5_CFG_SECTION 0x5000

#define mmDCORE3_TPC5_CFG_KERNEL_TENSOR_1_BASE 0x1000007FFC65B050ull
#define DCORE3_TPC5_CFG_KERNEL_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE3_TPC5_CFG_KERNEL_TENSOR_1_SECTION 0x5000

#define mmDCORE3_TPC5_CFG_KERNEL_TENSOR_2_BASE 0x1000007FFC65B0A0ull
#define DCORE3_TPC5_CFG_KERNEL_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE3_TPC5_CFG_KERNEL_TENSOR_2_SECTION 0x5000

#define mmDCORE3_TPC5_CFG_KERNEL_TENSOR_3_BASE 0x1000007FFC65B0F0ull
#define DCORE3_TPC5_CFG_KERNEL_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE3_TPC5_CFG_KERNEL_TENSOR_3_SECTION 0x5000

#define mmDCORE3_TPC5_CFG_KERNEL_TENSOR_4_BASE 0x1000007FFC65B140ull
#define DCORE3_TPC5_CFG_KERNEL_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE3_TPC5_CFG_KERNEL_TENSOR_4_SECTION 0x5000

#define mmDCORE3_TPC5_CFG_KERNEL_TENSOR_5_BASE 0x1000007FFC65B190ull
#define DCORE3_TPC5_CFG_KERNEL_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE3_TPC5_CFG_KERNEL_TENSOR_5_SECTION 0x5000

#define mmDCORE3_TPC5_CFG_KERNEL_TENSOR_6_BASE 0x1000007FFC65B1E0ull
#define DCORE3_TPC5_CFG_KERNEL_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE3_TPC5_CFG_KERNEL_TENSOR_6_SECTION 0x5000

#define mmDCORE3_TPC5_CFG_KERNEL_TENSOR_7_BASE 0x1000007FFC65B230ull
#define DCORE3_TPC5_CFG_KERNEL_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE3_TPC5_CFG_KERNEL_TENSOR_7_SECTION 0x5000

#define mmDCORE3_TPC5_CFG_KERNEL_TENSOR_8_BASE 0x1000007FFC65B280ull
#define DCORE3_TPC5_CFG_KERNEL_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE3_TPC5_CFG_KERNEL_TENSOR_8_SECTION 0x5000

#define mmDCORE3_TPC5_CFG_KERNEL_TENSOR_9_BASE 0x1000007FFC65B2D0ull
#define DCORE3_TPC5_CFG_KERNEL_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE3_TPC5_CFG_KERNEL_TENSOR_9_SECTION 0x5000

#define mmDCORE3_TPC5_CFG_KERNEL_TENSOR_10_BASE 0x1000007FFC65B320ull
#define DCORE3_TPC5_CFG_KERNEL_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE3_TPC5_CFG_KERNEL_TENSOR_10_SECTION 0x5000

#define mmDCORE3_TPC5_CFG_KERNEL_TENSOR_11_BASE 0x1000007FFC65B370ull
#define DCORE3_TPC5_CFG_KERNEL_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE3_TPC5_CFG_KERNEL_TENSOR_11_SECTION 0x5000

#define mmDCORE3_TPC5_CFG_KERNEL_TENSOR_12_BASE 0x1000007FFC65B3C0ull
#define DCORE3_TPC5_CFG_KERNEL_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE3_TPC5_CFG_KERNEL_TENSOR_12_SECTION 0x5000

#define mmDCORE3_TPC5_CFG_KERNEL_TENSOR_13_BASE 0x1000007FFC65B410ull
#define DCORE3_TPC5_CFG_KERNEL_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE3_TPC5_CFG_KERNEL_TENSOR_13_SECTION 0x5000

#define mmDCORE3_TPC5_CFG_KERNEL_TENSOR_14_BASE 0x1000007FFC65B460ull
#define DCORE3_TPC5_CFG_KERNEL_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE3_TPC5_CFG_KERNEL_TENSOR_14_SECTION 0x5000

#define mmDCORE3_TPC5_CFG_KERNEL_TENSOR_15_BASE 0x1000007FFC65B4B0ull
#define DCORE3_TPC5_CFG_KERNEL_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE3_TPC5_CFG_KERNEL_TENSOR_15_SECTION 0x5000

#define mmDCORE3_TPC5_CFG_KERNEL_SYNC_OBJECT_BASE 0x1000007FFC65B500ull
#define DCORE3_TPC5_CFG_KERNEL_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE3_TPC5_CFG_KERNEL_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE3_TPC5_CFG_KERNEL_BASE 0x1000007FFC65B508ull
#define DCORE3_TPC5_CFG_KERNEL_MAX_OFFSET 0xD400
#define DCORE3_TPC5_CFG_KERNEL_SECTION 0xD400

#define mmDCORE3_TPC5_CFG_QM_TENSOR_0_BASE 0x1000007FFC65B5DCull
#define DCORE3_TPC5_CFG_QM_TENSOR_0_MAX_OFFSET 0x5000
#define DCORE3_TPC5_CFG_QM_TENSOR_0_SECTION 0x5000

#define mmDCORE3_TPC5_CFG_QM_TENSOR_1_BASE 0x1000007FFC65B62Cull
#define DCORE3_TPC5_CFG_QM_TENSOR_1_MAX_OFFSET 0x5000
#define DCORE3_TPC5_CFG_QM_TENSOR_1_SECTION 0x5000

#define mmDCORE3_TPC5_CFG_QM_TENSOR_2_BASE 0x1000007FFC65B67Cull
#define DCORE3_TPC5_CFG_QM_TENSOR_2_MAX_OFFSET 0x5000
#define DCORE3_TPC5_CFG_QM_TENSOR_2_SECTION 0x5000

#define mmDCORE3_TPC5_CFG_QM_TENSOR_3_BASE 0x1000007FFC65B6CCull
#define DCORE3_TPC5_CFG_QM_TENSOR_3_MAX_OFFSET 0x5000
#define DCORE3_TPC5_CFG_QM_TENSOR_3_SECTION 0x5000

#define mmDCORE3_TPC5_CFG_QM_TENSOR_4_BASE 0x1000007FFC65B71Cull
#define DCORE3_TPC5_CFG_QM_TENSOR_4_MAX_OFFSET 0x5000
#define DCORE3_TPC5_CFG_QM_TENSOR_4_SECTION 0x5000

#define mmDCORE3_TPC5_CFG_QM_TENSOR_5_BASE 0x1000007FFC65B76Cull
#define DCORE3_TPC5_CFG_QM_TENSOR_5_MAX_OFFSET 0x5000
#define DCORE3_TPC5_CFG_QM_TENSOR_5_SECTION 0x5000

#define mmDCORE3_TPC5_CFG_QM_TENSOR_6_BASE 0x1000007FFC65B7BCull
#define DCORE3_TPC5_CFG_QM_TENSOR_6_MAX_OFFSET 0x5000
#define DCORE3_TPC5_CFG_QM_TENSOR_6_SECTION 0x5000

#define mmDCORE3_TPC5_CFG_QM_TENSOR_7_BASE 0x1000007FFC65B80Cull
#define DCORE3_TPC5_CFG_QM_TENSOR_7_MAX_OFFSET 0x5000
#define DCORE3_TPC5_CFG_QM_TENSOR_7_SECTION 0x5000

#define mmDCORE3_TPC5_CFG_QM_TENSOR_8_BASE 0x1000007FFC65B85Cull
#define DCORE3_TPC5_CFG_QM_TENSOR_8_MAX_OFFSET 0x5000
#define DCORE3_TPC5_CFG_QM_TENSOR_8_SECTION 0x5000

#define mmDCORE3_TPC5_CFG_QM_TENSOR_9_BASE 0x1000007FFC65B8ACull
#define DCORE3_TPC5_CFG_QM_TENSOR_9_MAX_OFFSET 0x5000
#define DCORE3_TPC5_CFG_QM_TENSOR_9_SECTION 0x5000

#define mmDCORE3_TPC5_CFG_QM_TENSOR_10_BASE 0x1000007FFC65B8FCull
#define DCORE3_TPC5_CFG_QM_TENSOR_10_MAX_OFFSET 0x5000
#define DCORE3_TPC5_CFG_QM_TENSOR_10_SECTION 0x5000

#define mmDCORE3_TPC5_CFG_QM_TENSOR_11_BASE 0x1000007FFC65B94Cull
#define DCORE3_TPC5_CFG_QM_TENSOR_11_MAX_OFFSET 0x5000
#define DCORE3_TPC5_CFG_QM_TENSOR_11_SECTION 0x5000

#define mmDCORE3_TPC5_CFG_QM_TENSOR_12_BASE 0x1000007FFC65B99Cull
#define DCORE3_TPC5_CFG_QM_TENSOR_12_MAX_OFFSET 0x5000
#define DCORE3_TPC5_CFG_QM_TENSOR_12_SECTION 0x5000

#define mmDCORE3_TPC5_CFG_QM_TENSOR_13_BASE 0x1000007FFC65B9ECull
#define DCORE3_TPC5_CFG_QM_TENSOR_13_MAX_OFFSET 0x5000
#define DCORE3_TPC5_CFG_QM_TENSOR_13_SECTION 0x5000

#define mmDCORE3_TPC5_CFG_QM_TENSOR_14_BASE 0x1000007FFC65BA3Cull
#define DCORE3_TPC5_CFG_QM_TENSOR_14_MAX_OFFSET 0x5000
#define DCORE3_TPC5_CFG_QM_TENSOR_14_SECTION 0x5000

#define mmDCORE3_TPC5_CFG_QM_TENSOR_15_BASE 0x1000007FFC65BA8Cull
#define DCORE3_TPC5_CFG_QM_TENSOR_15_MAX_OFFSET 0x5000
#define DCORE3_TPC5_CFG_QM_TENSOR_15_SECTION 0x5000

#define mmDCORE3_TPC5_CFG_QM_SYNC_OBJECT_BASE 0x1000007FFC65BADCull
#define DCORE3_TPC5_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCORE3_TPC5_CFG_QM_SYNC_OBJECT_SECTION 0x8000

#define mmDCORE3_TPC5_CFG_QM_BASE 0x1000007FFC65BAE4ull
#define DCORE3_TPC5_CFG_QM_MAX_OFFSET 0xD400
#define DCORE3_TPC5_CFG_QM_SECTION 0x31C0

#define mmDCORE3_TPC5_CFG_AXUSER_BASE 0x1000007FFC65BE00ull
#define DCORE3_TPC5_CFG_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_TPC5_CFG_AXUSER_SECTION 0x8000

#define mmDCORE3_TPC5_CFG_SPECIAL_BASE 0x1000007FFC65BE80ull
#define DCORE3_TPC5_CFG_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC5_CFG_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC5_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC65C000ull
#define DCORE3_TPC5_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE3_TPC5_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE3_TPC5_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC65C200ull
#define DCORE3_TPC5_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE3_TPC5_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE3_TPC5_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC65C400ull
#define DCORE3_TPC5_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE3_TPC5_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE3_TPC5_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC65C600ull
#define DCORE3_TPC5_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE3_TPC5_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE3_TPC5_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC65C800ull
#define DCORE3_TPC5_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE3_TPC5_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE3_TPC5_MSTR_IF_AXUSER_BASE 0x1000007FFC65CA80ull
#define DCORE3_TPC5_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_TPC5_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE3_TPC5_MSTR_IF_DBG_HBW_BASE 0x1000007FFC65CB00ull
#define DCORE3_TPC5_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_TPC5_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE3_TPC5_MSTR_IF_DBG_LBW_BASE 0x1000007FFC65CB80ull
#define DCORE3_TPC5_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_TPC5_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE3_TPC5_MSTR_IF_CORE_HBW_BASE 0x1000007FFC65CC00ull
#define DCORE3_TPC5_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE3_TPC5_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE3_TPC5_MSTR_IF_CORE_LBW_BASE 0x1000007FFC65CD80ull
#define DCORE3_TPC5_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE3_TPC5_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE3_TPC5_MSTR_IF_SPECIAL_BASE 0x1000007FFC65CE80ull
#define DCORE3_TPC5_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC5_MSTR_IF_SPECIAL_SECTION 0x23180

#define mmDCORE3_HMMU0_MMU_BASE 0x1000007FFC680000ull
#define DCORE3_HMMU0_MMU_MAX_OFFSET 0x1000
#define DCORE3_HMMU0_MMU_SECTION 0xE800

#define mmDCORE3_HMMU0_MMU_SPECIAL_BASE 0x1000007FFC680E80ull
#define DCORE3_HMMU0_MMU_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_HMMU0_MMU_SPECIAL_SECTION 0x1800

#define mmDCORE3_HMMU0_STLB_BASE 0x1000007FFC681000ull
#define DCORE3_HMMU0_STLB_MAX_OFFSET 0x1000
#define DCORE3_HMMU0_STLB_SECTION 0xE800

#define mmDCORE3_HMMU0_STLB_SPECIAL_BASE 0x1000007FFC681E80ull
#define DCORE3_HMMU0_STLB_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_HMMU0_STLB_SPECIAL_SECTION 0x1180

#define mmDCORE3_HMMU0_SCRAMB_OUT_BASE 0x1000007FFC683000ull
#define DCORE3_HMMU0_SCRAMB_OUT_MAX_OFFSET 0x1000
#define DCORE3_HMMU0_SCRAMB_OUT_SECTION 0xE800

#define mmDCORE3_HMMU0_SCRAMB_OUT_SPECIAL_BASE 0x1000007FFC683E80ull
#define DCORE3_HMMU0_SCRAMB_OUT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_HMMU0_SCRAMB_OUT_SPECIAL_SECTION 0x1800

#define mmDCORE3_HMMU0_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC684000ull
#define DCORE3_HMMU0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE3_HMMU0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE3_HMMU0_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC684200ull
#define DCORE3_HMMU0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE3_HMMU0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE3_HMMU0_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC684400ull
#define DCORE3_HMMU0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE3_HMMU0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE3_HMMU0_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC684600ull
#define DCORE3_HMMU0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE3_HMMU0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE3_HMMU0_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC684800ull
#define DCORE3_HMMU0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE3_HMMU0_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE3_HMMU0_MSTR_IF_AXUSER_BASE 0x1000007FFC684A80ull
#define DCORE3_HMMU0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_HMMU0_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE3_HMMU0_MSTR_IF_DBG_HBW_BASE 0x1000007FFC684B00ull
#define DCORE3_HMMU0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_HMMU0_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE3_HMMU0_MSTR_IF_DBG_LBW_BASE 0x1000007FFC684B80ull
#define DCORE3_HMMU0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_HMMU0_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE3_HMMU0_MSTR_IF_CORE_HBW_BASE 0x1000007FFC684C00ull
#define DCORE3_HMMU0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE3_HMMU0_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE3_HMMU0_MSTR_IF_CORE_LBW_BASE 0x1000007FFC684D80ull
#define DCORE3_HMMU0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE3_HMMU0_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE3_HMMU0_MSTR_IF_SPECIAL_BASE 0x1000007FFC684E80ull
#define DCORE3_HMMU0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_HMMU0_MSTR_IF_SPECIAL_SECTION 0xB180

#define mmDCORE3_HMMU1_MMU_BASE 0x1000007FFC690000ull
#define DCORE3_HMMU1_MMU_MAX_OFFSET 0x1000
#define DCORE3_HMMU1_MMU_SECTION 0xE800

#define mmDCORE3_HMMU1_MMU_SPECIAL_BASE 0x1000007FFC690E80ull
#define DCORE3_HMMU1_MMU_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_HMMU1_MMU_SPECIAL_SECTION 0x1800

#define mmDCORE3_HMMU1_STLB_BASE 0x1000007FFC691000ull
#define DCORE3_HMMU1_STLB_MAX_OFFSET 0x1000
#define DCORE3_HMMU1_STLB_SECTION 0xE800

#define mmDCORE3_HMMU1_STLB_SPECIAL_BASE 0x1000007FFC691E80ull
#define DCORE3_HMMU1_STLB_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_HMMU1_STLB_SPECIAL_SECTION 0x1180

#define mmDCORE3_HMMU1_SCRAMB_OUT_BASE 0x1000007FFC693000ull
#define DCORE3_HMMU1_SCRAMB_OUT_MAX_OFFSET 0x1000
#define DCORE3_HMMU1_SCRAMB_OUT_SECTION 0xE800

#define mmDCORE3_HMMU1_SCRAMB_OUT_SPECIAL_BASE 0x1000007FFC693E80ull
#define DCORE3_HMMU1_SCRAMB_OUT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_HMMU1_SCRAMB_OUT_SPECIAL_SECTION 0x1800

#define mmDCORE3_HMMU1_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC694000ull
#define DCORE3_HMMU1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE3_HMMU1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE3_HMMU1_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC694200ull
#define DCORE3_HMMU1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE3_HMMU1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE3_HMMU1_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC694400ull
#define DCORE3_HMMU1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE3_HMMU1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE3_HMMU1_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC694600ull
#define DCORE3_HMMU1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE3_HMMU1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE3_HMMU1_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC694800ull
#define DCORE3_HMMU1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE3_HMMU1_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE3_HMMU1_MSTR_IF_AXUSER_BASE 0x1000007FFC694A80ull
#define DCORE3_HMMU1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_HMMU1_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE3_HMMU1_MSTR_IF_DBG_HBW_BASE 0x1000007FFC694B00ull
#define DCORE3_HMMU1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_HMMU1_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE3_HMMU1_MSTR_IF_DBG_LBW_BASE 0x1000007FFC694B80ull
#define DCORE3_HMMU1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_HMMU1_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE3_HMMU1_MSTR_IF_CORE_HBW_BASE 0x1000007FFC694C00ull
#define DCORE3_HMMU1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE3_HMMU1_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE3_HMMU1_MSTR_IF_CORE_LBW_BASE 0x1000007FFC694D80ull
#define DCORE3_HMMU1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE3_HMMU1_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE3_HMMU1_MSTR_IF_SPECIAL_BASE 0x1000007FFC694E80ull
#define DCORE3_HMMU1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_HMMU1_MSTR_IF_SPECIAL_SECTION 0xB180

#define mmDCORE3_HMMU2_MMU_BASE 0x1000007FFC6A0000ull
#define DCORE3_HMMU2_MMU_MAX_OFFSET 0x1000
#define DCORE3_HMMU2_MMU_SECTION 0xE800

#define mmDCORE3_HMMU2_MMU_SPECIAL_BASE 0x1000007FFC6A0E80ull
#define DCORE3_HMMU2_MMU_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_HMMU2_MMU_SPECIAL_SECTION 0x1800

#define mmDCORE3_HMMU2_STLB_BASE 0x1000007FFC6A1000ull
#define DCORE3_HMMU2_STLB_MAX_OFFSET 0x1000
#define DCORE3_HMMU2_STLB_SECTION 0xE800

#define mmDCORE3_HMMU2_STLB_SPECIAL_BASE 0x1000007FFC6A1E80ull
#define DCORE3_HMMU2_STLB_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_HMMU2_STLB_SPECIAL_SECTION 0x1180

#define mmDCORE3_HMMU2_SCRAMB_OUT_BASE 0x1000007FFC6A3000ull
#define DCORE3_HMMU2_SCRAMB_OUT_MAX_OFFSET 0x1000
#define DCORE3_HMMU2_SCRAMB_OUT_SECTION 0xE800

#define mmDCORE3_HMMU2_SCRAMB_OUT_SPECIAL_BASE 0x1000007FFC6A3E80ull
#define DCORE3_HMMU2_SCRAMB_OUT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_HMMU2_SCRAMB_OUT_SPECIAL_SECTION 0x1800

#define mmDCORE3_HMMU2_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC6A4000ull
#define DCORE3_HMMU2_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE3_HMMU2_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE3_HMMU2_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC6A4200ull
#define DCORE3_HMMU2_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE3_HMMU2_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE3_HMMU2_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC6A4400ull
#define DCORE3_HMMU2_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE3_HMMU2_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE3_HMMU2_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC6A4600ull
#define DCORE3_HMMU2_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE3_HMMU2_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE3_HMMU2_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC6A4800ull
#define DCORE3_HMMU2_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE3_HMMU2_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE3_HMMU2_MSTR_IF_AXUSER_BASE 0x1000007FFC6A4A80ull
#define DCORE3_HMMU2_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_HMMU2_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE3_HMMU2_MSTR_IF_DBG_HBW_BASE 0x1000007FFC6A4B00ull
#define DCORE3_HMMU2_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_HMMU2_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE3_HMMU2_MSTR_IF_DBG_LBW_BASE 0x1000007FFC6A4B80ull
#define DCORE3_HMMU2_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_HMMU2_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE3_HMMU2_MSTR_IF_CORE_HBW_BASE 0x1000007FFC6A4C00ull
#define DCORE3_HMMU2_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE3_HMMU2_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE3_HMMU2_MSTR_IF_CORE_LBW_BASE 0x1000007FFC6A4D80ull
#define DCORE3_HMMU2_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE3_HMMU2_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE3_HMMU2_MSTR_IF_SPECIAL_BASE 0x1000007FFC6A4E80ull
#define DCORE3_HMMU2_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_HMMU2_MSTR_IF_SPECIAL_SECTION 0xB180

#define mmDCORE3_HMMU3_MMU_BASE 0x1000007FFC6B0000ull
#define DCORE3_HMMU3_MMU_MAX_OFFSET 0x1000
#define DCORE3_HMMU3_MMU_SECTION 0xE800

#define mmDCORE3_HMMU3_MMU_SPECIAL_BASE 0x1000007FFC6B0E80ull
#define DCORE3_HMMU3_MMU_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_HMMU3_MMU_SPECIAL_SECTION 0x1800

#define mmDCORE3_HMMU3_STLB_BASE 0x1000007FFC6B1000ull
#define DCORE3_HMMU3_STLB_MAX_OFFSET 0x1000
#define DCORE3_HMMU3_STLB_SECTION 0xE800

#define mmDCORE3_HMMU3_STLB_SPECIAL_BASE 0x1000007FFC6B1E80ull
#define DCORE3_HMMU3_STLB_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_HMMU3_STLB_SPECIAL_SECTION 0x1180

#define mmDCORE3_HMMU3_SCRAMB_OUT_BASE 0x1000007FFC6B3000ull
#define DCORE3_HMMU3_SCRAMB_OUT_MAX_OFFSET 0x1000
#define DCORE3_HMMU3_SCRAMB_OUT_SECTION 0xE800

#define mmDCORE3_HMMU3_SCRAMB_OUT_SPECIAL_BASE 0x1000007FFC6B3E80ull
#define DCORE3_HMMU3_SCRAMB_OUT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_HMMU3_SCRAMB_OUT_SPECIAL_SECTION 0x1800

#define mmDCORE3_HMMU3_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC6B4000ull
#define DCORE3_HMMU3_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE3_HMMU3_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE3_HMMU3_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC6B4200ull
#define DCORE3_HMMU3_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE3_HMMU3_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE3_HMMU3_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC6B4400ull
#define DCORE3_HMMU3_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE3_HMMU3_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE3_HMMU3_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC6B4600ull
#define DCORE3_HMMU3_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE3_HMMU3_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE3_HMMU3_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC6B4800ull
#define DCORE3_HMMU3_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE3_HMMU3_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE3_HMMU3_MSTR_IF_AXUSER_BASE 0x1000007FFC6B4A80ull
#define DCORE3_HMMU3_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_HMMU3_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE3_HMMU3_MSTR_IF_DBG_HBW_BASE 0x1000007FFC6B4B00ull
#define DCORE3_HMMU3_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_HMMU3_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE3_HMMU3_MSTR_IF_DBG_LBW_BASE 0x1000007FFC6B4B80ull
#define DCORE3_HMMU3_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_HMMU3_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE3_HMMU3_MSTR_IF_CORE_HBW_BASE 0x1000007FFC6B4C00ull
#define DCORE3_HMMU3_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE3_HMMU3_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE3_HMMU3_MSTR_IF_CORE_LBW_BASE 0x1000007FFC6B4D80ull
#define DCORE3_HMMU3_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE3_HMMU3_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE3_HMMU3_MSTR_IF_SPECIAL_BASE 0x1000007FFC6B4E80ull
#define DCORE3_HMMU3_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_HMMU3_MSTR_IF_SPECIAL_SECTION 0xB180

#define mmDCORE3_SYNC_MNGR_OBJS_BASE 0x1000007FFC700000ull
#define DCORE3_SYNC_MNGR_OBJS_MAX_OFFSET 0x15A00
#define DCORE3_SYNC_MNGR_OBJS_SECTION 0x1E000

#define mmDCORE3_SYNC_MNGR_GLBL_BASE 0x1000007FFC71E000ull
#define DCORE3_SYNC_MNGR_GLBL_MAX_OFFSET 0x1000
#define DCORE3_SYNC_MNGR_GLBL_SECTION 0xE800

#define mmDCORE3_SYNC_MNGR_GLBL_SPECIAL_BASE 0x1000007FFC71EE80ull
#define DCORE3_SYNC_MNGR_GLBL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_SYNC_MNGR_GLBL_SPECIAL_SECTION 0x1800

#define mmDCORE3_SYNC_MNGR_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC71F000ull
#define DCORE3_SYNC_MNGR_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE3_SYNC_MNGR_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE3_SYNC_MNGR_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC71F200ull
#define DCORE3_SYNC_MNGR_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE3_SYNC_MNGR_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE3_SYNC_MNGR_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC71F400ull
#define DCORE3_SYNC_MNGR_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE3_SYNC_MNGR_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE3_SYNC_MNGR_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC71F600ull
#define DCORE3_SYNC_MNGR_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE3_SYNC_MNGR_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE3_SYNC_MNGR_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC71F800ull
#define DCORE3_SYNC_MNGR_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE3_SYNC_MNGR_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE3_SYNC_MNGR_MSTR_IF_AXUSER_BASE 0x1000007FFC71FA80ull
#define DCORE3_SYNC_MNGR_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_SYNC_MNGR_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE3_SYNC_MNGR_MSTR_IF_DBG_HBW_BASE 0x1000007FFC71FB00ull
#define DCORE3_SYNC_MNGR_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_SYNC_MNGR_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE3_SYNC_MNGR_MSTR_IF_DBG_LBW_BASE 0x1000007FFC71FB80ull
#define DCORE3_SYNC_MNGR_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_SYNC_MNGR_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE3_SYNC_MNGR_MSTR_IF_CORE_HBW_BASE 0x1000007FFC71FC00ull
#define DCORE3_SYNC_MNGR_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE3_SYNC_MNGR_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE3_SYNC_MNGR_MSTR_IF_CORE_LBW_BASE 0x1000007FFC71FD80ull
#define DCORE3_SYNC_MNGR_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE3_SYNC_MNGR_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE3_SYNC_MNGR_MSTR_IF_SPECIAL_BASE 0x1000007FFC71FE80ull
#define DCORE3_SYNC_MNGR_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_SYNC_MNGR_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE3_HIF0_BASE 0x1000007FFC720000ull
#define DCORE3_HIF0_MAX_OFFSET 0x1000
#define DCORE3_HIF0_SECTION 0xE800

#define mmDCORE3_HIF0_SPECIAL_BASE 0x1000007FFC720E80ull
#define DCORE3_HIF0_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_HIF0_SPECIAL_SECTION 0x3180

#define mmDCORE3_HIF1_BASE 0x1000007FFC724000ull
#define DCORE3_HIF1_MAX_OFFSET 0x1000
#define DCORE3_HIF1_SECTION 0xE800

#define mmDCORE3_HIF1_SPECIAL_BASE 0x1000007FFC724E80ull
#define DCORE3_HIF1_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_HIF1_SPECIAL_SECTION 0x3180

#define mmDCORE3_HIF2_BASE 0x1000007FFC728000ull
#define DCORE3_HIF2_MAX_OFFSET 0x1000
#define DCORE3_HIF2_SECTION 0xE800

#define mmDCORE3_HIF2_SPECIAL_BASE 0x1000007FFC728E80ull
#define DCORE3_HIF2_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_HIF2_SPECIAL_SECTION 0x3180

#define mmDCORE3_HIF3_BASE 0x1000007FFC72C000ull
#define DCORE3_HIF3_MAX_OFFSET 0x1000
#define DCORE3_HIF3_SECTION 0xE800

#define mmDCORE3_HIF3_SPECIAL_BASE 0x1000007FFC72CE80ull
#define DCORE3_HIF3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_HIF3_SPECIAL_SECTION 0x13180

#define mmDCORE3_RTR0_CTRL_BASE 0x1000007FFC740000ull
#define DCORE3_RTR0_CTRL_MAX_OFFSET 0x1000
#define DCORE3_RTR0_CTRL_SECTION 0xE800

#define mmDCORE3_RTR0_CTRL_SPECIAL_BASE 0x1000007FFC740E80ull
#define DCORE3_RTR0_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR0_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR0_H3_BASE 0x1000007FFC741000ull
#define DCORE3_RTR0_H3_MAX_OFFSET 0x1000
#define DCORE3_RTR0_H3_SECTION 0xE800

#define mmDCORE3_RTR0_H3_SPECIAL_BASE 0x1000007FFC741E80ull
#define DCORE3_RTR0_H3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR0_H3_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR0_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC742000ull
#define DCORE3_RTR0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE3_RTR0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE3_RTR0_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC742200ull
#define DCORE3_RTR0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE3_RTR0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE3_RTR0_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC742400ull
#define DCORE3_RTR0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE3_RTR0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE3_RTR0_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC742600ull
#define DCORE3_RTR0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE3_RTR0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE3_RTR0_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC742800ull
#define DCORE3_RTR0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE3_RTR0_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE3_RTR0_MSTR_IF_AXUSER_BASE 0x1000007FFC742A80ull
#define DCORE3_RTR0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_RTR0_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE3_RTR0_MSTR_IF_DBG_HBW_BASE 0x1000007FFC742B00ull
#define DCORE3_RTR0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_RTR0_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE3_RTR0_MSTR_IF_DBG_LBW_BASE 0x1000007FFC742B80ull
#define DCORE3_RTR0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_RTR0_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE3_RTR0_MSTR_IF_CORE_HBW_BASE 0x1000007FFC742C00ull
#define DCORE3_RTR0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE3_RTR0_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE3_RTR0_MSTR_IF_CORE_LBW_BASE 0x1000007FFC742D80ull
#define DCORE3_RTR0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE3_RTR0_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE3_RTR0_MSTR_IF_SPECIAL_BASE 0x1000007FFC742E80ull
#define DCORE3_RTR0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR0_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR0_ADD_DEC_HBW_BASE 0x1000007FFC743000ull
#define DCORE3_RTR0_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCORE3_RTR0_ADD_DEC_HBW_SECTION 0x4000

#define mmDCORE3_RTR0_ADD_DEC_LBW_BASE 0x1000007FFC743400ull
#define DCORE3_RTR0_ADD_DEC_LBW_MAX_OFFSET 0xA600
#define DCORE3_RTR0_ADD_DEC_LBW_SECTION 0xA800

#define mmDCORE3_RTR0_ADD_DEC_SPECIAL_BASE 0x1000007FFC743E80ull
#define DCORE3_RTR0_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR0_ADD_DEC_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR0_BASE 0x1000007FFC744000ull
#define DCORE3_RTR0_MAX_OFFSET 0x1000
#define DCORE3_RTR0_SECTION 0x3000

#define mmDCORE3_RTR0_HBW_RD_RQ_LL_STAT_BASE 0x1000007FFC744300ull
#define DCORE3_RTR0_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR0_HBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR0_HBW_RD_RS_LL_STAT_BASE 0x1000007FFC744340ull
#define DCORE3_RTR0_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR0_HBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR0_HBW_WR_RQ_LL_STAT_BASE 0x1000007FFC744380ull
#define DCORE3_RTR0_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR0_HBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR0_HBW_WR_RS_LL_STAT_BASE 0x1000007FFC7443C0ull
#define DCORE3_RTR0_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR0_HBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR0_LBW_RD_RQ_LL_STAT_BASE 0x1000007FFC744400ull
#define DCORE3_RTR0_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR0_LBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR0_LBW_RD_RS_LL_STAT_BASE 0x1000007FFC744440ull
#define DCORE3_RTR0_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR0_LBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR0_LBW_WR_RQ_LL_STAT_BASE 0x1000007FFC744480ull
#define DCORE3_RTR0_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR0_LBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR0_LBW_WR_RS_LL_STAT_BASE 0x1000007FFC7444C0ull
#define DCORE3_RTR0_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR0_LBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR0_HBW_MFIFO_BASE 0x1000007FFC744500ull
#define DCORE3_RTR0_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCORE3_RTR0_HBW_MFIFO_SECTION 0x4000

#define mmDCORE3_RTR0_E2E_RD_LL_STAT_BASE 0x1000007FFC744540ull
#define DCORE3_RTR0_E2E_RD_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR0_E2E_RD_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR0_E2E_WR_LL_STAT_BASE 0x1000007FFC744580ull
#define DCORE3_RTR0_E2E_WR_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR0_E2E_WR_LL_STAT_SECTION 0x8000

#define mmDCORE3_RTR0_RTR_HBW_XACT_STAT_BASE 0x1000007FFC744600ull
#define DCORE3_RTR0_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE3_RTR0_RTR_HBW_XACT_STAT_SECTION 0x8000

#define mmDCORE3_RTR0_RTR_LBW_XACT_STAT_BASE 0x1000007FFC744680ull
#define DCORE3_RTR0_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE3_RTR0_RTR_LBW_XACT_STAT_SECTION 0x8000

#define mmDCORE3_RTR0_RTR_E2E_XACT_STAT_BASE 0x1000007FFC744700ull
#define DCORE3_RTR0_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE3_RTR0_RTR_E2E_XACT_STAT_SECTION 0x7800

#define mmDCORE3_RTR0_SPECIAL_BASE 0x1000007FFC744E80ull
#define DCORE3_RTR0_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR0_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR0_DBG_ADDR_BASE 0x1000007FFC745000ull
#define DCORE3_RTR0_DBG_ADDR_MAX_OFFSET 0x1000
#define DCORE3_RTR0_DBG_ADDR_SECTION 0xE800

#define mmDCORE3_RTR0_DBG_ADDR_SPECIAL_BASE 0x1000007FFC745E80ull
#define DCORE3_RTR0_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR0_DBG_ADDR_SPECIAL_SECTION 0x2180

#define mmDCORE3_RTR1_CTRL_BASE 0x1000007FFC748000ull
#define DCORE3_RTR1_CTRL_MAX_OFFSET 0x1000
#define DCORE3_RTR1_CTRL_SECTION 0xE800

#define mmDCORE3_RTR1_CTRL_SPECIAL_BASE 0x1000007FFC748E80ull
#define DCORE3_RTR1_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR1_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR1_H3_BASE 0x1000007FFC749000ull
#define DCORE3_RTR1_H3_MAX_OFFSET 0x1000
#define DCORE3_RTR1_H3_SECTION 0xE800

#define mmDCORE3_RTR1_H3_SPECIAL_BASE 0x1000007FFC749E80ull
#define DCORE3_RTR1_H3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR1_H3_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR1_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC74A000ull
#define DCORE3_RTR1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE3_RTR1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE3_RTR1_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC74A200ull
#define DCORE3_RTR1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE3_RTR1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE3_RTR1_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC74A400ull
#define DCORE3_RTR1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE3_RTR1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE3_RTR1_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC74A600ull
#define DCORE3_RTR1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE3_RTR1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE3_RTR1_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC74A800ull
#define DCORE3_RTR1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE3_RTR1_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE3_RTR1_MSTR_IF_AXUSER_BASE 0x1000007FFC74AA80ull
#define DCORE3_RTR1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_RTR1_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE3_RTR1_MSTR_IF_DBG_HBW_BASE 0x1000007FFC74AB00ull
#define DCORE3_RTR1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_RTR1_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE3_RTR1_MSTR_IF_DBG_LBW_BASE 0x1000007FFC74AB80ull
#define DCORE3_RTR1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_RTR1_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE3_RTR1_MSTR_IF_CORE_HBW_BASE 0x1000007FFC74AC00ull
#define DCORE3_RTR1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE3_RTR1_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE3_RTR1_MSTR_IF_CORE_LBW_BASE 0x1000007FFC74AD80ull
#define DCORE3_RTR1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE3_RTR1_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE3_RTR1_MSTR_IF_SPECIAL_BASE 0x1000007FFC74AE80ull
#define DCORE3_RTR1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR1_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR1_ADD_DEC_HBW_BASE 0x1000007FFC74B000ull
#define DCORE3_RTR1_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCORE3_RTR1_ADD_DEC_HBW_SECTION 0x4000

#define mmDCORE3_RTR1_ADD_DEC_LBW_BASE 0x1000007FFC74B400ull
#define DCORE3_RTR1_ADD_DEC_LBW_MAX_OFFSET 0xA600
#define DCORE3_RTR1_ADD_DEC_LBW_SECTION 0xA800

#define mmDCORE3_RTR1_ADD_DEC_SPECIAL_BASE 0x1000007FFC74BE80ull
#define DCORE3_RTR1_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR1_ADD_DEC_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR1_BASE 0x1000007FFC74C000ull
#define DCORE3_RTR1_MAX_OFFSET 0x1000
#define DCORE3_RTR1_SECTION 0x3000

#define mmDCORE3_RTR1_HBW_RD_RQ_LL_STAT_BASE 0x1000007FFC74C300ull
#define DCORE3_RTR1_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR1_HBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR1_HBW_RD_RS_LL_STAT_BASE 0x1000007FFC74C340ull
#define DCORE3_RTR1_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR1_HBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR1_HBW_WR_RQ_LL_STAT_BASE 0x1000007FFC74C380ull
#define DCORE3_RTR1_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR1_HBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR1_HBW_WR_RS_LL_STAT_BASE 0x1000007FFC74C3C0ull
#define DCORE3_RTR1_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR1_HBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR1_LBW_RD_RQ_LL_STAT_BASE 0x1000007FFC74C400ull
#define DCORE3_RTR1_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR1_LBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR1_LBW_RD_RS_LL_STAT_BASE 0x1000007FFC74C440ull
#define DCORE3_RTR1_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR1_LBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR1_LBW_WR_RQ_LL_STAT_BASE 0x1000007FFC74C480ull
#define DCORE3_RTR1_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR1_LBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR1_LBW_WR_RS_LL_STAT_BASE 0x1000007FFC74C4C0ull
#define DCORE3_RTR1_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR1_LBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR1_HBW_MFIFO_BASE 0x1000007FFC74C500ull
#define DCORE3_RTR1_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCORE3_RTR1_HBW_MFIFO_SECTION 0x4000

#define mmDCORE3_RTR1_E2E_RD_LL_STAT_BASE 0x1000007FFC74C540ull
#define DCORE3_RTR1_E2E_RD_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR1_E2E_RD_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR1_E2E_WR_LL_STAT_BASE 0x1000007FFC74C580ull
#define DCORE3_RTR1_E2E_WR_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR1_E2E_WR_LL_STAT_SECTION 0x8000

#define mmDCORE3_RTR1_RTR_HBW_XACT_STAT_BASE 0x1000007FFC74C600ull
#define DCORE3_RTR1_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE3_RTR1_RTR_HBW_XACT_STAT_SECTION 0x8000

#define mmDCORE3_RTR1_RTR_LBW_XACT_STAT_BASE 0x1000007FFC74C680ull
#define DCORE3_RTR1_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE3_RTR1_RTR_LBW_XACT_STAT_SECTION 0x8000

#define mmDCORE3_RTR1_RTR_E2E_XACT_STAT_BASE 0x1000007FFC74C700ull
#define DCORE3_RTR1_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE3_RTR1_RTR_E2E_XACT_STAT_SECTION 0x7800

#define mmDCORE3_RTR1_SPECIAL_BASE 0x1000007FFC74CE80ull
#define DCORE3_RTR1_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR1_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR1_DBG_ADDR_BASE 0x1000007FFC74D000ull
#define DCORE3_RTR1_DBG_ADDR_MAX_OFFSET 0x1000
#define DCORE3_RTR1_DBG_ADDR_SECTION 0xE800

#define mmDCORE3_RTR1_DBG_ADDR_SPECIAL_BASE 0x1000007FFC74DE80ull
#define DCORE3_RTR1_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR1_DBG_ADDR_SPECIAL_SECTION 0x2180

#define mmDCORE3_RTR2_CTRL_BASE 0x1000007FFC750000ull
#define DCORE3_RTR2_CTRL_MAX_OFFSET 0x1000
#define DCORE3_RTR2_CTRL_SECTION 0xE800

#define mmDCORE3_RTR2_CTRL_SPECIAL_BASE 0x1000007FFC750E80ull
#define DCORE3_RTR2_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR2_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR2_H3_BASE 0x1000007FFC751000ull
#define DCORE3_RTR2_H3_MAX_OFFSET 0x1000
#define DCORE3_RTR2_H3_SECTION 0xE800

#define mmDCORE3_RTR2_H3_SPECIAL_BASE 0x1000007FFC751E80ull
#define DCORE3_RTR2_H3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR2_H3_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR2_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC752000ull
#define DCORE3_RTR2_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE3_RTR2_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE3_RTR2_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC752200ull
#define DCORE3_RTR2_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE3_RTR2_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE3_RTR2_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC752400ull
#define DCORE3_RTR2_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE3_RTR2_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE3_RTR2_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC752600ull
#define DCORE3_RTR2_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE3_RTR2_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE3_RTR2_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC752800ull
#define DCORE3_RTR2_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE3_RTR2_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE3_RTR2_MSTR_IF_AXUSER_BASE 0x1000007FFC752A80ull
#define DCORE3_RTR2_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_RTR2_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE3_RTR2_MSTR_IF_DBG_HBW_BASE 0x1000007FFC752B00ull
#define DCORE3_RTR2_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_RTR2_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE3_RTR2_MSTR_IF_DBG_LBW_BASE 0x1000007FFC752B80ull
#define DCORE3_RTR2_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_RTR2_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE3_RTR2_MSTR_IF_CORE_HBW_BASE 0x1000007FFC752C00ull
#define DCORE3_RTR2_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE3_RTR2_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE3_RTR2_MSTR_IF_CORE_LBW_BASE 0x1000007FFC752D80ull
#define DCORE3_RTR2_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE3_RTR2_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE3_RTR2_MSTR_IF_SPECIAL_BASE 0x1000007FFC752E80ull
#define DCORE3_RTR2_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR2_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR2_ADD_DEC_HBW_BASE 0x1000007FFC753000ull
#define DCORE3_RTR2_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCORE3_RTR2_ADD_DEC_HBW_SECTION 0x4000

#define mmDCORE3_RTR2_ADD_DEC_LBW_BASE 0x1000007FFC753400ull
#define DCORE3_RTR2_ADD_DEC_LBW_MAX_OFFSET 0xA600
#define DCORE3_RTR2_ADD_DEC_LBW_SECTION 0xA800

#define mmDCORE3_RTR2_ADD_DEC_SPECIAL_BASE 0x1000007FFC753E80ull
#define DCORE3_RTR2_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR2_ADD_DEC_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR2_BASE 0x1000007FFC754000ull
#define DCORE3_RTR2_MAX_OFFSET 0x1000
#define DCORE3_RTR2_SECTION 0x3000

#define mmDCORE3_RTR2_HBW_RD_RQ_LL_STAT_BASE 0x1000007FFC754300ull
#define DCORE3_RTR2_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR2_HBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR2_HBW_RD_RS_LL_STAT_BASE 0x1000007FFC754340ull
#define DCORE3_RTR2_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR2_HBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR2_HBW_WR_RQ_LL_STAT_BASE 0x1000007FFC754380ull
#define DCORE3_RTR2_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR2_HBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR2_HBW_WR_RS_LL_STAT_BASE 0x1000007FFC7543C0ull
#define DCORE3_RTR2_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR2_HBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR2_LBW_RD_RQ_LL_STAT_BASE 0x1000007FFC754400ull
#define DCORE3_RTR2_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR2_LBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR2_LBW_RD_RS_LL_STAT_BASE 0x1000007FFC754440ull
#define DCORE3_RTR2_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR2_LBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR2_LBW_WR_RQ_LL_STAT_BASE 0x1000007FFC754480ull
#define DCORE3_RTR2_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR2_LBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR2_LBW_WR_RS_LL_STAT_BASE 0x1000007FFC7544C0ull
#define DCORE3_RTR2_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR2_LBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR2_HBW_MFIFO_BASE 0x1000007FFC754500ull
#define DCORE3_RTR2_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCORE3_RTR2_HBW_MFIFO_SECTION 0x4000

#define mmDCORE3_RTR2_E2E_RD_LL_STAT_BASE 0x1000007FFC754540ull
#define DCORE3_RTR2_E2E_RD_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR2_E2E_RD_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR2_E2E_WR_LL_STAT_BASE 0x1000007FFC754580ull
#define DCORE3_RTR2_E2E_WR_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR2_E2E_WR_LL_STAT_SECTION 0x8000

#define mmDCORE3_RTR2_RTR_HBW_XACT_STAT_BASE 0x1000007FFC754600ull
#define DCORE3_RTR2_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE3_RTR2_RTR_HBW_XACT_STAT_SECTION 0x8000

#define mmDCORE3_RTR2_RTR_LBW_XACT_STAT_BASE 0x1000007FFC754680ull
#define DCORE3_RTR2_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE3_RTR2_RTR_LBW_XACT_STAT_SECTION 0x8000

#define mmDCORE3_RTR2_RTR_E2E_XACT_STAT_BASE 0x1000007FFC754700ull
#define DCORE3_RTR2_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE3_RTR2_RTR_E2E_XACT_STAT_SECTION 0x7800

#define mmDCORE3_RTR2_SPECIAL_BASE 0x1000007FFC754E80ull
#define DCORE3_RTR2_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR2_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR2_DBG_ADDR_BASE 0x1000007FFC755000ull
#define DCORE3_RTR2_DBG_ADDR_MAX_OFFSET 0x1000
#define DCORE3_RTR2_DBG_ADDR_SECTION 0xE800

#define mmDCORE3_RTR2_DBG_ADDR_SPECIAL_BASE 0x1000007FFC755E80ull
#define DCORE3_RTR2_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR2_DBG_ADDR_SPECIAL_SECTION 0x2180

#define mmDCORE3_RTR3_CTRL_BASE 0x1000007FFC758000ull
#define DCORE3_RTR3_CTRL_MAX_OFFSET 0x1000
#define DCORE3_RTR3_CTRL_SECTION 0xE800

#define mmDCORE3_RTR3_CTRL_SPECIAL_BASE 0x1000007FFC758E80ull
#define DCORE3_RTR3_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR3_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR3_H3_BASE 0x1000007FFC759000ull
#define DCORE3_RTR3_H3_MAX_OFFSET 0x1000
#define DCORE3_RTR3_H3_SECTION 0xE800

#define mmDCORE3_RTR3_H3_SPECIAL_BASE 0x1000007FFC759E80ull
#define DCORE3_RTR3_H3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR3_H3_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR3_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC75A000ull
#define DCORE3_RTR3_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE3_RTR3_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE3_RTR3_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC75A200ull
#define DCORE3_RTR3_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE3_RTR3_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE3_RTR3_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC75A400ull
#define DCORE3_RTR3_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE3_RTR3_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE3_RTR3_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC75A600ull
#define DCORE3_RTR3_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE3_RTR3_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE3_RTR3_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC75A800ull
#define DCORE3_RTR3_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE3_RTR3_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE3_RTR3_MSTR_IF_AXUSER_BASE 0x1000007FFC75AA80ull
#define DCORE3_RTR3_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_RTR3_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE3_RTR3_MSTR_IF_DBG_HBW_BASE 0x1000007FFC75AB00ull
#define DCORE3_RTR3_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_RTR3_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE3_RTR3_MSTR_IF_DBG_LBW_BASE 0x1000007FFC75AB80ull
#define DCORE3_RTR3_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_RTR3_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE3_RTR3_MSTR_IF_CORE_HBW_BASE 0x1000007FFC75AC00ull
#define DCORE3_RTR3_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE3_RTR3_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE3_RTR3_MSTR_IF_CORE_LBW_BASE 0x1000007FFC75AD80ull
#define DCORE3_RTR3_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE3_RTR3_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE3_RTR3_MSTR_IF_SPECIAL_BASE 0x1000007FFC75AE80ull
#define DCORE3_RTR3_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR3_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR3_ADD_DEC_HBW_BASE 0x1000007FFC75B000ull
#define DCORE3_RTR3_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCORE3_RTR3_ADD_DEC_HBW_SECTION 0x4000

#define mmDCORE3_RTR3_ADD_DEC_LBW_BASE 0x1000007FFC75B400ull
#define DCORE3_RTR3_ADD_DEC_LBW_MAX_OFFSET 0xA600
#define DCORE3_RTR3_ADD_DEC_LBW_SECTION 0xA800

#define mmDCORE3_RTR3_ADD_DEC_SPECIAL_BASE 0x1000007FFC75BE80ull
#define DCORE3_RTR3_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR3_ADD_DEC_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR3_BASE 0x1000007FFC75C000ull
#define DCORE3_RTR3_MAX_OFFSET 0x1000
#define DCORE3_RTR3_SECTION 0x3000

#define mmDCORE3_RTR3_HBW_RD_RQ_LL_STAT_BASE 0x1000007FFC75C300ull
#define DCORE3_RTR3_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR3_HBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR3_HBW_RD_RS_LL_STAT_BASE 0x1000007FFC75C340ull
#define DCORE3_RTR3_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR3_HBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR3_HBW_WR_RQ_LL_STAT_BASE 0x1000007FFC75C380ull
#define DCORE3_RTR3_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR3_HBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR3_HBW_WR_RS_LL_STAT_BASE 0x1000007FFC75C3C0ull
#define DCORE3_RTR3_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR3_HBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR3_LBW_RD_RQ_LL_STAT_BASE 0x1000007FFC75C400ull
#define DCORE3_RTR3_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR3_LBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR3_LBW_RD_RS_LL_STAT_BASE 0x1000007FFC75C440ull
#define DCORE3_RTR3_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR3_LBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR3_LBW_WR_RQ_LL_STAT_BASE 0x1000007FFC75C480ull
#define DCORE3_RTR3_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR3_LBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR3_LBW_WR_RS_LL_STAT_BASE 0x1000007FFC75C4C0ull
#define DCORE3_RTR3_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR3_LBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR3_HBW_MFIFO_BASE 0x1000007FFC75C500ull
#define DCORE3_RTR3_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCORE3_RTR3_HBW_MFIFO_SECTION 0x4000

#define mmDCORE3_RTR3_E2E_RD_LL_STAT_BASE 0x1000007FFC75C540ull
#define DCORE3_RTR3_E2E_RD_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR3_E2E_RD_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR3_E2E_WR_LL_STAT_BASE 0x1000007FFC75C580ull
#define DCORE3_RTR3_E2E_WR_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR3_E2E_WR_LL_STAT_SECTION 0x8000

#define mmDCORE3_RTR3_RTR_HBW_XACT_STAT_BASE 0x1000007FFC75C600ull
#define DCORE3_RTR3_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE3_RTR3_RTR_HBW_XACT_STAT_SECTION 0x8000

#define mmDCORE3_RTR3_RTR_LBW_XACT_STAT_BASE 0x1000007FFC75C680ull
#define DCORE3_RTR3_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE3_RTR3_RTR_LBW_XACT_STAT_SECTION 0x8000

#define mmDCORE3_RTR3_RTR_E2E_XACT_STAT_BASE 0x1000007FFC75C700ull
#define DCORE3_RTR3_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE3_RTR3_RTR_E2E_XACT_STAT_SECTION 0x7800

#define mmDCORE3_RTR3_SPECIAL_BASE 0x1000007FFC75CE80ull
#define DCORE3_RTR3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR3_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR3_DBG_ADDR_BASE 0x1000007FFC75D000ull
#define DCORE3_RTR3_DBG_ADDR_MAX_OFFSET 0x1000
#define DCORE3_RTR3_DBG_ADDR_SECTION 0xE800

#define mmDCORE3_RTR3_DBG_ADDR_SPECIAL_BASE 0x1000007FFC75DE80ull
#define DCORE3_RTR3_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR3_DBG_ADDR_SPECIAL_SECTION 0x2180

#define mmDCORE3_RTR4_CTRL_BASE 0x1000007FFC760000ull
#define DCORE3_RTR4_CTRL_MAX_OFFSET 0x1000
#define DCORE3_RTR4_CTRL_SECTION 0xE800

#define mmDCORE3_RTR4_CTRL_SPECIAL_BASE 0x1000007FFC760E80ull
#define DCORE3_RTR4_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR4_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR4_H3_BASE 0x1000007FFC761000ull
#define DCORE3_RTR4_H3_MAX_OFFSET 0x1000
#define DCORE3_RTR4_H3_SECTION 0xE800

#define mmDCORE3_RTR4_H3_SPECIAL_BASE 0x1000007FFC761E80ull
#define DCORE3_RTR4_H3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR4_H3_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR4_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC762000ull
#define DCORE3_RTR4_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE3_RTR4_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE3_RTR4_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC762200ull
#define DCORE3_RTR4_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE3_RTR4_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE3_RTR4_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC762400ull
#define DCORE3_RTR4_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE3_RTR4_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE3_RTR4_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC762600ull
#define DCORE3_RTR4_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE3_RTR4_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE3_RTR4_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC762800ull
#define DCORE3_RTR4_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE3_RTR4_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE3_RTR4_MSTR_IF_AXUSER_BASE 0x1000007FFC762A80ull
#define DCORE3_RTR4_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_RTR4_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE3_RTR4_MSTR_IF_DBG_HBW_BASE 0x1000007FFC762B00ull
#define DCORE3_RTR4_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_RTR4_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE3_RTR4_MSTR_IF_DBG_LBW_BASE 0x1000007FFC762B80ull
#define DCORE3_RTR4_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_RTR4_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE3_RTR4_MSTR_IF_CORE_HBW_BASE 0x1000007FFC762C00ull
#define DCORE3_RTR4_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE3_RTR4_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE3_RTR4_MSTR_IF_CORE_LBW_BASE 0x1000007FFC762D80ull
#define DCORE3_RTR4_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE3_RTR4_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE3_RTR4_MSTR_IF_SPECIAL_BASE 0x1000007FFC762E80ull
#define DCORE3_RTR4_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR4_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR4_ADD_DEC_HBW_BASE 0x1000007FFC763000ull
#define DCORE3_RTR4_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCORE3_RTR4_ADD_DEC_HBW_SECTION 0x4000

#define mmDCORE3_RTR4_ADD_DEC_LBW_BASE 0x1000007FFC763400ull
#define DCORE3_RTR4_ADD_DEC_LBW_MAX_OFFSET 0xA600
#define DCORE3_RTR4_ADD_DEC_LBW_SECTION 0xA800

#define mmDCORE3_RTR4_ADD_DEC_SPECIAL_BASE 0x1000007FFC763E80ull
#define DCORE3_RTR4_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR4_ADD_DEC_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR4_BASE 0x1000007FFC764000ull
#define DCORE3_RTR4_MAX_OFFSET 0x1000
#define DCORE3_RTR4_SECTION 0x3000

#define mmDCORE3_RTR4_HBW_RD_RQ_LL_STAT_BASE 0x1000007FFC764300ull
#define DCORE3_RTR4_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR4_HBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR4_HBW_RD_RS_LL_STAT_BASE 0x1000007FFC764340ull
#define DCORE3_RTR4_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR4_HBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR4_HBW_WR_RQ_LL_STAT_BASE 0x1000007FFC764380ull
#define DCORE3_RTR4_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR4_HBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR4_HBW_WR_RS_LL_STAT_BASE 0x1000007FFC7643C0ull
#define DCORE3_RTR4_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR4_HBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR4_LBW_RD_RQ_LL_STAT_BASE 0x1000007FFC764400ull
#define DCORE3_RTR4_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR4_LBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR4_LBW_RD_RS_LL_STAT_BASE 0x1000007FFC764440ull
#define DCORE3_RTR4_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR4_LBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR4_LBW_WR_RQ_LL_STAT_BASE 0x1000007FFC764480ull
#define DCORE3_RTR4_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR4_LBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR4_LBW_WR_RS_LL_STAT_BASE 0x1000007FFC7644C0ull
#define DCORE3_RTR4_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR4_LBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR4_HBW_MFIFO_BASE 0x1000007FFC764500ull
#define DCORE3_RTR4_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCORE3_RTR4_HBW_MFIFO_SECTION 0x4000

#define mmDCORE3_RTR4_E2E_RD_LL_STAT_BASE 0x1000007FFC764540ull
#define DCORE3_RTR4_E2E_RD_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR4_E2E_RD_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR4_E2E_WR_LL_STAT_BASE 0x1000007FFC764580ull
#define DCORE3_RTR4_E2E_WR_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR4_E2E_WR_LL_STAT_SECTION 0x8000

#define mmDCORE3_RTR4_RTR_HBW_XACT_STAT_BASE 0x1000007FFC764600ull
#define DCORE3_RTR4_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE3_RTR4_RTR_HBW_XACT_STAT_SECTION 0x8000

#define mmDCORE3_RTR4_RTR_LBW_XACT_STAT_BASE 0x1000007FFC764680ull
#define DCORE3_RTR4_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE3_RTR4_RTR_LBW_XACT_STAT_SECTION 0x8000

#define mmDCORE3_RTR4_RTR_E2E_XACT_STAT_BASE 0x1000007FFC764700ull
#define DCORE3_RTR4_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE3_RTR4_RTR_E2E_XACT_STAT_SECTION 0x7800

#define mmDCORE3_RTR4_SPECIAL_BASE 0x1000007FFC764E80ull
#define DCORE3_RTR4_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR4_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR4_DBG_ADDR_BASE 0x1000007FFC765000ull
#define DCORE3_RTR4_DBG_ADDR_MAX_OFFSET 0x1000
#define DCORE3_RTR4_DBG_ADDR_SECTION 0xE800

#define mmDCORE3_RTR4_DBG_ADDR_SPECIAL_BASE 0x1000007FFC765E80ull
#define DCORE3_RTR4_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR4_DBG_ADDR_SPECIAL_SECTION 0x2180

#define mmDCORE3_RTR5_CTRL_BASE 0x1000007FFC768000ull
#define DCORE3_RTR5_CTRL_MAX_OFFSET 0x1000
#define DCORE3_RTR5_CTRL_SECTION 0xE800

#define mmDCORE3_RTR5_CTRL_SPECIAL_BASE 0x1000007FFC768E80ull
#define DCORE3_RTR5_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR5_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR5_H3_BASE 0x1000007FFC769000ull
#define DCORE3_RTR5_H3_MAX_OFFSET 0x1000
#define DCORE3_RTR5_H3_SECTION 0xE800

#define mmDCORE3_RTR5_H3_SPECIAL_BASE 0x1000007FFC769E80ull
#define DCORE3_RTR5_H3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR5_H3_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR5_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC76A000ull
#define DCORE3_RTR5_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE3_RTR5_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE3_RTR5_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC76A200ull
#define DCORE3_RTR5_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE3_RTR5_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE3_RTR5_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC76A400ull
#define DCORE3_RTR5_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE3_RTR5_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE3_RTR5_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC76A600ull
#define DCORE3_RTR5_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE3_RTR5_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE3_RTR5_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC76A800ull
#define DCORE3_RTR5_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE3_RTR5_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE3_RTR5_MSTR_IF_AXUSER_BASE 0x1000007FFC76AA80ull
#define DCORE3_RTR5_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_RTR5_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE3_RTR5_MSTR_IF_DBG_HBW_BASE 0x1000007FFC76AB00ull
#define DCORE3_RTR5_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_RTR5_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE3_RTR5_MSTR_IF_DBG_LBW_BASE 0x1000007FFC76AB80ull
#define DCORE3_RTR5_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_RTR5_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE3_RTR5_MSTR_IF_CORE_HBW_BASE 0x1000007FFC76AC00ull
#define DCORE3_RTR5_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE3_RTR5_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE3_RTR5_MSTR_IF_CORE_LBW_BASE 0x1000007FFC76AD80ull
#define DCORE3_RTR5_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE3_RTR5_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE3_RTR5_MSTR_IF_SPECIAL_BASE 0x1000007FFC76AE80ull
#define DCORE3_RTR5_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR5_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR5_ADD_DEC_HBW_BASE 0x1000007FFC76B000ull
#define DCORE3_RTR5_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCORE3_RTR5_ADD_DEC_HBW_SECTION 0x4000

#define mmDCORE3_RTR5_ADD_DEC_LBW_BASE 0x1000007FFC76B400ull
#define DCORE3_RTR5_ADD_DEC_LBW_MAX_OFFSET 0xA600
#define DCORE3_RTR5_ADD_DEC_LBW_SECTION 0xA800

#define mmDCORE3_RTR5_ADD_DEC_SPECIAL_BASE 0x1000007FFC76BE80ull
#define DCORE3_RTR5_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR5_ADD_DEC_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR5_BASE 0x1000007FFC76C000ull
#define DCORE3_RTR5_MAX_OFFSET 0x1000
#define DCORE3_RTR5_SECTION 0x3000

#define mmDCORE3_RTR5_HBW_RD_RQ_LL_STAT_BASE 0x1000007FFC76C300ull
#define DCORE3_RTR5_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR5_HBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR5_HBW_RD_RS_LL_STAT_BASE 0x1000007FFC76C340ull
#define DCORE3_RTR5_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR5_HBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR5_HBW_WR_RQ_LL_STAT_BASE 0x1000007FFC76C380ull
#define DCORE3_RTR5_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR5_HBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR5_HBW_WR_RS_LL_STAT_BASE 0x1000007FFC76C3C0ull
#define DCORE3_RTR5_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR5_HBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR5_LBW_RD_RQ_LL_STAT_BASE 0x1000007FFC76C400ull
#define DCORE3_RTR5_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR5_LBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR5_LBW_RD_RS_LL_STAT_BASE 0x1000007FFC76C440ull
#define DCORE3_RTR5_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR5_LBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR5_LBW_WR_RQ_LL_STAT_BASE 0x1000007FFC76C480ull
#define DCORE3_RTR5_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR5_LBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR5_LBW_WR_RS_LL_STAT_BASE 0x1000007FFC76C4C0ull
#define DCORE3_RTR5_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR5_LBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR5_HBW_MFIFO_BASE 0x1000007FFC76C500ull
#define DCORE3_RTR5_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCORE3_RTR5_HBW_MFIFO_SECTION 0x4000

#define mmDCORE3_RTR5_E2E_RD_LL_STAT_BASE 0x1000007FFC76C540ull
#define DCORE3_RTR5_E2E_RD_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR5_E2E_RD_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR5_E2E_WR_LL_STAT_BASE 0x1000007FFC76C580ull
#define DCORE3_RTR5_E2E_WR_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR5_E2E_WR_LL_STAT_SECTION 0x8000

#define mmDCORE3_RTR5_RTR_HBW_XACT_STAT_BASE 0x1000007FFC76C600ull
#define DCORE3_RTR5_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE3_RTR5_RTR_HBW_XACT_STAT_SECTION 0x8000

#define mmDCORE3_RTR5_RTR_LBW_XACT_STAT_BASE 0x1000007FFC76C680ull
#define DCORE3_RTR5_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE3_RTR5_RTR_LBW_XACT_STAT_SECTION 0x8000

#define mmDCORE3_RTR5_RTR_E2E_XACT_STAT_BASE 0x1000007FFC76C700ull
#define DCORE3_RTR5_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE3_RTR5_RTR_E2E_XACT_STAT_SECTION 0x7800

#define mmDCORE3_RTR5_SPECIAL_BASE 0x1000007FFC76CE80ull
#define DCORE3_RTR5_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR5_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR5_DBG_ADDR_BASE 0x1000007FFC76D000ull
#define DCORE3_RTR5_DBG_ADDR_MAX_OFFSET 0x1000
#define DCORE3_RTR5_DBG_ADDR_SECTION 0xE800

#define mmDCORE3_RTR5_DBG_ADDR_SPECIAL_BASE 0x1000007FFC76DE80ull
#define DCORE3_RTR5_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR5_DBG_ADDR_SPECIAL_SECTION 0x2180

#define mmDCORE3_RTR6_CTRL_BASE 0x1000007FFC770000ull
#define DCORE3_RTR6_CTRL_MAX_OFFSET 0x1000
#define DCORE3_RTR6_CTRL_SECTION 0xE800

#define mmDCORE3_RTR6_CTRL_SPECIAL_BASE 0x1000007FFC770E80ull
#define DCORE3_RTR6_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR6_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR6_H3_BASE 0x1000007FFC771000ull
#define DCORE3_RTR6_H3_MAX_OFFSET 0x1000
#define DCORE3_RTR6_H3_SECTION 0xE800

#define mmDCORE3_RTR6_H3_SPECIAL_BASE 0x1000007FFC771E80ull
#define DCORE3_RTR6_H3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR6_H3_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR6_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC772000ull
#define DCORE3_RTR6_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE3_RTR6_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE3_RTR6_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC772200ull
#define DCORE3_RTR6_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE3_RTR6_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE3_RTR6_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC772400ull
#define DCORE3_RTR6_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE3_RTR6_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE3_RTR6_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC772600ull
#define DCORE3_RTR6_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE3_RTR6_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE3_RTR6_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC772800ull
#define DCORE3_RTR6_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE3_RTR6_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE3_RTR6_MSTR_IF_AXUSER_BASE 0x1000007FFC772A80ull
#define DCORE3_RTR6_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_RTR6_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE3_RTR6_MSTR_IF_DBG_HBW_BASE 0x1000007FFC772B00ull
#define DCORE3_RTR6_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_RTR6_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE3_RTR6_MSTR_IF_DBG_LBW_BASE 0x1000007FFC772B80ull
#define DCORE3_RTR6_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_RTR6_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE3_RTR6_MSTR_IF_CORE_HBW_BASE 0x1000007FFC772C00ull
#define DCORE3_RTR6_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE3_RTR6_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE3_RTR6_MSTR_IF_CORE_LBW_BASE 0x1000007FFC772D80ull
#define DCORE3_RTR6_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE3_RTR6_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE3_RTR6_MSTR_IF_SPECIAL_BASE 0x1000007FFC772E80ull
#define DCORE3_RTR6_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR6_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR6_ADD_DEC_HBW_BASE 0x1000007FFC773000ull
#define DCORE3_RTR6_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCORE3_RTR6_ADD_DEC_HBW_SECTION 0x4000

#define mmDCORE3_RTR6_ADD_DEC_LBW_BASE 0x1000007FFC773400ull
#define DCORE3_RTR6_ADD_DEC_LBW_MAX_OFFSET 0xA600
#define DCORE3_RTR6_ADD_DEC_LBW_SECTION 0xA800

#define mmDCORE3_RTR6_ADD_DEC_SPECIAL_BASE 0x1000007FFC773E80ull
#define DCORE3_RTR6_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR6_ADD_DEC_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR6_BASE 0x1000007FFC774000ull
#define DCORE3_RTR6_MAX_OFFSET 0x1000
#define DCORE3_RTR6_SECTION 0x3000

#define mmDCORE3_RTR6_HBW_RD_RQ_LL_STAT_BASE 0x1000007FFC774300ull
#define DCORE3_RTR6_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR6_HBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR6_HBW_RD_RS_LL_STAT_BASE 0x1000007FFC774340ull
#define DCORE3_RTR6_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR6_HBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR6_HBW_WR_RQ_LL_STAT_BASE 0x1000007FFC774380ull
#define DCORE3_RTR6_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR6_HBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR6_HBW_WR_RS_LL_STAT_BASE 0x1000007FFC7743C0ull
#define DCORE3_RTR6_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR6_HBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR6_LBW_RD_RQ_LL_STAT_BASE 0x1000007FFC774400ull
#define DCORE3_RTR6_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR6_LBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR6_LBW_RD_RS_LL_STAT_BASE 0x1000007FFC774440ull
#define DCORE3_RTR6_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR6_LBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR6_LBW_WR_RQ_LL_STAT_BASE 0x1000007FFC774480ull
#define DCORE3_RTR6_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR6_LBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR6_LBW_WR_RS_LL_STAT_BASE 0x1000007FFC7744C0ull
#define DCORE3_RTR6_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR6_LBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR6_HBW_MFIFO_BASE 0x1000007FFC774500ull
#define DCORE3_RTR6_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCORE3_RTR6_HBW_MFIFO_SECTION 0x4000

#define mmDCORE3_RTR6_E2E_RD_LL_STAT_BASE 0x1000007FFC774540ull
#define DCORE3_RTR6_E2E_RD_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR6_E2E_RD_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR6_E2E_WR_LL_STAT_BASE 0x1000007FFC774580ull
#define DCORE3_RTR6_E2E_WR_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR6_E2E_WR_LL_STAT_SECTION 0x8000

#define mmDCORE3_RTR6_RTR_HBW_XACT_STAT_BASE 0x1000007FFC774600ull
#define DCORE3_RTR6_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE3_RTR6_RTR_HBW_XACT_STAT_SECTION 0x8000

#define mmDCORE3_RTR6_RTR_LBW_XACT_STAT_BASE 0x1000007FFC774680ull
#define DCORE3_RTR6_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE3_RTR6_RTR_LBW_XACT_STAT_SECTION 0x8000

#define mmDCORE3_RTR6_RTR_E2E_XACT_STAT_BASE 0x1000007FFC774700ull
#define DCORE3_RTR6_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE3_RTR6_RTR_E2E_XACT_STAT_SECTION 0x7800

#define mmDCORE3_RTR6_SPECIAL_BASE 0x1000007FFC774E80ull
#define DCORE3_RTR6_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR6_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR6_DBG_ADDR_BASE 0x1000007FFC775000ull
#define DCORE3_RTR6_DBG_ADDR_MAX_OFFSET 0x1000
#define DCORE3_RTR6_DBG_ADDR_SECTION 0xE800

#define mmDCORE3_RTR6_DBG_ADDR_SPECIAL_BASE 0x1000007FFC775E80ull
#define DCORE3_RTR6_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR6_DBG_ADDR_SPECIAL_SECTION 0x2180

#define mmDCORE3_RTR7_CTRL_BASE 0x1000007FFC778000ull
#define DCORE3_RTR7_CTRL_MAX_OFFSET 0x1000
#define DCORE3_RTR7_CTRL_SECTION 0xE800

#define mmDCORE3_RTR7_CTRL_SPECIAL_BASE 0x1000007FFC778E80ull
#define DCORE3_RTR7_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR7_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR7_H3_BASE 0x1000007FFC779000ull
#define DCORE3_RTR7_H3_MAX_OFFSET 0x1000
#define DCORE3_RTR7_H3_SECTION 0xE800

#define mmDCORE3_RTR7_H3_SPECIAL_BASE 0x1000007FFC779E80ull
#define DCORE3_RTR7_H3_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR7_H3_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR7_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC77A000ull
#define DCORE3_RTR7_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE3_RTR7_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE3_RTR7_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC77A200ull
#define DCORE3_RTR7_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE3_RTR7_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE3_RTR7_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC77A400ull
#define DCORE3_RTR7_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE3_RTR7_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE3_RTR7_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC77A600ull
#define DCORE3_RTR7_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE3_RTR7_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE3_RTR7_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC77A800ull
#define DCORE3_RTR7_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE3_RTR7_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE3_RTR7_MSTR_IF_AXUSER_BASE 0x1000007FFC77AA80ull
#define DCORE3_RTR7_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_RTR7_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE3_RTR7_MSTR_IF_DBG_HBW_BASE 0x1000007FFC77AB00ull
#define DCORE3_RTR7_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_RTR7_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE3_RTR7_MSTR_IF_DBG_LBW_BASE 0x1000007FFC77AB80ull
#define DCORE3_RTR7_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_RTR7_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE3_RTR7_MSTR_IF_CORE_HBW_BASE 0x1000007FFC77AC00ull
#define DCORE3_RTR7_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE3_RTR7_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE3_RTR7_MSTR_IF_CORE_LBW_BASE 0x1000007FFC77AD80ull
#define DCORE3_RTR7_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE3_RTR7_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE3_RTR7_MSTR_IF_SPECIAL_BASE 0x1000007FFC77AE80ull
#define DCORE3_RTR7_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR7_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR7_ADD_DEC_HBW_BASE 0x1000007FFC77B000ull
#define DCORE3_RTR7_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCORE3_RTR7_ADD_DEC_HBW_SECTION 0x4000

#define mmDCORE3_RTR7_ADD_DEC_LBW_BASE 0x1000007FFC77B400ull
#define DCORE3_RTR7_ADD_DEC_LBW_MAX_OFFSET 0xA600
#define DCORE3_RTR7_ADD_DEC_LBW_SECTION 0xA800

#define mmDCORE3_RTR7_ADD_DEC_SPECIAL_BASE 0x1000007FFC77BE80ull
#define DCORE3_RTR7_ADD_DEC_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR7_ADD_DEC_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR7_BASE 0x1000007FFC77C000ull
#define DCORE3_RTR7_MAX_OFFSET 0x1000
#define DCORE3_RTR7_SECTION 0x3000

#define mmDCORE3_RTR7_HBW_RD_RQ_LL_STAT_BASE 0x1000007FFC77C300ull
#define DCORE3_RTR7_HBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR7_HBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR7_HBW_RD_RS_LL_STAT_BASE 0x1000007FFC77C340ull
#define DCORE3_RTR7_HBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR7_HBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR7_HBW_WR_RQ_LL_STAT_BASE 0x1000007FFC77C380ull
#define DCORE3_RTR7_HBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR7_HBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR7_HBW_WR_RS_LL_STAT_BASE 0x1000007FFC77C3C0ull
#define DCORE3_RTR7_HBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR7_HBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR7_LBW_RD_RQ_LL_STAT_BASE 0x1000007FFC77C400ull
#define DCORE3_RTR7_LBW_RD_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR7_LBW_RD_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR7_LBW_RD_RS_LL_STAT_BASE 0x1000007FFC77C440ull
#define DCORE3_RTR7_LBW_RD_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR7_LBW_RD_RS_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR7_LBW_WR_RQ_LL_STAT_BASE 0x1000007FFC77C480ull
#define DCORE3_RTR7_LBW_WR_RQ_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR7_LBW_WR_RQ_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR7_LBW_WR_RS_LL_STAT_BASE 0x1000007FFC77C4C0ull
#define DCORE3_RTR7_LBW_WR_RS_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR7_LBW_WR_RS_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR7_HBW_MFIFO_BASE 0x1000007FFC77C500ull
#define DCORE3_RTR7_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCORE3_RTR7_HBW_MFIFO_SECTION 0x4000

#define mmDCORE3_RTR7_E2E_RD_LL_STAT_BASE 0x1000007FFC77C540ull
#define DCORE3_RTR7_E2E_RD_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR7_E2E_RD_LL_STAT_SECTION 0x4000

#define mmDCORE3_RTR7_E2E_WR_LL_STAT_BASE 0x1000007FFC77C580ull
#define DCORE3_RTR7_E2E_WR_LL_STAT_MAX_OFFSET 0x3000
#define DCORE3_RTR7_E2E_WR_LL_STAT_SECTION 0x8000

#define mmDCORE3_RTR7_RTR_HBW_XACT_STAT_BASE 0x1000007FFC77C600ull
#define DCORE3_RTR7_RTR_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE3_RTR7_RTR_HBW_XACT_STAT_SECTION 0x8000

#define mmDCORE3_RTR7_RTR_LBW_XACT_STAT_BASE 0x1000007FFC77C680ull
#define DCORE3_RTR7_RTR_LBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE3_RTR7_RTR_LBW_XACT_STAT_SECTION 0x8000

#define mmDCORE3_RTR7_RTR_E2E_XACT_STAT_BASE 0x1000007FFC77C700ull
#define DCORE3_RTR7_RTR_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCORE3_RTR7_RTR_E2E_XACT_STAT_SECTION 0x7800

#define mmDCORE3_RTR7_SPECIAL_BASE 0x1000007FFC77CE80ull
#define DCORE3_RTR7_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR7_SPECIAL_SECTION 0x1800

#define mmDCORE3_RTR7_DBG_ADDR_BASE 0x1000007FFC77D000ull
#define DCORE3_RTR7_DBG_ADDR_MAX_OFFSET 0x1000
#define DCORE3_RTR7_DBG_ADDR_SECTION 0xE800

#define mmDCORE3_RTR7_DBG_ADDR_SPECIAL_BASE 0x1000007FFC77DE80ull
#define DCORE3_RTR7_DBG_ADDR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_RTR7_DBG_ADDR_SPECIAL_SECTION 0x2180

#define mmDCORE3_SRAM0_BANK_BASE 0x1000007FFC780000ull
#define DCORE3_SRAM0_BANK_MAX_OFFSET 0x1000
#define DCORE3_SRAM0_BANK_SECTION 0xE800

#define mmDCORE3_SRAM0_BANK_SPECIAL_BASE 0x1000007FFC780E80ull
#define DCORE3_SRAM0_BANK_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_SRAM0_BANK_SPECIAL_SECTION 0x1800

#define mmDCORE3_SRAM0_RTR_BASE 0x1000007FFC781000ull
#define DCORE3_SRAM0_RTR_MAX_OFFSET 0x1000
#define DCORE3_SRAM0_RTR_SECTION 0xE800

#define mmDCORE3_SRAM0_RTR_SPECIAL_BASE 0x1000007FFC781E80ull
#define DCORE3_SRAM0_RTR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_SRAM0_RTR_SPECIAL_SECTION 0x1800

#define mmDCORE3_SRAM0_DBG_CNT_N_HBW_DBG_CNT_BASE 0x1000007FFC782000ull
#define DCORE3_SRAM0_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM0_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM0_DBG_CNT_S_HBW_DBG_CNT_BASE 0x1000007FFC782100ull
#define DCORE3_SRAM0_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM0_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM0_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x1000007FFC782200ull
#define DCORE3_SRAM0_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM0_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM0_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x1000007FFC782300ull
#define DCORE3_SRAM0_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM0_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM0_DBG_CNT_N_LBW_DBG_CNT_BASE 0x1000007FFC782400ull
#define DCORE3_SRAM0_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM0_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM0_DBG_CNT_S_LBW_DBG_CNT_BASE 0x1000007FFC782500ull
#define DCORE3_SRAM0_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM0_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM0_DBG_CNT_L_LBW_DBG_CNT_BASE 0x1000007FFC782600ull
#define DCORE3_SRAM0_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM0_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM0_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC782700ull
#define DCORE3_SRAM0_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM0_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM0_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC782780ull
#define DCORE3_SRAM0_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM0_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM0_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC782800ull
#define DCORE3_SRAM0_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM0_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM0_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC782880ull
#define DCORE3_SRAM0_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM0_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM0_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC782900ull
#define DCORE3_SRAM0_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM0_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM0_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC782980ull
#define DCORE3_SRAM0_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM0_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM0_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC782A00ull
#define DCORE3_SRAM0_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM0_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM0_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC782A80ull
#define DCORE3_SRAM0_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM0_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000

#define mmDCORE3_SRAM0_DBG_CNT_SPECIAL_BASE 0x1000007FFC782E80ull
#define DCORE3_SRAM0_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_SRAM0_DBG_CNT_SPECIAL_SECTION 0x5180

#define mmDCORE3_SRAM1_BANK_BASE 0x1000007FFC788000ull
#define DCORE3_SRAM1_BANK_MAX_OFFSET 0x1000
#define DCORE3_SRAM1_BANK_SECTION 0xE800

#define mmDCORE3_SRAM1_BANK_SPECIAL_BASE 0x1000007FFC788E80ull
#define DCORE3_SRAM1_BANK_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_SRAM1_BANK_SPECIAL_SECTION 0x1800

#define mmDCORE3_SRAM1_RTR_BASE 0x1000007FFC789000ull
#define DCORE3_SRAM1_RTR_MAX_OFFSET 0x1000
#define DCORE3_SRAM1_RTR_SECTION 0xE800

#define mmDCORE3_SRAM1_RTR_SPECIAL_BASE 0x1000007FFC789E80ull
#define DCORE3_SRAM1_RTR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_SRAM1_RTR_SPECIAL_SECTION 0x1800

#define mmDCORE3_SRAM1_DBG_CNT_N_HBW_DBG_CNT_BASE 0x1000007FFC78A000ull
#define DCORE3_SRAM1_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM1_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM1_DBG_CNT_S_HBW_DBG_CNT_BASE 0x1000007FFC78A100ull
#define DCORE3_SRAM1_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM1_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM1_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x1000007FFC78A200ull
#define DCORE3_SRAM1_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM1_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM1_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x1000007FFC78A300ull
#define DCORE3_SRAM1_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM1_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM1_DBG_CNT_N_LBW_DBG_CNT_BASE 0x1000007FFC78A400ull
#define DCORE3_SRAM1_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM1_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM1_DBG_CNT_S_LBW_DBG_CNT_BASE 0x1000007FFC78A500ull
#define DCORE3_SRAM1_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM1_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM1_DBG_CNT_L_LBW_DBG_CNT_BASE 0x1000007FFC78A600ull
#define DCORE3_SRAM1_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM1_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM1_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC78A700ull
#define DCORE3_SRAM1_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM1_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM1_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC78A780ull
#define DCORE3_SRAM1_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM1_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM1_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC78A800ull
#define DCORE3_SRAM1_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM1_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM1_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC78A880ull
#define DCORE3_SRAM1_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM1_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM1_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC78A900ull
#define DCORE3_SRAM1_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM1_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM1_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC78A980ull
#define DCORE3_SRAM1_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM1_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM1_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC78AA00ull
#define DCORE3_SRAM1_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM1_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM1_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC78AA80ull
#define DCORE3_SRAM1_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM1_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000

#define mmDCORE3_SRAM1_DBG_CNT_SPECIAL_BASE 0x1000007FFC78AE80ull
#define DCORE3_SRAM1_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_SRAM1_DBG_CNT_SPECIAL_SECTION 0x5180

#define mmDCORE3_SRAM2_BANK_BASE 0x1000007FFC790000ull
#define DCORE3_SRAM2_BANK_MAX_OFFSET 0x1000
#define DCORE3_SRAM2_BANK_SECTION 0xE800

#define mmDCORE3_SRAM2_BANK_SPECIAL_BASE 0x1000007FFC790E80ull
#define DCORE3_SRAM2_BANK_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_SRAM2_BANK_SPECIAL_SECTION 0x1800

#define mmDCORE3_SRAM2_RTR_BASE 0x1000007FFC791000ull
#define DCORE3_SRAM2_RTR_MAX_OFFSET 0x1000
#define DCORE3_SRAM2_RTR_SECTION 0xE800

#define mmDCORE3_SRAM2_RTR_SPECIAL_BASE 0x1000007FFC791E80ull
#define DCORE3_SRAM2_RTR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_SRAM2_RTR_SPECIAL_SECTION 0x1800

#define mmDCORE3_SRAM2_DBG_CNT_N_HBW_DBG_CNT_BASE 0x1000007FFC792000ull
#define DCORE3_SRAM2_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM2_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM2_DBG_CNT_S_HBW_DBG_CNT_BASE 0x1000007FFC792100ull
#define DCORE3_SRAM2_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM2_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM2_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x1000007FFC792200ull
#define DCORE3_SRAM2_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM2_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM2_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x1000007FFC792300ull
#define DCORE3_SRAM2_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM2_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM2_DBG_CNT_N_LBW_DBG_CNT_BASE 0x1000007FFC792400ull
#define DCORE3_SRAM2_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM2_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM2_DBG_CNT_S_LBW_DBG_CNT_BASE 0x1000007FFC792500ull
#define DCORE3_SRAM2_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM2_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM2_DBG_CNT_L_LBW_DBG_CNT_BASE 0x1000007FFC792600ull
#define DCORE3_SRAM2_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM2_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM2_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC792700ull
#define DCORE3_SRAM2_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM2_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM2_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC792780ull
#define DCORE3_SRAM2_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM2_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM2_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC792800ull
#define DCORE3_SRAM2_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM2_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM2_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC792880ull
#define DCORE3_SRAM2_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM2_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM2_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC792900ull
#define DCORE3_SRAM2_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM2_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM2_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC792980ull
#define DCORE3_SRAM2_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM2_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM2_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC792A00ull
#define DCORE3_SRAM2_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM2_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM2_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC792A80ull
#define DCORE3_SRAM2_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM2_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000

#define mmDCORE3_SRAM2_DBG_CNT_SPECIAL_BASE 0x1000007FFC792E80ull
#define DCORE3_SRAM2_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_SRAM2_DBG_CNT_SPECIAL_SECTION 0x5180

#define mmDCORE3_SRAM3_BANK_BASE 0x1000007FFC798000ull
#define DCORE3_SRAM3_BANK_MAX_OFFSET 0x1000
#define DCORE3_SRAM3_BANK_SECTION 0xE800

#define mmDCORE3_SRAM3_BANK_SPECIAL_BASE 0x1000007FFC798E80ull
#define DCORE3_SRAM3_BANK_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_SRAM3_BANK_SPECIAL_SECTION 0x1800

#define mmDCORE3_SRAM3_RTR_BASE 0x1000007FFC799000ull
#define DCORE3_SRAM3_RTR_MAX_OFFSET 0x1000
#define DCORE3_SRAM3_RTR_SECTION 0xE800

#define mmDCORE3_SRAM3_RTR_SPECIAL_BASE 0x1000007FFC799E80ull
#define DCORE3_SRAM3_RTR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_SRAM3_RTR_SPECIAL_SECTION 0x1800

#define mmDCORE3_SRAM3_DBG_CNT_N_HBW_DBG_CNT_BASE 0x1000007FFC79A000ull
#define DCORE3_SRAM3_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM3_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM3_DBG_CNT_S_HBW_DBG_CNT_BASE 0x1000007FFC79A100ull
#define DCORE3_SRAM3_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM3_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM3_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x1000007FFC79A200ull
#define DCORE3_SRAM3_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM3_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM3_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x1000007FFC79A300ull
#define DCORE3_SRAM3_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM3_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM3_DBG_CNT_N_LBW_DBG_CNT_BASE 0x1000007FFC79A400ull
#define DCORE3_SRAM3_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM3_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM3_DBG_CNT_S_LBW_DBG_CNT_BASE 0x1000007FFC79A500ull
#define DCORE3_SRAM3_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM3_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM3_DBG_CNT_L_LBW_DBG_CNT_BASE 0x1000007FFC79A600ull
#define DCORE3_SRAM3_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM3_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM3_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC79A700ull
#define DCORE3_SRAM3_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM3_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM3_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC79A780ull
#define DCORE3_SRAM3_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM3_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM3_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC79A800ull
#define DCORE3_SRAM3_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM3_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM3_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC79A880ull
#define DCORE3_SRAM3_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM3_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM3_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC79A900ull
#define DCORE3_SRAM3_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM3_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM3_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC79A980ull
#define DCORE3_SRAM3_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM3_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM3_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC79AA00ull
#define DCORE3_SRAM3_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM3_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM3_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC79AA80ull
#define DCORE3_SRAM3_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM3_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000

#define mmDCORE3_SRAM3_DBG_CNT_SPECIAL_BASE 0x1000007FFC79AE80ull
#define DCORE3_SRAM3_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_SRAM3_DBG_CNT_SPECIAL_SECTION 0x5180

#define mmDCORE3_SRAM4_BANK_BASE 0x1000007FFC7A0000ull
#define DCORE3_SRAM4_BANK_MAX_OFFSET 0x1000
#define DCORE3_SRAM4_BANK_SECTION 0xE800

#define mmDCORE3_SRAM4_BANK_SPECIAL_BASE 0x1000007FFC7A0E80ull
#define DCORE3_SRAM4_BANK_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_SRAM4_BANK_SPECIAL_SECTION 0x1800

#define mmDCORE3_SRAM4_RTR_BASE 0x1000007FFC7A1000ull
#define DCORE3_SRAM4_RTR_MAX_OFFSET 0x1000
#define DCORE3_SRAM4_RTR_SECTION 0xE800

#define mmDCORE3_SRAM4_RTR_SPECIAL_BASE 0x1000007FFC7A1E80ull
#define DCORE3_SRAM4_RTR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_SRAM4_RTR_SPECIAL_SECTION 0x1800

#define mmDCORE3_SRAM4_DBG_CNT_N_HBW_DBG_CNT_BASE 0x1000007FFC7A2000ull
#define DCORE3_SRAM4_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM4_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM4_DBG_CNT_S_HBW_DBG_CNT_BASE 0x1000007FFC7A2100ull
#define DCORE3_SRAM4_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM4_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM4_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x1000007FFC7A2200ull
#define DCORE3_SRAM4_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM4_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM4_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x1000007FFC7A2300ull
#define DCORE3_SRAM4_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM4_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM4_DBG_CNT_N_LBW_DBG_CNT_BASE 0x1000007FFC7A2400ull
#define DCORE3_SRAM4_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM4_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM4_DBG_CNT_S_LBW_DBG_CNT_BASE 0x1000007FFC7A2500ull
#define DCORE3_SRAM4_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM4_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM4_DBG_CNT_L_LBW_DBG_CNT_BASE 0x1000007FFC7A2600ull
#define DCORE3_SRAM4_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM4_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM4_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC7A2700ull
#define DCORE3_SRAM4_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM4_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM4_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC7A2780ull
#define DCORE3_SRAM4_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM4_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM4_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC7A2800ull
#define DCORE3_SRAM4_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM4_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM4_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC7A2880ull
#define DCORE3_SRAM4_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM4_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM4_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC7A2900ull
#define DCORE3_SRAM4_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM4_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM4_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC7A2980ull
#define DCORE3_SRAM4_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM4_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM4_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC7A2A00ull
#define DCORE3_SRAM4_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM4_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM4_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC7A2A80ull
#define DCORE3_SRAM4_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM4_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000

#define mmDCORE3_SRAM4_DBG_CNT_SPECIAL_BASE 0x1000007FFC7A2E80ull
#define DCORE3_SRAM4_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_SRAM4_DBG_CNT_SPECIAL_SECTION 0x5180

#define mmDCORE3_SRAM5_BANK_BASE 0x1000007FFC7A8000ull
#define DCORE3_SRAM5_BANK_MAX_OFFSET 0x1000
#define DCORE3_SRAM5_BANK_SECTION 0xE800

#define mmDCORE3_SRAM5_BANK_SPECIAL_BASE 0x1000007FFC7A8E80ull
#define DCORE3_SRAM5_BANK_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_SRAM5_BANK_SPECIAL_SECTION 0x1800

#define mmDCORE3_SRAM5_RTR_BASE 0x1000007FFC7A9000ull
#define DCORE3_SRAM5_RTR_MAX_OFFSET 0x1000
#define DCORE3_SRAM5_RTR_SECTION 0xE800

#define mmDCORE3_SRAM5_RTR_SPECIAL_BASE 0x1000007FFC7A9E80ull
#define DCORE3_SRAM5_RTR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_SRAM5_RTR_SPECIAL_SECTION 0x1800

#define mmDCORE3_SRAM5_DBG_CNT_N_HBW_DBG_CNT_BASE 0x1000007FFC7AA000ull
#define DCORE3_SRAM5_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM5_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM5_DBG_CNT_S_HBW_DBG_CNT_BASE 0x1000007FFC7AA100ull
#define DCORE3_SRAM5_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM5_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM5_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x1000007FFC7AA200ull
#define DCORE3_SRAM5_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM5_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM5_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x1000007FFC7AA300ull
#define DCORE3_SRAM5_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM5_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM5_DBG_CNT_N_LBW_DBG_CNT_BASE 0x1000007FFC7AA400ull
#define DCORE3_SRAM5_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM5_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM5_DBG_CNT_S_LBW_DBG_CNT_BASE 0x1000007FFC7AA500ull
#define DCORE3_SRAM5_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM5_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM5_DBG_CNT_L_LBW_DBG_CNT_BASE 0x1000007FFC7AA600ull
#define DCORE3_SRAM5_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM5_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM5_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC7AA700ull
#define DCORE3_SRAM5_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM5_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM5_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC7AA780ull
#define DCORE3_SRAM5_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM5_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM5_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC7AA800ull
#define DCORE3_SRAM5_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM5_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM5_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC7AA880ull
#define DCORE3_SRAM5_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM5_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM5_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC7AA900ull
#define DCORE3_SRAM5_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM5_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM5_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC7AA980ull
#define DCORE3_SRAM5_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM5_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM5_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC7AAA00ull
#define DCORE3_SRAM5_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM5_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM5_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC7AAA80ull
#define DCORE3_SRAM5_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM5_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000

#define mmDCORE3_SRAM5_DBG_CNT_SPECIAL_BASE 0x1000007FFC7AAE80ull
#define DCORE3_SRAM5_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_SRAM5_DBG_CNT_SPECIAL_SECTION 0x5180

#define mmDCORE3_SRAM6_BANK_BASE 0x1000007FFC7B0000ull
#define DCORE3_SRAM6_BANK_MAX_OFFSET 0x1000
#define DCORE3_SRAM6_BANK_SECTION 0xE800

#define mmDCORE3_SRAM6_BANK_SPECIAL_BASE 0x1000007FFC7B0E80ull
#define DCORE3_SRAM6_BANK_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_SRAM6_BANK_SPECIAL_SECTION 0x1800

#define mmDCORE3_SRAM6_RTR_BASE 0x1000007FFC7B1000ull
#define DCORE3_SRAM6_RTR_MAX_OFFSET 0x1000
#define DCORE3_SRAM6_RTR_SECTION 0xE800

#define mmDCORE3_SRAM6_RTR_SPECIAL_BASE 0x1000007FFC7B1E80ull
#define DCORE3_SRAM6_RTR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_SRAM6_RTR_SPECIAL_SECTION 0x1800

#define mmDCORE3_SRAM6_DBG_CNT_N_HBW_DBG_CNT_BASE 0x1000007FFC7B2000ull
#define DCORE3_SRAM6_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM6_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM6_DBG_CNT_S_HBW_DBG_CNT_BASE 0x1000007FFC7B2100ull
#define DCORE3_SRAM6_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM6_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM6_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x1000007FFC7B2200ull
#define DCORE3_SRAM6_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM6_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM6_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x1000007FFC7B2300ull
#define DCORE3_SRAM6_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM6_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM6_DBG_CNT_N_LBW_DBG_CNT_BASE 0x1000007FFC7B2400ull
#define DCORE3_SRAM6_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM6_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM6_DBG_CNT_S_LBW_DBG_CNT_BASE 0x1000007FFC7B2500ull
#define DCORE3_SRAM6_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM6_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM6_DBG_CNT_L_LBW_DBG_CNT_BASE 0x1000007FFC7B2600ull
#define DCORE3_SRAM6_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM6_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM6_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC7B2700ull
#define DCORE3_SRAM6_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM6_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM6_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC7B2780ull
#define DCORE3_SRAM6_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM6_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM6_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC7B2800ull
#define DCORE3_SRAM6_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM6_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM6_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC7B2880ull
#define DCORE3_SRAM6_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM6_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM6_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC7B2900ull
#define DCORE3_SRAM6_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM6_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM6_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC7B2980ull
#define DCORE3_SRAM6_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM6_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM6_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC7B2A00ull
#define DCORE3_SRAM6_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM6_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM6_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC7B2A80ull
#define DCORE3_SRAM6_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM6_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000

#define mmDCORE3_SRAM6_DBG_CNT_SPECIAL_BASE 0x1000007FFC7B2E80ull
#define DCORE3_SRAM6_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_SRAM6_DBG_CNT_SPECIAL_SECTION 0x5180

#define mmDCORE3_SRAM7_BANK_BASE 0x1000007FFC7B8000ull
#define DCORE3_SRAM7_BANK_MAX_OFFSET 0x1000
#define DCORE3_SRAM7_BANK_SECTION 0xE800

#define mmDCORE3_SRAM7_BANK_SPECIAL_BASE 0x1000007FFC7B8E80ull
#define DCORE3_SRAM7_BANK_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_SRAM7_BANK_SPECIAL_SECTION 0x1800

#define mmDCORE3_SRAM7_RTR_BASE 0x1000007FFC7B9000ull
#define DCORE3_SRAM7_RTR_MAX_OFFSET 0x1000
#define DCORE3_SRAM7_RTR_SECTION 0xE800

#define mmDCORE3_SRAM7_RTR_SPECIAL_BASE 0x1000007FFC7B9E80ull
#define DCORE3_SRAM7_RTR_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_SRAM7_RTR_SPECIAL_SECTION 0x1800

#define mmDCORE3_SRAM7_DBG_CNT_N_HBW_DBG_CNT_BASE 0x1000007FFC7BA000ull
#define DCORE3_SRAM7_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM7_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM7_DBG_CNT_S_HBW_DBG_CNT_BASE 0x1000007FFC7BA100ull
#define DCORE3_SRAM7_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM7_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM7_DBG_CNT_L_BANK0_HBW_DBG_CNT_BASE 0x1000007FFC7BA200ull
#define DCORE3_SRAM7_DBG_CNT_L_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM7_DBG_CNT_L_BANK0_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM7_DBG_CNT_L_BANK1_HBW_DBG_CNT_BASE 0x1000007FFC7BA300ull
#define DCORE3_SRAM7_DBG_CNT_L_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM7_DBG_CNT_L_BANK1_HBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM7_DBG_CNT_N_LBW_DBG_CNT_BASE 0x1000007FFC7BA400ull
#define DCORE3_SRAM7_DBG_CNT_N_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM7_DBG_CNT_N_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM7_DBG_CNT_S_LBW_DBG_CNT_BASE 0x1000007FFC7BA500ull
#define DCORE3_SRAM7_DBG_CNT_S_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM7_DBG_CNT_S_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM7_DBG_CNT_L_LBW_DBG_CNT_BASE 0x1000007FFC7BA600ull
#define DCORE3_SRAM7_DBG_CNT_L_LBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCORE3_SRAM7_DBG_CNT_L_LBW_DBG_CNT_SECTION 0x1000

#define mmDCORE3_SRAM7_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC7BA700ull
#define DCORE3_SRAM7_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM7_DBG_CNT_HBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM7_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC7BA780ull
#define DCORE3_SRAM7_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM7_DBG_CNT_HBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM7_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC7BA800ull
#define DCORE3_SRAM7_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM7_DBG_CNT_HBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM7_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC7BA880ull
#define DCORE3_SRAM7_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM7_DBG_CNT_HBW_WR_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM7_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_BASE 0x1000007FFC7BA900ull
#define DCORE3_SRAM7_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM7_DBG_CNT_LBW_RD_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM7_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_BASE 0x1000007FFC7BA980ull
#define DCORE3_SRAM7_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM7_DBG_CNT_LBW_WR_RQ_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM7_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_BASE 0x1000007FFC7BAA00ull
#define DCORE3_SRAM7_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM7_DBG_CNT_LBW_RD_RS_LL_STAT_CNT_SECTION 0x8000

#define mmDCORE3_SRAM7_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_BASE 0x1000007FFC7BAA80ull
#define DCORE3_SRAM7_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_MAX_OFFSET 0x3000
#define DCORE3_SRAM7_DBG_CNT_LBW_WR_RS_LL_STAT_CNT_SECTION 0x4000

#define mmDCORE3_SRAM7_DBG_CNT_SPECIAL_BASE 0x1000007FFC7BAE80ull
#define DCORE3_SRAM7_DBG_CNT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_SRAM7_DBG_CNT_SPECIAL_SECTION 0x5180

#define mmDCORE3_EDMA0_QM_DCCM_BASE 0x1000007FFC7C0000ull
#define DCORE3_EDMA0_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE3_EDMA0_QM_DCCM_SECTION 0x8000

#define mmDCORE3_EDMA0_QM_ARC_AUX_BASE 0x1000007FFC7C8000ull
#define DCORE3_EDMA0_QM_ARC_AUX_MAX_OFFSET 0x1000
#define DCORE3_EDMA0_QM_ARC_AUX_SECTION 0xE800

#define mmDCORE3_EDMA0_QM_ARC_AUX_SPECIAL_BASE 0x1000007FFC7C8E80ull
#define DCORE3_EDMA0_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_EDMA0_QM_ARC_AUX_SPECIAL_SECTION 0x1180

#define mmDCORE3_EDMA0_QM_BASE 0x1000007FFC7CA000ull
#define DCORE3_EDMA0_QM_MAX_OFFSET 0x1000
#define DCORE3_EDMA0_QM_SECTION 0x9000

#define mmDCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFC7CA900ull
#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFC7CA908ull
#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFC7CA910ull
#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFC7CA918ull
#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFC7CA920ull
#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFC7CA928ull
#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFC7CA930ull
#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFC7CA938ull
#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFC7CA940ull
#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFC7CA948ull
#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFC7CA950ull
#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFC7CA958ull
#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFC7CA960ull
#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFC7CA968ull
#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFC7CA970ull
#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFC7CA978ull
#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE3_EDMA0_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE3_EDMA0_QM_AXUSER_SECURED_BASE 0x1000007FFC7CAB00ull
#define DCORE3_EDMA0_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE3_EDMA0_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE3_EDMA0_QM_AXUSER_NONSECURED_BASE 0x1000007FFC7CAB80ull
#define DCORE3_EDMA0_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE3_EDMA0_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE3_EDMA0_QM_DBG_HBW_BASE 0x1000007FFC7CAC00ull
#define DCORE3_EDMA0_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_EDMA0_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE3_EDMA0_QM_DBG_LBW_BASE 0x1000007FFC7CAC80ull
#define DCORE3_EDMA0_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_EDMA0_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE3_EDMA0_QM_CGM_BASE 0x1000007FFC7CAD80ull
#define DCORE3_EDMA0_QM_CGM_MAX_OFFSET 0xC000
#define DCORE3_EDMA0_QM_CGM_SECTION 0x1000

#define mmDCORE3_EDMA0_QM_SPECIAL_BASE 0x1000007FFC7CAE80ull
#define DCORE3_EDMA0_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_EDMA0_QM_SPECIAL_SECTION 0x1800

#define mmDCORE3_EDMA0_CORE_BASE 0x1000007FFC7CB000ull
#define DCORE3_EDMA0_CORE_MAX_OFFSET 0x1000
#define DCORE3_EDMA0_CORE_SECTION 0x8000

#define mmDCORE3_EDMA0_CORE_CTX_AXUSER_BASE 0x1000007FFC7CB800ull
#define DCORE3_EDMA0_CORE_CTX_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_EDMA0_CORE_CTX_AXUSER_SECTION 0x6000

#define mmDCORE3_EDMA0_CORE_CTX_BASE 0x1000007FFC7CB860ull
#define DCORE3_EDMA0_CORE_CTX_MAX_OFFSET 0x9000
#define DCORE3_EDMA0_CORE_CTX_SECTION 0x5A00

#define mmDCORE3_EDMA0_CORE_KDMA_CGM_BASE 0x1000007FFC7CBE00ull
#define DCORE3_EDMA0_CORE_KDMA_CGM_MAX_OFFSET 0xC000
#define DCORE3_EDMA0_CORE_KDMA_CGM_SECTION 0x8000

#define mmDCORE3_EDMA0_CORE_SPECIAL_BASE 0x1000007FFC7CBE80ull
#define DCORE3_EDMA0_CORE_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_EDMA0_CORE_SPECIAL_SECTION 0x1800

#define mmDCORE3_EDMA0_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC7CC000ull
#define DCORE3_EDMA0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE3_EDMA0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE3_EDMA0_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC7CC200ull
#define DCORE3_EDMA0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE3_EDMA0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE3_EDMA0_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC7CC400ull
#define DCORE3_EDMA0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE3_EDMA0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE3_EDMA0_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC7CC600ull
#define DCORE3_EDMA0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE3_EDMA0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE3_EDMA0_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC7CC800ull
#define DCORE3_EDMA0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE3_EDMA0_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE3_EDMA0_MSTR_IF_AXUSER_BASE 0x1000007FFC7CCA80ull
#define DCORE3_EDMA0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_EDMA0_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE3_EDMA0_MSTR_IF_DBG_HBW_BASE 0x1000007FFC7CCB00ull
#define DCORE3_EDMA0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_EDMA0_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE3_EDMA0_MSTR_IF_DBG_LBW_BASE 0x1000007FFC7CCB80ull
#define DCORE3_EDMA0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_EDMA0_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE3_EDMA0_MSTR_IF_CORE_HBW_BASE 0x1000007FFC7CCC00ull
#define DCORE3_EDMA0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE3_EDMA0_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE3_EDMA0_MSTR_IF_CORE_LBW_BASE 0x1000007FFC7CCD80ull
#define DCORE3_EDMA0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE3_EDMA0_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE3_EDMA0_MSTR_IF_SPECIAL_BASE 0x1000007FFC7CCE80ull
#define DCORE3_EDMA0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_EDMA0_MSTR_IF_SPECIAL_SECTION 0x3180

#define mmDCORE3_EDMA1_QM_DCCM_BASE 0x1000007FFC7D0000ull
#define DCORE3_EDMA1_QM_DCCM_MAX_OFFSET 0x4000
#define DCORE3_EDMA1_QM_DCCM_SECTION 0x8000

#define mmDCORE3_EDMA1_QM_ARC_AUX_BASE 0x1000007FFC7D8000ull
#define DCORE3_EDMA1_QM_ARC_AUX_MAX_OFFSET 0x1000
#define DCORE3_EDMA1_QM_ARC_AUX_SECTION 0xE800

#define mmDCORE3_EDMA1_QM_ARC_AUX_SPECIAL_BASE 0x1000007FFC7D8E80ull
#define DCORE3_EDMA1_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_EDMA1_QM_ARC_AUX_SPECIAL_SECTION 0x1180

#define mmDCORE3_EDMA1_QM_BASE 0x1000007FFC7DA000ull
#define DCORE3_EDMA1_QM_MAX_OFFSET 0x1000
#define DCORE3_EDMA1_QM_SECTION 0x9000

#define mmDCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFC7DA900ull
#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmDCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFC7DA908ull
#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmDCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFC7DA910ull
#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmDCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFC7DA918ull
#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmDCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFC7DA920ull
#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmDCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFC7DA928ull
#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmDCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFC7DA930ull
#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmDCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFC7DA938ull
#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmDCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFC7DA940ull
#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmDCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFC7DA948ull
#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmDCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFC7DA950ull
#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmDCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFC7DA958ull
#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmDCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFC7DA960ull
#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmDCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFC7DA968ull
#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmDCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFC7DA970ull
#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmDCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFC7DA978ull
#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define DCORE3_EDMA1_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmDCORE3_EDMA1_QM_AXUSER_SECURED_BASE 0x1000007FFC7DAB00ull
#define DCORE3_EDMA1_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define DCORE3_EDMA1_QM_AXUSER_SECURED_SECTION 0x8000

#define mmDCORE3_EDMA1_QM_AXUSER_NONSECURED_BASE 0x1000007FFC7DAB80ull
#define DCORE3_EDMA1_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define DCORE3_EDMA1_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmDCORE3_EDMA1_QM_DBG_HBW_BASE 0x1000007FFC7DAC00ull
#define DCORE3_EDMA1_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_EDMA1_QM_DBG_HBW_SECTION 0x8000

#define mmDCORE3_EDMA1_QM_DBG_LBW_BASE 0x1000007FFC7DAC80ull
#define DCORE3_EDMA1_QM_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_EDMA1_QM_DBG_LBW_SECTION 0x1000

#define mmDCORE3_EDMA1_QM_CGM_BASE 0x1000007FFC7DAD80ull
#define DCORE3_EDMA1_QM_CGM_MAX_OFFSET 0xC000
#define DCORE3_EDMA1_QM_CGM_SECTION 0x1000

#define mmDCORE3_EDMA1_QM_SPECIAL_BASE 0x1000007FFC7DAE80ull
#define DCORE3_EDMA1_QM_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_EDMA1_QM_SPECIAL_SECTION 0x1800

#define mmDCORE3_EDMA1_CORE_BASE 0x1000007FFC7DB000ull
#define DCORE3_EDMA1_CORE_MAX_OFFSET 0x1000
#define DCORE3_EDMA1_CORE_SECTION 0x8000

#define mmDCORE3_EDMA1_CORE_CTX_AXUSER_BASE 0x1000007FFC7DB800ull
#define DCORE3_EDMA1_CORE_CTX_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_EDMA1_CORE_CTX_AXUSER_SECTION 0x6000

#define mmDCORE3_EDMA1_CORE_CTX_BASE 0x1000007FFC7DB860ull
#define DCORE3_EDMA1_CORE_CTX_MAX_OFFSET 0x9000
#define DCORE3_EDMA1_CORE_CTX_SECTION 0x5A00

#define mmDCORE3_EDMA1_CORE_KDMA_CGM_BASE 0x1000007FFC7DBE00ull
#define DCORE3_EDMA1_CORE_KDMA_CGM_MAX_OFFSET 0xC000
#define DCORE3_EDMA1_CORE_KDMA_CGM_SECTION 0x8000

#define mmDCORE3_EDMA1_CORE_SPECIAL_BASE 0x1000007FFC7DBE80ull
#define DCORE3_EDMA1_CORE_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_EDMA1_CORE_SPECIAL_SECTION 0x1800

#define mmDCORE3_EDMA1_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC7DC000ull
#define DCORE3_EDMA1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE3_EDMA1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE3_EDMA1_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC7DC200ull
#define DCORE3_EDMA1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE3_EDMA1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE3_EDMA1_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC7DC400ull
#define DCORE3_EDMA1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE3_EDMA1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE3_EDMA1_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC7DC600ull
#define DCORE3_EDMA1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE3_EDMA1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE3_EDMA1_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC7DC800ull
#define DCORE3_EDMA1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE3_EDMA1_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE3_EDMA1_MSTR_IF_AXUSER_BASE 0x1000007FFC7DCA80ull
#define DCORE3_EDMA1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_EDMA1_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE3_EDMA1_MSTR_IF_DBG_HBW_BASE 0x1000007FFC7DCB00ull
#define DCORE3_EDMA1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_EDMA1_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE3_EDMA1_MSTR_IF_DBG_LBW_BASE 0x1000007FFC7DCB80ull
#define DCORE3_EDMA1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_EDMA1_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE3_EDMA1_MSTR_IF_CORE_HBW_BASE 0x1000007FFC7DCC00ull
#define DCORE3_EDMA1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE3_EDMA1_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE3_EDMA1_MSTR_IF_CORE_LBW_BASE 0x1000007FFC7DCD80ull
#define DCORE3_EDMA1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE3_EDMA1_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE3_EDMA1_MSTR_IF_SPECIAL_BASE 0x1000007FFC7DCE80ull
#define DCORE3_EDMA1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_EDMA1_MSTR_IF_SPECIAL_SECTION 0x3180

#define mmDCORE3_DEC0_CMD_BASE 0x1000007FFC7E0000ull
#define DCORE3_DEC0_CMD_MAX_OFFSET 0x1100
#define DCORE3_DEC0_CMD_SECTION 0x1000

#define mmDCORE3_DEC0_VSI_BASE 0x1000007FFC7E1000ull
#define DCORE3_DEC0_VSI_MAX_OFFSET 0x6FC0
#define DCORE3_DEC0_VSI_SECTION 0x1000

#define mmDCORE3_DEC0_L2C_BASE 0x1000007FFC7E2000ull
#define DCORE3_DEC0_L2C_MAX_OFFSET 0x39C0
#define DCORE3_DEC0_L2C_SECTION 0x1000

#define mmDCORE3_VDEC0_BRDG_CTRL_BASE 0x1000007FFC7E3000ull
#define DCORE3_VDEC0_BRDG_CTRL_MAX_OFFSET 0x1000
#define DCORE3_VDEC0_BRDG_CTRL_SECTION 0x8000

#define mmDCORE3_VDEC0_BRDG_CTRL_AXUSER_MSIX_VCD_BASE 0x1000007FFC7E3800ull
#define DCORE3_VDEC0_BRDG_CTRL_AXUSER_MSIX_VCD_MAX_OFFSET 0x5000
#define DCORE3_VDEC0_BRDG_CTRL_AXUSER_MSIX_VCD_SECTION 0x1000

#define mmDCORE3_VDEC0_BRDG_CTRL_AXUSER_MSIX_L2C_BASE 0x1000007FFC7E3900ull
#define DCORE3_VDEC0_BRDG_CTRL_AXUSER_MSIX_L2C_MAX_OFFSET 0x5000
#define DCORE3_VDEC0_BRDG_CTRL_AXUSER_MSIX_L2C_SECTION 0x1000

#define mmDCORE3_VDEC0_BRDG_CTRL_AXUSER_MSIX_NRM_BASE 0x1000007FFC7E3A00ull
#define DCORE3_VDEC0_BRDG_CTRL_AXUSER_MSIX_NRM_MAX_OFFSET 0x5000
#define DCORE3_VDEC0_BRDG_CTRL_AXUSER_MSIX_NRM_SECTION 0x1000

#define mmDCORE3_VDEC0_BRDG_CTRL_AXUSER_MSIX_ABNRM_BASE 0x1000007FFC7E3B00ull
#define DCORE3_VDEC0_BRDG_CTRL_AXUSER_MSIX_ABNRM_MAX_OFFSET 0x5000
#define DCORE3_VDEC0_BRDG_CTRL_AXUSER_MSIX_ABNRM_SECTION 0x1000

#define mmDCORE3_VDEC0_BRDG_CTRL_AXUSER_DEC_BASE 0x1000007FFC7E3C00ull
#define DCORE3_VDEC0_BRDG_CTRL_AXUSER_DEC_MAX_OFFSET 0x5000
#define DCORE3_VDEC0_BRDG_CTRL_AXUSER_DEC_SECTION 0x2800

#define mmDCORE3_VDEC0_BRDG_CTRL_SPECIAL_BASE 0x1000007FFC7E3E80ull
#define DCORE3_VDEC0_BRDG_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_VDEC0_BRDG_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE3_VDEC0_CTRL_BASE 0x1000007FFC7E4000ull
#define DCORE3_VDEC0_CTRL_MAX_OFFSET 0x1000
#define DCORE3_VDEC0_CTRL_SECTION 0xE800

#define mmDCORE3_VDEC0_CTRL_SPECIAL_BASE 0x1000007FFC7E4E80ull
#define DCORE3_VDEC0_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_VDEC0_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE3_VDEC0_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC7E5000ull
#define DCORE3_VDEC0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE3_VDEC0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE3_VDEC0_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC7E5200ull
#define DCORE3_VDEC0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE3_VDEC0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE3_VDEC0_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC7E5400ull
#define DCORE3_VDEC0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE3_VDEC0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE3_VDEC0_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC7E5600ull
#define DCORE3_VDEC0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE3_VDEC0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE3_VDEC0_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC7E5800ull
#define DCORE3_VDEC0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE3_VDEC0_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE3_VDEC0_MSTR_IF_AXUSER_BASE 0x1000007FFC7E5A80ull
#define DCORE3_VDEC0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_VDEC0_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE3_VDEC0_MSTR_IF_DBG_HBW_BASE 0x1000007FFC7E5B00ull
#define DCORE3_VDEC0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_VDEC0_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE3_VDEC0_MSTR_IF_DBG_LBW_BASE 0x1000007FFC7E5B80ull
#define DCORE3_VDEC0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_VDEC0_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE3_VDEC0_MSTR_IF_CORE_HBW_BASE 0x1000007FFC7E5C00ull
#define DCORE3_VDEC0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE3_VDEC0_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE3_VDEC0_MSTR_IF_CORE_LBW_BASE 0x1000007FFC7E5D80ull
#define DCORE3_VDEC0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE3_VDEC0_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE3_VDEC0_MSTR_IF_SPECIAL_BASE 0x1000007FFC7E5E80ull
#define DCORE3_VDEC0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_VDEC0_MSTR_IF_SPECIAL_SECTION 0xA180

#define mmDCORE3_DEC1_CMD_BASE 0x1000007FFC7F0000ull
#define DCORE3_DEC1_CMD_MAX_OFFSET 0x1100
#define DCORE3_DEC1_CMD_SECTION 0x1000

#define mmDCORE3_DEC1_VSI_BASE 0x1000007FFC7F1000ull
#define DCORE3_DEC1_VSI_MAX_OFFSET 0x6FC0
#define DCORE3_DEC1_VSI_SECTION 0x1000

#define mmDCORE3_DEC1_L2C_BASE 0x1000007FFC7F2000ull
#define DCORE3_DEC1_L2C_MAX_OFFSET 0x39C0
#define DCORE3_DEC1_L2C_SECTION 0x1000

#define mmDCORE3_VDEC1_BRDG_CTRL_BASE 0x1000007FFC7F3000ull
#define DCORE3_VDEC1_BRDG_CTRL_MAX_OFFSET 0x1000
#define DCORE3_VDEC1_BRDG_CTRL_SECTION 0x8000

#define mmDCORE3_VDEC1_BRDG_CTRL_AXUSER_MSIX_VCD_BASE 0x1000007FFC7F3800ull
#define DCORE3_VDEC1_BRDG_CTRL_AXUSER_MSIX_VCD_MAX_OFFSET 0x5000
#define DCORE3_VDEC1_BRDG_CTRL_AXUSER_MSIX_VCD_SECTION 0x1000

#define mmDCORE3_VDEC1_BRDG_CTRL_AXUSER_MSIX_L2C_BASE 0x1000007FFC7F3900ull
#define DCORE3_VDEC1_BRDG_CTRL_AXUSER_MSIX_L2C_MAX_OFFSET 0x5000
#define DCORE3_VDEC1_BRDG_CTRL_AXUSER_MSIX_L2C_SECTION 0x1000

#define mmDCORE3_VDEC1_BRDG_CTRL_AXUSER_MSIX_NRM_BASE 0x1000007FFC7F3A00ull
#define DCORE3_VDEC1_BRDG_CTRL_AXUSER_MSIX_NRM_MAX_OFFSET 0x5000
#define DCORE3_VDEC1_BRDG_CTRL_AXUSER_MSIX_NRM_SECTION 0x1000

#define mmDCORE3_VDEC1_BRDG_CTRL_AXUSER_MSIX_ABNRM_BASE 0x1000007FFC7F3B00ull
#define DCORE3_VDEC1_BRDG_CTRL_AXUSER_MSIX_ABNRM_MAX_OFFSET 0x5000
#define DCORE3_VDEC1_BRDG_CTRL_AXUSER_MSIX_ABNRM_SECTION 0x1000

#define mmDCORE3_VDEC1_BRDG_CTRL_AXUSER_DEC_BASE 0x1000007FFC7F3C00ull
#define DCORE3_VDEC1_BRDG_CTRL_AXUSER_DEC_MAX_OFFSET 0x5000
#define DCORE3_VDEC1_BRDG_CTRL_AXUSER_DEC_SECTION 0x2800

#define mmDCORE3_VDEC1_BRDG_CTRL_SPECIAL_BASE 0x1000007FFC7F3E80ull
#define DCORE3_VDEC1_BRDG_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_VDEC1_BRDG_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE3_VDEC1_CTRL_BASE 0x1000007FFC7F4000ull
#define DCORE3_VDEC1_CTRL_MAX_OFFSET 0x1000
#define DCORE3_VDEC1_CTRL_SECTION 0xE800

#define mmDCORE3_VDEC1_CTRL_SPECIAL_BASE 0x1000007FFC7F4E80ull
#define DCORE3_VDEC1_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_VDEC1_CTRL_SPECIAL_SECTION 0x1800

#define mmDCORE3_VDEC1_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFC7F5000ull
#define DCORE3_VDEC1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define DCORE3_VDEC1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmDCORE3_VDEC1_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFC7F5200ull
#define DCORE3_VDEC1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define DCORE3_VDEC1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmDCORE3_VDEC1_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFC7F5400ull
#define DCORE3_VDEC1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define DCORE3_VDEC1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmDCORE3_VDEC1_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFC7F5600ull
#define DCORE3_VDEC1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define DCORE3_VDEC1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmDCORE3_VDEC1_MSTR_IF_E2E_CRDT_BASE 0x1000007FFC7F5800ull
#define DCORE3_VDEC1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define DCORE3_VDEC1_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmDCORE3_VDEC1_MSTR_IF_AXUSER_BASE 0x1000007FFC7F5A80ull
#define DCORE3_VDEC1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define DCORE3_VDEC1_MSTR_IF_AXUSER_SECTION 0x8000

#define mmDCORE3_VDEC1_MSTR_IF_DBG_HBW_BASE 0x1000007FFC7F5B00ull
#define DCORE3_VDEC1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCORE3_VDEC1_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmDCORE3_VDEC1_MSTR_IF_DBG_LBW_BASE 0x1000007FFC7F5B80ull
#define DCORE3_VDEC1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define DCORE3_VDEC1_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmDCORE3_VDEC1_MSTR_IF_CORE_HBW_BASE 0x1000007FFC7F5C00ull
#define DCORE3_VDEC1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define DCORE3_VDEC1_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmDCORE3_VDEC1_MSTR_IF_CORE_LBW_BASE 0x1000007FFC7F5D80ull
#define DCORE3_VDEC1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define DCORE3_VDEC1_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmDCORE3_VDEC1_MSTR_IF_SPECIAL_BASE 0x1000007FFC7F5E80ull
#define DCORE3_VDEC1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_VDEC1_MSTR_IF_SPECIAL_SECTION 0xA180

#define mmGIC_BASE 0x1000007FFC800000ull
#define GIC_MAX_OFFSET 0x10000
#define GIC_SECTION 0x401000

#define mmPCIE_WRAP_BASE 0x1000007FFCC01000ull
#define PCIE_WRAP_MAX_OFFSET 0x1000
#define PCIE_WRAP_SECTION 0xE800

#define mmPCIE_WRAP_SPECIAL_BASE 0x1000007FFCC01E80ull
#define PCIE_WRAP_SPECIAL_MAX_OFFSET 0x1800
#define PCIE_WRAP_SPECIAL_SECTION 0x1800

#define mmPCIE_DBI_BASE 0x1000007FFCC02000ull
#define PCIE_DBI_MAX_OFFSET 0xC040
#define PCIE_DBI_SECTION 0x2000

#define mmPCIE_CORE_BASE 0x1000007FFCC04000ull
#define PCIE_CORE_MAX_OFFSET 0x1000
#define PCIE_CORE_SECTION 0xE800

#define mmPCIE_CORE_SPECIAL_BASE 0x1000007FFCC04E80ull
#define PCIE_CORE_SPECIAL_MAX_OFFSET 0x1800
#define PCIE_CORE_SPECIAL_SECTION 0x2180

#define mmPCIE_AUX_BASE 0x1000007FFCC07000ull
#define PCIE_AUX_MAX_OFFSET 0x1000
#define PCIE_AUX_SECTION 0xE800

#define mmPCIE_AUX_SPECIAL_BASE 0x1000007FFCC07E80ull
#define PCIE_AUX_SPECIAL_MAX_OFFSET 0x1800
#define PCIE_AUX_SPECIAL_SECTION 0x8180

#define mmPCIE_PHY_BASE 0x1000007FFCC10000ull
#define PCIE_PHY_MAX_OFFSET 0x1000
#define PCIE_PHY_SECTION 0xE800

#define mmPCIE_PHY_SPECIAL_BASE 0x1000007FFCC10E80ull
#define PCIE_PHY_SPECIAL_MAX_OFFSET 0x1800
#define PCIE_PHY_SPECIAL_SECTION 0x2180

#define mmPCIE_MSI_BASE 0x1000007FFCC13000ull
#define PCIE_MSI_MAX_OFFSET 0x8000
#define PCIE_MSI_SECTION 0x1000

#define mmPCIE_ELBI_RR_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFCC14000ull
#define PCIE_ELBI_RR_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define PCIE_ELBI_RR_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmPCIE_ELBI_RR_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFCC14200ull
#define PCIE_ELBI_RR_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define PCIE_ELBI_RR_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmPCIE_ELBI_RR_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFCC14400ull
#define PCIE_ELBI_RR_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define PCIE_ELBI_RR_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmPCIE_ELBI_RR_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFCC14600ull
#define PCIE_ELBI_RR_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define PCIE_ELBI_RR_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmPCIE_ELBI_RR_MSTR_IF_E2E_CRDT_BASE 0x1000007FFCC14800ull
#define PCIE_ELBI_RR_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define PCIE_ELBI_RR_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmPCIE_ELBI_RR_MSTR_IF_AXUSER_BASE 0x1000007FFCC14A80ull
#define PCIE_ELBI_RR_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define PCIE_ELBI_RR_MSTR_IF_AXUSER_SECTION 0x8000

#define mmPCIE_ELBI_RR_MSTR_IF_DBG_HBW_BASE 0x1000007FFCC14B00ull
#define PCIE_ELBI_RR_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define PCIE_ELBI_RR_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmPCIE_ELBI_RR_MSTR_IF_DBG_LBW_BASE 0x1000007FFCC14B80ull
#define PCIE_ELBI_RR_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define PCIE_ELBI_RR_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmPCIE_ELBI_RR_MSTR_IF_CORE_HBW_BASE 0x1000007FFCC14C00ull
#define PCIE_ELBI_RR_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define PCIE_ELBI_RR_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmPCIE_ELBI_RR_MSTR_IF_CORE_LBW_BASE 0x1000007FFCC14D80ull
#define PCIE_ELBI_RR_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define PCIE_ELBI_RR_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmPCIE_ELBI_RR_MSTR_IF_SPECIAL_BASE 0x1000007FFCC14E80ull
#define PCIE_ELBI_RR_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define PCIE_ELBI_RR_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmPCIE_MSTR_RR_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFCC15000ull
#define PCIE_MSTR_RR_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define PCIE_MSTR_RR_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmPCIE_MSTR_RR_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFCC15200ull
#define PCIE_MSTR_RR_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define PCIE_MSTR_RR_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmPCIE_MSTR_RR_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFCC15400ull
#define PCIE_MSTR_RR_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define PCIE_MSTR_RR_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmPCIE_MSTR_RR_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFCC15600ull
#define PCIE_MSTR_RR_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define PCIE_MSTR_RR_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmPCIE_MSTR_RR_MSTR_IF_E2E_CRDT_BASE 0x1000007FFCC15800ull
#define PCIE_MSTR_RR_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define PCIE_MSTR_RR_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmPCIE_MSTR_RR_MSTR_IF_AXUSER_BASE 0x1000007FFCC15A80ull
#define PCIE_MSTR_RR_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define PCIE_MSTR_RR_MSTR_IF_AXUSER_SECTION 0x8000

#define mmPCIE_MSTR_RR_MSTR_IF_DBG_HBW_BASE 0x1000007FFCC15B00ull
#define PCIE_MSTR_RR_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define PCIE_MSTR_RR_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmPCIE_MSTR_RR_MSTR_IF_DBG_LBW_BASE 0x1000007FFCC15B80ull
#define PCIE_MSTR_RR_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define PCIE_MSTR_RR_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmPCIE_MSTR_RR_MSTR_IF_CORE_HBW_BASE 0x1000007FFCC15C00ull
#define PCIE_MSTR_RR_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define PCIE_MSTR_RR_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmPCIE_MSTR_RR_MSTR_IF_CORE_LBW_BASE 0x1000007FFCC15D80ull
#define PCIE_MSTR_RR_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define PCIE_MSTR_RR_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmPCIE_MSTR_RR_MSTR_IF_SPECIAL_BASE 0x1000007FFCC15E80ull
#define PCIE_MSTR_RR_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define PCIE_MSTR_RR_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmPCIE_LBW_RR_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFCC16000ull
#define PCIE_LBW_RR_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define PCIE_LBW_RR_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmPCIE_LBW_RR_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFCC16200ull
#define PCIE_LBW_RR_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define PCIE_LBW_RR_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmPCIE_LBW_RR_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFCC16400ull
#define PCIE_LBW_RR_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define PCIE_LBW_RR_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmPCIE_LBW_RR_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFCC16600ull
#define PCIE_LBW_RR_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define PCIE_LBW_RR_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmPCIE_LBW_RR_MSTR_IF_E2E_CRDT_BASE 0x1000007FFCC16800ull
#define PCIE_LBW_RR_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define PCIE_LBW_RR_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmPCIE_LBW_RR_MSTR_IF_AXUSER_BASE 0x1000007FFCC16A80ull
#define PCIE_LBW_RR_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define PCIE_LBW_RR_MSTR_IF_AXUSER_SECTION 0x8000

#define mmPCIE_LBW_RR_MSTR_IF_DBG_HBW_BASE 0x1000007FFCC16B00ull
#define PCIE_LBW_RR_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define PCIE_LBW_RR_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmPCIE_LBW_RR_MSTR_IF_DBG_LBW_BASE 0x1000007FFCC16B80ull
#define PCIE_LBW_RR_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define PCIE_LBW_RR_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmPCIE_LBW_RR_MSTR_IF_CORE_HBW_BASE 0x1000007FFCC16C00ull
#define PCIE_LBW_RR_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define PCIE_LBW_RR_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmPCIE_LBW_RR_MSTR_IF_CORE_LBW_BASE 0x1000007FFCC16D80ull
#define PCIE_LBW_RR_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define PCIE_LBW_RR_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmPCIE_LBW_RR_MSTR_IF_SPECIAL_BASE 0x1000007FFCC16E80ull
#define PCIE_LBW_RR_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define PCIE_LBW_RR_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmPCIE_MSIX_BASE 0x1000007FFCC17000ull
#define PCIE_MSIX_MAX_OFFSET 0x4000
#define PCIE_MSIX_SECTION 0x29000

#define mmPSOC_I2C_M0_BASE 0x1000007FFCC40000ull
#define PSOC_I2C_M0_MAX_OFFSET 0x1000
#define PSOC_I2C_M0_SECTION 0x1000

#define mmPSOC_I2C_M1_BASE 0x1000007FFCC41000ull
#define PSOC_I2C_M1_MAX_OFFSET 0x1000
#define PSOC_I2C_M1_SECTION 0x1000

#define mmPSOC_I2C_S_BASE 0x1000007FFCC42000ull
#define PSOC_I2C_S_MAX_OFFSET 0x1000
#define PSOC_I2C_S_SECTION 0x1000

#define mmPSOC_SPI_BASE 0x1000007FFCC43000ull
#define PSOC_SPI_MAX_OFFSET 0x1000
#define PSOC_SPI_SECTION 0x1000

#define mmPSOC_QSPI_BASE 0x1000007FFCC44000ull
#define PSOC_QSPI_MAX_OFFSET 0x1000
#define PSOC_QSPI_SECTION 0x1000

#define mmPSOC_UART_0_BASE 0x1000007FFCC45000ull
#define PSOC_UART_0_MAX_OFFSET 0x1000
#define PSOC_UART_0_SECTION 0x1000

#define mmPSOC_UART_1_BASE 0x1000007FFCC46000ull
#define PSOC_UART_1_MAX_OFFSET 0x1000
#define PSOC_UART_1_SECTION 0x1000

#define mmPSOC_TIMER_BASE 0x1000007FFCC47000ull
#define PSOC_TIMER_MAX_OFFSET 0x1000
#define PSOC_TIMER_SECTION 0x1000

#define mmPSOC_WDOG_BASE 0x1000007FFCC48000ull
#define PSOC_WDOG_MAX_OFFSET 0x1000
#define PSOC_WDOG_SECTION 0x1000

#define mmPSOC_TIMESTAMP_BASE 0x1000007FFCC49000ull
#define PSOC_TIMESTAMP_MAX_OFFSET 0x1000
#define PSOC_TIMESTAMP_SECTION 0x1000

#define mmPSOC_EFUSE_BASE 0x1000007FFCC4A000ull
#define PSOC_EFUSE_MAX_OFFSET 0x1000
#define PSOC_EFUSE_SECTION 0xE800

#define mmPSOC_EFUSE_SPECIAL_BASE 0x1000007FFCC4AE80ull
#define PSOC_EFUSE_SPECIAL_MAX_OFFSET 0x1800
#define PSOC_EFUSE_SPECIAL_SECTION 0x1800

#define mmPSOC_GLOBAL_CONF_BASE 0x1000007FFCC4B000ull
#define PSOC_GLOBAL_CONF_MAX_OFFSET 0x1000
#define PSOC_GLOBAL_CONF_SECTION 0xE800

#define mmPSOC_GLOBAL_CONF_SPECIAL_BASE 0x1000007FFCC4BE80ull
#define PSOC_GLOBAL_CONF_SPECIAL_MAX_OFFSET 0x1800
#define PSOC_GLOBAL_CONF_SPECIAL_SECTION 0x1800

#define mmPSOC_GPIO0_BASE 0x1000007FFCC4C000ull
#define PSOC_GPIO0_MAX_OFFSET 0x1000
#define PSOC_GPIO0_SECTION 0x1000

#define mmPSOC_GPIO1_BASE 0x1000007FFCC4D000ull
#define PSOC_GPIO1_MAX_OFFSET 0x1000
#define PSOC_GPIO1_SECTION 0x1000

#define mmPSOC_BTL_BASE 0x1000007FFCC4E000ull
#define PSOC_BTL_MAX_OFFSET 0x1000
#define PSOC_BTL_SECTION 0xE800

#define mmPSOC_BTL_SPECIAL_BASE 0x1000007FFCC4EE80ull
#define PSOC_BTL_SPECIAL_MAX_OFFSET 0x1800
#define PSOC_BTL_SPECIAL_SECTION 0x1800

#define mmPSOC_CS_TRACE_BASE 0x1000007FFCC4F000ull
#define PSOC_CS_TRACE_MAX_OFFSET 0x1000
#define PSOC_CS_TRACE_SECTION 0xE800

#define mmPSOC_CS_TRACE_SPECIAL_BASE 0x1000007FFCC4FE80ull
#define PSOC_CS_TRACE_SPECIAL_MAX_OFFSET 0x1800
#define PSOC_CS_TRACE_SPECIAL_SECTION 0x1800

#define mmPSOC_GPIO2_BASE 0x1000007FFCC50000ull
#define PSOC_GPIO2_MAX_OFFSET 0x1000
#define PSOC_GPIO2_SECTION 0x1000

#define mmPSOC_GPIO3_BASE 0x1000007FFCC51000ull
#define PSOC_GPIO3_MAX_OFFSET 0x1000
#define PSOC_GPIO3_SECTION 0x2000

#define mmPSOC_DFT_EFUSE_BASE 0x1000007FFCC53000ull
#define PSOC_DFT_EFUSE_MAX_OFFSET 0x1000
#define PSOC_DFT_EFUSE_SECTION 0xE800

#define mmPSOC_DFT_EFUSE_SPECIAL_BASE 0x1000007FFCC53E80ull
#define PSOC_DFT_EFUSE_SPECIAL_MAX_OFFSET 0x1800
#define PSOC_DFT_EFUSE_SPECIAL_SECTION 0x1800

#define mmPSOC_RPM_0_BASE 0x1000007FFCC54000ull
#define PSOC_RPM_0_MAX_OFFSET 0x1000
#define PSOC_RPM_0_SECTION 0xE800

#define mmPSOC_RPM_0_SPECIAL_BASE 0x1000007FFCC54E80ull
#define PSOC_RPM_0_SPECIAL_MAX_OFFSET 0x1800
#define PSOC_RPM_0_SPECIAL_SECTION 0x1800

#define mmPSOC_RPM_1_BASE 0x1000007FFCC55000ull
#define PSOC_RPM_1_MAX_OFFSET 0x1000
#define PSOC_RPM_1_SECTION 0xE800

#define mmPSOC_RPM_1_SPECIAL_BASE 0x1000007FFCC55E80ull
#define PSOC_RPM_1_SPECIAL_MAX_OFFSET 0x1800
#define PSOC_RPM_1_SPECIAL_SECTION 0x1800

#define mmPSOC_GPIO4_BASE 0x1000007FFCC56000ull
#define PSOC_GPIO4_MAX_OFFSET 0x1000
#define PSOC_GPIO4_SECTION 0x1000

#define mmPSOC_GPIO5_BASE 0x1000007FFCC57000ull
#define PSOC_GPIO5_MAX_OFFSET 0x1000
#define PSOC_GPIO5_SECTION 0x1000

#define mmPSOC_PID_BASE 0x1000007FFCC58000ull
#define PSOC_PID_MAX_OFFSET 0x1000
#define PSOC_PID_SECTION 0xE800

#define mmPSOC_PID_SPECIAL_BASE 0x1000007FFCC58E80ull
#define PSOC_PID_SPECIAL_MAX_OFFSET 0x1800
#define PSOC_PID_SPECIAL_SECTION 0x1800

#define mmPSOC_ARC0_CFG_BASE 0x1000007FFCC59000ull
#define PSOC_ARC0_CFG_MAX_OFFSET 0x1000
#define PSOC_ARC0_CFG_SECTION 0xE800

#define mmPSOC_ARC0_CFG_SPECIAL_BASE 0x1000007FFCC59E80ull
#define PSOC_ARC0_CFG_SPECIAL_MAX_OFFSET 0x1800
#define PSOC_ARC0_CFG_SPECIAL_SECTION 0x1800

#define mmPSOC_ARC0_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFCC5A000ull
#define PSOC_ARC0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define PSOC_ARC0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmPSOC_ARC0_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFCC5A200ull
#define PSOC_ARC0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define PSOC_ARC0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmPSOC_ARC0_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFCC5A400ull
#define PSOC_ARC0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define PSOC_ARC0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmPSOC_ARC0_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFCC5A600ull
#define PSOC_ARC0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define PSOC_ARC0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmPSOC_ARC0_MSTR_IF_E2E_CRDT_BASE 0x1000007FFCC5A800ull
#define PSOC_ARC0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define PSOC_ARC0_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmPSOC_ARC0_MSTR_IF_AXUSER_BASE 0x1000007FFCC5AA80ull
#define PSOC_ARC0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define PSOC_ARC0_MSTR_IF_AXUSER_SECTION 0x8000

#define mmPSOC_ARC0_MSTR_IF_DBG_HBW_BASE 0x1000007FFCC5AB00ull
#define PSOC_ARC0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define PSOC_ARC0_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmPSOC_ARC0_MSTR_IF_DBG_LBW_BASE 0x1000007FFCC5AB80ull
#define PSOC_ARC0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define PSOC_ARC0_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmPSOC_ARC0_MSTR_IF_CORE_HBW_BASE 0x1000007FFCC5AC00ull
#define PSOC_ARC0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define PSOC_ARC0_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmPSOC_ARC0_MSTR_IF_CORE_LBW_BASE 0x1000007FFCC5AD80ull
#define PSOC_ARC0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define PSOC_ARC0_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmPSOC_ARC0_MSTR_IF_SPECIAL_BASE 0x1000007FFCC5AE80ull
#define PSOC_ARC0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define PSOC_ARC0_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmPSOC_ARC0_AUX_BASE 0x1000007FFCC5B000ull
#define PSOC_ARC0_AUX_MAX_OFFSET 0x1000
#define PSOC_ARC0_AUX_SECTION 0xE800

#define mmPSOC_ARC0_AUX_SPECIAL_BASE 0x1000007FFCC5BE80ull
#define PSOC_ARC0_AUX_SPECIAL_MAX_OFFSET 0x1800
#define PSOC_ARC0_AUX_SPECIAL_SECTION 0x1800

#define mmPSOC_ARC1_CFG_BASE 0x1000007FFCC5C000ull
#define PSOC_ARC1_CFG_MAX_OFFSET 0x1000
#define PSOC_ARC1_CFG_SECTION 0xE800

#define mmPSOC_ARC1_CFG_SPECIAL_BASE 0x1000007FFCC5CE80ull
#define PSOC_ARC1_CFG_SPECIAL_MAX_OFFSET 0x1800
#define PSOC_ARC1_CFG_SPECIAL_SECTION 0x1800

#define mmPSOC_ARC1_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFCC5D000ull
#define PSOC_ARC1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define PSOC_ARC1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmPSOC_ARC1_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFCC5D200ull
#define PSOC_ARC1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define PSOC_ARC1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmPSOC_ARC1_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFCC5D400ull
#define PSOC_ARC1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define PSOC_ARC1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmPSOC_ARC1_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFCC5D600ull
#define PSOC_ARC1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define PSOC_ARC1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmPSOC_ARC1_MSTR_IF_E2E_CRDT_BASE 0x1000007FFCC5D800ull
#define PSOC_ARC1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define PSOC_ARC1_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmPSOC_ARC1_MSTR_IF_AXUSER_BASE 0x1000007FFCC5DA80ull
#define PSOC_ARC1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define PSOC_ARC1_MSTR_IF_AXUSER_SECTION 0x8000

#define mmPSOC_ARC1_MSTR_IF_DBG_HBW_BASE 0x1000007FFCC5DB00ull
#define PSOC_ARC1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define PSOC_ARC1_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmPSOC_ARC1_MSTR_IF_DBG_LBW_BASE 0x1000007FFCC5DB80ull
#define PSOC_ARC1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define PSOC_ARC1_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmPSOC_ARC1_MSTR_IF_CORE_HBW_BASE 0x1000007FFCC5DC00ull
#define PSOC_ARC1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define PSOC_ARC1_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmPSOC_ARC1_MSTR_IF_CORE_LBW_BASE 0x1000007FFCC5DD80ull
#define PSOC_ARC1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define PSOC_ARC1_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmPSOC_ARC1_MSTR_IF_SPECIAL_BASE 0x1000007FFCC5DE80ull
#define PSOC_ARC1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define PSOC_ARC1_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmPSOC_ARC1_AUX_BASE 0x1000007FFCC5E000ull
#define PSOC_ARC1_AUX_MAX_OFFSET 0x1000
#define PSOC_ARC1_AUX_SECTION 0xE800

#define mmPSOC_ARC1_AUX_SPECIAL_BASE 0x1000007FFCC5EE80ull
#define PSOC_ARC1_AUX_SPECIAL_MAX_OFFSET 0x1800
#define PSOC_ARC1_AUX_SPECIAL_SECTION 0x1180

#define mmPSOC_SECURITY_BASE 0x1000007FFCC60000ull
#define PSOC_SECURITY_MAX_OFFSET 0x1000
#define PSOC_SECURITY_SECTION 0xE800

#define mmPSOC_SECURITY_SPECIAL_BASE 0x1000007FFCC60E80ull
#define PSOC_SECURITY_SPECIAL_MAX_OFFSET 0x1800
#define PSOC_SECURITY_SPECIAL_SECTION 0x1800

#define mmJT_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFCC61000ull
#define JT_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define JT_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmJT_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFCC61200ull
#define JT_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define JT_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmJT_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFCC61400ull
#define JT_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define JT_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmJT_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFCC61600ull
#define JT_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define JT_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmJT_MSTR_IF_E2E_CRDT_BASE 0x1000007FFCC61800ull
#define JT_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define JT_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmJT_MSTR_IF_AXUSER_BASE 0x1000007FFCC61A80ull
#define JT_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define JT_MSTR_IF_AXUSER_SECTION 0x8000

#define mmJT_MSTR_IF_DBG_HBW_BASE 0x1000007FFCC61B00ull
#define JT_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define JT_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmJT_MSTR_IF_DBG_LBW_BASE 0x1000007FFCC61B80ull
#define JT_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define JT_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmJT_MSTR_IF_CORE_HBW_BASE 0x1000007FFCC61C00ull
#define JT_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define JT_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmJT_MSTR_IF_CORE_LBW_BASE 0x1000007FFCC61D80ull
#define JT_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define JT_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmJT_MSTR_IF_SPECIAL_BASE 0x1000007FFCC61E80ull
#define JT_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define JT_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmSMI_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFCC62000ull
#define SMI_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define SMI_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmSMI_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFCC62200ull
#define SMI_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define SMI_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmSMI_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFCC62400ull
#define SMI_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define SMI_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmSMI_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFCC62600ull
#define SMI_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define SMI_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmSMI_MSTR_IF_E2E_CRDT_BASE 0x1000007FFCC62800ull
#define SMI_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define SMI_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmSMI_MSTR_IF_AXUSER_BASE 0x1000007FFCC62A80ull
#define SMI_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define SMI_MSTR_IF_AXUSER_SECTION 0x8000

#define mmSMI_MSTR_IF_DBG_HBW_BASE 0x1000007FFCC62B00ull
#define SMI_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define SMI_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmSMI_MSTR_IF_DBG_LBW_BASE 0x1000007FFCC62B80ull
#define SMI_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define SMI_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmSMI_MSTR_IF_CORE_HBW_BASE 0x1000007FFCC62C00ull
#define SMI_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define SMI_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmSMI_MSTR_IF_CORE_LBW_BASE 0x1000007FFCC62D80ull
#define SMI_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define SMI_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmSMI_MSTR_IF_SPECIAL_BASE 0x1000007FFCC62E80ull
#define SMI_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define SMI_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmI2C_S_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFCC63000ull
#define I2C_S_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define I2C_S_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmI2C_S_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFCC63200ull
#define I2C_S_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define I2C_S_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmI2C_S_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFCC63400ull
#define I2C_S_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define I2C_S_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmI2C_S_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFCC63600ull
#define I2C_S_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define I2C_S_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmI2C_S_MSTR_IF_E2E_CRDT_BASE 0x1000007FFCC63800ull
#define I2C_S_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define I2C_S_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmI2C_S_MSTR_IF_AXUSER_BASE 0x1000007FFCC63A80ull
#define I2C_S_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define I2C_S_MSTR_IF_AXUSER_SECTION 0x8000

#define mmI2C_S_MSTR_IF_DBG_HBW_BASE 0x1000007FFCC63B00ull
#define I2C_S_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define I2C_S_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmI2C_S_MSTR_IF_DBG_LBW_BASE 0x1000007FFCC63B80ull
#define I2C_S_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define I2C_S_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmI2C_S_MSTR_IF_CORE_HBW_BASE 0x1000007FFCC63C00ull
#define I2C_S_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define I2C_S_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmI2C_S_MSTR_IF_CORE_LBW_BASE 0x1000007FFCC63D80ull
#define I2C_S_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define I2C_S_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmI2C_S_MSTR_IF_SPECIAL_BASE 0x1000007FFCC63E80ull
#define I2C_S_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define I2C_S_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmPSOC_SVID0_BASE 0x1000007FFCC64000ull
#define PSOC_SVID0_MAX_OFFSET 0x1000
#define PSOC_SVID0_SECTION 0xE800

#define mmPSOC_SVID0_SPECIAL_BASE 0x1000007FFCC64E80ull
#define PSOC_SVID0_SPECIAL_MAX_OFFSET 0x1800
#define PSOC_SVID0_SPECIAL_SECTION 0x1800

#define mmPSOC_SVID1_BASE 0x1000007FFCC65000ull
#define PSOC_SVID1_MAX_OFFSET 0x1000
#define PSOC_SVID1_SECTION 0xE800

#define mmPSOC_SVID1_SPECIAL_BASE 0x1000007FFCC65E80ull
#define PSOC_SVID1_SPECIAL_MAX_OFFSET 0x1800
#define PSOC_SVID1_SPECIAL_SECTION 0x1800

#define mmPSOC_SVID2_BASE 0x1000007FFCC66000ull
#define PSOC_SVID2_MAX_OFFSET 0x1000
#define PSOC_SVID2_SECTION 0xE800

#define mmPSOC_SVID2_SPECIAL_BASE 0x1000007FFCC66E80ull
#define PSOC_SVID2_SPECIAL_MAX_OFFSET 0x1800
#define PSOC_SVID2_SPECIAL_SECTION 0x5180

#define mmPSOC_CPU_PLL_CTRL_BASE 0x1000007FFCC6D000ull
#define PSOC_CPU_PLL_CTRL_MAX_OFFSET 0x3540
#define PSOC_CPU_PLL_CTRL_SECTION 0x3600

#define mmPSOC_CPU_PLL_ASIF_SLV_BASE 0x1000007FFCC6D360ull
#define PSOC_CPU_PLL_ASIF_SLV_MAX_OFFSET 0x3800
#define PSOC_CPU_PLL_ASIF_SLV_SECTION 0xA000

#define mmPSOC_CPU_PLL_DIV_0_RLX_BASE 0x1000007FFCC6D400ull
#define PSOC_CPU_PLL_DIV_0_RLX_MAX_OFFSET 0x1800
#define PSOC_CPU_PLL_DIV_0_RLX_SECTION 0x4000

#define mmPSOC_CPU_PLL_DIV_1_RLX_BASE 0x1000007FFCC6D800ull
#define PSOC_CPU_PLL_DIV_1_RLX_MAX_OFFSET 0xC000
#define PSOC_CPU_PLL_DIV_1_RLX_SECTION 0x2000

#define mmPSOC_CPU_PLL_DIV_2_RLX_BASE 0x1000007FFCC6DA00ull
#define PSOC_CPU_PLL_DIV_2_RLX_MAX_OFFSET 0xC000
#define PSOC_CPU_PLL_DIV_2_RLX_SECTION 0x2000

#define mmPSOC_CPU_PLL_DIV_3_RLX_BASE 0x1000007FFCC6DC00ull
#define PSOC_CPU_PLL_DIV_3_RLX_MAX_OFFSET 0xC000
#define PSOC_CPU_PLL_DIV_3_RLX_SECTION 0x2800

#define mmPSOC_CPU_PLL_SPECIAL_BASE 0x1000007FFCC6DE80ull
#define PSOC_CPU_PLL_SPECIAL_MAX_OFFSET 0x1800
#define PSOC_CPU_PLL_SPECIAL_SECTION 0x1800

#define mmPSOC_VID_PLL_CTRL_BASE 0x1000007FFCC6E000ull
#define PSOC_VID_PLL_CTRL_MAX_OFFSET 0x3540
#define PSOC_VID_PLL_CTRL_SECTION 0x3600

#define mmPSOC_VID_PLL_ASIF_SLV_BASE 0x1000007FFCC6E360ull
#define PSOC_VID_PLL_ASIF_SLV_MAX_OFFSET 0x3800
#define PSOC_VID_PLL_ASIF_SLV_SECTION 0xA000

#define mmPSOC_VID_PLL_DIV_0_RLX_BASE 0x1000007FFCC6E400ull
#define PSOC_VID_PLL_DIV_0_RLX_MAX_OFFSET 0x1800
#define PSOC_VID_PLL_DIV_0_RLX_SECTION 0x4000

#define mmPSOC_VID_PLL_DIV_1_RLX_BASE 0x1000007FFCC6E800ull
#define PSOC_VID_PLL_DIV_1_RLX_MAX_OFFSET 0xC000
#define PSOC_VID_PLL_DIV_1_RLX_SECTION 0x2000

#define mmPSOC_VID_PLL_DIV_2_RLX_BASE 0x1000007FFCC6EA00ull
#define PSOC_VID_PLL_DIV_2_RLX_MAX_OFFSET 0xC000
#define PSOC_VID_PLL_DIV_2_RLX_SECTION 0x2000

#define mmPSOC_VID_PLL_DIV_3_RLX_BASE 0x1000007FFCC6EC00ull
#define PSOC_VID_PLL_DIV_3_RLX_MAX_OFFSET 0xC000
#define PSOC_VID_PLL_DIV_3_RLX_SECTION 0x2800

#define mmPSOC_VID_PLL_SPECIAL_BASE 0x1000007FFCC6EE80ull
#define PSOC_VID_PLL_SPECIAL_MAX_OFFSET 0x1800
#define PSOC_VID_PLL_SPECIAL_SECTION 0x5180

#define mmPSOC_RESET_CONF_BASE 0x1000007FFCC74000ull
#define PSOC_RESET_CONF_MAX_OFFSET 0x1000
#define PSOC_RESET_CONF_SECTION 0xE800

#define mmPSOC_RESET_CONF_SPECIAL_BASE 0x1000007FFCC74E80ull
#define PSOC_RESET_CONF_SPECIAL_MAX_OFFSET 0x1800
#define PSOC_RESET_CONF_SPECIAL_SECTION 0x1800

#define mmPSOC_DFT_APB_BASE 0x1000007FFCC75000ull
#define PSOC_DFT_APB_MAX_OFFSET 0x8000
#define PSOC_DFT_APB_SECTION 0x1000

#define mmPSOC_AVS0_BASE 0x1000007FFCC76000ull
#define PSOC_AVS0_MAX_OFFSET 0x1000
#define PSOC_AVS0_SECTION 0xE800

#define mmPSOC_AVS0_SPECIAL_BASE 0x1000007FFCC76E80ull
#define PSOC_AVS0_SPECIAL_MAX_OFFSET 0x1800
#define PSOC_AVS0_SPECIAL_SECTION 0x1800

#define mmPSOC_AVS1_BASE 0x1000007FFCC77000ull
#define PSOC_AVS1_MAX_OFFSET 0x1000
#define PSOC_AVS1_SECTION 0xE800

#define mmPSOC_AVS1_SPECIAL_BASE 0x1000007FFCC77E80ull
#define PSOC_AVS1_SPECIAL_MAX_OFFSET 0x1800
#define PSOC_AVS1_SPECIAL_SECTION 0x1800

#define mmPSOC_AVS2_BASE 0x1000007FFCC78000ull
#define PSOC_AVS2_MAX_OFFSET 0x1000
#define PSOC_AVS2_SECTION 0xE800

#define mmPSOC_AVS2_SPECIAL_BASE 0x1000007FFCC78E80ull
#define PSOC_AVS2_SPECIAL_MAX_OFFSET 0x1800
#define PSOC_AVS2_SPECIAL_SECTION 0x1800

#define mmPSOC_PWM0_BASE 0x1000007FFCC79000ull
#define PSOC_PWM0_MAX_OFFSET 0x1000
#define PSOC_PWM0_SECTION 0xE800

#define mmPSOC_PWM0_SPECIAL_BASE 0x1000007FFCC79E80ull
#define PSOC_PWM0_SPECIAL_MAX_OFFSET 0x1800
#define PSOC_PWM0_SPECIAL_SECTION 0x1800

#define mmPSOC_PWM1_BASE 0x1000007FFCC7A000ull
#define PSOC_PWM1_MAX_OFFSET 0x1000
#define PSOC_PWM1_SECTION 0xE800

#define mmPSOC_PWM1_SPECIAL_BASE 0x1000007FFCC7AE80ull
#define PSOC_PWM1_SPECIAL_MAX_OFFSET 0x1800
#define PSOC_PWM1_SPECIAL_SECTION 0x1800

#define mmSVID0_AC_BASE 0x1000007FFCC7B000ull
#define SVID0_AC_MAX_OFFSET 0x1000
#define SVID0_AC_SECTION 0xE800

#define mmSVID0_AC_SPECIAL_BASE 0x1000007FFCC7BE80ull
#define SVID0_AC_SPECIAL_MAX_OFFSET 0x1800
#define SVID0_AC_SPECIAL_SECTION 0x1800

#define mmSVID1_AC_BASE 0x1000007FFCC7C000ull
#define SVID1_AC_MAX_OFFSET 0x1000
#define SVID1_AC_SECTION 0xE800

#define mmSVID1_AC_SPECIAL_BASE 0x1000007FFCC7CE80ull
#define SVID1_AC_SPECIAL_MAX_OFFSET 0x1800
#define SVID1_AC_SPECIAL_SECTION 0x1800

#define mmSVID2_AC_BASE 0x1000007FFCC7D000ull
#define SVID2_AC_MAX_OFFSET 0x1000
#define SVID2_AC_SECTION 0xE800

#define mmSVID2_AC_SPECIAL_BASE 0x1000007FFCC7DE80ull
#define SVID2_AC_SPECIAL_MAX_OFFSET 0x1800
#define SVID2_AC_SPECIAL_SECTION 0x1180

#define mmPSOC_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFCC7F000ull
#define PSOC_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define PSOC_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmPSOC_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFCC7F200ull
#define PSOC_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define PSOC_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmPSOC_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFCC7F400ull
#define PSOC_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define PSOC_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmPSOC_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFCC7F600ull
#define PSOC_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define PSOC_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmPSOC_MSTR_IF_E2E_CRDT_BASE 0x1000007FFCC7F800ull
#define PSOC_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define PSOC_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmPSOC_MSTR_IF_AXUSER_BASE 0x1000007FFCC7FA80ull
#define PSOC_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define PSOC_MSTR_IF_AXUSER_SECTION 0x8000

#define mmPSOC_MSTR_IF_DBG_HBW_BASE 0x1000007FFCC7FB00ull
#define PSOC_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define PSOC_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmPSOC_MSTR_IF_DBG_LBW_BASE 0x1000007FFCC7FB80ull
#define PSOC_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define PSOC_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmPSOC_MSTR_IF_CORE_HBW_BASE 0x1000007FFCC7FC00ull
#define PSOC_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define PSOC_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmPSOC_MSTR_IF_CORE_LBW_BASE 0x1000007FFCC7FD80ull
#define PSOC_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define PSOC_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmPSOC_MSTR_IF_SPECIAL_BASE 0x1000007FFCC7FE80ull
#define PSOC_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define PSOC_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmPDMA0_QM_ARC_DCCM_BASE 0x1000007FFCC80000ull
#define PDMA0_QM_ARC_DCCM_MAX_OFFSET 0x4000
#define PDMA0_QM_ARC_DCCM_SECTION 0x8000

#define mmPDMA0_QM_ARC_AUX_BASE 0x1000007FFCC88000ull
#define PDMA0_QM_ARC_AUX_MAX_OFFSET 0x1000
#define PDMA0_QM_ARC_AUX_SECTION 0xE800

#define mmPDMA0_QM_ARC_AUX_SPECIAL_BASE 0x1000007FFCC88E80ull
#define PDMA0_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define PDMA0_QM_ARC_AUX_SPECIAL_SECTION 0x1180

#define mmPDMA0_QM_BASE 0x1000007FFCC8A000ull
#define PDMA0_QM_MAX_OFFSET 0x1000
#define PDMA0_QM_SECTION 0x9000

#define mmPDMA0_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFCC8A900ull
#define PDMA0_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define PDMA0_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmPDMA0_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFCC8A908ull
#define PDMA0_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define PDMA0_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmPDMA0_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFCC8A910ull
#define PDMA0_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define PDMA0_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmPDMA0_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFCC8A918ull
#define PDMA0_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define PDMA0_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmPDMA0_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFCC8A920ull
#define PDMA0_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define PDMA0_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmPDMA0_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFCC8A928ull
#define PDMA0_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define PDMA0_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmPDMA0_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFCC8A930ull
#define PDMA0_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define PDMA0_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmPDMA0_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFCC8A938ull
#define PDMA0_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define PDMA0_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmPDMA0_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFCC8A940ull
#define PDMA0_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define PDMA0_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmPDMA0_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFCC8A948ull
#define PDMA0_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define PDMA0_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmPDMA0_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFCC8A950ull
#define PDMA0_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define PDMA0_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmPDMA0_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFCC8A958ull
#define PDMA0_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define PDMA0_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmPDMA0_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFCC8A960ull
#define PDMA0_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define PDMA0_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmPDMA0_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFCC8A968ull
#define PDMA0_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define PDMA0_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmPDMA0_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFCC8A970ull
#define PDMA0_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define PDMA0_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmPDMA0_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFCC8A978ull
#define PDMA0_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define PDMA0_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmPDMA0_QM_AXUSER_SECURED_BASE 0x1000007FFCC8AB00ull
#define PDMA0_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define PDMA0_QM_AXUSER_SECURED_SECTION 0x8000

#define mmPDMA0_QM_AXUSER_NONSECURED_BASE 0x1000007FFCC8AB80ull
#define PDMA0_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define PDMA0_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmPDMA0_QM_DBG_HBW_BASE 0x1000007FFCC8AC00ull
#define PDMA0_QM_DBG_HBW_MAX_OFFSET 0x5800
#define PDMA0_QM_DBG_HBW_SECTION 0x8000

#define mmPDMA0_QM_DBG_LBW_BASE 0x1000007FFCC8AC80ull
#define PDMA0_QM_DBG_LBW_MAX_OFFSET 0x5800
#define PDMA0_QM_DBG_LBW_SECTION 0x1000

#define mmPDMA0_QM_CGM_BASE 0x1000007FFCC8AD80ull
#define PDMA0_QM_CGM_MAX_OFFSET 0xC000
#define PDMA0_QM_CGM_SECTION 0x1000

#define mmPDMA0_QM_SPECIAL_BASE 0x1000007FFCC8AE80ull
#define PDMA0_QM_SPECIAL_MAX_OFFSET 0x1800
#define PDMA0_QM_SPECIAL_SECTION 0x1800

#define mmPDMA0_CORE_BASE 0x1000007FFCC8B000ull
#define PDMA0_CORE_MAX_OFFSET 0x1000
#define PDMA0_CORE_SECTION 0x8000

#define mmPDMA0_CORE_CTX_AXUSER_BASE 0x1000007FFCC8B800ull
#define PDMA0_CORE_CTX_AXUSER_MAX_OFFSET 0x5000
#define PDMA0_CORE_CTX_AXUSER_SECTION 0x6000

#define mmPDMA0_CORE_CTX_BASE 0x1000007FFCC8B860ull
#define PDMA0_CORE_CTX_MAX_OFFSET 0x9000
#define PDMA0_CORE_CTX_SECTION 0x5A00

#define mmPDMA0_CORE_KDMA_CGM_BASE 0x1000007FFCC8BE00ull
#define PDMA0_CORE_KDMA_CGM_MAX_OFFSET 0xC000
#define PDMA0_CORE_KDMA_CGM_SECTION 0x8000

#define mmPDMA0_CORE_SPECIAL_BASE 0x1000007FFCC8BE80ull
#define PDMA0_CORE_SPECIAL_MAX_OFFSET 0x1800
#define PDMA0_CORE_SPECIAL_SECTION 0x1800

#define mmPDMA0_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFCC8C000ull
#define PDMA0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define PDMA0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmPDMA0_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFCC8C200ull
#define PDMA0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define PDMA0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmPDMA0_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFCC8C400ull
#define PDMA0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define PDMA0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmPDMA0_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFCC8C600ull
#define PDMA0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define PDMA0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmPDMA0_MSTR_IF_E2E_CRDT_BASE 0x1000007FFCC8C800ull
#define PDMA0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define PDMA0_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmPDMA0_MSTR_IF_AXUSER_BASE 0x1000007FFCC8CA80ull
#define PDMA0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define PDMA0_MSTR_IF_AXUSER_SECTION 0x8000

#define mmPDMA0_MSTR_IF_DBG_HBW_BASE 0x1000007FFCC8CB00ull
#define PDMA0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define PDMA0_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmPDMA0_MSTR_IF_DBG_LBW_BASE 0x1000007FFCC8CB80ull
#define PDMA0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define PDMA0_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmPDMA0_MSTR_IF_CORE_HBW_BASE 0x1000007FFCC8CC00ull
#define PDMA0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define PDMA0_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmPDMA0_MSTR_IF_CORE_LBW_BASE 0x1000007FFCC8CD80ull
#define PDMA0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define PDMA0_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmPDMA0_MSTR_IF_SPECIAL_BASE 0x1000007FFCC8CE80ull
#define PDMA0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define PDMA0_MSTR_IF_SPECIAL_SECTION 0x3180

#define mmPDMA1_QM_ARC_DCCM_BASE 0x1000007FFCC90000ull
#define PDMA1_QM_ARC_DCCM_MAX_OFFSET 0x4000
#define PDMA1_QM_ARC_DCCM_SECTION 0x8000

#define mmPDMA1_QM_ARC_AUX_BASE 0x1000007FFCC98000ull
#define PDMA1_QM_ARC_AUX_MAX_OFFSET 0x1000
#define PDMA1_QM_ARC_AUX_SECTION 0xE800

#define mmPDMA1_QM_ARC_AUX_SPECIAL_BASE 0x1000007FFCC98E80ull
#define PDMA1_QM_ARC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define PDMA1_QM_ARC_AUX_SPECIAL_SECTION 0x1180

#define mmPDMA1_QM_BASE 0x1000007FFCC9A000ull
#define PDMA1_QM_MAX_OFFSET 0x1000
#define PDMA1_QM_SECTION 0x9000

#define mmPDMA1_QM_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFCC9A900ull
#define PDMA1_QM_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define PDMA1_QM_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmPDMA1_QM_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFCC9A908ull
#define PDMA1_QM_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define PDMA1_QM_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmPDMA1_QM_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFCC9A910ull
#define PDMA1_QM_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define PDMA1_QM_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmPDMA1_QM_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFCC9A918ull
#define PDMA1_QM_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define PDMA1_QM_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmPDMA1_QM_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFCC9A920ull
#define PDMA1_QM_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define PDMA1_QM_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmPDMA1_QM_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFCC9A928ull
#define PDMA1_QM_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define PDMA1_QM_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmPDMA1_QM_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFCC9A930ull
#define PDMA1_QM_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define PDMA1_QM_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmPDMA1_QM_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFCC9A938ull
#define PDMA1_QM_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define PDMA1_QM_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmPDMA1_QM_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFCC9A940ull
#define PDMA1_QM_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define PDMA1_QM_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmPDMA1_QM_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFCC9A948ull
#define PDMA1_QM_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define PDMA1_QM_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmPDMA1_QM_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFCC9A950ull
#define PDMA1_QM_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define PDMA1_QM_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmPDMA1_QM_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFCC9A958ull
#define PDMA1_QM_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define PDMA1_QM_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmPDMA1_QM_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFCC9A960ull
#define PDMA1_QM_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define PDMA1_QM_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmPDMA1_QM_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFCC9A968ull
#define PDMA1_QM_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define PDMA1_QM_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmPDMA1_QM_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFCC9A970ull
#define PDMA1_QM_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define PDMA1_QM_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmPDMA1_QM_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFCC9A978ull
#define PDMA1_QM_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define PDMA1_QM_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmPDMA1_QM_AXUSER_SECURED_BASE 0x1000007FFCC9AB00ull
#define PDMA1_QM_AXUSER_SECURED_MAX_OFFSET 0x5000
#define PDMA1_QM_AXUSER_SECURED_SECTION 0x8000

#define mmPDMA1_QM_AXUSER_NONSECURED_BASE 0x1000007FFCC9AB80ull
#define PDMA1_QM_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define PDMA1_QM_AXUSER_NONSECURED_SECTION 0x8000

#define mmPDMA1_QM_DBG_HBW_BASE 0x1000007FFCC9AC00ull
#define PDMA1_QM_DBG_HBW_MAX_OFFSET 0x5800
#define PDMA1_QM_DBG_HBW_SECTION 0x8000

#define mmPDMA1_QM_DBG_LBW_BASE 0x1000007FFCC9AC80ull
#define PDMA1_QM_DBG_LBW_MAX_OFFSET 0x5800
#define PDMA1_QM_DBG_LBW_SECTION 0x1000

#define mmPDMA1_QM_CGM_BASE 0x1000007FFCC9AD80ull
#define PDMA1_QM_CGM_MAX_OFFSET 0xC000
#define PDMA1_QM_CGM_SECTION 0x1000

#define mmPDMA1_QM_SPECIAL_BASE 0x1000007FFCC9AE80ull
#define PDMA1_QM_SPECIAL_MAX_OFFSET 0x1800
#define PDMA1_QM_SPECIAL_SECTION 0x1800

#define mmPDMA1_CORE_BASE 0x1000007FFCC9B000ull
#define PDMA1_CORE_MAX_OFFSET 0x1000
#define PDMA1_CORE_SECTION 0x8000

#define mmPDMA1_CORE_CTX_AXUSER_BASE 0x1000007FFCC9B800ull
#define PDMA1_CORE_CTX_AXUSER_MAX_OFFSET 0x5000
#define PDMA1_CORE_CTX_AXUSER_SECTION 0x6000

#define mmPDMA1_CORE_CTX_BASE 0x1000007FFCC9B860ull
#define PDMA1_CORE_CTX_MAX_OFFSET 0x9000
#define PDMA1_CORE_CTX_SECTION 0x5A00

#define mmPDMA1_CORE_KDMA_CGM_BASE 0x1000007FFCC9BE00ull
#define PDMA1_CORE_KDMA_CGM_MAX_OFFSET 0xC000
#define PDMA1_CORE_KDMA_CGM_SECTION 0x8000

#define mmPDMA1_CORE_SPECIAL_BASE 0x1000007FFCC9BE80ull
#define PDMA1_CORE_SPECIAL_MAX_OFFSET 0x1800
#define PDMA1_CORE_SPECIAL_SECTION 0x1800

#define mmPDMA1_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFCC9C000ull
#define PDMA1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define PDMA1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmPDMA1_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFCC9C200ull
#define PDMA1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define PDMA1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmPDMA1_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFCC9C400ull
#define PDMA1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define PDMA1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmPDMA1_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFCC9C600ull
#define PDMA1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define PDMA1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmPDMA1_MSTR_IF_E2E_CRDT_BASE 0x1000007FFCC9C800ull
#define PDMA1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define PDMA1_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmPDMA1_MSTR_IF_AXUSER_BASE 0x1000007FFCC9CA80ull
#define PDMA1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define PDMA1_MSTR_IF_AXUSER_SECTION 0x8000

#define mmPDMA1_MSTR_IF_DBG_HBW_BASE 0x1000007FFCC9CB00ull
#define PDMA1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define PDMA1_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmPDMA1_MSTR_IF_DBG_LBW_BASE 0x1000007FFCC9CB80ull
#define PDMA1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define PDMA1_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmPDMA1_MSTR_IF_CORE_HBW_BASE 0x1000007FFCC9CC00ull
#define PDMA1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define PDMA1_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmPDMA1_MSTR_IF_CORE_LBW_BASE 0x1000007FFCC9CD80ull
#define PDMA1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define PDMA1_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmPDMA1_MSTR_IF_SPECIAL_BASE 0x1000007FFCC9CE80ull
#define PDMA1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define PDMA1_MSTR_IF_SPECIAL_SECTION 0x23180

#define mmCPU_CA53_CFG_BASE 0x1000007FFCCC0000ull
#define CPU_CA53_CFG_MAX_OFFSET 0x1000
#define CPU_CA53_CFG_SECTION 0xE800

#define mmCPU_CA53_CFG_SPECIAL_BASE 0x1000007FFCCC0E80ull
#define CPU_CA53_CFG_SPECIAL_MAX_OFFSET 0x1800
#define CPU_CA53_CFG_SPECIAL_SECTION 0x1800

#define mmCPU_IF_BASE 0x1000007FFCCC1000ull
#define CPU_IF_MAX_OFFSET 0x1000
#define CPU_IF_SECTION 0xE800

#define mmCPU_IF_SPECIAL_BASE 0x1000007FFCCC1E80ull
#define CPU_IF_SPECIAL_MAX_OFFSET 0x1800
#define CPU_IF_SPECIAL_SECTION 0x1800

#define mmCPU_TIMESTAMP_BASE 0x1000007FFCCC2000ull
#define CPU_TIMESTAMP_MAX_OFFSET 0x1000
#define CPU_TIMESTAMP_SECTION 0x1000

#define mmCPU_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFCCC3000ull
#define CPU_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define CPU_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmCPU_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFCCC3200ull
#define CPU_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define CPU_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmCPU_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFCCC3400ull
#define CPU_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define CPU_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmCPU_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFCCC3600ull
#define CPU_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define CPU_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmCPU_MSTR_IF_E2E_CRDT_BASE 0x1000007FFCCC3800ull
#define CPU_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define CPU_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmCPU_MSTR_IF_AXUSER_BASE 0x1000007FFCCC3A80ull
#define CPU_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define CPU_MSTR_IF_AXUSER_SECTION 0x8000

#define mmCPU_MSTR_IF_DBG_HBW_BASE 0x1000007FFCCC3B00ull
#define CPU_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define CPU_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmCPU_MSTR_IF_DBG_LBW_BASE 0x1000007FFCCC3B80ull
#define CPU_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define CPU_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmCPU_MSTR_IF_CORE_HBW_BASE 0x1000007FFCCC3C00ull
#define CPU_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define CPU_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmCPU_MSTR_IF_CORE_LBW_BASE 0x1000007FFCCC3D80ull
#define CPU_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define CPU_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmCPU_MSTR_IF_SPECIAL_BASE 0x1000007FFCCC3E80ull
#define CPU_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define CPU_MSTR_IF_SPECIAL_SECTION 0x3C180

#define mmPMMU_HBW_MMU_BASE 0x1000007FFCD00000ull
#define PMMU_HBW_MMU_MAX_OFFSET 0x1000
#define PMMU_HBW_MMU_SECTION 0xE800

#define mmPMMU_HBW_MMU_SPECIAL_BASE 0x1000007FFCD00E80ull
#define PMMU_HBW_MMU_SPECIAL_MAX_OFFSET 0x1800
#define PMMU_HBW_MMU_SPECIAL_SECTION 0x1800

#define mmPMMU_HBW_STLB_BASE 0x1000007FFCD01000ull
#define PMMU_HBW_STLB_MAX_OFFSET 0x1000
#define PMMU_HBW_STLB_SECTION 0xE800

#define mmPMMU_HBW_STLB_SPECIAL_BASE 0x1000007FFCD01E80ull
#define PMMU_HBW_STLB_SPECIAL_MAX_OFFSET 0x1800
#define PMMU_HBW_STLB_SPECIAL_SECTION 0x1800

#define mmPMMU_HBW_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFCD02000ull
#define PMMU_HBW_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define PMMU_HBW_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmPMMU_HBW_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFCD02200ull
#define PMMU_HBW_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define PMMU_HBW_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmPMMU_HBW_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFCD02400ull
#define PMMU_HBW_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define PMMU_HBW_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmPMMU_HBW_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFCD02600ull
#define PMMU_HBW_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define PMMU_HBW_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmPMMU_HBW_MSTR_IF_E2E_CRDT_BASE 0x1000007FFCD02800ull
#define PMMU_HBW_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define PMMU_HBW_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmPMMU_HBW_MSTR_IF_AXUSER_BASE 0x1000007FFCD02A80ull
#define PMMU_HBW_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define PMMU_HBW_MSTR_IF_AXUSER_SECTION 0x8000

#define mmPMMU_HBW_MSTR_IF_DBG_HBW_BASE 0x1000007FFCD02B00ull
#define PMMU_HBW_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define PMMU_HBW_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmPMMU_HBW_MSTR_IF_DBG_LBW_BASE 0x1000007FFCD02B80ull
#define PMMU_HBW_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define PMMU_HBW_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmPMMU_HBW_MSTR_IF_CORE_HBW_BASE 0x1000007FFCD02C00ull
#define PMMU_HBW_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define PMMU_HBW_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmPMMU_HBW_MSTR_IF_CORE_LBW_BASE 0x1000007FFCD02D80ull
#define PMMU_HBW_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define PMMU_HBW_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmPMMU_HBW_MSTR_IF_SPECIAL_BASE 0x1000007FFCD02E80ull
#define PMMU_HBW_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define PMMU_HBW_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmPMMU_PIF_BASE 0x1000007FFCD03000ull
#define PMMU_PIF_MAX_OFFSET 0x1000
#define PMMU_PIF_SECTION 0xE800

#define mmPMMU_PIF_SPECIAL_BASE 0x1000007FFCD03E80ull
#define PMMU_PIF_SPECIAL_MAX_OFFSET 0x1800
#define PMMU_PIF_SPECIAL_SECTION 0x1800

#define mmPMMU_VID_PLL_CTRL_BASE 0x1000007FFCD05000ull
#define PMMU_VID_PLL_CTRL_MAX_OFFSET 0x3540
#define PMMU_VID_PLL_CTRL_SECTION 0x3600

#define mmPMMU_VID_PLL_ASIF_SLV_BASE 0x1000007FFCD05360ull
#define PMMU_VID_PLL_ASIF_SLV_MAX_OFFSET 0x3800
#define PMMU_VID_PLL_ASIF_SLV_SECTION 0xA000

#define mmPMMU_VID_PLL_DIV_0_RLX_BASE 0x1000007FFCD05400ull
#define PMMU_VID_PLL_DIV_0_RLX_MAX_OFFSET 0x1800
#define PMMU_VID_PLL_DIV_0_RLX_SECTION 0x4000

#define mmPMMU_VID_PLL_DIV_1_RLX_BASE 0x1000007FFCD05800ull
#define PMMU_VID_PLL_DIV_1_RLX_MAX_OFFSET 0xC000
#define PMMU_VID_PLL_DIV_1_RLX_SECTION 0x2000

#define mmPMMU_VID_PLL_DIV_2_RLX_BASE 0x1000007FFCD05A00ull
#define PMMU_VID_PLL_DIV_2_RLX_MAX_OFFSET 0xC000
#define PMMU_VID_PLL_DIV_2_RLX_SECTION 0x2000

#define mmPMMU_VID_PLL_DIV_3_RLX_BASE 0x1000007FFCD05C00ull
#define PMMU_VID_PLL_DIV_3_RLX_MAX_OFFSET 0xC000
#define PMMU_VID_PLL_DIV_3_RLX_SECTION 0x2800

#define mmPMMU_VID_PLL_SPECIAL_BASE 0x1000007FFCD05E80ull
#define PMMU_VID_PLL_SPECIAL_MAX_OFFSET 0x1800
#define PMMU_VID_PLL_SPECIAL_SECTION 0x3A180

#define mmXBAR_MID_0_BASE 0x1000007FFCD40000ull
#define XBAR_MID_0_MAX_OFFSET 0x1000
#define XBAR_MID_0_SECTION 0xE800

#define mmXBAR_MID_0_SPECIAL_BASE 0x1000007FFCD40E80ull
#define XBAR_MID_0_SPECIAL_MAX_OFFSET 0x1800
#define XBAR_MID_0_SPECIAL_SECTION 0x1800

#define mmDCORE0_XBAR_DMA_PLL_CTRL_BASE 0x1000007FFCD41000ull
#define DCORE0_XBAR_DMA_PLL_CTRL_MAX_OFFSET 0x3540
#define DCORE0_XBAR_DMA_PLL_CTRL_SECTION 0x3600

#define mmDCORE0_XBAR_DMA_PLL_ASIF_SLV_BASE 0x1000007FFCD41360ull
#define DCORE0_XBAR_DMA_PLL_ASIF_SLV_MAX_OFFSET 0x3800
#define DCORE0_XBAR_DMA_PLL_ASIF_SLV_SECTION 0xA000

#define mmDCORE0_XBAR_DMA_PLL_DIV_0_RLX_BASE 0x1000007FFCD41400ull
#define DCORE0_XBAR_DMA_PLL_DIV_0_RLX_MAX_OFFSET 0x1800
#define DCORE0_XBAR_DMA_PLL_DIV_0_RLX_SECTION 0x4000

#define mmDCORE0_XBAR_DMA_PLL_DIV_1_RLX_BASE 0x1000007FFCD41800ull
#define DCORE0_XBAR_DMA_PLL_DIV_1_RLX_MAX_OFFSET 0xC000
#define DCORE0_XBAR_DMA_PLL_DIV_1_RLX_SECTION 0x2000

#define mmDCORE0_XBAR_DMA_PLL_DIV_2_RLX_BASE 0x1000007FFCD41A00ull
#define DCORE0_XBAR_DMA_PLL_DIV_2_RLX_MAX_OFFSET 0xC000
#define DCORE0_XBAR_DMA_PLL_DIV_2_RLX_SECTION 0x2000

#define mmDCORE0_XBAR_DMA_PLL_DIV_3_RLX_BASE 0x1000007FFCD41C00ull
#define DCORE0_XBAR_DMA_PLL_DIV_3_RLX_MAX_OFFSET 0xC000
#define DCORE0_XBAR_DMA_PLL_DIV_3_RLX_SECTION 0x2800

#define mmDCORE0_XBAR_DMA_PLL_SPECIAL_BASE 0x1000007FFCD41E80ull
#define DCORE0_XBAR_DMA_PLL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_XBAR_DMA_PLL_SPECIAL_SECTION 0x1800

#define mmDCORE0_XBAR_MMU_PLL_CTRL_BASE 0x1000007FFCD42000ull
#define DCORE0_XBAR_MMU_PLL_CTRL_MAX_OFFSET 0x3540
#define DCORE0_XBAR_MMU_PLL_CTRL_SECTION 0x3600

#define mmDCORE0_XBAR_MMU_PLL_ASIF_SLV_BASE 0x1000007FFCD42360ull
#define DCORE0_XBAR_MMU_PLL_ASIF_SLV_MAX_OFFSET 0x3800
#define DCORE0_XBAR_MMU_PLL_ASIF_SLV_SECTION 0xA000

#define mmDCORE0_XBAR_MMU_PLL_DIV_0_RLX_BASE 0x1000007FFCD42400ull
#define DCORE0_XBAR_MMU_PLL_DIV_0_RLX_MAX_OFFSET 0x1800
#define DCORE0_XBAR_MMU_PLL_DIV_0_RLX_SECTION 0x4000

#define mmDCORE0_XBAR_MMU_PLL_DIV_1_RLX_BASE 0x1000007FFCD42800ull
#define DCORE0_XBAR_MMU_PLL_DIV_1_RLX_MAX_OFFSET 0xC000
#define DCORE0_XBAR_MMU_PLL_DIV_1_RLX_SECTION 0x2000

#define mmDCORE0_XBAR_MMU_PLL_DIV_2_RLX_BASE 0x1000007FFCD42A00ull
#define DCORE0_XBAR_MMU_PLL_DIV_2_RLX_MAX_OFFSET 0xC000
#define DCORE0_XBAR_MMU_PLL_DIV_2_RLX_SECTION 0x2000

#define mmDCORE0_XBAR_MMU_PLL_DIV_3_RLX_BASE 0x1000007FFCD42C00ull
#define DCORE0_XBAR_MMU_PLL_DIV_3_RLX_MAX_OFFSET 0xC000
#define DCORE0_XBAR_MMU_PLL_DIV_3_RLX_SECTION 0x2800

#define mmDCORE0_XBAR_MMU_PLL_SPECIAL_BASE 0x1000007FFCD42E80ull
#define DCORE0_XBAR_MMU_PLL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_XBAR_MMU_PLL_SPECIAL_SECTION 0x1800

#define mmDCORE0_XBAR_IF_PLL_CTRL_BASE 0x1000007FFCD43000ull
#define DCORE0_XBAR_IF_PLL_CTRL_MAX_OFFSET 0x3540
#define DCORE0_XBAR_IF_PLL_CTRL_SECTION 0x3600

#define mmDCORE0_XBAR_IF_PLL_ASIF_SLV_BASE 0x1000007FFCD43360ull
#define DCORE0_XBAR_IF_PLL_ASIF_SLV_MAX_OFFSET 0x3800
#define DCORE0_XBAR_IF_PLL_ASIF_SLV_SECTION 0xA000

#define mmDCORE0_XBAR_IF_PLL_DIV_0_RLX_BASE 0x1000007FFCD43400ull
#define DCORE0_XBAR_IF_PLL_DIV_0_RLX_MAX_OFFSET 0x1800
#define DCORE0_XBAR_IF_PLL_DIV_0_RLX_SECTION 0x4000

#define mmDCORE0_XBAR_IF_PLL_DIV_1_RLX_BASE 0x1000007FFCD43800ull
#define DCORE0_XBAR_IF_PLL_DIV_1_RLX_MAX_OFFSET 0xC000
#define DCORE0_XBAR_IF_PLL_DIV_1_RLX_SECTION 0x2000

#define mmDCORE0_XBAR_IF_PLL_DIV_2_RLX_BASE 0x1000007FFCD43A00ull
#define DCORE0_XBAR_IF_PLL_DIV_2_RLX_MAX_OFFSET 0xC000
#define DCORE0_XBAR_IF_PLL_DIV_2_RLX_SECTION 0x2000

#define mmDCORE0_XBAR_IF_PLL_DIV_3_RLX_BASE 0x1000007FFCD43C00ull
#define DCORE0_XBAR_IF_PLL_DIV_3_RLX_MAX_OFFSET 0xC000
#define DCORE0_XBAR_IF_PLL_DIV_3_RLX_SECTION 0x2800

#define mmDCORE0_XBAR_IF_PLL_SPECIAL_BASE 0x1000007FFCD43E80ull
#define DCORE0_XBAR_IF_PLL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_XBAR_IF_PLL_SPECIAL_SECTION 0x1800

#define mmDCORE0_XBAR_MESH_PLL_CTRL_BASE 0x1000007FFCD44000ull
#define DCORE0_XBAR_MESH_PLL_CTRL_MAX_OFFSET 0x3540
#define DCORE0_XBAR_MESH_PLL_CTRL_SECTION 0x3600

#define mmDCORE0_XBAR_MESH_PLL_ASIF_SLV_BASE 0x1000007FFCD44360ull
#define DCORE0_XBAR_MESH_PLL_ASIF_SLV_MAX_OFFSET 0x3800
#define DCORE0_XBAR_MESH_PLL_ASIF_SLV_SECTION 0xA000

#define mmDCORE0_XBAR_MESH_PLL_DIV_0_RLX_BASE 0x1000007FFCD44400ull
#define DCORE0_XBAR_MESH_PLL_DIV_0_RLX_MAX_OFFSET 0x1800
#define DCORE0_XBAR_MESH_PLL_DIV_0_RLX_SECTION 0x4000

#define mmDCORE0_XBAR_MESH_PLL_DIV_1_RLX_BASE 0x1000007FFCD44800ull
#define DCORE0_XBAR_MESH_PLL_DIV_1_RLX_MAX_OFFSET 0xC000
#define DCORE0_XBAR_MESH_PLL_DIV_1_RLX_SECTION 0x2000

#define mmDCORE0_XBAR_MESH_PLL_DIV_2_RLX_BASE 0x1000007FFCD44A00ull
#define DCORE0_XBAR_MESH_PLL_DIV_2_RLX_MAX_OFFSET 0xC000
#define DCORE0_XBAR_MESH_PLL_DIV_2_RLX_SECTION 0x2000

#define mmDCORE0_XBAR_MESH_PLL_DIV_3_RLX_BASE 0x1000007FFCD44C00ull
#define DCORE0_XBAR_MESH_PLL_DIV_3_RLX_MAX_OFFSET 0xC000
#define DCORE0_XBAR_MESH_PLL_DIV_3_RLX_SECTION 0x2800

#define mmDCORE0_XBAR_MESH_PLL_SPECIAL_BASE 0x1000007FFCD44E80ull
#define DCORE0_XBAR_MESH_PLL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_XBAR_MESH_PLL_SPECIAL_SECTION 0x3180

#define mmXBAR_EDGE_0_BASE 0x1000007FFCD48000ull
#define XBAR_EDGE_0_MAX_OFFSET 0x1000
#define XBAR_EDGE_0_SECTION 0xE800

#define mmXBAR_EDGE_0_SPECIAL_BASE 0x1000007FFCD48E80ull
#define XBAR_EDGE_0_SPECIAL_MAX_OFFSET 0x1800
#define XBAR_EDGE_0_SPECIAL_SECTION 0x7180

#define mmXBAR_MID_1_BASE 0x1000007FFCD50000ull
#define XBAR_MID_1_MAX_OFFSET 0x1000
#define XBAR_MID_1_SECTION 0xE800

#define mmXBAR_MID_1_SPECIAL_BASE 0x1000007FFCD50E80ull
#define XBAR_MID_1_SPECIAL_MAX_OFFSET 0x1800
#define XBAR_MID_1_SPECIAL_SECTION 0x1800

#define mmDCORE1_XBAR_DMA_PLL_CTRL_BASE 0x1000007FFCD51000ull
#define DCORE1_XBAR_DMA_PLL_CTRL_MAX_OFFSET 0x3540
#define DCORE1_XBAR_DMA_PLL_CTRL_SECTION 0x3600

#define mmDCORE1_XBAR_DMA_PLL_ASIF_SLV_BASE 0x1000007FFCD51360ull
#define DCORE1_XBAR_DMA_PLL_ASIF_SLV_MAX_OFFSET 0x3800
#define DCORE1_XBAR_DMA_PLL_ASIF_SLV_SECTION 0xA000

#define mmDCORE1_XBAR_DMA_PLL_DIV_0_RLX_BASE 0x1000007FFCD51400ull
#define DCORE1_XBAR_DMA_PLL_DIV_0_RLX_MAX_OFFSET 0x1800
#define DCORE1_XBAR_DMA_PLL_DIV_0_RLX_SECTION 0x4000

#define mmDCORE1_XBAR_DMA_PLL_DIV_1_RLX_BASE 0x1000007FFCD51800ull
#define DCORE1_XBAR_DMA_PLL_DIV_1_RLX_MAX_OFFSET 0xC000
#define DCORE1_XBAR_DMA_PLL_DIV_1_RLX_SECTION 0x2000

#define mmDCORE1_XBAR_DMA_PLL_DIV_2_RLX_BASE 0x1000007FFCD51A00ull
#define DCORE1_XBAR_DMA_PLL_DIV_2_RLX_MAX_OFFSET 0xC000
#define DCORE1_XBAR_DMA_PLL_DIV_2_RLX_SECTION 0x2000

#define mmDCORE1_XBAR_DMA_PLL_DIV_3_RLX_BASE 0x1000007FFCD51C00ull
#define DCORE1_XBAR_DMA_PLL_DIV_3_RLX_MAX_OFFSET 0xC000
#define DCORE1_XBAR_DMA_PLL_DIV_3_RLX_SECTION 0x2800

#define mmDCORE1_XBAR_DMA_PLL_SPECIAL_BASE 0x1000007FFCD51E80ull
#define DCORE1_XBAR_DMA_PLL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_XBAR_DMA_PLL_SPECIAL_SECTION 0x1800

#define mmDCORE1_XBAR_MMU_PLL_CTRL_BASE 0x1000007FFCD52000ull
#define DCORE1_XBAR_MMU_PLL_CTRL_MAX_OFFSET 0x3540
#define DCORE1_XBAR_MMU_PLL_CTRL_SECTION 0x3600

#define mmDCORE1_XBAR_MMU_PLL_ASIF_SLV_BASE 0x1000007FFCD52360ull
#define DCORE1_XBAR_MMU_PLL_ASIF_SLV_MAX_OFFSET 0x3800
#define DCORE1_XBAR_MMU_PLL_ASIF_SLV_SECTION 0xA000

#define mmDCORE1_XBAR_MMU_PLL_DIV_0_RLX_BASE 0x1000007FFCD52400ull
#define DCORE1_XBAR_MMU_PLL_DIV_0_RLX_MAX_OFFSET 0x1800
#define DCORE1_XBAR_MMU_PLL_DIV_0_RLX_SECTION 0x4000

#define mmDCORE1_XBAR_MMU_PLL_DIV_1_RLX_BASE 0x1000007FFCD52800ull
#define DCORE1_XBAR_MMU_PLL_DIV_1_RLX_MAX_OFFSET 0xC000
#define DCORE1_XBAR_MMU_PLL_DIV_1_RLX_SECTION 0x2000

#define mmDCORE1_XBAR_MMU_PLL_DIV_2_RLX_BASE 0x1000007FFCD52A00ull
#define DCORE1_XBAR_MMU_PLL_DIV_2_RLX_MAX_OFFSET 0xC000
#define DCORE1_XBAR_MMU_PLL_DIV_2_RLX_SECTION 0x2000

#define mmDCORE1_XBAR_MMU_PLL_DIV_3_RLX_BASE 0x1000007FFCD52C00ull
#define DCORE1_XBAR_MMU_PLL_DIV_3_RLX_MAX_OFFSET 0xC000
#define DCORE1_XBAR_MMU_PLL_DIV_3_RLX_SECTION 0x2800

#define mmDCORE1_XBAR_MMU_PLL_SPECIAL_BASE 0x1000007FFCD52E80ull
#define DCORE1_XBAR_MMU_PLL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_XBAR_MMU_PLL_SPECIAL_SECTION 0x1800

#define mmDCORE1_XBAR_IF_PLL_CTRL_BASE 0x1000007FFCD53000ull
#define DCORE1_XBAR_IF_PLL_CTRL_MAX_OFFSET 0x3540
#define DCORE1_XBAR_IF_PLL_CTRL_SECTION 0x3600

#define mmDCORE1_XBAR_IF_PLL_ASIF_SLV_BASE 0x1000007FFCD53360ull
#define DCORE1_XBAR_IF_PLL_ASIF_SLV_MAX_OFFSET 0x3800
#define DCORE1_XBAR_IF_PLL_ASIF_SLV_SECTION 0xA000

#define mmDCORE1_XBAR_IF_PLL_DIV_0_RLX_BASE 0x1000007FFCD53400ull
#define DCORE1_XBAR_IF_PLL_DIV_0_RLX_MAX_OFFSET 0x1800
#define DCORE1_XBAR_IF_PLL_DIV_0_RLX_SECTION 0x4000

#define mmDCORE1_XBAR_IF_PLL_DIV_1_RLX_BASE 0x1000007FFCD53800ull
#define DCORE1_XBAR_IF_PLL_DIV_1_RLX_MAX_OFFSET 0xC000
#define DCORE1_XBAR_IF_PLL_DIV_1_RLX_SECTION 0x2000

#define mmDCORE1_XBAR_IF_PLL_DIV_2_RLX_BASE 0x1000007FFCD53A00ull
#define DCORE1_XBAR_IF_PLL_DIV_2_RLX_MAX_OFFSET 0xC000
#define DCORE1_XBAR_IF_PLL_DIV_2_RLX_SECTION 0x2000

#define mmDCORE1_XBAR_IF_PLL_DIV_3_RLX_BASE 0x1000007FFCD53C00ull
#define DCORE1_XBAR_IF_PLL_DIV_3_RLX_MAX_OFFSET 0xC000
#define DCORE1_XBAR_IF_PLL_DIV_3_RLX_SECTION 0x2800

#define mmDCORE1_XBAR_IF_PLL_SPECIAL_BASE 0x1000007FFCD53E80ull
#define DCORE1_XBAR_IF_PLL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_XBAR_IF_PLL_SPECIAL_SECTION 0x1800

#define mmDCORE1_XBAR_MESH_PLL_CTRL_BASE 0x1000007FFCD54000ull
#define DCORE1_XBAR_MESH_PLL_CTRL_MAX_OFFSET 0x3540
#define DCORE1_XBAR_MESH_PLL_CTRL_SECTION 0x3600

#define mmDCORE1_XBAR_MESH_PLL_ASIF_SLV_BASE 0x1000007FFCD54360ull
#define DCORE1_XBAR_MESH_PLL_ASIF_SLV_MAX_OFFSET 0x3800
#define DCORE1_XBAR_MESH_PLL_ASIF_SLV_SECTION 0xA000

#define mmDCORE1_XBAR_MESH_PLL_DIV_0_RLX_BASE 0x1000007FFCD54400ull
#define DCORE1_XBAR_MESH_PLL_DIV_0_RLX_MAX_OFFSET 0x1800
#define DCORE1_XBAR_MESH_PLL_DIV_0_RLX_SECTION 0x4000

#define mmDCORE1_XBAR_MESH_PLL_DIV_1_RLX_BASE 0x1000007FFCD54800ull
#define DCORE1_XBAR_MESH_PLL_DIV_1_RLX_MAX_OFFSET 0xC000
#define DCORE1_XBAR_MESH_PLL_DIV_1_RLX_SECTION 0x2000

#define mmDCORE1_XBAR_MESH_PLL_DIV_2_RLX_BASE 0x1000007FFCD54A00ull
#define DCORE1_XBAR_MESH_PLL_DIV_2_RLX_MAX_OFFSET 0xC000
#define DCORE1_XBAR_MESH_PLL_DIV_2_RLX_SECTION 0x2000

#define mmDCORE1_XBAR_MESH_PLL_DIV_3_RLX_BASE 0x1000007FFCD54C00ull
#define DCORE1_XBAR_MESH_PLL_DIV_3_RLX_MAX_OFFSET 0xC000
#define DCORE1_XBAR_MESH_PLL_DIV_3_RLX_SECTION 0x2800

#define mmDCORE1_XBAR_MESH_PLL_SPECIAL_BASE 0x1000007FFCD54E80ull
#define DCORE1_XBAR_MESH_PLL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_XBAR_MESH_PLL_SPECIAL_SECTION 0x1800

#define mmDCORE1_XBAR_HBM_PLL_CTRL_BASE 0x1000007FFCD55000ull
#define DCORE1_XBAR_HBM_PLL_CTRL_MAX_OFFSET 0x3540
#define DCORE1_XBAR_HBM_PLL_CTRL_SECTION 0x3600

#define mmDCORE1_XBAR_HBM_PLL_ASIF_SLV_BASE 0x1000007FFCD55360ull
#define DCORE1_XBAR_HBM_PLL_ASIF_SLV_MAX_OFFSET 0x3800
#define DCORE1_XBAR_HBM_PLL_ASIF_SLV_SECTION 0xA000

#define mmDCORE1_XBAR_HBM_PLL_DIV_0_RLX_BASE 0x1000007FFCD55400ull
#define DCORE1_XBAR_HBM_PLL_DIV_0_RLX_MAX_OFFSET 0x1800
#define DCORE1_XBAR_HBM_PLL_DIV_0_RLX_SECTION 0x4000

#define mmDCORE1_XBAR_HBM_PLL_DIV_1_RLX_BASE 0x1000007FFCD55800ull
#define DCORE1_XBAR_HBM_PLL_DIV_1_RLX_MAX_OFFSET 0xC000
#define DCORE1_XBAR_HBM_PLL_DIV_1_RLX_SECTION 0x2000

#define mmDCORE1_XBAR_HBM_PLL_DIV_2_RLX_BASE 0x1000007FFCD55A00ull
#define DCORE1_XBAR_HBM_PLL_DIV_2_RLX_MAX_OFFSET 0xC000
#define DCORE1_XBAR_HBM_PLL_DIV_2_RLX_SECTION 0x2000

#define mmDCORE1_XBAR_HBM_PLL_DIV_3_RLX_BASE 0x1000007FFCD55C00ull
#define DCORE1_XBAR_HBM_PLL_DIV_3_RLX_MAX_OFFSET 0xC000
#define DCORE1_XBAR_HBM_PLL_DIV_3_RLX_SECTION 0x2800

#define mmDCORE1_XBAR_HBM_PLL_SPECIAL_BASE 0x1000007FFCD55E80ull
#define DCORE1_XBAR_HBM_PLL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_XBAR_HBM_PLL_SPECIAL_SECTION 0x2180

#define mmXBAR_EDGE_1_BASE 0x1000007FFCD58000ull
#define XBAR_EDGE_1_MAX_OFFSET 0x1000
#define XBAR_EDGE_1_SECTION 0xE800

#define mmXBAR_EDGE_1_SPECIAL_BASE 0x1000007FFCD58E80ull
#define XBAR_EDGE_1_SPECIAL_MAX_OFFSET 0x1800
#define XBAR_EDGE_1_SPECIAL_SECTION 0x7180

#define mmXBAR_MID_2_BASE 0x1000007FFCD60000ull
#define XBAR_MID_2_MAX_OFFSET 0x1000
#define XBAR_MID_2_SECTION 0xE800

#define mmXBAR_MID_2_SPECIAL_BASE 0x1000007FFCD60E80ull
#define XBAR_MID_2_SPECIAL_MAX_OFFSET 0x1800
#define XBAR_MID_2_SPECIAL_SECTION 0x1800

#define mmDCORE2_XBAR_DMA_PLL_CTRL_BASE 0x1000007FFCD61000ull
#define DCORE2_XBAR_DMA_PLL_CTRL_MAX_OFFSET 0x3540
#define DCORE2_XBAR_DMA_PLL_CTRL_SECTION 0x3600

#define mmDCORE2_XBAR_DMA_PLL_ASIF_SLV_BASE 0x1000007FFCD61360ull
#define DCORE2_XBAR_DMA_PLL_ASIF_SLV_MAX_OFFSET 0x3800
#define DCORE2_XBAR_DMA_PLL_ASIF_SLV_SECTION 0xA000

#define mmDCORE2_XBAR_DMA_PLL_DIV_0_RLX_BASE 0x1000007FFCD61400ull
#define DCORE2_XBAR_DMA_PLL_DIV_0_RLX_MAX_OFFSET 0x1800
#define DCORE2_XBAR_DMA_PLL_DIV_0_RLX_SECTION 0x4000

#define mmDCORE2_XBAR_DMA_PLL_DIV_1_RLX_BASE 0x1000007FFCD61800ull
#define DCORE2_XBAR_DMA_PLL_DIV_1_RLX_MAX_OFFSET 0xC000
#define DCORE2_XBAR_DMA_PLL_DIV_1_RLX_SECTION 0x2000

#define mmDCORE2_XBAR_DMA_PLL_DIV_2_RLX_BASE 0x1000007FFCD61A00ull
#define DCORE2_XBAR_DMA_PLL_DIV_2_RLX_MAX_OFFSET 0xC000
#define DCORE2_XBAR_DMA_PLL_DIV_2_RLX_SECTION 0x2000

#define mmDCORE2_XBAR_DMA_PLL_DIV_3_RLX_BASE 0x1000007FFCD61C00ull
#define DCORE2_XBAR_DMA_PLL_DIV_3_RLX_MAX_OFFSET 0xC000
#define DCORE2_XBAR_DMA_PLL_DIV_3_RLX_SECTION 0x2800

#define mmDCORE2_XBAR_DMA_PLL_SPECIAL_BASE 0x1000007FFCD61E80ull
#define DCORE2_XBAR_DMA_PLL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_XBAR_DMA_PLL_SPECIAL_SECTION 0x1800

#define mmDCORE2_XBAR_MMU_PLL_CTRL_BASE 0x1000007FFCD62000ull
#define DCORE2_XBAR_MMU_PLL_CTRL_MAX_OFFSET 0x3540
#define DCORE2_XBAR_MMU_PLL_CTRL_SECTION 0x3600

#define mmDCORE2_XBAR_MMU_PLL_ASIF_SLV_BASE 0x1000007FFCD62360ull
#define DCORE2_XBAR_MMU_PLL_ASIF_SLV_MAX_OFFSET 0x3800
#define DCORE2_XBAR_MMU_PLL_ASIF_SLV_SECTION 0xA000

#define mmDCORE2_XBAR_MMU_PLL_DIV_0_RLX_BASE 0x1000007FFCD62400ull
#define DCORE2_XBAR_MMU_PLL_DIV_0_RLX_MAX_OFFSET 0x1800
#define DCORE2_XBAR_MMU_PLL_DIV_0_RLX_SECTION 0x4000

#define mmDCORE2_XBAR_MMU_PLL_DIV_1_RLX_BASE 0x1000007FFCD62800ull
#define DCORE2_XBAR_MMU_PLL_DIV_1_RLX_MAX_OFFSET 0xC000
#define DCORE2_XBAR_MMU_PLL_DIV_1_RLX_SECTION 0x2000

#define mmDCORE2_XBAR_MMU_PLL_DIV_2_RLX_BASE 0x1000007FFCD62A00ull
#define DCORE2_XBAR_MMU_PLL_DIV_2_RLX_MAX_OFFSET 0xC000
#define DCORE2_XBAR_MMU_PLL_DIV_2_RLX_SECTION 0x2000

#define mmDCORE2_XBAR_MMU_PLL_DIV_3_RLX_BASE 0x1000007FFCD62C00ull
#define DCORE2_XBAR_MMU_PLL_DIV_3_RLX_MAX_OFFSET 0xC000
#define DCORE2_XBAR_MMU_PLL_DIV_3_RLX_SECTION 0x2800

#define mmDCORE2_XBAR_MMU_PLL_SPECIAL_BASE 0x1000007FFCD62E80ull
#define DCORE2_XBAR_MMU_PLL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_XBAR_MMU_PLL_SPECIAL_SECTION 0x1800

#define mmDCORE2_XBAR_IF_PLL_CTRL_BASE 0x1000007FFCD63000ull
#define DCORE2_XBAR_IF_PLL_CTRL_MAX_OFFSET 0x3540
#define DCORE2_XBAR_IF_PLL_CTRL_SECTION 0x3600

#define mmDCORE2_XBAR_IF_PLL_ASIF_SLV_BASE 0x1000007FFCD63360ull
#define DCORE2_XBAR_IF_PLL_ASIF_SLV_MAX_OFFSET 0x3800
#define DCORE2_XBAR_IF_PLL_ASIF_SLV_SECTION 0xA000

#define mmDCORE2_XBAR_IF_PLL_DIV_0_RLX_BASE 0x1000007FFCD63400ull
#define DCORE2_XBAR_IF_PLL_DIV_0_RLX_MAX_OFFSET 0x1800
#define DCORE2_XBAR_IF_PLL_DIV_0_RLX_SECTION 0x4000

#define mmDCORE2_XBAR_IF_PLL_DIV_1_RLX_BASE 0x1000007FFCD63800ull
#define DCORE2_XBAR_IF_PLL_DIV_1_RLX_MAX_OFFSET 0xC000
#define DCORE2_XBAR_IF_PLL_DIV_1_RLX_SECTION 0x2000

#define mmDCORE2_XBAR_IF_PLL_DIV_2_RLX_BASE 0x1000007FFCD63A00ull
#define DCORE2_XBAR_IF_PLL_DIV_2_RLX_MAX_OFFSET 0xC000
#define DCORE2_XBAR_IF_PLL_DIV_2_RLX_SECTION 0x2000

#define mmDCORE2_XBAR_IF_PLL_DIV_3_RLX_BASE 0x1000007FFCD63C00ull
#define DCORE2_XBAR_IF_PLL_DIV_3_RLX_MAX_OFFSET 0xC000
#define DCORE2_XBAR_IF_PLL_DIV_3_RLX_SECTION 0x2800

#define mmDCORE2_XBAR_IF_PLL_SPECIAL_BASE 0x1000007FFCD63E80ull
#define DCORE2_XBAR_IF_PLL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_XBAR_IF_PLL_SPECIAL_SECTION 0x1800

#define mmDCORE2_XBAR_BANK_PLL_CTRL_BASE 0x1000007FFCD64000ull
#define DCORE2_XBAR_BANK_PLL_CTRL_MAX_OFFSET 0x3540
#define DCORE2_XBAR_BANK_PLL_CTRL_SECTION 0x3600

#define mmDCORE2_XBAR_BANK_PLL_ASIF_SLV_BASE 0x1000007FFCD64360ull
#define DCORE2_XBAR_BANK_PLL_ASIF_SLV_MAX_OFFSET 0x3800
#define DCORE2_XBAR_BANK_PLL_ASIF_SLV_SECTION 0xA000

#define mmDCORE2_XBAR_BANK_PLL_DIV_0_RLX_BASE 0x1000007FFCD64400ull
#define DCORE2_XBAR_BANK_PLL_DIV_0_RLX_MAX_OFFSET 0x1800
#define DCORE2_XBAR_BANK_PLL_DIV_0_RLX_SECTION 0x4000

#define mmDCORE2_XBAR_BANK_PLL_DIV_1_RLX_BASE 0x1000007FFCD64800ull
#define DCORE2_XBAR_BANK_PLL_DIV_1_RLX_MAX_OFFSET 0xC000
#define DCORE2_XBAR_BANK_PLL_DIV_1_RLX_SECTION 0x2000

#define mmDCORE2_XBAR_BANK_PLL_DIV_2_RLX_BASE 0x1000007FFCD64A00ull
#define DCORE2_XBAR_BANK_PLL_DIV_2_RLX_MAX_OFFSET 0xC000
#define DCORE2_XBAR_BANK_PLL_DIV_2_RLX_SECTION 0x2000

#define mmDCORE2_XBAR_BANK_PLL_DIV_3_RLX_BASE 0x1000007FFCD64C00ull
#define DCORE2_XBAR_BANK_PLL_DIV_3_RLX_MAX_OFFSET 0xC000
#define DCORE2_XBAR_BANK_PLL_DIV_3_RLX_SECTION 0x2800

#define mmDCORE2_XBAR_BANK_PLL_SPECIAL_BASE 0x1000007FFCD64E80ull
#define DCORE2_XBAR_BANK_PLL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_XBAR_BANK_PLL_SPECIAL_SECTION 0x1800

#define mmDCORE2_XBAR_HBM_PLL_CTRL_BASE 0x1000007FFCD65000ull
#define DCORE2_XBAR_HBM_PLL_CTRL_MAX_OFFSET 0x3540
#define DCORE2_XBAR_HBM_PLL_CTRL_SECTION 0x3600

#define mmDCORE2_XBAR_HBM_PLL_ASIF_SLV_BASE 0x1000007FFCD65360ull
#define DCORE2_XBAR_HBM_PLL_ASIF_SLV_MAX_OFFSET 0x3800
#define DCORE2_XBAR_HBM_PLL_ASIF_SLV_SECTION 0xA000

#define mmDCORE2_XBAR_HBM_PLL_DIV_0_RLX_BASE 0x1000007FFCD65400ull
#define DCORE2_XBAR_HBM_PLL_DIV_0_RLX_MAX_OFFSET 0x1800
#define DCORE2_XBAR_HBM_PLL_DIV_0_RLX_SECTION 0x4000

#define mmDCORE2_XBAR_HBM_PLL_DIV_1_RLX_BASE 0x1000007FFCD65800ull
#define DCORE2_XBAR_HBM_PLL_DIV_1_RLX_MAX_OFFSET 0xC000
#define DCORE2_XBAR_HBM_PLL_DIV_1_RLX_SECTION 0x2000

#define mmDCORE2_XBAR_HBM_PLL_DIV_2_RLX_BASE 0x1000007FFCD65A00ull
#define DCORE2_XBAR_HBM_PLL_DIV_2_RLX_MAX_OFFSET 0xC000
#define DCORE2_XBAR_HBM_PLL_DIV_2_RLX_SECTION 0x2000

#define mmDCORE2_XBAR_HBM_PLL_DIV_3_RLX_BASE 0x1000007FFCD65C00ull
#define DCORE2_XBAR_HBM_PLL_DIV_3_RLX_MAX_OFFSET 0xC000
#define DCORE2_XBAR_HBM_PLL_DIV_3_RLX_SECTION 0x2800

#define mmDCORE2_XBAR_HBM_PLL_SPECIAL_BASE 0x1000007FFCD65E80ull
#define DCORE2_XBAR_HBM_PLL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_XBAR_HBM_PLL_SPECIAL_SECTION 0x2180

#define mmXBAR_EDGE_2_BASE 0x1000007FFCD68000ull
#define XBAR_EDGE_2_MAX_OFFSET 0x1000
#define XBAR_EDGE_2_SECTION 0xE800

#define mmXBAR_EDGE_2_SPECIAL_BASE 0x1000007FFCD68E80ull
#define XBAR_EDGE_2_SPECIAL_MAX_OFFSET 0x1800
#define XBAR_EDGE_2_SPECIAL_SECTION 0x7180

#define mmXBAR_MID_3_BASE 0x1000007FFCD70000ull
#define XBAR_MID_3_MAX_OFFSET 0x1000
#define XBAR_MID_3_SECTION 0xE800

#define mmXBAR_MID_3_SPECIAL_BASE 0x1000007FFCD70E80ull
#define XBAR_MID_3_SPECIAL_MAX_OFFSET 0x1800
#define XBAR_MID_3_SPECIAL_SECTION 0x1800

#define mmDCORE3_XBAR_DMA_PLL_CTRL_BASE 0x1000007FFCD71000ull
#define DCORE3_XBAR_DMA_PLL_CTRL_MAX_OFFSET 0x3540
#define DCORE3_XBAR_DMA_PLL_CTRL_SECTION 0x3600

#define mmDCORE3_XBAR_DMA_PLL_ASIF_SLV_BASE 0x1000007FFCD71360ull
#define DCORE3_XBAR_DMA_PLL_ASIF_SLV_MAX_OFFSET 0x3800
#define DCORE3_XBAR_DMA_PLL_ASIF_SLV_SECTION 0xA000

#define mmDCORE3_XBAR_DMA_PLL_DIV_0_RLX_BASE 0x1000007FFCD71400ull
#define DCORE3_XBAR_DMA_PLL_DIV_0_RLX_MAX_OFFSET 0x1800
#define DCORE3_XBAR_DMA_PLL_DIV_0_RLX_SECTION 0x4000

#define mmDCORE3_XBAR_DMA_PLL_DIV_1_RLX_BASE 0x1000007FFCD71800ull
#define DCORE3_XBAR_DMA_PLL_DIV_1_RLX_MAX_OFFSET 0xC000
#define DCORE3_XBAR_DMA_PLL_DIV_1_RLX_SECTION 0x2000

#define mmDCORE3_XBAR_DMA_PLL_DIV_2_RLX_BASE 0x1000007FFCD71A00ull
#define DCORE3_XBAR_DMA_PLL_DIV_2_RLX_MAX_OFFSET 0xC000
#define DCORE3_XBAR_DMA_PLL_DIV_2_RLX_SECTION 0x2000

#define mmDCORE3_XBAR_DMA_PLL_DIV_3_RLX_BASE 0x1000007FFCD71C00ull
#define DCORE3_XBAR_DMA_PLL_DIV_3_RLX_MAX_OFFSET 0xC000
#define DCORE3_XBAR_DMA_PLL_DIV_3_RLX_SECTION 0x2800

#define mmDCORE3_XBAR_DMA_PLL_SPECIAL_BASE 0x1000007FFCD71E80ull
#define DCORE3_XBAR_DMA_PLL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_XBAR_DMA_PLL_SPECIAL_SECTION 0x1800

#define mmDCORE3_XBAR_MMU_PLL_CTRL_BASE 0x1000007FFCD72000ull
#define DCORE3_XBAR_MMU_PLL_CTRL_MAX_OFFSET 0x3540
#define DCORE3_XBAR_MMU_PLL_CTRL_SECTION 0x3600

#define mmDCORE3_XBAR_MMU_PLL_ASIF_SLV_BASE 0x1000007FFCD72360ull
#define DCORE3_XBAR_MMU_PLL_ASIF_SLV_MAX_OFFSET 0x3800
#define DCORE3_XBAR_MMU_PLL_ASIF_SLV_SECTION 0xA000

#define mmDCORE3_XBAR_MMU_PLL_DIV_0_RLX_BASE 0x1000007FFCD72400ull
#define DCORE3_XBAR_MMU_PLL_DIV_0_RLX_MAX_OFFSET 0x1800
#define DCORE3_XBAR_MMU_PLL_DIV_0_RLX_SECTION 0x4000

#define mmDCORE3_XBAR_MMU_PLL_DIV_1_RLX_BASE 0x1000007FFCD72800ull
#define DCORE3_XBAR_MMU_PLL_DIV_1_RLX_MAX_OFFSET 0xC000
#define DCORE3_XBAR_MMU_PLL_DIV_1_RLX_SECTION 0x2000

#define mmDCORE3_XBAR_MMU_PLL_DIV_2_RLX_BASE 0x1000007FFCD72A00ull
#define DCORE3_XBAR_MMU_PLL_DIV_2_RLX_MAX_OFFSET 0xC000
#define DCORE3_XBAR_MMU_PLL_DIV_2_RLX_SECTION 0x2000

#define mmDCORE3_XBAR_MMU_PLL_DIV_3_RLX_BASE 0x1000007FFCD72C00ull
#define DCORE3_XBAR_MMU_PLL_DIV_3_RLX_MAX_OFFSET 0xC000
#define DCORE3_XBAR_MMU_PLL_DIV_3_RLX_SECTION 0x2800

#define mmDCORE3_XBAR_MMU_PLL_SPECIAL_BASE 0x1000007FFCD72E80ull
#define DCORE3_XBAR_MMU_PLL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_XBAR_MMU_PLL_SPECIAL_SECTION 0x1800

#define mmDCORE3_XBAR_IF_PLL_CTRL_BASE 0x1000007FFCD73000ull
#define DCORE3_XBAR_IF_PLL_CTRL_MAX_OFFSET 0x3540
#define DCORE3_XBAR_IF_PLL_CTRL_SECTION 0x3600

#define mmDCORE3_XBAR_IF_PLL_ASIF_SLV_BASE 0x1000007FFCD73360ull
#define DCORE3_XBAR_IF_PLL_ASIF_SLV_MAX_OFFSET 0x3800
#define DCORE3_XBAR_IF_PLL_ASIF_SLV_SECTION 0xA000

#define mmDCORE3_XBAR_IF_PLL_DIV_0_RLX_BASE 0x1000007FFCD73400ull
#define DCORE3_XBAR_IF_PLL_DIV_0_RLX_MAX_OFFSET 0x1800
#define DCORE3_XBAR_IF_PLL_DIV_0_RLX_SECTION 0x4000

#define mmDCORE3_XBAR_IF_PLL_DIV_1_RLX_BASE 0x1000007FFCD73800ull
#define DCORE3_XBAR_IF_PLL_DIV_1_RLX_MAX_OFFSET 0xC000
#define DCORE3_XBAR_IF_PLL_DIV_1_RLX_SECTION 0x2000

#define mmDCORE3_XBAR_IF_PLL_DIV_2_RLX_BASE 0x1000007FFCD73A00ull
#define DCORE3_XBAR_IF_PLL_DIV_2_RLX_MAX_OFFSET 0xC000
#define DCORE3_XBAR_IF_PLL_DIV_2_RLX_SECTION 0x2000

#define mmDCORE3_XBAR_IF_PLL_DIV_3_RLX_BASE 0x1000007FFCD73C00ull
#define DCORE3_XBAR_IF_PLL_DIV_3_RLX_MAX_OFFSET 0xC000
#define DCORE3_XBAR_IF_PLL_DIV_3_RLX_SECTION 0x2800

#define mmDCORE3_XBAR_IF_PLL_SPECIAL_BASE 0x1000007FFCD73E80ull
#define DCORE3_XBAR_IF_PLL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_XBAR_IF_PLL_SPECIAL_SECTION 0x1800

#define mmDCORE3_XBAR_BANK_PLL_CTRL_BASE 0x1000007FFCD74000ull
#define DCORE3_XBAR_BANK_PLL_CTRL_MAX_OFFSET 0x3540
#define DCORE3_XBAR_BANK_PLL_CTRL_SECTION 0x3600

#define mmDCORE3_XBAR_BANK_PLL_ASIF_SLV_BASE 0x1000007FFCD74360ull
#define DCORE3_XBAR_BANK_PLL_ASIF_SLV_MAX_OFFSET 0x3800
#define DCORE3_XBAR_BANK_PLL_ASIF_SLV_SECTION 0xA000

#define mmDCORE3_XBAR_BANK_PLL_DIV_0_RLX_BASE 0x1000007FFCD74400ull
#define DCORE3_XBAR_BANK_PLL_DIV_0_RLX_MAX_OFFSET 0x1800
#define DCORE3_XBAR_BANK_PLL_DIV_0_RLX_SECTION 0x4000

#define mmDCORE3_XBAR_BANK_PLL_DIV_1_RLX_BASE 0x1000007FFCD74800ull
#define DCORE3_XBAR_BANK_PLL_DIV_1_RLX_MAX_OFFSET 0xC000
#define DCORE3_XBAR_BANK_PLL_DIV_1_RLX_SECTION 0x2000

#define mmDCORE3_XBAR_BANK_PLL_DIV_2_RLX_BASE 0x1000007FFCD74A00ull
#define DCORE3_XBAR_BANK_PLL_DIV_2_RLX_MAX_OFFSET 0xC000
#define DCORE3_XBAR_BANK_PLL_DIV_2_RLX_SECTION 0x2000

#define mmDCORE3_XBAR_BANK_PLL_DIV_3_RLX_BASE 0x1000007FFCD74C00ull
#define DCORE3_XBAR_BANK_PLL_DIV_3_RLX_MAX_OFFSET 0xC000
#define DCORE3_XBAR_BANK_PLL_DIV_3_RLX_SECTION 0x2800

#define mmDCORE3_XBAR_BANK_PLL_SPECIAL_BASE 0x1000007FFCD74E80ull
#define DCORE3_XBAR_BANK_PLL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_XBAR_BANK_PLL_SPECIAL_SECTION 0x3180

#define mmXBAR_EDGE_3_BASE 0x1000007FFCD78000ull
#define XBAR_EDGE_3_MAX_OFFSET 0x1000
#define XBAR_EDGE_3_SECTION 0xE800

#define mmXBAR_EDGE_3_SPECIAL_BASE 0x1000007FFCD78E80ull
#define XBAR_EDGE_3_SPECIAL_MAX_OFFSET 0x1800
#define XBAR_EDGE_3_SPECIAL_SECTION 0x7180

#define mmPCIE_PMA_0_BASE 0x1000007FFCD80000ull
#define PCIE_PMA_0_MAX_OFFSET 0x40000
#define PCIE_PMA_0_SECTION 0x40000

#define mmPCIE_PMA_1_BASE 0x1000007FFCDC0000ull
#define PCIE_PMA_1_MAX_OFFSET 0x40000
#define PCIE_PMA_1_SECTION 0x40000

#define mmSFT0_HBW_RTR_IF0_RTR_CTRL_BASE 0x1000007FFCE40000ull
#define SFT0_HBW_RTR_IF0_RTR_CTRL_MAX_OFFSET 0x1000
#define SFT0_HBW_RTR_IF0_RTR_CTRL_SECTION 0xE800

#define mmSFT0_HBW_RTR_IF0_RTR_CTRL_SPECIAL_BASE 0x1000007FFCE40E80ull
#define SFT0_HBW_RTR_IF0_RTR_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define SFT0_HBW_RTR_IF0_RTR_CTRL_SPECIAL_SECTION 0x1800

#define mmSFT0_HBW_RTR_IF0_RTR_H3_BASE 0x1000007FFCE41000ull
#define SFT0_HBW_RTR_IF0_RTR_H3_MAX_OFFSET 0x1000
#define SFT0_HBW_RTR_IF0_RTR_H3_SECTION 0xE800

#define mmSFT0_HBW_RTR_IF0_RTR_H3_SPECIAL_BASE 0x1000007FFCE41E80ull
#define SFT0_HBW_RTR_IF0_RTR_H3_SPECIAL_MAX_OFFSET 0x1800
#define SFT0_HBW_RTR_IF0_RTR_H3_SPECIAL_SECTION 0x1800

#define mmSFT0_HBW_RTR_IF0_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFCE42000ull
#define SFT0_HBW_RTR_IF0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define SFT0_HBW_RTR_IF0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmSFT0_HBW_RTR_IF0_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFCE42200ull
#define SFT0_HBW_RTR_IF0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define SFT0_HBW_RTR_IF0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmSFT0_HBW_RTR_IF0_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFCE42400ull
#define SFT0_HBW_RTR_IF0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define SFT0_HBW_RTR_IF0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmSFT0_HBW_RTR_IF0_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFCE42600ull
#define SFT0_HBW_RTR_IF0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define SFT0_HBW_RTR_IF0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmSFT0_HBW_RTR_IF0_MSTR_IF_E2E_CRDT_BASE 0x1000007FFCE42800ull
#define SFT0_HBW_RTR_IF0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define SFT0_HBW_RTR_IF0_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmSFT0_HBW_RTR_IF0_MSTR_IF_AXUSER_BASE 0x1000007FFCE42A80ull
#define SFT0_HBW_RTR_IF0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define SFT0_HBW_RTR_IF0_MSTR_IF_AXUSER_SECTION 0x8000

#define mmSFT0_HBW_RTR_IF0_MSTR_IF_DBG_HBW_BASE 0x1000007FFCE42B00ull
#define SFT0_HBW_RTR_IF0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define SFT0_HBW_RTR_IF0_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmSFT0_HBW_RTR_IF0_MSTR_IF_DBG_LBW_BASE 0x1000007FFCE42B80ull
#define SFT0_HBW_RTR_IF0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define SFT0_HBW_RTR_IF0_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmSFT0_HBW_RTR_IF0_MSTR_IF_CORE_HBW_BASE 0x1000007FFCE42C00ull
#define SFT0_HBW_RTR_IF0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define SFT0_HBW_RTR_IF0_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmSFT0_HBW_RTR_IF0_MSTR_IF_CORE_LBW_BASE 0x1000007FFCE42D80ull
#define SFT0_HBW_RTR_IF0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define SFT0_HBW_RTR_IF0_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmSFT0_HBW_RTR_IF0_MSTR_IF_SPECIAL_BASE 0x1000007FFCE42E80ull
#define SFT0_HBW_RTR_IF0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define SFT0_HBW_RTR_IF0_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmSFT0_HBW_RTR_IF0_ADDR_DEC_HBW_BASE 0x1000007FFCE43000ull
#define SFT0_HBW_RTR_IF0_ADDR_DEC_HBW_MAX_OFFSET 0x4000
#define SFT0_HBW_RTR_IF0_ADDR_DEC_HBW_SECTION 0x4000

#define mmSFT0_HBW_RTR_IF0_ADDR_DEC_LBW_BASE 0x1000007FFCE43400ull
#define SFT0_HBW_RTR_IF0_ADDR_DEC_LBW_MAX_OFFSET 0xA600
#define SFT0_HBW_RTR_IF0_ADDR_DEC_LBW_SECTION 0xA800

#define mmSFT0_HBW_RTR_IF0_ADDR_DEC_SPECIAL_BASE 0x1000007FFCE43E80ull
#define SFT0_HBW_RTR_IF0_ADDR_DEC_SPECIAL_MAX_OFFSET 0x1800
#define SFT0_HBW_RTR_IF0_ADDR_DEC_SPECIAL_SECTION 0x1800

#define mmSFT0_HBW_RTR_IF1_RTR_CTRL_BASE 0x1000007FFCE44000ull
#define SFT0_HBW_RTR_IF1_RTR_CTRL_MAX_OFFSET 0x1000
#define SFT0_HBW_RTR_IF1_RTR_CTRL_SECTION 0xE800

#define mmSFT0_HBW_RTR_IF1_RTR_CTRL_SPECIAL_BASE 0x1000007FFCE44E80ull
#define SFT0_HBW_RTR_IF1_RTR_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define SFT0_HBW_RTR_IF1_RTR_CTRL_SPECIAL_SECTION 0x1800

#define mmSFT0_HBW_RTR_IF1_RTR_H3_BASE 0x1000007FFCE45000ull
#define SFT0_HBW_RTR_IF1_RTR_H3_MAX_OFFSET 0x1000
#define SFT0_HBW_RTR_IF1_RTR_H3_SECTION 0xE800

#define mmSFT0_HBW_RTR_IF1_RTR_H3_SPECIAL_BASE 0x1000007FFCE45E80ull
#define SFT0_HBW_RTR_IF1_RTR_H3_SPECIAL_MAX_OFFSET 0x1800
#define SFT0_HBW_RTR_IF1_RTR_H3_SPECIAL_SECTION 0x1800

#define mmSFT0_HBW_RTR_IF1_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFCE46000ull
#define SFT0_HBW_RTR_IF1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define SFT0_HBW_RTR_IF1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmSFT0_HBW_RTR_IF1_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFCE46200ull
#define SFT0_HBW_RTR_IF1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define SFT0_HBW_RTR_IF1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmSFT0_HBW_RTR_IF1_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFCE46400ull
#define SFT0_HBW_RTR_IF1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define SFT0_HBW_RTR_IF1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmSFT0_HBW_RTR_IF1_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFCE46600ull
#define SFT0_HBW_RTR_IF1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define SFT0_HBW_RTR_IF1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmSFT0_HBW_RTR_IF1_MSTR_IF_E2E_CRDT_BASE 0x1000007FFCE46800ull
#define SFT0_HBW_RTR_IF1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define SFT0_HBW_RTR_IF1_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmSFT0_HBW_RTR_IF1_MSTR_IF_AXUSER_BASE 0x1000007FFCE46A80ull
#define SFT0_HBW_RTR_IF1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define SFT0_HBW_RTR_IF1_MSTR_IF_AXUSER_SECTION 0x8000

#define mmSFT0_HBW_RTR_IF1_MSTR_IF_DBG_HBW_BASE 0x1000007FFCE46B00ull
#define SFT0_HBW_RTR_IF1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define SFT0_HBW_RTR_IF1_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmSFT0_HBW_RTR_IF1_MSTR_IF_DBG_LBW_BASE 0x1000007FFCE46B80ull
#define SFT0_HBW_RTR_IF1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define SFT0_HBW_RTR_IF1_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmSFT0_HBW_RTR_IF1_MSTR_IF_CORE_HBW_BASE 0x1000007FFCE46C00ull
#define SFT0_HBW_RTR_IF1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define SFT0_HBW_RTR_IF1_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmSFT0_HBW_RTR_IF1_MSTR_IF_CORE_LBW_BASE 0x1000007FFCE46D80ull
#define SFT0_HBW_RTR_IF1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define SFT0_HBW_RTR_IF1_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmSFT0_HBW_RTR_IF1_MSTR_IF_SPECIAL_BASE 0x1000007FFCE46E80ull
#define SFT0_HBW_RTR_IF1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define SFT0_HBW_RTR_IF1_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmSFT0_HBW_RTR_IF1_ADDR_DEC_HBW_BASE 0x1000007FFCE47000ull
#define SFT0_HBW_RTR_IF1_ADDR_DEC_HBW_MAX_OFFSET 0x4000
#define SFT0_HBW_RTR_IF1_ADDR_DEC_HBW_SECTION 0x4000

#define mmSFT0_HBW_RTR_IF1_ADDR_DEC_LBW_BASE 0x1000007FFCE47400ull
#define SFT0_HBW_RTR_IF1_ADDR_DEC_LBW_MAX_OFFSET 0xA600
#define SFT0_HBW_RTR_IF1_ADDR_DEC_LBW_SECTION 0xA800

#define mmSFT0_HBW_RTR_IF1_ADDR_DEC_SPECIAL_BASE 0x1000007FFCE47E80ull
#define SFT0_HBW_RTR_IF1_ADDR_DEC_SPECIAL_MAX_OFFSET 0x1800
#define SFT0_HBW_RTR_IF1_ADDR_DEC_SPECIAL_SECTION 0x1800

#define mmSFT0_LBW_RTR_IF_RTR_CTRL_BASE 0x1000007FFCE48000ull
#define SFT0_LBW_RTR_IF_RTR_CTRL_MAX_OFFSET 0x1000
#define SFT0_LBW_RTR_IF_RTR_CTRL_SECTION 0xE800

#define mmSFT0_LBW_RTR_IF_RTR_CTRL_SPECIAL_BASE 0x1000007FFCE48E80ull
#define SFT0_LBW_RTR_IF_RTR_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define SFT0_LBW_RTR_IF_RTR_CTRL_SPECIAL_SECTION 0x1800

#define mmSFT0_LBW_RTR_IF_RTR_H3_BASE 0x1000007FFCE49000ull
#define SFT0_LBW_RTR_IF_RTR_H3_MAX_OFFSET 0x1000
#define SFT0_LBW_RTR_IF_RTR_H3_SECTION 0xE800

#define mmSFT0_LBW_RTR_IF_RTR_H3_SPECIAL_BASE 0x1000007FFCE49E80ull
#define SFT0_LBW_RTR_IF_RTR_H3_SPECIAL_MAX_OFFSET 0x1800
#define SFT0_LBW_RTR_IF_RTR_H3_SPECIAL_SECTION 0x1800

#define mmSFT0_LBW_RTR_IF_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFCE4A000ull
#define SFT0_LBW_RTR_IF_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define SFT0_LBW_RTR_IF_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmSFT0_LBW_RTR_IF_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFCE4A200ull
#define SFT0_LBW_RTR_IF_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define SFT0_LBW_RTR_IF_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmSFT0_LBW_RTR_IF_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFCE4A400ull
#define SFT0_LBW_RTR_IF_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define SFT0_LBW_RTR_IF_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmSFT0_LBW_RTR_IF_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFCE4A600ull
#define SFT0_LBW_RTR_IF_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define SFT0_LBW_RTR_IF_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmSFT0_LBW_RTR_IF_MSTR_IF_E2E_CRDT_BASE 0x1000007FFCE4A800ull
#define SFT0_LBW_RTR_IF_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define SFT0_LBW_RTR_IF_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmSFT0_LBW_RTR_IF_MSTR_IF_AXUSER_BASE 0x1000007FFCE4AA80ull
#define SFT0_LBW_RTR_IF_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define SFT0_LBW_RTR_IF_MSTR_IF_AXUSER_SECTION 0x8000

#define mmSFT0_LBW_RTR_IF_MSTR_IF_DBG_HBW_BASE 0x1000007FFCE4AB00ull
#define SFT0_LBW_RTR_IF_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define SFT0_LBW_RTR_IF_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmSFT0_LBW_RTR_IF_MSTR_IF_DBG_LBW_BASE 0x1000007FFCE4AB80ull
#define SFT0_LBW_RTR_IF_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define SFT0_LBW_RTR_IF_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmSFT0_LBW_RTR_IF_MSTR_IF_CORE_HBW_BASE 0x1000007FFCE4AC00ull
#define SFT0_LBW_RTR_IF_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define SFT0_LBW_RTR_IF_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmSFT0_LBW_RTR_IF_MSTR_IF_CORE_LBW_BASE 0x1000007FFCE4AD80ull
#define SFT0_LBW_RTR_IF_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define SFT0_LBW_RTR_IF_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmSFT0_LBW_RTR_IF_MSTR_IF_SPECIAL_BASE 0x1000007FFCE4AE80ull
#define SFT0_LBW_RTR_IF_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define SFT0_LBW_RTR_IF_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmSFT0_LBW_RTR_IF_ADDR_DEC_HBW_BASE 0x1000007FFCE4B000ull
#define SFT0_LBW_RTR_IF_ADDR_DEC_HBW_MAX_OFFSET 0x4000
#define SFT0_LBW_RTR_IF_ADDR_DEC_HBW_SECTION 0x4000

#define mmSFT0_LBW_RTR_IF_ADDR_DEC_LBW_BASE 0x1000007FFCE4B400ull
#define SFT0_LBW_RTR_IF_ADDR_DEC_LBW_MAX_OFFSET 0xA600
#define SFT0_LBW_RTR_IF_ADDR_DEC_LBW_SECTION 0xA800

#define mmSFT0_LBW_RTR_IF_ADDR_DEC_SPECIAL_BASE 0x1000007FFCE4BE80ull
#define SFT0_LBW_RTR_IF_ADDR_DEC_SPECIAL_MAX_OFFSET 0x1800
#define SFT0_LBW_RTR_IF_ADDR_DEC_SPECIAL_SECTION 0x1800

#define mmSFT0_BASE 0x1000007FFCE4C000ull
#define SFT0_MAX_OFFSET 0x1000
#define SFT0_SECTION 0xE800

#define mmSFT0_SPECIAL_BASE 0x1000007FFCE4CE80ull
#define SFT0_SPECIAL_MAX_OFFSET 0x1800
#define SFT0_SPECIAL_SECTION 0x3180

#define mmSFT1_HBW_RTR_IF0_RTR_CTRL_BASE 0x1000007FFCE50000ull
#define SFT1_HBW_RTR_IF0_RTR_CTRL_MAX_OFFSET 0x1000
#define SFT1_HBW_RTR_IF0_RTR_CTRL_SECTION 0xE800

#define mmSFT1_HBW_RTR_IF0_RTR_CTRL_SPECIAL_BASE 0x1000007FFCE50E80ull
#define SFT1_HBW_RTR_IF0_RTR_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define SFT1_HBW_RTR_IF0_RTR_CTRL_SPECIAL_SECTION 0x1800

#define mmSFT1_HBW_RTR_IF0_RTR_H3_BASE 0x1000007FFCE51000ull
#define SFT1_HBW_RTR_IF0_RTR_H3_MAX_OFFSET 0x1000
#define SFT1_HBW_RTR_IF0_RTR_H3_SECTION 0xE800

#define mmSFT1_HBW_RTR_IF0_RTR_H3_SPECIAL_BASE 0x1000007FFCE51E80ull
#define SFT1_HBW_RTR_IF0_RTR_H3_SPECIAL_MAX_OFFSET 0x1800
#define SFT1_HBW_RTR_IF0_RTR_H3_SPECIAL_SECTION 0x1800

#define mmSFT1_HBW_RTR_IF0_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFCE52000ull
#define SFT1_HBW_RTR_IF0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define SFT1_HBW_RTR_IF0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmSFT1_HBW_RTR_IF0_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFCE52200ull
#define SFT1_HBW_RTR_IF0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define SFT1_HBW_RTR_IF0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmSFT1_HBW_RTR_IF0_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFCE52400ull
#define SFT1_HBW_RTR_IF0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define SFT1_HBW_RTR_IF0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmSFT1_HBW_RTR_IF0_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFCE52600ull
#define SFT1_HBW_RTR_IF0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define SFT1_HBW_RTR_IF0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmSFT1_HBW_RTR_IF0_MSTR_IF_E2E_CRDT_BASE 0x1000007FFCE52800ull
#define SFT1_HBW_RTR_IF0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define SFT1_HBW_RTR_IF0_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmSFT1_HBW_RTR_IF0_MSTR_IF_AXUSER_BASE 0x1000007FFCE52A80ull
#define SFT1_HBW_RTR_IF0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define SFT1_HBW_RTR_IF0_MSTR_IF_AXUSER_SECTION 0x8000

#define mmSFT1_HBW_RTR_IF0_MSTR_IF_DBG_HBW_BASE 0x1000007FFCE52B00ull
#define SFT1_HBW_RTR_IF0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define SFT1_HBW_RTR_IF0_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmSFT1_HBW_RTR_IF0_MSTR_IF_DBG_LBW_BASE 0x1000007FFCE52B80ull
#define SFT1_HBW_RTR_IF0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define SFT1_HBW_RTR_IF0_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmSFT1_HBW_RTR_IF0_MSTR_IF_CORE_HBW_BASE 0x1000007FFCE52C00ull
#define SFT1_HBW_RTR_IF0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define SFT1_HBW_RTR_IF0_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmSFT1_HBW_RTR_IF0_MSTR_IF_CORE_LBW_BASE 0x1000007FFCE52D80ull
#define SFT1_HBW_RTR_IF0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define SFT1_HBW_RTR_IF0_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmSFT1_HBW_RTR_IF0_MSTR_IF_SPECIAL_BASE 0x1000007FFCE52E80ull
#define SFT1_HBW_RTR_IF0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define SFT1_HBW_RTR_IF0_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmSFT1_HBW_RTR_IF0_ADDR_DEC_HBW_BASE 0x1000007FFCE53000ull
#define SFT1_HBW_RTR_IF0_ADDR_DEC_HBW_MAX_OFFSET 0x4000
#define SFT1_HBW_RTR_IF0_ADDR_DEC_HBW_SECTION 0x4000

#define mmSFT1_HBW_RTR_IF0_ADDR_DEC_LBW_BASE 0x1000007FFCE53400ull
#define SFT1_HBW_RTR_IF0_ADDR_DEC_LBW_MAX_OFFSET 0xA600
#define SFT1_HBW_RTR_IF0_ADDR_DEC_LBW_SECTION 0xA800

#define mmSFT1_HBW_RTR_IF0_ADDR_DEC_SPECIAL_BASE 0x1000007FFCE53E80ull
#define SFT1_HBW_RTR_IF0_ADDR_DEC_SPECIAL_MAX_OFFSET 0x1800
#define SFT1_HBW_RTR_IF0_ADDR_DEC_SPECIAL_SECTION 0x1800

#define mmSFT1_HBW_RTR_IF1_RTR_CTRL_BASE 0x1000007FFCE54000ull
#define SFT1_HBW_RTR_IF1_RTR_CTRL_MAX_OFFSET 0x1000
#define SFT1_HBW_RTR_IF1_RTR_CTRL_SECTION 0xE800

#define mmSFT1_HBW_RTR_IF1_RTR_CTRL_SPECIAL_BASE 0x1000007FFCE54E80ull
#define SFT1_HBW_RTR_IF1_RTR_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define SFT1_HBW_RTR_IF1_RTR_CTRL_SPECIAL_SECTION 0x1800

#define mmSFT1_HBW_RTR_IF1_RTR_H3_BASE 0x1000007FFCE55000ull
#define SFT1_HBW_RTR_IF1_RTR_H3_MAX_OFFSET 0x1000
#define SFT1_HBW_RTR_IF1_RTR_H3_SECTION 0xE800

#define mmSFT1_HBW_RTR_IF1_RTR_H3_SPECIAL_BASE 0x1000007FFCE55E80ull
#define SFT1_HBW_RTR_IF1_RTR_H3_SPECIAL_MAX_OFFSET 0x1800
#define SFT1_HBW_RTR_IF1_RTR_H3_SPECIAL_SECTION 0x1800

#define mmSFT1_HBW_RTR_IF1_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFCE56000ull
#define SFT1_HBW_RTR_IF1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define SFT1_HBW_RTR_IF1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmSFT1_HBW_RTR_IF1_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFCE56200ull
#define SFT1_HBW_RTR_IF1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define SFT1_HBW_RTR_IF1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmSFT1_HBW_RTR_IF1_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFCE56400ull
#define SFT1_HBW_RTR_IF1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define SFT1_HBW_RTR_IF1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmSFT1_HBW_RTR_IF1_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFCE56600ull
#define SFT1_HBW_RTR_IF1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define SFT1_HBW_RTR_IF1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmSFT1_HBW_RTR_IF1_MSTR_IF_E2E_CRDT_BASE 0x1000007FFCE56800ull
#define SFT1_HBW_RTR_IF1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define SFT1_HBW_RTR_IF1_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmSFT1_HBW_RTR_IF1_MSTR_IF_AXUSER_BASE 0x1000007FFCE56A80ull
#define SFT1_HBW_RTR_IF1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define SFT1_HBW_RTR_IF1_MSTR_IF_AXUSER_SECTION 0x8000

#define mmSFT1_HBW_RTR_IF1_MSTR_IF_DBG_HBW_BASE 0x1000007FFCE56B00ull
#define SFT1_HBW_RTR_IF1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define SFT1_HBW_RTR_IF1_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmSFT1_HBW_RTR_IF1_MSTR_IF_DBG_LBW_BASE 0x1000007FFCE56B80ull
#define SFT1_HBW_RTR_IF1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define SFT1_HBW_RTR_IF1_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmSFT1_HBW_RTR_IF1_MSTR_IF_CORE_HBW_BASE 0x1000007FFCE56C00ull
#define SFT1_HBW_RTR_IF1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define SFT1_HBW_RTR_IF1_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmSFT1_HBW_RTR_IF1_MSTR_IF_CORE_LBW_BASE 0x1000007FFCE56D80ull
#define SFT1_HBW_RTR_IF1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define SFT1_HBW_RTR_IF1_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmSFT1_HBW_RTR_IF1_MSTR_IF_SPECIAL_BASE 0x1000007FFCE56E80ull
#define SFT1_HBW_RTR_IF1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define SFT1_HBW_RTR_IF1_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmSFT1_HBW_RTR_IF1_ADDR_DEC_HBW_BASE 0x1000007FFCE57000ull
#define SFT1_HBW_RTR_IF1_ADDR_DEC_HBW_MAX_OFFSET 0x4000
#define SFT1_HBW_RTR_IF1_ADDR_DEC_HBW_SECTION 0x4000

#define mmSFT1_HBW_RTR_IF1_ADDR_DEC_LBW_BASE 0x1000007FFCE57400ull
#define SFT1_HBW_RTR_IF1_ADDR_DEC_LBW_MAX_OFFSET 0xA600
#define SFT1_HBW_RTR_IF1_ADDR_DEC_LBW_SECTION 0xA800

#define mmSFT1_HBW_RTR_IF1_ADDR_DEC_SPECIAL_BASE 0x1000007FFCE57E80ull
#define SFT1_HBW_RTR_IF1_ADDR_DEC_SPECIAL_MAX_OFFSET 0x1800
#define SFT1_HBW_RTR_IF1_ADDR_DEC_SPECIAL_SECTION 0x1800

#define mmSFT1_LBW_RTR_IF_RTR_CTRL_BASE 0x1000007FFCE58000ull
#define SFT1_LBW_RTR_IF_RTR_CTRL_MAX_OFFSET 0x1000
#define SFT1_LBW_RTR_IF_RTR_CTRL_SECTION 0xE800

#define mmSFT1_LBW_RTR_IF_RTR_CTRL_SPECIAL_BASE 0x1000007FFCE58E80ull
#define SFT1_LBW_RTR_IF_RTR_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define SFT1_LBW_RTR_IF_RTR_CTRL_SPECIAL_SECTION 0x1800

#define mmSFT1_LBW_RTR_IF_RTR_H3_BASE 0x1000007FFCE59000ull
#define SFT1_LBW_RTR_IF_RTR_H3_MAX_OFFSET 0x1000
#define SFT1_LBW_RTR_IF_RTR_H3_SECTION 0xE800

#define mmSFT1_LBW_RTR_IF_RTR_H3_SPECIAL_BASE 0x1000007FFCE59E80ull
#define SFT1_LBW_RTR_IF_RTR_H3_SPECIAL_MAX_OFFSET 0x1800
#define SFT1_LBW_RTR_IF_RTR_H3_SPECIAL_SECTION 0x1800

#define mmSFT1_LBW_RTR_IF_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFCE5A000ull
#define SFT1_LBW_RTR_IF_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define SFT1_LBW_RTR_IF_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmSFT1_LBW_RTR_IF_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFCE5A200ull
#define SFT1_LBW_RTR_IF_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define SFT1_LBW_RTR_IF_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmSFT1_LBW_RTR_IF_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFCE5A400ull
#define SFT1_LBW_RTR_IF_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define SFT1_LBW_RTR_IF_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmSFT1_LBW_RTR_IF_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFCE5A600ull
#define SFT1_LBW_RTR_IF_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define SFT1_LBW_RTR_IF_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmSFT1_LBW_RTR_IF_MSTR_IF_E2E_CRDT_BASE 0x1000007FFCE5A800ull
#define SFT1_LBW_RTR_IF_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define SFT1_LBW_RTR_IF_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmSFT1_LBW_RTR_IF_MSTR_IF_AXUSER_BASE 0x1000007FFCE5AA80ull
#define SFT1_LBW_RTR_IF_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define SFT1_LBW_RTR_IF_MSTR_IF_AXUSER_SECTION 0x8000

#define mmSFT1_LBW_RTR_IF_MSTR_IF_DBG_HBW_BASE 0x1000007FFCE5AB00ull
#define SFT1_LBW_RTR_IF_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define SFT1_LBW_RTR_IF_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmSFT1_LBW_RTR_IF_MSTR_IF_DBG_LBW_BASE 0x1000007FFCE5AB80ull
#define SFT1_LBW_RTR_IF_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define SFT1_LBW_RTR_IF_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmSFT1_LBW_RTR_IF_MSTR_IF_CORE_HBW_BASE 0x1000007FFCE5AC00ull
#define SFT1_LBW_RTR_IF_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define SFT1_LBW_RTR_IF_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmSFT1_LBW_RTR_IF_MSTR_IF_CORE_LBW_BASE 0x1000007FFCE5AD80ull
#define SFT1_LBW_RTR_IF_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define SFT1_LBW_RTR_IF_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmSFT1_LBW_RTR_IF_MSTR_IF_SPECIAL_BASE 0x1000007FFCE5AE80ull
#define SFT1_LBW_RTR_IF_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define SFT1_LBW_RTR_IF_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmSFT1_LBW_RTR_IF_ADDR_DEC_HBW_BASE 0x1000007FFCE5B000ull
#define SFT1_LBW_RTR_IF_ADDR_DEC_HBW_MAX_OFFSET 0x4000
#define SFT1_LBW_RTR_IF_ADDR_DEC_HBW_SECTION 0x4000

#define mmSFT1_LBW_RTR_IF_ADDR_DEC_LBW_BASE 0x1000007FFCE5B400ull
#define SFT1_LBW_RTR_IF_ADDR_DEC_LBW_MAX_OFFSET 0xA600
#define SFT1_LBW_RTR_IF_ADDR_DEC_LBW_SECTION 0xA800

#define mmSFT1_LBW_RTR_IF_ADDR_DEC_SPECIAL_BASE 0x1000007FFCE5BE80ull
#define SFT1_LBW_RTR_IF_ADDR_DEC_SPECIAL_MAX_OFFSET 0x1800
#define SFT1_LBW_RTR_IF_ADDR_DEC_SPECIAL_SECTION 0x1800

#define mmSFT1_BASE 0x1000007FFCE5C000ull
#define SFT1_MAX_OFFSET 0x1000
#define SFT1_SECTION 0xE800

#define mmSFT1_SPECIAL_BASE 0x1000007FFCE5CE80ull
#define SFT1_SPECIAL_MAX_OFFSET 0x1800
#define SFT1_SPECIAL_SECTION 0x3180

#define mmSFT2_HBW_RTR_IF0_RTR_CTRL_BASE 0x1000007FFCE60000ull
#define SFT2_HBW_RTR_IF0_RTR_CTRL_MAX_OFFSET 0x1000
#define SFT2_HBW_RTR_IF0_RTR_CTRL_SECTION 0xE800

#define mmSFT2_HBW_RTR_IF0_RTR_CTRL_SPECIAL_BASE 0x1000007FFCE60E80ull
#define SFT2_HBW_RTR_IF0_RTR_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define SFT2_HBW_RTR_IF0_RTR_CTRL_SPECIAL_SECTION 0x1800

#define mmSFT2_HBW_RTR_IF0_RTR_H3_BASE 0x1000007FFCE61000ull
#define SFT2_HBW_RTR_IF0_RTR_H3_MAX_OFFSET 0x1000
#define SFT2_HBW_RTR_IF0_RTR_H3_SECTION 0xE800

#define mmSFT2_HBW_RTR_IF0_RTR_H3_SPECIAL_BASE 0x1000007FFCE61E80ull
#define SFT2_HBW_RTR_IF0_RTR_H3_SPECIAL_MAX_OFFSET 0x1800
#define SFT2_HBW_RTR_IF0_RTR_H3_SPECIAL_SECTION 0x1800

#define mmSFT2_HBW_RTR_IF0_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFCE62000ull
#define SFT2_HBW_RTR_IF0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define SFT2_HBW_RTR_IF0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmSFT2_HBW_RTR_IF0_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFCE62200ull
#define SFT2_HBW_RTR_IF0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define SFT2_HBW_RTR_IF0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmSFT2_HBW_RTR_IF0_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFCE62400ull
#define SFT2_HBW_RTR_IF0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define SFT2_HBW_RTR_IF0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmSFT2_HBW_RTR_IF0_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFCE62600ull
#define SFT2_HBW_RTR_IF0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define SFT2_HBW_RTR_IF0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmSFT2_HBW_RTR_IF0_MSTR_IF_E2E_CRDT_BASE 0x1000007FFCE62800ull
#define SFT2_HBW_RTR_IF0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define SFT2_HBW_RTR_IF0_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmSFT2_HBW_RTR_IF0_MSTR_IF_AXUSER_BASE 0x1000007FFCE62A80ull
#define SFT2_HBW_RTR_IF0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define SFT2_HBW_RTR_IF0_MSTR_IF_AXUSER_SECTION 0x8000

#define mmSFT2_HBW_RTR_IF0_MSTR_IF_DBG_HBW_BASE 0x1000007FFCE62B00ull
#define SFT2_HBW_RTR_IF0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define SFT2_HBW_RTR_IF0_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmSFT2_HBW_RTR_IF0_MSTR_IF_DBG_LBW_BASE 0x1000007FFCE62B80ull
#define SFT2_HBW_RTR_IF0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define SFT2_HBW_RTR_IF0_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmSFT2_HBW_RTR_IF0_MSTR_IF_CORE_HBW_BASE 0x1000007FFCE62C00ull
#define SFT2_HBW_RTR_IF0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define SFT2_HBW_RTR_IF0_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmSFT2_HBW_RTR_IF0_MSTR_IF_CORE_LBW_BASE 0x1000007FFCE62D80ull
#define SFT2_HBW_RTR_IF0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define SFT2_HBW_RTR_IF0_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmSFT2_HBW_RTR_IF0_MSTR_IF_SPECIAL_BASE 0x1000007FFCE62E80ull
#define SFT2_HBW_RTR_IF0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define SFT2_HBW_RTR_IF0_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmSFT2_HBW_RTR_IF0_ADDR_DEC_HBW_BASE 0x1000007FFCE63000ull
#define SFT2_HBW_RTR_IF0_ADDR_DEC_HBW_MAX_OFFSET 0x4000
#define SFT2_HBW_RTR_IF0_ADDR_DEC_HBW_SECTION 0x4000

#define mmSFT2_HBW_RTR_IF0_ADDR_DEC_LBW_BASE 0x1000007FFCE63400ull
#define SFT2_HBW_RTR_IF0_ADDR_DEC_LBW_MAX_OFFSET 0xA600
#define SFT2_HBW_RTR_IF0_ADDR_DEC_LBW_SECTION 0xA800

#define mmSFT2_HBW_RTR_IF0_ADDR_DEC_SPECIAL_BASE 0x1000007FFCE63E80ull
#define SFT2_HBW_RTR_IF0_ADDR_DEC_SPECIAL_MAX_OFFSET 0x1800
#define SFT2_HBW_RTR_IF0_ADDR_DEC_SPECIAL_SECTION 0x1800

#define mmSFT2_HBW_RTR_IF1_RTR_CTRL_BASE 0x1000007FFCE64000ull
#define SFT2_HBW_RTR_IF1_RTR_CTRL_MAX_OFFSET 0x1000
#define SFT2_HBW_RTR_IF1_RTR_CTRL_SECTION 0xE800

#define mmSFT2_HBW_RTR_IF1_RTR_CTRL_SPECIAL_BASE 0x1000007FFCE64E80ull
#define SFT2_HBW_RTR_IF1_RTR_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define SFT2_HBW_RTR_IF1_RTR_CTRL_SPECIAL_SECTION 0x1800

#define mmSFT2_HBW_RTR_IF1_RTR_H3_BASE 0x1000007FFCE65000ull
#define SFT2_HBW_RTR_IF1_RTR_H3_MAX_OFFSET 0x1000
#define SFT2_HBW_RTR_IF1_RTR_H3_SECTION 0xE800

#define mmSFT2_HBW_RTR_IF1_RTR_H3_SPECIAL_BASE 0x1000007FFCE65E80ull
#define SFT2_HBW_RTR_IF1_RTR_H3_SPECIAL_MAX_OFFSET 0x1800
#define SFT2_HBW_RTR_IF1_RTR_H3_SPECIAL_SECTION 0x1800

#define mmSFT2_HBW_RTR_IF1_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFCE66000ull
#define SFT2_HBW_RTR_IF1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define SFT2_HBW_RTR_IF1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmSFT2_HBW_RTR_IF1_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFCE66200ull
#define SFT2_HBW_RTR_IF1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define SFT2_HBW_RTR_IF1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmSFT2_HBW_RTR_IF1_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFCE66400ull
#define SFT2_HBW_RTR_IF1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define SFT2_HBW_RTR_IF1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmSFT2_HBW_RTR_IF1_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFCE66600ull
#define SFT2_HBW_RTR_IF1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define SFT2_HBW_RTR_IF1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmSFT2_HBW_RTR_IF1_MSTR_IF_E2E_CRDT_BASE 0x1000007FFCE66800ull
#define SFT2_HBW_RTR_IF1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define SFT2_HBW_RTR_IF1_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmSFT2_HBW_RTR_IF1_MSTR_IF_AXUSER_BASE 0x1000007FFCE66A80ull
#define SFT2_HBW_RTR_IF1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define SFT2_HBW_RTR_IF1_MSTR_IF_AXUSER_SECTION 0x8000

#define mmSFT2_HBW_RTR_IF1_MSTR_IF_DBG_HBW_BASE 0x1000007FFCE66B00ull
#define SFT2_HBW_RTR_IF1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define SFT2_HBW_RTR_IF1_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmSFT2_HBW_RTR_IF1_MSTR_IF_DBG_LBW_BASE 0x1000007FFCE66B80ull
#define SFT2_HBW_RTR_IF1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define SFT2_HBW_RTR_IF1_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmSFT2_HBW_RTR_IF1_MSTR_IF_CORE_HBW_BASE 0x1000007FFCE66C00ull
#define SFT2_HBW_RTR_IF1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define SFT2_HBW_RTR_IF1_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmSFT2_HBW_RTR_IF1_MSTR_IF_CORE_LBW_BASE 0x1000007FFCE66D80ull
#define SFT2_HBW_RTR_IF1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define SFT2_HBW_RTR_IF1_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmSFT2_HBW_RTR_IF1_MSTR_IF_SPECIAL_BASE 0x1000007FFCE66E80ull
#define SFT2_HBW_RTR_IF1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define SFT2_HBW_RTR_IF1_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmSFT2_HBW_RTR_IF1_ADDR_DEC_HBW_BASE 0x1000007FFCE67000ull
#define SFT2_HBW_RTR_IF1_ADDR_DEC_HBW_MAX_OFFSET 0x4000
#define SFT2_HBW_RTR_IF1_ADDR_DEC_HBW_SECTION 0x4000

#define mmSFT2_HBW_RTR_IF1_ADDR_DEC_LBW_BASE 0x1000007FFCE67400ull
#define SFT2_HBW_RTR_IF1_ADDR_DEC_LBW_MAX_OFFSET 0xA600
#define SFT2_HBW_RTR_IF1_ADDR_DEC_LBW_SECTION 0xA800

#define mmSFT2_HBW_RTR_IF1_ADDR_DEC_SPECIAL_BASE 0x1000007FFCE67E80ull
#define SFT2_HBW_RTR_IF1_ADDR_DEC_SPECIAL_MAX_OFFSET 0x1800
#define SFT2_HBW_RTR_IF1_ADDR_DEC_SPECIAL_SECTION 0x1800

#define mmSFT2_LBW_RTR_IF_RTR_CTRL_BASE 0x1000007FFCE68000ull
#define SFT2_LBW_RTR_IF_RTR_CTRL_MAX_OFFSET 0x1000
#define SFT2_LBW_RTR_IF_RTR_CTRL_SECTION 0xE800

#define mmSFT2_LBW_RTR_IF_RTR_CTRL_SPECIAL_BASE 0x1000007FFCE68E80ull
#define SFT2_LBW_RTR_IF_RTR_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define SFT2_LBW_RTR_IF_RTR_CTRL_SPECIAL_SECTION 0x1800

#define mmSFT2_LBW_RTR_IF_RTR_H3_BASE 0x1000007FFCE69000ull
#define SFT2_LBW_RTR_IF_RTR_H3_MAX_OFFSET 0x1000
#define SFT2_LBW_RTR_IF_RTR_H3_SECTION 0xE800

#define mmSFT2_LBW_RTR_IF_RTR_H3_SPECIAL_BASE 0x1000007FFCE69E80ull
#define SFT2_LBW_RTR_IF_RTR_H3_SPECIAL_MAX_OFFSET 0x1800
#define SFT2_LBW_RTR_IF_RTR_H3_SPECIAL_SECTION 0x1800

#define mmSFT2_LBW_RTR_IF_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFCE6A000ull
#define SFT2_LBW_RTR_IF_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define SFT2_LBW_RTR_IF_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmSFT2_LBW_RTR_IF_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFCE6A200ull
#define SFT2_LBW_RTR_IF_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define SFT2_LBW_RTR_IF_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmSFT2_LBW_RTR_IF_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFCE6A400ull
#define SFT2_LBW_RTR_IF_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define SFT2_LBW_RTR_IF_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmSFT2_LBW_RTR_IF_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFCE6A600ull
#define SFT2_LBW_RTR_IF_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define SFT2_LBW_RTR_IF_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmSFT2_LBW_RTR_IF_MSTR_IF_E2E_CRDT_BASE 0x1000007FFCE6A800ull
#define SFT2_LBW_RTR_IF_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define SFT2_LBW_RTR_IF_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmSFT2_LBW_RTR_IF_MSTR_IF_AXUSER_BASE 0x1000007FFCE6AA80ull
#define SFT2_LBW_RTR_IF_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define SFT2_LBW_RTR_IF_MSTR_IF_AXUSER_SECTION 0x8000

#define mmSFT2_LBW_RTR_IF_MSTR_IF_DBG_HBW_BASE 0x1000007FFCE6AB00ull
#define SFT2_LBW_RTR_IF_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define SFT2_LBW_RTR_IF_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmSFT2_LBW_RTR_IF_MSTR_IF_DBG_LBW_BASE 0x1000007FFCE6AB80ull
#define SFT2_LBW_RTR_IF_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define SFT2_LBW_RTR_IF_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmSFT2_LBW_RTR_IF_MSTR_IF_CORE_HBW_BASE 0x1000007FFCE6AC00ull
#define SFT2_LBW_RTR_IF_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define SFT2_LBW_RTR_IF_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmSFT2_LBW_RTR_IF_MSTR_IF_CORE_LBW_BASE 0x1000007FFCE6AD80ull
#define SFT2_LBW_RTR_IF_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define SFT2_LBW_RTR_IF_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmSFT2_LBW_RTR_IF_MSTR_IF_SPECIAL_BASE 0x1000007FFCE6AE80ull
#define SFT2_LBW_RTR_IF_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define SFT2_LBW_RTR_IF_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmSFT2_LBW_RTR_IF_ADDR_DEC_HBW_BASE 0x1000007FFCE6B000ull
#define SFT2_LBW_RTR_IF_ADDR_DEC_HBW_MAX_OFFSET 0x4000
#define SFT2_LBW_RTR_IF_ADDR_DEC_HBW_SECTION 0x4000

#define mmSFT2_LBW_RTR_IF_ADDR_DEC_LBW_BASE 0x1000007FFCE6B400ull
#define SFT2_LBW_RTR_IF_ADDR_DEC_LBW_MAX_OFFSET 0xA600
#define SFT2_LBW_RTR_IF_ADDR_DEC_LBW_SECTION 0xA800

#define mmSFT2_LBW_RTR_IF_ADDR_DEC_SPECIAL_BASE 0x1000007FFCE6BE80ull
#define SFT2_LBW_RTR_IF_ADDR_DEC_SPECIAL_MAX_OFFSET 0x1800
#define SFT2_LBW_RTR_IF_ADDR_DEC_SPECIAL_SECTION 0x1800

#define mmSFT2_BASE 0x1000007FFCE6C000ull
#define SFT2_MAX_OFFSET 0x1000
#define SFT2_SECTION 0xE800

#define mmSFT2_SPECIAL_BASE 0x1000007FFCE6CE80ull
#define SFT2_SPECIAL_MAX_OFFSET 0x1800
#define SFT2_SPECIAL_SECTION 0x3180

#define mmSFT3_HBW_RTR_IF0_RTR_CTRL_BASE 0x1000007FFCE70000ull
#define SFT3_HBW_RTR_IF0_RTR_CTRL_MAX_OFFSET 0x1000
#define SFT3_HBW_RTR_IF0_RTR_CTRL_SECTION 0xE800

#define mmSFT3_HBW_RTR_IF0_RTR_CTRL_SPECIAL_BASE 0x1000007FFCE70E80ull
#define SFT3_HBW_RTR_IF0_RTR_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define SFT3_HBW_RTR_IF0_RTR_CTRL_SPECIAL_SECTION 0x1800

#define mmSFT3_HBW_RTR_IF0_RTR_H3_BASE 0x1000007FFCE71000ull
#define SFT3_HBW_RTR_IF0_RTR_H3_MAX_OFFSET 0x1000
#define SFT3_HBW_RTR_IF0_RTR_H3_SECTION 0xE800

#define mmSFT3_HBW_RTR_IF0_RTR_H3_SPECIAL_BASE 0x1000007FFCE71E80ull
#define SFT3_HBW_RTR_IF0_RTR_H3_SPECIAL_MAX_OFFSET 0x1800
#define SFT3_HBW_RTR_IF0_RTR_H3_SPECIAL_SECTION 0x1800

#define mmSFT3_HBW_RTR_IF0_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFCE72000ull
#define SFT3_HBW_RTR_IF0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define SFT3_HBW_RTR_IF0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmSFT3_HBW_RTR_IF0_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFCE72200ull
#define SFT3_HBW_RTR_IF0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define SFT3_HBW_RTR_IF0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmSFT3_HBW_RTR_IF0_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFCE72400ull
#define SFT3_HBW_RTR_IF0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define SFT3_HBW_RTR_IF0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmSFT3_HBW_RTR_IF0_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFCE72600ull
#define SFT3_HBW_RTR_IF0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define SFT3_HBW_RTR_IF0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmSFT3_HBW_RTR_IF0_MSTR_IF_E2E_CRDT_BASE 0x1000007FFCE72800ull
#define SFT3_HBW_RTR_IF0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define SFT3_HBW_RTR_IF0_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmSFT3_HBW_RTR_IF0_MSTR_IF_AXUSER_BASE 0x1000007FFCE72A80ull
#define SFT3_HBW_RTR_IF0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define SFT3_HBW_RTR_IF0_MSTR_IF_AXUSER_SECTION 0x8000

#define mmSFT3_HBW_RTR_IF0_MSTR_IF_DBG_HBW_BASE 0x1000007FFCE72B00ull
#define SFT3_HBW_RTR_IF0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define SFT3_HBW_RTR_IF0_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmSFT3_HBW_RTR_IF0_MSTR_IF_DBG_LBW_BASE 0x1000007FFCE72B80ull
#define SFT3_HBW_RTR_IF0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define SFT3_HBW_RTR_IF0_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmSFT3_HBW_RTR_IF0_MSTR_IF_CORE_HBW_BASE 0x1000007FFCE72C00ull
#define SFT3_HBW_RTR_IF0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define SFT3_HBW_RTR_IF0_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmSFT3_HBW_RTR_IF0_MSTR_IF_CORE_LBW_BASE 0x1000007FFCE72D80ull
#define SFT3_HBW_RTR_IF0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define SFT3_HBW_RTR_IF0_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmSFT3_HBW_RTR_IF0_MSTR_IF_SPECIAL_BASE 0x1000007FFCE72E80ull
#define SFT3_HBW_RTR_IF0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define SFT3_HBW_RTR_IF0_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmSFT3_HBW_RTR_IF0_ADDR_DEC_HBW_BASE 0x1000007FFCE73000ull
#define SFT3_HBW_RTR_IF0_ADDR_DEC_HBW_MAX_OFFSET 0x4000
#define SFT3_HBW_RTR_IF0_ADDR_DEC_HBW_SECTION 0x4000

#define mmSFT3_HBW_RTR_IF0_ADDR_DEC_LBW_BASE 0x1000007FFCE73400ull
#define SFT3_HBW_RTR_IF0_ADDR_DEC_LBW_MAX_OFFSET 0xA600
#define SFT3_HBW_RTR_IF0_ADDR_DEC_LBW_SECTION 0xA800

#define mmSFT3_HBW_RTR_IF0_ADDR_DEC_SPECIAL_BASE 0x1000007FFCE73E80ull
#define SFT3_HBW_RTR_IF0_ADDR_DEC_SPECIAL_MAX_OFFSET 0x1800
#define SFT3_HBW_RTR_IF0_ADDR_DEC_SPECIAL_SECTION 0x1800

#define mmSFT3_HBW_RTR_IF1_RTR_CTRL_BASE 0x1000007FFCE74000ull
#define SFT3_HBW_RTR_IF1_RTR_CTRL_MAX_OFFSET 0x1000
#define SFT3_HBW_RTR_IF1_RTR_CTRL_SECTION 0xE800

#define mmSFT3_HBW_RTR_IF1_RTR_CTRL_SPECIAL_BASE 0x1000007FFCE74E80ull
#define SFT3_HBW_RTR_IF1_RTR_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define SFT3_HBW_RTR_IF1_RTR_CTRL_SPECIAL_SECTION 0x1800

#define mmSFT3_HBW_RTR_IF1_RTR_H3_BASE 0x1000007FFCE75000ull
#define SFT3_HBW_RTR_IF1_RTR_H3_MAX_OFFSET 0x1000
#define SFT3_HBW_RTR_IF1_RTR_H3_SECTION 0xE800

#define mmSFT3_HBW_RTR_IF1_RTR_H3_SPECIAL_BASE 0x1000007FFCE75E80ull
#define SFT3_HBW_RTR_IF1_RTR_H3_SPECIAL_MAX_OFFSET 0x1800
#define SFT3_HBW_RTR_IF1_RTR_H3_SPECIAL_SECTION 0x1800

#define mmSFT3_HBW_RTR_IF1_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFCE76000ull
#define SFT3_HBW_RTR_IF1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define SFT3_HBW_RTR_IF1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmSFT3_HBW_RTR_IF1_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFCE76200ull
#define SFT3_HBW_RTR_IF1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define SFT3_HBW_RTR_IF1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmSFT3_HBW_RTR_IF1_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFCE76400ull
#define SFT3_HBW_RTR_IF1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define SFT3_HBW_RTR_IF1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmSFT3_HBW_RTR_IF1_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFCE76600ull
#define SFT3_HBW_RTR_IF1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define SFT3_HBW_RTR_IF1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmSFT3_HBW_RTR_IF1_MSTR_IF_E2E_CRDT_BASE 0x1000007FFCE76800ull
#define SFT3_HBW_RTR_IF1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define SFT3_HBW_RTR_IF1_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmSFT3_HBW_RTR_IF1_MSTR_IF_AXUSER_BASE 0x1000007FFCE76A80ull
#define SFT3_HBW_RTR_IF1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define SFT3_HBW_RTR_IF1_MSTR_IF_AXUSER_SECTION 0x8000

#define mmSFT3_HBW_RTR_IF1_MSTR_IF_DBG_HBW_BASE 0x1000007FFCE76B00ull
#define SFT3_HBW_RTR_IF1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define SFT3_HBW_RTR_IF1_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmSFT3_HBW_RTR_IF1_MSTR_IF_DBG_LBW_BASE 0x1000007FFCE76B80ull
#define SFT3_HBW_RTR_IF1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define SFT3_HBW_RTR_IF1_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmSFT3_HBW_RTR_IF1_MSTR_IF_CORE_HBW_BASE 0x1000007FFCE76C00ull
#define SFT3_HBW_RTR_IF1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define SFT3_HBW_RTR_IF1_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmSFT3_HBW_RTR_IF1_MSTR_IF_CORE_LBW_BASE 0x1000007FFCE76D80ull
#define SFT3_HBW_RTR_IF1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define SFT3_HBW_RTR_IF1_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmSFT3_HBW_RTR_IF1_MSTR_IF_SPECIAL_BASE 0x1000007FFCE76E80ull
#define SFT3_HBW_RTR_IF1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define SFT3_HBW_RTR_IF1_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmSFT3_HBW_RTR_IF1_ADDR_DEC_HBW_BASE 0x1000007FFCE77000ull
#define SFT3_HBW_RTR_IF1_ADDR_DEC_HBW_MAX_OFFSET 0x4000
#define SFT3_HBW_RTR_IF1_ADDR_DEC_HBW_SECTION 0x4000

#define mmSFT3_HBW_RTR_IF1_ADDR_DEC_LBW_BASE 0x1000007FFCE77400ull
#define SFT3_HBW_RTR_IF1_ADDR_DEC_LBW_MAX_OFFSET 0xA600
#define SFT3_HBW_RTR_IF1_ADDR_DEC_LBW_SECTION 0xA800

#define mmSFT3_HBW_RTR_IF1_ADDR_DEC_SPECIAL_BASE 0x1000007FFCE77E80ull
#define SFT3_HBW_RTR_IF1_ADDR_DEC_SPECIAL_MAX_OFFSET 0x1800
#define SFT3_HBW_RTR_IF1_ADDR_DEC_SPECIAL_SECTION 0x1800

#define mmSFT3_LBW_RTR_IF_RTR_CTRL_BASE 0x1000007FFCE78000ull
#define SFT3_LBW_RTR_IF_RTR_CTRL_MAX_OFFSET 0x1000
#define SFT3_LBW_RTR_IF_RTR_CTRL_SECTION 0xE800

#define mmSFT3_LBW_RTR_IF_RTR_CTRL_SPECIAL_BASE 0x1000007FFCE78E80ull
#define SFT3_LBW_RTR_IF_RTR_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define SFT3_LBW_RTR_IF_RTR_CTRL_SPECIAL_SECTION 0x1800

#define mmSFT3_LBW_RTR_IF_RTR_H3_BASE 0x1000007FFCE79000ull
#define SFT3_LBW_RTR_IF_RTR_H3_MAX_OFFSET 0x1000
#define SFT3_LBW_RTR_IF_RTR_H3_SECTION 0xE800

#define mmSFT3_LBW_RTR_IF_RTR_H3_SPECIAL_BASE 0x1000007FFCE79E80ull
#define SFT3_LBW_RTR_IF_RTR_H3_SPECIAL_MAX_OFFSET 0x1800
#define SFT3_LBW_RTR_IF_RTR_H3_SPECIAL_SECTION 0x1800

#define mmSFT3_LBW_RTR_IF_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFCE7A000ull
#define SFT3_LBW_RTR_IF_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define SFT3_LBW_RTR_IF_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmSFT3_LBW_RTR_IF_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFCE7A200ull
#define SFT3_LBW_RTR_IF_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define SFT3_LBW_RTR_IF_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmSFT3_LBW_RTR_IF_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFCE7A400ull
#define SFT3_LBW_RTR_IF_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define SFT3_LBW_RTR_IF_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmSFT3_LBW_RTR_IF_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFCE7A600ull
#define SFT3_LBW_RTR_IF_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define SFT3_LBW_RTR_IF_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmSFT3_LBW_RTR_IF_MSTR_IF_E2E_CRDT_BASE 0x1000007FFCE7A800ull
#define SFT3_LBW_RTR_IF_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define SFT3_LBW_RTR_IF_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmSFT3_LBW_RTR_IF_MSTR_IF_AXUSER_BASE 0x1000007FFCE7AA80ull
#define SFT3_LBW_RTR_IF_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define SFT3_LBW_RTR_IF_MSTR_IF_AXUSER_SECTION 0x8000

#define mmSFT3_LBW_RTR_IF_MSTR_IF_DBG_HBW_BASE 0x1000007FFCE7AB00ull
#define SFT3_LBW_RTR_IF_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define SFT3_LBW_RTR_IF_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmSFT3_LBW_RTR_IF_MSTR_IF_DBG_LBW_BASE 0x1000007FFCE7AB80ull
#define SFT3_LBW_RTR_IF_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define SFT3_LBW_RTR_IF_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmSFT3_LBW_RTR_IF_MSTR_IF_CORE_HBW_BASE 0x1000007FFCE7AC00ull
#define SFT3_LBW_RTR_IF_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define SFT3_LBW_RTR_IF_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmSFT3_LBW_RTR_IF_MSTR_IF_CORE_LBW_BASE 0x1000007FFCE7AD80ull
#define SFT3_LBW_RTR_IF_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define SFT3_LBW_RTR_IF_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmSFT3_LBW_RTR_IF_MSTR_IF_SPECIAL_BASE 0x1000007FFCE7AE80ull
#define SFT3_LBW_RTR_IF_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define SFT3_LBW_RTR_IF_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmSFT3_LBW_RTR_IF_ADDR_DEC_HBW_BASE 0x1000007FFCE7B000ull
#define SFT3_LBW_RTR_IF_ADDR_DEC_HBW_MAX_OFFSET 0x4000
#define SFT3_LBW_RTR_IF_ADDR_DEC_HBW_SECTION 0x4000

#define mmSFT3_LBW_RTR_IF_ADDR_DEC_LBW_BASE 0x1000007FFCE7B400ull
#define SFT3_LBW_RTR_IF_ADDR_DEC_LBW_MAX_OFFSET 0xA600
#define SFT3_LBW_RTR_IF_ADDR_DEC_LBW_SECTION 0xA800

#define mmSFT3_LBW_RTR_IF_ADDR_DEC_SPECIAL_BASE 0x1000007FFCE7BE80ull
#define SFT3_LBW_RTR_IF_ADDR_DEC_SPECIAL_MAX_OFFSET 0x1800
#define SFT3_LBW_RTR_IF_ADDR_DEC_SPECIAL_SECTION 0x1800

#define mmSFT3_BASE 0x1000007FFCE7C000ull
#define SFT3_MAX_OFFSET 0x1000
#define SFT3_SECTION 0xE800

#define mmSFT3_SPECIAL_BASE 0x1000007FFCE7CE80ull
#define SFT3_SPECIAL_MAX_OFFSET 0x1800
#define SFT3_SPECIAL_SECTION 0x4180

#define mmARC_FARM_FARM_BASE 0x1000007FFCE81000ull
#define ARC_FARM_FARM_MAX_OFFSET 0x1000
#define ARC_FARM_FARM_SECTION 0xE800

#define mmARC_FARM_FARM_SPECIAL_BASE 0x1000007FFCE81E80ull
#define ARC_FARM_FARM_SPECIAL_MAX_OFFSET 0x1800
#define ARC_FARM_FARM_SPECIAL_SECTION 0x1800

#define mmARC_FARM_FARM_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFCE82000ull
#define ARC_FARM_FARM_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define ARC_FARM_FARM_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmARC_FARM_FARM_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFCE82200ull
#define ARC_FARM_FARM_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define ARC_FARM_FARM_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmARC_FARM_FARM_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFCE82400ull
#define ARC_FARM_FARM_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define ARC_FARM_FARM_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmARC_FARM_FARM_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFCE82600ull
#define ARC_FARM_FARM_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define ARC_FARM_FARM_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmARC_FARM_FARM_MSTR_IF_E2E_CRDT_BASE 0x1000007FFCE82800ull
#define ARC_FARM_FARM_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define ARC_FARM_FARM_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmARC_FARM_FARM_MSTR_IF_AXUSER_BASE 0x1000007FFCE82A80ull
#define ARC_FARM_FARM_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define ARC_FARM_FARM_MSTR_IF_AXUSER_SECTION 0x8000

#define mmARC_FARM_FARM_MSTR_IF_DBG_HBW_BASE 0x1000007FFCE82B00ull
#define ARC_FARM_FARM_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define ARC_FARM_FARM_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmARC_FARM_FARM_MSTR_IF_DBG_LBW_BASE 0x1000007FFCE82B80ull
#define ARC_FARM_FARM_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define ARC_FARM_FARM_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmARC_FARM_FARM_MSTR_IF_CORE_HBW_BASE 0x1000007FFCE82C00ull
#define ARC_FARM_FARM_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define ARC_FARM_FARM_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmARC_FARM_FARM_MSTR_IF_CORE_LBW_BASE 0x1000007FFCE82D80ull
#define ARC_FARM_FARM_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define ARC_FARM_FARM_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmARC_FARM_FARM_MSTR_IF_SPECIAL_BASE 0x1000007FFCE82E80ull
#define ARC_FARM_FARM_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define ARC_FARM_FARM_MSTR_IF_SPECIAL_SECTION 0x5180

#define mmARC_FARM_ARC0_AUX_BASE 0x1000007FFCE88000ull
#define ARC_FARM_ARC0_AUX_MAX_OFFSET 0x1000
#define ARC_FARM_ARC0_AUX_SECTION 0xE800

#define mmARC_FARM_ARC0_AUX_SPECIAL_BASE 0x1000007FFCE88E80ull
#define ARC_FARM_ARC0_AUX_SPECIAL_MAX_OFFSET 0x1800
#define ARC_FARM_ARC0_AUX_SPECIAL_SECTION 0x1800

#define mmARC_FARM_ARC0_DUP_ENG_BASE 0x1000007FFCE89000ull
#define ARC_FARM_ARC0_DUP_ENG_MAX_OFFSET 0x1000
#define ARC_FARM_ARC0_DUP_ENG_SECTION 0x9000

#define mmARC_FARM_ARC0_DUP_ENG_AXUSER_BASE 0x1000007FFCE89900ull
#define ARC_FARM_ARC0_DUP_ENG_AXUSER_MAX_OFFSET 0x5000
#define ARC_FARM_ARC0_DUP_ENG_AXUSER_SECTION 0x5800

#define mmARC_FARM_ARC0_DUP_ENG_SPECIAL_BASE 0x1000007FFCE89E80ull
#define ARC_FARM_ARC0_DUP_ENG_SPECIAL_MAX_OFFSET 0x1800
#define ARC_FARM_ARC0_DUP_ENG_SPECIAL_SECTION 0x1180

#define mmARC_FARM_KDMA_BASE 0x1000007FFCE8B000ull
#define ARC_FARM_KDMA_MAX_OFFSET 0x1000
#define ARC_FARM_KDMA_SECTION 0x8000

#define mmARC_FARM_KDMA_CTX_AXUSER_BASE 0x1000007FFCE8B800ull
#define ARC_FARM_KDMA_CTX_AXUSER_MAX_OFFSET 0x5000
#define ARC_FARM_KDMA_CTX_AXUSER_SECTION 0x6000

#define mmARC_FARM_KDMA_CTX_BASE 0x1000007FFCE8B860ull
#define ARC_FARM_KDMA_CTX_MAX_OFFSET 0x9000
#define ARC_FARM_KDMA_CTX_SECTION 0x5A00

#define mmARC_FARM_KDMA_KDMA_CGM_BASE 0x1000007FFCE8BE00ull
#define ARC_FARM_KDMA_KDMA_CGM_MAX_OFFSET 0xC000
#define ARC_FARM_KDMA_KDMA_CGM_SECTION 0x8000

#define mmARC_FARM_KDMA_SPECIAL_BASE 0x1000007FFCE8BE80ull
#define ARC_FARM_KDMA_SPECIAL_MAX_OFFSET 0x1800
#define ARC_FARM_KDMA_SPECIAL_SECTION 0x1800

#define mmARC_FARM_KDMA_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFCE8C000ull
#define ARC_FARM_KDMA_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define ARC_FARM_KDMA_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmARC_FARM_KDMA_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFCE8C200ull
#define ARC_FARM_KDMA_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define ARC_FARM_KDMA_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmARC_FARM_KDMA_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFCE8C400ull
#define ARC_FARM_KDMA_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define ARC_FARM_KDMA_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmARC_FARM_KDMA_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFCE8C600ull
#define ARC_FARM_KDMA_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define ARC_FARM_KDMA_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmARC_FARM_KDMA_MSTR_IF_E2E_CRDT_BASE 0x1000007FFCE8C800ull
#define ARC_FARM_KDMA_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define ARC_FARM_KDMA_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmARC_FARM_KDMA_MSTR_IF_AXUSER_BASE 0x1000007FFCE8CA80ull
#define ARC_FARM_KDMA_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define ARC_FARM_KDMA_MSTR_IF_AXUSER_SECTION 0x8000

#define mmARC_FARM_KDMA_MSTR_IF_DBG_HBW_BASE 0x1000007FFCE8CB00ull
#define ARC_FARM_KDMA_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define ARC_FARM_KDMA_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmARC_FARM_KDMA_MSTR_IF_DBG_LBW_BASE 0x1000007FFCE8CB80ull
#define ARC_FARM_KDMA_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define ARC_FARM_KDMA_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmARC_FARM_KDMA_MSTR_IF_CORE_HBW_BASE 0x1000007FFCE8CC00ull
#define ARC_FARM_KDMA_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define ARC_FARM_KDMA_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmARC_FARM_KDMA_MSTR_IF_CORE_LBW_BASE 0x1000007FFCE8CD80ull
#define ARC_FARM_KDMA_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define ARC_FARM_KDMA_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmARC_FARM_KDMA_MSTR_IF_SPECIAL_BASE 0x1000007FFCE8CE80ull
#define ARC_FARM_KDMA_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define ARC_FARM_KDMA_MSTR_IF_SPECIAL_SECTION 0x2180

#define mmARC_FARM_ARC0_ACP_ENG_BASE 0x1000007FFCE8F000ull
#define ARC_FARM_ARC0_ACP_ENG_MAX_OFFSET 0x1000
#define ARC_FARM_ARC0_ACP_ENG_SECTION 0xE800

#define mmARC_FARM_ARC0_ACP_ENG_SPECIAL_BASE 0x1000007FFCE8FE80ull
#define ARC_FARM_ARC0_ACP_ENG_SPECIAL_MAX_OFFSET 0x1800
#define ARC_FARM_ARC0_ACP_ENG_SPECIAL_SECTION 0x1800

#define mmARC_FARM_ARC0_DCCM0_BASE 0x1000007FFCE90000ull
#define ARC_FARM_ARC0_DCCM0_MAX_OFFSET 0x4000
#define ARC_FARM_ARC0_DCCM0_SECTION 0x8000

#define mmARC_FARM_ARC0_DCCM1_BASE 0x1000007FFCE98000ull
#define ARC_FARM_ARC0_DCCM1_MAX_OFFSET 0x4000
#define ARC_FARM_ARC0_DCCM1_SECTION 0x10000

#define mmARC_FARM_ARC1_AUX_BASE 0x1000007FFCEA8000ull
#define ARC_FARM_ARC1_AUX_MAX_OFFSET 0x1000
#define ARC_FARM_ARC1_AUX_SECTION 0xE800

#define mmARC_FARM_ARC1_AUX_SPECIAL_BASE 0x1000007FFCEA8E80ull
#define ARC_FARM_ARC1_AUX_SPECIAL_MAX_OFFSET 0x1800
#define ARC_FARM_ARC1_AUX_SPECIAL_SECTION 0x1800

#define mmARC_FARM_ARC1_DUP_ENG_BASE 0x1000007FFCEA9000ull
#define ARC_FARM_ARC1_DUP_ENG_MAX_OFFSET 0x1000
#define ARC_FARM_ARC1_DUP_ENG_SECTION 0x9000

#define mmARC_FARM_ARC1_DUP_ENG_AXUSER_BASE 0x1000007FFCEA9900ull
#define ARC_FARM_ARC1_DUP_ENG_AXUSER_MAX_OFFSET 0x5000
#define ARC_FARM_ARC1_DUP_ENG_AXUSER_SECTION 0x5800

#define mmARC_FARM_ARC1_DUP_ENG_SPECIAL_BASE 0x1000007FFCEA9E80ull
#define ARC_FARM_ARC1_DUP_ENG_SPECIAL_MAX_OFFSET 0x1800
#define ARC_FARM_ARC1_DUP_ENG_SPECIAL_SECTION 0x5180

#define mmARC_FARM_ARC1_ACP_ENG_BASE 0x1000007FFCEAF000ull
#define ARC_FARM_ARC1_ACP_ENG_MAX_OFFSET 0x1000
#define ARC_FARM_ARC1_ACP_ENG_SECTION 0xE800

#define mmARC_FARM_ARC1_ACP_ENG_SPECIAL_BASE 0x1000007FFCEAFE80ull
#define ARC_FARM_ARC1_ACP_ENG_SPECIAL_MAX_OFFSET 0x1800
#define ARC_FARM_ARC1_ACP_ENG_SPECIAL_SECTION 0x1800

#define mmARC_FARM_ARC1_DCCM0_BASE 0x1000007FFCEB0000ull
#define ARC_FARM_ARC1_DCCM0_MAX_OFFSET 0x4000
#define ARC_FARM_ARC1_DCCM0_SECTION 0x8000

#define mmARC_FARM_ARC1_DCCM1_BASE 0x1000007FFCEB8000ull
#define ARC_FARM_ARC1_DCCM1_MAX_OFFSET 0x4000
#define ARC_FARM_ARC1_DCCM1_SECTION 0x10000

#define mmARC_FARM_ARC2_AUX_BASE 0x1000007FFCEC8000ull
#define ARC_FARM_ARC2_AUX_MAX_OFFSET 0x1000
#define ARC_FARM_ARC2_AUX_SECTION 0xE800

#define mmARC_FARM_ARC2_AUX_SPECIAL_BASE 0x1000007FFCEC8E80ull
#define ARC_FARM_ARC2_AUX_SPECIAL_MAX_OFFSET 0x1800
#define ARC_FARM_ARC2_AUX_SPECIAL_SECTION 0x1800

#define mmARC_FARM_ARC2_DUP_ENG_BASE 0x1000007FFCEC9000ull
#define ARC_FARM_ARC2_DUP_ENG_MAX_OFFSET 0x1000
#define ARC_FARM_ARC2_DUP_ENG_SECTION 0x9000

#define mmARC_FARM_ARC2_DUP_ENG_AXUSER_BASE 0x1000007FFCEC9900ull
#define ARC_FARM_ARC2_DUP_ENG_AXUSER_MAX_OFFSET 0x5000
#define ARC_FARM_ARC2_DUP_ENG_AXUSER_SECTION 0x5800

#define mmARC_FARM_ARC2_DUP_ENG_SPECIAL_BASE 0x1000007FFCEC9E80ull
#define ARC_FARM_ARC2_DUP_ENG_SPECIAL_MAX_OFFSET 0x1800
#define ARC_FARM_ARC2_DUP_ENG_SPECIAL_SECTION 0x5180

#define mmARC_FARM_ARC2_ACP_ENG_BASE 0x1000007FFCECF000ull
#define ARC_FARM_ARC2_ACP_ENG_MAX_OFFSET 0x1000
#define ARC_FARM_ARC2_ACP_ENG_SECTION 0xE800

#define mmARC_FARM_ARC2_ACP_ENG_SPECIAL_BASE 0x1000007FFCECFE80ull
#define ARC_FARM_ARC2_ACP_ENG_SPECIAL_MAX_OFFSET 0x1800
#define ARC_FARM_ARC2_ACP_ENG_SPECIAL_SECTION 0x1800

#define mmARC_FARM_ARC2_DCCM0_BASE 0x1000007FFCED0000ull
#define ARC_FARM_ARC2_DCCM0_MAX_OFFSET 0x4000
#define ARC_FARM_ARC2_DCCM0_SECTION 0x8000

#define mmARC_FARM_ARC2_DCCM1_BASE 0x1000007FFCED8000ull
#define ARC_FARM_ARC2_DCCM1_MAX_OFFSET 0x4000
#define ARC_FARM_ARC2_DCCM1_SECTION 0x10000

#define mmARC_FARM_ARC3_AUX_BASE 0x1000007FFCEE8000ull
#define ARC_FARM_ARC3_AUX_MAX_OFFSET 0x1000
#define ARC_FARM_ARC3_AUX_SECTION 0xE800

#define mmARC_FARM_ARC3_AUX_SPECIAL_BASE 0x1000007FFCEE8E80ull
#define ARC_FARM_ARC3_AUX_SPECIAL_MAX_OFFSET 0x1800
#define ARC_FARM_ARC3_AUX_SPECIAL_SECTION 0x1800

#define mmARC_FARM_ARC3_DUP_ENG_BASE 0x1000007FFCEE9000ull
#define ARC_FARM_ARC3_DUP_ENG_MAX_OFFSET 0x1000
#define ARC_FARM_ARC3_DUP_ENG_SECTION 0x9000

#define mmARC_FARM_ARC3_DUP_ENG_AXUSER_BASE 0x1000007FFCEE9900ull
#define ARC_FARM_ARC3_DUP_ENG_AXUSER_MAX_OFFSET 0x5000
#define ARC_FARM_ARC3_DUP_ENG_AXUSER_SECTION 0x5800

#define mmARC_FARM_ARC3_DUP_ENG_SPECIAL_BASE 0x1000007FFCEE9E80ull
#define ARC_FARM_ARC3_DUP_ENG_SPECIAL_MAX_OFFSET 0x1800
#define ARC_FARM_ARC3_DUP_ENG_SPECIAL_SECTION 0x5180

#define mmARC_FARM_ARC3_ACP_ENG_BASE 0x1000007FFCEEF000ull
#define ARC_FARM_ARC3_ACP_ENG_MAX_OFFSET 0x1000
#define ARC_FARM_ARC3_ACP_ENG_SECTION 0xE800

#define mmARC_FARM_ARC3_ACP_ENG_SPECIAL_BASE 0x1000007FFCEEFE80ull
#define ARC_FARM_ARC3_ACP_ENG_SPECIAL_MAX_OFFSET 0x1800
#define ARC_FARM_ARC3_ACP_ENG_SPECIAL_SECTION 0x1800

#define mmARC_FARM_ARC3_DCCM0_BASE 0x1000007FFCEF0000ull
#define ARC_FARM_ARC3_DCCM0_MAX_OFFSET 0x4000
#define ARC_FARM_ARC3_DCCM0_SECTION 0x8000

#define mmARC_FARM_ARC3_DCCM1_BASE 0x1000007FFCEF8000ull
#define ARC_FARM_ARC3_DCCM1_MAX_OFFSET 0x4000
#define ARC_FARM_ARC3_DCCM1_SECTION 0x8000

#define mmPCIE_DEC0_CMD_BASE 0x1000007FFCF00000ull
#define PCIE_DEC0_CMD_MAX_OFFSET 0x1100
#define PCIE_DEC0_CMD_SECTION 0x1000

#define mmPCIE_DEC0_VSI_BASE 0x1000007FFCF01000ull
#define PCIE_DEC0_VSI_MAX_OFFSET 0x6FC0
#define PCIE_DEC0_VSI_SECTION 0x1000

#define mmPCIE_DEC0_L2C_BASE 0x1000007FFCF02000ull
#define PCIE_DEC0_L2C_MAX_OFFSET 0x39C0
#define PCIE_DEC0_L2C_SECTION 0x1000

#define mmPCIE_VDEC0_BRDG_CTRL_BASE 0x1000007FFCF03000ull
#define PCIE_VDEC0_BRDG_CTRL_MAX_OFFSET 0x1000
#define PCIE_VDEC0_BRDG_CTRL_SECTION 0x8000

#define mmPCIE_VDEC0_BRDG_CTRL_AXUSER_MSIX_VCD_BASE 0x1000007FFCF03800ull
#define PCIE_VDEC0_BRDG_CTRL_AXUSER_MSIX_VCD_MAX_OFFSET 0x5000
#define PCIE_VDEC0_BRDG_CTRL_AXUSER_MSIX_VCD_SECTION 0x1000

#define mmPCIE_VDEC0_BRDG_CTRL_AXUSER_MSIX_L2C_BASE 0x1000007FFCF03900ull
#define PCIE_VDEC0_BRDG_CTRL_AXUSER_MSIX_L2C_MAX_OFFSET 0x5000
#define PCIE_VDEC0_BRDG_CTRL_AXUSER_MSIX_L2C_SECTION 0x1000

#define mmPCIE_VDEC0_BRDG_CTRL_AXUSER_MSIX_NRM_BASE 0x1000007FFCF03A00ull
#define PCIE_VDEC0_BRDG_CTRL_AXUSER_MSIX_NRM_MAX_OFFSET 0x5000
#define PCIE_VDEC0_BRDG_CTRL_AXUSER_MSIX_NRM_SECTION 0x1000

#define mmPCIE_VDEC0_BRDG_CTRL_AXUSER_MSIX_ABNRM_BASE 0x1000007FFCF03B00ull
#define PCIE_VDEC0_BRDG_CTRL_AXUSER_MSIX_ABNRM_MAX_OFFSET 0x5000
#define PCIE_VDEC0_BRDG_CTRL_AXUSER_MSIX_ABNRM_SECTION 0x1000

#define mmPCIE_VDEC0_BRDG_CTRL_AXUSER_DEC_BASE 0x1000007FFCF03C00ull
#define PCIE_VDEC0_BRDG_CTRL_AXUSER_DEC_MAX_OFFSET 0x5000
#define PCIE_VDEC0_BRDG_CTRL_AXUSER_DEC_SECTION 0x2800

#define mmPCIE_VDEC0_BRDG_CTRL_SPECIAL_BASE 0x1000007FFCF03E80ull
#define PCIE_VDEC0_BRDG_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define PCIE_VDEC0_BRDG_CTRL_SPECIAL_SECTION 0x1800

#define mmPCIE_VDEC0_CTRL_BASE 0x1000007FFCF04000ull
#define PCIE_VDEC0_CTRL_MAX_OFFSET 0x1000
#define PCIE_VDEC0_CTRL_SECTION 0xE800

#define mmPCIE_VDEC0_CTRL_SPECIAL_BASE 0x1000007FFCF04E80ull
#define PCIE_VDEC0_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define PCIE_VDEC0_CTRL_SPECIAL_SECTION 0x1800

#define mmPCIE_VDEC0_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFCF05000ull
#define PCIE_VDEC0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define PCIE_VDEC0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmPCIE_VDEC0_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFCF05200ull
#define PCIE_VDEC0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define PCIE_VDEC0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmPCIE_VDEC0_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFCF05400ull
#define PCIE_VDEC0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define PCIE_VDEC0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmPCIE_VDEC0_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFCF05600ull
#define PCIE_VDEC0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define PCIE_VDEC0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmPCIE_VDEC0_MSTR_IF_E2E_CRDT_BASE 0x1000007FFCF05800ull
#define PCIE_VDEC0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define PCIE_VDEC0_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmPCIE_VDEC0_MSTR_IF_AXUSER_BASE 0x1000007FFCF05A80ull
#define PCIE_VDEC0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define PCIE_VDEC0_MSTR_IF_AXUSER_SECTION 0x8000

#define mmPCIE_VDEC0_MSTR_IF_DBG_HBW_BASE 0x1000007FFCF05B00ull
#define PCIE_VDEC0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define PCIE_VDEC0_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmPCIE_VDEC0_MSTR_IF_DBG_LBW_BASE 0x1000007FFCF05B80ull
#define PCIE_VDEC0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define PCIE_VDEC0_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmPCIE_VDEC0_MSTR_IF_CORE_HBW_BASE 0x1000007FFCF05C00ull
#define PCIE_VDEC0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define PCIE_VDEC0_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmPCIE_VDEC0_MSTR_IF_CORE_LBW_BASE 0x1000007FFCF05D80ull
#define PCIE_VDEC0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define PCIE_VDEC0_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmPCIE_VDEC0_MSTR_IF_SPECIAL_BASE 0x1000007FFCF05E80ull
#define PCIE_VDEC0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define PCIE_VDEC0_MSTR_IF_SPECIAL_SECTION 0xA180

#define mmPCIE_DEC1_CMD_BASE 0x1000007FFCF10000ull
#define PCIE_DEC1_CMD_MAX_OFFSET 0x1100
#define PCIE_DEC1_CMD_SECTION 0x1000

#define mmPCIE_DEC1_VSI_BASE 0x1000007FFCF11000ull
#define PCIE_DEC1_VSI_MAX_OFFSET 0x6FC0
#define PCIE_DEC1_VSI_SECTION 0x1000

#define mmPCIE_DEC1_L2C_BASE 0x1000007FFCF12000ull
#define PCIE_DEC1_L2C_MAX_OFFSET 0x39C0
#define PCIE_DEC1_L2C_SECTION 0x1000

#define mmPCIE_VDEC1_BRDG_CTRL_BASE 0x1000007FFCF13000ull
#define PCIE_VDEC1_BRDG_CTRL_MAX_OFFSET 0x1000
#define PCIE_VDEC1_BRDG_CTRL_SECTION 0x8000

#define mmPCIE_VDEC1_BRDG_CTRL_AXUSER_MSIX_VCD_BASE 0x1000007FFCF13800ull
#define PCIE_VDEC1_BRDG_CTRL_AXUSER_MSIX_VCD_MAX_OFFSET 0x5000
#define PCIE_VDEC1_BRDG_CTRL_AXUSER_MSIX_VCD_SECTION 0x1000

#define mmPCIE_VDEC1_BRDG_CTRL_AXUSER_MSIX_L2C_BASE 0x1000007FFCF13900ull
#define PCIE_VDEC1_BRDG_CTRL_AXUSER_MSIX_L2C_MAX_OFFSET 0x5000
#define PCIE_VDEC1_BRDG_CTRL_AXUSER_MSIX_L2C_SECTION 0x1000

#define mmPCIE_VDEC1_BRDG_CTRL_AXUSER_MSIX_NRM_BASE 0x1000007FFCF13A00ull
#define PCIE_VDEC1_BRDG_CTRL_AXUSER_MSIX_NRM_MAX_OFFSET 0x5000
#define PCIE_VDEC1_BRDG_CTRL_AXUSER_MSIX_NRM_SECTION 0x1000

#define mmPCIE_VDEC1_BRDG_CTRL_AXUSER_MSIX_ABNRM_BASE 0x1000007FFCF13B00ull
#define PCIE_VDEC1_BRDG_CTRL_AXUSER_MSIX_ABNRM_MAX_OFFSET 0x5000
#define PCIE_VDEC1_BRDG_CTRL_AXUSER_MSIX_ABNRM_SECTION 0x1000

#define mmPCIE_VDEC1_BRDG_CTRL_AXUSER_DEC_BASE 0x1000007FFCF13C00ull
#define PCIE_VDEC1_BRDG_CTRL_AXUSER_DEC_MAX_OFFSET 0x5000
#define PCIE_VDEC1_BRDG_CTRL_AXUSER_DEC_SECTION 0x2800

#define mmPCIE_VDEC1_BRDG_CTRL_SPECIAL_BASE 0x1000007FFCF13E80ull
#define PCIE_VDEC1_BRDG_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define PCIE_VDEC1_BRDG_CTRL_SPECIAL_SECTION 0x1800

#define mmPCIE_VDEC1_CTRL_BASE 0x1000007FFCF14000ull
#define PCIE_VDEC1_CTRL_MAX_OFFSET 0x1000
#define PCIE_VDEC1_CTRL_SECTION 0xE800

#define mmPCIE_VDEC1_CTRL_SPECIAL_BASE 0x1000007FFCF14E80ull
#define PCIE_VDEC1_CTRL_SPECIAL_MAX_OFFSET 0x1800
#define PCIE_VDEC1_CTRL_SPECIAL_SECTION 0x1800

#define mmPCIE_VDEC1_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFCF15000ull
#define PCIE_VDEC1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define PCIE_VDEC1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmPCIE_VDEC1_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFCF15200ull
#define PCIE_VDEC1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define PCIE_VDEC1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmPCIE_VDEC1_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFCF15400ull
#define PCIE_VDEC1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define PCIE_VDEC1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmPCIE_VDEC1_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFCF15600ull
#define PCIE_VDEC1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define PCIE_VDEC1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmPCIE_VDEC1_MSTR_IF_E2E_CRDT_BASE 0x1000007FFCF15800ull
#define PCIE_VDEC1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define PCIE_VDEC1_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmPCIE_VDEC1_MSTR_IF_AXUSER_BASE 0x1000007FFCF15A80ull
#define PCIE_VDEC1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define PCIE_VDEC1_MSTR_IF_AXUSER_SECTION 0x8000

#define mmPCIE_VDEC1_MSTR_IF_DBG_HBW_BASE 0x1000007FFCF15B00ull
#define PCIE_VDEC1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define PCIE_VDEC1_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmPCIE_VDEC1_MSTR_IF_DBG_LBW_BASE 0x1000007FFCF15B80ull
#define PCIE_VDEC1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define PCIE_VDEC1_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmPCIE_VDEC1_MSTR_IF_CORE_HBW_BASE 0x1000007FFCF15C00ull
#define PCIE_VDEC1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define PCIE_VDEC1_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmPCIE_VDEC1_MSTR_IF_CORE_LBW_BASE 0x1000007FFCF15D80ull
#define PCIE_VDEC1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define PCIE_VDEC1_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmPCIE_VDEC1_MSTR_IF_SPECIAL_BASE 0x1000007FFCF15E80ull
#define PCIE_VDEC1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define PCIE_VDEC1_MSTR_IF_SPECIAL_SECTION 0x2A180

#define mmDCORE0_XFT_BASE 0x1000007FFCF40000ull
#define DCORE0_XFT_MAX_OFFSET 0x1000
#define DCORE0_XFT_SECTION 0xE800

#define mmDCORE0_XFT_SPECIAL_BASE 0x1000007FFCF40E80ull
#define DCORE0_XFT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_XFT_SPECIAL_SECTION 0x1800

#define mmDCORE0_HBM_PLL_CTRL_BASE 0x1000007FFCF41000ull
#define DCORE0_HBM_PLL_CTRL_MAX_OFFSET 0x3540
#define DCORE0_HBM_PLL_CTRL_SECTION 0x3600

#define mmDCORE0_HBM_PLL_ASIF_SLV_BASE 0x1000007FFCF41360ull
#define DCORE0_HBM_PLL_ASIF_SLV_MAX_OFFSET 0x3800
#define DCORE0_HBM_PLL_ASIF_SLV_SECTION 0xA000

#define mmDCORE0_HBM_PLL_DIV_0_RLX_BASE 0x1000007FFCF41400ull
#define DCORE0_HBM_PLL_DIV_0_RLX_MAX_OFFSET 0x1800
#define DCORE0_HBM_PLL_DIV_0_RLX_SECTION 0x4000

#define mmDCORE0_HBM_PLL_DIV_1_RLX_BASE 0x1000007FFCF41800ull
#define DCORE0_HBM_PLL_DIV_1_RLX_MAX_OFFSET 0xC000
#define DCORE0_HBM_PLL_DIV_1_RLX_SECTION 0x2000

#define mmDCORE0_HBM_PLL_DIV_2_RLX_BASE 0x1000007FFCF41A00ull
#define DCORE0_HBM_PLL_DIV_2_RLX_MAX_OFFSET 0xC000
#define DCORE0_HBM_PLL_DIV_2_RLX_SECTION 0x2000

#define mmDCORE0_HBM_PLL_DIV_3_RLX_BASE 0x1000007FFCF41C00ull
#define DCORE0_HBM_PLL_DIV_3_RLX_MAX_OFFSET 0xC000
#define DCORE0_HBM_PLL_DIV_3_RLX_SECTION 0x2800

#define mmDCORE0_HBM_PLL_SPECIAL_BASE 0x1000007FFCF41E80ull
#define DCORE0_HBM_PLL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_HBM_PLL_SPECIAL_SECTION 0x1800

#define mmDCORE0_TPC_PLL_CTRL_BASE 0x1000007FFCF42000ull
#define DCORE0_TPC_PLL_CTRL_MAX_OFFSET 0x3540
#define DCORE0_TPC_PLL_CTRL_SECTION 0x3600

#define mmDCORE0_TPC_PLL_ASIF_SLV_BASE 0x1000007FFCF42360ull
#define DCORE0_TPC_PLL_ASIF_SLV_MAX_OFFSET 0x3800
#define DCORE0_TPC_PLL_ASIF_SLV_SECTION 0xA000

#define mmDCORE0_TPC_PLL_DIV_0_RLX_BASE 0x1000007FFCF42400ull
#define DCORE0_TPC_PLL_DIV_0_RLX_MAX_OFFSET 0x1800
#define DCORE0_TPC_PLL_DIV_0_RLX_SECTION 0x4000

#define mmDCORE0_TPC_PLL_DIV_1_RLX_BASE 0x1000007FFCF42800ull
#define DCORE0_TPC_PLL_DIV_1_RLX_MAX_OFFSET 0xC000
#define DCORE0_TPC_PLL_DIV_1_RLX_SECTION 0x2000

#define mmDCORE0_TPC_PLL_DIV_2_RLX_BASE 0x1000007FFCF42A00ull
#define DCORE0_TPC_PLL_DIV_2_RLX_MAX_OFFSET 0xC000
#define DCORE0_TPC_PLL_DIV_2_RLX_SECTION 0x2000

#define mmDCORE0_TPC_PLL_DIV_3_RLX_BASE 0x1000007FFCF42C00ull
#define DCORE0_TPC_PLL_DIV_3_RLX_MAX_OFFSET 0xC000
#define DCORE0_TPC_PLL_DIV_3_RLX_SECTION 0x2800

#define mmDCORE0_TPC_PLL_SPECIAL_BASE 0x1000007FFCF42E80ull
#define DCORE0_TPC_PLL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_TPC_PLL_SPECIAL_SECTION 0x1800

#define mmDCORE0_PCI_PLL_CTRL_BASE 0x1000007FFCF43000ull
#define DCORE0_PCI_PLL_CTRL_MAX_OFFSET 0x3540
#define DCORE0_PCI_PLL_CTRL_SECTION 0x3600

#define mmDCORE0_PCI_PLL_ASIF_SLV_BASE 0x1000007FFCF43360ull
#define DCORE0_PCI_PLL_ASIF_SLV_MAX_OFFSET 0x3800
#define DCORE0_PCI_PLL_ASIF_SLV_SECTION 0xA000

#define mmDCORE0_PCI_PLL_DIV_0_RLX_BASE 0x1000007FFCF43400ull
#define DCORE0_PCI_PLL_DIV_0_RLX_MAX_OFFSET 0x1800
#define DCORE0_PCI_PLL_DIV_0_RLX_SECTION 0x4000

#define mmDCORE0_PCI_PLL_DIV_1_RLX_BASE 0x1000007FFCF43800ull
#define DCORE0_PCI_PLL_DIV_1_RLX_MAX_OFFSET 0xC000
#define DCORE0_PCI_PLL_DIV_1_RLX_SECTION 0x2000

#define mmDCORE0_PCI_PLL_DIV_2_RLX_BASE 0x1000007FFCF43A00ull
#define DCORE0_PCI_PLL_DIV_2_RLX_MAX_OFFSET 0xC000
#define DCORE0_PCI_PLL_DIV_2_RLX_SECTION 0x2000

#define mmDCORE0_PCI_PLL_DIV_3_RLX_BASE 0x1000007FFCF43C00ull
#define DCORE0_PCI_PLL_DIV_3_RLX_MAX_OFFSET 0xC000
#define DCORE0_PCI_PLL_DIV_3_RLX_SECTION 0x2800

#define mmDCORE0_PCI_PLL_SPECIAL_BASE 0x1000007FFCF43E80ull
#define DCORE0_PCI_PLL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE0_PCI_PLL_SPECIAL_SECTION 0x1180

#define mmDCORE0_TSTDVS_BASE 0x1000007FFCF45000ull
#define DCORE0_TSTDVS_MAX_OFFSET 0x7800
#define DCORE0_TSTDVS_SECTION 0x1000

#define mmDCORE0_TS_WRAP_BASE 0x1000007FFCF46000ull
#define DCORE0_TS_WRAP_MAX_OFFSET 0x2380
#define DCORE0_TS_WRAP_SECTION 0x2000

#define mmDCORE0_TS_WRAP_ASIF_SLV_BASE 0x1000007FFCF46200ull
#define DCORE0_TS_WRAP_ASIF_SLV_MAX_OFFSET 0x3800
#define DCORE0_TS_WRAP_ASIF_SLV_SECTION 0x9E00

#define mmDCORE1_XFT_BASE 0x1000007FFCF50000ull
#define DCORE1_XFT_MAX_OFFSET 0x1000
#define DCORE1_XFT_SECTION 0xE800

#define mmDCORE1_XFT_SPECIAL_BASE 0x1000007FFCF50E80ull
#define DCORE1_XFT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_XFT_SPECIAL_SECTION 0x1800

#define mmDCORE1_HBM_PLL_CTRL_BASE 0x1000007FFCF51000ull
#define DCORE1_HBM_PLL_CTRL_MAX_OFFSET 0x3540
#define DCORE1_HBM_PLL_CTRL_SECTION 0x3600

#define mmDCORE1_HBM_PLL_ASIF_SLV_BASE 0x1000007FFCF51360ull
#define DCORE1_HBM_PLL_ASIF_SLV_MAX_OFFSET 0x3800
#define DCORE1_HBM_PLL_ASIF_SLV_SECTION 0xA000

#define mmDCORE1_HBM_PLL_DIV_0_RLX_BASE 0x1000007FFCF51400ull
#define DCORE1_HBM_PLL_DIV_0_RLX_MAX_OFFSET 0x1800
#define DCORE1_HBM_PLL_DIV_0_RLX_SECTION 0x4000

#define mmDCORE1_HBM_PLL_DIV_1_RLX_BASE 0x1000007FFCF51800ull
#define DCORE1_HBM_PLL_DIV_1_RLX_MAX_OFFSET 0xC000
#define DCORE1_HBM_PLL_DIV_1_RLX_SECTION 0x2000

#define mmDCORE1_HBM_PLL_DIV_2_RLX_BASE 0x1000007FFCF51A00ull
#define DCORE1_HBM_PLL_DIV_2_RLX_MAX_OFFSET 0xC000
#define DCORE1_HBM_PLL_DIV_2_RLX_SECTION 0x2000

#define mmDCORE1_HBM_PLL_DIV_3_RLX_BASE 0x1000007FFCF51C00ull
#define DCORE1_HBM_PLL_DIV_3_RLX_MAX_OFFSET 0xC000
#define DCORE1_HBM_PLL_DIV_3_RLX_SECTION 0x2800

#define mmDCORE1_HBM_PLL_SPECIAL_BASE 0x1000007FFCF51E80ull
#define DCORE1_HBM_PLL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_HBM_PLL_SPECIAL_SECTION 0x1800

#define mmDCORE1_TPC_PLL_CTRL_BASE 0x1000007FFCF52000ull
#define DCORE1_TPC_PLL_CTRL_MAX_OFFSET 0x3540
#define DCORE1_TPC_PLL_CTRL_SECTION 0x3600

#define mmDCORE1_TPC_PLL_ASIF_SLV_BASE 0x1000007FFCF52360ull
#define DCORE1_TPC_PLL_ASIF_SLV_MAX_OFFSET 0x3800
#define DCORE1_TPC_PLL_ASIF_SLV_SECTION 0xA000

#define mmDCORE1_TPC_PLL_DIV_0_RLX_BASE 0x1000007FFCF52400ull
#define DCORE1_TPC_PLL_DIV_0_RLX_MAX_OFFSET 0x1800
#define DCORE1_TPC_PLL_DIV_0_RLX_SECTION 0x4000

#define mmDCORE1_TPC_PLL_DIV_1_RLX_BASE 0x1000007FFCF52800ull
#define DCORE1_TPC_PLL_DIV_1_RLX_MAX_OFFSET 0xC000
#define DCORE1_TPC_PLL_DIV_1_RLX_SECTION 0x2000

#define mmDCORE1_TPC_PLL_DIV_2_RLX_BASE 0x1000007FFCF52A00ull
#define DCORE1_TPC_PLL_DIV_2_RLX_MAX_OFFSET 0xC000
#define DCORE1_TPC_PLL_DIV_2_RLX_SECTION 0x2000

#define mmDCORE1_TPC_PLL_DIV_3_RLX_BASE 0x1000007FFCF52C00ull
#define DCORE1_TPC_PLL_DIV_3_RLX_MAX_OFFSET 0xC000
#define DCORE1_TPC_PLL_DIV_3_RLX_SECTION 0x2800

#define mmDCORE1_TPC_PLL_SPECIAL_BASE 0x1000007FFCF52E80ull
#define DCORE1_TPC_PLL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_TPC_PLL_SPECIAL_SECTION 0x1800

#define mmDCORE1_NIC_PLL_CTRL_BASE 0x1000007FFCF53000ull
#define DCORE1_NIC_PLL_CTRL_MAX_OFFSET 0x3540
#define DCORE1_NIC_PLL_CTRL_SECTION 0x3600

#define mmDCORE1_NIC_PLL_ASIF_SLV_BASE 0x1000007FFCF53360ull
#define DCORE1_NIC_PLL_ASIF_SLV_MAX_OFFSET 0x3800
#define DCORE1_NIC_PLL_ASIF_SLV_SECTION 0xA000

#define mmDCORE1_NIC_PLL_DIV_0_RLX_BASE 0x1000007FFCF53400ull
#define DCORE1_NIC_PLL_DIV_0_RLX_MAX_OFFSET 0x1800
#define DCORE1_NIC_PLL_DIV_0_RLX_SECTION 0x4000

#define mmDCORE1_NIC_PLL_DIV_1_RLX_BASE 0x1000007FFCF53800ull
#define DCORE1_NIC_PLL_DIV_1_RLX_MAX_OFFSET 0xC000
#define DCORE1_NIC_PLL_DIV_1_RLX_SECTION 0x2000

#define mmDCORE1_NIC_PLL_DIV_2_RLX_BASE 0x1000007FFCF53A00ull
#define DCORE1_NIC_PLL_DIV_2_RLX_MAX_OFFSET 0xC000
#define DCORE1_NIC_PLL_DIV_2_RLX_SECTION 0x2000

#define mmDCORE1_NIC_PLL_DIV_3_RLX_BASE 0x1000007FFCF53C00ull
#define DCORE1_NIC_PLL_DIV_3_RLX_MAX_OFFSET 0xC000
#define DCORE1_NIC_PLL_DIV_3_RLX_SECTION 0x2800

#define mmDCORE1_NIC_PLL_SPECIAL_BASE 0x1000007FFCF53E80ull
#define DCORE1_NIC_PLL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE1_NIC_PLL_SPECIAL_SECTION 0x1180

#define mmDCORE1_TSTDVS_BASE 0x1000007FFCF55000ull
#define DCORE1_TSTDVS_MAX_OFFSET 0x7800
#define DCORE1_TSTDVS_SECTION 0x1000

#define mmDCORE1_TS_WRAP_BASE 0x1000007FFCF56000ull
#define DCORE1_TS_WRAP_MAX_OFFSET 0x2380
#define DCORE1_TS_WRAP_SECTION 0x2000

#define mmDCORE1_TS_WRAP_ASIF_SLV_BASE 0x1000007FFCF56200ull
#define DCORE1_TS_WRAP_ASIF_SLV_MAX_OFFSET 0x3800
#define DCORE1_TS_WRAP_ASIF_SLV_SECTION 0x9E00

#define mmDCORE2_XFT_BASE 0x1000007FFCF60000ull
#define DCORE2_XFT_MAX_OFFSET 0x1000
#define DCORE2_XFT_SECTION 0xE800

#define mmDCORE2_XFT_SPECIAL_BASE 0x1000007FFCF60E80ull
#define DCORE2_XFT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_XFT_SPECIAL_SECTION 0x1800

#define mmDCORE2_HBM_PLL_CTRL_BASE 0x1000007FFCF61000ull
#define DCORE2_HBM_PLL_CTRL_MAX_OFFSET 0x3540
#define DCORE2_HBM_PLL_CTRL_SECTION 0x3600

#define mmDCORE2_HBM_PLL_ASIF_SLV_BASE 0x1000007FFCF61360ull
#define DCORE2_HBM_PLL_ASIF_SLV_MAX_OFFSET 0x3800
#define DCORE2_HBM_PLL_ASIF_SLV_SECTION 0xA000

#define mmDCORE2_HBM_PLL_DIV_0_RLX_BASE 0x1000007FFCF61400ull
#define DCORE2_HBM_PLL_DIV_0_RLX_MAX_OFFSET 0x1800
#define DCORE2_HBM_PLL_DIV_0_RLX_SECTION 0x4000

#define mmDCORE2_HBM_PLL_DIV_1_RLX_BASE 0x1000007FFCF61800ull
#define DCORE2_HBM_PLL_DIV_1_RLX_MAX_OFFSET 0xC000
#define DCORE2_HBM_PLL_DIV_1_RLX_SECTION 0x2000

#define mmDCORE2_HBM_PLL_DIV_2_RLX_BASE 0x1000007FFCF61A00ull
#define DCORE2_HBM_PLL_DIV_2_RLX_MAX_OFFSET 0xC000
#define DCORE2_HBM_PLL_DIV_2_RLX_SECTION 0x2000

#define mmDCORE2_HBM_PLL_DIV_3_RLX_BASE 0x1000007FFCF61C00ull
#define DCORE2_HBM_PLL_DIV_3_RLX_MAX_OFFSET 0xC000
#define DCORE2_HBM_PLL_DIV_3_RLX_SECTION 0x2800

#define mmDCORE2_HBM_PLL_SPECIAL_BASE 0x1000007FFCF61E80ull
#define DCORE2_HBM_PLL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_HBM_PLL_SPECIAL_SECTION 0x1800

#define mmDCORE2_TPC_PLL_CTRL_BASE 0x1000007FFCF62000ull
#define DCORE2_TPC_PLL_CTRL_MAX_OFFSET 0x3540
#define DCORE2_TPC_PLL_CTRL_SECTION 0x3600

#define mmDCORE2_TPC_PLL_ASIF_SLV_BASE 0x1000007FFCF62360ull
#define DCORE2_TPC_PLL_ASIF_SLV_MAX_OFFSET 0x3800
#define DCORE2_TPC_PLL_ASIF_SLV_SECTION 0xA000

#define mmDCORE2_TPC_PLL_DIV_0_RLX_BASE 0x1000007FFCF62400ull
#define DCORE2_TPC_PLL_DIV_0_RLX_MAX_OFFSET 0x1800
#define DCORE2_TPC_PLL_DIV_0_RLX_SECTION 0x4000

#define mmDCORE2_TPC_PLL_DIV_1_RLX_BASE 0x1000007FFCF62800ull
#define DCORE2_TPC_PLL_DIV_1_RLX_MAX_OFFSET 0xC000
#define DCORE2_TPC_PLL_DIV_1_RLX_SECTION 0x2000

#define mmDCORE2_TPC_PLL_DIV_2_RLX_BASE 0x1000007FFCF62A00ull
#define DCORE2_TPC_PLL_DIV_2_RLX_MAX_OFFSET 0xC000
#define DCORE2_TPC_PLL_DIV_2_RLX_SECTION 0x2000

#define mmDCORE2_TPC_PLL_DIV_3_RLX_BASE 0x1000007FFCF62C00ull
#define DCORE2_TPC_PLL_DIV_3_RLX_MAX_OFFSET 0xC000
#define DCORE2_TPC_PLL_DIV_3_RLX_SECTION 0x2800

#define mmDCORE2_TPC_PLL_SPECIAL_BASE 0x1000007FFCF62E80ull
#define DCORE2_TPC_PLL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE2_TPC_PLL_SPECIAL_SECTION 0x2180

#define mmDCORE2_TSTDVS_BASE 0x1000007FFCF65000ull
#define DCORE2_TSTDVS_MAX_OFFSET 0x7800
#define DCORE2_TSTDVS_SECTION 0x1000

#define mmDCORE2_TS_WRAP_BASE 0x1000007FFCF66000ull
#define DCORE2_TS_WRAP_MAX_OFFSET 0x2380
#define DCORE2_TS_WRAP_SECTION 0x2000

#define mmDCORE2_TS_WRAP_ASIF_SLV_BASE 0x1000007FFCF66200ull
#define DCORE2_TS_WRAP_ASIF_SLV_MAX_OFFSET 0x3800
#define DCORE2_TS_WRAP_ASIF_SLV_SECTION 0x9E00

#define mmDCORE3_XFT_BASE 0x1000007FFCF70000ull
#define DCORE3_XFT_MAX_OFFSET 0x1000
#define DCORE3_XFT_SECTION 0xE800

#define mmDCORE3_XFT_SPECIAL_BASE 0x1000007FFCF70E80ull
#define DCORE3_XFT_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_XFT_SPECIAL_SECTION 0x1800

#define mmDCORE3_HBM_PLL_CTRL_BASE 0x1000007FFCF71000ull
#define DCORE3_HBM_PLL_CTRL_MAX_OFFSET 0x3540
#define DCORE3_HBM_PLL_CTRL_SECTION 0x3600

#define mmDCORE3_HBM_PLL_ASIF_SLV_BASE 0x1000007FFCF71360ull
#define DCORE3_HBM_PLL_ASIF_SLV_MAX_OFFSET 0x3800
#define DCORE3_HBM_PLL_ASIF_SLV_SECTION 0xA000

#define mmDCORE3_HBM_PLL_DIV_0_RLX_BASE 0x1000007FFCF71400ull
#define DCORE3_HBM_PLL_DIV_0_RLX_MAX_OFFSET 0x1800
#define DCORE3_HBM_PLL_DIV_0_RLX_SECTION 0x4000

#define mmDCORE3_HBM_PLL_DIV_1_RLX_BASE 0x1000007FFCF71800ull
#define DCORE3_HBM_PLL_DIV_1_RLX_MAX_OFFSET 0xC000
#define DCORE3_HBM_PLL_DIV_1_RLX_SECTION 0x2000

#define mmDCORE3_HBM_PLL_DIV_2_RLX_BASE 0x1000007FFCF71A00ull
#define DCORE3_HBM_PLL_DIV_2_RLX_MAX_OFFSET 0xC000
#define DCORE3_HBM_PLL_DIV_2_RLX_SECTION 0x2000

#define mmDCORE3_HBM_PLL_DIV_3_RLX_BASE 0x1000007FFCF71C00ull
#define DCORE3_HBM_PLL_DIV_3_RLX_MAX_OFFSET 0xC000
#define DCORE3_HBM_PLL_DIV_3_RLX_SECTION 0x2800

#define mmDCORE3_HBM_PLL_SPECIAL_BASE 0x1000007FFCF71E80ull
#define DCORE3_HBM_PLL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_HBM_PLL_SPECIAL_SECTION 0x1800

#define mmDCORE3_TPC_PLL_CTRL_BASE 0x1000007FFCF72000ull
#define DCORE3_TPC_PLL_CTRL_MAX_OFFSET 0x3540
#define DCORE3_TPC_PLL_CTRL_SECTION 0x3600

#define mmDCORE3_TPC_PLL_ASIF_SLV_BASE 0x1000007FFCF72360ull
#define DCORE3_TPC_PLL_ASIF_SLV_MAX_OFFSET 0x3800
#define DCORE3_TPC_PLL_ASIF_SLV_SECTION 0xA000

#define mmDCORE3_TPC_PLL_DIV_0_RLX_BASE 0x1000007FFCF72400ull
#define DCORE3_TPC_PLL_DIV_0_RLX_MAX_OFFSET 0x1800
#define DCORE3_TPC_PLL_DIV_0_RLX_SECTION 0x4000

#define mmDCORE3_TPC_PLL_DIV_1_RLX_BASE 0x1000007FFCF72800ull
#define DCORE3_TPC_PLL_DIV_1_RLX_MAX_OFFSET 0xC000
#define DCORE3_TPC_PLL_DIV_1_RLX_SECTION 0x2000

#define mmDCORE3_TPC_PLL_DIV_2_RLX_BASE 0x1000007FFCF72A00ull
#define DCORE3_TPC_PLL_DIV_2_RLX_MAX_OFFSET 0xC000
#define DCORE3_TPC_PLL_DIV_2_RLX_SECTION 0x2000

#define mmDCORE3_TPC_PLL_DIV_3_RLX_BASE 0x1000007FFCF72C00ull
#define DCORE3_TPC_PLL_DIV_3_RLX_MAX_OFFSET 0xC000
#define DCORE3_TPC_PLL_DIV_3_RLX_SECTION 0x2800

#define mmDCORE3_TPC_PLL_SPECIAL_BASE 0x1000007FFCF72E80ull
#define DCORE3_TPC_PLL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_TPC_PLL_SPECIAL_SECTION 0x1800

#define mmDCORE3_NIC_PLL_CTRL_BASE 0x1000007FFCF73000ull
#define DCORE3_NIC_PLL_CTRL_MAX_OFFSET 0x3540
#define DCORE3_NIC_PLL_CTRL_SECTION 0x3600

#define mmDCORE3_NIC_PLL_ASIF_SLV_BASE 0x1000007FFCF73360ull
#define DCORE3_NIC_PLL_ASIF_SLV_MAX_OFFSET 0x3800
#define DCORE3_NIC_PLL_ASIF_SLV_SECTION 0xA000

#define mmDCORE3_NIC_PLL_DIV_0_RLX_BASE 0x1000007FFCF73400ull
#define DCORE3_NIC_PLL_DIV_0_RLX_MAX_OFFSET 0x1800
#define DCORE3_NIC_PLL_DIV_0_RLX_SECTION 0x4000

#define mmDCORE3_NIC_PLL_DIV_1_RLX_BASE 0x1000007FFCF73800ull
#define DCORE3_NIC_PLL_DIV_1_RLX_MAX_OFFSET 0xC000
#define DCORE3_NIC_PLL_DIV_1_RLX_SECTION 0x2000

#define mmDCORE3_NIC_PLL_DIV_2_RLX_BASE 0x1000007FFCF73A00ull
#define DCORE3_NIC_PLL_DIV_2_RLX_MAX_OFFSET 0xC000
#define DCORE3_NIC_PLL_DIV_2_RLX_SECTION 0x2000

#define mmDCORE3_NIC_PLL_DIV_3_RLX_BASE 0x1000007FFCF73C00ull
#define DCORE3_NIC_PLL_DIV_3_RLX_MAX_OFFSET 0xC000
#define DCORE3_NIC_PLL_DIV_3_RLX_SECTION 0x2800

#define mmDCORE3_NIC_PLL_SPECIAL_BASE 0x1000007FFCF73E80ull
#define DCORE3_NIC_PLL_SPECIAL_MAX_OFFSET 0x1800
#define DCORE3_NIC_PLL_SPECIAL_SECTION 0x1180

#define mmDCORE3_TSTDVS_BASE 0x1000007FFCF75000ull
#define DCORE3_TSTDVS_MAX_OFFSET 0x7800
#define DCORE3_TSTDVS_SECTION 0x1000

#define mmDCORE3_TS_WRAP_BASE 0x1000007FFCF76000ull
#define DCORE3_TS_WRAP_MAX_OFFSET 0x2380
#define DCORE3_TS_WRAP_SECTION 0x2000

#define mmDCORE3_TS_WRAP_ASIF_SLV_BASE 0x1000007FFCF76200ull
#define DCORE3_TS_WRAP_ASIF_SLV_MAX_OFFSET 0x3800
#define DCORE3_TS_WRAP_ASIF_SLV_SECTION 0x9E00

#define mmPCIE_PMA_2_BASE 0x1000007FFCF80000ull
#define PCIE_PMA_2_MAX_OFFSET 0x40000
#define PCIE_PMA_2_SECTION 0x40000

#define mmPCIE_PMA_3_BASE 0x1000007FFCFC0000ull
#define PCIE_PMA_3_MAX_OFFSET 0x40000
#define PCIE_PMA_3_SECTION 0x40000

#define mmHBM0_MC0_BASE 0x1000007FFD000000ull
#define HBM0_MC0_MAX_OFFSET 0x1000
#define HBM0_MC0_SECTION 0xE800

#define mmHBM0_MC0_SPECIAL_BASE 0x1000007FFD000E80ull
#define HBM0_MC0_SPECIAL_MAX_OFFSET 0x1800
#define HBM0_MC0_SPECIAL_SECTION 0x1800

#define mmHBM0_MC0BIST0_BASE 0x1000007FFD001000ull
#define HBM0_MC0BIST0_MAX_OFFSET 0x1000
#define HBM0_MC0BIST0_SECTION 0xE800

#define mmHBM0_MC0BIST0_SPECIAL_BASE 0x1000007FFD001E80ull
#define HBM0_MC0BIST0_SPECIAL_MAX_OFFSET 0x1800
#define HBM0_MC0BIST0_SPECIAL_SECTION 0x1800

#define mmHBM0_MC0BIST1_BASE 0x1000007FFD002000ull
#define HBM0_MC0BIST1_MAX_OFFSET 0x1000
#define HBM0_MC0BIST1_SECTION 0xE800

#define mmHBM0_MC0BIST1_SPECIAL_BASE 0x1000007FFD002E80ull
#define HBM0_MC0BIST1_SPECIAL_MAX_OFFSET 0x1800
#define HBM0_MC0BIST1_SPECIAL_SECTION 0x1800

#define mmHBM0_MC0BIST2_BASE 0x1000007FFD003000ull
#define HBM0_MC0BIST2_MAX_OFFSET 0x1000
#define HBM0_MC0BIST2_SECTION 0xE800

#define mmHBM0_MC0BIST2_SPECIAL_BASE 0x1000007FFD003E80ull
#define HBM0_MC0BIST2_SPECIAL_MAX_OFFSET 0x1800
#define HBM0_MC0BIST2_SPECIAL_SECTION 0x1800

#define mmHBM0_MC0BIST3_BASE 0x1000007FFD004000ull
#define HBM0_MC0BIST3_MAX_OFFSET 0x1000
#define HBM0_MC0BIST3_SECTION 0xE800

#define mmHBM0_MC0BIST3_SPECIAL_BASE 0x1000007FFD004E80ull
#define HBM0_MC0BIST3_SPECIAL_MAX_OFFSET 0x1800
#define HBM0_MC0BIST3_SPECIAL_SECTION 0x1800

#define mmHBM0_MC0BIST4_BASE 0x1000007FFD005000ull
#define HBM0_MC0BIST4_MAX_OFFSET 0x1000
#define HBM0_MC0BIST4_SECTION 0xE800

#define mmHBM0_MC0BIST4_SPECIAL_BASE 0x1000007FFD005E80ull
#define HBM0_MC0BIST4_SPECIAL_MAX_OFFSET 0x1800
#define HBM0_MC0BIST4_SPECIAL_SECTION 0x1800

#define mmHBM0_MC0BIST5_BASE 0x1000007FFD006000ull
#define HBM0_MC0BIST5_MAX_OFFSET 0x1000
#define HBM0_MC0BIST5_SECTION 0xE800

#define mmHBM0_MC0BIST5_SPECIAL_BASE 0x1000007FFD006E80ull
#define HBM0_MC0BIST5_SPECIAL_MAX_OFFSET 0x1800
#define HBM0_MC0BIST5_SPECIAL_SECTION 0x1800

#define mmHBM0_MC0BIST6_BASE 0x1000007FFD007000ull
#define HBM0_MC0BIST6_MAX_OFFSET 0x1000
#define HBM0_MC0BIST6_SECTION 0xE800

#define mmHBM0_MC0BIST6_SPECIAL_BASE 0x1000007FFD007E80ull
#define HBM0_MC0BIST6_SPECIAL_MAX_OFFSET 0x1800
#define HBM0_MC0BIST6_SPECIAL_SECTION 0x1800

#define mmHBM0_MC0BIST7_BASE 0x1000007FFD008000ull
#define HBM0_MC0BIST7_MAX_OFFSET 0x1000
#define HBM0_MC0BIST7_SECTION 0xE800

#define mmHBM0_MC0BIST7_SPECIAL_BASE 0x1000007FFD008E80ull
#define HBM0_MC0BIST7_SPECIAL_MAX_OFFSET 0x1800
#define HBM0_MC0BIST7_SPECIAL_SECTION 0x1800

#define mmHBM0_MC0BIST8_MEM_BASE 0x1000007FFD009000ull
#define HBM0_MC0BIST8_MEM_MAX_OFFSET 0x1000
#define HBM0_MC0BIST8_MEM_SECTION 0xE800

#define mmHBM0_MC0BIST8_MEM_SPECIAL_BASE 0x1000007FFD009E80ull
#define HBM0_MC0BIST8_MEM_SPECIAL_MAX_OFFSET 0x1800
#define HBM0_MC0BIST8_MEM_SPECIAL_SECTION 0x16180

#define mmHBM0_MC1_BASE 0x1000007FFD020000ull
#define HBM0_MC1_MAX_OFFSET 0x1000
#define HBM0_MC1_SECTION 0xE800

#define mmHBM0_MC1_SPECIAL_BASE 0x1000007FFD020E80ull
#define HBM0_MC1_SPECIAL_MAX_OFFSET 0x1800
#define HBM0_MC1_SPECIAL_SECTION 0x1800

#define mmHBM0_MC1BIST0_BASE 0x1000007FFD021000ull
#define HBM0_MC1BIST0_MAX_OFFSET 0x1000
#define HBM0_MC1BIST0_SECTION 0xE800

#define mmHBM0_MC1BIST0_SPECIAL_BASE 0x1000007FFD021E80ull
#define HBM0_MC1BIST0_SPECIAL_MAX_OFFSET 0x1800
#define HBM0_MC1BIST0_SPECIAL_SECTION 0x1800

#define mmHBM0_MC1BIST1_BASE 0x1000007FFD022000ull
#define HBM0_MC1BIST1_MAX_OFFSET 0x1000
#define HBM0_MC1BIST1_SECTION 0xE800

#define mmHBM0_MC1BIST1_SPECIAL_BASE 0x1000007FFD022E80ull
#define HBM0_MC1BIST1_SPECIAL_MAX_OFFSET 0x1800
#define HBM0_MC1BIST1_SPECIAL_SECTION 0x1800

#define mmHBM0_MC1BIST2_BASE 0x1000007FFD023000ull
#define HBM0_MC1BIST2_MAX_OFFSET 0x1000
#define HBM0_MC1BIST2_SECTION 0xE800

#define mmHBM0_MC1BIST2_SPECIAL_BASE 0x1000007FFD023E80ull
#define HBM0_MC1BIST2_SPECIAL_MAX_OFFSET 0x1800
#define HBM0_MC1BIST2_SPECIAL_SECTION 0x1800

#define mmHBM0_MC1BIST3_BASE 0x1000007FFD024000ull
#define HBM0_MC1BIST3_MAX_OFFSET 0x1000
#define HBM0_MC1BIST3_SECTION 0xE800

#define mmHBM0_MC1BIST3_SPECIAL_BASE 0x1000007FFD024E80ull
#define HBM0_MC1BIST3_SPECIAL_MAX_OFFSET 0x1800
#define HBM0_MC1BIST3_SPECIAL_SECTION 0x1800

#define mmHBM0_MC1BIST4_BASE 0x1000007FFD025000ull
#define HBM0_MC1BIST4_MAX_OFFSET 0x1000
#define HBM0_MC1BIST4_SECTION 0xE800

#define mmHBM0_MC1BIST4_SPECIAL_BASE 0x1000007FFD025E80ull
#define HBM0_MC1BIST4_SPECIAL_MAX_OFFSET 0x1800
#define HBM0_MC1BIST4_SPECIAL_SECTION 0x1800

#define mmHBM0_MC1BIST5_BASE 0x1000007FFD026000ull
#define HBM0_MC1BIST5_MAX_OFFSET 0x1000
#define HBM0_MC1BIST5_SECTION 0xE800

#define mmHBM0_MC1BIST5_SPECIAL_BASE 0x1000007FFD026E80ull
#define HBM0_MC1BIST5_SPECIAL_MAX_OFFSET 0x1800
#define HBM0_MC1BIST5_SPECIAL_SECTION 0x1800

#define mmHBM0_MC1BIST6_BASE 0x1000007FFD027000ull
#define HBM0_MC1BIST6_MAX_OFFSET 0x1000
#define HBM0_MC1BIST6_SECTION 0xE800

#define mmHBM0_MC1BIST6_SPECIAL_BASE 0x1000007FFD027E80ull
#define HBM0_MC1BIST6_SPECIAL_MAX_OFFSET 0x1800
#define HBM0_MC1BIST6_SPECIAL_SECTION 0x1800

#define mmHBM0_MC1BIST7_BASE 0x1000007FFD028000ull
#define HBM0_MC1BIST7_MAX_OFFSET 0x1000
#define HBM0_MC1BIST7_SECTION 0xE800

#define mmHBM0_MC1BIST7_SPECIAL_BASE 0x1000007FFD028E80ull
#define HBM0_MC1BIST7_SPECIAL_MAX_OFFSET 0x1800
#define HBM0_MC1BIST7_SPECIAL_SECTION 0x1800

#define mmHBM0_MC1BIST8_MEM_BASE 0x1000007FFD029000ull
#define HBM0_MC1BIST8_MEM_MAX_OFFSET 0x1000
#define HBM0_MC1BIST8_MEM_SECTION 0xE800

#define mmHBM0_MC1BIST8_MEM_SPECIAL_BASE 0x1000007FFD029E80ull
#define HBM0_MC1BIST8_MEM_SPECIAL_MAX_OFFSET 0x1800
#define HBM0_MC1BIST8_MEM_SPECIAL_SECTION 0x16180

#define mmHBM0_PHY_BASE 0x1000007FFD040000ull
#define HBM0_PHY_MAX_OFFSET 0x4000
#define HBM0_PHY_SECTION 0x40000

#define mmHBM1_MC0_BASE 0x1000007FFD080000ull
#define HBM1_MC0_MAX_OFFSET 0x1000
#define HBM1_MC0_SECTION 0xE800

#define mmHBM1_MC0_SPECIAL_BASE 0x1000007FFD080E80ull
#define HBM1_MC0_SPECIAL_MAX_OFFSET 0x1800
#define HBM1_MC0_SPECIAL_SECTION 0x1800

#define mmHBM1_MC0BIST0_BASE 0x1000007FFD081000ull
#define HBM1_MC0BIST0_MAX_OFFSET 0x1000
#define HBM1_MC0BIST0_SECTION 0xE800

#define mmHBM1_MC0BIST0_SPECIAL_BASE 0x1000007FFD081E80ull
#define HBM1_MC0BIST0_SPECIAL_MAX_OFFSET 0x1800
#define HBM1_MC0BIST0_SPECIAL_SECTION 0x1800

#define mmHBM1_MC0BIST1_BASE 0x1000007FFD082000ull
#define HBM1_MC0BIST1_MAX_OFFSET 0x1000
#define HBM1_MC0BIST1_SECTION 0xE800

#define mmHBM1_MC0BIST1_SPECIAL_BASE 0x1000007FFD082E80ull
#define HBM1_MC0BIST1_SPECIAL_MAX_OFFSET 0x1800
#define HBM1_MC0BIST1_SPECIAL_SECTION 0x1800

#define mmHBM1_MC0BIST2_BASE 0x1000007FFD083000ull
#define HBM1_MC0BIST2_MAX_OFFSET 0x1000
#define HBM1_MC0BIST2_SECTION 0xE800

#define mmHBM1_MC0BIST2_SPECIAL_BASE 0x1000007FFD083E80ull
#define HBM1_MC0BIST2_SPECIAL_MAX_OFFSET 0x1800
#define HBM1_MC0BIST2_SPECIAL_SECTION 0x1800

#define mmHBM1_MC0BIST3_BASE 0x1000007FFD084000ull
#define HBM1_MC0BIST3_MAX_OFFSET 0x1000
#define HBM1_MC0BIST3_SECTION 0xE800

#define mmHBM1_MC0BIST3_SPECIAL_BASE 0x1000007FFD084E80ull
#define HBM1_MC0BIST3_SPECIAL_MAX_OFFSET 0x1800
#define HBM1_MC0BIST3_SPECIAL_SECTION 0x1800

#define mmHBM1_MC0BIST4_BASE 0x1000007FFD085000ull
#define HBM1_MC0BIST4_MAX_OFFSET 0x1000
#define HBM1_MC0BIST4_SECTION 0xE800

#define mmHBM1_MC0BIST4_SPECIAL_BASE 0x1000007FFD085E80ull
#define HBM1_MC0BIST4_SPECIAL_MAX_OFFSET 0x1800
#define HBM1_MC0BIST4_SPECIAL_SECTION 0x1800

#define mmHBM1_MC0BIST5_BASE 0x1000007FFD086000ull
#define HBM1_MC0BIST5_MAX_OFFSET 0x1000
#define HBM1_MC0BIST5_SECTION 0xE800

#define mmHBM1_MC0BIST5_SPECIAL_BASE 0x1000007FFD086E80ull
#define HBM1_MC0BIST5_SPECIAL_MAX_OFFSET 0x1800
#define HBM1_MC0BIST5_SPECIAL_SECTION 0x1800

#define mmHBM1_MC0BIST6_BASE 0x1000007FFD087000ull
#define HBM1_MC0BIST6_MAX_OFFSET 0x1000
#define HBM1_MC0BIST6_SECTION 0xE800

#define mmHBM1_MC0BIST6_SPECIAL_BASE 0x1000007FFD087E80ull
#define HBM1_MC0BIST6_SPECIAL_MAX_OFFSET 0x1800
#define HBM1_MC0BIST6_SPECIAL_SECTION 0x1800

#define mmHBM1_MC0BIST7_BASE 0x1000007FFD088000ull
#define HBM1_MC0BIST7_MAX_OFFSET 0x1000
#define HBM1_MC0BIST7_SECTION 0xE800

#define mmHBM1_MC0BIST7_SPECIAL_BASE 0x1000007FFD088E80ull
#define HBM1_MC0BIST7_SPECIAL_MAX_OFFSET 0x1800
#define HBM1_MC0BIST7_SPECIAL_SECTION 0x1800

#define mmHBM1_MC0BIST8_MEM_BASE 0x1000007FFD089000ull
#define HBM1_MC0BIST8_MEM_MAX_OFFSET 0x1000
#define HBM1_MC0BIST8_MEM_SECTION 0xE800

#define mmHBM1_MC0BIST8_MEM_SPECIAL_BASE 0x1000007FFD089E80ull
#define HBM1_MC0BIST8_MEM_SPECIAL_MAX_OFFSET 0x1800
#define HBM1_MC0BIST8_MEM_SPECIAL_SECTION 0x16180

#define mmHBM1_MC1_BASE 0x1000007FFD0A0000ull
#define HBM1_MC1_MAX_OFFSET 0x1000
#define HBM1_MC1_SECTION 0xE800

#define mmHBM1_MC1_SPECIAL_BASE 0x1000007FFD0A0E80ull
#define HBM1_MC1_SPECIAL_MAX_OFFSET 0x1800
#define HBM1_MC1_SPECIAL_SECTION 0x1800

#define mmHBM1_MC1BIST0_BASE 0x1000007FFD0A1000ull
#define HBM1_MC1BIST0_MAX_OFFSET 0x1000
#define HBM1_MC1BIST0_SECTION 0xE800

#define mmHBM1_MC1BIST0_SPECIAL_BASE 0x1000007FFD0A1E80ull
#define HBM1_MC1BIST0_SPECIAL_MAX_OFFSET 0x1800
#define HBM1_MC1BIST0_SPECIAL_SECTION 0x1800

#define mmHBM1_MC1BIST1_BASE 0x1000007FFD0A2000ull
#define HBM1_MC1BIST1_MAX_OFFSET 0x1000
#define HBM1_MC1BIST1_SECTION 0xE800

#define mmHBM1_MC1BIST1_SPECIAL_BASE 0x1000007FFD0A2E80ull
#define HBM1_MC1BIST1_SPECIAL_MAX_OFFSET 0x1800
#define HBM1_MC1BIST1_SPECIAL_SECTION 0x1800

#define mmHBM1_MC1BIST2_BASE 0x1000007FFD0A3000ull
#define HBM1_MC1BIST2_MAX_OFFSET 0x1000
#define HBM1_MC1BIST2_SECTION 0xE800

#define mmHBM1_MC1BIST2_SPECIAL_BASE 0x1000007FFD0A3E80ull
#define HBM1_MC1BIST2_SPECIAL_MAX_OFFSET 0x1800
#define HBM1_MC1BIST2_SPECIAL_SECTION 0x1800

#define mmHBM1_MC1BIST3_BASE 0x1000007FFD0A4000ull
#define HBM1_MC1BIST3_MAX_OFFSET 0x1000
#define HBM1_MC1BIST3_SECTION 0xE800

#define mmHBM1_MC1BIST3_SPECIAL_BASE 0x1000007FFD0A4E80ull
#define HBM1_MC1BIST3_SPECIAL_MAX_OFFSET 0x1800
#define HBM1_MC1BIST3_SPECIAL_SECTION 0x1800

#define mmHBM1_MC1BIST4_BASE 0x1000007FFD0A5000ull
#define HBM1_MC1BIST4_MAX_OFFSET 0x1000
#define HBM1_MC1BIST4_SECTION 0xE800

#define mmHBM1_MC1BIST4_SPECIAL_BASE 0x1000007FFD0A5E80ull
#define HBM1_MC1BIST4_SPECIAL_MAX_OFFSET 0x1800
#define HBM1_MC1BIST4_SPECIAL_SECTION 0x1800

#define mmHBM1_MC1BIST5_BASE 0x1000007FFD0A6000ull
#define HBM1_MC1BIST5_MAX_OFFSET 0x1000
#define HBM1_MC1BIST5_SECTION 0xE800

#define mmHBM1_MC1BIST5_SPECIAL_BASE 0x1000007FFD0A6E80ull
#define HBM1_MC1BIST5_SPECIAL_MAX_OFFSET 0x1800
#define HBM1_MC1BIST5_SPECIAL_SECTION 0x1800

#define mmHBM1_MC1BIST6_BASE 0x1000007FFD0A7000ull
#define HBM1_MC1BIST6_MAX_OFFSET 0x1000
#define HBM1_MC1BIST6_SECTION 0xE800

#define mmHBM1_MC1BIST6_SPECIAL_BASE 0x1000007FFD0A7E80ull
#define HBM1_MC1BIST6_SPECIAL_MAX_OFFSET 0x1800
#define HBM1_MC1BIST6_SPECIAL_SECTION 0x1800

#define mmHBM1_MC1BIST7_BASE 0x1000007FFD0A8000ull
#define HBM1_MC1BIST7_MAX_OFFSET 0x1000
#define HBM1_MC1BIST7_SECTION 0xE800

#define mmHBM1_MC1BIST7_SPECIAL_BASE 0x1000007FFD0A8E80ull
#define HBM1_MC1BIST7_SPECIAL_MAX_OFFSET 0x1800
#define HBM1_MC1BIST7_SPECIAL_SECTION 0x1800

#define mmHBM1_MC1BIST8_MEM_BASE 0x1000007FFD0A9000ull
#define HBM1_MC1BIST8_MEM_MAX_OFFSET 0x1000
#define HBM1_MC1BIST8_MEM_SECTION 0xE800

#define mmHBM1_MC1BIST8_MEM_SPECIAL_BASE 0x1000007FFD0A9E80ull
#define HBM1_MC1BIST8_MEM_SPECIAL_MAX_OFFSET 0x1800
#define HBM1_MC1BIST8_MEM_SPECIAL_SECTION 0x16180

#define mmHBM1_PHY_BASE 0x1000007FFD0C0000ull
#define HBM1_PHY_MAX_OFFSET 0x4000
#define HBM1_PHY_SECTION 0x40000

#define mmHBM2_MC0_BASE 0x1000007FFD100000ull
#define HBM2_MC0_MAX_OFFSET 0x1000
#define HBM2_MC0_SECTION 0xE800

#define mmHBM2_MC0_SPECIAL_BASE 0x1000007FFD100E80ull
#define HBM2_MC0_SPECIAL_MAX_OFFSET 0x1800
#define HBM2_MC0_SPECIAL_SECTION 0x1800

#define mmHBM2_MC0BIST0_BASE 0x1000007FFD101000ull
#define HBM2_MC0BIST0_MAX_OFFSET 0x1000
#define HBM2_MC0BIST0_SECTION 0xE800

#define mmHBM2_MC0BIST0_SPECIAL_BASE 0x1000007FFD101E80ull
#define HBM2_MC0BIST0_SPECIAL_MAX_OFFSET 0x1800
#define HBM2_MC0BIST0_SPECIAL_SECTION 0x1800

#define mmHBM2_MC0BIST1_BASE 0x1000007FFD102000ull
#define HBM2_MC0BIST1_MAX_OFFSET 0x1000
#define HBM2_MC0BIST1_SECTION 0xE800

#define mmHBM2_MC0BIST1_SPECIAL_BASE 0x1000007FFD102E80ull
#define HBM2_MC0BIST1_SPECIAL_MAX_OFFSET 0x1800
#define HBM2_MC0BIST1_SPECIAL_SECTION 0x1800

#define mmHBM2_MC0BIST2_BASE 0x1000007FFD103000ull
#define HBM2_MC0BIST2_MAX_OFFSET 0x1000
#define HBM2_MC0BIST2_SECTION 0xE800

#define mmHBM2_MC0BIST2_SPECIAL_BASE 0x1000007FFD103E80ull
#define HBM2_MC0BIST2_SPECIAL_MAX_OFFSET 0x1800
#define HBM2_MC0BIST2_SPECIAL_SECTION 0x1800

#define mmHBM2_MC0BIST3_BASE 0x1000007FFD104000ull
#define HBM2_MC0BIST3_MAX_OFFSET 0x1000
#define HBM2_MC0BIST3_SECTION 0xE800

#define mmHBM2_MC0BIST3_SPECIAL_BASE 0x1000007FFD104E80ull
#define HBM2_MC0BIST3_SPECIAL_MAX_OFFSET 0x1800
#define HBM2_MC0BIST3_SPECIAL_SECTION 0x1800

#define mmHBM2_MC0BIST4_BASE 0x1000007FFD105000ull
#define HBM2_MC0BIST4_MAX_OFFSET 0x1000
#define HBM2_MC0BIST4_SECTION 0xE800

#define mmHBM2_MC0BIST4_SPECIAL_BASE 0x1000007FFD105E80ull
#define HBM2_MC0BIST4_SPECIAL_MAX_OFFSET 0x1800
#define HBM2_MC0BIST4_SPECIAL_SECTION 0x1800

#define mmHBM2_MC0BIST5_BASE 0x1000007FFD106000ull
#define HBM2_MC0BIST5_MAX_OFFSET 0x1000
#define HBM2_MC0BIST5_SECTION 0xE800

#define mmHBM2_MC0BIST5_SPECIAL_BASE 0x1000007FFD106E80ull
#define HBM2_MC0BIST5_SPECIAL_MAX_OFFSET 0x1800
#define HBM2_MC0BIST5_SPECIAL_SECTION 0x1800

#define mmHBM2_MC0BIST6_BASE 0x1000007FFD107000ull
#define HBM2_MC0BIST6_MAX_OFFSET 0x1000
#define HBM2_MC0BIST6_SECTION 0xE800

#define mmHBM2_MC0BIST6_SPECIAL_BASE 0x1000007FFD107E80ull
#define HBM2_MC0BIST6_SPECIAL_MAX_OFFSET 0x1800
#define HBM2_MC0BIST6_SPECIAL_SECTION 0x1800

#define mmHBM2_MC0BIST7_BASE 0x1000007FFD108000ull
#define HBM2_MC0BIST7_MAX_OFFSET 0x1000
#define HBM2_MC0BIST7_SECTION 0xE800

#define mmHBM2_MC0BIST7_SPECIAL_BASE 0x1000007FFD108E80ull
#define HBM2_MC0BIST7_SPECIAL_MAX_OFFSET 0x1800
#define HBM2_MC0BIST7_SPECIAL_SECTION 0x1800

#define mmHBM2_MC0BIST8_MEM_BASE 0x1000007FFD109000ull
#define HBM2_MC0BIST8_MEM_MAX_OFFSET 0x1000
#define HBM2_MC0BIST8_MEM_SECTION 0xE800

#define mmHBM2_MC0BIST8_MEM_SPECIAL_BASE 0x1000007FFD109E80ull
#define HBM2_MC0BIST8_MEM_SPECIAL_MAX_OFFSET 0x1800
#define HBM2_MC0BIST8_MEM_SPECIAL_SECTION 0x16180

#define mmHBM2_MC1_BASE 0x1000007FFD120000ull
#define HBM2_MC1_MAX_OFFSET 0x1000
#define HBM2_MC1_SECTION 0xE800

#define mmHBM2_MC1_SPECIAL_BASE 0x1000007FFD120E80ull
#define HBM2_MC1_SPECIAL_MAX_OFFSET 0x1800
#define HBM2_MC1_SPECIAL_SECTION 0x1800

#define mmHBM2_MC1BIST0_BASE 0x1000007FFD121000ull
#define HBM2_MC1BIST0_MAX_OFFSET 0x1000
#define HBM2_MC1BIST0_SECTION 0xE800

#define mmHBM2_MC1BIST0_SPECIAL_BASE 0x1000007FFD121E80ull
#define HBM2_MC1BIST0_SPECIAL_MAX_OFFSET 0x1800
#define HBM2_MC1BIST0_SPECIAL_SECTION 0x1800

#define mmHBM2_MC1BIST1_BASE 0x1000007FFD122000ull
#define HBM2_MC1BIST1_MAX_OFFSET 0x1000
#define HBM2_MC1BIST1_SECTION 0xE800

#define mmHBM2_MC1BIST1_SPECIAL_BASE 0x1000007FFD122E80ull
#define HBM2_MC1BIST1_SPECIAL_MAX_OFFSET 0x1800
#define HBM2_MC1BIST1_SPECIAL_SECTION 0x1800

#define mmHBM2_MC1BIST2_BASE 0x1000007FFD123000ull
#define HBM2_MC1BIST2_MAX_OFFSET 0x1000
#define HBM2_MC1BIST2_SECTION 0xE800

#define mmHBM2_MC1BIST2_SPECIAL_BASE 0x1000007FFD123E80ull
#define HBM2_MC1BIST2_SPECIAL_MAX_OFFSET 0x1800
#define HBM2_MC1BIST2_SPECIAL_SECTION 0x1800

#define mmHBM2_MC1BIST3_BASE 0x1000007FFD124000ull
#define HBM2_MC1BIST3_MAX_OFFSET 0x1000
#define HBM2_MC1BIST3_SECTION 0xE800

#define mmHBM2_MC1BIST3_SPECIAL_BASE 0x1000007FFD124E80ull
#define HBM2_MC1BIST3_SPECIAL_MAX_OFFSET 0x1800
#define HBM2_MC1BIST3_SPECIAL_SECTION 0x1800

#define mmHBM2_MC1BIST4_BASE 0x1000007FFD125000ull
#define HBM2_MC1BIST4_MAX_OFFSET 0x1000
#define HBM2_MC1BIST4_SECTION 0xE800

#define mmHBM2_MC1BIST4_SPECIAL_BASE 0x1000007FFD125E80ull
#define HBM2_MC1BIST4_SPECIAL_MAX_OFFSET 0x1800
#define HBM2_MC1BIST4_SPECIAL_SECTION 0x1800

#define mmHBM2_MC1BIST5_BASE 0x1000007FFD126000ull
#define HBM2_MC1BIST5_MAX_OFFSET 0x1000
#define HBM2_MC1BIST5_SECTION 0xE800

#define mmHBM2_MC1BIST5_SPECIAL_BASE 0x1000007FFD126E80ull
#define HBM2_MC1BIST5_SPECIAL_MAX_OFFSET 0x1800
#define HBM2_MC1BIST5_SPECIAL_SECTION 0x1800

#define mmHBM2_MC1BIST6_BASE 0x1000007FFD127000ull
#define HBM2_MC1BIST6_MAX_OFFSET 0x1000
#define HBM2_MC1BIST6_SECTION 0xE800

#define mmHBM2_MC1BIST6_SPECIAL_BASE 0x1000007FFD127E80ull
#define HBM2_MC1BIST6_SPECIAL_MAX_OFFSET 0x1800
#define HBM2_MC1BIST6_SPECIAL_SECTION 0x1800

#define mmHBM2_MC1BIST7_BASE 0x1000007FFD128000ull
#define HBM2_MC1BIST7_MAX_OFFSET 0x1000
#define HBM2_MC1BIST7_SECTION 0xE800

#define mmHBM2_MC1BIST7_SPECIAL_BASE 0x1000007FFD128E80ull
#define HBM2_MC1BIST7_SPECIAL_MAX_OFFSET 0x1800
#define HBM2_MC1BIST7_SPECIAL_SECTION 0x1800

#define mmHBM2_MC1BIST8_MEM_BASE 0x1000007FFD129000ull
#define HBM2_MC1BIST8_MEM_MAX_OFFSET 0x1000
#define HBM2_MC1BIST8_MEM_SECTION 0xE800

#define mmHBM2_MC1BIST8_MEM_SPECIAL_BASE 0x1000007FFD129E80ull
#define HBM2_MC1BIST8_MEM_SPECIAL_MAX_OFFSET 0x1800
#define HBM2_MC1BIST8_MEM_SPECIAL_SECTION 0x16180

#define mmHBM2_PHY_BASE 0x1000007FFD140000ull
#define HBM2_PHY_MAX_OFFSET 0x4000
#define HBM2_PHY_SECTION 0x40000

#define mmHBM3_MC0_BASE 0x1000007FFD180000ull
#define HBM3_MC0_MAX_OFFSET 0x1000
#define HBM3_MC0_SECTION 0xE800

#define mmHBM3_MC0_SPECIAL_BASE 0x1000007FFD180E80ull
#define HBM3_MC0_SPECIAL_MAX_OFFSET 0x1800
#define HBM3_MC0_SPECIAL_SECTION 0x1800

#define mmHBM3_MC0BIST0_BASE 0x1000007FFD181000ull
#define HBM3_MC0BIST0_MAX_OFFSET 0x1000
#define HBM3_MC0BIST0_SECTION 0xE800

#define mmHBM3_MC0BIST0_SPECIAL_BASE 0x1000007FFD181E80ull
#define HBM3_MC0BIST0_SPECIAL_MAX_OFFSET 0x1800
#define HBM3_MC0BIST0_SPECIAL_SECTION 0x1800

#define mmHBM3_MC0BIST1_BASE 0x1000007FFD182000ull
#define HBM3_MC0BIST1_MAX_OFFSET 0x1000
#define HBM3_MC0BIST1_SECTION 0xE800

#define mmHBM3_MC0BIST1_SPECIAL_BASE 0x1000007FFD182E80ull
#define HBM3_MC0BIST1_SPECIAL_MAX_OFFSET 0x1800
#define HBM3_MC0BIST1_SPECIAL_SECTION 0x1800

#define mmHBM3_MC0BIST2_BASE 0x1000007FFD183000ull
#define HBM3_MC0BIST2_MAX_OFFSET 0x1000
#define HBM3_MC0BIST2_SECTION 0xE800

#define mmHBM3_MC0BIST2_SPECIAL_BASE 0x1000007FFD183E80ull
#define HBM3_MC0BIST2_SPECIAL_MAX_OFFSET 0x1800
#define HBM3_MC0BIST2_SPECIAL_SECTION 0x1800

#define mmHBM3_MC0BIST3_BASE 0x1000007FFD184000ull
#define HBM3_MC0BIST3_MAX_OFFSET 0x1000
#define HBM3_MC0BIST3_SECTION 0xE800

#define mmHBM3_MC0BIST3_SPECIAL_BASE 0x1000007FFD184E80ull
#define HBM3_MC0BIST3_SPECIAL_MAX_OFFSET 0x1800
#define HBM3_MC0BIST3_SPECIAL_SECTION 0x1800

#define mmHBM3_MC0BIST4_BASE 0x1000007FFD185000ull
#define HBM3_MC0BIST4_MAX_OFFSET 0x1000
#define HBM3_MC0BIST4_SECTION 0xE800

#define mmHBM3_MC0BIST4_SPECIAL_BASE 0x1000007FFD185E80ull
#define HBM3_MC0BIST4_SPECIAL_MAX_OFFSET 0x1800
#define HBM3_MC0BIST4_SPECIAL_SECTION 0x1800

#define mmHBM3_MC0BIST5_BASE 0x1000007FFD186000ull
#define HBM3_MC0BIST5_MAX_OFFSET 0x1000
#define HBM3_MC0BIST5_SECTION 0xE800

#define mmHBM3_MC0BIST5_SPECIAL_BASE 0x1000007FFD186E80ull
#define HBM3_MC0BIST5_SPECIAL_MAX_OFFSET 0x1800
#define HBM3_MC0BIST5_SPECIAL_SECTION 0x1800

#define mmHBM3_MC0BIST6_BASE 0x1000007FFD187000ull
#define HBM3_MC0BIST6_MAX_OFFSET 0x1000
#define HBM3_MC0BIST6_SECTION 0xE800

#define mmHBM3_MC0BIST6_SPECIAL_BASE 0x1000007FFD187E80ull
#define HBM3_MC0BIST6_SPECIAL_MAX_OFFSET 0x1800
#define HBM3_MC0BIST6_SPECIAL_SECTION 0x1800

#define mmHBM3_MC0BIST7_BASE 0x1000007FFD188000ull
#define HBM3_MC0BIST7_MAX_OFFSET 0x1000
#define HBM3_MC0BIST7_SECTION 0xE800

#define mmHBM3_MC0BIST7_SPECIAL_BASE 0x1000007FFD188E80ull
#define HBM3_MC0BIST7_SPECIAL_MAX_OFFSET 0x1800
#define HBM3_MC0BIST7_SPECIAL_SECTION 0x1800

#define mmHBM3_MC0BIST8_MEM_BASE 0x1000007FFD189000ull
#define HBM3_MC0BIST8_MEM_MAX_OFFSET 0x1000
#define HBM3_MC0BIST8_MEM_SECTION 0xE800

#define mmHBM3_MC0BIST8_MEM_SPECIAL_BASE 0x1000007FFD189E80ull
#define HBM3_MC0BIST8_MEM_SPECIAL_MAX_OFFSET 0x1800
#define HBM3_MC0BIST8_MEM_SPECIAL_SECTION 0x16180

#define mmHBM3_MC1_BASE 0x1000007FFD1A0000ull
#define HBM3_MC1_MAX_OFFSET 0x1000
#define HBM3_MC1_SECTION 0xE800

#define mmHBM3_MC1_SPECIAL_BASE 0x1000007FFD1A0E80ull
#define HBM3_MC1_SPECIAL_MAX_OFFSET 0x1800
#define HBM3_MC1_SPECIAL_SECTION 0x1800

#define mmHBM3_MC1BIST0_BASE 0x1000007FFD1A1000ull
#define HBM3_MC1BIST0_MAX_OFFSET 0x1000
#define HBM3_MC1BIST0_SECTION 0xE800

#define mmHBM3_MC1BIST0_SPECIAL_BASE 0x1000007FFD1A1E80ull
#define HBM3_MC1BIST0_SPECIAL_MAX_OFFSET 0x1800
#define HBM3_MC1BIST0_SPECIAL_SECTION 0x1800

#define mmHBM3_MC1BIST1_BASE 0x1000007FFD1A2000ull
#define HBM3_MC1BIST1_MAX_OFFSET 0x1000
#define HBM3_MC1BIST1_SECTION 0xE800

#define mmHBM3_MC1BIST1_SPECIAL_BASE 0x1000007FFD1A2E80ull
#define HBM3_MC1BIST1_SPECIAL_MAX_OFFSET 0x1800
#define HBM3_MC1BIST1_SPECIAL_SECTION 0x1800

#define mmHBM3_MC1BIST2_BASE 0x1000007FFD1A3000ull
#define HBM3_MC1BIST2_MAX_OFFSET 0x1000
#define HBM3_MC1BIST2_SECTION 0xE800

#define mmHBM3_MC1BIST2_SPECIAL_BASE 0x1000007FFD1A3E80ull
#define HBM3_MC1BIST2_SPECIAL_MAX_OFFSET 0x1800
#define HBM3_MC1BIST2_SPECIAL_SECTION 0x1800

#define mmHBM3_MC1BIST3_BASE 0x1000007FFD1A4000ull
#define HBM3_MC1BIST3_MAX_OFFSET 0x1000
#define HBM3_MC1BIST3_SECTION 0xE800

#define mmHBM3_MC1BIST3_SPECIAL_BASE 0x1000007FFD1A4E80ull
#define HBM3_MC1BIST3_SPECIAL_MAX_OFFSET 0x1800
#define HBM3_MC1BIST3_SPECIAL_SECTION 0x1800

#define mmHBM3_MC1BIST4_BASE 0x1000007FFD1A5000ull
#define HBM3_MC1BIST4_MAX_OFFSET 0x1000
#define HBM3_MC1BIST4_SECTION 0xE800

#define mmHBM3_MC1BIST4_SPECIAL_BASE 0x1000007FFD1A5E80ull
#define HBM3_MC1BIST4_SPECIAL_MAX_OFFSET 0x1800
#define HBM3_MC1BIST4_SPECIAL_SECTION 0x1800

#define mmHBM3_MC1BIST5_BASE 0x1000007FFD1A6000ull
#define HBM3_MC1BIST5_MAX_OFFSET 0x1000
#define HBM3_MC1BIST5_SECTION 0xE800

#define mmHBM3_MC1BIST5_SPECIAL_BASE 0x1000007FFD1A6E80ull
#define HBM3_MC1BIST5_SPECIAL_MAX_OFFSET 0x1800
#define HBM3_MC1BIST5_SPECIAL_SECTION 0x1800

#define mmHBM3_MC1BIST6_BASE 0x1000007FFD1A7000ull
#define HBM3_MC1BIST6_MAX_OFFSET 0x1000
#define HBM3_MC1BIST6_SECTION 0xE800

#define mmHBM3_MC1BIST6_SPECIAL_BASE 0x1000007FFD1A7E80ull
#define HBM3_MC1BIST6_SPECIAL_MAX_OFFSET 0x1800
#define HBM3_MC1BIST6_SPECIAL_SECTION 0x1800

#define mmHBM3_MC1BIST7_BASE 0x1000007FFD1A8000ull
#define HBM3_MC1BIST7_MAX_OFFSET 0x1000
#define HBM3_MC1BIST7_SECTION 0xE800

#define mmHBM3_MC1BIST7_SPECIAL_BASE 0x1000007FFD1A8E80ull
#define HBM3_MC1BIST7_SPECIAL_MAX_OFFSET 0x1800
#define HBM3_MC1BIST7_SPECIAL_SECTION 0x1800

#define mmHBM3_MC1BIST8_MEM_BASE 0x1000007FFD1A9000ull
#define HBM3_MC1BIST8_MEM_MAX_OFFSET 0x1000
#define HBM3_MC1BIST8_MEM_SECTION 0xE800

#define mmHBM3_MC1BIST8_MEM_SPECIAL_BASE 0x1000007FFD1A9E80ull
#define HBM3_MC1BIST8_MEM_SPECIAL_MAX_OFFSET 0x1800
#define HBM3_MC1BIST8_MEM_SPECIAL_SECTION 0x16180

#define mmHBM3_PHY_BASE 0x1000007FFD1C0000ull
#define HBM3_PHY_MAX_OFFSET 0x4000
#define HBM3_PHY_SECTION 0x40000

#define mmHBM4_MC0_BASE 0x1000007FFD200000ull
#define HBM4_MC0_MAX_OFFSET 0x1000
#define HBM4_MC0_SECTION 0xE800

#define mmHBM4_MC0_SPECIAL_BASE 0x1000007FFD200E80ull
#define HBM4_MC0_SPECIAL_MAX_OFFSET 0x1800
#define HBM4_MC0_SPECIAL_SECTION 0x1800

#define mmHBM4_MC0BIST0_BASE 0x1000007FFD201000ull
#define HBM4_MC0BIST0_MAX_OFFSET 0x1000
#define HBM4_MC0BIST0_SECTION 0xE800

#define mmHBM4_MC0BIST0_SPECIAL_BASE 0x1000007FFD201E80ull
#define HBM4_MC0BIST0_SPECIAL_MAX_OFFSET 0x1800
#define HBM4_MC0BIST0_SPECIAL_SECTION 0x1800

#define mmHBM4_MC0BIST1_BASE 0x1000007FFD202000ull
#define HBM4_MC0BIST1_MAX_OFFSET 0x1000
#define HBM4_MC0BIST1_SECTION 0xE800

#define mmHBM4_MC0BIST1_SPECIAL_BASE 0x1000007FFD202E80ull
#define HBM4_MC0BIST1_SPECIAL_MAX_OFFSET 0x1800
#define HBM4_MC0BIST1_SPECIAL_SECTION 0x1800

#define mmHBM4_MC0BIST2_BASE 0x1000007FFD203000ull
#define HBM4_MC0BIST2_MAX_OFFSET 0x1000
#define HBM4_MC0BIST2_SECTION 0xE800

#define mmHBM4_MC0BIST2_SPECIAL_BASE 0x1000007FFD203E80ull
#define HBM4_MC0BIST2_SPECIAL_MAX_OFFSET 0x1800
#define HBM4_MC0BIST2_SPECIAL_SECTION 0x1800

#define mmHBM4_MC0BIST3_BASE 0x1000007FFD204000ull
#define HBM4_MC0BIST3_MAX_OFFSET 0x1000
#define HBM4_MC0BIST3_SECTION 0xE800

#define mmHBM4_MC0BIST3_SPECIAL_BASE 0x1000007FFD204E80ull
#define HBM4_MC0BIST3_SPECIAL_MAX_OFFSET 0x1800
#define HBM4_MC0BIST3_SPECIAL_SECTION 0x1800

#define mmHBM4_MC0BIST4_BASE 0x1000007FFD205000ull
#define HBM4_MC0BIST4_MAX_OFFSET 0x1000
#define HBM4_MC0BIST4_SECTION 0xE800

#define mmHBM4_MC0BIST4_SPECIAL_BASE 0x1000007FFD205E80ull
#define HBM4_MC0BIST4_SPECIAL_MAX_OFFSET 0x1800
#define HBM4_MC0BIST4_SPECIAL_SECTION 0x1800

#define mmHBM4_MC0BIST5_BASE 0x1000007FFD206000ull
#define HBM4_MC0BIST5_MAX_OFFSET 0x1000
#define HBM4_MC0BIST5_SECTION 0xE800

#define mmHBM4_MC0BIST5_SPECIAL_BASE 0x1000007FFD206E80ull
#define HBM4_MC0BIST5_SPECIAL_MAX_OFFSET 0x1800
#define HBM4_MC0BIST5_SPECIAL_SECTION 0x1800

#define mmHBM4_MC0BIST6_BASE 0x1000007FFD207000ull
#define HBM4_MC0BIST6_MAX_OFFSET 0x1000
#define HBM4_MC0BIST6_SECTION 0xE800

#define mmHBM4_MC0BIST6_SPECIAL_BASE 0x1000007FFD207E80ull
#define HBM4_MC0BIST6_SPECIAL_MAX_OFFSET 0x1800
#define HBM4_MC0BIST6_SPECIAL_SECTION 0x1800

#define mmHBM4_MC0BIST7_BASE 0x1000007FFD208000ull
#define HBM4_MC0BIST7_MAX_OFFSET 0x1000
#define HBM4_MC0BIST7_SECTION 0xE800

#define mmHBM4_MC0BIST7_SPECIAL_BASE 0x1000007FFD208E80ull
#define HBM4_MC0BIST7_SPECIAL_MAX_OFFSET 0x1800
#define HBM4_MC0BIST7_SPECIAL_SECTION 0x1800

#define mmHBM4_MC0BIST8_MEM_BASE 0x1000007FFD209000ull
#define HBM4_MC0BIST8_MEM_MAX_OFFSET 0x1000
#define HBM4_MC0BIST8_MEM_SECTION 0xE800

#define mmHBM4_MC0BIST8_MEM_SPECIAL_BASE 0x1000007FFD209E80ull
#define HBM4_MC0BIST8_MEM_SPECIAL_MAX_OFFSET 0x1800
#define HBM4_MC0BIST8_MEM_SPECIAL_SECTION 0x16180

#define mmHBM4_MC1_BASE 0x1000007FFD220000ull
#define HBM4_MC1_MAX_OFFSET 0x1000
#define HBM4_MC1_SECTION 0xE800

#define mmHBM4_MC1_SPECIAL_BASE 0x1000007FFD220E80ull
#define HBM4_MC1_SPECIAL_MAX_OFFSET 0x1800
#define HBM4_MC1_SPECIAL_SECTION 0x1800

#define mmHBM4_MC1BIST0_BASE 0x1000007FFD221000ull
#define HBM4_MC1BIST0_MAX_OFFSET 0x1000
#define HBM4_MC1BIST0_SECTION 0xE800

#define mmHBM4_MC1BIST0_SPECIAL_BASE 0x1000007FFD221E80ull
#define HBM4_MC1BIST0_SPECIAL_MAX_OFFSET 0x1800
#define HBM4_MC1BIST0_SPECIAL_SECTION 0x1800

#define mmHBM4_MC1BIST1_BASE 0x1000007FFD222000ull
#define HBM4_MC1BIST1_MAX_OFFSET 0x1000
#define HBM4_MC1BIST1_SECTION 0xE800

#define mmHBM4_MC1BIST1_SPECIAL_BASE 0x1000007FFD222E80ull
#define HBM4_MC1BIST1_SPECIAL_MAX_OFFSET 0x1800
#define HBM4_MC1BIST1_SPECIAL_SECTION 0x1800

#define mmHBM4_MC1BIST2_BASE 0x1000007FFD223000ull
#define HBM4_MC1BIST2_MAX_OFFSET 0x1000
#define HBM4_MC1BIST2_SECTION 0xE800

#define mmHBM4_MC1BIST2_SPECIAL_BASE 0x1000007FFD223E80ull
#define HBM4_MC1BIST2_SPECIAL_MAX_OFFSET 0x1800
#define HBM4_MC1BIST2_SPECIAL_SECTION 0x1800

#define mmHBM4_MC1BIST3_BASE 0x1000007FFD224000ull
#define HBM4_MC1BIST3_MAX_OFFSET 0x1000
#define HBM4_MC1BIST3_SECTION 0xE800

#define mmHBM4_MC1BIST3_SPECIAL_BASE 0x1000007FFD224E80ull
#define HBM4_MC1BIST3_SPECIAL_MAX_OFFSET 0x1800
#define HBM4_MC1BIST3_SPECIAL_SECTION 0x1800

#define mmHBM4_MC1BIST4_BASE 0x1000007FFD225000ull
#define HBM4_MC1BIST4_MAX_OFFSET 0x1000
#define HBM4_MC1BIST4_SECTION 0xE800

#define mmHBM4_MC1BIST4_SPECIAL_BASE 0x1000007FFD225E80ull
#define HBM4_MC1BIST4_SPECIAL_MAX_OFFSET 0x1800
#define HBM4_MC1BIST4_SPECIAL_SECTION 0x1800

#define mmHBM4_MC1BIST5_BASE 0x1000007FFD226000ull
#define HBM4_MC1BIST5_MAX_OFFSET 0x1000
#define HBM4_MC1BIST5_SECTION 0xE800

#define mmHBM4_MC1BIST5_SPECIAL_BASE 0x1000007FFD226E80ull
#define HBM4_MC1BIST5_SPECIAL_MAX_OFFSET 0x1800
#define HBM4_MC1BIST5_SPECIAL_SECTION 0x1800

#define mmHBM4_MC1BIST6_BASE 0x1000007FFD227000ull
#define HBM4_MC1BIST6_MAX_OFFSET 0x1000
#define HBM4_MC1BIST6_SECTION 0xE800

#define mmHBM4_MC1BIST6_SPECIAL_BASE 0x1000007FFD227E80ull
#define HBM4_MC1BIST6_SPECIAL_MAX_OFFSET 0x1800
#define HBM4_MC1BIST6_SPECIAL_SECTION 0x1800

#define mmHBM4_MC1BIST7_BASE 0x1000007FFD228000ull
#define HBM4_MC1BIST7_MAX_OFFSET 0x1000
#define HBM4_MC1BIST7_SECTION 0xE800

#define mmHBM4_MC1BIST7_SPECIAL_BASE 0x1000007FFD228E80ull
#define HBM4_MC1BIST7_SPECIAL_MAX_OFFSET 0x1800
#define HBM4_MC1BIST7_SPECIAL_SECTION 0x1800

#define mmHBM4_MC1BIST8_MEM_BASE 0x1000007FFD229000ull
#define HBM4_MC1BIST8_MEM_MAX_OFFSET 0x1000
#define HBM4_MC1BIST8_MEM_SECTION 0xE800

#define mmHBM4_MC1BIST8_MEM_SPECIAL_BASE 0x1000007FFD229E80ull
#define HBM4_MC1BIST8_MEM_SPECIAL_MAX_OFFSET 0x1800
#define HBM4_MC1BIST8_MEM_SPECIAL_SECTION 0x16180

#define mmHBM4_PHY_BASE 0x1000007FFD240000ull
#define HBM4_PHY_MAX_OFFSET 0x4000
#define HBM4_PHY_SECTION 0x40000

#define mmHBM5_MC0_BASE 0x1000007FFD280000ull
#define HBM5_MC0_MAX_OFFSET 0x1000
#define HBM5_MC0_SECTION 0xE800

#define mmHBM5_MC0_SPECIAL_BASE 0x1000007FFD280E80ull
#define HBM5_MC0_SPECIAL_MAX_OFFSET 0x1800
#define HBM5_MC0_SPECIAL_SECTION 0x1800

#define mmHBM5_MC0BIST0_BASE 0x1000007FFD281000ull
#define HBM5_MC0BIST0_MAX_OFFSET 0x1000
#define HBM5_MC0BIST0_SECTION 0xE800

#define mmHBM5_MC0BIST0_SPECIAL_BASE 0x1000007FFD281E80ull
#define HBM5_MC0BIST0_SPECIAL_MAX_OFFSET 0x1800
#define HBM5_MC0BIST0_SPECIAL_SECTION 0x1800

#define mmHBM5_MC0BIST1_BASE 0x1000007FFD282000ull
#define HBM5_MC0BIST1_MAX_OFFSET 0x1000
#define HBM5_MC0BIST1_SECTION 0xE800

#define mmHBM5_MC0BIST1_SPECIAL_BASE 0x1000007FFD282E80ull
#define HBM5_MC0BIST1_SPECIAL_MAX_OFFSET 0x1800
#define HBM5_MC0BIST1_SPECIAL_SECTION 0x1800

#define mmHBM5_MC0BIST2_BASE 0x1000007FFD283000ull
#define HBM5_MC0BIST2_MAX_OFFSET 0x1000
#define HBM5_MC0BIST2_SECTION 0xE800

#define mmHBM5_MC0BIST2_SPECIAL_BASE 0x1000007FFD283E80ull
#define HBM5_MC0BIST2_SPECIAL_MAX_OFFSET 0x1800
#define HBM5_MC0BIST2_SPECIAL_SECTION 0x1800

#define mmHBM5_MC0BIST3_BASE 0x1000007FFD284000ull
#define HBM5_MC0BIST3_MAX_OFFSET 0x1000
#define HBM5_MC0BIST3_SECTION 0xE800

#define mmHBM5_MC0BIST3_SPECIAL_BASE 0x1000007FFD284E80ull
#define HBM5_MC0BIST3_SPECIAL_MAX_OFFSET 0x1800
#define HBM5_MC0BIST3_SPECIAL_SECTION 0x1800

#define mmHBM5_MC0BIST4_BASE 0x1000007FFD285000ull
#define HBM5_MC0BIST4_MAX_OFFSET 0x1000
#define HBM5_MC0BIST4_SECTION 0xE800

#define mmHBM5_MC0BIST4_SPECIAL_BASE 0x1000007FFD285E80ull
#define HBM5_MC0BIST4_SPECIAL_MAX_OFFSET 0x1800
#define HBM5_MC0BIST4_SPECIAL_SECTION 0x1800

#define mmHBM5_MC0BIST5_BASE 0x1000007FFD286000ull
#define HBM5_MC0BIST5_MAX_OFFSET 0x1000
#define HBM5_MC0BIST5_SECTION 0xE800

#define mmHBM5_MC0BIST5_SPECIAL_BASE 0x1000007FFD286E80ull
#define HBM5_MC0BIST5_SPECIAL_MAX_OFFSET 0x1800
#define HBM5_MC0BIST5_SPECIAL_SECTION 0x1800

#define mmHBM5_MC0BIST6_BASE 0x1000007FFD287000ull
#define HBM5_MC0BIST6_MAX_OFFSET 0x1000
#define HBM5_MC0BIST6_SECTION 0xE800

#define mmHBM5_MC0BIST6_SPECIAL_BASE 0x1000007FFD287E80ull
#define HBM5_MC0BIST6_SPECIAL_MAX_OFFSET 0x1800
#define HBM5_MC0BIST6_SPECIAL_SECTION 0x1800

#define mmHBM5_MC0BIST7_BASE 0x1000007FFD288000ull
#define HBM5_MC0BIST7_MAX_OFFSET 0x1000
#define HBM5_MC0BIST7_SECTION 0xE800

#define mmHBM5_MC0BIST7_SPECIAL_BASE 0x1000007FFD288E80ull
#define HBM5_MC0BIST7_SPECIAL_MAX_OFFSET 0x1800
#define HBM5_MC0BIST7_SPECIAL_SECTION 0x1800

#define mmHBM5_MC0BIST8_MEM_BASE 0x1000007FFD289000ull
#define HBM5_MC0BIST8_MEM_MAX_OFFSET 0x1000
#define HBM5_MC0BIST8_MEM_SECTION 0xE800

#define mmHBM5_MC0BIST8_MEM_SPECIAL_BASE 0x1000007FFD289E80ull
#define HBM5_MC0BIST8_MEM_SPECIAL_MAX_OFFSET 0x1800
#define HBM5_MC0BIST8_MEM_SPECIAL_SECTION 0x16180

#define mmHBM5_MC1_BASE 0x1000007FFD2A0000ull
#define HBM5_MC1_MAX_OFFSET 0x1000
#define HBM5_MC1_SECTION 0xE800

#define mmHBM5_MC1_SPECIAL_BASE 0x1000007FFD2A0E80ull
#define HBM5_MC1_SPECIAL_MAX_OFFSET 0x1800
#define HBM5_MC1_SPECIAL_SECTION 0x1800

#define mmHBM5_MC1BIST0_BASE 0x1000007FFD2A1000ull
#define HBM5_MC1BIST0_MAX_OFFSET 0x1000
#define HBM5_MC1BIST0_SECTION 0xE800

#define mmHBM5_MC1BIST0_SPECIAL_BASE 0x1000007FFD2A1E80ull
#define HBM5_MC1BIST0_SPECIAL_MAX_OFFSET 0x1800
#define HBM5_MC1BIST0_SPECIAL_SECTION 0x1800

#define mmHBM5_MC1BIST1_BASE 0x1000007FFD2A2000ull
#define HBM5_MC1BIST1_MAX_OFFSET 0x1000
#define HBM5_MC1BIST1_SECTION 0xE800

#define mmHBM5_MC1BIST1_SPECIAL_BASE 0x1000007FFD2A2E80ull
#define HBM5_MC1BIST1_SPECIAL_MAX_OFFSET 0x1800
#define HBM5_MC1BIST1_SPECIAL_SECTION 0x1800

#define mmHBM5_MC1BIST2_BASE 0x1000007FFD2A3000ull
#define HBM5_MC1BIST2_MAX_OFFSET 0x1000
#define HBM5_MC1BIST2_SECTION 0xE800

#define mmHBM5_MC1BIST2_SPECIAL_BASE 0x1000007FFD2A3E80ull
#define HBM5_MC1BIST2_SPECIAL_MAX_OFFSET 0x1800
#define HBM5_MC1BIST2_SPECIAL_SECTION 0x1800

#define mmHBM5_MC1BIST3_BASE 0x1000007FFD2A4000ull
#define HBM5_MC1BIST3_MAX_OFFSET 0x1000
#define HBM5_MC1BIST3_SECTION 0xE800

#define mmHBM5_MC1BIST3_SPECIAL_BASE 0x1000007FFD2A4E80ull
#define HBM5_MC1BIST3_SPECIAL_MAX_OFFSET 0x1800
#define HBM5_MC1BIST3_SPECIAL_SECTION 0x1800

#define mmHBM5_MC1BIST4_BASE 0x1000007FFD2A5000ull
#define HBM5_MC1BIST4_MAX_OFFSET 0x1000
#define HBM5_MC1BIST4_SECTION 0xE800

#define mmHBM5_MC1BIST4_SPECIAL_BASE 0x1000007FFD2A5E80ull
#define HBM5_MC1BIST4_SPECIAL_MAX_OFFSET 0x1800
#define HBM5_MC1BIST4_SPECIAL_SECTION 0x1800

#define mmHBM5_MC1BIST5_BASE 0x1000007FFD2A6000ull
#define HBM5_MC1BIST5_MAX_OFFSET 0x1000
#define HBM5_MC1BIST5_SECTION 0xE800

#define mmHBM5_MC1BIST5_SPECIAL_BASE 0x1000007FFD2A6E80ull
#define HBM5_MC1BIST5_SPECIAL_MAX_OFFSET 0x1800
#define HBM5_MC1BIST5_SPECIAL_SECTION 0x1800

#define mmHBM5_MC1BIST6_BASE 0x1000007FFD2A7000ull
#define HBM5_MC1BIST6_MAX_OFFSET 0x1000
#define HBM5_MC1BIST6_SECTION 0xE800

#define mmHBM5_MC1BIST6_SPECIAL_BASE 0x1000007FFD2A7E80ull
#define HBM5_MC1BIST6_SPECIAL_MAX_OFFSET 0x1800
#define HBM5_MC1BIST6_SPECIAL_SECTION 0x1800

#define mmHBM5_MC1BIST7_BASE 0x1000007FFD2A8000ull
#define HBM5_MC1BIST7_MAX_OFFSET 0x1000
#define HBM5_MC1BIST7_SECTION 0xE800

#define mmHBM5_MC1BIST7_SPECIAL_BASE 0x1000007FFD2A8E80ull
#define HBM5_MC1BIST7_SPECIAL_MAX_OFFSET 0x1800
#define HBM5_MC1BIST7_SPECIAL_SECTION 0x1800

#define mmHBM5_MC1BIST8_MEM_BASE 0x1000007FFD2A9000ull
#define HBM5_MC1BIST8_MEM_MAX_OFFSET 0x1000
#define HBM5_MC1BIST8_MEM_SECTION 0xE800

#define mmHBM5_MC1BIST8_MEM_SPECIAL_BASE 0x1000007FFD2A9E80ull
#define HBM5_MC1BIST8_MEM_SPECIAL_MAX_OFFSET 0x1800
#define HBM5_MC1BIST8_MEM_SPECIAL_SECTION 0x16180

#define mmHBM5_PHY_BASE 0x1000007FFD2C0000ull
#define HBM5_PHY_MAX_OFFSET 0x4000
#define HBM5_PHY_SECTION 0x140000

#define mmNIC0_UMR0_0_UNSECURE_DOORBELL0_BASE 0x1000007FFD400000ull
#define NIC0_UMR0_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC0_UMR0_0_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC0_UMR0_0_UNSECURE_DOORBELL1_BASE 0x1000007FFD400080ull
#define NIC0_UMR0_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC0_UMR0_0_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC0_UMR0_0_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD400100ull
#define NIC0_UMR0_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMR0_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC0_UMR0_0_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD400180ull
#define NIC0_UMR0_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMR0_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC0_UMR0_0_SPECIAL_BASE 0x1000007FFD400E80ull
#define NIC0_UMR0_0_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_UMR0_0_SPECIAL_SECTION 0x1800

#define mmNIC0_UMR0_1_UNSECURE_DOORBELL0_BASE 0x1000007FFD401000ull
#define NIC0_UMR0_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC0_UMR0_1_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC0_UMR0_1_UNSECURE_DOORBELL1_BASE 0x1000007FFD401080ull
#define NIC0_UMR0_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC0_UMR0_1_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC0_UMR0_1_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD401100ull
#define NIC0_UMR0_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMR0_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC0_UMR0_1_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD401180ull
#define NIC0_UMR0_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMR0_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC0_UMR0_1_SPECIAL_BASE 0x1000007FFD401E80ull
#define NIC0_UMR0_1_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_UMR0_1_SPECIAL_SECTION 0x1800

#define mmNIC0_UMR0_2_UNSECURE_DOORBELL0_BASE 0x1000007FFD402000ull
#define NIC0_UMR0_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC0_UMR0_2_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC0_UMR0_2_UNSECURE_DOORBELL1_BASE 0x1000007FFD402080ull
#define NIC0_UMR0_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC0_UMR0_2_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC0_UMR0_2_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD402100ull
#define NIC0_UMR0_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMR0_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC0_UMR0_2_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD402180ull
#define NIC0_UMR0_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMR0_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC0_UMR0_2_SPECIAL_BASE 0x1000007FFD402E80ull
#define NIC0_UMR0_2_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_UMR0_2_SPECIAL_SECTION 0x1800

#define mmNIC0_UMR0_3_UNSECURE_DOORBELL0_BASE 0x1000007FFD403000ull
#define NIC0_UMR0_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC0_UMR0_3_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC0_UMR0_3_UNSECURE_DOORBELL1_BASE 0x1000007FFD403080ull
#define NIC0_UMR0_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC0_UMR0_3_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC0_UMR0_3_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD403100ull
#define NIC0_UMR0_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMR0_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC0_UMR0_3_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD403180ull
#define NIC0_UMR0_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMR0_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC0_UMR0_3_SPECIAL_BASE 0x1000007FFD403E80ull
#define NIC0_UMR0_3_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_UMR0_3_SPECIAL_SECTION 0x1800

#define mmNIC0_UMR0_4_UNSECURE_DOORBELL0_BASE 0x1000007FFD404000ull
#define NIC0_UMR0_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC0_UMR0_4_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC0_UMR0_4_UNSECURE_DOORBELL1_BASE 0x1000007FFD404080ull
#define NIC0_UMR0_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC0_UMR0_4_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC0_UMR0_4_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD404100ull
#define NIC0_UMR0_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMR0_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC0_UMR0_4_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD404180ull
#define NIC0_UMR0_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMR0_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC0_UMR0_4_SPECIAL_BASE 0x1000007FFD404E80ull
#define NIC0_UMR0_4_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_UMR0_4_SPECIAL_SECTION 0x1800

#define mmNIC0_UMR0_5_UNSECURE_DOORBELL0_BASE 0x1000007FFD405000ull
#define NIC0_UMR0_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC0_UMR0_5_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC0_UMR0_5_UNSECURE_DOORBELL1_BASE 0x1000007FFD405080ull
#define NIC0_UMR0_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC0_UMR0_5_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC0_UMR0_5_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD405100ull
#define NIC0_UMR0_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMR0_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC0_UMR0_5_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD405180ull
#define NIC0_UMR0_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMR0_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC0_UMR0_5_SPECIAL_BASE 0x1000007FFD405E80ull
#define NIC0_UMR0_5_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_UMR0_5_SPECIAL_SECTION 0x1800

#define mmNIC0_UMR0_6_UNSECURE_DOORBELL0_BASE 0x1000007FFD406000ull
#define NIC0_UMR0_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC0_UMR0_6_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC0_UMR0_6_UNSECURE_DOORBELL1_BASE 0x1000007FFD406080ull
#define NIC0_UMR0_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC0_UMR0_6_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC0_UMR0_6_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD406100ull
#define NIC0_UMR0_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMR0_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC0_UMR0_6_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD406180ull
#define NIC0_UMR0_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMR0_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC0_UMR0_6_SPECIAL_BASE 0x1000007FFD406E80ull
#define NIC0_UMR0_6_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_UMR0_6_SPECIAL_SECTION 0x1800

#define mmNIC0_UMR0_7_UNSECURE_DOORBELL0_BASE 0x1000007FFD407000ull
#define NIC0_UMR0_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC0_UMR0_7_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC0_UMR0_7_UNSECURE_DOORBELL1_BASE 0x1000007FFD407080ull
#define NIC0_UMR0_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC0_UMR0_7_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC0_UMR0_7_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD407100ull
#define NIC0_UMR0_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMR0_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC0_UMR0_7_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD407180ull
#define NIC0_UMR0_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMR0_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC0_UMR0_7_SPECIAL_BASE 0x1000007FFD407E80ull
#define NIC0_UMR0_7_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_UMR0_7_SPECIAL_SECTION 0x1800

#define mmNIC0_UMR0_8_UNSECURE_DOORBELL0_BASE 0x1000007FFD408000ull
#define NIC0_UMR0_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC0_UMR0_8_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC0_UMR0_8_UNSECURE_DOORBELL1_BASE 0x1000007FFD408080ull
#define NIC0_UMR0_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC0_UMR0_8_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC0_UMR0_8_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD408100ull
#define NIC0_UMR0_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMR0_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC0_UMR0_8_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD408180ull
#define NIC0_UMR0_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMR0_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC0_UMR0_8_SPECIAL_BASE 0x1000007FFD408E80ull
#define NIC0_UMR0_8_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_UMR0_8_SPECIAL_SECTION 0x1800

#define mmNIC0_UMR0_9_UNSECURE_DOORBELL0_BASE 0x1000007FFD409000ull
#define NIC0_UMR0_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC0_UMR0_9_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC0_UMR0_9_UNSECURE_DOORBELL1_BASE 0x1000007FFD409080ull
#define NIC0_UMR0_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC0_UMR0_9_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC0_UMR0_9_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD409100ull
#define NIC0_UMR0_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMR0_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC0_UMR0_9_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD409180ull
#define NIC0_UMR0_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMR0_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC0_UMR0_9_SPECIAL_BASE 0x1000007FFD409E80ull
#define NIC0_UMR0_9_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_UMR0_9_SPECIAL_SECTION 0x1800

#define mmNIC0_UMR0_10_UNSECURE_DOORBELL0_BASE 0x1000007FFD40A000ull
#define NIC0_UMR0_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC0_UMR0_10_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC0_UMR0_10_UNSECURE_DOORBELL1_BASE 0x1000007FFD40A080ull
#define NIC0_UMR0_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC0_UMR0_10_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC0_UMR0_10_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD40A100ull
#define NIC0_UMR0_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMR0_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC0_UMR0_10_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD40A180ull
#define NIC0_UMR0_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMR0_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC0_UMR0_10_SPECIAL_BASE 0x1000007FFD40AE80ull
#define NIC0_UMR0_10_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_UMR0_10_SPECIAL_SECTION 0x1800

#define mmNIC0_UMR0_11_UNSECURE_DOORBELL0_BASE 0x1000007FFD40B000ull
#define NIC0_UMR0_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC0_UMR0_11_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC0_UMR0_11_UNSECURE_DOORBELL1_BASE 0x1000007FFD40B080ull
#define NIC0_UMR0_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC0_UMR0_11_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC0_UMR0_11_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD40B100ull
#define NIC0_UMR0_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMR0_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC0_UMR0_11_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD40B180ull
#define NIC0_UMR0_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMR0_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC0_UMR0_11_SPECIAL_BASE 0x1000007FFD40BE80ull
#define NIC0_UMR0_11_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_UMR0_11_SPECIAL_SECTION 0x1800

#define mmNIC0_UMR0_12_UNSECURE_DOORBELL0_BASE 0x1000007FFD40C000ull
#define NIC0_UMR0_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC0_UMR0_12_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC0_UMR0_12_UNSECURE_DOORBELL1_BASE 0x1000007FFD40C080ull
#define NIC0_UMR0_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC0_UMR0_12_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC0_UMR0_12_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD40C100ull
#define NIC0_UMR0_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMR0_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC0_UMR0_12_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD40C180ull
#define NIC0_UMR0_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMR0_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC0_UMR0_12_SPECIAL_BASE 0x1000007FFD40CE80ull
#define NIC0_UMR0_12_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_UMR0_12_SPECIAL_SECTION 0x1800

#define mmNIC0_UMR0_13_UNSECURE_DOORBELL0_BASE 0x1000007FFD40D000ull
#define NIC0_UMR0_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC0_UMR0_13_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC0_UMR0_13_UNSECURE_DOORBELL1_BASE 0x1000007FFD40D080ull
#define NIC0_UMR0_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC0_UMR0_13_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC0_UMR0_13_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD40D100ull
#define NIC0_UMR0_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMR0_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC0_UMR0_13_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD40D180ull
#define NIC0_UMR0_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMR0_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC0_UMR0_13_SPECIAL_BASE 0x1000007FFD40DE80ull
#define NIC0_UMR0_13_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_UMR0_13_SPECIAL_SECTION 0x1800

#define mmNIC0_UMR0_14_UNSECURE_DOORBELL0_BASE 0x1000007FFD40E000ull
#define NIC0_UMR0_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC0_UMR0_14_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC0_UMR0_14_UNSECURE_DOORBELL1_BASE 0x1000007FFD40E080ull
#define NIC0_UMR0_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC0_UMR0_14_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC0_UMR0_14_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD40E100ull
#define NIC0_UMR0_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMR0_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC0_UMR0_14_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD40E180ull
#define NIC0_UMR0_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMR0_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC0_UMR0_14_SPECIAL_BASE 0x1000007FFD40EE80ull
#define NIC0_UMR0_14_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_UMR0_14_SPECIAL_SECTION 0x1180

#define mmNIC0_QM_DCCM0_BASE 0x1000007FFD410000ull
#define NIC0_QM_DCCM0_MAX_OFFSET 0x4000
#define NIC0_QM_DCCM0_SECTION 0x8000

#define mmNIC0_QM_ARC_AUX0_BASE 0x1000007FFD418000ull
#define NIC0_QM_ARC_AUX0_MAX_OFFSET 0x1000
#define NIC0_QM_ARC_AUX0_SECTION 0xE800

#define mmNIC0_QM_ARC_AUX0_SPECIAL_BASE 0x1000007FFD418E80ull
#define NIC0_QM_ARC_AUX0_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_QM_ARC_AUX0_SPECIAL_SECTION 0x1180

#define mmNIC0_QM0_BASE 0x1000007FFD41A000ull
#define NIC0_QM0_MAX_OFFSET 0x1000
#define NIC0_QM0_SECTION 0x9000

#define mmNIC0_QM0_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFD41A900ull
#define NIC0_QM0_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define NIC0_QM0_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmNIC0_QM0_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFD41A908ull
#define NIC0_QM0_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define NIC0_QM0_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmNIC0_QM0_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFD41A910ull
#define NIC0_QM0_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define NIC0_QM0_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmNIC0_QM0_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFD41A918ull
#define NIC0_QM0_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define NIC0_QM0_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmNIC0_QM0_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFD41A920ull
#define NIC0_QM0_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define NIC0_QM0_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmNIC0_QM0_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFD41A928ull
#define NIC0_QM0_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define NIC0_QM0_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmNIC0_QM0_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFD41A930ull
#define NIC0_QM0_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define NIC0_QM0_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmNIC0_QM0_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFD41A938ull
#define NIC0_QM0_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define NIC0_QM0_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmNIC0_QM0_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFD41A940ull
#define NIC0_QM0_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define NIC0_QM0_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmNIC0_QM0_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFD41A948ull
#define NIC0_QM0_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define NIC0_QM0_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmNIC0_QM0_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFD41A950ull
#define NIC0_QM0_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define NIC0_QM0_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmNIC0_QM0_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFD41A958ull
#define NIC0_QM0_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define NIC0_QM0_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmNIC0_QM0_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFD41A960ull
#define NIC0_QM0_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define NIC0_QM0_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmNIC0_QM0_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFD41A968ull
#define NIC0_QM0_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define NIC0_QM0_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmNIC0_QM0_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFD41A970ull
#define NIC0_QM0_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define NIC0_QM0_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmNIC0_QM0_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFD41A978ull
#define NIC0_QM0_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define NIC0_QM0_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmNIC0_QM0_AXUSER_SECURED_BASE 0x1000007FFD41AB00ull
#define NIC0_QM0_AXUSER_SECURED_MAX_OFFSET 0x5000
#define NIC0_QM0_AXUSER_SECURED_SECTION 0x8000

#define mmNIC0_QM0_AXUSER_NONSECURED_BASE 0x1000007FFD41AB80ull
#define NIC0_QM0_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define NIC0_QM0_AXUSER_NONSECURED_SECTION 0x8000

#define mmNIC0_QM0_DBG_HBW_BASE 0x1000007FFD41AC00ull
#define NIC0_QM0_DBG_HBW_MAX_OFFSET 0x5800
#define NIC0_QM0_DBG_HBW_SECTION 0x8000

#define mmNIC0_QM0_DBG_LBW_BASE 0x1000007FFD41AC80ull
#define NIC0_QM0_DBG_LBW_MAX_OFFSET 0x5800
#define NIC0_QM0_DBG_LBW_SECTION 0x1000

#define mmNIC0_QM0_CGM_BASE 0x1000007FFD41AD80ull
#define NIC0_QM0_CGM_MAX_OFFSET 0xC000
#define NIC0_QM0_CGM_SECTION 0x1000

#define mmNIC0_QM0_SPECIAL_BASE 0x1000007FFD41AE80ull
#define NIC0_QM0_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_QM0_SPECIAL_SECTION 0x4180

#define mmNIC0_QPC0_BASE 0x1000007FFD41F000ull
#define NIC0_QPC0_MAX_OFFSET 0x1000
#define NIC0_QPC0_SECTION 0x7200

#define mmNIC0_QPC0_DBFIFO0_CI_UPD_ADDR_BASE 0x1000007FFD41F720ull
#define NIC0_QPC0_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC0_DBFIFO1_CI_UPD_ADDR_BASE 0x1000007FFD41F728ull
#define NIC0_QPC0_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC0_DBFIFO2_CI_UPD_ADDR_BASE 0x1000007FFD41F730ull
#define NIC0_QPC0_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC0_DBFIFO3_CI_UPD_ADDR_BASE 0x1000007FFD41F738ull
#define NIC0_QPC0_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC0_DBFIFO4_CI_UPD_ADDR_BASE 0x1000007FFD41F740ull
#define NIC0_QPC0_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC0_DBFIFO5_CI_UPD_ADDR_BASE 0x1000007FFD41F748ull
#define NIC0_QPC0_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC0_DBFIFO6_CI_UPD_ADDR_BASE 0x1000007FFD41F750ull
#define NIC0_QPC0_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC0_DBFIFO7_CI_UPD_ADDR_BASE 0x1000007FFD41F758ull
#define NIC0_QPC0_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC0_DBFIFO8_CI_UPD_ADDR_BASE 0x1000007FFD41F760ull
#define NIC0_QPC0_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC0_DBFIFO9_CI_UPD_ADDR_BASE 0x1000007FFD41F768ull
#define NIC0_QPC0_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC0_DBFIFO10_CI_UPD_ADDR_BASE 0x1000007FFD41F770ull
#define NIC0_QPC0_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC0_DBFIFO11_CI_UPD_ADDR_BASE 0x1000007FFD41F778ull
#define NIC0_QPC0_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC0_DBFIFO12_CI_UPD_ADDR_BASE 0x1000007FFD41F780ull
#define NIC0_QPC0_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC0_DBFIFO13_CI_UPD_ADDR_BASE 0x1000007FFD41F788ull
#define NIC0_QPC0_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC0_DBFIFO14_CI_UPD_ADDR_BASE 0x1000007FFD41F790ull
#define NIC0_QPC0_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC0_DBFIFO15_CI_UPD_ADDR_BASE 0x1000007FFD41F798ull
#define NIC0_QPC0_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC0_DBFIFO16_CI_UPD_ADDR_BASE 0x1000007FFD41F7A0ull
#define NIC0_QPC0_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC0_DBFIFO17_CI_UPD_ADDR_BASE 0x1000007FFD41F7A8ull
#define NIC0_QPC0_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC0_DBFIFO18_CI_UPD_ADDR_BASE 0x1000007FFD41F7B0ull
#define NIC0_QPC0_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC0_DBFIFO19_CI_UPD_ADDR_BASE 0x1000007FFD41F7B8ull
#define NIC0_QPC0_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC0_DBFIFO20_CI_UPD_ADDR_BASE 0x1000007FFD41F7C0ull
#define NIC0_QPC0_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC0_DBFIFO21_CI_UPD_ADDR_BASE 0x1000007FFD41F7C8ull
#define NIC0_QPC0_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC0_DBFIFO22_CI_UPD_ADDR_BASE 0x1000007FFD41F7D0ull
#define NIC0_QPC0_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC0_DBFIFO23_CI_UPD_ADDR_BASE 0x1000007FFD41F7D8ull
#define NIC0_QPC0_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC0_DBFIFO24_CI_UPD_ADDR_BASE 0x1000007FFD41F7E0ull
#define NIC0_QPC0_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC0_DBFIFO25_CI_UPD_ADDR_BASE 0x1000007FFD41F7E8ull
#define NIC0_QPC0_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC0_DBFIFO26_CI_UPD_ADDR_BASE 0x1000007FFD41F7F0ull
#define NIC0_QPC0_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC0_DBFIFO27_CI_UPD_ADDR_BASE 0x1000007FFD41F7F8ull
#define NIC0_QPC0_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC0_DBFIFO28_CI_UPD_ADDR_BASE 0x1000007FFD41F800ull
#define NIC0_QPC0_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC0_DBFIFO29_CI_UPD_ADDR_BASE 0x1000007FFD41F808ull
#define NIC0_QPC0_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC0_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x1000007FFD41F810ull
#define NIC0_QPC0_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x1000007FFD41F818ull
#define NIC0_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680

#define mmNIC0_QPC0_AXUSER_CONG_QUE_BASE 0x1000007FFD41FB80ull
#define NIC0_QPC0_AXUSER_CONG_QUE_MAX_OFFSET 0x5000
#define NIC0_QPC0_AXUSER_CONG_QUE_SECTION 0x6000

#define mmNIC0_QPC0_AXUSER_RXWQE_BASE 0x1000007FFD41FBE0ull
#define NIC0_QPC0_AXUSER_RXWQE_MAX_OFFSET 0x5000
#define NIC0_QPC0_AXUSER_RXWQE_SECTION 0x6000

#define mmNIC0_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x1000007FFD41FC40ull
#define NIC0_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC0_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000

#define mmNIC0_QPC0_AXUSER_DB_FIFO_BASE 0x1000007FFD41FCA0ull
#define NIC0_QPC0_AXUSER_DB_FIFO_MAX_OFFSET 0x5000
#define NIC0_QPC0_AXUSER_DB_FIFO_SECTION 0x6000

#define mmNIC0_QPC0_AXUSER_EV_QUE_LBW_INTR_BASE 0x1000007FFD41FD00ull
#define NIC0_QPC0_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000
#define NIC0_QPC0_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000

#define mmNIC0_QPC0_AXUSER_ERR_FIFO_BASE 0x1000007FFD41FD60ull
#define NIC0_QPC0_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000
#define NIC0_QPC0_AXUSER_ERR_FIFO_SECTION 0x6000

#define mmNIC0_QPC0_AXUSER_QPC_RESP_BASE 0x1000007FFD41FDC0ull
#define NIC0_QPC0_AXUSER_QPC_RESP_MAX_OFFSET 0x5000
#define NIC0_QPC0_AXUSER_QPC_RESP_SECTION 0x6000

#define mmNIC0_QPC0_AXUSER_QPC_REQ_BASE 0x1000007FFD41FE20ull
#define NIC0_QPC0_AXUSER_QPC_REQ_MAX_OFFSET 0x5000
#define NIC0_QPC0_AXUSER_QPC_REQ_SECTION 0x6000

#define mmNIC0_QPC0_SPECIAL_BASE 0x1000007FFD41FE80ull
#define NIC0_QPC0_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_QPC0_SPECIAL_SECTION 0x1800

#define mmNIC0_UMR1_0_UNSECURE_DOORBELL0_BASE 0x1000007FFD420000ull
#define NIC0_UMR1_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC0_UMR1_0_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC0_UMR1_0_UNSECURE_DOORBELL1_BASE 0x1000007FFD420080ull
#define NIC0_UMR1_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC0_UMR1_0_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC0_UMR1_0_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD420100ull
#define NIC0_UMR1_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMR1_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC0_UMR1_0_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD420180ull
#define NIC0_UMR1_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMR1_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC0_UMR1_0_SPECIAL_BASE 0x1000007FFD420E80ull
#define NIC0_UMR1_0_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_UMR1_0_SPECIAL_SECTION 0x1800

#define mmNIC0_UMR1_1_UNSECURE_DOORBELL0_BASE 0x1000007FFD421000ull
#define NIC0_UMR1_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC0_UMR1_1_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC0_UMR1_1_UNSECURE_DOORBELL1_BASE 0x1000007FFD421080ull
#define NIC0_UMR1_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC0_UMR1_1_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC0_UMR1_1_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD421100ull
#define NIC0_UMR1_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMR1_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC0_UMR1_1_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD421180ull
#define NIC0_UMR1_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMR1_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC0_UMR1_1_SPECIAL_BASE 0x1000007FFD421E80ull
#define NIC0_UMR1_1_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_UMR1_1_SPECIAL_SECTION 0x1800

#define mmNIC0_UMR1_2_UNSECURE_DOORBELL0_BASE 0x1000007FFD422000ull
#define NIC0_UMR1_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC0_UMR1_2_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC0_UMR1_2_UNSECURE_DOORBELL1_BASE 0x1000007FFD422080ull
#define NIC0_UMR1_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC0_UMR1_2_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC0_UMR1_2_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD422100ull
#define NIC0_UMR1_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMR1_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC0_UMR1_2_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD422180ull
#define NIC0_UMR1_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMR1_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC0_UMR1_2_SPECIAL_BASE 0x1000007FFD422E80ull
#define NIC0_UMR1_2_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_UMR1_2_SPECIAL_SECTION 0x1800

#define mmNIC0_UMR1_3_UNSECURE_DOORBELL0_BASE 0x1000007FFD423000ull
#define NIC0_UMR1_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC0_UMR1_3_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC0_UMR1_3_UNSECURE_DOORBELL1_BASE 0x1000007FFD423080ull
#define NIC0_UMR1_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC0_UMR1_3_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC0_UMR1_3_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD423100ull
#define NIC0_UMR1_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMR1_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC0_UMR1_3_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD423180ull
#define NIC0_UMR1_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMR1_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC0_UMR1_3_SPECIAL_BASE 0x1000007FFD423E80ull
#define NIC0_UMR1_3_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_UMR1_3_SPECIAL_SECTION 0x1800

#define mmNIC0_UMR1_4_UNSECURE_DOORBELL0_BASE 0x1000007FFD424000ull
#define NIC0_UMR1_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC0_UMR1_4_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC0_UMR1_4_UNSECURE_DOORBELL1_BASE 0x1000007FFD424080ull
#define NIC0_UMR1_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC0_UMR1_4_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC0_UMR1_4_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD424100ull
#define NIC0_UMR1_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMR1_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC0_UMR1_4_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD424180ull
#define NIC0_UMR1_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMR1_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC0_UMR1_4_SPECIAL_BASE 0x1000007FFD424E80ull
#define NIC0_UMR1_4_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_UMR1_4_SPECIAL_SECTION 0x1800

#define mmNIC0_UMR1_5_UNSECURE_DOORBELL0_BASE 0x1000007FFD425000ull
#define NIC0_UMR1_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC0_UMR1_5_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC0_UMR1_5_UNSECURE_DOORBELL1_BASE 0x1000007FFD425080ull
#define NIC0_UMR1_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC0_UMR1_5_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC0_UMR1_5_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD425100ull
#define NIC0_UMR1_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMR1_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC0_UMR1_5_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD425180ull
#define NIC0_UMR1_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMR1_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC0_UMR1_5_SPECIAL_BASE 0x1000007FFD425E80ull
#define NIC0_UMR1_5_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_UMR1_5_SPECIAL_SECTION 0x1800

#define mmNIC0_UMR1_6_UNSECURE_DOORBELL0_BASE 0x1000007FFD426000ull
#define NIC0_UMR1_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC0_UMR1_6_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC0_UMR1_6_UNSECURE_DOORBELL1_BASE 0x1000007FFD426080ull
#define NIC0_UMR1_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC0_UMR1_6_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC0_UMR1_6_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD426100ull
#define NIC0_UMR1_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMR1_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC0_UMR1_6_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD426180ull
#define NIC0_UMR1_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMR1_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC0_UMR1_6_SPECIAL_BASE 0x1000007FFD426E80ull
#define NIC0_UMR1_6_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_UMR1_6_SPECIAL_SECTION 0x1800

#define mmNIC0_UMR1_7_UNSECURE_DOORBELL0_BASE 0x1000007FFD427000ull
#define NIC0_UMR1_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC0_UMR1_7_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC0_UMR1_7_UNSECURE_DOORBELL1_BASE 0x1000007FFD427080ull
#define NIC0_UMR1_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC0_UMR1_7_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC0_UMR1_7_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD427100ull
#define NIC0_UMR1_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMR1_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC0_UMR1_7_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD427180ull
#define NIC0_UMR1_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMR1_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC0_UMR1_7_SPECIAL_BASE 0x1000007FFD427E80ull
#define NIC0_UMR1_7_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_UMR1_7_SPECIAL_SECTION 0x1800

#define mmNIC0_UMR1_8_UNSECURE_DOORBELL0_BASE 0x1000007FFD428000ull
#define NIC0_UMR1_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC0_UMR1_8_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC0_UMR1_8_UNSECURE_DOORBELL1_BASE 0x1000007FFD428080ull
#define NIC0_UMR1_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC0_UMR1_8_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC0_UMR1_8_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD428100ull
#define NIC0_UMR1_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMR1_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC0_UMR1_8_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD428180ull
#define NIC0_UMR1_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMR1_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC0_UMR1_8_SPECIAL_BASE 0x1000007FFD428E80ull
#define NIC0_UMR1_8_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_UMR1_8_SPECIAL_SECTION 0x1800

#define mmNIC0_UMR1_9_UNSECURE_DOORBELL0_BASE 0x1000007FFD429000ull
#define NIC0_UMR1_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC0_UMR1_9_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC0_UMR1_9_UNSECURE_DOORBELL1_BASE 0x1000007FFD429080ull
#define NIC0_UMR1_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC0_UMR1_9_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC0_UMR1_9_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD429100ull
#define NIC0_UMR1_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMR1_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC0_UMR1_9_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD429180ull
#define NIC0_UMR1_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMR1_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC0_UMR1_9_SPECIAL_BASE 0x1000007FFD429E80ull
#define NIC0_UMR1_9_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_UMR1_9_SPECIAL_SECTION 0x1800

#define mmNIC0_UMR1_10_UNSECURE_DOORBELL0_BASE 0x1000007FFD42A000ull
#define NIC0_UMR1_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC0_UMR1_10_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC0_UMR1_10_UNSECURE_DOORBELL1_BASE 0x1000007FFD42A080ull
#define NIC0_UMR1_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC0_UMR1_10_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC0_UMR1_10_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD42A100ull
#define NIC0_UMR1_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMR1_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC0_UMR1_10_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD42A180ull
#define NIC0_UMR1_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMR1_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC0_UMR1_10_SPECIAL_BASE 0x1000007FFD42AE80ull
#define NIC0_UMR1_10_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_UMR1_10_SPECIAL_SECTION 0x1800

#define mmNIC0_UMR1_11_UNSECURE_DOORBELL0_BASE 0x1000007FFD42B000ull
#define NIC0_UMR1_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC0_UMR1_11_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC0_UMR1_11_UNSECURE_DOORBELL1_BASE 0x1000007FFD42B080ull
#define NIC0_UMR1_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC0_UMR1_11_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC0_UMR1_11_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD42B100ull
#define NIC0_UMR1_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMR1_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC0_UMR1_11_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD42B180ull
#define NIC0_UMR1_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMR1_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC0_UMR1_11_SPECIAL_BASE 0x1000007FFD42BE80ull
#define NIC0_UMR1_11_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_UMR1_11_SPECIAL_SECTION 0x1800

#define mmNIC0_UMR1_12_UNSECURE_DOORBELL0_BASE 0x1000007FFD42C000ull
#define NIC0_UMR1_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC0_UMR1_12_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC0_UMR1_12_UNSECURE_DOORBELL1_BASE 0x1000007FFD42C080ull
#define NIC0_UMR1_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC0_UMR1_12_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC0_UMR1_12_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD42C100ull
#define NIC0_UMR1_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMR1_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC0_UMR1_12_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD42C180ull
#define NIC0_UMR1_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMR1_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC0_UMR1_12_SPECIAL_BASE 0x1000007FFD42CE80ull
#define NIC0_UMR1_12_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_UMR1_12_SPECIAL_SECTION 0x1800

#define mmNIC0_UMR1_13_UNSECURE_DOORBELL0_BASE 0x1000007FFD42D000ull
#define NIC0_UMR1_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC0_UMR1_13_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC0_UMR1_13_UNSECURE_DOORBELL1_BASE 0x1000007FFD42D080ull
#define NIC0_UMR1_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC0_UMR1_13_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC0_UMR1_13_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD42D100ull
#define NIC0_UMR1_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMR1_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC0_UMR1_13_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD42D180ull
#define NIC0_UMR1_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMR1_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC0_UMR1_13_SPECIAL_BASE 0x1000007FFD42DE80ull
#define NIC0_UMR1_13_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_UMR1_13_SPECIAL_SECTION 0x1800

#define mmNIC0_UMR1_14_UNSECURE_DOORBELL0_BASE 0x1000007FFD42E000ull
#define NIC0_UMR1_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC0_UMR1_14_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC0_UMR1_14_UNSECURE_DOORBELL1_BASE 0x1000007FFD42E080ull
#define NIC0_UMR1_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC0_UMR1_14_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC0_UMR1_14_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD42E100ull
#define NIC0_UMR1_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMR1_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC0_UMR1_14_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD42E180ull
#define NIC0_UMR1_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMR1_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC0_UMR1_14_SPECIAL_BASE 0x1000007FFD42EE80ull
#define NIC0_UMR1_14_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_UMR1_14_SPECIAL_SECTION 0x1180

#define mmNIC0_QM_DCCM1_BASE 0x1000007FFD430000ull
#define NIC0_QM_DCCM1_MAX_OFFSET 0x4000
#define NIC0_QM_DCCM1_SECTION 0x8000

#define mmNIC0_QM_ARC_AUX1_BASE 0x1000007FFD438000ull
#define NIC0_QM_ARC_AUX1_MAX_OFFSET 0x1000
#define NIC0_QM_ARC_AUX1_SECTION 0xE800

#define mmNIC0_QM_ARC_AUX1_SPECIAL_BASE 0x1000007FFD438E80ull
#define NIC0_QM_ARC_AUX1_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_QM_ARC_AUX1_SPECIAL_SECTION 0x1180

#define mmNIC0_QM1_BASE 0x1000007FFD43A000ull
#define NIC0_QM1_MAX_OFFSET 0x1000
#define NIC0_QM1_SECTION 0x9000

#define mmNIC0_QM1_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFD43A900ull
#define NIC0_QM1_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define NIC0_QM1_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmNIC0_QM1_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFD43A908ull
#define NIC0_QM1_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define NIC0_QM1_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmNIC0_QM1_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFD43A910ull
#define NIC0_QM1_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define NIC0_QM1_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmNIC0_QM1_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFD43A918ull
#define NIC0_QM1_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define NIC0_QM1_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmNIC0_QM1_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFD43A920ull
#define NIC0_QM1_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define NIC0_QM1_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmNIC0_QM1_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFD43A928ull
#define NIC0_QM1_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define NIC0_QM1_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmNIC0_QM1_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFD43A930ull
#define NIC0_QM1_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define NIC0_QM1_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmNIC0_QM1_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFD43A938ull
#define NIC0_QM1_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define NIC0_QM1_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmNIC0_QM1_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFD43A940ull
#define NIC0_QM1_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define NIC0_QM1_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmNIC0_QM1_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFD43A948ull
#define NIC0_QM1_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define NIC0_QM1_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmNIC0_QM1_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFD43A950ull
#define NIC0_QM1_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define NIC0_QM1_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmNIC0_QM1_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFD43A958ull
#define NIC0_QM1_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define NIC0_QM1_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmNIC0_QM1_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFD43A960ull
#define NIC0_QM1_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define NIC0_QM1_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmNIC0_QM1_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFD43A968ull
#define NIC0_QM1_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define NIC0_QM1_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmNIC0_QM1_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFD43A970ull
#define NIC0_QM1_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define NIC0_QM1_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmNIC0_QM1_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFD43A978ull
#define NIC0_QM1_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define NIC0_QM1_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmNIC0_QM1_AXUSER_SECURED_BASE 0x1000007FFD43AB00ull
#define NIC0_QM1_AXUSER_SECURED_MAX_OFFSET 0x5000
#define NIC0_QM1_AXUSER_SECURED_SECTION 0x8000

#define mmNIC0_QM1_AXUSER_NONSECURED_BASE 0x1000007FFD43AB80ull
#define NIC0_QM1_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define NIC0_QM1_AXUSER_NONSECURED_SECTION 0x8000

#define mmNIC0_QM1_DBG_HBW_BASE 0x1000007FFD43AC00ull
#define NIC0_QM1_DBG_HBW_MAX_OFFSET 0x5800
#define NIC0_QM1_DBG_HBW_SECTION 0x8000

#define mmNIC0_QM1_DBG_LBW_BASE 0x1000007FFD43AC80ull
#define NIC0_QM1_DBG_LBW_MAX_OFFSET 0x5800
#define NIC0_QM1_DBG_LBW_SECTION 0x1000

#define mmNIC0_QM1_CGM_BASE 0x1000007FFD43AD80ull
#define NIC0_QM1_CGM_MAX_OFFSET 0xC000
#define NIC0_QM1_CGM_SECTION 0x1000

#define mmNIC0_QM1_SPECIAL_BASE 0x1000007FFD43AE80ull
#define NIC0_QM1_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_QM1_SPECIAL_SECTION 0x4180

#define mmNIC0_QPC1_BASE 0x1000007FFD43F000ull
#define NIC0_QPC1_MAX_OFFSET 0x1000
#define NIC0_QPC1_SECTION 0x7200

#define mmNIC0_QPC1_DBFIFO0_CI_UPD_ADDR_BASE 0x1000007FFD43F720ull
#define NIC0_QPC1_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC1_DBFIFO1_CI_UPD_ADDR_BASE 0x1000007FFD43F728ull
#define NIC0_QPC1_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC1_DBFIFO2_CI_UPD_ADDR_BASE 0x1000007FFD43F730ull
#define NIC0_QPC1_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC1_DBFIFO3_CI_UPD_ADDR_BASE 0x1000007FFD43F738ull
#define NIC0_QPC1_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC1_DBFIFO4_CI_UPD_ADDR_BASE 0x1000007FFD43F740ull
#define NIC0_QPC1_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC1_DBFIFO5_CI_UPD_ADDR_BASE 0x1000007FFD43F748ull
#define NIC0_QPC1_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC1_DBFIFO6_CI_UPD_ADDR_BASE 0x1000007FFD43F750ull
#define NIC0_QPC1_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC1_DBFIFO7_CI_UPD_ADDR_BASE 0x1000007FFD43F758ull
#define NIC0_QPC1_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC1_DBFIFO8_CI_UPD_ADDR_BASE 0x1000007FFD43F760ull
#define NIC0_QPC1_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC1_DBFIFO9_CI_UPD_ADDR_BASE 0x1000007FFD43F768ull
#define NIC0_QPC1_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC1_DBFIFO10_CI_UPD_ADDR_BASE 0x1000007FFD43F770ull
#define NIC0_QPC1_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC1_DBFIFO11_CI_UPD_ADDR_BASE 0x1000007FFD43F778ull
#define NIC0_QPC1_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC1_DBFIFO12_CI_UPD_ADDR_BASE 0x1000007FFD43F780ull
#define NIC0_QPC1_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC1_DBFIFO13_CI_UPD_ADDR_BASE 0x1000007FFD43F788ull
#define NIC0_QPC1_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC1_DBFIFO14_CI_UPD_ADDR_BASE 0x1000007FFD43F790ull
#define NIC0_QPC1_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC1_DBFIFO15_CI_UPD_ADDR_BASE 0x1000007FFD43F798ull
#define NIC0_QPC1_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC1_DBFIFO16_CI_UPD_ADDR_BASE 0x1000007FFD43F7A0ull
#define NIC0_QPC1_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC1_DBFIFO17_CI_UPD_ADDR_BASE 0x1000007FFD43F7A8ull
#define NIC0_QPC1_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC1_DBFIFO18_CI_UPD_ADDR_BASE 0x1000007FFD43F7B0ull
#define NIC0_QPC1_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC1_DBFIFO19_CI_UPD_ADDR_BASE 0x1000007FFD43F7B8ull
#define NIC0_QPC1_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC1_DBFIFO20_CI_UPD_ADDR_BASE 0x1000007FFD43F7C0ull
#define NIC0_QPC1_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC1_DBFIFO21_CI_UPD_ADDR_BASE 0x1000007FFD43F7C8ull
#define NIC0_QPC1_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC1_DBFIFO22_CI_UPD_ADDR_BASE 0x1000007FFD43F7D0ull
#define NIC0_QPC1_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC1_DBFIFO23_CI_UPD_ADDR_BASE 0x1000007FFD43F7D8ull
#define NIC0_QPC1_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC1_DBFIFO24_CI_UPD_ADDR_BASE 0x1000007FFD43F7E0ull
#define NIC0_QPC1_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC1_DBFIFO25_CI_UPD_ADDR_BASE 0x1000007FFD43F7E8ull
#define NIC0_QPC1_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC1_DBFIFO26_CI_UPD_ADDR_BASE 0x1000007FFD43F7F0ull
#define NIC0_QPC1_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC1_DBFIFO27_CI_UPD_ADDR_BASE 0x1000007FFD43F7F8ull
#define NIC0_QPC1_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC1_DBFIFO28_CI_UPD_ADDR_BASE 0x1000007FFD43F800ull
#define NIC0_QPC1_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC1_DBFIFO29_CI_UPD_ADDR_BASE 0x1000007FFD43F808ull
#define NIC0_QPC1_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC1_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x1000007FFD43F810ull
#define NIC0_QPC1_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC0_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x1000007FFD43F818ull
#define NIC0_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680

#define mmNIC0_QPC1_AXUSER_CONG_QUE_BASE 0x1000007FFD43FB80ull
#define NIC0_QPC1_AXUSER_CONG_QUE_MAX_OFFSET 0x5000
#define NIC0_QPC1_AXUSER_CONG_QUE_SECTION 0x6000

#define mmNIC0_QPC1_AXUSER_RXWQE_BASE 0x1000007FFD43FBE0ull
#define NIC0_QPC1_AXUSER_RXWQE_MAX_OFFSET 0x5000
#define NIC0_QPC1_AXUSER_RXWQE_SECTION 0x6000

#define mmNIC0_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x1000007FFD43FC40ull
#define NIC0_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC0_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000

#define mmNIC0_QPC1_AXUSER_DB_FIFO_BASE 0x1000007FFD43FCA0ull
#define NIC0_QPC1_AXUSER_DB_FIFO_MAX_OFFSET 0x5000
#define NIC0_QPC1_AXUSER_DB_FIFO_SECTION 0x6000

#define mmNIC0_QPC1_AXUSER_EV_QUE_LBW_INTR_BASE 0x1000007FFD43FD00ull
#define NIC0_QPC1_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000
#define NIC0_QPC1_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000

#define mmNIC0_QPC1_AXUSER_ERR_FIFO_BASE 0x1000007FFD43FD60ull
#define NIC0_QPC1_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000
#define NIC0_QPC1_AXUSER_ERR_FIFO_SECTION 0x6000

#define mmNIC0_QPC1_AXUSER_QPC_RESP_BASE 0x1000007FFD43FDC0ull
#define NIC0_QPC1_AXUSER_QPC_RESP_MAX_OFFSET 0x5000
#define NIC0_QPC1_AXUSER_QPC_RESP_SECTION 0x6000

#define mmNIC0_QPC1_AXUSER_QPC_REQ_BASE 0x1000007FFD43FE20ull
#define NIC0_QPC1_AXUSER_QPC_REQ_MAX_OFFSET 0x5000
#define NIC0_QPC1_AXUSER_QPC_REQ_SECTION 0x6000

#define mmNIC0_QPC1_SPECIAL_BASE 0x1000007FFD43FE80ull
#define NIC0_QPC1_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_QPC1_SPECIAL_SECTION 0x8180

#define mmNIC0_TMR_BASE 0x1000007FFD448000ull
#define NIC0_TMR_MAX_OFFSET 0x1000
#define NIC0_TMR_SECTION 0xD600

#define mmNIC0_TMR_AXUSER_TMR_FREE_LIST_BASE 0x1000007FFD448D60ull
#define NIC0_TMR_AXUSER_TMR_FREE_LIST_MAX_OFFSET 0x5000
#define NIC0_TMR_AXUSER_TMR_FREE_LIST_SECTION 0x6000

#define mmNIC0_TMR_AXUSER_TMR_FIFO_BASE 0x1000007FFD448DC0ull
#define NIC0_TMR_AXUSER_TMR_FIFO_MAX_OFFSET 0x5000
#define NIC0_TMR_AXUSER_TMR_FIFO_SECTION 0x6000

#define mmNIC0_TMR_AXUSER_TMR_FSM_BASE 0x1000007FFD448E20ull
#define NIC0_TMR_AXUSER_TMR_FSM_MAX_OFFSET 0x5000
#define NIC0_TMR_AXUSER_TMR_FSM_SECTION 0x6000

#define mmNIC0_TMR_SPECIAL_BASE 0x1000007FFD448E80ull
#define NIC0_TMR_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_TMR_SPECIAL_SECTION 0x1800

#define mmNIC0_RXB_CORE_BASE 0x1000007FFD449000ull
#define NIC0_RXB_CORE_MAX_OFFSET 0x1000
#define NIC0_RXB_CORE_SECTION 0x6100

#define mmNIC0_RXB_CORE_SCT_AWUSER_BASE 0x1000007FFD449610ull
#define NIC0_RXB_CORE_SCT_AWUSER_MAX_OFFSET 0x5000
#define NIC0_RXB_CORE_SCT_AWUSER_SECTION 0x8700

#define mmNIC0_RXB_CORE_SPECIAL_BASE 0x1000007FFD449E80ull
#define NIC0_RXB_CORE_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_RXB_CORE_SPECIAL_SECTION 0x1800

#define mmNIC0_RXE0_BASE 0x1000007FFD44A000ull
#define NIC0_RXE0_MAX_OFFSET 0x1000
#define NIC0_RXE0_SECTION 0x9000

#define mmNIC0_RXE0_WQE_ARUSER_BASE 0x1000007FFD44A900ull
#define NIC0_RXE0_WQE_ARUSER_MAX_OFFSET 0x5000
#define NIC0_RXE0_WQE_ARUSER_SECTION 0x5800

#define mmNIC0_RXE0_SPECIAL_BASE 0x1000007FFD44AE80ull
#define NIC0_RXE0_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_RXE0_SPECIAL_SECTION 0x1800

#define mmNIC0_RXE1_BASE 0x1000007FFD44B000ull
#define NIC0_RXE1_MAX_OFFSET 0x1000
#define NIC0_RXE1_SECTION 0x9000

#define mmNIC0_RXE1_WQE_ARUSER_BASE 0x1000007FFD44B900ull
#define NIC0_RXE1_WQE_ARUSER_MAX_OFFSET 0x5000
#define NIC0_RXE1_WQE_ARUSER_SECTION 0x5800

#define mmNIC0_RXE1_SPECIAL_BASE 0x1000007FFD44BE80ull
#define NIC0_RXE1_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_RXE1_SPECIAL_SECTION 0x1800

#define mmNIC0_RXE0_AXUSER_AXUSER_CQ0_BASE 0x1000007FFD44C000ull
#define NIC0_RXE0_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000
#define NIC0_RXE0_AXUSER_AXUSER_CQ0_SECTION 0x5000

#define mmNIC0_RXE0_AXUSER_AXUSER_CQ1_BASE 0x1000007FFD44C050ull
#define NIC0_RXE0_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000
#define NIC0_RXE0_AXUSER_AXUSER_CQ1_SECTION 0x5000

#define mmNIC0_RXE0_AXUSER_AXUSER_CQ2_BASE 0x1000007FFD44C0A0ull
#define NIC0_RXE0_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000
#define NIC0_RXE0_AXUSER_AXUSER_CQ2_SECTION 0x5000

#define mmNIC0_RXE0_AXUSER_AXUSER_CQ3_BASE 0x1000007FFD44C0F0ull
#define NIC0_RXE0_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000
#define NIC0_RXE0_AXUSER_AXUSER_CQ3_SECTION 0x5000

#define mmNIC0_RXE0_AXUSER_AXUSER_CQ4_BASE 0x1000007FFD44C140ull
#define NIC0_RXE0_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000
#define NIC0_RXE0_AXUSER_AXUSER_CQ4_SECTION 0x5000

#define mmNIC0_RXE0_AXUSER_AXUSER_CQ5_BASE 0x1000007FFD44C190ull
#define NIC0_RXE0_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000
#define NIC0_RXE0_AXUSER_AXUSER_CQ5_SECTION 0x5000

#define mmNIC0_RXE0_AXUSER_AXUSER_CQ6_BASE 0x1000007FFD44C1E0ull
#define NIC0_RXE0_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000
#define NIC0_RXE0_AXUSER_AXUSER_CQ6_SECTION 0x5000

#define mmNIC0_RXE0_AXUSER_AXUSER_CQ7_BASE 0x1000007FFD44C230ull
#define NIC0_RXE0_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000
#define NIC0_RXE0_AXUSER_AXUSER_CQ7_SECTION 0x5000

#define mmNIC0_RXE0_AXUSER_AXUSER_CQ8_BASE 0x1000007FFD44C280ull
#define NIC0_RXE0_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000
#define NIC0_RXE0_AXUSER_AXUSER_CQ8_SECTION 0x5000

#define mmNIC0_RXE0_AXUSER_AXUSER_CQ9_BASE 0x1000007FFD44C2D0ull
#define NIC0_RXE0_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000
#define NIC0_RXE0_AXUSER_AXUSER_CQ9_SECTION 0x5000

#define mmNIC0_RXE0_AXUSER_AXUSER_CQ10_BASE 0x1000007FFD44C320ull
#define NIC0_RXE0_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000
#define NIC0_RXE0_AXUSER_AXUSER_CQ10_SECTION 0x5000

#define mmNIC0_RXE0_AXUSER_AXUSER_CQ11_BASE 0x1000007FFD44C370ull
#define NIC0_RXE0_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000
#define NIC0_RXE0_AXUSER_AXUSER_CQ11_SECTION 0x5000

#define mmNIC0_RXE0_AXUSER_AXUSER_CQ12_BASE 0x1000007FFD44C3C0ull
#define NIC0_RXE0_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000
#define NIC0_RXE0_AXUSER_AXUSER_CQ12_SECTION 0x5000

#define mmNIC0_RXE0_AXUSER_AXUSER_CQ13_BASE 0x1000007FFD44C410ull
#define NIC0_RXE0_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000
#define NIC0_RXE0_AXUSER_AXUSER_CQ13_SECTION 0x5000

#define mmNIC0_RXE0_AXUSER_AXUSER_CQ14_BASE 0x1000007FFD44C460ull
#define NIC0_RXE0_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000
#define NIC0_RXE0_AXUSER_AXUSER_CQ14_SECTION 0x5000

#define mmNIC0_RXE0_AXUSER_AXUSER_CQ15_BASE 0x1000007FFD44C4B0ull
#define NIC0_RXE0_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000
#define NIC0_RXE0_AXUSER_AXUSER_CQ15_SECTION 0x5000

#define mmNIC0_RXE0_AXUSER_AXUSER_CQ16_BASE 0x1000007FFD44C500ull
#define NIC0_RXE0_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000
#define NIC0_RXE0_AXUSER_AXUSER_CQ16_SECTION 0x5000

#define mmNIC0_RXE0_AXUSER_AXUSER_CQ17_BASE 0x1000007FFD44C550ull
#define NIC0_RXE0_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000
#define NIC0_RXE0_AXUSER_AXUSER_CQ17_SECTION 0x5000

#define mmNIC0_RXE0_AXUSER_AXUSER_CQ18_BASE 0x1000007FFD44C5A0ull
#define NIC0_RXE0_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000
#define NIC0_RXE0_AXUSER_AXUSER_CQ18_SECTION 0x5000

#define mmNIC0_RXE0_AXUSER_AXUSER_CQ19_BASE 0x1000007FFD44C5F0ull
#define NIC0_RXE0_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000
#define NIC0_RXE0_AXUSER_AXUSER_CQ19_SECTION 0x5000

#define mmNIC0_RXE0_AXUSER_AXUSER_CQ20_BASE 0x1000007FFD44C640ull
#define NIC0_RXE0_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000
#define NIC0_RXE0_AXUSER_AXUSER_CQ20_SECTION 0x5000

#define mmNIC0_RXE0_AXUSER_AXUSER_CQ21_BASE 0x1000007FFD44C690ull
#define NIC0_RXE0_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000
#define NIC0_RXE0_AXUSER_AXUSER_CQ21_SECTION 0x5000

#define mmNIC0_RXE0_AXUSER_AXUSER_CQ22_BASE 0x1000007FFD44C6E0ull
#define NIC0_RXE0_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000
#define NIC0_RXE0_AXUSER_AXUSER_CQ22_SECTION 0x5000

#define mmNIC0_RXE0_AXUSER_AXUSER_CQ23_BASE 0x1000007FFD44C730ull
#define NIC0_RXE0_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000
#define NIC0_RXE0_AXUSER_AXUSER_CQ23_SECTION 0x5000

#define mmNIC0_RXE0_AXUSER_AXUSER_CQ24_BASE 0x1000007FFD44C780ull
#define NIC0_RXE0_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000
#define NIC0_RXE0_AXUSER_AXUSER_CQ24_SECTION 0x5000

#define mmNIC0_RXE0_AXUSER_AXUSER_CQ25_BASE 0x1000007FFD44C7D0ull
#define NIC0_RXE0_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000
#define NIC0_RXE0_AXUSER_AXUSER_CQ25_SECTION 0x5000

#define mmNIC0_RXE0_AXUSER_AXUSER_CQ26_BASE 0x1000007FFD44C820ull
#define NIC0_RXE0_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000
#define NIC0_RXE0_AXUSER_AXUSER_CQ26_SECTION 0x5000

#define mmNIC0_RXE0_AXUSER_AXUSER_CQ27_BASE 0x1000007FFD44C870ull
#define NIC0_RXE0_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000
#define NIC0_RXE0_AXUSER_AXUSER_CQ27_SECTION 0x5000

#define mmNIC0_RXE0_AXUSER_AXUSER_CQ28_BASE 0x1000007FFD44C8C0ull
#define NIC0_RXE0_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000
#define NIC0_RXE0_AXUSER_AXUSER_CQ28_SECTION 0x5000

#define mmNIC0_RXE0_AXUSER_AXUSER_CQ29_BASE 0x1000007FFD44C910ull
#define NIC0_RXE0_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000
#define NIC0_RXE0_AXUSER_AXUSER_CQ29_SECTION 0x5000

#define mmNIC0_RXE0_AXUSER_AXUSER_CQ30_BASE 0x1000007FFD44C960ull
#define NIC0_RXE0_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000
#define NIC0_RXE0_AXUSER_AXUSER_CQ30_SECTION 0x5000

#define mmNIC0_RXE0_AXUSER_AXUSER_CQ31_BASE 0x1000007FFD44C9B0ull
#define NIC0_RXE0_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000
#define NIC0_RXE0_AXUSER_AXUSER_CQ31_SECTION 0x4D00

#define mmNIC0_RXE0_AXUSER_SPECIAL_BASE 0x1000007FFD44CE80ull
#define NIC0_RXE0_AXUSER_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_RXE0_AXUSER_SPECIAL_SECTION 0x1800

#define mmNIC0_RXE1_AXUSER_AXUSER_CQ0_BASE 0x1000007FFD44D000ull
#define NIC0_RXE1_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000
#define NIC0_RXE1_AXUSER_AXUSER_CQ0_SECTION 0x5000

#define mmNIC0_RXE1_AXUSER_AXUSER_CQ1_BASE 0x1000007FFD44D050ull
#define NIC0_RXE1_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000
#define NIC0_RXE1_AXUSER_AXUSER_CQ1_SECTION 0x5000

#define mmNIC0_RXE1_AXUSER_AXUSER_CQ2_BASE 0x1000007FFD44D0A0ull
#define NIC0_RXE1_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000
#define NIC0_RXE1_AXUSER_AXUSER_CQ2_SECTION 0x5000

#define mmNIC0_RXE1_AXUSER_AXUSER_CQ3_BASE 0x1000007FFD44D0F0ull
#define NIC0_RXE1_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000
#define NIC0_RXE1_AXUSER_AXUSER_CQ3_SECTION 0x5000

#define mmNIC0_RXE1_AXUSER_AXUSER_CQ4_BASE 0x1000007FFD44D140ull
#define NIC0_RXE1_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000
#define NIC0_RXE1_AXUSER_AXUSER_CQ4_SECTION 0x5000

#define mmNIC0_RXE1_AXUSER_AXUSER_CQ5_BASE 0x1000007FFD44D190ull
#define NIC0_RXE1_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000
#define NIC0_RXE1_AXUSER_AXUSER_CQ5_SECTION 0x5000

#define mmNIC0_RXE1_AXUSER_AXUSER_CQ6_BASE 0x1000007FFD44D1E0ull
#define NIC0_RXE1_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000
#define NIC0_RXE1_AXUSER_AXUSER_CQ6_SECTION 0x5000

#define mmNIC0_RXE1_AXUSER_AXUSER_CQ7_BASE 0x1000007FFD44D230ull
#define NIC0_RXE1_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000
#define NIC0_RXE1_AXUSER_AXUSER_CQ7_SECTION 0x5000

#define mmNIC0_RXE1_AXUSER_AXUSER_CQ8_BASE 0x1000007FFD44D280ull
#define NIC0_RXE1_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000
#define NIC0_RXE1_AXUSER_AXUSER_CQ8_SECTION 0x5000

#define mmNIC0_RXE1_AXUSER_AXUSER_CQ9_BASE 0x1000007FFD44D2D0ull
#define NIC0_RXE1_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000
#define NIC0_RXE1_AXUSER_AXUSER_CQ9_SECTION 0x5000

#define mmNIC0_RXE1_AXUSER_AXUSER_CQ10_BASE 0x1000007FFD44D320ull
#define NIC0_RXE1_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000
#define NIC0_RXE1_AXUSER_AXUSER_CQ10_SECTION 0x5000

#define mmNIC0_RXE1_AXUSER_AXUSER_CQ11_BASE 0x1000007FFD44D370ull
#define NIC0_RXE1_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000
#define NIC0_RXE1_AXUSER_AXUSER_CQ11_SECTION 0x5000

#define mmNIC0_RXE1_AXUSER_AXUSER_CQ12_BASE 0x1000007FFD44D3C0ull
#define NIC0_RXE1_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000
#define NIC0_RXE1_AXUSER_AXUSER_CQ12_SECTION 0x5000

#define mmNIC0_RXE1_AXUSER_AXUSER_CQ13_BASE 0x1000007FFD44D410ull
#define NIC0_RXE1_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000
#define NIC0_RXE1_AXUSER_AXUSER_CQ13_SECTION 0x5000

#define mmNIC0_RXE1_AXUSER_AXUSER_CQ14_BASE 0x1000007FFD44D460ull
#define NIC0_RXE1_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000
#define NIC0_RXE1_AXUSER_AXUSER_CQ14_SECTION 0x5000

#define mmNIC0_RXE1_AXUSER_AXUSER_CQ15_BASE 0x1000007FFD44D4B0ull
#define NIC0_RXE1_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000
#define NIC0_RXE1_AXUSER_AXUSER_CQ15_SECTION 0x5000

#define mmNIC0_RXE1_AXUSER_AXUSER_CQ16_BASE 0x1000007FFD44D500ull
#define NIC0_RXE1_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000
#define NIC0_RXE1_AXUSER_AXUSER_CQ16_SECTION 0x5000

#define mmNIC0_RXE1_AXUSER_AXUSER_CQ17_BASE 0x1000007FFD44D550ull
#define NIC0_RXE1_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000
#define NIC0_RXE1_AXUSER_AXUSER_CQ17_SECTION 0x5000

#define mmNIC0_RXE1_AXUSER_AXUSER_CQ18_BASE 0x1000007FFD44D5A0ull
#define NIC0_RXE1_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000
#define NIC0_RXE1_AXUSER_AXUSER_CQ18_SECTION 0x5000

#define mmNIC0_RXE1_AXUSER_AXUSER_CQ19_BASE 0x1000007FFD44D5F0ull
#define NIC0_RXE1_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000
#define NIC0_RXE1_AXUSER_AXUSER_CQ19_SECTION 0x5000

#define mmNIC0_RXE1_AXUSER_AXUSER_CQ20_BASE 0x1000007FFD44D640ull
#define NIC0_RXE1_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000
#define NIC0_RXE1_AXUSER_AXUSER_CQ20_SECTION 0x5000

#define mmNIC0_RXE1_AXUSER_AXUSER_CQ21_BASE 0x1000007FFD44D690ull
#define NIC0_RXE1_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000
#define NIC0_RXE1_AXUSER_AXUSER_CQ21_SECTION 0x5000

#define mmNIC0_RXE1_AXUSER_AXUSER_CQ22_BASE 0x1000007FFD44D6E0ull
#define NIC0_RXE1_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000
#define NIC0_RXE1_AXUSER_AXUSER_CQ22_SECTION 0x5000

#define mmNIC0_RXE1_AXUSER_AXUSER_CQ23_BASE 0x1000007FFD44D730ull
#define NIC0_RXE1_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000
#define NIC0_RXE1_AXUSER_AXUSER_CQ23_SECTION 0x5000

#define mmNIC0_RXE1_AXUSER_AXUSER_CQ24_BASE 0x1000007FFD44D780ull
#define NIC0_RXE1_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000
#define NIC0_RXE1_AXUSER_AXUSER_CQ24_SECTION 0x5000

#define mmNIC0_RXE1_AXUSER_AXUSER_CQ25_BASE 0x1000007FFD44D7D0ull
#define NIC0_RXE1_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000
#define NIC0_RXE1_AXUSER_AXUSER_CQ25_SECTION 0x5000

#define mmNIC0_RXE1_AXUSER_AXUSER_CQ26_BASE 0x1000007FFD44D820ull
#define NIC0_RXE1_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000
#define NIC0_RXE1_AXUSER_AXUSER_CQ26_SECTION 0x5000

#define mmNIC0_RXE1_AXUSER_AXUSER_CQ27_BASE 0x1000007FFD44D870ull
#define NIC0_RXE1_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000
#define NIC0_RXE1_AXUSER_AXUSER_CQ27_SECTION 0x5000

#define mmNIC0_RXE1_AXUSER_AXUSER_CQ28_BASE 0x1000007FFD44D8C0ull
#define NIC0_RXE1_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000
#define NIC0_RXE1_AXUSER_AXUSER_CQ28_SECTION 0x5000

#define mmNIC0_RXE1_AXUSER_AXUSER_CQ29_BASE 0x1000007FFD44D910ull
#define NIC0_RXE1_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000
#define NIC0_RXE1_AXUSER_AXUSER_CQ29_SECTION 0x5000

#define mmNIC0_RXE1_AXUSER_AXUSER_CQ30_BASE 0x1000007FFD44D960ull
#define NIC0_RXE1_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000
#define NIC0_RXE1_AXUSER_AXUSER_CQ30_SECTION 0x5000

#define mmNIC0_RXE1_AXUSER_AXUSER_CQ31_BASE 0x1000007FFD44D9B0ull
#define NIC0_RXE1_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000
#define NIC0_RXE1_AXUSER_AXUSER_CQ31_SECTION 0x4D00

#define mmNIC0_RXE1_AXUSER_SPECIAL_BASE 0x1000007FFD44DE80ull
#define NIC0_RXE1_AXUSER_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_RXE1_AXUSER_SPECIAL_SECTION 0x2180

#define mmNIC0_TXS0_BASE 0x1000007FFD450000ull
#define NIC0_TXS0_MAX_OFFSET 0x1000
#define NIC0_TXS0_SECTION 0xE800

#define mmNIC0_TXS0_SPECIAL_BASE 0x1000007FFD450E80ull
#define NIC0_TXS0_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_TXS0_SPECIAL_SECTION 0x1800

#define mmNIC0_TXS1_BASE 0x1000007FFD451000ull
#define NIC0_TXS1_MAX_OFFSET 0x1000
#define NIC0_TXS1_SECTION 0xE800

#define mmNIC0_TXS1_SPECIAL_BASE 0x1000007FFD451E80ull
#define NIC0_TXS1_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_TXS1_SPECIAL_SECTION 0x1800

#define mmNIC0_TXE0_BASE 0x1000007FFD452000ull
#define NIC0_TXE0_MAX_OFFSET 0x1000
#define NIC0_TXE0_SECTION 0xE800

#define mmNIC0_TXE0_SPECIAL_BASE 0x1000007FFD452E80ull
#define NIC0_TXE0_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_TXE0_SPECIAL_SECTION 0x1800

#define mmNIC0_TXE1_BASE 0x1000007FFD453000ull
#define NIC0_TXE1_MAX_OFFSET 0x1000
#define NIC0_TXE1_SECTION 0xE800

#define mmNIC0_TXE1_SPECIAL_BASE 0x1000007FFD453E80ull
#define NIC0_TXE1_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_TXE1_SPECIAL_SECTION 0x1800

#define mmNIC0_TXB_BASE 0x1000007FFD454000ull
#define NIC0_TXB_MAX_OFFSET 0x1000
#define NIC0_TXB_SECTION 0xE800

#define mmNIC0_TXB_SPECIAL_BASE 0x1000007FFD454E80ull
#define NIC0_TXB_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_TXB_SPECIAL_SECTION 0x1800

#define mmNIC0_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFD455000ull
#define NIC0_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define NIC0_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmNIC0_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFD455200ull
#define NIC0_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define NIC0_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmNIC0_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFD455400ull
#define NIC0_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define NIC0_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmNIC0_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFD455600ull
#define NIC0_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define NIC0_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmNIC0_MSTR_IF_E2E_CRDT_BASE 0x1000007FFD455800ull
#define NIC0_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define NIC0_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmNIC0_MSTR_IF_AXUSER_BASE 0x1000007FFD455A80ull
#define NIC0_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define NIC0_MSTR_IF_AXUSER_SECTION 0x8000

#define mmNIC0_MSTR_IF_DBG_HBW_BASE 0x1000007FFD455B00ull
#define NIC0_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define NIC0_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmNIC0_MSTR_IF_DBG_LBW_BASE 0x1000007FFD455B80ull
#define NIC0_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define NIC0_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmNIC0_MSTR_IF_CORE_HBW_BASE 0x1000007FFD455C00ull
#define NIC0_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define NIC0_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmNIC0_MSTR_IF_CORE_LBW_BASE 0x1000007FFD455D80ull
#define NIC0_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define NIC0_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmNIC0_MSTR_IF_SPECIAL_BASE 0x1000007FFD455E80ull
#define NIC0_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmNIC0_TX_AXUSER_BASE 0x1000007FFD456000ull
#define NIC0_TX_AXUSER_MAX_OFFSET 0x5000
#define NIC0_TX_AXUSER_SECTION 0x2000

#define mmNIC0_SERDES0_BASE 0x1000007FFD458000ull
#define NIC0_SERDES0_MAX_OFFSET 0x3E40
#define NIC0_SERDES0_SECTION 0x4000

#define mmNIC0_SERDES1_BASE 0x1000007FFD45C000ull
#define NIC0_SERDES1_MAX_OFFSET 0x3E40
#define NIC0_SERDES1_SECTION 0x4000

#define mmNIC0_PHY_BASE 0x1000007FFD460000ull
#define NIC0_PHY_MAX_OFFSET 0x1000
#define NIC0_PHY_SECTION 0xE800

#define mmNIC0_PHY_SPECIAL_BASE 0x1000007FFD460E80ull
#define NIC0_PHY_SPECIAL_MAX_OFFSET 0x1800
#define NIC0_PHY_SPECIAL_SECTION 0x7180

#define mmPRT0_MAC_AUX_BASE 0x1000007FFD468000ull
#define PRT0_MAC_AUX_MAX_OFFSET 0x1000
#define PRT0_MAC_AUX_SECTION 0xE800

#define mmPRT0_MAC_AUX_SPECIAL_BASE 0x1000007FFD468E80ull
#define PRT0_MAC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define PRT0_MAC_AUX_SPECIAL_SECTION 0x1800

#define mmPRT0_MAC_CORE_BASE 0x1000007FFD469000ull
#define PRT0_MAC_CORE_MAX_OFFSET 0x1000
#define PRT0_MAC_CORE_SECTION 0xE800

#define mmPRT0_MAC_CORE_SPECIAL_BASE 0x1000007FFD469E80ull
#define PRT0_MAC_CORE_SPECIAL_MAX_OFFSET 0x1800
#define PRT0_MAC_CORE_SPECIAL_SECTION 0x1800

#define mmNIC0_MAC_RS_FEC_BASE 0x1000007FFD46A000ull
#define NIC0_MAC_RS_FEC_MAX_OFFSET 0x2DC0
#define NIC0_MAC_RS_FEC_SECTION 0x1000

#define mmNIC0_MAC_GLOB_STAT_NIC_MAC_STAT_BASE 0x1000007FFD46B000ull
#define NIC0_MAC_GLOB_STAT_NIC_MAC_STAT_MAX_OFFSET 0x4D00
#define NIC0_MAC_GLOB_STAT_NIC_MAC_STAT_SECTION 0x8000

#define mmNIC0_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_BASE 0x1000007FFD46B800ull
#define NIC0_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_MAX_OFFSET 0x1EC0
#define NIC0_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_SECTION 0x8000

#define mmNIC0_MAC_CH0_MAC_PCS_BASE 0x1000007FFD46C000ull
#define NIC0_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC0_MAC_CH0_MAC_PCS_SECTION 0x4000

#define mmNIC0_MAC_CH0_MAC_128_BASE 0x1000007FFD46C400ull
#define NIC0_MAC_CH0_MAC_128_MAX_OFFSET 0xA400
#define NIC0_MAC_CH0_MAC_128_SECTION 0x4000

#define mmNIC0_MAC_CH0_MAC_AN_BASE 0x1000007FFD46C800ull
#define NIC0_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400
#define NIC0_MAC_CH0_MAC_AN_SECTION 0x8000

#define mmNIC0_MAC_CH1_MAC_PCS_BASE 0x1000007FFD46D000ull
#define NIC0_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC0_MAC_CH1_MAC_PCS_SECTION 0x4000

#define mmNIC0_MAC_CH1_MAC_128_BASE 0x1000007FFD46D400ull
#define NIC0_MAC_CH1_MAC_128_MAX_OFFSET 0xA400
#define NIC0_MAC_CH1_MAC_128_SECTION 0x4000

#define mmNIC0_MAC_CH1_MAC_AN_BASE 0x1000007FFD46D800ull
#define NIC0_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400
#define NIC0_MAC_CH1_MAC_AN_SECTION 0x8000

#define mmNIC0_MAC_CH2_MAC_PCS_BASE 0x1000007FFD46E000ull
#define NIC0_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC0_MAC_CH2_MAC_PCS_SECTION 0x4000

#define mmNIC0_MAC_CH2_MAC_128_BASE 0x1000007FFD46E400ull
#define NIC0_MAC_CH2_MAC_128_MAX_OFFSET 0xA400
#define NIC0_MAC_CH2_MAC_128_SECTION 0x4000

#define mmNIC0_MAC_CH2_MAC_AN_BASE 0x1000007FFD46E800ull
#define NIC0_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400
#define NIC0_MAC_CH2_MAC_AN_SECTION 0x8000

#define mmNIC0_MAC_CH3_MAC_PCS_BASE 0x1000007FFD46F000ull
#define NIC0_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC0_MAC_CH3_MAC_PCS_SECTION 0x4000

#define mmNIC0_MAC_CH3_MAC_128_BASE 0x1000007FFD46F400ull
#define NIC0_MAC_CH3_MAC_128_MAX_OFFSET 0xA400
#define NIC0_MAC_CH3_MAC_128_SECTION 0x4000

#define mmNIC0_MAC_CH3_MAC_AN_BASE 0x1000007FFD46F800ull
#define NIC0_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400
#define NIC0_MAC_CH3_MAC_AN_SECTION 0x10800

#define mmNIC1_UMR0_0_UNSECURE_DOORBELL0_BASE 0x1000007FFD480000ull
#define NIC1_UMR0_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC1_UMR0_0_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC1_UMR0_0_UNSECURE_DOORBELL1_BASE 0x1000007FFD480080ull
#define NIC1_UMR0_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC1_UMR0_0_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC1_UMR0_0_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD480100ull
#define NIC1_UMR0_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMR0_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC1_UMR0_0_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD480180ull
#define NIC1_UMR0_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMR0_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC1_UMR0_0_SPECIAL_BASE 0x1000007FFD480E80ull
#define NIC1_UMR0_0_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_UMR0_0_SPECIAL_SECTION 0x1800

#define mmNIC1_UMR0_1_UNSECURE_DOORBELL0_BASE 0x1000007FFD481000ull
#define NIC1_UMR0_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC1_UMR0_1_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC1_UMR0_1_UNSECURE_DOORBELL1_BASE 0x1000007FFD481080ull
#define NIC1_UMR0_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC1_UMR0_1_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC1_UMR0_1_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD481100ull
#define NIC1_UMR0_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMR0_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC1_UMR0_1_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD481180ull
#define NIC1_UMR0_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMR0_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC1_UMR0_1_SPECIAL_BASE 0x1000007FFD481E80ull
#define NIC1_UMR0_1_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_UMR0_1_SPECIAL_SECTION 0x1800

#define mmNIC1_UMR0_2_UNSECURE_DOORBELL0_BASE 0x1000007FFD482000ull
#define NIC1_UMR0_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC1_UMR0_2_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC1_UMR0_2_UNSECURE_DOORBELL1_BASE 0x1000007FFD482080ull
#define NIC1_UMR0_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC1_UMR0_2_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC1_UMR0_2_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD482100ull
#define NIC1_UMR0_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMR0_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC1_UMR0_2_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD482180ull
#define NIC1_UMR0_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMR0_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC1_UMR0_2_SPECIAL_BASE 0x1000007FFD482E80ull
#define NIC1_UMR0_2_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_UMR0_2_SPECIAL_SECTION 0x1800

#define mmNIC1_UMR0_3_UNSECURE_DOORBELL0_BASE 0x1000007FFD483000ull
#define NIC1_UMR0_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC1_UMR0_3_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC1_UMR0_3_UNSECURE_DOORBELL1_BASE 0x1000007FFD483080ull
#define NIC1_UMR0_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC1_UMR0_3_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC1_UMR0_3_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD483100ull
#define NIC1_UMR0_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMR0_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC1_UMR0_3_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD483180ull
#define NIC1_UMR0_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMR0_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC1_UMR0_3_SPECIAL_BASE 0x1000007FFD483E80ull
#define NIC1_UMR0_3_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_UMR0_3_SPECIAL_SECTION 0x1800

#define mmNIC1_UMR0_4_UNSECURE_DOORBELL0_BASE 0x1000007FFD484000ull
#define NIC1_UMR0_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC1_UMR0_4_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC1_UMR0_4_UNSECURE_DOORBELL1_BASE 0x1000007FFD484080ull
#define NIC1_UMR0_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC1_UMR0_4_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC1_UMR0_4_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD484100ull
#define NIC1_UMR0_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMR0_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC1_UMR0_4_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD484180ull
#define NIC1_UMR0_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMR0_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC1_UMR0_4_SPECIAL_BASE 0x1000007FFD484E80ull
#define NIC1_UMR0_4_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_UMR0_4_SPECIAL_SECTION 0x1800

#define mmNIC1_UMR0_5_UNSECURE_DOORBELL0_BASE 0x1000007FFD485000ull
#define NIC1_UMR0_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC1_UMR0_5_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC1_UMR0_5_UNSECURE_DOORBELL1_BASE 0x1000007FFD485080ull
#define NIC1_UMR0_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC1_UMR0_5_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC1_UMR0_5_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD485100ull
#define NIC1_UMR0_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMR0_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC1_UMR0_5_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD485180ull
#define NIC1_UMR0_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMR0_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC1_UMR0_5_SPECIAL_BASE 0x1000007FFD485E80ull
#define NIC1_UMR0_5_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_UMR0_5_SPECIAL_SECTION 0x1800

#define mmNIC1_UMR0_6_UNSECURE_DOORBELL0_BASE 0x1000007FFD486000ull
#define NIC1_UMR0_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC1_UMR0_6_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC1_UMR0_6_UNSECURE_DOORBELL1_BASE 0x1000007FFD486080ull
#define NIC1_UMR0_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC1_UMR0_6_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC1_UMR0_6_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD486100ull
#define NIC1_UMR0_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMR0_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC1_UMR0_6_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD486180ull
#define NIC1_UMR0_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMR0_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC1_UMR0_6_SPECIAL_BASE 0x1000007FFD486E80ull
#define NIC1_UMR0_6_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_UMR0_6_SPECIAL_SECTION 0x1800

#define mmNIC1_UMR0_7_UNSECURE_DOORBELL0_BASE 0x1000007FFD487000ull
#define NIC1_UMR0_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC1_UMR0_7_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC1_UMR0_7_UNSECURE_DOORBELL1_BASE 0x1000007FFD487080ull
#define NIC1_UMR0_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC1_UMR0_7_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC1_UMR0_7_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD487100ull
#define NIC1_UMR0_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMR0_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC1_UMR0_7_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD487180ull
#define NIC1_UMR0_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMR0_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC1_UMR0_7_SPECIAL_BASE 0x1000007FFD487E80ull
#define NIC1_UMR0_7_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_UMR0_7_SPECIAL_SECTION 0x1800

#define mmNIC1_UMR0_8_UNSECURE_DOORBELL0_BASE 0x1000007FFD488000ull
#define NIC1_UMR0_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC1_UMR0_8_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC1_UMR0_8_UNSECURE_DOORBELL1_BASE 0x1000007FFD488080ull
#define NIC1_UMR0_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC1_UMR0_8_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC1_UMR0_8_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD488100ull
#define NIC1_UMR0_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMR0_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC1_UMR0_8_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD488180ull
#define NIC1_UMR0_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMR0_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC1_UMR0_8_SPECIAL_BASE 0x1000007FFD488E80ull
#define NIC1_UMR0_8_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_UMR0_8_SPECIAL_SECTION 0x1800

#define mmNIC1_UMR0_9_UNSECURE_DOORBELL0_BASE 0x1000007FFD489000ull
#define NIC1_UMR0_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC1_UMR0_9_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC1_UMR0_9_UNSECURE_DOORBELL1_BASE 0x1000007FFD489080ull
#define NIC1_UMR0_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC1_UMR0_9_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC1_UMR0_9_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD489100ull
#define NIC1_UMR0_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMR0_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC1_UMR0_9_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD489180ull
#define NIC1_UMR0_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMR0_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC1_UMR0_9_SPECIAL_BASE 0x1000007FFD489E80ull
#define NIC1_UMR0_9_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_UMR0_9_SPECIAL_SECTION 0x1800

#define mmNIC1_UMR0_10_UNSECURE_DOORBELL0_BASE 0x1000007FFD48A000ull
#define NIC1_UMR0_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC1_UMR0_10_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC1_UMR0_10_UNSECURE_DOORBELL1_BASE 0x1000007FFD48A080ull
#define NIC1_UMR0_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC1_UMR0_10_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC1_UMR0_10_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD48A100ull
#define NIC1_UMR0_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMR0_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC1_UMR0_10_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD48A180ull
#define NIC1_UMR0_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMR0_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC1_UMR0_10_SPECIAL_BASE 0x1000007FFD48AE80ull
#define NIC1_UMR0_10_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_UMR0_10_SPECIAL_SECTION 0x1800

#define mmNIC1_UMR0_11_UNSECURE_DOORBELL0_BASE 0x1000007FFD48B000ull
#define NIC1_UMR0_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC1_UMR0_11_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC1_UMR0_11_UNSECURE_DOORBELL1_BASE 0x1000007FFD48B080ull
#define NIC1_UMR0_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC1_UMR0_11_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC1_UMR0_11_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD48B100ull
#define NIC1_UMR0_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMR0_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC1_UMR0_11_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD48B180ull
#define NIC1_UMR0_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMR0_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC1_UMR0_11_SPECIAL_BASE 0x1000007FFD48BE80ull
#define NIC1_UMR0_11_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_UMR0_11_SPECIAL_SECTION 0x1800

#define mmNIC1_UMR0_12_UNSECURE_DOORBELL0_BASE 0x1000007FFD48C000ull
#define NIC1_UMR0_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC1_UMR0_12_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC1_UMR0_12_UNSECURE_DOORBELL1_BASE 0x1000007FFD48C080ull
#define NIC1_UMR0_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC1_UMR0_12_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC1_UMR0_12_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD48C100ull
#define NIC1_UMR0_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMR0_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC1_UMR0_12_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD48C180ull
#define NIC1_UMR0_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMR0_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC1_UMR0_12_SPECIAL_BASE 0x1000007FFD48CE80ull
#define NIC1_UMR0_12_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_UMR0_12_SPECIAL_SECTION 0x1800

#define mmNIC1_UMR0_13_UNSECURE_DOORBELL0_BASE 0x1000007FFD48D000ull
#define NIC1_UMR0_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC1_UMR0_13_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC1_UMR0_13_UNSECURE_DOORBELL1_BASE 0x1000007FFD48D080ull
#define NIC1_UMR0_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC1_UMR0_13_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC1_UMR0_13_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD48D100ull
#define NIC1_UMR0_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMR0_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC1_UMR0_13_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD48D180ull
#define NIC1_UMR0_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMR0_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC1_UMR0_13_SPECIAL_BASE 0x1000007FFD48DE80ull
#define NIC1_UMR0_13_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_UMR0_13_SPECIAL_SECTION 0x1800

#define mmNIC1_UMR0_14_UNSECURE_DOORBELL0_BASE 0x1000007FFD48E000ull
#define NIC1_UMR0_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC1_UMR0_14_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC1_UMR0_14_UNSECURE_DOORBELL1_BASE 0x1000007FFD48E080ull
#define NIC1_UMR0_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC1_UMR0_14_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC1_UMR0_14_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD48E100ull
#define NIC1_UMR0_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMR0_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC1_UMR0_14_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD48E180ull
#define NIC1_UMR0_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMR0_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC1_UMR0_14_SPECIAL_BASE 0x1000007FFD48EE80ull
#define NIC1_UMR0_14_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_UMR0_14_SPECIAL_SECTION 0x1180

#define mmNIC1_QM_DCCM0_BASE 0x1000007FFD490000ull
#define NIC1_QM_DCCM0_MAX_OFFSET 0x4000
#define NIC1_QM_DCCM0_SECTION 0x8000

#define mmNIC1_QM_ARC_AUX0_BASE 0x1000007FFD498000ull
#define NIC1_QM_ARC_AUX0_MAX_OFFSET 0x1000
#define NIC1_QM_ARC_AUX0_SECTION 0xE800

#define mmNIC1_QM_ARC_AUX0_SPECIAL_BASE 0x1000007FFD498E80ull
#define NIC1_QM_ARC_AUX0_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_QM_ARC_AUX0_SPECIAL_SECTION 0x1180

#define mmNIC1_QM0_BASE 0x1000007FFD49A000ull
#define NIC1_QM0_MAX_OFFSET 0x1000
#define NIC1_QM0_SECTION 0x9000

#define mmNIC1_QM0_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFD49A900ull
#define NIC1_QM0_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define NIC1_QM0_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmNIC1_QM0_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFD49A908ull
#define NIC1_QM0_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define NIC1_QM0_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmNIC1_QM0_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFD49A910ull
#define NIC1_QM0_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define NIC1_QM0_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmNIC1_QM0_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFD49A918ull
#define NIC1_QM0_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define NIC1_QM0_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmNIC1_QM0_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFD49A920ull
#define NIC1_QM0_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define NIC1_QM0_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmNIC1_QM0_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFD49A928ull
#define NIC1_QM0_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define NIC1_QM0_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmNIC1_QM0_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFD49A930ull
#define NIC1_QM0_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define NIC1_QM0_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmNIC1_QM0_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFD49A938ull
#define NIC1_QM0_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define NIC1_QM0_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmNIC1_QM0_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFD49A940ull
#define NIC1_QM0_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define NIC1_QM0_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmNIC1_QM0_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFD49A948ull
#define NIC1_QM0_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define NIC1_QM0_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmNIC1_QM0_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFD49A950ull
#define NIC1_QM0_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define NIC1_QM0_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmNIC1_QM0_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFD49A958ull
#define NIC1_QM0_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define NIC1_QM0_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmNIC1_QM0_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFD49A960ull
#define NIC1_QM0_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define NIC1_QM0_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmNIC1_QM0_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFD49A968ull
#define NIC1_QM0_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define NIC1_QM0_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmNIC1_QM0_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFD49A970ull
#define NIC1_QM0_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define NIC1_QM0_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmNIC1_QM0_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFD49A978ull
#define NIC1_QM0_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define NIC1_QM0_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmNIC1_QM0_AXUSER_SECURED_BASE 0x1000007FFD49AB00ull
#define NIC1_QM0_AXUSER_SECURED_MAX_OFFSET 0x5000
#define NIC1_QM0_AXUSER_SECURED_SECTION 0x8000

#define mmNIC1_QM0_AXUSER_NONSECURED_BASE 0x1000007FFD49AB80ull
#define NIC1_QM0_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define NIC1_QM0_AXUSER_NONSECURED_SECTION 0x8000

#define mmNIC1_QM0_DBG_HBW_BASE 0x1000007FFD49AC00ull
#define NIC1_QM0_DBG_HBW_MAX_OFFSET 0x5800
#define NIC1_QM0_DBG_HBW_SECTION 0x8000

#define mmNIC1_QM0_DBG_LBW_BASE 0x1000007FFD49AC80ull
#define NIC1_QM0_DBG_LBW_MAX_OFFSET 0x5800
#define NIC1_QM0_DBG_LBW_SECTION 0x1000

#define mmNIC1_QM0_CGM_BASE 0x1000007FFD49AD80ull
#define NIC1_QM0_CGM_MAX_OFFSET 0xC000
#define NIC1_QM0_CGM_SECTION 0x1000

#define mmNIC1_QM0_SPECIAL_BASE 0x1000007FFD49AE80ull
#define NIC1_QM0_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_QM0_SPECIAL_SECTION 0x4180

#define mmNIC1_QPC0_BASE 0x1000007FFD49F000ull
#define NIC1_QPC0_MAX_OFFSET 0x1000
#define NIC1_QPC0_SECTION 0x7200

#define mmNIC1_QPC0_DBFIFO0_CI_UPD_ADDR_BASE 0x1000007FFD49F720ull
#define NIC1_QPC0_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC0_DBFIFO1_CI_UPD_ADDR_BASE 0x1000007FFD49F728ull
#define NIC1_QPC0_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC0_DBFIFO2_CI_UPD_ADDR_BASE 0x1000007FFD49F730ull
#define NIC1_QPC0_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC0_DBFIFO3_CI_UPD_ADDR_BASE 0x1000007FFD49F738ull
#define NIC1_QPC0_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC0_DBFIFO4_CI_UPD_ADDR_BASE 0x1000007FFD49F740ull
#define NIC1_QPC0_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC0_DBFIFO5_CI_UPD_ADDR_BASE 0x1000007FFD49F748ull
#define NIC1_QPC0_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC0_DBFIFO6_CI_UPD_ADDR_BASE 0x1000007FFD49F750ull
#define NIC1_QPC0_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC0_DBFIFO7_CI_UPD_ADDR_BASE 0x1000007FFD49F758ull
#define NIC1_QPC0_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC0_DBFIFO8_CI_UPD_ADDR_BASE 0x1000007FFD49F760ull
#define NIC1_QPC0_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC0_DBFIFO9_CI_UPD_ADDR_BASE 0x1000007FFD49F768ull
#define NIC1_QPC0_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC0_DBFIFO10_CI_UPD_ADDR_BASE 0x1000007FFD49F770ull
#define NIC1_QPC0_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC0_DBFIFO11_CI_UPD_ADDR_BASE 0x1000007FFD49F778ull
#define NIC1_QPC0_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC0_DBFIFO12_CI_UPD_ADDR_BASE 0x1000007FFD49F780ull
#define NIC1_QPC0_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC0_DBFIFO13_CI_UPD_ADDR_BASE 0x1000007FFD49F788ull
#define NIC1_QPC0_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC0_DBFIFO14_CI_UPD_ADDR_BASE 0x1000007FFD49F790ull
#define NIC1_QPC0_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC0_DBFIFO15_CI_UPD_ADDR_BASE 0x1000007FFD49F798ull
#define NIC1_QPC0_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC0_DBFIFO16_CI_UPD_ADDR_BASE 0x1000007FFD49F7A0ull
#define NIC1_QPC0_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC0_DBFIFO17_CI_UPD_ADDR_BASE 0x1000007FFD49F7A8ull
#define NIC1_QPC0_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC0_DBFIFO18_CI_UPD_ADDR_BASE 0x1000007FFD49F7B0ull
#define NIC1_QPC0_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC0_DBFIFO19_CI_UPD_ADDR_BASE 0x1000007FFD49F7B8ull
#define NIC1_QPC0_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC0_DBFIFO20_CI_UPD_ADDR_BASE 0x1000007FFD49F7C0ull
#define NIC1_QPC0_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC0_DBFIFO21_CI_UPD_ADDR_BASE 0x1000007FFD49F7C8ull
#define NIC1_QPC0_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC0_DBFIFO22_CI_UPD_ADDR_BASE 0x1000007FFD49F7D0ull
#define NIC1_QPC0_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC0_DBFIFO23_CI_UPD_ADDR_BASE 0x1000007FFD49F7D8ull
#define NIC1_QPC0_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC0_DBFIFO24_CI_UPD_ADDR_BASE 0x1000007FFD49F7E0ull
#define NIC1_QPC0_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC0_DBFIFO25_CI_UPD_ADDR_BASE 0x1000007FFD49F7E8ull
#define NIC1_QPC0_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC0_DBFIFO26_CI_UPD_ADDR_BASE 0x1000007FFD49F7F0ull
#define NIC1_QPC0_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC0_DBFIFO27_CI_UPD_ADDR_BASE 0x1000007FFD49F7F8ull
#define NIC1_QPC0_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC0_DBFIFO28_CI_UPD_ADDR_BASE 0x1000007FFD49F800ull
#define NIC1_QPC0_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC0_DBFIFO29_CI_UPD_ADDR_BASE 0x1000007FFD49F808ull
#define NIC1_QPC0_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC0_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x1000007FFD49F810ull
#define NIC1_QPC0_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x1000007FFD49F818ull
#define NIC1_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680

#define mmNIC1_QPC0_AXUSER_CONG_QUE_BASE 0x1000007FFD49FB80ull
#define NIC1_QPC0_AXUSER_CONG_QUE_MAX_OFFSET 0x5000
#define NIC1_QPC0_AXUSER_CONG_QUE_SECTION 0x6000

#define mmNIC1_QPC0_AXUSER_RXWQE_BASE 0x1000007FFD49FBE0ull
#define NIC1_QPC0_AXUSER_RXWQE_MAX_OFFSET 0x5000
#define NIC1_QPC0_AXUSER_RXWQE_SECTION 0x6000

#define mmNIC1_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x1000007FFD49FC40ull
#define NIC1_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC1_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000

#define mmNIC1_QPC0_AXUSER_DB_FIFO_BASE 0x1000007FFD49FCA0ull
#define NIC1_QPC0_AXUSER_DB_FIFO_MAX_OFFSET 0x5000
#define NIC1_QPC0_AXUSER_DB_FIFO_SECTION 0x6000

#define mmNIC1_QPC0_AXUSER_EV_QUE_LBW_INTR_BASE 0x1000007FFD49FD00ull
#define NIC1_QPC0_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000
#define NIC1_QPC0_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000

#define mmNIC1_QPC0_AXUSER_ERR_FIFO_BASE 0x1000007FFD49FD60ull
#define NIC1_QPC0_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000
#define NIC1_QPC0_AXUSER_ERR_FIFO_SECTION 0x6000

#define mmNIC1_QPC0_AXUSER_QPC_RESP_BASE 0x1000007FFD49FDC0ull
#define NIC1_QPC0_AXUSER_QPC_RESP_MAX_OFFSET 0x5000
#define NIC1_QPC0_AXUSER_QPC_RESP_SECTION 0x6000

#define mmNIC1_QPC0_AXUSER_QPC_REQ_BASE 0x1000007FFD49FE20ull
#define NIC1_QPC0_AXUSER_QPC_REQ_MAX_OFFSET 0x5000
#define NIC1_QPC0_AXUSER_QPC_REQ_SECTION 0x6000

#define mmNIC1_QPC0_SPECIAL_BASE 0x1000007FFD49FE80ull
#define NIC1_QPC0_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_QPC0_SPECIAL_SECTION 0x1800

#define mmNIC1_UMR1_0_UNSECURE_DOORBELL0_BASE 0x1000007FFD4A0000ull
#define NIC1_UMR1_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC1_UMR1_0_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC1_UMR1_0_UNSECURE_DOORBELL1_BASE 0x1000007FFD4A0080ull
#define NIC1_UMR1_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC1_UMR1_0_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC1_UMR1_0_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD4A0100ull
#define NIC1_UMR1_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMR1_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC1_UMR1_0_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD4A0180ull
#define NIC1_UMR1_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMR1_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC1_UMR1_0_SPECIAL_BASE 0x1000007FFD4A0E80ull
#define NIC1_UMR1_0_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_UMR1_0_SPECIAL_SECTION 0x1800

#define mmNIC1_UMR1_1_UNSECURE_DOORBELL0_BASE 0x1000007FFD4A1000ull
#define NIC1_UMR1_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC1_UMR1_1_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC1_UMR1_1_UNSECURE_DOORBELL1_BASE 0x1000007FFD4A1080ull
#define NIC1_UMR1_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC1_UMR1_1_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC1_UMR1_1_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD4A1100ull
#define NIC1_UMR1_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMR1_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC1_UMR1_1_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD4A1180ull
#define NIC1_UMR1_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMR1_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC1_UMR1_1_SPECIAL_BASE 0x1000007FFD4A1E80ull
#define NIC1_UMR1_1_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_UMR1_1_SPECIAL_SECTION 0x1800

#define mmNIC1_UMR1_2_UNSECURE_DOORBELL0_BASE 0x1000007FFD4A2000ull
#define NIC1_UMR1_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC1_UMR1_2_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC1_UMR1_2_UNSECURE_DOORBELL1_BASE 0x1000007FFD4A2080ull
#define NIC1_UMR1_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC1_UMR1_2_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC1_UMR1_2_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD4A2100ull
#define NIC1_UMR1_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMR1_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC1_UMR1_2_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD4A2180ull
#define NIC1_UMR1_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMR1_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC1_UMR1_2_SPECIAL_BASE 0x1000007FFD4A2E80ull
#define NIC1_UMR1_2_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_UMR1_2_SPECIAL_SECTION 0x1800

#define mmNIC1_UMR1_3_UNSECURE_DOORBELL0_BASE 0x1000007FFD4A3000ull
#define NIC1_UMR1_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC1_UMR1_3_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC1_UMR1_3_UNSECURE_DOORBELL1_BASE 0x1000007FFD4A3080ull
#define NIC1_UMR1_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC1_UMR1_3_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC1_UMR1_3_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD4A3100ull
#define NIC1_UMR1_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMR1_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC1_UMR1_3_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD4A3180ull
#define NIC1_UMR1_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMR1_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC1_UMR1_3_SPECIAL_BASE 0x1000007FFD4A3E80ull
#define NIC1_UMR1_3_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_UMR1_3_SPECIAL_SECTION 0x1800

#define mmNIC1_UMR1_4_UNSECURE_DOORBELL0_BASE 0x1000007FFD4A4000ull
#define NIC1_UMR1_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC1_UMR1_4_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC1_UMR1_4_UNSECURE_DOORBELL1_BASE 0x1000007FFD4A4080ull
#define NIC1_UMR1_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC1_UMR1_4_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC1_UMR1_4_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD4A4100ull
#define NIC1_UMR1_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMR1_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC1_UMR1_4_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD4A4180ull
#define NIC1_UMR1_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMR1_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC1_UMR1_4_SPECIAL_BASE 0x1000007FFD4A4E80ull
#define NIC1_UMR1_4_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_UMR1_4_SPECIAL_SECTION 0x1800

#define mmNIC1_UMR1_5_UNSECURE_DOORBELL0_BASE 0x1000007FFD4A5000ull
#define NIC1_UMR1_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC1_UMR1_5_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC1_UMR1_5_UNSECURE_DOORBELL1_BASE 0x1000007FFD4A5080ull
#define NIC1_UMR1_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC1_UMR1_5_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC1_UMR1_5_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD4A5100ull
#define NIC1_UMR1_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMR1_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC1_UMR1_5_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD4A5180ull
#define NIC1_UMR1_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMR1_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC1_UMR1_5_SPECIAL_BASE 0x1000007FFD4A5E80ull
#define NIC1_UMR1_5_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_UMR1_5_SPECIAL_SECTION 0x1800

#define mmNIC1_UMR1_6_UNSECURE_DOORBELL0_BASE 0x1000007FFD4A6000ull
#define NIC1_UMR1_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC1_UMR1_6_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC1_UMR1_6_UNSECURE_DOORBELL1_BASE 0x1000007FFD4A6080ull
#define NIC1_UMR1_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC1_UMR1_6_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC1_UMR1_6_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD4A6100ull
#define NIC1_UMR1_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMR1_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC1_UMR1_6_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD4A6180ull
#define NIC1_UMR1_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMR1_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC1_UMR1_6_SPECIAL_BASE 0x1000007FFD4A6E80ull
#define NIC1_UMR1_6_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_UMR1_6_SPECIAL_SECTION 0x1800

#define mmNIC1_UMR1_7_UNSECURE_DOORBELL0_BASE 0x1000007FFD4A7000ull
#define NIC1_UMR1_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC1_UMR1_7_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC1_UMR1_7_UNSECURE_DOORBELL1_BASE 0x1000007FFD4A7080ull
#define NIC1_UMR1_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC1_UMR1_7_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC1_UMR1_7_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD4A7100ull
#define NIC1_UMR1_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMR1_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC1_UMR1_7_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD4A7180ull
#define NIC1_UMR1_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMR1_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC1_UMR1_7_SPECIAL_BASE 0x1000007FFD4A7E80ull
#define NIC1_UMR1_7_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_UMR1_7_SPECIAL_SECTION 0x1800

#define mmNIC1_UMR1_8_UNSECURE_DOORBELL0_BASE 0x1000007FFD4A8000ull
#define NIC1_UMR1_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC1_UMR1_8_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC1_UMR1_8_UNSECURE_DOORBELL1_BASE 0x1000007FFD4A8080ull
#define NIC1_UMR1_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC1_UMR1_8_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC1_UMR1_8_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD4A8100ull
#define NIC1_UMR1_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMR1_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC1_UMR1_8_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD4A8180ull
#define NIC1_UMR1_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMR1_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC1_UMR1_8_SPECIAL_BASE 0x1000007FFD4A8E80ull
#define NIC1_UMR1_8_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_UMR1_8_SPECIAL_SECTION 0x1800

#define mmNIC1_UMR1_9_UNSECURE_DOORBELL0_BASE 0x1000007FFD4A9000ull
#define NIC1_UMR1_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC1_UMR1_9_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC1_UMR1_9_UNSECURE_DOORBELL1_BASE 0x1000007FFD4A9080ull
#define NIC1_UMR1_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC1_UMR1_9_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC1_UMR1_9_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD4A9100ull
#define NIC1_UMR1_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMR1_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC1_UMR1_9_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD4A9180ull
#define NIC1_UMR1_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMR1_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC1_UMR1_9_SPECIAL_BASE 0x1000007FFD4A9E80ull
#define NIC1_UMR1_9_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_UMR1_9_SPECIAL_SECTION 0x1800

#define mmNIC1_UMR1_10_UNSECURE_DOORBELL0_BASE 0x1000007FFD4AA000ull
#define NIC1_UMR1_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC1_UMR1_10_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC1_UMR1_10_UNSECURE_DOORBELL1_BASE 0x1000007FFD4AA080ull
#define NIC1_UMR1_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC1_UMR1_10_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC1_UMR1_10_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD4AA100ull
#define NIC1_UMR1_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMR1_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC1_UMR1_10_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD4AA180ull
#define NIC1_UMR1_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMR1_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC1_UMR1_10_SPECIAL_BASE 0x1000007FFD4AAE80ull
#define NIC1_UMR1_10_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_UMR1_10_SPECIAL_SECTION 0x1800

#define mmNIC1_UMR1_11_UNSECURE_DOORBELL0_BASE 0x1000007FFD4AB000ull
#define NIC1_UMR1_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC1_UMR1_11_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC1_UMR1_11_UNSECURE_DOORBELL1_BASE 0x1000007FFD4AB080ull
#define NIC1_UMR1_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC1_UMR1_11_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC1_UMR1_11_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD4AB100ull
#define NIC1_UMR1_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMR1_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC1_UMR1_11_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD4AB180ull
#define NIC1_UMR1_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMR1_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC1_UMR1_11_SPECIAL_BASE 0x1000007FFD4ABE80ull
#define NIC1_UMR1_11_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_UMR1_11_SPECIAL_SECTION 0x1800

#define mmNIC1_UMR1_12_UNSECURE_DOORBELL0_BASE 0x1000007FFD4AC000ull
#define NIC1_UMR1_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC1_UMR1_12_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC1_UMR1_12_UNSECURE_DOORBELL1_BASE 0x1000007FFD4AC080ull
#define NIC1_UMR1_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC1_UMR1_12_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC1_UMR1_12_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD4AC100ull
#define NIC1_UMR1_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMR1_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC1_UMR1_12_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD4AC180ull
#define NIC1_UMR1_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMR1_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC1_UMR1_12_SPECIAL_BASE 0x1000007FFD4ACE80ull
#define NIC1_UMR1_12_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_UMR1_12_SPECIAL_SECTION 0x1800

#define mmNIC1_UMR1_13_UNSECURE_DOORBELL0_BASE 0x1000007FFD4AD000ull
#define NIC1_UMR1_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC1_UMR1_13_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC1_UMR1_13_UNSECURE_DOORBELL1_BASE 0x1000007FFD4AD080ull
#define NIC1_UMR1_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC1_UMR1_13_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC1_UMR1_13_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD4AD100ull
#define NIC1_UMR1_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMR1_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC1_UMR1_13_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD4AD180ull
#define NIC1_UMR1_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMR1_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC1_UMR1_13_SPECIAL_BASE 0x1000007FFD4ADE80ull
#define NIC1_UMR1_13_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_UMR1_13_SPECIAL_SECTION 0x1800

#define mmNIC1_UMR1_14_UNSECURE_DOORBELL0_BASE 0x1000007FFD4AE000ull
#define NIC1_UMR1_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC1_UMR1_14_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC1_UMR1_14_UNSECURE_DOORBELL1_BASE 0x1000007FFD4AE080ull
#define NIC1_UMR1_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC1_UMR1_14_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC1_UMR1_14_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD4AE100ull
#define NIC1_UMR1_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMR1_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC1_UMR1_14_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD4AE180ull
#define NIC1_UMR1_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMR1_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC1_UMR1_14_SPECIAL_BASE 0x1000007FFD4AEE80ull
#define NIC1_UMR1_14_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_UMR1_14_SPECIAL_SECTION 0x1180

#define mmNIC1_QM_DCCM1_BASE 0x1000007FFD4B0000ull
#define NIC1_QM_DCCM1_MAX_OFFSET 0x4000
#define NIC1_QM_DCCM1_SECTION 0x8000

#define mmNIC1_QM_ARC_AUX1_BASE 0x1000007FFD4B8000ull
#define NIC1_QM_ARC_AUX1_MAX_OFFSET 0x1000
#define NIC1_QM_ARC_AUX1_SECTION 0xE800

#define mmNIC1_QM_ARC_AUX1_SPECIAL_BASE 0x1000007FFD4B8E80ull
#define NIC1_QM_ARC_AUX1_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_QM_ARC_AUX1_SPECIAL_SECTION 0x1180

#define mmNIC1_QM1_BASE 0x1000007FFD4BA000ull
#define NIC1_QM1_MAX_OFFSET 0x1000
#define NIC1_QM1_SECTION 0x9000

#define mmNIC1_QM1_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFD4BA900ull
#define NIC1_QM1_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define NIC1_QM1_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmNIC1_QM1_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFD4BA908ull
#define NIC1_QM1_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define NIC1_QM1_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmNIC1_QM1_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFD4BA910ull
#define NIC1_QM1_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define NIC1_QM1_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmNIC1_QM1_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFD4BA918ull
#define NIC1_QM1_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define NIC1_QM1_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmNIC1_QM1_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFD4BA920ull
#define NIC1_QM1_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define NIC1_QM1_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmNIC1_QM1_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFD4BA928ull
#define NIC1_QM1_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define NIC1_QM1_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmNIC1_QM1_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFD4BA930ull
#define NIC1_QM1_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define NIC1_QM1_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmNIC1_QM1_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFD4BA938ull
#define NIC1_QM1_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define NIC1_QM1_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmNIC1_QM1_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFD4BA940ull
#define NIC1_QM1_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define NIC1_QM1_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmNIC1_QM1_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFD4BA948ull
#define NIC1_QM1_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define NIC1_QM1_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmNIC1_QM1_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFD4BA950ull
#define NIC1_QM1_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define NIC1_QM1_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmNIC1_QM1_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFD4BA958ull
#define NIC1_QM1_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define NIC1_QM1_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmNIC1_QM1_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFD4BA960ull
#define NIC1_QM1_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define NIC1_QM1_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmNIC1_QM1_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFD4BA968ull
#define NIC1_QM1_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define NIC1_QM1_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmNIC1_QM1_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFD4BA970ull
#define NIC1_QM1_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define NIC1_QM1_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmNIC1_QM1_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFD4BA978ull
#define NIC1_QM1_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define NIC1_QM1_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmNIC1_QM1_AXUSER_SECURED_BASE 0x1000007FFD4BAB00ull
#define NIC1_QM1_AXUSER_SECURED_MAX_OFFSET 0x5000
#define NIC1_QM1_AXUSER_SECURED_SECTION 0x8000

#define mmNIC1_QM1_AXUSER_NONSECURED_BASE 0x1000007FFD4BAB80ull
#define NIC1_QM1_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define NIC1_QM1_AXUSER_NONSECURED_SECTION 0x8000

#define mmNIC1_QM1_DBG_HBW_BASE 0x1000007FFD4BAC00ull
#define NIC1_QM1_DBG_HBW_MAX_OFFSET 0x5800
#define NIC1_QM1_DBG_HBW_SECTION 0x8000

#define mmNIC1_QM1_DBG_LBW_BASE 0x1000007FFD4BAC80ull
#define NIC1_QM1_DBG_LBW_MAX_OFFSET 0x5800
#define NIC1_QM1_DBG_LBW_SECTION 0x1000

#define mmNIC1_QM1_CGM_BASE 0x1000007FFD4BAD80ull
#define NIC1_QM1_CGM_MAX_OFFSET 0xC000
#define NIC1_QM1_CGM_SECTION 0x1000

#define mmNIC1_QM1_SPECIAL_BASE 0x1000007FFD4BAE80ull
#define NIC1_QM1_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_QM1_SPECIAL_SECTION 0x4180

#define mmNIC1_QPC1_BASE 0x1000007FFD4BF000ull
#define NIC1_QPC1_MAX_OFFSET 0x1000
#define NIC1_QPC1_SECTION 0x7200

#define mmNIC1_QPC1_DBFIFO0_CI_UPD_ADDR_BASE 0x1000007FFD4BF720ull
#define NIC1_QPC1_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC1_DBFIFO1_CI_UPD_ADDR_BASE 0x1000007FFD4BF728ull
#define NIC1_QPC1_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC1_DBFIFO2_CI_UPD_ADDR_BASE 0x1000007FFD4BF730ull
#define NIC1_QPC1_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC1_DBFIFO3_CI_UPD_ADDR_BASE 0x1000007FFD4BF738ull
#define NIC1_QPC1_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC1_DBFIFO4_CI_UPD_ADDR_BASE 0x1000007FFD4BF740ull
#define NIC1_QPC1_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC1_DBFIFO5_CI_UPD_ADDR_BASE 0x1000007FFD4BF748ull
#define NIC1_QPC1_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC1_DBFIFO6_CI_UPD_ADDR_BASE 0x1000007FFD4BF750ull
#define NIC1_QPC1_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC1_DBFIFO7_CI_UPD_ADDR_BASE 0x1000007FFD4BF758ull
#define NIC1_QPC1_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC1_DBFIFO8_CI_UPD_ADDR_BASE 0x1000007FFD4BF760ull
#define NIC1_QPC1_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC1_DBFIFO9_CI_UPD_ADDR_BASE 0x1000007FFD4BF768ull
#define NIC1_QPC1_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC1_DBFIFO10_CI_UPD_ADDR_BASE 0x1000007FFD4BF770ull
#define NIC1_QPC1_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC1_DBFIFO11_CI_UPD_ADDR_BASE 0x1000007FFD4BF778ull
#define NIC1_QPC1_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC1_DBFIFO12_CI_UPD_ADDR_BASE 0x1000007FFD4BF780ull
#define NIC1_QPC1_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC1_DBFIFO13_CI_UPD_ADDR_BASE 0x1000007FFD4BF788ull
#define NIC1_QPC1_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC1_DBFIFO14_CI_UPD_ADDR_BASE 0x1000007FFD4BF790ull
#define NIC1_QPC1_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC1_DBFIFO15_CI_UPD_ADDR_BASE 0x1000007FFD4BF798ull
#define NIC1_QPC1_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC1_DBFIFO16_CI_UPD_ADDR_BASE 0x1000007FFD4BF7A0ull
#define NIC1_QPC1_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC1_DBFIFO17_CI_UPD_ADDR_BASE 0x1000007FFD4BF7A8ull
#define NIC1_QPC1_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC1_DBFIFO18_CI_UPD_ADDR_BASE 0x1000007FFD4BF7B0ull
#define NIC1_QPC1_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC1_DBFIFO19_CI_UPD_ADDR_BASE 0x1000007FFD4BF7B8ull
#define NIC1_QPC1_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC1_DBFIFO20_CI_UPD_ADDR_BASE 0x1000007FFD4BF7C0ull
#define NIC1_QPC1_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC1_DBFIFO21_CI_UPD_ADDR_BASE 0x1000007FFD4BF7C8ull
#define NIC1_QPC1_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC1_DBFIFO22_CI_UPD_ADDR_BASE 0x1000007FFD4BF7D0ull
#define NIC1_QPC1_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC1_DBFIFO23_CI_UPD_ADDR_BASE 0x1000007FFD4BF7D8ull
#define NIC1_QPC1_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC1_DBFIFO24_CI_UPD_ADDR_BASE 0x1000007FFD4BF7E0ull
#define NIC1_QPC1_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC1_DBFIFO25_CI_UPD_ADDR_BASE 0x1000007FFD4BF7E8ull
#define NIC1_QPC1_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC1_DBFIFO26_CI_UPD_ADDR_BASE 0x1000007FFD4BF7F0ull
#define NIC1_QPC1_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC1_DBFIFO27_CI_UPD_ADDR_BASE 0x1000007FFD4BF7F8ull
#define NIC1_QPC1_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC1_DBFIFO28_CI_UPD_ADDR_BASE 0x1000007FFD4BF800ull
#define NIC1_QPC1_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC1_DBFIFO29_CI_UPD_ADDR_BASE 0x1000007FFD4BF808ull
#define NIC1_QPC1_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC1_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x1000007FFD4BF810ull
#define NIC1_QPC1_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC1_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x1000007FFD4BF818ull
#define NIC1_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680

#define mmNIC1_QPC1_AXUSER_CONG_QUE_BASE 0x1000007FFD4BFB80ull
#define NIC1_QPC1_AXUSER_CONG_QUE_MAX_OFFSET 0x5000
#define NIC1_QPC1_AXUSER_CONG_QUE_SECTION 0x6000

#define mmNIC1_QPC1_AXUSER_RXWQE_BASE 0x1000007FFD4BFBE0ull
#define NIC1_QPC1_AXUSER_RXWQE_MAX_OFFSET 0x5000
#define NIC1_QPC1_AXUSER_RXWQE_SECTION 0x6000

#define mmNIC1_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x1000007FFD4BFC40ull
#define NIC1_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC1_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000

#define mmNIC1_QPC1_AXUSER_DB_FIFO_BASE 0x1000007FFD4BFCA0ull
#define NIC1_QPC1_AXUSER_DB_FIFO_MAX_OFFSET 0x5000
#define NIC1_QPC1_AXUSER_DB_FIFO_SECTION 0x6000

#define mmNIC1_QPC1_AXUSER_EV_QUE_LBW_INTR_BASE 0x1000007FFD4BFD00ull
#define NIC1_QPC1_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000
#define NIC1_QPC1_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000

#define mmNIC1_QPC1_AXUSER_ERR_FIFO_BASE 0x1000007FFD4BFD60ull
#define NIC1_QPC1_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000
#define NIC1_QPC1_AXUSER_ERR_FIFO_SECTION 0x6000

#define mmNIC1_QPC1_AXUSER_QPC_RESP_BASE 0x1000007FFD4BFDC0ull
#define NIC1_QPC1_AXUSER_QPC_RESP_MAX_OFFSET 0x5000
#define NIC1_QPC1_AXUSER_QPC_RESP_SECTION 0x6000

#define mmNIC1_QPC1_AXUSER_QPC_REQ_BASE 0x1000007FFD4BFE20ull
#define NIC1_QPC1_AXUSER_QPC_REQ_MAX_OFFSET 0x5000
#define NIC1_QPC1_AXUSER_QPC_REQ_SECTION 0x6000

#define mmNIC1_QPC1_SPECIAL_BASE 0x1000007FFD4BFE80ull
#define NIC1_QPC1_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_QPC1_SPECIAL_SECTION 0x8180

#define mmNIC1_TMR_BASE 0x1000007FFD4C8000ull
#define NIC1_TMR_MAX_OFFSET 0x1000
#define NIC1_TMR_SECTION 0xD600

#define mmNIC1_TMR_AXUSER_TMR_FREE_LIST_BASE 0x1000007FFD4C8D60ull
#define NIC1_TMR_AXUSER_TMR_FREE_LIST_MAX_OFFSET 0x5000
#define NIC1_TMR_AXUSER_TMR_FREE_LIST_SECTION 0x6000

#define mmNIC1_TMR_AXUSER_TMR_FIFO_BASE 0x1000007FFD4C8DC0ull
#define NIC1_TMR_AXUSER_TMR_FIFO_MAX_OFFSET 0x5000
#define NIC1_TMR_AXUSER_TMR_FIFO_SECTION 0x6000

#define mmNIC1_TMR_AXUSER_TMR_FSM_BASE 0x1000007FFD4C8E20ull
#define NIC1_TMR_AXUSER_TMR_FSM_MAX_OFFSET 0x5000
#define NIC1_TMR_AXUSER_TMR_FSM_SECTION 0x6000

#define mmNIC1_TMR_SPECIAL_BASE 0x1000007FFD4C8E80ull
#define NIC1_TMR_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_TMR_SPECIAL_SECTION 0x1800

#define mmNIC1_RXB_CORE_BASE 0x1000007FFD4C9000ull
#define NIC1_RXB_CORE_MAX_OFFSET 0x1000
#define NIC1_RXB_CORE_SECTION 0x6100

#define mmNIC1_RXB_CORE_SCT_AWUSER_BASE 0x1000007FFD4C9610ull
#define NIC1_RXB_CORE_SCT_AWUSER_MAX_OFFSET 0x5000
#define NIC1_RXB_CORE_SCT_AWUSER_SECTION 0x8700

#define mmNIC1_RXB_CORE_SPECIAL_BASE 0x1000007FFD4C9E80ull
#define NIC1_RXB_CORE_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_RXB_CORE_SPECIAL_SECTION 0x1800

#define mmNIC1_RXE0_BASE 0x1000007FFD4CA000ull
#define NIC1_RXE0_MAX_OFFSET 0x1000
#define NIC1_RXE0_SECTION 0x9000

#define mmNIC1_RXE0_WQE_ARUSER_BASE 0x1000007FFD4CA900ull
#define NIC1_RXE0_WQE_ARUSER_MAX_OFFSET 0x5000
#define NIC1_RXE0_WQE_ARUSER_SECTION 0x5800

#define mmNIC1_RXE0_SPECIAL_BASE 0x1000007FFD4CAE80ull
#define NIC1_RXE0_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_RXE0_SPECIAL_SECTION 0x1800

#define mmNIC1_RXE1_BASE 0x1000007FFD4CB000ull
#define NIC1_RXE1_MAX_OFFSET 0x1000
#define NIC1_RXE1_SECTION 0x9000

#define mmNIC1_RXE1_WQE_ARUSER_BASE 0x1000007FFD4CB900ull
#define NIC1_RXE1_WQE_ARUSER_MAX_OFFSET 0x5000
#define NIC1_RXE1_WQE_ARUSER_SECTION 0x5800

#define mmNIC1_RXE1_SPECIAL_BASE 0x1000007FFD4CBE80ull
#define NIC1_RXE1_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_RXE1_SPECIAL_SECTION 0x1800

#define mmNIC1_RXE0_AXUSER_AXUSER_CQ0_BASE 0x1000007FFD4CC000ull
#define NIC1_RXE0_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000
#define NIC1_RXE0_AXUSER_AXUSER_CQ0_SECTION 0x5000

#define mmNIC1_RXE0_AXUSER_AXUSER_CQ1_BASE 0x1000007FFD4CC050ull
#define NIC1_RXE0_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000
#define NIC1_RXE0_AXUSER_AXUSER_CQ1_SECTION 0x5000

#define mmNIC1_RXE0_AXUSER_AXUSER_CQ2_BASE 0x1000007FFD4CC0A0ull
#define NIC1_RXE0_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000
#define NIC1_RXE0_AXUSER_AXUSER_CQ2_SECTION 0x5000

#define mmNIC1_RXE0_AXUSER_AXUSER_CQ3_BASE 0x1000007FFD4CC0F0ull
#define NIC1_RXE0_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000
#define NIC1_RXE0_AXUSER_AXUSER_CQ3_SECTION 0x5000

#define mmNIC1_RXE0_AXUSER_AXUSER_CQ4_BASE 0x1000007FFD4CC140ull
#define NIC1_RXE0_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000
#define NIC1_RXE0_AXUSER_AXUSER_CQ4_SECTION 0x5000

#define mmNIC1_RXE0_AXUSER_AXUSER_CQ5_BASE 0x1000007FFD4CC190ull
#define NIC1_RXE0_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000
#define NIC1_RXE0_AXUSER_AXUSER_CQ5_SECTION 0x5000

#define mmNIC1_RXE0_AXUSER_AXUSER_CQ6_BASE 0x1000007FFD4CC1E0ull
#define NIC1_RXE0_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000
#define NIC1_RXE0_AXUSER_AXUSER_CQ6_SECTION 0x5000

#define mmNIC1_RXE0_AXUSER_AXUSER_CQ7_BASE 0x1000007FFD4CC230ull
#define NIC1_RXE0_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000
#define NIC1_RXE0_AXUSER_AXUSER_CQ7_SECTION 0x5000

#define mmNIC1_RXE0_AXUSER_AXUSER_CQ8_BASE 0x1000007FFD4CC280ull
#define NIC1_RXE0_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000
#define NIC1_RXE0_AXUSER_AXUSER_CQ8_SECTION 0x5000

#define mmNIC1_RXE0_AXUSER_AXUSER_CQ9_BASE 0x1000007FFD4CC2D0ull
#define NIC1_RXE0_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000
#define NIC1_RXE0_AXUSER_AXUSER_CQ9_SECTION 0x5000

#define mmNIC1_RXE0_AXUSER_AXUSER_CQ10_BASE 0x1000007FFD4CC320ull
#define NIC1_RXE0_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000
#define NIC1_RXE0_AXUSER_AXUSER_CQ10_SECTION 0x5000

#define mmNIC1_RXE0_AXUSER_AXUSER_CQ11_BASE 0x1000007FFD4CC370ull
#define NIC1_RXE0_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000
#define NIC1_RXE0_AXUSER_AXUSER_CQ11_SECTION 0x5000

#define mmNIC1_RXE0_AXUSER_AXUSER_CQ12_BASE 0x1000007FFD4CC3C0ull
#define NIC1_RXE0_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000
#define NIC1_RXE0_AXUSER_AXUSER_CQ12_SECTION 0x5000

#define mmNIC1_RXE0_AXUSER_AXUSER_CQ13_BASE 0x1000007FFD4CC410ull
#define NIC1_RXE0_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000
#define NIC1_RXE0_AXUSER_AXUSER_CQ13_SECTION 0x5000

#define mmNIC1_RXE0_AXUSER_AXUSER_CQ14_BASE 0x1000007FFD4CC460ull
#define NIC1_RXE0_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000
#define NIC1_RXE0_AXUSER_AXUSER_CQ14_SECTION 0x5000

#define mmNIC1_RXE0_AXUSER_AXUSER_CQ15_BASE 0x1000007FFD4CC4B0ull
#define NIC1_RXE0_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000
#define NIC1_RXE0_AXUSER_AXUSER_CQ15_SECTION 0x5000

#define mmNIC1_RXE0_AXUSER_AXUSER_CQ16_BASE 0x1000007FFD4CC500ull
#define NIC1_RXE0_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000
#define NIC1_RXE0_AXUSER_AXUSER_CQ16_SECTION 0x5000

#define mmNIC1_RXE0_AXUSER_AXUSER_CQ17_BASE 0x1000007FFD4CC550ull
#define NIC1_RXE0_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000
#define NIC1_RXE0_AXUSER_AXUSER_CQ17_SECTION 0x5000

#define mmNIC1_RXE0_AXUSER_AXUSER_CQ18_BASE 0x1000007FFD4CC5A0ull
#define NIC1_RXE0_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000
#define NIC1_RXE0_AXUSER_AXUSER_CQ18_SECTION 0x5000

#define mmNIC1_RXE0_AXUSER_AXUSER_CQ19_BASE 0x1000007FFD4CC5F0ull
#define NIC1_RXE0_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000
#define NIC1_RXE0_AXUSER_AXUSER_CQ19_SECTION 0x5000

#define mmNIC1_RXE0_AXUSER_AXUSER_CQ20_BASE 0x1000007FFD4CC640ull
#define NIC1_RXE0_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000
#define NIC1_RXE0_AXUSER_AXUSER_CQ20_SECTION 0x5000

#define mmNIC1_RXE0_AXUSER_AXUSER_CQ21_BASE 0x1000007FFD4CC690ull
#define NIC1_RXE0_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000
#define NIC1_RXE0_AXUSER_AXUSER_CQ21_SECTION 0x5000

#define mmNIC1_RXE0_AXUSER_AXUSER_CQ22_BASE 0x1000007FFD4CC6E0ull
#define NIC1_RXE0_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000
#define NIC1_RXE0_AXUSER_AXUSER_CQ22_SECTION 0x5000

#define mmNIC1_RXE0_AXUSER_AXUSER_CQ23_BASE 0x1000007FFD4CC730ull
#define NIC1_RXE0_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000
#define NIC1_RXE0_AXUSER_AXUSER_CQ23_SECTION 0x5000

#define mmNIC1_RXE0_AXUSER_AXUSER_CQ24_BASE 0x1000007FFD4CC780ull
#define NIC1_RXE0_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000
#define NIC1_RXE0_AXUSER_AXUSER_CQ24_SECTION 0x5000

#define mmNIC1_RXE0_AXUSER_AXUSER_CQ25_BASE 0x1000007FFD4CC7D0ull
#define NIC1_RXE0_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000
#define NIC1_RXE0_AXUSER_AXUSER_CQ25_SECTION 0x5000

#define mmNIC1_RXE0_AXUSER_AXUSER_CQ26_BASE 0x1000007FFD4CC820ull
#define NIC1_RXE0_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000
#define NIC1_RXE0_AXUSER_AXUSER_CQ26_SECTION 0x5000

#define mmNIC1_RXE0_AXUSER_AXUSER_CQ27_BASE 0x1000007FFD4CC870ull
#define NIC1_RXE0_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000
#define NIC1_RXE0_AXUSER_AXUSER_CQ27_SECTION 0x5000

#define mmNIC1_RXE0_AXUSER_AXUSER_CQ28_BASE 0x1000007FFD4CC8C0ull
#define NIC1_RXE0_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000
#define NIC1_RXE0_AXUSER_AXUSER_CQ28_SECTION 0x5000

#define mmNIC1_RXE0_AXUSER_AXUSER_CQ29_BASE 0x1000007FFD4CC910ull
#define NIC1_RXE0_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000
#define NIC1_RXE0_AXUSER_AXUSER_CQ29_SECTION 0x5000

#define mmNIC1_RXE0_AXUSER_AXUSER_CQ30_BASE 0x1000007FFD4CC960ull
#define NIC1_RXE0_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000
#define NIC1_RXE0_AXUSER_AXUSER_CQ30_SECTION 0x5000

#define mmNIC1_RXE0_AXUSER_AXUSER_CQ31_BASE 0x1000007FFD4CC9B0ull
#define NIC1_RXE0_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000
#define NIC1_RXE0_AXUSER_AXUSER_CQ31_SECTION 0x4D00

#define mmNIC1_RXE0_AXUSER_SPECIAL_BASE 0x1000007FFD4CCE80ull
#define NIC1_RXE0_AXUSER_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_RXE0_AXUSER_SPECIAL_SECTION 0x1800

#define mmNIC1_RXE1_AXUSER_AXUSER_CQ0_BASE 0x1000007FFD4CD000ull
#define NIC1_RXE1_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000
#define NIC1_RXE1_AXUSER_AXUSER_CQ0_SECTION 0x5000

#define mmNIC1_RXE1_AXUSER_AXUSER_CQ1_BASE 0x1000007FFD4CD050ull
#define NIC1_RXE1_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000
#define NIC1_RXE1_AXUSER_AXUSER_CQ1_SECTION 0x5000

#define mmNIC1_RXE1_AXUSER_AXUSER_CQ2_BASE 0x1000007FFD4CD0A0ull
#define NIC1_RXE1_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000
#define NIC1_RXE1_AXUSER_AXUSER_CQ2_SECTION 0x5000

#define mmNIC1_RXE1_AXUSER_AXUSER_CQ3_BASE 0x1000007FFD4CD0F0ull
#define NIC1_RXE1_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000
#define NIC1_RXE1_AXUSER_AXUSER_CQ3_SECTION 0x5000

#define mmNIC1_RXE1_AXUSER_AXUSER_CQ4_BASE 0x1000007FFD4CD140ull
#define NIC1_RXE1_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000
#define NIC1_RXE1_AXUSER_AXUSER_CQ4_SECTION 0x5000

#define mmNIC1_RXE1_AXUSER_AXUSER_CQ5_BASE 0x1000007FFD4CD190ull
#define NIC1_RXE1_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000
#define NIC1_RXE1_AXUSER_AXUSER_CQ5_SECTION 0x5000

#define mmNIC1_RXE1_AXUSER_AXUSER_CQ6_BASE 0x1000007FFD4CD1E0ull
#define NIC1_RXE1_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000
#define NIC1_RXE1_AXUSER_AXUSER_CQ6_SECTION 0x5000

#define mmNIC1_RXE1_AXUSER_AXUSER_CQ7_BASE 0x1000007FFD4CD230ull
#define NIC1_RXE1_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000
#define NIC1_RXE1_AXUSER_AXUSER_CQ7_SECTION 0x5000

#define mmNIC1_RXE1_AXUSER_AXUSER_CQ8_BASE 0x1000007FFD4CD280ull
#define NIC1_RXE1_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000
#define NIC1_RXE1_AXUSER_AXUSER_CQ8_SECTION 0x5000

#define mmNIC1_RXE1_AXUSER_AXUSER_CQ9_BASE 0x1000007FFD4CD2D0ull
#define NIC1_RXE1_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000
#define NIC1_RXE1_AXUSER_AXUSER_CQ9_SECTION 0x5000

#define mmNIC1_RXE1_AXUSER_AXUSER_CQ10_BASE 0x1000007FFD4CD320ull
#define NIC1_RXE1_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000
#define NIC1_RXE1_AXUSER_AXUSER_CQ10_SECTION 0x5000

#define mmNIC1_RXE1_AXUSER_AXUSER_CQ11_BASE 0x1000007FFD4CD370ull
#define NIC1_RXE1_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000
#define NIC1_RXE1_AXUSER_AXUSER_CQ11_SECTION 0x5000

#define mmNIC1_RXE1_AXUSER_AXUSER_CQ12_BASE 0x1000007FFD4CD3C0ull
#define NIC1_RXE1_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000
#define NIC1_RXE1_AXUSER_AXUSER_CQ12_SECTION 0x5000

#define mmNIC1_RXE1_AXUSER_AXUSER_CQ13_BASE 0x1000007FFD4CD410ull
#define NIC1_RXE1_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000
#define NIC1_RXE1_AXUSER_AXUSER_CQ13_SECTION 0x5000

#define mmNIC1_RXE1_AXUSER_AXUSER_CQ14_BASE 0x1000007FFD4CD460ull
#define NIC1_RXE1_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000
#define NIC1_RXE1_AXUSER_AXUSER_CQ14_SECTION 0x5000

#define mmNIC1_RXE1_AXUSER_AXUSER_CQ15_BASE 0x1000007FFD4CD4B0ull
#define NIC1_RXE1_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000
#define NIC1_RXE1_AXUSER_AXUSER_CQ15_SECTION 0x5000

#define mmNIC1_RXE1_AXUSER_AXUSER_CQ16_BASE 0x1000007FFD4CD500ull
#define NIC1_RXE1_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000
#define NIC1_RXE1_AXUSER_AXUSER_CQ16_SECTION 0x5000

#define mmNIC1_RXE1_AXUSER_AXUSER_CQ17_BASE 0x1000007FFD4CD550ull
#define NIC1_RXE1_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000
#define NIC1_RXE1_AXUSER_AXUSER_CQ17_SECTION 0x5000

#define mmNIC1_RXE1_AXUSER_AXUSER_CQ18_BASE 0x1000007FFD4CD5A0ull
#define NIC1_RXE1_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000
#define NIC1_RXE1_AXUSER_AXUSER_CQ18_SECTION 0x5000

#define mmNIC1_RXE1_AXUSER_AXUSER_CQ19_BASE 0x1000007FFD4CD5F0ull
#define NIC1_RXE1_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000
#define NIC1_RXE1_AXUSER_AXUSER_CQ19_SECTION 0x5000

#define mmNIC1_RXE1_AXUSER_AXUSER_CQ20_BASE 0x1000007FFD4CD640ull
#define NIC1_RXE1_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000
#define NIC1_RXE1_AXUSER_AXUSER_CQ20_SECTION 0x5000

#define mmNIC1_RXE1_AXUSER_AXUSER_CQ21_BASE 0x1000007FFD4CD690ull
#define NIC1_RXE1_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000
#define NIC1_RXE1_AXUSER_AXUSER_CQ21_SECTION 0x5000

#define mmNIC1_RXE1_AXUSER_AXUSER_CQ22_BASE 0x1000007FFD4CD6E0ull
#define NIC1_RXE1_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000
#define NIC1_RXE1_AXUSER_AXUSER_CQ22_SECTION 0x5000

#define mmNIC1_RXE1_AXUSER_AXUSER_CQ23_BASE 0x1000007FFD4CD730ull
#define NIC1_RXE1_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000
#define NIC1_RXE1_AXUSER_AXUSER_CQ23_SECTION 0x5000

#define mmNIC1_RXE1_AXUSER_AXUSER_CQ24_BASE 0x1000007FFD4CD780ull
#define NIC1_RXE1_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000
#define NIC1_RXE1_AXUSER_AXUSER_CQ24_SECTION 0x5000

#define mmNIC1_RXE1_AXUSER_AXUSER_CQ25_BASE 0x1000007FFD4CD7D0ull
#define NIC1_RXE1_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000
#define NIC1_RXE1_AXUSER_AXUSER_CQ25_SECTION 0x5000

#define mmNIC1_RXE1_AXUSER_AXUSER_CQ26_BASE 0x1000007FFD4CD820ull
#define NIC1_RXE1_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000
#define NIC1_RXE1_AXUSER_AXUSER_CQ26_SECTION 0x5000

#define mmNIC1_RXE1_AXUSER_AXUSER_CQ27_BASE 0x1000007FFD4CD870ull
#define NIC1_RXE1_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000
#define NIC1_RXE1_AXUSER_AXUSER_CQ27_SECTION 0x5000

#define mmNIC1_RXE1_AXUSER_AXUSER_CQ28_BASE 0x1000007FFD4CD8C0ull
#define NIC1_RXE1_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000
#define NIC1_RXE1_AXUSER_AXUSER_CQ28_SECTION 0x5000

#define mmNIC1_RXE1_AXUSER_AXUSER_CQ29_BASE 0x1000007FFD4CD910ull
#define NIC1_RXE1_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000
#define NIC1_RXE1_AXUSER_AXUSER_CQ29_SECTION 0x5000

#define mmNIC1_RXE1_AXUSER_AXUSER_CQ30_BASE 0x1000007FFD4CD960ull
#define NIC1_RXE1_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000
#define NIC1_RXE1_AXUSER_AXUSER_CQ30_SECTION 0x5000

#define mmNIC1_RXE1_AXUSER_AXUSER_CQ31_BASE 0x1000007FFD4CD9B0ull
#define NIC1_RXE1_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000
#define NIC1_RXE1_AXUSER_AXUSER_CQ31_SECTION 0x4D00

#define mmNIC1_RXE1_AXUSER_SPECIAL_BASE 0x1000007FFD4CDE80ull
#define NIC1_RXE1_AXUSER_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_RXE1_AXUSER_SPECIAL_SECTION 0x2180

#define mmNIC1_TXS0_BASE 0x1000007FFD4D0000ull
#define NIC1_TXS0_MAX_OFFSET 0x1000
#define NIC1_TXS0_SECTION 0xE800

#define mmNIC1_TXS0_SPECIAL_BASE 0x1000007FFD4D0E80ull
#define NIC1_TXS0_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_TXS0_SPECIAL_SECTION 0x1800

#define mmNIC1_TXS1_BASE 0x1000007FFD4D1000ull
#define NIC1_TXS1_MAX_OFFSET 0x1000
#define NIC1_TXS1_SECTION 0xE800

#define mmNIC1_TXS1_SPECIAL_BASE 0x1000007FFD4D1E80ull
#define NIC1_TXS1_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_TXS1_SPECIAL_SECTION 0x1800

#define mmNIC1_TXE0_BASE 0x1000007FFD4D2000ull
#define NIC1_TXE0_MAX_OFFSET 0x1000
#define NIC1_TXE0_SECTION 0xE800

#define mmNIC1_TXE0_SPECIAL_BASE 0x1000007FFD4D2E80ull
#define NIC1_TXE0_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_TXE0_SPECIAL_SECTION 0x1800

#define mmNIC1_TXE1_BASE 0x1000007FFD4D3000ull
#define NIC1_TXE1_MAX_OFFSET 0x1000
#define NIC1_TXE1_SECTION 0xE800

#define mmNIC1_TXE1_SPECIAL_BASE 0x1000007FFD4D3E80ull
#define NIC1_TXE1_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_TXE1_SPECIAL_SECTION 0x1800

#define mmNIC1_TXB_BASE 0x1000007FFD4D4000ull
#define NIC1_TXB_MAX_OFFSET 0x1000
#define NIC1_TXB_SECTION 0xE800

#define mmNIC1_TXB_SPECIAL_BASE 0x1000007FFD4D4E80ull
#define NIC1_TXB_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_TXB_SPECIAL_SECTION 0x1800

#define mmNIC1_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFD4D5000ull
#define NIC1_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define NIC1_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmNIC1_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFD4D5200ull
#define NIC1_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define NIC1_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmNIC1_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFD4D5400ull
#define NIC1_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define NIC1_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmNIC1_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFD4D5600ull
#define NIC1_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define NIC1_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmNIC1_MSTR_IF_E2E_CRDT_BASE 0x1000007FFD4D5800ull
#define NIC1_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define NIC1_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmNIC1_MSTR_IF_AXUSER_BASE 0x1000007FFD4D5A80ull
#define NIC1_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define NIC1_MSTR_IF_AXUSER_SECTION 0x8000

#define mmNIC1_MSTR_IF_DBG_HBW_BASE 0x1000007FFD4D5B00ull
#define NIC1_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define NIC1_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmNIC1_MSTR_IF_DBG_LBW_BASE 0x1000007FFD4D5B80ull
#define NIC1_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define NIC1_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmNIC1_MSTR_IF_CORE_HBW_BASE 0x1000007FFD4D5C00ull
#define NIC1_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define NIC1_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmNIC1_MSTR_IF_CORE_LBW_BASE 0x1000007FFD4D5D80ull
#define NIC1_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define NIC1_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmNIC1_MSTR_IF_SPECIAL_BASE 0x1000007FFD4D5E80ull
#define NIC1_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmNIC1_TX_AXUSER_BASE 0x1000007FFD4D6000ull
#define NIC1_TX_AXUSER_MAX_OFFSET 0x5000
#define NIC1_TX_AXUSER_SECTION 0x2000

#define mmNIC1_SERDES0_BASE 0x1000007FFD4D8000ull
#define NIC1_SERDES0_MAX_OFFSET 0x3E40
#define NIC1_SERDES0_SECTION 0x4000

#define mmNIC1_SERDES1_BASE 0x1000007FFD4DC000ull
#define NIC1_SERDES1_MAX_OFFSET 0x3E40
#define NIC1_SERDES1_SECTION 0x4000

#define mmNIC1_PHY_BASE 0x1000007FFD4E0000ull
#define NIC1_PHY_MAX_OFFSET 0x1000
#define NIC1_PHY_SECTION 0xE800

#define mmNIC1_PHY_SPECIAL_BASE 0x1000007FFD4E0E80ull
#define NIC1_PHY_SPECIAL_MAX_OFFSET 0x1800
#define NIC1_PHY_SPECIAL_SECTION 0x7180

#define mmPRT1_MAC_AUX_BASE 0x1000007FFD4E8000ull
#define PRT1_MAC_AUX_MAX_OFFSET 0x1000
#define PRT1_MAC_AUX_SECTION 0xE800

#define mmPRT1_MAC_AUX_SPECIAL_BASE 0x1000007FFD4E8E80ull
#define PRT1_MAC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define PRT1_MAC_AUX_SPECIAL_SECTION 0x1800

#define mmPRT1_MAC_CORE_BASE 0x1000007FFD4E9000ull
#define PRT1_MAC_CORE_MAX_OFFSET 0x1000
#define PRT1_MAC_CORE_SECTION 0xE800

#define mmPRT1_MAC_CORE_SPECIAL_BASE 0x1000007FFD4E9E80ull
#define PRT1_MAC_CORE_SPECIAL_MAX_OFFSET 0x1800
#define PRT1_MAC_CORE_SPECIAL_SECTION 0x1800

#define mmNIC1_MAC_RS_FEC_BASE 0x1000007FFD4EA000ull
#define NIC1_MAC_RS_FEC_MAX_OFFSET 0x2DC0
#define NIC1_MAC_RS_FEC_SECTION 0x1000

#define mmNIC1_MAC_GLOB_STAT_NIC_MAC_STAT_BASE 0x1000007FFD4EB000ull
#define NIC1_MAC_GLOB_STAT_NIC_MAC_STAT_MAX_OFFSET 0x4D00
#define NIC1_MAC_GLOB_STAT_NIC_MAC_STAT_SECTION 0x8000

#define mmNIC1_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_BASE 0x1000007FFD4EB800ull
#define NIC1_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_MAX_OFFSET 0x1EC0
#define NIC1_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_SECTION 0x8000

#define mmNIC1_MAC_CH0_MAC_PCS_BASE 0x1000007FFD4EC000ull
#define NIC1_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC1_MAC_CH0_MAC_PCS_SECTION 0x4000

#define mmNIC1_MAC_CH0_MAC_128_BASE 0x1000007FFD4EC400ull
#define NIC1_MAC_CH0_MAC_128_MAX_OFFSET 0xA400
#define NIC1_MAC_CH0_MAC_128_SECTION 0x4000

#define mmNIC1_MAC_CH0_MAC_AN_BASE 0x1000007FFD4EC800ull
#define NIC1_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400
#define NIC1_MAC_CH0_MAC_AN_SECTION 0x8000

#define mmNIC1_MAC_CH1_MAC_PCS_BASE 0x1000007FFD4ED000ull
#define NIC1_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC1_MAC_CH1_MAC_PCS_SECTION 0x4000

#define mmNIC1_MAC_CH1_MAC_128_BASE 0x1000007FFD4ED400ull
#define NIC1_MAC_CH1_MAC_128_MAX_OFFSET 0xA400
#define NIC1_MAC_CH1_MAC_128_SECTION 0x4000

#define mmNIC1_MAC_CH1_MAC_AN_BASE 0x1000007FFD4ED800ull
#define NIC1_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400
#define NIC1_MAC_CH1_MAC_AN_SECTION 0x8000

#define mmNIC1_MAC_CH2_MAC_PCS_BASE 0x1000007FFD4EE000ull
#define NIC1_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC1_MAC_CH2_MAC_PCS_SECTION 0x4000

#define mmNIC1_MAC_CH2_MAC_128_BASE 0x1000007FFD4EE400ull
#define NIC1_MAC_CH2_MAC_128_MAX_OFFSET 0xA400
#define NIC1_MAC_CH2_MAC_128_SECTION 0x4000

#define mmNIC1_MAC_CH2_MAC_AN_BASE 0x1000007FFD4EE800ull
#define NIC1_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400
#define NIC1_MAC_CH2_MAC_AN_SECTION 0x8000

#define mmNIC1_MAC_CH3_MAC_PCS_BASE 0x1000007FFD4EF000ull
#define NIC1_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC1_MAC_CH3_MAC_PCS_SECTION 0x4000

#define mmNIC1_MAC_CH3_MAC_128_BASE 0x1000007FFD4EF400ull
#define NIC1_MAC_CH3_MAC_128_MAX_OFFSET 0xA400
#define NIC1_MAC_CH3_MAC_128_SECTION 0x4000

#define mmNIC1_MAC_CH3_MAC_AN_BASE 0x1000007FFD4EF800ull
#define NIC1_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400
#define NIC1_MAC_CH3_MAC_AN_SECTION 0x10800

#define mmNIC2_UMR0_0_UNSECURE_DOORBELL0_BASE 0x1000007FFD500000ull
#define NIC2_UMR0_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC2_UMR0_0_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC2_UMR0_0_UNSECURE_DOORBELL1_BASE 0x1000007FFD500080ull
#define NIC2_UMR0_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC2_UMR0_0_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC2_UMR0_0_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD500100ull
#define NIC2_UMR0_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMR0_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC2_UMR0_0_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD500180ull
#define NIC2_UMR0_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMR0_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC2_UMR0_0_SPECIAL_BASE 0x1000007FFD500E80ull
#define NIC2_UMR0_0_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_UMR0_0_SPECIAL_SECTION 0x1800

#define mmNIC2_UMR0_1_UNSECURE_DOORBELL0_BASE 0x1000007FFD501000ull
#define NIC2_UMR0_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC2_UMR0_1_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC2_UMR0_1_UNSECURE_DOORBELL1_BASE 0x1000007FFD501080ull
#define NIC2_UMR0_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC2_UMR0_1_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC2_UMR0_1_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD501100ull
#define NIC2_UMR0_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMR0_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC2_UMR0_1_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD501180ull
#define NIC2_UMR0_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMR0_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC2_UMR0_1_SPECIAL_BASE 0x1000007FFD501E80ull
#define NIC2_UMR0_1_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_UMR0_1_SPECIAL_SECTION 0x1800

#define mmNIC2_UMR0_2_UNSECURE_DOORBELL0_BASE 0x1000007FFD502000ull
#define NIC2_UMR0_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC2_UMR0_2_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC2_UMR0_2_UNSECURE_DOORBELL1_BASE 0x1000007FFD502080ull
#define NIC2_UMR0_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC2_UMR0_2_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC2_UMR0_2_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD502100ull
#define NIC2_UMR0_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMR0_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC2_UMR0_2_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD502180ull
#define NIC2_UMR0_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMR0_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC2_UMR0_2_SPECIAL_BASE 0x1000007FFD502E80ull
#define NIC2_UMR0_2_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_UMR0_2_SPECIAL_SECTION 0x1800

#define mmNIC2_UMR0_3_UNSECURE_DOORBELL0_BASE 0x1000007FFD503000ull
#define NIC2_UMR0_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC2_UMR0_3_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC2_UMR0_3_UNSECURE_DOORBELL1_BASE 0x1000007FFD503080ull
#define NIC2_UMR0_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC2_UMR0_3_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC2_UMR0_3_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD503100ull
#define NIC2_UMR0_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMR0_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC2_UMR0_3_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD503180ull
#define NIC2_UMR0_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMR0_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC2_UMR0_3_SPECIAL_BASE 0x1000007FFD503E80ull
#define NIC2_UMR0_3_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_UMR0_3_SPECIAL_SECTION 0x1800

#define mmNIC2_UMR0_4_UNSECURE_DOORBELL0_BASE 0x1000007FFD504000ull
#define NIC2_UMR0_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC2_UMR0_4_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC2_UMR0_4_UNSECURE_DOORBELL1_BASE 0x1000007FFD504080ull
#define NIC2_UMR0_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC2_UMR0_4_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC2_UMR0_4_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD504100ull
#define NIC2_UMR0_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMR0_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC2_UMR0_4_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD504180ull
#define NIC2_UMR0_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMR0_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC2_UMR0_4_SPECIAL_BASE 0x1000007FFD504E80ull
#define NIC2_UMR0_4_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_UMR0_4_SPECIAL_SECTION 0x1800

#define mmNIC2_UMR0_5_UNSECURE_DOORBELL0_BASE 0x1000007FFD505000ull
#define NIC2_UMR0_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC2_UMR0_5_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC2_UMR0_5_UNSECURE_DOORBELL1_BASE 0x1000007FFD505080ull
#define NIC2_UMR0_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC2_UMR0_5_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC2_UMR0_5_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD505100ull
#define NIC2_UMR0_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMR0_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC2_UMR0_5_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD505180ull
#define NIC2_UMR0_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMR0_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC2_UMR0_5_SPECIAL_BASE 0x1000007FFD505E80ull
#define NIC2_UMR0_5_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_UMR0_5_SPECIAL_SECTION 0x1800

#define mmNIC2_UMR0_6_UNSECURE_DOORBELL0_BASE 0x1000007FFD506000ull
#define NIC2_UMR0_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC2_UMR0_6_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC2_UMR0_6_UNSECURE_DOORBELL1_BASE 0x1000007FFD506080ull
#define NIC2_UMR0_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC2_UMR0_6_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC2_UMR0_6_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD506100ull
#define NIC2_UMR0_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMR0_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC2_UMR0_6_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD506180ull
#define NIC2_UMR0_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMR0_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC2_UMR0_6_SPECIAL_BASE 0x1000007FFD506E80ull
#define NIC2_UMR0_6_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_UMR0_6_SPECIAL_SECTION 0x1800

#define mmNIC2_UMR0_7_UNSECURE_DOORBELL0_BASE 0x1000007FFD507000ull
#define NIC2_UMR0_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC2_UMR0_7_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC2_UMR0_7_UNSECURE_DOORBELL1_BASE 0x1000007FFD507080ull
#define NIC2_UMR0_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC2_UMR0_7_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC2_UMR0_7_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD507100ull
#define NIC2_UMR0_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMR0_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC2_UMR0_7_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD507180ull
#define NIC2_UMR0_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMR0_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC2_UMR0_7_SPECIAL_BASE 0x1000007FFD507E80ull
#define NIC2_UMR0_7_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_UMR0_7_SPECIAL_SECTION 0x1800

#define mmNIC2_UMR0_8_UNSECURE_DOORBELL0_BASE 0x1000007FFD508000ull
#define NIC2_UMR0_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC2_UMR0_8_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC2_UMR0_8_UNSECURE_DOORBELL1_BASE 0x1000007FFD508080ull
#define NIC2_UMR0_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC2_UMR0_8_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC2_UMR0_8_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD508100ull
#define NIC2_UMR0_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMR0_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC2_UMR0_8_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD508180ull
#define NIC2_UMR0_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMR0_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC2_UMR0_8_SPECIAL_BASE 0x1000007FFD508E80ull
#define NIC2_UMR0_8_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_UMR0_8_SPECIAL_SECTION 0x1800

#define mmNIC2_UMR0_9_UNSECURE_DOORBELL0_BASE 0x1000007FFD509000ull
#define NIC2_UMR0_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC2_UMR0_9_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC2_UMR0_9_UNSECURE_DOORBELL1_BASE 0x1000007FFD509080ull
#define NIC2_UMR0_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC2_UMR0_9_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC2_UMR0_9_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD509100ull
#define NIC2_UMR0_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMR0_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC2_UMR0_9_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD509180ull
#define NIC2_UMR0_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMR0_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC2_UMR0_9_SPECIAL_BASE 0x1000007FFD509E80ull
#define NIC2_UMR0_9_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_UMR0_9_SPECIAL_SECTION 0x1800

#define mmNIC2_UMR0_10_UNSECURE_DOORBELL0_BASE 0x1000007FFD50A000ull
#define NIC2_UMR0_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC2_UMR0_10_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC2_UMR0_10_UNSECURE_DOORBELL1_BASE 0x1000007FFD50A080ull
#define NIC2_UMR0_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC2_UMR0_10_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC2_UMR0_10_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD50A100ull
#define NIC2_UMR0_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMR0_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC2_UMR0_10_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD50A180ull
#define NIC2_UMR0_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMR0_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC2_UMR0_10_SPECIAL_BASE 0x1000007FFD50AE80ull
#define NIC2_UMR0_10_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_UMR0_10_SPECIAL_SECTION 0x1800

#define mmNIC2_UMR0_11_UNSECURE_DOORBELL0_BASE 0x1000007FFD50B000ull
#define NIC2_UMR0_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC2_UMR0_11_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC2_UMR0_11_UNSECURE_DOORBELL1_BASE 0x1000007FFD50B080ull
#define NIC2_UMR0_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC2_UMR0_11_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC2_UMR0_11_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD50B100ull
#define NIC2_UMR0_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMR0_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC2_UMR0_11_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD50B180ull
#define NIC2_UMR0_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMR0_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC2_UMR0_11_SPECIAL_BASE 0x1000007FFD50BE80ull
#define NIC2_UMR0_11_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_UMR0_11_SPECIAL_SECTION 0x1800

#define mmNIC2_UMR0_12_UNSECURE_DOORBELL0_BASE 0x1000007FFD50C000ull
#define NIC2_UMR0_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC2_UMR0_12_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC2_UMR0_12_UNSECURE_DOORBELL1_BASE 0x1000007FFD50C080ull
#define NIC2_UMR0_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC2_UMR0_12_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC2_UMR0_12_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD50C100ull
#define NIC2_UMR0_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMR0_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC2_UMR0_12_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD50C180ull
#define NIC2_UMR0_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMR0_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC2_UMR0_12_SPECIAL_BASE 0x1000007FFD50CE80ull
#define NIC2_UMR0_12_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_UMR0_12_SPECIAL_SECTION 0x1800

#define mmNIC2_UMR0_13_UNSECURE_DOORBELL0_BASE 0x1000007FFD50D000ull
#define NIC2_UMR0_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC2_UMR0_13_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC2_UMR0_13_UNSECURE_DOORBELL1_BASE 0x1000007FFD50D080ull
#define NIC2_UMR0_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC2_UMR0_13_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC2_UMR0_13_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD50D100ull
#define NIC2_UMR0_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMR0_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC2_UMR0_13_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD50D180ull
#define NIC2_UMR0_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMR0_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC2_UMR0_13_SPECIAL_BASE 0x1000007FFD50DE80ull
#define NIC2_UMR0_13_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_UMR0_13_SPECIAL_SECTION 0x1800

#define mmNIC2_UMR0_14_UNSECURE_DOORBELL0_BASE 0x1000007FFD50E000ull
#define NIC2_UMR0_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC2_UMR0_14_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC2_UMR0_14_UNSECURE_DOORBELL1_BASE 0x1000007FFD50E080ull
#define NIC2_UMR0_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC2_UMR0_14_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC2_UMR0_14_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD50E100ull
#define NIC2_UMR0_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMR0_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC2_UMR0_14_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD50E180ull
#define NIC2_UMR0_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMR0_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC2_UMR0_14_SPECIAL_BASE 0x1000007FFD50EE80ull
#define NIC2_UMR0_14_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_UMR0_14_SPECIAL_SECTION 0x1180

#define mmNIC2_QM_DCCM0_BASE 0x1000007FFD510000ull
#define NIC2_QM_DCCM0_MAX_OFFSET 0x4000
#define NIC2_QM_DCCM0_SECTION 0x8000

#define mmNIC2_QM_ARC_AUX0_BASE 0x1000007FFD518000ull
#define NIC2_QM_ARC_AUX0_MAX_OFFSET 0x1000
#define NIC2_QM_ARC_AUX0_SECTION 0xE800

#define mmNIC2_QM_ARC_AUX0_SPECIAL_BASE 0x1000007FFD518E80ull
#define NIC2_QM_ARC_AUX0_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_QM_ARC_AUX0_SPECIAL_SECTION 0x1180

#define mmNIC2_QM0_BASE 0x1000007FFD51A000ull
#define NIC2_QM0_MAX_OFFSET 0x1000
#define NIC2_QM0_SECTION 0x9000

#define mmNIC2_QM0_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFD51A900ull
#define NIC2_QM0_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define NIC2_QM0_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmNIC2_QM0_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFD51A908ull
#define NIC2_QM0_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define NIC2_QM0_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmNIC2_QM0_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFD51A910ull
#define NIC2_QM0_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define NIC2_QM0_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmNIC2_QM0_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFD51A918ull
#define NIC2_QM0_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define NIC2_QM0_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmNIC2_QM0_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFD51A920ull
#define NIC2_QM0_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define NIC2_QM0_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmNIC2_QM0_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFD51A928ull
#define NIC2_QM0_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define NIC2_QM0_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmNIC2_QM0_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFD51A930ull
#define NIC2_QM0_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define NIC2_QM0_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmNIC2_QM0_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFD51A938ull
#define NIC2_QM0_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define NIC2_QM0_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmNIC2_QM0_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFD51A940ull
#define NIC2_QM0_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define NIC2_QM0_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmNIC2_QM0_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFD51A948ull
#define NIC2_QM0_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define NIC2_QM0_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmNIC2_QM0_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFD51A950ull
#define NIC2_QM0_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define NIC2_QM0_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmNIC2_QM0_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFD51A958ull
#define NIC2_QM0_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define NIC2_QM0_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmNIC2_QM0_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFD51A960ull
#define NIC2_QM0_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define NIC2_QM0_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmNIC2_QM0_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFD51A968ull
#define NIC2_QM0_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define NIC2_QM0_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmNIC2_QM0_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFD51A970ull
#define NIC2_QM0_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define NIC2_QM0_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmNIC2_QM0_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFD51A978ull
#define NIC2_QM0_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define NIC2_QM0_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmNIC2_QM0_AXUSER_SECURED_BASE 0x1000007FFD51AB00ull
#define NIC2_QM0_AXUSER_SECURED_MAX_OFFSET 0x5000
#define NIC2_QM0_AXUSER_SECURED_SECTION 0x8000

#define mmNIC2_QM0_AXUSER_NONSECURED_BASE 0x1000007FFD51AB80ull
#define NIC2_QM0_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define NIC2_QM0_AXUSER_NONSECURED_SECTION 0x8000

#define mmNIC2_QM0_DBG_HBW_BASE 0x1000007FFD51AC00ull
#define NIC2_QM0_DBG_HBW_MAX_OFFSET 0x5800
#define NIC2_QM0_DBG_HBW_SECTION 0x8000

#define mmNIC2_QM0_DBG_LBW_BASE 0x1000007FFD51AC80ull
#define NIC2_QM0_DBG_LBW_MAX_OFFSET 0x5800
#define NIC2_QM0_DBG_LBW_SECTION 0x1000

#define mmNIC2_QM0_CGM_BASE 0x1000007FFD51AD80ull
#define NIC2_QM0_CGM_MAX_OFFSET 0xC000
#define NIC2_QM0_CGM_SECTION 0x1000

#define mmNIC2_QM0_SPECIAL_BASE 0x1000007FFD51AE80ull
#define NIC2_QM0_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_QM0_SPECIAL_SECTION 0x4180

#define mmNIC2_QPC0_BASE 0x1000007FFD51F000ull
#define NIC2_QPC0_MAX_OFFSET 0x1000
#define NIC2_QPC0_SECTION 0x7200

#define mmNIC2_QPC0_DBFIFO0_CI_UPD_ADDR_BASE 0x1000007FFD51F720ull
#define NIC2_QPC0_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC0_DBFIFO1_CI_UPD_ADDR_BASE 0x1000007FFD51F728ull
#define NIC2_QPC0_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC0_DBFIFO2_CI_UPD_ADDR_BASE 0x1000007FFD51F730ull
#define NIC2_QPC0_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC0_DBFIFO3_CI_UPD_ADDR_BASE 0x1000007FFD51F738ull
#define NIC2_QPC0_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC0_DBFIFO4_CI_UPD_ADDR_BASE 0x1000007FFD51F740ull
#define NIC2_QPC0_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC0_DBFIFO5_CI_UPD_ADDR_BASE 0x1000007FFD51F748ull
#define NIC2_QPC0_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC0_DBFIFO6_CI_UPD_ADDR_BASE 0x1000007FFD51F750ull
#define NIC2_QPC0_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC0_DBFIFO7_CI_UPD_ADDR_BASE 0x1000007FFD51F758ull
#define NIC2_QPC0_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC0_DBFIFO8_CI_UPD_ADDR_BASE 0x1000007FFD51F760ull
#define NIC2_QPC0_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC0_DBFIFO9_CI_UPD_ADDR_BASE 0x1000007FFD51F768ull
#define NIC2_QPC0_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC0_DBFIFO10_CI_UPD_ADDR_BASE 0x1000007FFD51F770ull
#define NIC2_QPC0_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC0_DBFIFO11_CI_UPD_ADDR_BASE 0x1000007FFD51F778ull
#define NIC2_QPC0_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC0_DBFIFO12_CI_UPD_ADDR_BASE 0x1000007FFD51F780ull
#define NIC2_QPC0_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC0_DBFIFO13_CI_UPD_ADDR_BASE 0x1000007FFD51F788ull
#define NIC2_QPC0_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC0_DBFIFO14_CI_UPD_ADDR_BASE 0x1000007FFD51F790ull
#define NIC2_QPC0_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC0_DBFIFO15_CI_UPD_ADDR_BASE 0x1000007FFD51F798ull
#define NIC2_QPC0_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC0_DBFIFO16_CI_UPD_ADDR_BASE 0x1000007FFD51F7A0ull
#define NIC2_QPC0_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC0_DBFIFO17_CI_UPD_ADDR_BASE 0x1000007FFD51F7A8ull
#define NIC2_QPC0_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC0_DBFIFO18_CI_UPD_ADDR_BASE 0x1000007FFD51F7B0ull
#define NIC2_QPC0_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC0_DBFIFO19_CI_UPD_ADDR_BASE 0x1000007FFD51F7B8ull
#define NIC2_QPC0_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC0_DBFIFO20_CI_UPD_ADDR_BASE 0x1000007FFD51F7C0ull
#define NIC2_QPC0_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC0_DBFIFO21_CI_UPD_ADDR_BASE 0x1000007FFD51F7C8ull
#define NIC2_QPC0_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC0_DBFIFO22_CI_UPD_ADDR_BASE 0x1000007FFD51F7D0ull
#define NIC2_QPC0_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC0_DBFIFO23_CI_UPD_ADDR_BASE 0x1000007FFD51F7D8ull
#define NIC2_QPC0_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC0_DBFIFO24_CI_UPD_ADDR_BASE 0x1000007FFD51F7E0ull
#define NIC2_QPC0_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC0_DBFIFO25_CI_UPD_ADDR_BASE 0x1000007FFD51F7E8ull
#define NIC2_QPC0_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC0_DBFIFO26_CI_UPD_ADDR_BASE 0x1000007FFD51F7F0ull
#define NIC2_QPC0_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC0_DBFIFO27_CI_UPD_ADDR_BASE 0x1000007FFD51F7F8ull
#define NIC2_QPC0_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC0_DBFIFO28_CI_UPD_ADDR_BASE 0x1000007FFD51F800ull
#define NIC2_QPC0_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC0_DBFIFO29_CI_UPD_ADDR_BASE 0x1000007FFD51F808ull
#define NIC2_QPC0_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC0_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x1000007FFD51F810ull
#define NIC2_QPC0_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x1000007FFD51F818ull
#define NIC2_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680

#define mmNIC2_QPC0_AXUSER_CONG_QUE_BASE 0x1000007FFD51FB80ull
#define NIC2_QPC0_AXUSER_CONG_QUE_MAX_OFFSET 0x5000
#define NIC2_QPC0_AXUSER_CONG_QUE_SECTION 0x6000

#define mmNIC2_QPC0_AXUSER_RXWQE_BASE 0x1000007FFD51FBE0ull
#define NIC2_QPC0_AXUSER_RXWQE_MAX_OFFSET 0x5000
#define NIC2_QPC0_AXUSER_RXWQE_SECTION 0x6000

#define mmNIC2_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x1000007FFD51FC40ull
#define NIC2_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC2_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000

#define mmNIC2_QPC0_AXUSER_DB_FIFO_BASE 0x1000007FFD51FCA0ull
#define NIC2_QPC0_AXUSER_DB_FIFO_MAX_OFFSET 0x5000
#define NIC2_QPC0_AXUSER_DB_FIFO_SECTION 0x6000

#define mmNIC2_QPC0_AXUSER_EV_QUE_LBW_INTR_BASE 0x1000007FFD51FD00ull
#define NIC2_QPC0_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000
#define NIC2_QPC0_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000

#define mmNIC2_QPC0_AXUSER_ERR_FIFO_BASE 0x1000007FFD51FD60ull
#define NIC2_QPC0_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000
#define NIC2_QPC0_AXUSER_ERR_FIFO_SECTION 0x6000

#define mmNIC2_QPC0_AXUSER_QPC_RESP_BASE 0x1000007FFD51FDC0ull
#define NIC2_QPC0_AXUSER_QPC_RESP_MAX_OFFSET 0x5000
#define NIC2_QPC0_AXUSER_QPC_RESP_SECTION 0x6000

#define mmNIC2_QPC0_AXUSER_QPC_REQ_BASE 0x1000007FFD51FE20ull
#define NIC2_QPC0_AXUSER_QPC_REQ_MAX_OFFSET 0x5000
#define NIC2_QPC0_AXUSER_QPC_REQ_SECTION 0x6000

#define mmNIC2_QPC0_SPECIAL_BASE 0x1000007FFD51FE80ull
#define NIC2_QPC0_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_QPC0_SPECIAL_SECTION 0x1800

#define mmNIC2_UMR1_0_UNSECURE_DOORBELL0_BASE 0x1000007FFD520000ull
#define NIC2_UMR1_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC2_UMR1_0_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC2_UMR1_0_UNSECURE_DOORBELL1_BASE 0x1000007FFD520080ull
#define NIC2_UMR1_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC2_UMR1_0_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC2_UMR1_0_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD520100ull
#define NIC2_UMR1_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMR1_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC2_UMR1_0_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD520180ull
#define NIC2_UMR1_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMR1_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC2_UMR1_0_SPECIAL_BASE 0x1000007FFD520E80ull
#define NIC2_UMR1_0_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_UMR1_0_SPECIAL_SECTION 0x1800

#define mmNIC2_UMR1_1_UNSECURE_DOORBELL0_BASE 0x1000007FFD521000ull
#define NIC2_UMR1_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC2_UMR1_1_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC2_UMR1_1_UNSECURE_DOORBELL1_BASE 0x1000007FFD521080ull
#define NIC2_UMR1_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC2_UMR1_1_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC2_UMR1_1_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD521100ull
#define NIC2_UMR1_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMR1_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC2_UMR1_1_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD521180ull
#define NIC2_UMR1_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMR1_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC2_UMR1_1_SPECIAL_BASE 0x1000007FFD521E80ull
#define NIC2_UMR1_1_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_UMR1_1_SPECIAL_SECTION 0x1800

#define mmNIC2_UMR1_2_UNSECURE_DOORBELL0_BASE 0x1000007FFD522000ull
#define NIC2_UMR1_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC2_UMR1_2_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC2_UMR1_2_UNSECURE_DOORBELL1_BASE 0x1000007FFD522080ull
#define NIC2_UMR1_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC2_UMR1_2_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC2_UMR1_2_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD522100ull
#define NIC2_UMR1_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMR1_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC2_UMR1_2_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD522180ull
#define NIC2_UMR1_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMR1_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC2_UMR1_2_SPECIAL_BASE 0x1000007FFD522E80ull
#define NIC2_UMR1_2_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_UMR1_2_SPECIAL_SECTION 0x1800

#define mmNIC2_UMR1_3_UNSECURE_DOORBELL0_BASE 0x1000007FFD523000ull
#define NIC2_UMR1_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC2_UMR1_3_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC2_UMR1_3_UNSECURE_DOORBELL1_BASE 0x1000007FFD523080ull
#define NIC2_UMR1_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC2_UMR1_3_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC2_UMR1_3_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD523100ull
#define NIC2_UMR1_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMR1_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC2_UMR1_3_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD523180ull
#define NIC2_UMR1_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMR1_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC2_UMR1_3_SPECIAL_BASE 0x1000007FFD523E80ull
#define NIC2_UMR1_3_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_UMR1_3_SPECIAL_SECTION 0x1800

#define mmNIC2_UMR1_4_UNSECURE_DOORBELL0_BASE 0x1000007FFD524000ull
#define NIC2_UMR1_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC2_UMR1_4_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC2_UMR1_4_UNSECURE_DOORBELL1_BASE 0x1000007FFD524080ull
#define NIC2_UMR1_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC2_UMR1_4_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC2_UMR1_4_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD524100ull
#define NIC2_UMR1_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMR1_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC2_UMR1_4_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD524180ull
#define NIC2_UMR1_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMR1_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC2_UMR1_4_SPECIAL_BASE 0x1000007FFD524E80ull
#define NIC2_UMR1_4_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_UMR1_4_SPECIAL_SECTION 0x1800

#define mmNIC2_UMR1_5_UNSECURE_DOORBELL0_BASE 0x1000007FFD525000ull
#define NIC2_UMR1_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC2_UMR1_5_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC2_UMR1_5_UNSECURE_DOORBELL1_BASE 0x1000007FFD525080ull
#define NIC2_UMR1_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC2_UMR1_5_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC2_UMR1_5_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD525100ull
#define NIC2_UMR1_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMR1_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC2_UMR1_5_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD525180ull
#define NIC2_UMR1_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMR1_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC2_UMR1_5_SPECIAL_BASE 0x1000007FFD525E80ull
#define NIC2_UMR1_5_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_UMR1_5_SPECIAL_SECTION 0x1800

#define mmNIC2_UMR1_6_UNSECURE_DOORBELL0_BASE 0x1000007FFD526000ull
#define NIC2_UMR1_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC2_UMR1_6_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC2_UMR1_6_UNSECURE_DOORBELL1_BASE 0x1000007FFD526080ull
#define NIC2_UMR1_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC2_UMR1_6_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC2_UMR1_6_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD526100ull
#define NIC2_UMR1_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMR1_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC2_UMR1_6_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD526180ull
#define NIC2_UMR1_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMR1_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC2_UMR1_6_SPECIAL_BASE 0x1000007FFD526E80ull
#define NIC2_UMR1_6_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_UMR1_6_SPECIAL_SECTION 0x1800

#define mmNIC2_UMR1_7_UNSECURE_DOORBELL0_BASE 0x1000007FFD527000ull
#define NIC2_UMR1_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC2_UMR1_7_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC2_UMR1_7_UNSECURE_DOORBELL1_BASE 0x1000007FFD527080ull
#define NIC2_UMR1_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC2_UMR1_7_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC2_UMR1_7_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD527100ull
#define NIC2_UMR1_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMR1_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC2_UMR1_7_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD527180ull
#define NIC2_UMR1_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMR1_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC2_UMR1_7_SPECIAL_BASE 0x1000007FFD527E80ull
#define NIC2_UMR1_7_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_UMR1_7_SPECIAL_SECTION 0x1800

#define mmNIC2_UMR1_8_UNSECURE_DOORBELL0_BASE 0x1000007FFD528000ull
#define NIC2_UMR1_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC2_UMR1_8_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC2_UMR1_8_UNSECURE_DOORBELL1_BASE 0x1000007FFD528080ull
#define NIC2_UMR1_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC2_UMR1_8_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC2_UMR1_8_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD528100ull
#define NIC2_UMR1_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMR1_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC2_UMR1_8_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD528180ull
#define NIC2_UMR1_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMR1_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC2_UMR1_8_SPECIAL_BASE 0x1000007FFD528E80ull
#define NIC2_UMR1_8_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_UMR1_8_SPECIAL_SECTION 0x1800

#define mmNIC2_UMR1_9_UNSECURE_DOORBELL0_BASE 0x1000007FFD529000ull
#define NIC2_UMR1_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC2_UMR1_9_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC2_UMR1_9_UNSECURE_DOORBELL1_BASE 0x1000007FFD529080ull
#define NIC2_UMR1_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC2_UMR1_9_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC2_UMR1_9_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD529100ull
#define NIC2_UMR1_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMR1_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC2_UMR1_9_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD529180ull
#define NIC2_UMR1_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMR1_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC2_UMR1_9_SPECIAL_BASE 0x1000007FFD529E80ull
#define NIC2_UMR1_9_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_UMR1_9_SPECIAL_SECTION 0x1800

#define mmNIC2_UMR1_10_UNSECURE_DOORBELL0_BASE 0x1000007FFD52A000ull
#define NIC2_UMR1_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC2_UMR1_10_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC2_UMR1_10_UNSECURE_DOORBELL1_BASE 0x1000007FFD52A080ull
#define NIC2_UMR1_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC2_UMR1_10_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC2_UMR1_10_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD52A100ull
#define NIC2_UMR1_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMR1_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC2_UMR1_10_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD52A180ull
#define NIC2_UMR1_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMR1_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC2_UMR1_10_SPECIAL_BASE 0x1000007FFD52AE80ull
#define NIC2_UMR1_10_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_UMR1_10_SPECIAL_SECTION 0x1800

#define mmNIC2_UMR1_11_UNSECURE_DOORBELL0_BASE 0x1000007FFD52B000ull
#define NIC2_UMR1_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC2_UMR1_11_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC2_UMR1_11_UNSECURE_DOORBELL1_BASE 0x1000007FFD52B080ull
#define NIC2_UMR1_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC2_UMR1_11_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC2_UMR1_11_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD52B100ull
#define NIC2_UMR1_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMR1_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC2_UMR1_11_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD52B180ull
#define NIC2_UMR1_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMR1_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC2_UMR1_11_SPECIAL_BASE 0x1000007FFD52BE80ull
#define NIC2_UMR1_11_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_UMR1_11_SPECIAL_SECTION 0x1800

#define mmNIC2_UMR1_12_UNSECURE_DOORBELL0_BASE 0x1000007FFD52C000ull
#define NIC2_UMR1_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC2_UMR1_12_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC2_UMR1_12_UNSECURE_DOORBELL1_BASE 0x1000007FFD52C080ull
#define NIC2_UMR1_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC2_UMR1_12_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC2_UMR1_12_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD52C100ull
#define NIC2_UMR1_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMR1_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC2_UMR1_12_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD52C180ull
#define NIC2_UMR1_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMR1_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC2_UMR1_12_SPECIAL_BASE 0x1000007FFD52CE80ull
#define NIC2_UMR1_12_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_UMR1_12_SPECIAL_SECTION 0x1800

#define mmNIC2_UMR1_13_UNSECURE_DOORBELL0_BASE 0x1000007FFD52D000ull
#define NIC2_UMR1_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC2_UMR1_13_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC2_UMR1_13_UNSECURE_DOORBELL1_BASE 0x1000007FFD52D080ull
#define NIC2_UMR1_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC2_UMR1_13_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC2_UMR1_13_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD52D100ull
#define NIC2_UMR1_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMR1_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC2_UMR1_13_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD52D180ull
#define NIC2_UMR1_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMR1_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC2_UMR1_13_SPECIAL_BASE 0x1000007FFD52DE80ull
#define NIC2_UMR1_13_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_UMR1_13_SPECIAL_SECTION 0x1800

#define mmNIC2_UMR1_14_UNSECURE_DOORBELL0_BASE 0x1000007FFD52E000ull
#define NIC2_UMR1_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC2_UMR1_14_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC2_UMR1_14_UNSECURE_DOORBELL1_BASE 0x1000007FFD52E080ull
#define NIC2_UMR1_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC2_UMR1_14_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC2_UMR1_14_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD52E100ull
#define NIC2_UMR1_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMR1_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC2_UMR1_14_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD52E180ull
#define NIC2_UMR1_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMR1_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC2_UMR1_14_SPECIAL_BASE 0x1000007FFD52EE80ull
#define NIC2_UMR1_14_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_UMR1_14_SPECIAL_SECTION 0x1180

#define mmNIC2_QM_DCCM1_BASE 0x1000007FFD530000ull
#define NIC2_QM_DCCM1_MAX_OFFSET 0x4000
#define NIC2_QM_DCCM1_SECTION 0x8000

#define mmNIC2_QM_ARC_AUX1_BASE 0x1000007FFD538000ull
#define NIC2_QM_ARC_AUX1_MAX_OFFSET 0x1000
#define NIC2_QM_ARC_AUX1_SECTION 0xE800

#define mmNIC2_QM_ARC_AUX1_SPECIAL_BASE 0x1000007FFD538E80ull
#define NIC2_QM_ARC_AUX1_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_QM_ARC_AUX1_SPECIAL_SECTION 0x1180

#define mmNIC2_QM1_BASE 0x1000007FFD53A000ull
#define NIC2_QM1_MAX_OFFSET 0x1000
#define NIC2_QM1_SECTION 0x9000

#define mmNIC2_QM1_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFD53A900ull
#define NIC2_QM1_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define NIC2_QM1_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmNIC2_QM1_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFD53A908ull
#define NIC2_QM1_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define NIC2_QM1_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmNIC2_QM1_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFD53A910ull
#define NIC2_QM1_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define NIC2_QM1_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmNIC2_QM1_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFD53A918ull
#define NIC2_QM1_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define NIC2_QM1_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmNIC2_QM1_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFD53A920ull
#define NIC2_QM1_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define NIC2_QM1_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmNIC2_QM1_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFD53A928ull
#define NIC2_QM1_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define NIC2_QM1_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmNIC2_QM1_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFD53A930ull
#define NIC2_QM1_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define NIC2_QM1_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmNIC2_QM1_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFD53A938ull
#define NIC2_QM1_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define NIC2_QM1_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmNIC2_QM1_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFD53A940ull
#define NIC2_QM1_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define NIC2_QM1_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmNIC2_QM1_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFD53A948ull
#define NIC2_QM1_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define NIC2_QM1_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmNIC2_QM1_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFD53A950ull
#define NIC2_QM1_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define NIC2_QM1_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmNIC2_QM1_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFD53A958ull
#define NIC2_QM1_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define NIC2_QM1_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmNIC2_QM1_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFD53A960ull
#define NIC2_QM1_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define NIC2_QM1_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmNIC2_QM1_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFD53A968ull
#define NIC2_QM1_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define NIC2_QM1_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmNIC2_QM1_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFD53A970ull
#define NIC2_QM1_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define NIC2_QM1_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmNIC2_QM1_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFD53A978ull
#define NIC2_QM1_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define NIC2_QM1_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmNIC2_QM1_AXUSER_SECURED_BASE 0x1000007FFD53AB00ull
#define NIC2_QM1_AXUSER_SECURED_MAX_OFFSET 0x5000
#define NIC2_QM1_AXUSER_SECURED_SECTION 0x8000

#define mmNIC2_QM1_AXUSER_NONSECURED_BASE 0x1000007FFD53AB80ull
#define NIC2_QM1_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define NIC2_QM1_AXUSER_NONSECURED_SECTION 0x8000

#define mmNIC2_QM1_DBG_HBW_BASE 0x1000007FFD53AC00ull
#define NIC2_QM1_DBG_HBW_MAX_OFFSET 0x5800
#define NIC2_QM1_DBG_HBW_SECTION 0x8000

#define mmNIC2_QM1_DBG_LBW_BASE 0x1000007FFD53AC80ull
#define NIC2_QM1_DBG_LBW_MAX_OFFSET 0x5800
#define NIC2_QM1_DBG_LBW_SECTION 0x1000

#define mmNIC2_QM1_CGM_BASE 0x1000007FFD53AD80ull
#define NIC2_QM1_CGM_MAX_OFFSET 0xC000
#define NIC2_QM1_CGM_SECTION 0x1000

#define mmNIC2_QM1_SPECIAL_BASE 0x1000007FFD53AE80ull
#define NIC2_QM1_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_QM1_SPECIAL_SECTION 0x4180

#define mmNIC2_QPC1_BASE 0x1000007FFD53F000ull
#define NIC2_QPC1_MAX_OFFSET 0x1000
#define NIC2_QPC1_SECTION 0x7200

#define mmNIC2_QPC1_DBFIFO0_CI_UPD_ADDR_BASE 0x1000007FFD53F720ull
#define NIC2_QPC1_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC1_DBFIFO1_CI_UPD_ADDR_BASE 0x1000007FFD53F728ull
#define NIC2_QPC1_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC1_DBFIFO2_CI_UPD_ADDR_BASE 0x1000007FFD53F730ull
#define NIC2_QPC1_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC1_DBFIFO3_CI_UPD_ADDR_BASE 0x1000007FFD53F738ull
#define NIC2_QPC1_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC1_DBFIFO4_CI_UPD_ADDR_BASE 0x1000007FFD53F740ull
#define NIC2_QPC1_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC1_DBFIFO5_CI_UPD_ADDR_BASE 0x1000007FFD53F748ull
#define NIC2_QPC1_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC1_DBFIFO6_CI_UPD_ADDR_BASE 0x1000007FFD53F750ull
#define NIC2_QPC1_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC1_DBFIFO7_CI_UPD_ADDR_BASE 0x1000007FFD53F758ull
#define NIC2_QPC1_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC1_DBFIFO8_CI_UPD_ADDR_BASE 0x1000007FFD53F760ull
#define NIC2_QPC1_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC1_DBFIFO9_CI_UPD_ADDR_BASE 0x1000007FFD53F768ull
#define NIC2_QPC1_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC1_DBFIFO10_CI_UPD_ADDR_BASE 0x1000007FFD53F770ull
#define NIC2_QPC1_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC1_DBFIFO11_CI_UPD_ADDR_BASE 0x1000007FFD53F778ull
#define NIC2_QPC1_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC1_DBFIFO12_CI_UPD_ADDR_BASE 0x1000007FFD53F780ull
#define NIC2_QPC1_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC1_DBFIFO13_CI_UPD_ADDR_BASE 0x1000007FFD53F788ull
#define NIC2_QPC1_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC1_DBFIFO14_CI_UPD_ADDR_BASE 0x1000007FFD53F790ull
#define NIC2_QPC1_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC1_DBFIFO15_CI_UPD_ADDR_BASE 0x1000007FFD53F798ull
#define NIC2_QPC1_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC1_DBFIFO16_CI_UPD_ADDR_BASE 0x1000007FFD53F7A0ull
#define NIC2_QPC1_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC1_DBFIFO17_CI_UPD_ADDR_BASE 0x1000007FFD53F7A8ull
#define NIC2_QPC1_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC1_DBFIFO18_CI_UPD_ADDR_BASE 0x1000007FFD53F7B0ull
#define NIC2_QPC1_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC1_DBFIFO19_CI_UPD_ADDR_BASE 0x1000007FFD53F7B8ull
#define NIC2_QPC1_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC1_DBFIFO20_CI_UPD_ADDR_BASE 0x1000007FFD53F7C0ull
#define NIC2_QPC1_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC1_DBFIFO21_CI_UPD_ADDR_BASE 0x1000007FFD53F7C8ull
#define NIC2_QPC1_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC1_DBFIFO22_CI_UPD_ADDR_BASE 0x1000007FFD53F7D0ull
#define NIC2_QPC1_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC1_DBFIFO23_CI_UPD_ADDR_BASE 0x1000007FFD53F7D8ull
#define NIC2_QPC1_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC1_DBFIFO24_CI_UPD_ADDR_BASE 0x1000007FFD53F7E0ull
#define NIC2_QPC1_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC1_DBFIFO25_CI_UPD_ADDR_BASE 0x1000007FFD53F7E8ull
#define NIC2_QPC1_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC1_DBFIFO26_CI_UPD_ADDR_BASE 0x1000007FFD53F7F0ull
#define NIC2_QPC1_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC1_DBFIFO27_CI_UPD_ADDR_BASE 0x1000007FFD53F7F8ull
#define NIC2_QPC1_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC1_DBFIFO28_CI_UPD_ADDR_BASE 0x1000007FFD53F800ull
#define NIC2_QPC1_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC1_DBFIFO29_CI_UPD_ADDR_BASE 0x1000007FFD53F808ull
#define NIC2_QPC1_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC1_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x1000007FFD53F810ull
#define NIC2_QPC1_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC2_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x1000007FFD53F818ull
#define NIC2_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680

#define mmNIC2_QPC1_AXUSER_CONG_QUE_BASE 0x1000007FFD53FB80ull
#define NIC2_QPC1_AXUSER_CONG_QUE_MAX_OFFSET 0x5000
#define NIC2_QPC1_AXUSER_CONG_QUE_SECTION 0x6000

#define mmNIC2_QPC1_AXUSER_RXWQE_BASE 0x1000007FFD53FBE0ull
#define NIC2_QPC1_AXUSER_RXWQE_MAX_OFFSET 0x5000
#define NIC2_QPC1_AXUSER_RXWQE_SECTION 0x6000

#define mmNIC2_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x1000007FFD53FC40ull
#define NIC2_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC2_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000

#define mmNIC2_QPC1_AXUSER_DB_FIFO_BASE 0x1000007FFD53FCA0ull
#define NIC2_QPC1_AXUSER_DB_FIFO_MAX_OFFSET 0x5000
#define NIC2_QPC1_AXUSER_DB_FIFO_SECTION 0x6000

#define mmNIC2_QPC1_AXUSER_EV_QUE_LBW_INTR_BASE 0x1000007FFD53FD00ull
#define NIC2_QPC1_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000
#define NIC2_QPC1_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000

#define mmNIC2_QPC1_AXUSER_ERR_FIFO_BASE 0x1000007FFD53FD60ull
#define NIC2_QPC1_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000
#define NIC2_QPC1_AXUSER_ERR_FIFO_SECTION 0x6000

#define mmNIC2_QPC1_AXUSER_QPC_RESP_BASE 0x1000007FFD53FDC0ull
#define NIC2_QPC1_AXUSER_QPC_RESP_MAX_OFFSET 0x5000
#define NIC2_QPC1_AXUSER_QPC_RESP_SECTION 0x6000

#define mmNIC2_QPC1_AXUSER_QPC_REQ_BASE 0x1000007FFD53FE20ull
#define NIC2_QPC1_AXUSER_QPC_REQ_MAX_OFFSET 0x5000
#define NIC2_QPC1_AXUSER_QPC_REQ_SECTION 0x6000

#define mmNIC2_QPC1_SPECIAL_BASE 0x1000007FFD53FE80ull
#define NIC2_QPC1_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_QPC1_SPECIAL_SECTION 0x8180

#define mmNIC2_TMR_BASE 0x1000007FFD548000ull
#define NIC2_TMR_MAX_OFFSET 0x1000
#define NIC2_TMR_SECTION 0xD600

#define mmNIC2_TMR_AXUSER_TMR_FREE_LIST_BASE 0x1000007FFD548D60ull
#define NIC2_TMR_AXUSER_TMR_FREE_LIST_MAX_OFFSET 0x5000
#define NIC2_TMR_AXUSER_TMR_FREE_LIST_SECTION 0x6000

#define mmNIC2_TMR_AXUSER_TMR_FIFO_BASE 0x1000007FFD548DC0ull
#define NIC2_TMR_AXUSER_TMR_FIFO_MAX_OFFSET 0x5000
#define NIC2_TMR_AXUSER_TMR_FIFO_SECTION 0x6000

#define mmNIC2_TMR_AXUSER_TMR_FSM_BASE 0x1000007FFD548E20ull
#define NIC2_TMR_AXUSER_TMR_FSM_MAX_OFFSET 0x5000
#define NIC2_TMR_AXUSER_TMR_FSM_SECTION 0x6000

#define mmNIC2_TMR_SPECIAL_BASE 0x1000007FFD548E80ull
#define NIC2_TMR_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_TMR_SPECIAL_SECTION 0x1800

#define mmNIC2_RXB_CORE_BASE 0x1000007FFD549000ull
#define NIC2_RXB_CORE_MAX_OFFSET 0x1000
#define NIC2_RXB_CORE_SECTION 0x6100

#define mmNIC2_RXB_CORE_SCT_AWUSER_BASE 0x1000007FFD549610ull
#define NIC2_RXB_CORE_SCT_AWUSER_MAX_OFFSET 0x5000
#define NIC2_RXB_CORE_SCT_AWUSER_SECTION 0x8700

#define mmNIC2_RXB_CORE_SPECIAL_BASE 0x1000007FFD549E80ull
#define NIC2_RXB_CORE_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_RXB_CORE_SPECIAL_SECTION 0x1800

#define mmNIC2_RXE0_BASE 0x1000007FFD54A000ull
#define NIC2_RXE0_MAX_OFFSET 0x1000
#define NIC2_RXE0_SECTION 0x9000

#define mmNIC2_RXE0_WQE_ARUSER_BASE 0x1000007FFD54A900ull
#define NIC2_RXE0_WQE_ARUSER_MAX_OFFSET 0x5000
#define NIC2_RXE0_WQE_ARUSER_SECTION 0x5800

#define mmNIC2_RXE0_SPECIAL_BASE 0x1000007FFD54AE80ull
#define NIC2_RXE0_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_RXE0_SPECIAL_SECTION 0x1800

#define mmNIC2_RXE1_BASE 0x1000007FFD54B000ull
#define NIC2_RXE1_MAX_OFFSET 0x1000
#define NIC2_RXE1_SECTION 0x9000

#define mmNIC2_RXE1_WQE_ARUSER_BASE 0x1000007FFD54B900ull
#define NIC2_RXE1_WQE_ARUSER_MAX_OFFSET 0x5000
#define NIC2_RXE1_WQE_ARUSER_SECTION 0x5800

#define mmNIC2_RXE1_SPECIAL_BASE 0x1000007FFD54BE80ull
#define NIC2_RXE1_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_RXE1_SPECIAL_SECTION 0x1800

#define mmNIC2_RXE0_AXUSER_AXUSER_CQ0_BASE 0x1000007FFD54C000ull
#define NIC2_RXE0_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000
#define NIC2_RXE0_AXUSER_AXUSER_CQ0_SECTION 0x5000

#define mmNIC2_RXE0_AXUSER_AXUSER_CQ1_BASE 0x1000007FFD54C050ull
#define NIC2_RXE0_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000
#define NIC2_RXE0_AXUSER_AXUSER_CQ1_SECTION 0x5000

#define mmNIC2_RXE0_AXUSER_AXUSER_CQ2_BASE 0x1000007FFD54C0A0ull
#define NIC2_RXE0_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000
#define NIC2_RXE0_AXUSER_AXUSER_CQ2_SECTION 0x5000

#define mmNIC2_RXE0_AXUSER_AXUSER_CQ3_BASE 0x1000007FFD54C0F0ull
#define NIC2_RXE0_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000
#define NIC2_RXE0_AXUSER_AXUSER_CQ3_SECTION 0x5000

#define mmNIC2_RXE0_AXUSER_AXUSER_CQ4_BASE 0x1000007FFD54C140ull
#define NIC2_RXE0_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000
#define NIC2_RXE0_AXUSER_AXUSER_CQ4_SECTION 0x5000

#define mmNIC2_RXE0_AXUSER_AXUSER_CQ5_BASE 0x1000007FFD54C190ull
#define NIC2_RXE0_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000
#define NIC2_RXE0_AXUSER_AXUSER_CQ5_SECTION 0x5000

#define mmNIC2_RXE0_AXUSER_AXUSER_CQ6_BASE 0x1000007FFD54C1E0ull
#define NIC2_RXE0_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000
#define NIC2_RXE0_AXUSER_AXUSER_CQ6_SECTION 0x5000

#define mmNIC2_RXE0_AXUSER_AXUSER_CQ7_BASE 0x1000007FFD54C230ull
#define NIC2_RXE0_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000
#define NIC2_RXE0_AXUSER_AXUSER_CQ7_SECTION 0x5000

#define mmNIC2_RXE0_AXUSER_AXUSER_CQ8_BASE 0x1000007FFD54C280ull
#define NIC2_RXE0_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000
#define NIC2_RXE0_AXUSER_AXUSER_CQ8_SECTION 0x5000

#define mmNIC2_RXE0_AXUSER_AXUSER_CQ9_BASE 0x1000007FFD54C2D0ull
#define NIC2_RXE0_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000
#define NIC2_RXE0_AXUSER_AXUSER_CQ9_SECTION 0x5000

#define mmNIC2_RXE0_AXUSER_AXUSER_CQ10_BASE 0x1000007FFD54C320ull
#define NIC2_RXE0_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000
#define NIC2_RXE0_AXUSER_AXUSER_CQ10_SECTION 0x5000

#define mmNIC2_RXE0_AXUSER_AXUSER_CQ11_BASE 0x1000007FFD54C370ull
#define NIC2_RXE0_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000
#define NIC2_RXE0_AXUSER_AXUSER_CQ11_SECTION 0x5000

#define mmNIC2_RXE0_AXUSER_AXUSER_CQ12_BASE 0x1000007FFD54C3C0ull
#define NIC2_RXE0_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000
#define NIC2_RXE0_AXUSER_AXUSER_CQ12_SECTION 0x5000

#define mmNIC2_RXE0_AXUSER_AXUSER_CQ13_BASE 0x1000007FFD54C410ull
#define NIC2_RXE0_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000
#define NIC2_RXE0_AXUSER_AXUSER_CQ13_SECTION 0x5000

#define mmNIC2_RXE0_AXUSER_AXUSER_CQ14_BASE 0x1000007FFD54C460ull
#define NIC2_RXE0_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000
#define NIC2_RXE0_AXUSER_AXUSER_CQ14_SECTION 0x5000

#define mmNIC2_RXE0_AXUSER_AXUSER_CQ15_BASE 0x1000007FFD54C4B0ull
#define NIC2_RXE0_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000
#define NIC2_RXE0_AXUSER_AXUSER_CQ15_SECTION 0x5000

#define mmNIC2_RXE0_AXUSER_AXUSER_CQ16_BASE 0x1000007FFD54C500ull
#define NIC2_RXE0_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000
#define NIC2_RXE0_AXUSER_AXUSER_CQ16_SECTION 0x5000

#define mmNIC2_RXE0_AXUSER_AXUSER_CQ17_BASE 0x1000007FFD54C550ull
#define NIC2_RXE0_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000
#define NIC2_RXE0_AXUSER_AXUSER_CQ17_SECTION 0x5000

#define mmNIC2_RXE0_AXUSER_AXUSER_CQ18_BASE 0x1000007FFD54C5A0ull
#define NIC2_RXE0_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000
#define NIC2_RXE0_AXUSER_AXUSER_CQ18_SECTION 0x5000

#define mmNIC2_RXE0_AXUSER_AXUSER_CQ19_BASE 0x1000007FFD54C5F0ull
#define NIC2_RXE0_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000
#define NIC2_RXE0_AXUSER_AXUSER_CQ19_SECTION 0x5000

#define mmNIC2_RXE0_AXUSER_AXUSER_CQ20_BASE 0x1000007FFD54C640ull
#define NIC2_RXE0_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000
#define NIC2_RXE0_AXUSER_AXUSER_CQ20_SECTION 0x5000

#define mmNIC2_RXE0_AXUSER_AXUSER_CQ21_BASE 0x1000007FFD54C690ull
#define NIC2_RXE0_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000
#define NIC2_RXE0_AXUSER_AXUSER_CQ21_SECTION 0x5000

#define mmNIC2_RXE0_AXUSER_AXUSER_CQ22_BASE 0x1000007FFD54C6E0ull
#define NIC2_RXE0_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000
#define NIC2_RXE0_AXUSER_AXUSER_CQ22_SECTION 0x5000

#define mmNIC2_RXE0_AXUSER_AXUSER_CQ23_BASE 0x1000007FFD54C730ull
#define NIC2_RXE0_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000
#define NIC2_RXE0_AXUSER_AXUSER_CQ23_SECTION 0x5000

#define mmNIC2_RXE0_AXUSER_AXUSER_CQ24_BASE 0x1000007FFD54C780ull
#define NIC2_RXE0_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000
#define NIC2_RXE0_AXUSER_AXUSER_CQ24_SECTION 0x5000

#define mmNIC2_RXE0_AXUSER_AXUSER_CQ25_BASE 0x1000007FFD54C7D0ull
#define NIC2_RXE0_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000
#define NIC2_RXE0_AXUSER_AXUSER_CQ25_SECTION 0x5000

#define mmNIC2_RXE0_AXUSER_AXUSER_CQ26_BASE 0x1000007FFD54C820ull
#define NIC2_RXE0_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000
#define NIC2_RXE0_AXUSER_AXUSER_CQ26_SECTION 0x5000

#define mmNIC2_RXE0_AXUSER_AXUSER_CQ27_BASE 0x1000007FFD54C870ull
#define NIC2_RXE0_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000
#define NIC2_RXE0_AXUSER_AXUSER_CQ27_SECTION 0x5000

#define mmNIC2_RXE0_AXUSER_AXUSER_CQ28_BASE 0x1000007FFD54C8C0ull
#define NIC2_RXE0_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000
#define NIC2_RXE0_AXUSER_AXUSER_CQ28_SECTION 0x5000

#define mmNIC2_RXE0_AXUSER_AXUSER_CQ29_BASE 0x1000007FFD54C910ull
#define NIC2_RXE0_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000
#define NIC2_RXE0_AXUSER_AXUSER_CQ29_SECTION 0x5000

#define mmNIC2_RXE0_AXUSER_AXUSER_CQ30_BASE 0x1000007FFD54C960ull
#define NIC2_RXE0_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000
#define NIC2_RXE0_AXUSER_AXUSER_CQ30_SECTION 0x5000

#define mmNIC2_RXE0_AXUSER_AXUSER_CQ31_BASE 0x1000007FFD54C9B0ull
#define NIC2_RXE0_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000
#define NIC2_RXE0_AXUSER_AXUSER_CQ31_SECTION 0x4D00

#define mmNIC2_RXE0_AXUSER_SPECIAL_BASE 0x1000007FFD54CE80ull
#define NIC2_RXE0_AXUSER_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_RXE0_AXUSER_SPECIAL_SECTION 0x1800

#define mmNIC2_RXE1_AXUSER_AXUSER_CQ0_BASE 0x1000007FFD54D000ull
#define NIC2_RXE1_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000
#define NIC2_RXE1_AXUSER_AXUSER_CQ0_SECTION 0x5000

#define mmNIC2_RXE1_AXUSER_AXUSER_CQ1_BASE 0x1000007FFD54D050ull
#define NIC2_RXE1_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000
#define NIC2_RXE1_AXUSER_AXUSER_CQ1_SECTION 0x5000

#define mmNIC2_RXE1_AXUSER_AXUSER_CQ2_BASE 0x1000007FFD54D0A0ull
#define NIC2_RXE1_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000
#define NIC2_RXE1_AXUSER_AXUSER_CQ2_SECTION 0x5000

#define mmNIC2_RXE1_AXUSER_AXUSER_CQ3_BASE 0x1000007FFD54D0F0ull
#define NIC2_RXE1_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000
#define NIC2_RXE1_AXUSER_AXUSER_CQ3_SECTION 0x5000

#define mmNIC2_RXE1_AXUSER_AXUSER_CQ4_BASE 0x1000007FFD54D140ull
#define NIC2_RXE1_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000
#define NIC2_RXE1_AXUSER_AXUSER_CQ4_SECTION 0x5000

#define mmNIC2_RXE1_AXUSER_AXUSER_CQ5_BASE 0x1000007FFD54D190ull
#define NIC2_RXE1_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000
#define NIC2_RXE1_AXUSER_AXUSER_CQ5_SECTION 0x5000

#define mmNIC2_RXE1_AXUSER_AXUSER_CQ6_BASE 0x1000007FFD54D1E0ull
#define NIC2_RXE1_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000
#define NIC2_RXE1_AXUSER_AXUSER_CQ6_SECTION 0x5000

#define mmNIC2_RXE1_AXUSER_AXUSER_CQ7_BASE 0x1000007FFD54D230ull
#define NIC2_RXE1_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000
#define NIC2_RXE1_AXUSER_AXUSER_CQ7_SECTION 0x5000

#define mmNIC2_RXE1_AXUSER_AXUSER_CQ8_BASE 0x1000007FFD54D280ull
#define NIC2_RXE1_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000
#define NIC2_RXE1_AXUSER_AXUSER_CQ8_SECTION 0x5000

#define mmNIC2_RXE1_AXUSER_AXUSER_CQ9_BASE 0x1000007FFD54D2D0ull
#define NIC2_RXE1_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000
#define NIC2_RXE1_AXUSER_AXUSER_CQ9_SECTION 0x5000

#define mmNIC2_RXE1_AXUSER_AXUSER_CQ10_BASE 0x1000007FFD54D320ull
#define NIC2_RXE1_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000
#define NIC2_RXE1_AXUSER_AXUSER_CQ10_SECTION 0x5000

#define mmNIC2_RXE1_AXUSER_AXUSER_CQ11_BASE 0x1000007FFD54D370ull
#define NIC2_RXE1_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000
#define NIC2_RXE1_AXUSER_AXUSER_CQ11_SECTION 0x5000

#define mmNIC2_RXE1_AXUSER_AXUSER_CQ12_BASE 0x1000007FFD54D3C0ull
#define NIC2_RXE1_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000
#define NIC2_RXE1_AXUSER_AXUSER_CQ12_SECTION 0x5000

#define mmNIC2_RXE1_AXUSER_AXUSER_CQ13_BASE 0x1000007FFD54D410ull
#define NIC2_RXE1_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000
#define NIC2_RXE1_AXUSER_AXUSER_CQ13_SECTION 0x5000

#define mmNIC2_RXE1_AXUSER_AXUSER_CQ14_BASE 0x1000007FFD54D460ull
#define NIC2_RXE1_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000
#define NIC2_RXE1_AXUSER_AXUSER_CQ14_SECTION 0x5000

#define mmNIC2_RXE1_AXUSER_AXUSER_CQ15_BASE 0x1000007FFD54D4B0ull
#define NIC2_RXE1_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000
#define NIC2_RXE1_AXUSER_AXUSER_CQ15_SECTION 0x5000

#define mmNIC2_RXE1_AXUSER_AXUSER_CQ16_BASE 0x1000007FFD54D500ull
#define NIC2_RXE1_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000
#define NIC2_RXE1_AXUSER_AXUSER_CQ16_SECTION 0x5000

#define mmNIC2_RXE1_AXUSER_AXUSER_CQ17_BASE 0x1000007FFD54D550ull
#define NIC2_RXE1_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000
#define NIC2_RXE1_AXUSER_AXUSER_CQ17_SECTION 0x5000

#define mmNIC2_RXE1_AXUSER_AXUSER_CQ18_BASE 0x1000007FFD54D5A0ull
#define NIC2_RXE1_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000
#define NIC2_RXE1_AXUSER_AXUSER_CQ18_SECTION 0x5000

#define mmNIC2_RXE1_AXUSER_AXUSER_CQ19_BASE 0x1000007FFD54D5F0ull
#define NIC2_RXE1_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000
#define NIC2_RXE1_AXUSER_AXUSER_CQ19_SECTION 0x5000

#define mmNIC2_RXE1_AXUSER_AXUSER_CQ20_BASE 0x1000007FFD54D640ull
#define NIC2_RXE1_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000
#define NIC2_RXE1_AXUSER_AXUSER_CQ20_SECTION 0x5000

#define mmNIC2_RXE1_AXUSER_AXUSER_CQ21_BASE 0x1000007FFD54D690ull
#define NIC2_RXE1_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000
#define NIC2_RXE1_AXUSER_AXUSER_CQ21_SECTION 0x5000

#define mmNIC2_RXE1_AXUSER_AXUSER_CQ22_BASE 0x1000007FFD54D6E0ull
#define NIC2_RXE1_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000
#define NIC2_RXE1_AXUSER_AXUSER_CQ22_SECTION 0x5000

#define mmNIC2_RXE1_AXUSER_AXUSER_CQ23_BASE 0x1000007FFD54D730ull
#define NIC2_RXE1_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000
#define NIC2_RXE1_AXUSER_AXUSER_CQ23_SECTION 0x5000

#define mmNIC2_RXE1_AXUSER_AXUSER_CQ24_BASE 0x1000007FFD54D780ull
#define NIC2_RXE1_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000
#define NIC2_RXE1_AXUSER_AXUSER_CQ24_SECTION 0x5000

#define mmNIC2_RXE1_AXUSER_AXUSER_CQ25_BASE 0x1000007FFD54D7D0ull
#define NIC2_RXE1_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000
#define NIC2_RXE1_AXUSER_AXUSER_CQ25_SECTION 0x5000

#define mmNIC2_RXE1_AXUSER_AXUSER_CQ26_BASE 0x1000007FFD54D820ull
#define NIC2_RXE1_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000
#define NIC2_RXE1_AXUSER_AXUSER_CQ26_SECTION 0x5000

#define mmNIC2_RXE1_AXUSER_AXUSER_CQ27_BASE 0x1000007FFD54D870ull
#define NIC2_RXE1_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000
#define NIC2_RXE1_AXUSER_AXUSER_CQ27_SECTION 0x5000

#define mmNIC2_RXE1_AXUSER_AXUSER_CQ28_BASE 0x1000007FFD54D8C0ull
#define NIC2_RXE1_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000
#define NIC2_RXE1_AXUSER_AXUSER_CQ28_SECTION 0x5000

#define mmNIC2_RXE1_AXUSER_AXUSER_CQ29_BASE 0x1000007FFD54D910ull
#define NIC2_RXE1_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000
#define NIC2_RXE1_AXUSER_AXUSER_CQ29_SECTION 0x5000

#define mmNIC2_RXE1_AXUSER_AXUSER_CQ30_BASE 0x1000007FFD54D960ull
#define NIC2_RXE1_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000
#define NIC2_RXE1_AXUSER_AXUSER_CQ30_SECTION 0x5000

#define mmNIC2_RXE1_AXUSER_AXUSER_CQ31_BASE 0x1000007FFD54D9B0ull
#define NIC2_RXE1_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000
#define NIC2_RXE1_AXUSER_AXUSER_CQ31_SECTION 0x4D00

#define mmNIC2_RXE1_AXUSER_SPECIAL_BASE 0x1000007FFD54DE80ull
#define NIC2_RXE1_AXUSER_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_RXE1_AXUSER_SPECIAL_SECTION 0x2180

#define mmNIC2_TXS0_BASE 0x1000007FFD550000ull
#define NIC2_TXS0_MAX_OFFSET 0x1000
#define NIC2_TXS0_SECTION 0xE800

#define mmNIC2_TXS0_SPECIAL_BASE 0x1000007FFD550E80ull
#define NIC2_TXS0_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_TXS0_SPECIAL_SECTION 0x1800

#define mmNIC2_TXS1_BASE 0x1000007FFD551000ull
#define NIC2_TXS1_MAX_OFFSET 0x1000
#define NIC2_TXS1_SECTION 0xE800

#define mmNIC2_TXS1_SPECIAL_BASE 0x1000007FFD551E80ull
#define NIC2_TXS1_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_TXS1_SPECIAL_SECTION 0x1800

#define mmNIC2_TXE0_BASE 0x1000007FFD552000ull
#define NIC2_TXE0_MAX_OFFSET 0x1000
#define NIC2_TXE0_SECTION 0xE800

#define mmNIC2_TXE0_SPECIAL_BASE 0x1000007FFD552E80ull
#define NIC2_TXE0_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_TXE0_SPECIAL_SECTION 0x1800

#define mmNIC2_TXE1_BASE 0x1000007FFD553000ull
#define NIC2_TXE1_MAX_OFFSET 0x1000
#define NIC2_TXE1_SECTION 0xE800

#define mmNIC2_TXE1_SPECIAL_BASE 0x1000007FFD553E80ull
#define NIC2_TXE1_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_TXE1_SPECIAL_SECTION 0x1800

#define mmNIC2_TXB_BASE 0x1000007FFD554000ull
#define NIC2_TXB_MAX_OFFSET 0x1000
#define NIC2_TXB_SECTION 0xE800

#define mmNIC2_TXB_SPECIAL_BASE 0x1000007FFD554E80ull
#define NIC2_TXB_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_TXB_SPECIAL_SECTION 0x1800

#define mmNIC2_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFD555000ull
#define NIC2_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define NIC2_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmNIC2_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFD555200ull
#define NIC2_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define NIC2_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmNIC2_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFD555400ull
#define NIC2_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define NIC2_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmNIC2_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFD555600ull
#define NIC2_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define NIC2_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmNIC2_MSTR_IF_E2E_CRDT_BASE 0x1000007FFD555800ull
#define NIC2_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define NIC2_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmNIC2_MSTR_IF_AXUSER_BASE 0x1000007FFD555A80ull
#define NIC2_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define NIC2_MSTR_IF_AXUSER_SECTION 0x8000

#define mmNIC2_MSTR_IF_DBG_HBW_BASE 0x1000007FFD555B00ull
#define NIC2_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define NIC2_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmNIC2_MSTR_IF_DBG_LBW_BASE 0x1000007FFD555B80ull
#define NIC2_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define NIC2_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmNIC2_MSTR_IF_CORE_HBW_BASE 0x1000007FFD555C00ull
#define NIC2_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define NIC2_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmNIC2_MSTR_IF_CORE_LBW_BASE 0x1000007FFD555D80ull
#define NIC2_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define NIC2_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmNIC2_MSTR_IF_SPECIAL_BASE 0x1000007FFD555E80ull
#define NIC2_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmNIC2_TX_AXUSER_BASE 0x1000007FFD556000ull
#define NIC2_TX_AXUSER_MAX_OFFSET 0x5000
#define NIC2_TX_AXUSER_SECTION 0x2000

#define mmNIC2_SERDES0_BASE 0x1000007FFD558000ull
#define NIC2_SERDES0_MAX_OFFSET 0x3E40
#define NIC2_SERDES0_SECTION 0x4000

#define mmNIC2_SERDES1_BASE 0x1000007FFD55C000ull
#define NIC2_SERDES1_MAX_OFFSET 0x3E40
#define NIC2_SERDES1_SECTION 0x4000

#define mmNIC2_PHY_BASE 0x1000007FFD560000ull
#define NIC2_PHY_MAX_OFFSET 0x1000
#define NIC2_PHY_SECTION 0xE800

#define mmNIC2_PHY_SPECIAL_BASE 0x1000007FFD560E80ull
#define NIC2_PHY_SPECIAL_MAX_OFFSET 0x1800
#define NIC2_PHY_SPECIAL_SECTION 0x7180

#define mmPRT2_MAC_AUX_BASE 0x1000007FFD568000ull
#define PRT2_MAC_AUX_MAX_OFFSET 0x1000
#define PRT2_MAC_AUX_SECTION 0xE800

#define mmPRT2_MAC_AUX_SPECIAL_BASE 0x1000007FFD568E80ull
#define PRT2_MAC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define PRT2_MAC_AUX_SPECIAL_SECTION 0x1800

#define mmPRT2_MAC_CORE_BASE 0x1000007FFD569000ull
#define PRT2_MAC_CORE_MAX_OFFSET 0x1000
#define PRT2_MAC_CORE_SECTION 0xE800

#define mmPRT2_MAC_CORE_SPECIAL_BASE 0x1000007FFD569E80ull
#define PRT2_MAC_CORE_SPECIAL_MAX_OFFSET 0x1800
#define PRT2_MAC_CORE_SPECIAL_SECTION 0x1800

#define mmNIC2_MAC_RS_FEC_BASE 0x1000007FFD56A000ull
#define NIC2_MAC_RS_FEC_MAX_OFFSET 0x2DC0
#define NIC2_MAC_RS_FEC_SECTION 0x1000

#define mmNIC2_MAC_GLOB_STAT_NIC_MAC_STAT_BASE 0x1000007FFD56B000ull
#define NIC2_MAC_GLOB_STAT_NIC_MAC_STAT_MAX_OFFSET 0x4D00
#define NIC2_MAC_GLOB_STAT_NIC_MAC_STAT_SECTION 0x8000

#define mmNIC2_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_BASE 0x1000007FFD56B800ull
#define NIC2_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_MAX_OFFSET 0x1EC0
#define NIC2_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_SECTION 0x8000

#define mmNIC2_MAC_CH0_MAC_PCS_BASE 0x1000007FFD56C000ull
#define NIC2_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC2_MAC_CH0_MAC_PCS_SECTION 0x4000

#define mmNIC2_MAC_CH0_MAC_128_BASE 0x1000007FFD56C400ull
#define NIC2_MAC_CH0_MAC_128_MAX_OFFSET 0xA400
#define NIC2_MAC_CH0_MAC_128_SECTION 0x4000

#define mmNIC2_MAC_CH0_MAC_AN_BASE 0x1000007FFD56C800ull
#define NIC2_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400
#define NIC2_MAC_CH0_MAC_AN_SECTION 0x8000

#define mmNIC2_MAC_CH1_MAC_PCS_BASE 0x1000007FFD56D000ull
#define NIC2_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC2_MAC_CH1_MAC_PCS_SECTION 0x4000

#define mmNIC2_MAC_CH1_MAC_128_BASE 0x1000007FFD56D400ull
#define NIC2_MAC_CH1_MAC_128_MAX_OFFSET 0xA400
#define NIC2_MAC_CH1_MAC_128_SECTION 0x4000

#define mmNIC2_MAC_CH1_MAC_AN_BASE 0x1000007FFD56D800ull
#define NIC2_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400
#define NIC2_MAC_CH1_MAC_AN_SECTION 0x8000

#define mmNIC2_MAC_CH2_MAC_PCS_BASE 0x1000007FFD56E000ull
#define NIC2_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC2_MAC_CH2_MAC_PCS_SECTION 0x4000

#define mmNIC2_MAC_CH2_MAC_128_BASE 0x1000007FFD56E400ull
#define NIC2_MAC_CH2_MAC_128_MAX_OFFSET 0xA400
#define NIC2_MAC_CH2_MAC_128_SECTION 0x4000

#define mmNIC2_MAC_CH2_MAC_AN_BASE 0x1000007FFD56E800ull
#define NIC2_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400
#define NIC2_MAC_CH2_MAC_AN_SECTION 0x8000

#define mmNIC2_MAC_CH3_MAC_PCS_BASE 0x1000007FFD56F000ull
#define NIC2_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC2_MAC_CH3_MAC_PCS_SECTION 0x4000

#define mmNIC2_MAC_CH3_MAC_128_BASE 0x1000007FFD56F400ull
#define NIC2_MAC_CH3_MAC_128_MAX_OFFSET 0xA400
#define NIC2_MAC_CH3_MAC_128_SECTION 0x4000

#define mmNIC2_MAC_CH3_MAC_AN_BASE 0x1000007FFD56F800ull
#define NIC2_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400
#define NIC2_MAC_CH3_MAC_AN_SECTION 0x10800

#define mmNIC3_UMR0_0_UNSECURE_DOORBELL0_BASE 0x1000007FFD580000ull
#define NIC3_UMR0_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC3_UMR0_0_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC3_UMR0_0_UNSECURE_DOORBELL1_BASE 0x1000007FFD580080ull
#define NIC3_UMR0_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC3_UMR0_0_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC3_UMR0_0_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD580100ull
#define NIC3_UMR0_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMR0_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC3_UMR0_0_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD580180ull
#define NIC3_UMR0_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMR0_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC3_UMR0_0_SPECIAL_BASE 0x1000007FFD580E80ull
#define NIC3_UMR0_0_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_UMR0_0_SPECIAL_SECTION 0x1800

#define mmNIC3_UMR0_1_UNSECURE_DOORBELL0_BASE 0x1000007FFD581000ull
#define NIC3_UMR0_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC3_UMR0_1_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC3_UMR0_1_UNSECURE_DOORBELL1_BASE 0x1000007FFD581080ull
#define NIC3_UMR0_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC3_UMR0_1_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC3_UMR0_1_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD581100ull
#define NIC3_UMR0_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMR0_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC3_UMR0_1_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD581180ull
#define NIC3_UMR0_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMR0_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC3_UMR0_1_SPECIAL_BASE 0x1000007FFD581E80ull
#define NIC3_UMR0_1_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_UMR0_1_SPECIAL_SECTION 0x1800

#define mmNIC3_UMR0_2_UNSECURE_DOORBELL0_BASE 0x1000007FFD582000ull
#define NIC3_UMR0_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC3_UMR0_2_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC3_UMR0_2_UNSECURE_DOORBELL1_BASE 0x1000007FFD582080ull
#define NIC3_UMR0_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC3_UMR0_2_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC3_UMR0_2_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD582100ull
#define NIC3_UMR0_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMR0_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC3_UMR0_2_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD582180ull
#define NIC3_UMR0_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMR0_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC3_UMR0_2_SPECIAL_BASE 0x1000007FFD582E80ull
#define NIC3_UMR0_2_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_UMR0_2_SPECIAL_SECTION 0x1800

#define mmNIC3_UMR0_3_UNSECURE_DOORBELL0_BASE 0x1000007FFD583000ull
#define NIC3_UMR0_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC3_UMR0_3_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC3_UMR0_3_UNSECURE_DOORBELL1_BASE 0x1000007FFD583080ull
#define NIC3_UMR0_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC3_UMR0_3_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC3_UMR0_3_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD583100ull
#define NIC3_UMR0_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMR0_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC3_UMR0_3_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD583180ull
#define NIC3_UMR0_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMR0_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC3_UMR0_3_SPECIAL_BASE 0x1000007FFD583E80ull
#define NIC3_UMR0_3_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_UMR0_3_SPECIAL_SECTION 0x1800

#define mmNIC3_UMR0_4_UNSECURE_DOORBELL0_BASE 0x1000007FFD584000ull
#define NIC3_UMR0_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC3_UMR0_4_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC3_UMR0_4_UNSECURE_DOORBELL1_BASE 0x1000007FFD584080ull
#define NIC3_UMR0_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC3_UMR0_4_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC3_UMR0_4_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD584100ull
#define NIC3_UMR0_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMR0_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC3_UMR0_4_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD584180ull
#define NIC3_UMR0_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMR0_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC3_UMR0_4_SPECIAL_BASE 0x1000007FFD584E80ull
#define NIC3_UMR0_4_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_UMR0_4_SPECIAL_SECTION 0x1800

#define mmNIC3_UMR0_5_UNSECURE_DOORBELL0_BASE 0x1000007FFD585000ull
#define NIC3_UMR0_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC3_UMR0_5_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC3_UMR0_5_UNSECURE_DOORBELL1_BASE 0x1000007FFD585080ull
#define NIC3_UMR0_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC3_UMR0_5_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC3_UMR0_5_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD585100ull
#define NIC3_UMR0_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMR0_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC3_UMR0_5_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD585180ull
#define NIC3_UMR0_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMR0_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC3_UMR0_5_SPECIAL_BASE 0x1000007FFD585E80ull
#define NIC3_UMR0_5_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_UMR0_5_SPECIAL_SECTION 0x1800

#define mmNIC3_UMR0_6_UNSECURE_DOORBELL0_BASE 0x1000007FFD586000ull
#define NIC3_UMR0_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC3_UMR0_6_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC3_UMR0_6_UNSECURE_DOORBELL1_BASE 0x1000007FFD586080ull
#define NIC3_UMR0_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC3_UMR0_6_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC3_UMR0_6_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD586100ull
#define NIC3_UMR0_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMR0_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC3_UMR0_6_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD586180ull
#define NIC3_UMR0_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMR0_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC3_UMR0_6_SPECIAL_BASE 0x1000007FFD586E80ull
#define NIC3_UMR0_6_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_UMR0_6_SPECIAL_SECTION 0x1800

#define mmNIC3_UMR0_7_UNSECURE_DOORBELL0_BASE 0x1000007FFD587000ull
#define NIC3_UMR0_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC3_UMR0_7_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC3_UMR0_7_UNSECURE_DOORBELL1_BASE 0x1000007FFD587080ull
#define NIC3_UMR0_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC3_UMR0_7_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC3_UMR0_7_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD587100ull
#define NIC3_UMR0_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMR0_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC3_UMR0_7_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD587180ull
#define NIC3_UMR0_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMR0_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC3_UMR0_7_SPECIAL_BASE 0x1000007FFD587E80ull
#define NIC3_UMR0_7_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_UMR0_7_SPECIAL_SECTION 0x1800

#define mmNIC3_UMR0_8_UNSECURE_DOORBELL0_BASE 0x1000007FFD588000ull
#define NIC3_UMR0_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC3_UMR0_8_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC3_UMR0_8_UNSECURE_DOORBELL1_BASE 0x1000007FFD588080ull
#define NIC3_UMR0_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC3_UMR0_8_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC3_UMR0_8_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD588100ull
#define NIC3_UMR0_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMR0_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC3_UMR0_8_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD588180ull
#define NIC3_UMR0_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMR0_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC3_UMR0_8_SPECIAL_BASE 0x1000007FFD588E80ull
#define NIC3_UMR0_8_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_UMR0_8_SPECIAL_SECTION 0x1800

#define mmNIC3_UMR0_9_UNSECURE_DOORBELL0_BASE 0x1000007FFD589000ull
#define NIC3_UMR0_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC3_UMR0_9_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC3_UMR0_9_UNSECURE_DOORBELL1_BASE 0x1000007FFD589080ull
#define NIC3_UMR0_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC3_UMR0_9_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC3_UMR0_9_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD589100ull
#define NIC3_UMR0_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMR0_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC3_UMR0_9_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD589180ull
#define NIC3_UMR0_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMR0_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC3_UMR0_9_SPECIAL_BASE 0x1000007FFD589E80ull
#define NIC3_UMR0_9_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_UMR0_9_SPECIAL_SECTION 0x1800

#define mmNIC3_UMR0_10_UNSECURE_DOORBELL0_BASE 0x1000007FFD58A000ull
#define NIC3_UMR0_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC3_UMR0_10_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC3_UMR0_10_UNSECURE_DOORBELL1_BASE 0x1000007FFD58A080ull
#define NIC3_UMR0_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC3_UMR0_10_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC3_UMR0_10_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD58A100ull
#define NIC3_UMR0_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMR0_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC3_UMR0_10_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD58A180ull
#define NIC3_UMR0_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMR0_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC3_UMR0_10_SPECIAL_BASE 0x1000007FFD58AE80ull
#define NIC3_UMR0_10_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_UMR0_10_SPECIAL_SECTION 0x1800

#define mmNIC3_UMR0_11_UNSECURE_DOORBELL0_BASE 0x1000007FFD58B000ull
#define NIC3_UMR0_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC3_UMR0_11_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC3_UMR0_11_UNSECURE_DOORBELL1_BASE 0x1000007FFD58B080ull
#define NIC3_UMR0_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC3_UMR0_11_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC3_UMR0_11_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD58B100ull
#define NIC3_UMR0_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMR0_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC3_UMR0_11_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD58B180ull
#define NIC3_UMR0_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMR0_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC3_UMR0_11_SPECIAL_BASE 0x1000007FFD58BE80ull
#define NIC3_UMR0_11_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_UMR0_11_SPECIAL_SECTION 0x1800

#define mmNIC3_UMR0_12_UNSECURE_DOORBELL0_BASE 0x1000007FFD58C000ull
#define NIC3_UMR0_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC3_UMR0_12_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC3_UMR0_12_UNSECURE_DOORBELL1_BASE 0x1000007FFD58C080ull
#define NIC3_UMR0_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC3_UMR0_12_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC3_UMR0_12_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD58C100ull
#define NIC3_UMR0_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMR0_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC3_UMR0_12_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD58C180ull
#define NIC3_UMR0_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMR0_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC3_UMR0_12_SPECIAL_BASE 0x1000007FFD58CE80ull
#define NIC3_UMR0_12_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_UMR0_12_SPECIAL_SECTION 0x1800

#define mmNIC3_UMR0_13_UNSECURE_DOORBELL0_BASE 0x1000007FFD58D000ull
#define NIC3_UMR0_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC3_UMR0_13_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC3_UMR0_13_UNSECURE_DOORBELL1_BASE 0x1000007FFD58D080ull
#define NIC3_UMR0_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC3_UMR0_13_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC3_UMR0_13_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD58D100ull
#define NIC3_UMR0_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMR0_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC3_UMR0_13_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD58D180ull
#define NIC3_UMR0_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMR0_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC3_UMR0_13_SPECIAL_BASE 0x1000007FFD58DE80ull
#define NIC3_UMR0_13_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_UMR0_13_SPECIAL_SECTION 0x1800

#define mmNIC3_UMR0_14_UNSECURE_DOORBELL0_BASE 0x1000007FFD58E000ull
#define NIC3_UMR0_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC3_UMR0_14_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC3_UMR0_14_UNSECURE_DOORBELL1_BASE 0x1000007FFD58E080ull
#define NIC3_UMR0_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC3_UMR0_14_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC3_UMR0_14_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD58E100ull
#define NIC3_UMR0_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMR0_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC3_UMR0_14_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD58E180ull
#define NIC3_UMR0_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMR0_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC3_UMR0_14_SPECIAL_BASE 0x1000007FFD58EE80ull
#define NIC3_UMR0_14_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_UMR0_14_SPECIAL_SECTION 0x1180

#define mmNIC3_QM_DCCM0_BASE 0x1000007FFD590000ull
#define NIC3_QM_DCCM0_MAX_OFFSET 0x4000
#define NIC3_QM_DCCM0_SECTION 0x8000

#define mmNIC3_QM_ARC_AUX0_BASE 0x1000007FFD598000ull
#define NIC3_QM_ARC_AUX0_MAX_OFFSET 0x1000
#define NIC3_QM_ARC_AUX0_SECTION 0xE800

#define mmNIC3_QM_ARC_AUX0_SPECIAL_BASE 0x1000007FFD598E80ull
#define NIC3_QM_ARC_AUX0_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_QM_ARC_AUX0_SPECIAL_SECTION 0x1180

#define mmNIC3_QM0_BASE 0x1000007FFD59A000ull
#define NIC3_QM0_MAX_OFFSET 0x1000
#define NIC3_QM0_SECTION 0x9000

#define mmNIC3_QM0_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFD59A900ull
#define NIC3_QM0_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define NIC3_QM0_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmNIC3_QM0_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFD59A908ull
#define NIC3_QM0_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define NIC3_QM0_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmNIC3_QM0_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFD59A910ull
#define NIC3_QM0_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define NIC3_QM0_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmNIC3_QM0_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFD59A918ull
#define NIC3_QM0_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define NIC3_QM0_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmNIC3_QM0_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFD59A920ull
#define NIC3_QM0_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define NIC3_QM0_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmNIC3_QM0_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFD59A928ull
#define NIC3_QM0_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define NIC3_QM0_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmNIC3_QM0_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFD59A930ull
#define NIC3_QM0_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define NIC3_QM0_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmNIC3_QM0_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFD59A938ull
#define NIC3_QM0_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define NIC3_QM0_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmNIC3_QM0_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFD59A940ull
#define NIC3_QM0_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define NIC3_QM0_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmNIC3_QM0_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFD59A948ull
#define NIC3_QM0_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define NIC3_QM0_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmNIC3_QM0_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFD59A950ull
#define NIC3_QM0_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define NIC3_QM0_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmNIC3_QM0_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFD59A958ull
#define NIC3_QM0_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define NIC3_QM0_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmNIC3_QM0_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFD59A960ull
#define NIC3_QM0_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define NIC3_QM0_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmNIC3_QM0_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFD59A968ull
#define NIC3_QM0_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define NIC3_QM0_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmNIC3_QM0_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFD59A970ull
#define NIC3_QM0_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define NIC3_QM0_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmNIC3_QM0_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFD59A978ull
#define NIC3_QM0_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define NIC3_QM0_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmNIC3_QM0_AXUSER_SECURED_BASE 0x1000007FFD59AB00ull
#define NIC3_QM0_AXUSER_SECURED_MAX_OFFSET 0x5000
#define NIC3_QM0_AXUSER_SECURED_SECTION 0x8000

#define mmNIC3_QM0_AXUSER_NONSECURED_BASE 0x1000007FFD59AB80ull
#define NIC3_QM0_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define NIC3_QM0_AXUSER_NONSECURED_SECTION 0x8000

#define mmNIC3_QM0_DBG_HBW_BASE 0x1000007FFD59AC00ull
#define NIC3_QM0_DBG_HBW_MAX_OFFSET 0x5800
#define NIC3_QM0_DBG_HBW_SECTION 0x8000

#define mmNIC3_QM0_DBG_LBW_BASE 0x1000007FFD59AC80ull
#define NIC3_QM0_DBG_LBW_MAX_OFFSET 0x5800
#define NIC3_QM0_DBG_LBW_SECTION 0x1000

#define mmNIC3_QM0_CGM_BASE 0x1000007FFD59AD80ull
#define NIC3_QM0_CGM_MAX_OFFSET 0xC000
#define NIC3_QM0_CGM_SECTION 0x1000

#define mmNIC3_QM0_SPECIAL_BASE 0x1000007FFD59AE80ull
#define NIC3_QM0_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_QM0_SPECIAL_SECTION 0x4180

#define mmNIC3_QPC0_BASE 0x1000007FFD59F000ull
#define NIC3_QPC0_MAX_OFFSET 0x1000
#define NIC3_QPC0_SECTION 0x7200

#define mmNIC3_QPC0_DBFIFO0_CI_UPD_ADDR_BASE 0x1000007FFD59F720ull
#define NIC3_QPC0_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC0_DBFIFO1_CI_UPD_ADDR_BASE 0x1000007FFD59F728ull
#define NIC3_QPC0_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC0_DBFIFO2_CI_UPD_ADDR_BASE 0x1000007FFD59F730ull
#define NIC3_QPC0_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC0_DBFIFO3_CI_UPD_ADDR_BASE 0x1000007FFD59F738ull
#define NIC3_QPC0_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC0_DBFIFO4_CI_UPD_ADDR_BASE 0x1000007FFD59F740ull
#define NIC3_QPC0_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC0_DBFIFO5_CI_UPD_ADDR_BASE 0x1000007FFD59F748ull
#define NIC3_QPC0_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC0_DBFIFO6_CI_UPD_ADDR_BASE 0x1000007FFD59F750ull
#define NIC3_QPC0_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC0_DBFIFO7_CI_UPD_ADDR_BASE 0x1000007FFD59F758ull
#define NIC3_QPC0_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC0_DBFIFO8_CI_UPD_ADDR_BASE 0x1000007FFD59F760ull
#define NIC3_QPC0_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC0_DBFIFO9_CI_UPD_ADDR_BASE 0x1000007FFD59F768ull
#define NIC3_QPC0_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC0_DBFIFO10_CI_UPD_ADDR_BASE 0x1000007FFD59F770ull
#define NIC3_QPC0_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC0_DBFIFO11_CI_UPD_ADDR_BASE 0x1000007FFD59F778ull
#define NIC3_QPC0_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC0_DBFIFO12_CI_UPD_ADDR_BASE 0x1000007FFD59F780ull
#define NIC3_QPC0_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC0_DBFIFO13_CI_UPD_ADDR_BASE 0x1000007FFD59F788ull
#define NIC3_QPC0_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC0_DBFIFO14_CI_UPD_ADDR_BASE 0x1000007FFD59F790ull
#define NIC3_QPC0_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC0_DBFIFO15_CI_UPD_ADDR_BASE 0x1000007FFD59F798ull
#define NIC3_QPC0_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC0_DBFIFO16_CI_UPD_ADDR_BASE 0x1000007FFD59F7A0ull
#define NIC3_QPC0_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC0_DBFIFO17_CI_UPD_ADDR_BASE 0x1000007FFD59F7A8ull
#define NIC3_QPC0_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC0_DBFIFO18_CI_UPD_ADDR_BASE 0x1000007FFD59F7B0ull
#define NIC3_QPC0_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC0_DBFIFO19_CI_UPD_ADDR_BASE 0x1000007FFD59F7B8ull
#define NIC3_QPC0_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC0_DBFIFO20_CI_UPD_ADDR_BASE 0x1000007FFD59F7C0ull
#define NIC3_QPC0_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC0_DBFIFO21_CI_UPD_ADDR_BASE 0x1000007FFD59F7C8ull
#define NIC3_QPC0_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC0_DBFIFO22_CI_UPD_ADDR_BASE 0x1000007FFD59F7D0ull
#define NIC3_QPC0_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC0_DBFIFO23_CI_UPD_ADDR_BASE 0x1000007FFD59F7D8ull
#define NIC3_QPC0_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC0_DBFIFO24_CI_UPD_ADDR_BASE 0x1000007FFD59F7E0ull
#define NIC3_QPC0_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC0_DBFIFO25_CI_UPD_ADDR_BASE 0x1000007FFD59F7E8ull
#define NIC3_QPC0_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC0_DBFIFO26_CI_UPD_ADDR_BASE 0x1000007FFD59F7F0ull
#define NIC3_QPC0_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC0_DBFIFO27_CI_UPD_ADDR_BASE 0x1000007FFD59F7F8ull
#define NIC3_QPC0_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC0_DBFIFO28_CI_UPD_ADDR_BASE 0x1000007FFD59F800ull
#define NIC3_QPC0_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC0_DBFIFO29_CI_UPD_ADDR_BASE 0x1000007FFD59F808ull
#define NIC3_QPC0_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC0_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x1000007FFD59F810ull
#define NIC3_QPC0_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x1000007FFD59F818ull
#define NIC3_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680

#define mmNIC3_QPC0_AXUSER_CONG_QUE_BASE 0x1000007FFD59FB80ull
#define NIC3_QPC0_AXUSER_CONG_QUE_MAX_OFFSET 0x5000
#define NIC3_QPC0_AXUSER_CONG_QUE_SECTION 0x6000

#define mmNIC3_QPC0_AXUSER_RXWQE_BASE 0x1000007FFD59FBE0ull
#define NIC3_QPC0_AXUSER_RXWQE_MAX_OFFSET 0x5000
#define NIC3_QPC0_AXUSER_RXWQE_SECTION 0x6000

#define mmNIC3_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x1000007FFD59FC40ull
#define NIC3_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC3_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000

#define mmNIC3_QPC0_AXUSER_DB_FIFO_BASE 0x1000007FFD59FCA0ull
#define NIC3_QPC0_AXUSER_DB_FIFO_MAX_OFFSET 0x5000
#define NIC3_QPC0_AXUSER_DB_FIFO_SECTION 0x6000

#define mmNIC3_QPC0_AXUSER_EV_QUE_LBW_INTR_BASE 0x1000007FFD59FD00ull
#define NIC3_QPC0_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000
#define NIC3_QPC0_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000

#define mmNIC3_QPC0_AXUSER_ERR_FIFO_BASE 0x1000007FFD59FD60ull
#define NIC3_QPC0_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000
#define NIC3_QPC0_AXUSER_ERR_FIFO_SECTION 0x6000

#define mmNIC3_QPC0_AXUSER_QPC_RESP_BASE 0x1000007FFD59FDC0ull
#define NIC3_QPC0_AXUSER_QPC_RESP_MAX_OFFSET 0x5000
#define NIC3_QPC0_AXUSER_QPC_RESP_SECTION 0x6000

#define mmNIC3_QPC0_AXUSER_QPC_REQ_BASE 0x1000007FFD59FE20ull
#define NIC3_QPC0_AXUSER_QPC_REQ_MAX_OFFSET 0x5000
#define NIC3_QPC0_AXUSER_QPC_REQ_SECTION 0x6000

#define mmNIC3_QPC0_SPECIAL_BASE 0x1000007FFD59FE80ull
#define NIC3_QPC0_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_QPC0_SPECIAL_SECTION 0x1800

#define mmNIC3_UMR1_0_UNSECURE_DOORBELL0_BASE 0x1000007FFD5A0000ull
#define NIC3_UMR1_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC3_UMR1_0_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC3_UMR1_0_UNSECURE_DOORBELL1_BASE 0x1000007FFD5A0080ull
#define NIC3_UMR1_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC3_UMR1_0_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC3_UMR1_0_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD5A0100ull
#define NIC3_UMR1_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMR1_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC3_UMR1_0_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD5A0180ull
#define NIC3_UMR1_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMR1_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC3_UMR1_0_SPECIAL_BASE 0x1000007FFD5A0E80ull
#define NIC3_UMR1_0_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_UMR1_0_SPECIAL_SECTION 0x1800

#define mmNIC3_UMR1_1_UNSECURE_DOORBELL0_BASE 0x1000007FFD5A1000ull
#define NIC3_UMR1_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC3_UMR1_1_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC3_UMR1_1_UNSECURE_DOORBELL1_BASE 0x1000007FFD5A1080ull
#define NIC3_UMR1_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC3_UMR1_1_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC3_UMR1_1_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD5A1100ull
#define NIC3_UMR1_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMR1_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC3_UMR1_1_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD5A1180ull
#define NIC3_UMR1_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMR1_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC3_UMR1_1_SPECIAL_BASE 0x1000007FFD5A1E80ull
#define NIC3_UMR1_1_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_UMR1_1_SPECIAL_SECTION 0x1800

#define mmNIC3_UMR1_2_UNSECURE_DOORBELL0_BASE 0x1000007FFD5A2000ull
#define NIC3_UMR1_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC3_UMR1_2_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC3_UMR1_2_UNSECURE_DOORBELL1_BASE 0x1000007FFD5A2080ull
#define NIC3_UMR1_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC3_UMR1_2_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC3_UMR1_2_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD5A2100ull
#define NIC3_UMR1_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMR1_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC3_UMR1_2_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD5A2180ull
#define NIC3_UMR1_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMR1_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC3_UMR1_2_SPECIAL_BASE 0x1000007FFD5A2E80ull
#define NIC3_UMR1_2_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_UMR1_2_SPECIAL_SECTION 0x1800

#define mmNIC3_UMR1_3_UNSECURE_DOORBELL0_BASE 0x1000007FFD5A3000ull
#define NIC3_UMR1_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC3_UMR1_3_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC3_UMR1_3_UNSECURE_DOORBELL1_BASE 0x1000007FFD5A3080ull
#define NIC3_UMR1_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC3_UMR1_3_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC3_UMR1_3_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD5A3100ull
#define NIC3_UMR1_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMR1_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC3_UMR1_3_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD5A3180ull
#define NIC3_UMR1_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMR1_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC3_UMR1_3_SPECIAL_BASE 0x1000007FFD5A3E80ull
#define NIC3_UMR1_3_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_UMR1_3_SPECIAL_SECTION 0x1800

#define mmNIC3_UMR1_4_UNSECURE_DOORBELL0_BASE 0x1000007FFD5A4000ull
#define NIC3_UMR1_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC3_UMR1_4_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC3_UMR1_4_UNSECURE_DOORBELL1_BASE 0x1000007FFD5A4080ull
#define NIC3_UMR1_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC3_UMR1_4_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC3_UMR1_4_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD5A4100ull
#define NIC3_UMR1_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMR1_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC3_UMR1_4_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD5A4180ull
#define NIC3_UMR1_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMR1_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC3_UMR1_4_SPECIAL_BASE 0x1000007FFD5A4E80ull
#define NIC3_UMR1_4_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_UMR1_4_SPECIAL_SECTION 0x1800

#define mmNIC3_UMR1_5_UNSECURE_DOORBELL0_BASE 0x1000007FFD5A5000ull
#define NIC3_UMR1_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC3_UMR1_5_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC3_UMR1_5_UNSECURE_DOORBELL1_BASE 0x1000007FFD5A5080ull
#define NIC3_UMR1_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC3_UMR1_5_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC3_UMR1_5_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD5A5100ull
#define NIC3_UMR1_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMR1_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC3_UMR1_5_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD5A5180ull
#define NIC3_UMR1_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMR1_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC3_UMR1_5_SPECIAL_BASE 0x1000007FFD5A5E80ull
#define NIC3_UMR1_5_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_UMR1_5_SPECIAL_SECTION 0x1800

#define mmNIC3_UMR1_6_UNSECURE_DOORBELL0_BASE 0x1000007FFD5A6000ull
#define NIC3_UMR1_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC3_UMR1_6_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC3_UMR1_6_UNSECURE_DOORBELL1_BASE 0x1000007FFD5A6080ull
#define NIC3_UMR1_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC3_UMR1_6_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC3_UMR1_6_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD5A6100ull
#define NIC3_UMR1_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMR1_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC3_UMR1_6_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD5A6180ull
#define NIC3_UMR1_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMR1_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC3_UMR1_6_SPECIAL_BASE 0x1000007FFD5A6E80ull
#define NIC3_UMR1_6_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_UMR1_6_SPECIAL_SECTION 0x1800

#define mmNIC3_UMR1_7_UNSECURE_DOORBELL0_BASE 0x1000007FFD5A7000ull
#define NIC3_UMR1_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC3_UMR1_7_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC3_UMR1_7_UNSECURE_DOORBELL1_BASE 0x1000007FFD5A7080ull
#define NIC3_UMR1_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC3_UMR1_7_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC3_UMR1_7_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD5A7100ull
#define NIC3_UMR1_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMR1_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC3_UMR1_7_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD5A7180ull
#define NIC3_UMR1_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMR1_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC3_UMR1_7_SPECIAL_BASE 0x1000007FFD5A7E80ull
#define NIC3_UMR1_7_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_UMR1_7_SPECIAL_SECTION 0x1800

#define mmNIC3_UMR1_8_UNSECURE_DOORBELL0_BASE 0x1000007FFD5A8000ull
#define NIC3_UMR1_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC3_UMR1_8_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC3_UMR1_8_UNSECURE_DOORBELL1_BASE 0x1000007FFD5A8080ull
#define NIC3_UMR1_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC3_UMR1_8_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC3_UMR1_8_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD5A8100ull
#define NIC3_UMR1_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMR1_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC3_UMR1_8_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD5A8180ull
#define NIC3_UMR1_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMR1_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC3_UMR1_8_SPECIAL_BASE 0x1000007FFD5A8E80ull
#define NIC3_UMR1_8_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_UMR1_8_SPECIAL_SECTION 0x1800

#define mmNIC3_UMR1_9_UNSECURE_DOORBELL0_BASE 0x1000007FFD5A9000ull
#define NIC3_UMR1_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC3_UMR1_9_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC3_UMR1_9_UNSECURE_DOORBELL1_BASE 0x1000007FFD5A9080ull
#define NIC3_UMR1_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC3_UMR1_9_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC3_UMR1_9_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD5A9100ull
#define NIC3_UMR1_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMR1_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC3_UMR1_9_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD5A9180ull
#define NIC3_UMR1_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMR1_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC3_UMR1_9_SPECIAL_BASE 0x1000007FFD5A9E80ull
#define NIC3_UMR1_9_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_UMR1_9_SPECIAL_SECTION 0x1800

#define mmNIC3_UMR1_10_UNSECURE_DOORBELL0_BASE 0x1000007FFD5AA000ull
#define NIC3_UMR1_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC3_UMR1_10_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC3_UMR1_10_UNSECURE_DOORBELL1_BASE 0x1000007FFD5AA080ull
#define NIC3_UMR1_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC3_UMR1_10_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC3_UMR1_10_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD5AA100ull
#define NIC3_UMR1_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMR1_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC3_UMR1_10_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD5AA180ull
#define NIC3_UMR1_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMR1_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC3_UMR1_10_SPECIAL_BASE 0x1000007FFD5AAE80ull
#define NIC3_UMR1_10_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_UMR1_10_SPECIAL_SECTION 0x1800

#define mmNIC3_UMR1_11_UNSECURE_DOORBELL0_BASE 0x1000007FFD5AB000ull
#define NIC3_UMR1_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC3_UMR1_11_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC3_UMR1_11_UNSECURE_DOORBELL1_BASE 0x1000007FFD5AB080ull
#define NIC3_UMR1_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC3_UMR1_11_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC3_UMR1_11_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD5AB100ull
#define NIC3_UMR1_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMR1_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC3_UMR1_11_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD5AB180ull
#define NIC3_UMR1_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMR1_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC3_UMR1_11_SPECIAL_BASE 0x1000007FFD5ABE80ull
#define NIC3_UMR1_11_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_UMR1_11_SPECIAL_SECTION 0x1800

#define mmNIC3_UMR1_12_UNSECURE_DOORBELL0_BASE 0x1000007FFD5AC000ull
#define NIC3_UMR1_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC3_UMR1_12_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC3_UMR1_12_UNSECURE_DOORBELL1_BASE 0x1000007FFD5AC080ull
#define NIC3_UMR1_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC3_UMR1_12_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC3_UMR1_12_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD5AC100ull
#define NIC3_UMR1_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMR1_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC3_UMR1_12_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD5AC180ull
#define NIC3_UMR1_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMR1_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC3_UMR1_12_SPECIAL_BASE 0x1000007FFD5ACE80ull
#define NIC3_UMR1_12_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_UMR1_12_SPECIAL_SECTION 0x1800

#define mmNIC3_UMR1_13_UNSECURE_DOORBELL0_BASE 0x1000007FFD5AD000ull
#define NIC3_UMR1_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC3_UMR1_13_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC3_UMR1_13_UNSECURE_DOORBELL1_BASE 0x1000007FFD5AD080ull
#define NIC3_UMR1_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC3_UMR1_13_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC3_UMR1_13_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD5AD100ull
#define NIC3_UMR1_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMR1_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC3_UMR1_13_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD5AD180ull
#define NIC3_UMR1_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMR1_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC3_UMR1_13_SPECIAL_BASE 0x1000007FFD5ADE80ull
#define NIC3_UMR1_13_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_UMR1_13_SPECIAL_SECTION 0x1800

#define mmNIC3_UMR1_14_UNSECURE_DOORBELL0_BASE 0x1000007FFD5AE000ull
#define NIC3_UMR1_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC3_UMR1_14_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC3_UMR1_14_UNSECURE_DOORBELL1_BASE 0x1000007FFD5AE080ull
#define NIC3_UMR1_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC3_UMR1_14_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC3_UMR1_14_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD5AE100ull
#define NIC3_UMR1_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMR1_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC3_UMR1_14_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD5AE180ull
#define NIC3_UMR1_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMR1_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC3_UMR1_14_SPECIAL_BASE 0x1000007FFD5AEE80ull
#define NIC3_UMR1_14_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_UMR1_14_SPECIAL_SECTION 0x1180

#define mmNIC3_QM_DCCM1_BASE 0x1000007FFD5B0000ull
#define NIC3_QM_DCCM1_MAX_OFFSET 0x4000
#define NIC3_QM_DCCM1_SECTION 0x8000

#define mmNIC3_QM_ARC_AUX1_BASE 0x1000007FFD5B8000ull
#define NIC3_QM_ARC_AUX1_MAX_OFFSET 0x1000
#define NIC3_QM_ARC_AUX1_SECTION 0xE800

#define mmNIC3_QM_ARC_AUX1_SPECIAL_BASE 0x1000007FFD5B8E80ull
#define NIC3_QM_ARC_AUX1_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_QM_ARC_AUX1_SPECIAL_SECTION 0x1180

#define mmNIC3_QM1_BASE 0x1000007FFD5BA000ull
#define NIC3_QM1_MAX_OFFSET 0x1000
#define NIC3_QM1_SECTION 0x9000

#define mmNIC3_QM1_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFD5BA900ull
#define NIC3_QM1_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define NIC3_QM1_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmNIC3_QM1_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFD5BA908ull
#define NIC3_QM1_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define NIC3_QM1_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmNIC3_QM1_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFD5BA910ull
#define NIC3_QM1_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define NIC3_QM1_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmNIC3_QM1_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFD5BA918ull
#define NIC3_QM1_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define NIC3_QM1_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmNIC3_QM1_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFD5BA920ull
#define NIC3_QM1_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define NIC3_QM1_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmNIC3_QM1_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFD5BA928ull
#define NIC3_QM1_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define NIC3_QM1_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmNIC3_QM1_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFD5BA930ull
#define NIC3_QM1_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define NIC3_QM1_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmNIC3_QM1_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFD5BA938ull
#define NIC3_QM1_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define NIC3_QM1_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmNIC3_QM1_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFD5BA940ull
#define NIC3_QM1_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define NIC3_QM1_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmNIC3_QM1_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFD5BA948ull
#define NIC3_QM1_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define NIC3_QM1_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmNIC3_QM1_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFD5BA950ull
#define NIC3_QM1_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define NIC3_QM1_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmNIC3_QM1_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFD5BA958ull
#define NIC3_QM1_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define NIC3_QM1_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmNIC3_QM1_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFD5BA960ull
#define NIC3_QM1_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define NIC3_QM1_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmNIC3_QM1_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFD5BA968ull
#define NIC3_QM1_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define NIC3_QM1_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmNIC3_QM1_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFD5BA970ull
#define NIC3_QM1_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define NIC3_QM1_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmNIC3_QM1_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFD5BA978ull
#define NIC3_QM1_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define NIC3_QM1_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmNIC3_QM1_AXUSER_SECURED_BASE 0x1000007FFD5BAB00ull
#define NIC3_QM1_AXUSER_SECURED_MAX_OFFSET 0x5000
#define NIC3_QM1_AXUSER_SECURED_SECTION 0x8000

#define mmNIC3_QM1_AXUSER_NONSECURED_BASE 0x1000007FFD5BAB80ull
#define NIC3_QM1_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define NIC3_QM1_AXUSER_NONSECURED_SECTION 0x8000

#define mmNIC3_QM1_DBG_HBW_BASE 0x1000007FFD5BAC00ull
#define NIC3_QM1_DBG_HBW_MAX_OFFSET 0x5800
#define NIC3_QM1_DBG_HBW_SECTION 0x8000

#define mmNIC3_QM1_DBG_LBW_BASE 0x1000007FFD5BAC80ull
#define NIC3_QM1_DBG_LBW_MAX_OFFSET 0x5800
#define NIC3_QM1_DBG_LBW_SECTION 0x1000

#define mmNIC3_QM1_CGM_BASE 0x1000007FFD5BAD80ull
#define NIC3_QM1_CGM_MAX_OFFSET 0xC000
#define NIC3_QM1_CGM_SECTION 0x1000

#define mmNIC3_QM1_SPECIAL_BASE 0x1000007FFD5BAE80ull
#define NIC3_QM1_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_QM1_SPECIAL_SECTION 0x4180

#define mmNIC3_QPC1_BASE 0x1000007FFD5BF000ull
#define NIC3_QPC1_MAX_OFFSET 0x1000
#define NIC3_QPC1_SECTION 0x7200

#define mmNIC3_QPC1_DBFIFO0_CI_UPD_ADDR_BASE 0x1000007FFD5BF720ull
#define NIC3_QPC1_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC1_DBFIFO1_CI_UPD_ADDR_BASE 0x1000007FFD5BF728ull
#define NIC3_QPC1_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC1_DBFIFO2_CI_UPD_ADDR_BASE 0x1000007FFD5BF730ull
#define NIC3_QPC1_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC1_DBFIFO3_CI_UPD_ADDR_BASE 0x1000007FFD5BF738ull
#define NIC3_QPC1_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC1_DBFIFO4_CI_UPD_ADDR_BASE 0x1000007FFD5BF740ull
#define NIC3_QPC1_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC1_DBFIFO5_CI_UPD_ADDR_BASE 0x1000007FFD5BF748ull
#define NIC3_QPC1_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC1_DBFIFO6_CI_UPD_ADDR_BASE 0x1000007FFD5BF750ull
#define NIC3_QPC1_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC1_DBFIFO7_CI_UPD_ADDR_BASE 0x1000007FFD5BF758ull
#define NIC3_QPC1_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC1_DBFIFO8_CI_UPD_ADDR_BASE 0x1000007FFD5BF760ull
#define NIC3_QPC1_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC1_DBFIFO9_CI_UPD_ADDR_BASE 0x1000007FFD5BF768ull
#define NIC3_QPC1_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC1_DBFIFO10_CI_UPD_ADDR_BASE 0x1000007FFD5BF770ull
#define NIC3_QPC1_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC1_DBFIFO11_CI_UPD_ADDR_BASE 0x1000007FFD5BF778ull
#define NIC3_QPC1_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC1_DBFIFO12_CI_UPD_ADDR_BASE 0x1000007FFD5BF780ull
#define NIC3_QPC1_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC1_DBFIFO13_CI_UPD_ADDR_BASE 0x1000007FFD5BF788ull
#define NIC3_QPC1_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC1_DBFIFO14_CI_UPD_ADDR_BASE 0x1000007FFD5BF790ull
#define NIC3_QPC1_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC1_DBFIFO15_CI_UPD_ADDR_BASE 0x1000007FFD5BF798ull
#define NIC3_QPC1_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC1_DBFIFO16_CI_UPD_ADDR_BASE 0x1000007FFD5BF7A0ull
#define NIC3_QPC1_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC1_DBFIFO17_CI_UPD_ADDR_BASE 0x1000007FFD5BF7A8ull
#define NIC3_QPC1_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC1_DBFIFO18_CI_UPD_ADDR_BASE 0x1000007FFD5BF7B0ull
#define NIC3_QPC1_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC1_DBFIFO19_CI_UPD_ADDR_BASE 0x1000007FFD5BF7B8ull
#define NIC3_QPC1_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC1_DBFIFO20_CI_UPD_ADDR_BASE 0x1000007FFD5BF7C0ull
#define NIC3_QPC1_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC1_DBFIFO21_CI_UPD_ADDR_BASE 0x1000007FFD5BF7C8ull
#define NIC3_QPC1_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC1_DBFIFO22_CI_UPD_ADDR_BASE 0x1000007FFD5BF7D0ull
#define NIC3_QPC1_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC1_DBFIFO23_CI_UPD_ADDR_BASE 0x1000007FFD5BF7D8ull
#define NIC3_QPC1_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC1_DBFIFO24_CI_UPD_ADDR_BASE 0x1000007FFD5BF7E0ull
#define NIC3_QPC1_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC1_DBFIFO25_CI_UPD_ADDR_BASE 0x1000007FFD5BF7E8ull
#define NIC3_QPC1_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC1_DBFIFO26_CI_UPD_ADDR_BASE 0x1000007FFD5BF7F0ull
#define NIC3_QPC1_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC1_DBFIFO27_CI_UPD_ADDR_BASE 0x1000007FFD5BF7F8ull
#define NIC3_QPC1_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC1_DBFIFO28_CI_UPD_ADDR_BASE 0x1000007FFD5BF800ull
#define NIC3_QPC1_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC1_DBFIFO29_CI_UPD_ADDR_BASE 0x1000007FFD5BF808ull
#define NIC3_QPC1_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC1_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x1000007FFD5BF810ull
#define NIC3_QPC1_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC3_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x1000007FFD5BF818ull
#define NIC3_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680

#define mmNIC3_QPC1_AXUSER_CONG_QUE_BASE 0x1000007FFD5BFB80ull
#define NIC3_QPC1_AXUSER_CONG_QUE_MAX_OFFSET 0x5000
#define NIC3_QPC1_AXUSER_CONG_QUE_SECTION 0x6000

#define mmNIC3_QPC1_AXUSER_RXWQE_BASE 0x1000007FFD5BFBE0ull
#define NIC3_QPC1_AXUSER_RXWQE_MAX_OFFSET 0x5000
#define NIC3_QPC1_AXUSER_RXWQE_SECTION 0x6000

#define mmNIC3_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x1000007FFD5BFC40ull
#define NIC3_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC3_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000

#define mmNIC3_QPC1_AXUSER_DB_FIFO_BASE 0x1000007FFD5BFCA0ull
#define NIC3_QPC1_AXUSER_DB_FIFO_MAX_OFFSET 0x5000
#define NIC3_QPC1_AXUSER_DB_FIFO_SECTION 0x6000

#define mmNIC3_QPC1_AXUSER_EV_QUE_LBW_INTR_BASE 0x1000007FFD5BFD00ull
#define NIC3_QPC1_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000
#define NIC3_QPC1_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000

#define mmNIC3_QPC1_AXUSER_ERR_FIFO_BASE 0x1000007FFD5BFD60ull
#define NIC3_QPC1_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000
#define NIC3_QPC1_AXUSER_ERR_FIFO_SECTION 0x6000

#define mmNIC3_QPC1_AXUSER_QPC_RESP_BASE 0x1000007FFD5BFDC0ull
#define NIC3_QPC1_AXUSER_QPC_RESP_MAX_OFFSET 0x5000
#define NIC3_QPC1_AXUSER_QPC_RESP_SECTION 0x6000

#define mmNIC3_QPC1_AXUSER_QPC_REQ_BASE 0x1000007FFD5BFE20ull
#define NIC3_QPC1_AXUSER_QPC_REQ_MAX_OFFSET 0x5000
#define NIC3_QPC1_AXUSER_QPC_REQ_SECTION 0x6000

#define mmNIC3_QPC1_SPECIAL_BASE 0x1000007FFD5BFE80ull
#define NIC3_QPC1_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_QPC1_SPECIAL_SECTION 0x8180

#define mmNIC3_TMR_BASE 0x1000007FFD5C8000ull
#define NIC3_TMR_MAX_OFFSET 0x1000
#define NIC3_TMR_SECTION 0xD600

#define mmNIC3_TMR_AXUSER_TMR_FREE_LIST_BASE 0x1000007FFD5C8D60ull
#define NIC3_TMR_AXUSER_TMR_FREE_LIST_MAX_OFFSET 0x5000
#define NIC3_TMR_AXUSER_TMR_FREE_LIST_SECTION 0x6000

#define mmNIC3_TMR_AXUSER_TMR_FIFO_BASE 0x1000007FFD5C8DC0ull
#define NIC3_TMR_AXUSER_TMR_FIFO_MAX_OFFSET 0x5000
#define NIC3_TMR_AXUSER_TMR_FIFO_SECTION 0x6000

#define mmNIC3_TMR_AXUSER_TMR_FSM_BASE 0x1000007FFD5C8E20ull
#define NIC3_TMR_AXUSER_TMR_FSM_MAX_OFFSET 0x5000
#define NIC3_TMR_AXUSER_TMR_FSM_SECTION 0x6000

#define mmNIC3_TMR_SPECIAL_BASE 0x1000007FFD5C8E80ull
#define NIC3_TMR_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_TMR_SPECIAL_SECTION 0x1800

#define mmNIC3_RXB_CORE_BASE 0x1000007FFD5C9000ull
#define NIC3_RXB_CORE_MAX_OFFSET 0x1000
#define NIC3_RXB_CORE_SECTION 0x6100

#define mmNIC3_RXB_CORE_SCT_AWUSER_BASE 0x1000007FFD5C9610ull
#define NIC3_RXB_CORE_SCT_AWUSER_MAX_OFFSET 0x5000
#define NIC3_RXB_CORE_SCT_AWUSER_SECTION 0x8700

#define mmNIC3_RXB_CORE_SPECIAL_BASE 0x1000007FFD5C9E80ull
#define NIC3_RXB_CORE_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_RXB_CORE_SPECIAL_SECTION 0x1800

#define mmNIC3_RXE0_BASE 0x1000007FFD5CA000ull
#define NIC3_RXE0_MAX_OFFSET 0x1000
#define NIC3_RXE0_SECTION 0x9000

#define mmNIC3_RXE0_WQE_ARUSER_BASE 0x1000007FFD5CA900ull
#define NIC3_RXE0_WQE_ARUSER_MAX_OFFSET 0x5000
#define NIC3_RXE0_WQE_ARUSER_SECTION 0x5800

#define mmNIC3_RXE0_SPECIAL_BASE 0x1000007FFD5CAE80ull
#define NIC3_RXE0_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_RXE0_SPECIAL_SECTION 0x1800

#define mmNIC3_RXE1_BASE 0x1000007FFD5CB000ull
#define NIC3_RXE1_MAX_OFFSET 0x1000
#define NIC3_RXE1_SECTION 0x9000

#define mmNIC3_RXE1_WQE_ARUSER_BASE 0x1000007FFD5CB900ull
#define NIC3_RXE1_WQE_ARUSER_MAX_OFFSET 0x5000
#define NIC3_RXE1_WQE_ARUSER_SECTION 0x5800

#define mmNIC3_RXE1_SPECIAL_BASE 0x1000007FFD5CBE80ull
#define NIC3_RXE1_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_RXE1_SPECIAL_SECTION 0x1800

#define mmNIC3_RXE0_AXUSER_AXUSER_CQ0_BASE 0x1000007FFD5CC000ull
#define NIC3_RXE0_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000
#define NIC3_RXE0_AXUSER_AXUSER_CQ0_SECTION 0x5000

#define mmNIC3_RXE0_AXUSER_AXUSER_CQ1_BASE 0x1000007FFD5CC050ull
#define NIC3_RXE0_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000
#define NIC3_RXE0_AXUSER_AXUSER_CQ1_SECTION 0x5000

#define mmNIC3_RXE0_AXUSER_AXUSER_CQ2_BASE 0x1000007FFD5CC0A0ull
#define NIC3_RXE0_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000
#define NIC3_RXE0_AXUSER_AXUSER_CQ2_SECTION 0x5000

#define mmNIC3_RXE0_AXUSER_AXUSER_CQ3_BASE 0x1000007FFD5CC0F0ull
#define NIC3_RXE0_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000
#define NIC3_RXE0_AXUSER_AXUSER_CQ3_SECTION 0x5000

#define mmNIC3_RXE0_AXUSER_AXUSER_CQ4_BASE 0x1000007FFD5CC140ull
#define NIC3_RXE0_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000
#define NIC3_RXE0_AXUSER_AXUSER_CQ4_SECTION 0x5000

#define mmNIC3_RXE0_AXUSER_AXUSER_CQ5_BASE 0x1000007FFD5CC190ull
#define NIC3_RXE0_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000
#define NIC3_RXE0_AXUSER_AXUSER_CQ5_SECTION 0x5000

#define mmNIC3_RXE0_AXUSER_AXUSER_CQ6_BASE 0x1000007FFD5CC1E0ull
#define NIC3_RXE0_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000
#define NIC3_RXE0_AXUSER_AXUSER_CQ6_SECTION 0x5000

#define mmNIC3_RXE0_AXUSER_AXUSER_CQ7_BASE 0x1000007FFD5CC230ull
#define NIC3_RXE0_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000
#define NIC3_RXE0_AXUSER_AXUSER_CQ7_SECTION 0x5000

#define mmNIC3_RXE0_AXUSER_AXUSER_CQ8_BASE 0x1000007FFD5CC280ull
#define NIC3_RXE0_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000
#define NIC3_RXE0_AXUSER_AXUSER_CQ8_SECTION 0x5000

#define mmNIC3_RXE0_AXUSER_AXUSER_CQ9_BASE 0x1000007FFD5CC2D0ull
#define NIC3_RXE0_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000
#define NIC3_RXE0_AXUSER_AXUSER_CQ9_SECTION 0x5000

#define mmNIC3_RXE0_AXUSER_AXUSER_CQ10_BASE 0x1000007FFD5CC320ull
#define NIC3_RXE0_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000
#define NIC3_RXE0_AXUSER_AXUSER_CQ10_SECTION 0x5000

#define mmNIC3_RXE0_AXUSER_AXUSER_CQ11_BASE 0x1000007FFD5CC370ull
#define NIC3_RXE0_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000
#define NIC3_RXE0_AXUSER_AXUSER_CQ11_SECTION 0x5000

#define mmNIC3_RXE0_AXUSER_AXUSER_CQ12_BASE 0x1000007FFD5CC3C0ull
#define NIC3_RXE0_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000
#define NIC3_RXE0_AXUSER_AXUSER_CQ12_SECTION 0x5000

#define mmNIC3_RXE0_AXUSER_AXUSER_CQ13_BASE 0x1000007FFD5CC410ull
#define NIC3_RXE0_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000
#define NIC3_RXE0_AXUSER_AXUSER_CQ13_SECTION 0x5000

#define mmNIC3_RXE0_AXUSER_AXUSER_CQ14_BASE 0x1000007FFD5CC460ull
#define NIC3_RXE0_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000
#define NIC3_RXE0_AXUSER_AXUSER_CQ14_SECTION 0x5000

#define mmNIC3_RXE0_AXUSER_AXUSER_CQ15_BASE 0x1000007FFD5CC4B0ull
#define NIC3_RXE0_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000
#define NIC3_RXE0_AXUSER_AXUSER_CQ15_SECTION 0x5000

#define mmNIC3_RXE0_AXUSER_AXUSER_CQ16_BASE 0x1000007FFD5CC500ull
#define NIC3_RXE0_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000
#define NIC3_RXE0_AXUSER_AXUSER_CQ16_SECTION 0x5000

#define mmNIC3_RXE0_AXUSER_AXUSER_CQ17_BASE 0x1000007FFD5CC550ull
#define NIC3_RXE0_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000
#define NIC3_RXE0_AXUSER_AXUSER_CQ17_SECTION 0x5000

#define mmNIC3_RXE0_AXUSER_AXUSER_CQ18_BASE 0x1000007FFD5CC5A0ull
#define NIC3_RXE0_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000
#define NIC3_RXE0_AXUSER_AXUSER_CQ18_SECTION 0x5000

#define mmNIC3_RXE0_AXUSER_AXUSER_CQ19_BASE 0x1000007FFD5CC5F0ull
#define NIC3_RXE0_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000
#define NIC3_RXE0_AXUSER_AXUSER_CQ19_SECTION 0x5000

#define mmNIC3_RXE0_AXUSER_AXUSER_CQ20_BASE 0x1000007FFD5CC640ull
#define NIC3_RXE0_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000
#define NIC3_RXE0_AXUSER_AXUSER_CQ20_SECTION 0x5000

#define mmNIC3_RXE0_AXUSER_AXUSER_CQ21_BASE 0x1000007FFD5CC690ull
#define NIC3_RXE0_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000
#define NIC3_RXE0_AXUSER_AXUSER_CQ21_SECTION 0x5000

#define mmNIC3_RXE0_AXUSER_AXUSER_CQ22_BASE 0x1000007FFD5CC6E0ull
#define NIC3_RXE0_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000
#define NIC3_RXE0_AXUSER_AXUSER_CQ22_SECTION 0x5000

#define mmNIC3_RXE0_AXUSER_AXUSER_CQ23_BASE 0x1000007FFD5CC730ull
#define NIC3_RXE0_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000
#define NIC3_RXE0_AXUSER_AXUSER_CQ23_SECTION 0x5000

#define mmNIC3_RXE0_AXUSER_AXUSER_CQ24_BASE 0x1000007FFD5CC780ull
#define NIC3_RXE0_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000
#define NIC3_RXE0_AXUSER_AXUSER_CQ24_SECTION 0x5000

#define mmNIC3_RXE0_AXUSER_AXUSER_CQ25_BASE 0x1000007FFD5CC7D0ull
#define NIC3_RXE0_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000
#define NIC3_RXE0_AXUSER_AXUSER_CQ25_SECTION 0x5000

#define mmNIC3_RXE0_AXUSER_AXUSER_CQ26_BASE 0x1000007FFD5CC820ull
#define NIC3_RXE0_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000
#define NIC3_RXE0_AXUSER_AXUSER_CQ26_SECTION 0x5000

#define mmNIC3_RXE0_AXUSER_AXUSER_CQ27_BASE 0x1000007FFD5CC870ull
#define NIC3_RXE0_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000
#define NIC3_RXE0_AXUSER_AXUSER_CQ27_SECTION 0x5000

#define mmNIC3_RXE0_AXUSER_AXUSER_CQ28_BASE 0x1000007FFD5CC8C0ull
#define NIC3_RXE0_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000
#define NIC3_RXE0_AXUSER_AXUSER_CQ28_SECTION 0x5000

#define mmNIC3_RXE0_AXUSER_AXUSER_CQ29_BASE 0x1000007FFD5CC910ull
#define NIC3_RXE0_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000
#define NIC3_RXE0_AXUSER_AXUSER_CQ29_SECTION 0x5000

#define mmNIC3_RXE0_AXUSER_AXUSER_CQ30_BASE 0x1000007FFD5CC960ull
#define NIC3_RXE0_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000
#define NIC3_RXE0_AXUSER_AXUSER_CQ30_SECTION 0x5000

#define mmNIC3_RXE0_AXUSER_AXUSER_CQ31_BASE 0x1000007FFD5CC9B0ull
#define NIC3_RXE0_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000
#define NIC3_RXE0_AXUSER_AXUSER_CQ31_SECTION 0x4D00

#define mmNIC3_RXE0_AXUSER_SPECIAL_BASE 0x1000007FFD5CCE80ull
#define NIC3_RXE0_AXUSER_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_RXE0_AXUSER_SPECIAL_SECTION 0x1800

#define mmNIC3_RXE1_AXUSER_AXUSER_CQ0_BASE 0x1000007FFD5CD000ull
#define NIC3_RXE1_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000
#define NIC3_RXE1_AXUSER_AXUSER_CQ0_SECTION 0x5000

#define mmNIC3_RXE1_AXUSER_AXUSER_CQ1_BASE 0x1000007FFD5CD050ull
#define NIC3_RXE1_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000
#define NIC3_RXE1_AXUSER_AXUSER_CQ1_SECTION 0x5000

#define mmNIC3_RXE1_AXUSER_AXUSER_CQ2_BASE 0x1000007FFD5CD0A0ull
#define NIC3_RXE1_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000
#define NIC3_RXE1_AXUSER_AXUSER_CQ2_SECTION 0x5000

#define mmNIC3_RXE1_AXUSER_AXUSER_CQ3_BASE 0x1000007FFD5CD0F0ull
#define NIC3_RXE1_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000
#define NIC3_RXE1_AXUSER_AXUSER_CQ3_SECTION 0x5000

#define mmNIC3_RXE1_AXUSER_AXUSER_CQ4_BASE 0x1000007FFD5CD140ull
#define NIC3_RXE1_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000
#define NIC3_RXE1_AXUSER_AXUSER_CQ4_SECTION 0x5000

#define mmNIC3_RXE1_AXUSER_AXUSER_CQ5_BASE 0x1000007FFD5CD190ull
#define NIC3_RXE1_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000
#define NIC3_RXE1_AXUSER_AXUSER_CQ5_SECTION 0x5000

#define mmNIC3_RXE1_AXUSER_AXUSER_CQ6_BASE 0x1000007FFD5CD1E0ull
#define NIC3_RXE1_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000
#define NIC3_RXE1_AXUSER_AXUSER_CQ6_SECTION 0x5000

#define mmNIC3_RXE1_AXUSER_AXUSER_CQ7_BASE 0x1000007FFD5CD230ull
#define NIC3_RXE1_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000
#define NIC3_RXE1_AXUSER_AXUSER_CQ7_SECTION 0x5000

#define mmNIC3_RXE1_AXUSER_AXUSER_CQ8_BASE 0x1000007FFD5CD280ull
#define NIC3_RXE1_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000
#define NIC3_RXE1_AXUSER_AXUSER_CQ8_SECTION 0x5000

#define mmNIC3_RXE1_AXUSER_AXUSER_CQ9_BASE 0x1000007FFD5CD2D0ull
#define NIC3_RXE1_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000
#define NIC3_RXE1_AXUSER_AXUSER_CQ9_SECTION 0x5000

#define mmNIC3_RXE1_AXUSER_AXUSER_CQ10_BASE 0x1000007FFD5CD320ull
#define NIC3_RXE1_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000
#define NIC3_RXE1_AXUSER_AXUSER_CQ10_SECTION 0x5000

#define mmNIC3_RXE1_AXUSER_AXUSER_CQ11_BASE 0x1000007FFD5CD370ull
#define NIC3_RXE1_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000
#define NIC3_RXE1_AXUSER_AXUSER_CQ11_SECTION 0x5000

#define mmNIC3_RXE1_AXUSER_AXUSER_CQ12_BASE 0x1000007FFD5CD3C0ull
#define NIC3_RXE1_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000
#define NIC3_RXE1_AXUSER_AXUSER_CQ12_SECTION 0x5000

#define mmNIC3_RXE1_AXUSER_AXUSER_CQ13_BASE 0x1000007FFD5CD410ull
#define NIC3_RXE1_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000
#define NIC3_RXE1_AXUSER_AXUSER_CQ13_SECTION 0x5000

#define mmNIC3_RXE1_AXUSER_AXUSER_CQ14_BASE 0x1000007FFD5CD460ull
#define NIC3_RXE1_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000
#define NIC3_RXE1_AXUSER_AXUSER_CQ14_SECTION 0x5000

#define mmNIC3_RXE1_AXUSER_AXUSER_CQ15_BASE 0x1000007FFD5CD4B0ull
#define NIC3_RXE1_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000
#define NIC3_RXE1_AXUSER_AXUSER_CQ15_SECTION 0x5000

#define mmNIC3_RXE1_AXUSER_AXUSER_CQ16_BASE 0x1000007FFD5CD500ull
#define NIC3_RXE1_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000
#define NIC3_RXE1_AXUSER_AXUSER_CQ16_SECTION 0x5000

#define mmNIC3_RXE1_AXUSER_AXUSER_CQ17_BASE 0x1000007FFD5CD550ull
#define NIC3_RXE1_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000
#define NIC3_RXE1_AXUSER_AXUSER_CQ17_SECTION 0x5000

#define mmNIC3_RXE1_AXUSER_AXUSER_CQ18_BASE 0x1000007FFD5CD5A0ull
#define NIC3_RXE1_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000
#define NIC3_RXE1_AXUSER_AXUSER_CQ18_SECTION 0x5000

#define mmNIC3_RXE1_AXUSER_AXUSER_CQ19_BASE 0x1000007FFD5CD5F0ull
#define NIC3_RXE1_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000
#define NIC3_RXE1_AXUSER_AXUSER_CQ19_SECTION 0x5000

#define mmNIC3_RXE1_AXUSER_AXUSER_CQ20_BASE 0x1000007FFD5CD640ull
#define NIC3_RXE1_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000
#define NIC3_RXE1_AXUSER_AXUSER_CQ20_SECTION 0x5000

#define mmNIC3_RXE1_AXUSER_AXUSER_CQ21_BASE 0x1000007FFD5CD690ull
#define NIC3_RXE1_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000
#define NIC3_RXE1_AXUSER_AXUSER_CQ21_SECTION 0x5000

#define mmNIC3_RXE1_AXUSER_AXUSER_CQ22_BASE 0x1000007FFD5CD6E0ull
#define NIC3_RXE1_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000
#define NIC3_RXE1_AXUSER_AXUSER_CQ22_SECTION 0x5000

#define mmNIC3_RXE1_AXUSER_AXUSER_CQ23_BASE 0x1000007FFD5CD730ull
#define NIC3_RXE1_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000
#define NIC3_RXE1_AXUSER_AXUSER_CQ23_SECTION 0x5000

#define mmNIC3_RXE1_AXUSER_AXUSER_CQ24_BASE 0x1000007FFD5CD780ull
#define NIC3_RXE1_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000
#define NIC3_RXE1_AXUSER_AXUSER_CQ24_SECTION 0x5000

#define mmNIC3_RXE1_AXUSER_AXUSER_CQ25_BASE 0x1000007FFD5CD7D0ull
#define NIC3_RXE1_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000
#define NIC3_RXE1_AXUSER_AXUSER_CQ25_SECTION 0x5000

#define mmNIC3_RXE1_AXUSER_AXUSER_CQ26_BASE 0x1000007FFD5CD820ull
#define NIC3_RXE1_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000
#define NIC3_RXE1_AXUSER_AXUSER_CQ26_SECTION 0x5000

#define mmNIC3_RXE1_AXUSER_AXUSER_CQ27_BASE 0x1000007FFD5CD870ull
#define NIC3_RXE1_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000
#define NIC3_RXE1_AXUSER_AXUSER_CQ27_SECTION 0x5000

#define mmNIC3_RXE1_AXUSER_AXUSER_CQ28_BASE 0x1000007FFD5CD8C0ull
#define NIC3_RXE1_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000
#define NIC3_RXE1_AXUSER_AXUSER_CQ28_SECTION 0x5000

#define mmNIC3_RXE1_AXUSER_AXUSER_CQ29_BASE 0x1000007FFD5CD910ull
#define NIC3_RXE1_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000
#define NIC3_RXE1_AXUSER_AXUSER_CQ29_SECTION 0x5000

#define mmNIC3_RXE1_AXUSER_AXUSER_CQ30_BASE 0x1000007FFD5CD960ull
#define NIC3_RXE1_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000
#define NIC3_RXE1_AXUSER_AXUSER_CQ30_SECTION 0x5000

#define mmNIC3_RXE1_AXUSER_AXUSER_CQ31_BASE 0x1000007FFD5CD9B0ull
#define NIC3_RXE1_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000
#define NIC3_RXE1_AXUSER_AXUSER_CQ31_SECTION 0x4D00

#define mmNIC3_RXE1_AXUSER_SPECIAL_BASE 0x1000007FFD5CDE80ull
#define NIC3_RXE1_AXUSER_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_RXE1_AXUSER_SPECIAL_SECTION 0x2180

#define mmNIC3_TXS0_BASE 0x1000007FFD5D0000ull
#define NIC3_TXS0_MAX_OFFSET 0x1000
#define NIC3_TXS0_SECTION 0xE800

#define mmNIC3_TXS0_SPECIAL_BASE 0x1000007FFD5D0E80ull
#define NIC3_TXS0_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_TXS0_SPECIAL_SECTION 0x1800

#define mmNIC3_TXS1_BASE 0x1000007FFD5D1000ull
#define NIC3_TXS1_MAX_OFFSET 0x1000
#define NIC3_TXS1_SECTION 0xE800

#define mmNIC3_TXS1_SPECIAL_BASE 0x1000007FFD5D1E80ull
#define NIC3_TXS1_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_TXS1_SPECIAL_SECTION 0x1800

#define mmNIC3_TXE0_BASE 0x1000007FFD5D2000ull
#define NIC3_TXE0_MAX_OFFSET 0x1000
#define NIC3_TXE0_SECTION 0xE800

#define mmNIC3_TXE0_SPECIAL_BASE 0x1000007FFD5D2E80ull
#define NIC3_TXE0_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_TXE0_SPECIAL_SECTION 0x1800

#define mmNIC3_TXE1_BASE 0x1000007FFD5D3000ull
#define NIC3_TXE1_MAX_OFFSET 0x1000
#define NIC3_TXE1_SECTION 0xE800

#define mmNIC3_TXE1_SPECIAL_BASE 0x1000007FFD5D3E80ull
#define NIC3_TXE1_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_TXE1_SPECIAL_SECTION 0x1800

#define mmNIC3_TXB_BASE 0x1000007FFD5D4000ull
#define NIC3_TXB_MAX_OFFSET 0x1000
#define NIC3_TXB_SECTION 0xE800

#define mmNIC3_TXB_SPECIAL_BASE 0x1000007FFD5D4E80ull
#define NIC3_TXB_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_TXB_SPECIAL_SECTION 0x1800

#define mmNIC3_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFD5D5000ull
#define NIC3_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define NIC3_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmNIC3_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFD5D5200ull
#define NIC3_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define NIC3_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmNIC3_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFD5D5400ull
#define NIC3_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define NIC3_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmNIC3_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFD5D5600ull
#define NIC3_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define NIC3_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmNIC3_MSTR_IF_E2E_CRDT_BASE 0x1000007FFD5D5800ull
#define NIC3_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define NIC3_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmNIC3_MSTR_IF_AXUSER_BASE 0x1000007FFD5D5A80ull
#define NIC3_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define NIC3_MSTR_IF_AXUSER_SECTION 0x8000

#define mmNIC3_MSTR_IF_DBG_HBW_BASE 0x1000007FFD5D5B00ull
#define NIC3_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define NIC3_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmNIC3_MSTR_IF_DBG_LBW_BASE 0x1000007FFD5D5B80ull
#define NIC3_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define NIC3_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmNIC3_MSTR_IF_CORE_HBW_BASE 0x1000007FFD5D5C00ull
#define NIC3_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define NIC3_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmNIC3_MSTR_IF_CORE_LBW_BASE 0x1000007FFD5D5D80ull
#define NIC3_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define NIC3_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmNIC3_MSTR_IF_SPECIAL_BASE 0x1000007FFD5D5E80ull
#define NIC3_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmNIC3_TX_AXUSER_BASE 0x1000007FFD5D6000ull
#define NIC3_TX_AXUSER_MAX_OFFSET 0x5000
#define NIC3_TX_AXUSER_SECTION 0x2000

#define mmNIC3_SERDES0_BASE 0x1000007FFD5D8000ull
#define NIC3_SERDES0_MAX_OFFSET 0x3E40
#define NIC3_SERDES0_SECTION 0x4000

#define mmNIC3_SERDES1_BASE 0x1000007FFD5DC000ull
#define NIC3_SERDES1_MAX_OFFSET 0x3E40
#define NIC3_SERDES1_SECTION 0x4000

#define mmNIC3_PHY_BASE 0x1000007FFD5E0000ull
#define NIC3_PHY_MAX_OFFSET 0x1000
#define NIC3_PHY_SECTION 0xE800

#define mmNIC3_PHY_SPECIAL_BASE 0x1000007FFD5E0E80ull
#define NIC3_PHY_SPECIAL_MAX_OFFSET 0x1800
#define NIC3_PHY_SPECIAL_SECTION 0x7180

#define mmPRT3_MAC_AUX_BASE 0x1000007FFD5E8000ull
#define PRT3_MAC_AUX_MAX_OFFSET 0x1000
#define PRT3_MAC_AUX_SECTION 0xE800

#define mmPRT3_MAC_AUX_SPECIAL_BASE 0x1000007FFD5E8E80ull
#define PRT3_MAC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define PRT3_MAC_AUX_SPECIAL_SECTION 0x1800

#define mmPRT3_MAC_CORE_BASE 0x1000007FFD5E9000ull
#define PRT3_MAC_CORE_MAX_OFFSET 0x1000
#define PRT3_MAC_CORE_SECTION 0xE800

#define mmPRT3_MAC_CORE_SPECIAL_BASE 0x1000007FFD5E9E80ull
#define PRT3_MAC_CORE_SPECIAL_MAX_OFFSET 0x1800
#define PRT3_MAC_CORE_SPECIAL_SECTION 0x1800

#define mmNIC3_MAC_RS_FEC_BASE 0x1000007FFD5EA000ull
#define NIC3_MAC_RS_FEC_MAX_OFFSET 0x2DC0
#define NIC3_MAC_RS_FEC_SECTION 0x1000

#define mmNIC3_MAC_GLOB_STAT_NIC_MAC_STAT_BASE 0x1000007FFD5EB000ull
#define NIC3_MAC_GLOB_STAT_NIC_MAC_STAT_MAX_OFFSET 0x4D00
#define NIC3_MAC_GLOB_STAT_NIC_MAC_STAT_SECTION 0x8000

#define mmNIC3_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_BASE 0x1000007FFD5EB800ull
#define NIC3_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_MAX_OFFSET 0x1EC0
#define NIC3_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_SECTION 0x8000

#define mmNIC3_MAC_CH0_MAC_PCS_BASE 0x1000007FFD5EC000ull
#define NIC3_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC3_MAC_CH0_MAC_PCS_SECTION 0x4000

#define mmNIC3_MAC_CH0_MAC_128_BASE 0x1000007FFD5EC400ull
#define NIC3_MAC_CH0_MAC_128_MAX_OFFSET 0xA400
#define NIC3_MAC_CH0_MAC_128_SECTION 0x4000

#define mmNIC3_MAC_CH0_MAC_AN_BASE 0x1000007FFD5EC800ull
#define NIC3_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400
#define NIC3_MAC_CH0_MAC_AN_SECTION 0x8000

#define mmNIC3_MAC_CH1_MAC_PCS_BASE 0x1000007FFD5ED000ull
#define NIC3_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC3_MAC_CH1_MAC_PCS_SECTION 0x4000

#define mmNIC3_MAC_CH1_MAC_128_BASE 0x1000007FFD5ED400ull
#define NIC3_MAC_CH1_MAC_128_MAX_OFFSET 0xA400
#define NIC3_MAC_CH1_MAC_128_SECTION 0x4000

#define mmNIC3_MAC_CH1_MAC_AN_BASE 0x1000007FFD5ED800ull
#define NIC3_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400
#define NIC3_MAC_CH1_MAC_AN_SECTION 0x8000

#define mmNIC3_MAC_CH2_MAC_PCS_BASE 0x1000007FFD5EE000ull
#define NIC3_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC3_MAC_CH2_MAC_PCS_SECTION 0x4000

#define mmNIC3_MAC_CH2_MAC_128_BASE 0x1000007FFD5EE400ull
#define NIC3_MAC_CH2_MAC_128_MAX_OFFSET 0xA400
#define NIC3_MAC_CH2_MAC_128_SECTION 0x4000

#define mmNIC3_MAC_CH2_MAC_AN_BASE 0x1000007FFD5EE800ull
#define NIC3_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400
#define NIC3_MAC_CH2_MAC_AN_SECTION 0x8000

#define mmNIC3_MAC_CH3_MAC_PCS_BASE 0x1000007FFD5EF000ull
#define NIC3_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC3_MAC_CH3_MAC_PCS_SECTION 0x4000

#define mmNIC3_MAC_CH3_MAC_128_BASE 0x1000007FFD5EF400ull
#define NIC3_MAC_CH3_MAC_128_MAX_OFFSET 0xA400
#define NIC3_MAC_CH3_MAC_128_SECTION 0x4000

#define mmNIC3_MAC_CH3_MAC_AN_BASE 0x1000007FFD5EF800ull
#define NIC3_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400
#define NIC3_MAC_CH3_MAC_AN_SECTION 0x10800

#define mmNIC4_UMR0_0_UNSECURE_DOORBELL0_BASE 0x1000007FFD600000ull
#define NIC4_UMR0_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC4_UMR0_0_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC4_UMR0_0_UNSECURE_DOORBELL1_BASE 0x1000007FFD600080ull
#define NIC4_UMR0_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC4_UMR0_0_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC4_UMR0_0_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD600100ull
#define NIC4_UMR0_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMR0_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC4_UMR0_0_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD600180ull
#define NIC4_UMR0_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMR0_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC4_UMR0_0_SPECIAL_BASE 0x1000007FFD600E80ull
#define NIC4_UMR0_0_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_UMR0_0_SPECIAL_SECTION 0x1800

#define mmNIC4_UMR0_1_UNSECURE_DOORBELL0_BASE 0x1000007FFD601000ull
#define NIC4_UMR0_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC4_UMR0_1_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC4_UMR0_1_UNSECURE_DOORBELL1_BASE 0x1000007FFD601080ull
#define NIC4_UMR0_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC4_UMR0_1_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC4_UMR0_1_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD601100ull
#define NIC4_UMR0_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMR0_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC4_UMR0_1_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD601180ull
#define NIC4_UMR0_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMR0_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC4_UMR0_1_SPECIAL_BASE 0x1000007FFD601E80ull
#define NIC4_UMR0_1_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_UMR0_1_SPECIAL_SECTION 0x1800

#define mmNIC4_UMR0_2_UNSECURE_DOORBELL0_BASE 0x1000007FFD602000ull
#define NIC4_UMR0_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC4_UMR0_2_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC4_UMR0_2_UNSECURE_DOORBELL1_BASE 0x1000007FFD602080ull
#define NIC4_UMR0_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC4_UMR0_2_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC4_UMR0_2_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD602100ull
#define NIC4_UMR0_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMR0_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC4_UMR0_2_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD602180ull
#define NIC4_UMR0_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMR0_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC4_UMR0_2_SPECIAL_BASE 0x1000007FFD602E80ull
#define NIC4_UMR0_2_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_UMR0_2_SPECIAL_SECTION 0x1800

#define mmNIC4_UMR0_3_UNSECURE_DOORBELL0_BASE 0x1000007FFD603000ull
#define NIC4_UMR0_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC4_UMR0_3_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC4_UMR0_3_UNSECURE_DOORBELL1_BASE 0x1000007FFD603080ull
#define NIC4_UMR0_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC4_UMR0_3_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC4_UMR0_3_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD603100ull
#define NIC4_UMR0_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMR0_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC4_UMR0_3_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD603180ull
#define NIC4_UMR0_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMR0_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC4_UMR0_3_SPECIAL_BASE 0x1000007FFD603E80ull
#define NIC4_UMR0_3_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_UMR0_3_SPECIAL_SECTION 0x1800

#define mmNIC4_UMR0_4_UNSECURE_DOORBELL0_BASE 0x1000007FFD604000ull
#define NIC4_UMR0_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC4_UMR0_4_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC4_UMR0_4_UNSECURE_DOORBELL1_BASE 0x1000007FFD604080ull
#define NIC4_UMR0_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC4_UMR0_4_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC4_UMR0_4_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD604100ull
#define NIC4_UMR0_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMR0_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC4_UMR0_4_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD604180ull
#define NIC4_UMR0_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMR0_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC4_UMR0_4_SPECIAL_BASE 0x1000007FFD604E80ull
#define NIC4_UMR0_4_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_UMR0_4_SPECIAL_SECTION 0x1800

#define mmNIC4_UMR0_5_UNSECURE_DOORBELL0_BASE 0x1000007FFD605000ull
#define NIC4_UMR0_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC4_UMR0_5_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC4_UMR0_5_UNSECURE_DOORBELL1_BASE 0x1000007FFD605080ull
#define NIC4_UMR0_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC4_UMR0_5_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC4_UMR0_5_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD605100ull
#define NIC4_UMR0_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMR0_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC4_UMR0_5_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD605180ull
#define NIC4_UMR0_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMR0_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC4_UMR0_5_SPECIAL_BASE 0x1000007FFD605E80ull
#define NIC4_UMR0_5_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_UMR0_5_SPECIAL_SECTION 0x1800

#define mmNIC4_UMR0_6_UNSECURE_DOORBELL0_BASE 0x1000007FFD606000ull
#define NIC4_UMR0_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC4_UMR0_6_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC4_UMR0_6_UNSECURE_DOORBELL1_BASE 0x1000007FFD606080ull
#define NIC4_UMR0_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC4_UMR0_6_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC4_UMR0_6_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD606100ull
#define NIC4_UMR0_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMR0_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC4_UMR0_6_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD606180ull
#define NIC4_UMR0_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMR0_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC4_UMR0_6_SPECIAL_BASE 0x1000007FFD606E80ull
#define NIC4_UMR0_6_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_UMR0_6_SPECIAL_SECTION 0x1800

#define mmNIC4_UMR0_7_UNSECURE_DOORBELL0_BASE 0x1000007FFD607000ull
#define NIC4_UMR0_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC4_UMR0_7_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC4_UMR0_7_UNSECURE_DOORBELL1_BASE 0x1000007FFD607080ull
#define NIC4_UMR0_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC4_UMR0_7_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC4_UMR0_7_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD607100ull
#define NIC4_UMR0_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMR0_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC4_UMR0_7_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD607180ull
#define NIC4_UMR0_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMR0_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC4_UMR0_7_SPECIAL_BASE 0x1000007FFD607E80ull
#define NIC4_UMR0_7_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_UMR0_7_SPECIAL_SECTION 0x1800

#define mmNIC4_UMR0_8_UNSECURE_DOORBELL0_BASE 0x1000007FFD608000ull
#define NIC4_UMR0_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC4_UMR0_8_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC4_UMR0_8_UNSECURE_DOORBELL1_BASE 0x1000007FFD608080ull
#define NIC4_UMR0_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC4_UMR0_8_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC4_UMR0_8_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD608100ull
#define NIC4_UMR0_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMR0_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC4_UMR0_8_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD608180ull
#define NIC4_UMR0_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMR0_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC4_UMR0_8_SPECIAL_BASE 0x1000007FFD608E80ull
#define NIC4_UMR0_8_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_UMR0_8_SPECIAL_SECTION 0x1800

#define mmNIC4_UMR0_9_UNSECURE_DOORBELL0_BASE 0x1000007FFD609000ull
#define NIC4_UMR0_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC4_UMR0_9_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC4_UMR0_9_UNSECURE_DOORBELL1_BASE 0x1000007FFD609080ull
#define NIC4_UMR0_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC4_UMR0_9_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC4_UMR0_9_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD609100ull
#define NIC4_UMR0_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMR0_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC4_UMR0_9_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD609180ull
#define NIC4_UMR0_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMR0_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC4_UMR0_9_SPECIAL_BASE 0x1000007FFD609E80ull
#define NIC4_UMR0_9_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_UMR0_9_SPECIAL_SECTION 0x1800

#define mmNIC4_UMR0_10_UNSECURE_DOORBELL0_BASE 0x1000007FFD60A000ull
#define NIC4_UMR0_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC4_UMR0_10_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC4_UMR0_10_UNSECURE_DOORBELL1_BASE 0x1000007FFD60A080ull
#define NIC4_UMR0_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC4_UMR0_10_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC4_UMR0_10_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD60A100ull
#define NIC4_UMR0_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMR0_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC4_UMR0_10_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD60A180ull
#define NIC4_UMR0_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMR0_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC4_UMR0_10_SPECIAL_BASE 0x1000007FFD60AE80ull
#define NIC4_UMR0_10_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_UMR0_10_SPECIAL_SECTION 0x1800

#define mmNIC4_UMR0_11_UNSECURE_DOORBELL0_BASE 0x1000007FFD60B000ull
#define NIC4_UMR0_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC4_UMR0_11_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC4_UMR0_11_UNSECURE_DOORBELL1_BASE 0x1000007FFD60B080ull
#define NIC4_UMR0_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC4_UMR0_11_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC4_UMR0_11_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD60B100ull
#define NIC4_UMR0_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMR0_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC4_UMR0_11_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD60B180ull
#define NIC4_UMR0_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMR0_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC4_UMR0_11_SPECIAL_BASE 0x1000007FFD60BE80ull
#define NIC4_UMR0_11_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_UMR0_11_SPECIAL_SECTION 0x1800

#define mmNIC4_UMR0_12_UNSECURE_DOORBELL0_BASE 0x1000007FFD60C000ull
#define NIC4_UMR0_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC4_UMR0_12_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC4_UMR0_12_UNSECURE_DOORBELL1_BASE 0x1000007FFD60C080ull
#define NIC4_UMR0_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC4_UMR0_12_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC4_UMR0_12_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD60C100ull
#define NIC4_UMR0_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMR0_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC4_UMR0_12_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD60C180ull
#define NIC4_UMR0_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMR0_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC4_UMR0_12_SPECIAL_BASE 0x1000007FFD60CE80ull
#define NIC4_UMR0_12_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_UMR0_12_SPECIAL_SECTION 0x1800

#define mmNIC4_UMR0_13_UNSECURE_DOORBELL0_BASE 0x1000007FFD60D000ull
#define NIC4_UMR0_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC4_UMR0_13_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC4_UMR0_13_UNSECURE_DOORBELL1_BASE 0x1000007FFD60D080ull
#define NIC4_UMR0_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC4_UMR0_13_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC4_UMR0_13_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD60D100ull
#define NIC4_UMR0_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMR0_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC4_UMR0_13_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD60D180ull
#define NIC4_UMR0_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMR0_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC4_UMR0_13_SPECIAL_BASE 0x1000007FFD60DE80ull
#define NIC4_UMR0_13_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_UMR0_13_SPECIAL_SECTION 0x1800

#define mmNIC4_UMR0_14_UNSECURE_DOORBELL0_BASE 0x1000007FFD60E000ull
#define NIC4_UMR0_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC4_UMR0_14_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC4_UMR0_14_UNSECURE_DOORBELL1_BASE 0x1000007FFD60E080ull
#define NIC4_UMR0_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC4_UMR0_14_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC4_UMR0_14_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD60E100ull
#define NIC4_UMR0_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMR0_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC4_UMR0_14_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD60E180ull
#define NIC4_UMR0_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMR0_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC4_UMR0_14_SPECIAL_BASE 0x1000007FFD60EE80ull
#define NIC4_UMR0_14_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_UMR0_14_SPECIAL_SECTION 0x1180

#define mmNIC4_QM_DCCM0_BASE 0x1000007FFD610000ull
#define NIC4_QM_DCCM0_MAX_OFFSET 0x4000
#define NIC4_QM_DCCM0_SECTION 0x8000

#define mmNIC4_QM_ARC_AUX0_BASE 0x1000007FFD618000ull
#define NIC4_QM_ARC_AUX0_MAX_OFFSET 0x1000
#define NIC4_QM_ARC_AUX0_SECTION 0xE800

#define mmNIC4_QM_ARC_AUX0_SPECIAL_BASE 0x1000007FFD618E80ull
#define NIC4_QM_ARC_AUX0_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_QM_ARC_AUX0_SPECIAL_SECTION 0x1180

#define mmNIC4_QM0_BASE 0x1000007FFD61A000ull
#define NIC4_QM0_MAX_OFFSET 0x1000
#define NIC4_QM0_SECTION 0x9000

#define mmNIC4_QM0_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFD61A900ull
#define NIC4_QM0_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define NIC4_QM0_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmNIC4_QM0_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFD61A908ull
#define NIC4_QM0_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define NIC4_QM0_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmNIC4_QM0_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFD61A910ull
#define NIC4_QM0_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define NIC4_QM0_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmNIC4_QM0_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFD61A918ull
#define NIC4_QM0_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define NIC4_QM0_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmNIC4_QM0_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFD61A920ull
#define NIC4_QM0_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define NIC4_QM0_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmNIC4_QM0_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFD61A928ull
#define NIC4_QM0_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define NIC4_QM0_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmNIC4_QM0_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFD61A930ull
#define NIC4_QM0_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define NIC4_QM0_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmNIC4_QM0_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFD61A938ull
#define NIC4_QM0_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define NIC4_QM0_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmNIC4_QM0_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFD61A940ull
#define NIC4_QM0_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define NIC4_QM0_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmNIC4_QM0_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFD61A948ull
#define NIC4_QM0_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define NIC4_QM0_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmNIC4_QM0_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFD61A950ull
#define NIC4_QM0_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define NIC4_QM0_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmNIC4_QM0_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFD61A958ull
#define NIC4_QM0_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define NIC4_QM0_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmNIC4_QM0_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFD61A960ull
#define NIC4_QM0_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define NIC4_QM0_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmNIC4_QM0_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFD61A968ull
#define NIC4_QM0_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define NIC4_QM0_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmNIC4_QM0_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFD61A970ull
#define NIC4_QM0_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define NIC4_QM0_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmNIC4_QM0_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFD61A978ull
#define NIC4_QM0_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define NIC4_QM0_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmNIC4_QM0_AXUSER_SECURED_BASE 0x1000007FFD61AB00ull
#define NIC4_QM0_AXUSER_SECURED_MAX_OFFSET 0x5000
#define NIC4_QM0_AXUSER_SECURED_SECTION 0x8000

#define mmNIC4_QM0_AXUSER_NONSECURED_BASE 0x1000007FFD61AB80ull
#define NIC4_QM0_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define NIC4_QM0_AXUSER_NONSECURED_SECTION 0x8000

#define mmNIC4_QM0_DBG_HBW_BASE 0x1000007FFD61AC00ull
#define NIC4_QM0_DBG_HBW_MAX_OFFSET 0x5800
#define NIC4_QM0_DBG_HBW_SECTION 0x8000

#define mmNIC4_QM0_DBG_LBW_BASE 0x1000007FFD61AC80ull
#define NIC4_QM0_DBG_LBW_MAX_OFFSET 0x5800
#define NIC4_QM0_DBG_LBW_SECTION 0x1000

#define mmNIC4_QM0_CGM_BASE 0x1000007FFD61AD80ull
#define NIC4_QM0_CGM_MAX_OFFSET 0xC000
#define NIC4_QM0_CGM_SECTION 0x1000

#define mmNIC4_QM0_SPECIAL_BASE 0x1000007FFD61AE80ull
#define NIC4_QM0_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_QM0_SPECIAL_SECTION 0x4180

#define mmNIC4_QPC0_BASE 0x1000007FFD61F000ull
#define NIC4_QPC0_MAX_OFFSET 0x1000
#define NIC4_QPC0_SECTION 0x7200

#define mmNIC4_QPC0_DBFIFO0_CI_UPD_ADDR_BASE 0x1000007FFD61F720ull
#define NIC4_QPC0_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC0_DBFIFO1_CI_UPD_ADDR_BASE 0x1000007FFD61F728ull
#define NIC4_QPC0_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC0_DBFIFO2_CI_UPD_ADDR_BASE 0x1000007FFD61F730ull
#define NIC4_QPC0_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC0_DBFIFO3_CI_UPD_ADDR_BASE 0x1000007FFD61F738ull
#define NIC4_QPC0_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC0_DBFIFO4_CI_UPD_ADDR_BASE 0x1000007FFD61F740ull
#define NIC4_QPC0_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC0_DBFIFO5_CI_UPD_ADDR_BASE 0x1000007FFD61F748ull
#define NIC4_QPC0_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC0_DBFIFO6_CI_UPD_ADDR_BASE 0x1000007FFD61F750ull
#define NIC4_QPC0_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC0_DBFIFO7_CI_UPD_ADDR_BASE 0x1000007FFD61F758ull
#define NIC4_QPC0_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC0_DBFIFO8_CI_UPD_ADDR_BASE 0x1000007FFD61F760ull
#define NIC4_QPC0_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC0_DBFIFO9_CI_UPD_ADDR_BASE 0x1000007FFD61F768ull
#define NIC4_QPC0_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC0_DBFIFO10_CI_UPD_ADDR_BASE 0x1000007FFD61F770ull
#define NIC4_QPC0_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC0_DBFIFO11_CI_UPD_ADDR_BASE 0x1000007FFD61F778ull
#define NIC4_QPC0_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC0_DBFIFO12_CI_UPD_ADDR_BASE 0x1000007FFD61F780ull
#define NIC4_QPC0_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC0_DBFIFO13_CI_UPD_ADDR_BASE 0x1000007FFD61F788ull
#define NIC4_QPC0_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC0_DBFIFO14_CI_UPD_ADDR_BASE 0x1000007FFD61F790ull
#define NIC4_QPC0_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC0_DBFIFO15_CI_UPD_ADDR_BASE 0x1000007FFD61F798ull
#define NIC4_QPC0_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC0_DBFIFO16_CI_UPD_ADDR_BASE 0x1000007FFD61F7A0ull
#define NIC4_QPC0_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC0_DBFIFO17_CI_UPD_ADDR_BASE 0x1000007FFD61F7A8ull
#define NIC4_QPC0_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC0_DBFIFO18_CI_UPD_ADDR_BASE 0x1000007FFD61F7B0ull
#define NIC4_QPC0_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC0_DBFIFO19_CI_UPD_ADDR_BASE 0x1000007FFD61F7B8ull
#define NIC4_QPC0_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC0_DBFIFO20_CI_UPD_ADDR_BASE 0x1000007FFD61F7C0ull
#define NIC4_QPC0_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC0_DBFIFO21_CI_UPD_ADDR_BASE 0x1000007FFD61F7C8ull
#define NIC4_QPC0_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC0_DBFIFO22_CI_UPD_ADDR_BASE 0x1000007FFD61F7D0ull
#define NIC4_QPC0_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC0_DBFIFO23_CI_UPD_ADDR_BASE 0x1000007FFD61F7D8ull
#define NIC4_QPC0_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC0_DBFIFO24_CI_UPD_ADDR_BASE 0x1000007FFD61F7E0ull
#define NIC4_QPC0_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC0_DBFIFO25_CI_UPD_ADDR_BASE 0x1000007FFD61F7E8ull
#define NIC4_QPC0_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC0_DBFIFO26_CI_UPD_ADDR_BASE 0x1000007FFD61F7F0ull
#define NIC4_QPC0_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC0_DBFIFO27_CI_UPD_ADDR_BASE 0x1000007FFD61F7F8ull
#define NIC4_QPC0_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC0_DBFIFO28_CI_UPD_ADDR_BASE 0x1000007FFD61F800ull
#define NIC4_QPC0_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC0_DBFIFO29_CI_UPD_ADDR_BASE 0x1000007FFD61F808ull
#define NIC4_QPC0_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC0_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x1000007FFD61F810ull
#define NIC4_QPC0_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x1000007FFD61F818ull
#define NIC4_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680

#define mmNIC4_QPC0_AXUSER_CONG_QUE_BASE 0x1000007FFD61FB80ull
#define NIC4_QPC0_AXUSER_CONG_QUE_MAX_OFFSET 0x5000
#define NIC4_QPC0_AXUSER_CONG_QUE_SECTION 0x6000

#define mmNIC4_QPC0_AXUSER_RXWQE_BASE 0x1000007FFD61FBE0ull
#define NIC4_QPC0_AXUSER_RXWQE_MAX_OFFSET 0x5000
#define NIC4_QPC0_AXUSER_RXWQE_SECTION 0x6000

#define mmNIC4_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x1000007FFD61FC40ull
#define NIC4_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC4_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000

#define mmNIC4_QPC0_AXUSER_DB_FIFO_BASE 0x1000007FFD61FCA0ull
#define NIC4_QPC0_AXUSER_DB_FIFO_MAX_OFFSET 0x5000
#define NIC4_QPC0_AXUSER_DB_FIFO_SECTION 0x6000

#define mmNIC4_QPC0_AXUSER_EV_QUE_LBW_INTR_BASE 0x1000007FFD61FD00ull
#define NIC4_QPC0_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000
#define NIC4_QPC0_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000

#define mmNIC4_QPC0_AXUSER_ERR_FIFO_BASE 0x1000007FFD61FD60ull
#define NIC4_QPC0_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000
#define NIC4_QPC0_AXUSER_ERR_FIFO_SECTION 0x6000

#define mmNIC4_QPC0_AXUSER_QPC_RESP_BASE 0x1000007FFD61FDC0ull
#define NIC4_QPC0_AXUSER_QPC_RESP_MAX_OFFSET 0x5000
#define NIC4_QPC0_AXUSER_QPC_RESP_SECTION 0x6000

#define mmNIC4_QPC0_AXUSER_QPC_REQ_BASE 0x1000007FFD61FE20ull
#define NIC4_QPC0_AXUSER_QPC_REQ_MAX_OFFSET 0x5000
#define NIC4_QPC0_AXUSER_QPC_REQ_SECTION 0x6000

#define mmNIC4_QPC0_SPECIAL_BASE 0x1000007FFD61FE80ull
#define NIC4_QPC0_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_QPC0_SPECIAL_SECTION 0x1800

#define mmNIC4_UMR1_0_UNSECURE_DOORBELL0_BASE 0x1000007FFD620000ull
#define NIC4_UMR1_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC4_UMR1_0_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC4_UMR1_0_UNSECURE_DOORBELL1_BASE 0x1000007FFD620080ull
#define NIC4_UMR1_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC4_UMR1_0_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC4_UMR1_0_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD620100ull
#define NIC4_UMR1_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMR1_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC4_UMR1_0_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD620180ull
#define NIC4_UMR1_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMR1_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC4_UMR1_0_SPECIAL_BASE 0x1000007FFD620E80ull
#define NIC4_UMR1_0_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_UMR1_0_SPECIAL_SECTION 0x1800

#define mmNIC4_UMR1_1_UNSECURE_DOORBELL0_BASE 0x1000007FFD621000ull
#define NIC4_UMR1_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC4_UMR1_1_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC4_UMR1_1_UNSECURE_DOORBELL1_BASE 0x1000007FFD621080ull
#define NIC4_UMR1_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC4_UMR1_1_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC4_UMR1_1_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD621100ull
#define NIC4_UMR1_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMR1_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC4_UMR1_1_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD621180ull
#define NIC4_UMR1_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMR1_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC4_UMR1_1_SPECIAL_BASE 0x1000007FFD621E80ull
#define NIC4_UMR1_1_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_UMR1_1_SPECIAL_SECTION 0x1800

#define mmNIC4_UMR1_2_UNSECURE_DOORBELL0_BASE 0x1000007FFD622000ull
#define NIC4_UMR1_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC4_UMR1_2_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC4_UMR1_2_UNSECURE_DOORBELL1_BASE 0x1000007FFD622080ull
#define NIC4_UMR1_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC4_UMR1_2_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC4_UMR1_2_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD622100ull
#define NIC4_UMR1_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMR1_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC4_UMR1_2_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD622180ull
#define NIC4_UMR1_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMR1_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC4_UMR1_2_SPECIAL_BASE 0x1000007FFD622E80ull
#define NIC4_UMR1_2_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_UMR1_2_SPECIAL_SECTION 0x1800

#define mmNIC4_UMR1_3_UNSECURE_DOORBELL0_BASE 0x1000007FFD623000ull
#define NIC4_UMR1_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC4_UMR1_3_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC4_UMR1_3_UNSECURE_DOORBELL1_BASE 0x1000007FFD623080ull
#define NIC4_UMR1_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC4_UMR1_3_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC4_UMR1_3_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD623100ull
#define NIC4_UMR1_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMR1_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC4_UMR1_3_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD623180ull
#define NIC4_UMR1_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMR1_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC4_UMR1_3_SPECIAL_BASE 0x1000007FFD623E80ull
#define NIC4_UMR1_3_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_UMR1_3_SPECIAL_SECTION 0x1800

#define mmNIC4_UMR1_4_UNSECURE_DOORBELL0_BASE 0x1000007FFD624000ull
#define NIC4_UMR1_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC4_UMR1_4_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC4_UMR1_4_UNSECURE_DOORBELL1_BASE 0x1000007FFD624080ull
#define NIC4_UMR1_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC4_UMR1_4_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC4_UMR1_4_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD624100ull
#define NIC4_UMR1_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMR1_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC4_UMR1_4_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD624180ull
#define NIC4_UMR1_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMR1_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC4_UMR1_4_SPECIAL_BASE 0x1000007FFD624E80ull
#define NIC4_UMR1_4_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_UMR1_4_SPECIAL_SECTION 0x1800

#define mmNIC4_UMR1_5_UNSECURE_DOORBELL0_BASE 0x1000007FFD625000ull
#define NIC4_UMR1_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC4_UMR1_5_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC4_UMR1_5_UNSECURE_DOORBELL1_BASE 0x1000007FFD625080ull
#define NIC4_UMR1_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC4_UMR1_5_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC4_UMR1_5_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD625100ull
#define NIC4_UMR1_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMR1_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC4_UMR1_5_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD625180ull
#define NIC4_UMR1_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMR1_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC4_UMR1_5_SPECIAL_BASE 0x1000007FFD625E80ull
#define NIC4_UMR1_5_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_UMR1_5_SPECIAL_SECTION 0x1800

#define mmNIC4_UMR1_6_UNSECURE_DOORBELL0_BASE 0x1000007FFD626000ull
#define NIC4_UMR1_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC4_UMR1_6_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC4_UMR1_6_UNSECURE_DOORBELL1_BASE 0x1000007FFD626080ull
#define NIC4_UMR1_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC4_UMR1_6_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC4_UMR1_6_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD626100ull
#define NIC4_UMR1_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMR1_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC4_UMR1_6_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD626180ull
#define NIC4_UMR1_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMR1_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC4_UMR1_6_SPECIAL_BASE 0x1000007FFD626E80ull
#define NIC4_UMR1_6_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_UMR1_6_SPECIAL_SECTION 0x1800

#define mmNIC4_UMR1_7_UNSECURE_DOORBELL0_BASE 0x1000007FFD627000ull
#define NIC4_UMR1_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC4_UMR1_7_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC4_UMR1_7_UNSECURE_DOORBELL1_BASE 0x1000007FFD627080ull
#define NIC4_UMR1_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC4_UMR1_7_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC4_UMR1_7_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD627100ull
#define NIC4_UMR1_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMR1_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC4_UMR1_7_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD627180ull
#define NIC4_UMR1_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMR1_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC4_UMR1_7_SPECIAL_BASE 0x1000007FFD627E80ull
#define NIC4_UMR1_7_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_UMR1_7_SPECIAL_SECTION 0x1800

#define mmNIC4_UMR1_8_UNSECURE_DOORBELL0_BASE 0x1000007FFD628000ull
#define NIC4_UMR1_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC4_UMR1_8_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC4_UMR1_8_UNSECURE_DOORBELL1_BASE 0x1000007FFD628080ull
#define NIC4_UMR1_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC4_UMR1_8_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC4_UMR1_8_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD628100ull
#define NIC4_UMR1_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMR1_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC4_UMR1_8_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD628180ull
#define NIC4_UMR1_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMR1_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC4_UMR1_8_SPECIAL_BASE 0x1000007FFD628E80ull
#define NIC4_UMR1_8_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_UMR1_8_SPECIAL_SECTION 0x1800

#define mmNIC4_UMR1_9_UNSECURE_DOORBELL0_BASE 0x1000007FFD629000ull
#define NIC4_UMR1_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC4_UMR1_9_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC4_UMR1_9_UNSECURE_DOORBELL1_BASE 0x1000007FFD629080ull
#define NIC4_UMR1_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC4_UMR1_9_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC4_UMR1_9_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD629100ull
#define NIC4_UMR1_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMR1_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC4_UMR1_9_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD629180ull
#define NIC4_UMR1_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMR1_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC4_UMR1_9_SPECIAL_BASE 0x1000007FFD629E80ull
#define NIC4_UMR1_9_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_UMR1_9_SPECIAL_SECTION 0x1800

#define mmNIC4_UMR1_10_UNSECURE_DOORBELL0_BASE 0x1000007FFD62A000ull
#define NIC4_UMR1_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC4_UMR1_10_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC4_UMR1_10_UNSECURE_DOORBELL1_BASE 0x1000007FFD62A080ull
#define NIC4_UMR1_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC4_UMR1_10_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC4_UMR1_10_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD62A100ull
#define NIC4_UMR1_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMR1_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC4_UMR1_10_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD62A180ull
#define NIC4_UMR1_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMR1_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC4_UMR1_10_SPECIAL_BASE 0x1000007FFD62AE80ull
#define NIC4_UMR1_10_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_UMR1_10_SPECIAL_SECTION 0x1800

#define mmNIC4_UMR1_11_UNSECURE_DOORBELL0_BASE 0x1000007FFD62B000ull
#define NIC4_UMR1_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC4_UMR1_11_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC4_UMR1_11_UNSECURE_DOORBELL1_BASE 0x1000007FFD62B080ull
#define NIC4_UMR1_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC4_UMR1_11_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC4_UMR1_11_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD62B100ull
#define NIC4_UMR1_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMR1_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC4_UMR1_11_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD62B180ull
#define NIC4_UMR1_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMR1_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC4_UMR1_11_SPECIAL_BASE 0x1000007FFD62BE80ull
#define NIC4_UMR1_11_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_UMR1_11_SPECIAL_SECTION 0x1800

#define mmNIC4_UMR1_12_UNSECURE_DOORBELL0_BASE 0x1000007FFD62C000ull
#define NIC4_UMR1_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC4_UMR1_12_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC4_UMR1_12_UNSECURE_DOORBELL1_BASE 0x1000007FFD62C080ull
#define NIC4_UMR1_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC4_UMR1_12_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC4_UMR1_12_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD62C100ull
#define NIC4_UMR1_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMR1_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC4_UMR1_12_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD62C180ull
#define NIC4_UMR1_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMR1_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC4_UMR1_12_SPECIAL_BASE 0x1000007FFD62CE80ull
#define NIC4_UMR1_12_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_UMR1_12_SPECIAL_SECTION 0x1800

#define mmNIC4_UMR1_13_UNSECURE_DOORBELL0_BASE 0x1000007FFD62D000ull
#define NIC4_UMR1_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC4_UMR1_13_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC4_UMR1_13_UNSECURE_DOORBELL1_BASE 0x1000007FFD62D080ull
#define NIC4_UMR1_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC4_UMR1_13_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC4_UMR1_13_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD62D100ull
#define NIC4_UMR1_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMR1_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC4_UMR1_13_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD62D180ull
#define NIC4_UMR1_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMR1_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC4_UMR1_13_SPECIAL_BASE 0x1000007FFD62DE80ull
#define NIC4_UMR1_13_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_UMR1_13_SPECIAL_SECTION 0x1800

#define mmNIC4_UMR1_14_UNSECURE_DOORBELL0_BASE 0x1000007FFD62E000ull
#define NIC4_UMR1_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC4_UMR1_14_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC4_UMR1_14_UNSECURE_DOORBELL1_BASE 0x1000007FFD62E080ull
#define NIC4_UMR1_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC4_UMR1_14_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC4_UMR1_14_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD62E100ull
#define NIC4_UMR1_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMR1_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC4_UMR1_14_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD62E180ull
#define NIC4_UMR1_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMR1_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC4_UMR1_14_SPECIAL_BASE 0x1000007FFD62EE80ull
#define NIC4_UMR1_14_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_UMR1_14_SPECIAL_SECTION 0x1180

#define mmNIC4_QM_DCCM1_BASE 0x1000007FFD630000ull
#define NIC4_QM_DCCM1_MAX_OFFSET 0x4000
#define NIC4_QM_DCCM1_SECTION 0x8000

#define mmNIC4_QM_ARC_AUX1_BASE 0x1000007FFD638000ull
#define NIC4_QM_ARC_AUX1_MAX_OFFSET 0x1000
#define NIC4_QM_ARC_AUX1_SECTION 0xE800

#define mmNIC4_QM_ARC_AUX1_SPECIAL_BASE 0x1000007FFD638E80ull
#define NIC4_QM_ARC_AUX1_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_QM_ARC_AUX1_SPECIAL_SECTION 0x1180

#define mmNIC4_QM1_BASE 0x1000007FFD63A000ull
#define NIC4_QM1_MAX_OFFSET 0x1000
#define NIC4_QM1_SECTION 0x9000

#define mmNIC4_QM1_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFD63A900ull
#define NIC4_QM1_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define NIC4_QM1_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmNIC4_QM1_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFD63A908ull
#define NIC4_QM1_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define NIC4_QM1_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmNIC4_QM1_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFD63A910ull
#define NIC4_QM1_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define NIC4_QM1_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmNIC4_QM1_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFD63A918ull
#define NIC4_QM1_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define NIC4_QM1_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmNIC4_QM1_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFD63A920ull
#define NIC4_QM1_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define NIC4_QM1_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmNIC4_QM1_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFD63A928ull
#define NIC4_QM1_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define NIC4_QM1_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmNIC4_QM1_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFD63A930ull
#define NIC4_QM1_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define NIC4_QM1_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmNIC4_QM1_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFD63A938ull
#define NIC4_QM1_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define NIC4_QM1_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmNIC4_QM1_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFD63A940ull
#define NIC4_QM1_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define NIC4_QM1_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmNIC4_QM1_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFD63A948ull
#define NIC4_QM1_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define NIC4_QM1_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmNIC4_QM1_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFD63A950ull
#define NIC4_QM1_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define NIC4_QM1_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmNIC4_QM1_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFD63A958ull
#define NIC4_QM1_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define NIC4_QM1_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmNIC4_QM1_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFD63A960ull
#define NIC4_QM1_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define NIC4_QM1_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmNIC4_QM1_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFD63A968ull
#define NIC4_QM1_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define NIC4_QM1_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmNIC4_QM1_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFD63A970ull
#define NIC4_QM1_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define NIC4_QM1_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmNIC4_QM1_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFD63A978ull
#define NIC4_QM1_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define NIC4_QM1_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmNIC4_QM1_AXUSER_SECURED_BASE 0x1000007FFD63AB00ull
#define NIC4_QM1_AXUSER_SECURED_MAX_OFFSET 0x5000
#define NIC4_QM1_AXUSER_SECURED_SECTION 0x8000

#define mmNIC4_QM1_AXUSER_NONSECURED_BASE 0x1000007FFD63AB80ull
#define NIC4_QM1_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define NIC4_QM1_AXUSER_NONSECURED_SECTION 0x8000

#define mmNIC4_QM1_DBG_HBW_BASE 0x1000007FFD63AC00ull
#define NIC4_QM1_DBG_HBW_MAX_OFFSET 0x5800
#define NIC4_QM1_DBG_HBW_SECTION 0x8000

#define mmNIC4_QM1_DBG_LBW_BASE 0x1000007FFD63AC80ull
#define NIC4_QM1_DBG_LBW_MAX_OFFSET 0x5800
#define NIC4_QM1_DBG_LBW_SECTION 0x1000

#define mmNIC4_QM1_CGM_BASE 0x1000007FFD63AD80ull
#define NIC4_QM1_CGM_MAX_OFFSET 0xC000
#define NIC4_QM1_CGM_SECTION 0x1000

#define mmNIC4_QM1_SPECIAL_BASE 0x1000007FFD63AE80ull
#define NIC4_QM1_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_QM1_SPECIAL_SECTION 0x4180

#define mmNIC4_QPC1_BASE 0x1000007FFD63F000ull
#define NIC4_QPC1_MAX_OFFSET 0x1000
#define NIC4_QPC1_SECTION 0x7200

#define mmNIC4_QPC1_DBFIFO0_CI_UPD_ADDR_BASE 0x1000007FFD63F720ull
#define NIC4_QPC1_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC1_DBFIFO1_CI_UPD_ADDR_BASE 0x1000007FFD63F728ull
#define NIC4_QPC1_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC1_DBFIFO2_CI_UPD_ADDR_BASE 0x1000007FFD63F730ull
#define NIC4_QPC1_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC1_DBFIFO3_CI_UPD_ADDR_BASE 0x1000007FFD63F738ull
#define NIC4_QPC1_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC1_DBFIFO4_CI_UPD_ADDR_BASE 0x1000007FFD63F740ull
#define NIC4_QPC1_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC1_DBFIFO5_CI_UPD_ADDR_BASE 0x1000007FFD63F748ull
#define NIC4_QPC1_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC1_DBFIFO6_CI_UPD_ADDR_BASE 0x1000007FFD63F750ull
#define NIC4_QPC1_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC1_DBFIFO7_CI_UPD_ADDR_BASE 0x1000007FFD63F758ull
#define NIC4_QPC1_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC1_DBFIFO8_CI_UPD_ADDR_BASE 0x1000007FFD63F760ull
#define NIC4_QPC1_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC1_DBFIFO9_CI_UPD_ADDR_BASE 0x1000007FFD63F768ull
#define NIC4_QPC1_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC1_DBFIFO10_CI_UPD_ADDR_BASE 0x1000007FFD63F770ull
#define NIC4_QPC1_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC1_DBFIFO11_CI_UPD_ADDR_BASE 0x1000007FFD63F778ull
#define NIC4_QPC1_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC1_DBFIFO12_CI_UPD_ADDR_BASE 0x1000007FFD63F780ull
#define NIC4_QPC1_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC1_DBFIFO13_CI_UPD_ADDR_BASE 0x1000007FFD63F788ull
#define NIC4_QPC1_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC1_DBFIFO14_CI_UPD_ADDR_BASE 0x1000007FFD63F790ull
#define NIC4_QPC1_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC1_DBFIFO15_CI_UPD_ADDR_BASE 0x1000007FFD63F798ull
#define NIC4_QPC1_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC1_DBFIFO16_CI_UPD_ADDR_BASE 0x1000007FFD63F7A0ull
#define NIC4_QPC1_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC1_DBFIFO17_CI_UPD_ADDR_BASE 0x1000007FFD63F7A8ull
#define NIC4_QPC1_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC1_DBFIFO18_CI_UPD_ADDR_BASE 0x1000007FFD63F7B0ull
#define NIC4_QPC1_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC1_DBFIFO19_CI_UPD_ADDR_BASE 0x1000007FFD63F7B8ull
#define NIC4_QPC1_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC1_DBFIFO20_CI_UPD_ADDR_BASE 0x1000007FFD63F7C0ull
#define NIC4_QPC1_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC1_DBFIFO21_CI_UPD_ADDR_BASE 0x1000007FFD63F7C8ull
#define NIC4_QPC1_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC1_DBFIFO22_CI_UPD_ADDR_BASE 0x1000007FFD63F7D0ull
#define NIC4_QPC1_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC1_DBFIFO23_CI_UPD_ADDR_BASE 0x1000007FFD63F7D8ull
#define NIC4_QPC1_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC1_DBFIFO24_CI_UPD_ADDR_BASE 0x1000007FFD63F7E0ull
#define NIC4_QPC1_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC1_DBFIFO25_CI_UPD_ADDR_BASE 0x1000007FFD63F7E8ull
#define NIC4_QPC1_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC1_DBFIFO26_CI_UPD_ADDR_BASE 0x1000007FFD63F7F0ull
#define NIC4_QPC1_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC1_DBFIFO27_CI_UPD_ADDR_BASE 0x1000007FFD63F7F8ull
#define NIC4_QPC1_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC1_DBFIFO28_CI_UPD_ADDR_BASE 0x1000007FFD63F800ull
#define NIC4_QPC1_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC1_DBFIFO29_CI_UPD_ADDR_BASE 0x1000007FFD63F808ull
#define NIC4_QPC1_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC1_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x1000007FFD63F810ull
#define NIC4_QPC1_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC4_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x1000007FFD63F818ull
#define NIC4_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680

#define mmNIC4_QPC1_AXUSER_CONG_QUE_BASE 0x1000007FFD63FB80ull
#define NIC4_QPC1_AXUSER_CONG_QUE_MAX_OFFSET 0x5000
#define NIC4_QPC1_AXUSER_CONG_QUE_SECTION 0x6000

#define mmNIC4_QPC1_AXUSER_RXWQE_BASE 0x1000007FFD63FBE0ull
#define NIC4_QPC1_AXUSER_RXWQE_MAX_OFFSET 0x5000
#define NIC4_QPC1_AXUSER_RXWQE_SECTION 0x6000

#define mmNIC4_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x1000007FFD63FC40ull
#define NIC4_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC4_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000

#define mmNIC4_QPC1_AXUSER_DB_FIFO_BASE 0x1000007FFD63FCA0ull
#define NIC4_QPC1_AXUSER_DB_FIFO_MAX_OFFSET 0x5000
#define NIC4_QPC1_AXUSER_DB_FIFO_SECTION 0x6000

#define mmNIC4_QPC1_AXUSER_EV_QUE_LBW_INTR_BASE 0x1000007FFD63FD00ull
#define NIC4_QPC1_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000
#define NIC4_QPC1_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000

#define mmNIC4_QPC1_AXUSER_ERR_FIFO_BASE 0x1000007FFD63FD60ull
#define NIC4_QPC1_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000
#define NIC4_QPC1_AXUSER_ERR_FIFO_SECTION 0x6000

#define mmNIC4_QPC1_AXUSER_QPC_RESP_BASE 0x1000007FFD63FDC0ull
#define NIC4_QPC1_AXUSER_QPC_RESP_MAX_OFFSET 0x5000
#define NIC4_QPC1_AXUSER_QPC_RESP_SECTION 0x6000

#define mmNIC4_QPC1_AXUSER_QPC_REQ_BASE 0x1000007FFD63FE20ull
#define NIC4_QPC1_AXUSER_QPC_REQ_MAX_OFFSET 0x5000
#define NIC4_QPC1_AXUSER_QPC_REQ_SECTION 0x6000

#define mmNIC4_QPC1_SPECIAL_BASE 0x1000007FFD63FE80ull
#define NIC4_QPC1_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_QPC1_SPECIAL_SECTION 0x8180

#define mmNIC4_TMR_BASE 0x1000007FFD648000ull
#define NIC4_TMR_MAX_OFFSET 0x1000
#define NIC4_TMR_SECTION 0xD600

#define mmNIC4_TMR_AXUSER_TMR_FREE_LIST_BASE 0x1000007FFD648D60ull
#define NIC4_TMR_AXUSER_TMR_FREE_LIST_MAX_OFFSET 0x5000
#define NIC4_TMR_AXUSER_TMR_FREE_LIST_SECTION 0x6000

#define mmNIC4_TMR_AXUSER_TMR_FIFO_BASE 0x1000007FFD648DC0ull
#define NIC4_TMR_AXUSER_TMR_FIFO_MAX_OFFSET 0x5000
#define NIC4_TMR_AXUSER_TMR_FIFO_SECTION 0x6000

#define mmNIC4_TMR_AXUSER_TMR_FSM_BASE 0x1000007FFD648E20ull
#define NIC4_TMR_AXUSER_TMR_FSM_MAX_OFFSET 0x5000
#define NIC4_TMR_AXUSER_TMR_FSM_SECTION 0x6000

#define mmNIC4_TMR_SPECIAL_BASE 0x1000007FFD648E80ull
#define NIC4_TMR_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_TMR_SPECIAL_SECTION 0x1800

#define mmNIC4_RXB_CORE_BASE 0x1000007FFD649000ull
#define NIC4_RXB_CORE_MAX_OFFSET 0x1000
#define NIC4_RXB_CORE_SECTION 0x6100

#define mmNIC4_RXB_CORE_SCT_AWUSER_BASE 0x1000007FFD649610ull
#define NIC4_RXB_CORE_SCT_AWUSER_MAX_OFFSET 0x5000
#define NIC4_RXB_CORE_SCT_AWUSER_SECTION 0x8700

#define mmNIC4_RXB_CORE_SPECIAL_BASE 0x1000007FFD649E80ull
#define NIC4_RXB_CORE_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_RXB_CORE_SPECIAL_SECTION 0x1800

#define mmNIC4_RXE0_BASE 0x1000007FFD64A000ull
#define NIC4_RXE0_MAX_OFFSET 0x1000
#define NIC4_RXE0_SECTION 0x9000

#define mmNIC4_RXE0_WQE_ARUSER_BASE 0x1000007FFD64A900ull
#define NIC4_RXE0_WQE_ARUSER_MAX_OFFSET 0x5000
#define NIC4_RXE0_WQE_ARUSER_SECTION 0x5800

#define mmNIC4_RXE0_SPECIAL_BASE 0x1000007FFD64AE80ull
#define NIC4_RXE0_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_RXE0_SPECIAL_SECTION 0x1800

#define mmNIC4_RXE1_BASE 0x1000007FFD64B000ull
#define NIC4_RXE1_MAX_OFFSET 0x1000
#define NIC4_RXE1_SECTION 0x9000

#define mmNIC4_RXE1_WQE_ARUSER_BASE 0x1000007FFD64B900ull
#define NIC4_RXE1_WQE_ARUSER_MAX_OFFSET 0x5000
#define NIC4_RXE1_WQE_ARUSER_SECTION 0x5800

#define mmNIC4_RXE1_SPECIAL_BASE 0x1000007FFD64BE80ull
#define NIC4_RXE1_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_RXE1_SPECIAL_SECTION 0x1800

#define mmNIC4_RXE0_AXUSER_AXUSER_CQ0_BASE 0x1000007FFD64C000ull
#define NIC4_RXE0_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000
#define NIC4_RXE0_AXUSER_AXUSER_CQ0_SECTION 0x5000

#define mmNIC4_RXE0_AXUSER_AXUSER_CQ1_BASE 0x1000007FFD64C050ull
#define NIC4_RXE0_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000
#define NIC4_RXE0_AXUSER_AXUSER_CQ1_SECTION 0x5000

#define mmNIC4_RXE0_AXUSER_AXUSER_CQ2_BASE 0x1000007FFD64C0A0ull
#define NIC4_RXE0_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000
#define NIC4_RXE0_AXUSER_AXUSER_CQ2_SECTION 0x5000

#define mmNIC4_RXE0_AXUSER_AXUSER_CQ3_BASE 0x1000007FFD64C0F0ull
#define NIC4_RXE0_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000
#define NIC4_RXE0_AXUSER_AXUSER_CQ3_SECTION 0x5000

#define mmNIC4_RXE0_AXUSER_AXUSER_CQ4_BASE 0x1000007FFD64C140ull
#define NIC4_RXE0_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000
#define NIC4_RXE0_AXUSER_AXUSER_CQ4_SECTION 0x5000

#define mmNIC4_RXE0_AXUSER_AXUSER_CQ5_BASE 0x1000007FFD64C190ull
#define NIC4_RXE0_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000
#define NIC4_RXE0_AXUSER_AXUSER_CQ5_SECTION 0x5000

#define mmNIC4_RXE0_AXUSER_AXUSER_CQ6_BASE 0x1000007FFD64C1E0ull
#define NIC4_RXE0_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000
#define NIC4_RXE0_AXUSER_AXUSER_CQ6_SECTION 0x5000

#define mmNIC4_RXE0_AXUSER_AXUSER_CQ7_BASE 0x1000007FFD64C230ull
#define NIC4_RXE0_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000
#define NIC4_RXE0_AXUSER_AXUSER_CQ7_SECTION 0x5000

#define mmNIC4_RXE0_AXUSER_AXUSER_CQ8_BASE 0x1000007FFD64C280ull
#define NIC4_RXE0_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000
#define NIC4_RXE0_AXUSER_AXUSER_CQ8_SECTION 0x5000

#define mmNIC4_RXE0_AXUSER_AXUSER_CQ9_BASE 0x1000007FFD64C2D0ull
#define NIC4_RXE0_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000
#define NIC4_RXE0_AXUSER_AXUSER_CQ9_SECTION 0x5000

#define mmNIC4_RXE0_AXUSER_AXUSER_CQ10_BASE 0x1000007FFD64C320ull
#define NIC4_RXE0_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000
#define NIC4_RXE0_AXUSER_AXUSER_CQ10_SECTION 0x5000

#define mmNIC4_RXE0_AXUSER_AXUSER_CQ11_BASE 0x1000007FFD64C370ull
#define NIC4_RXE0_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000
#define NIC4_RXE0_AXUSER_AXUSER_CQ11_SECTION 0x5000

#define mmNIC4_RXE0_AXUSER_AXUSER_CQ12_BASE 0x1000007FFD64C3C0ull
#define NIC4_RXE0_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000
#define NIC4_RXE0_AXUSER_AXUSER_CQ12_SECTION 0x5000

#define mmNIC4_RXE0_AXUSER_AXUSER_CQ13_BASE 0x1000007FFD64C410ull
#define NIC4_RXE0_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000
#define NIC4_RXE0_AXUSER_AXUSER_CQ13_SECTION 0x5000

#define mmNIC4_RXE0_AXUSER_AXUSER_CQ14_BASE 0x1000007FFD64C460ull
#define NIC4_RXE0_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000
#define NIC4_RXE0_AXUSER_AXUSER_CQ14_SECTION 0x5000

#define mmNIC4_RXE0_AXUSER_AXUSER_CQ15_BASE 0x1000007FFD64C4B0ull
#define NIC4_RXE0_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000
#define NIC4_RXE0_AXUSER_AXUSER_CQ15_SECTION 0x5000

#define mmNIC4_RXE0_AXUSER_AXUSER_CQ16_BASE 0x1000007FFD64C500ull
#define NIC4_RXE0_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000
#define NIC4_RXE0_AXUSER_AXUSER_CQ16_SECTION 0x5000

#define mmNIC4_RXE0_AXUSER_AXUSER_CQ17_BASE 0x1000007FFD64C550ull
#define NIC4_RXE0_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000
#define NIC4_RXE0_AXUSER_AXUSER_CQ17_SECTION 0x5000

#define mmNIC4_RXE0_AXUSER_AXUSER_CQ18_BASE 0x1000007FFD64C5A0ull
#define NIC4_RXE0_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000
#define NIC4_RXE0_AXUSER_AXUSER_CQ18_SECTION 0x5000

#define mmNIC4_RXE0_AXUSER_AXUSER_CQ19_BASE 0x1000007FFD64C5F0ull
#define NIC4_RXE0_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000
#define NIC4_RXE0_AXUSER_AXUSER_CQ19_SECTION 0x5000

#define mmNIC4_RXE0_AXUSER_AXUSER_CQ20_BASE 0x1000007FFD64C640ull
#define NIC4_RXE0_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000
#define NIC4_RXE0_AXUSER_AXUSER_CQ20_SECTION 0x5000

#define mmNIC4_RXE0_AXUSER_AXUSER_CQ21_BASE 0x1000007FFD64C690ull
#define NIC4_RXE0_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000
#define NIC4_RXE0_AXUSER_AXUSER_CQ21_SECTION 0x5000

#define mmNIC4_RXE0_AXUSER_AXUSER_CQ22_BASE 0x1000007FFD64C6E0ull
#define NIC4_RXE0_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000
#define NIC4_RXE0_AXUSER_AXUSER_CQ22_SECTION 0x5000

#define mmNIC4_RXE0_AXUSER_AXUSER_CQ23_BASE 0x1000007FFD64C730ull
#define NIC4_RXE0_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000
#define NIC4_RXE0_AXUSER_AXUSER_CQ23_SECTION 0x5000

#define mmNIC4_RXE0_AXUSER_AXUSER_CQ24_BASE 0x1000007FFD64C780ull
#define NIC4_RXE0_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000
#define NIC4_RXE0_AXUSER_AXUSER_CQ24_SECTION 0x5000

#define mmNIC4_RXE0_AXUSER_AXUSER_CQ25_BASE 0x1000007FFD64C7D0ull
#define NIC4_RXE0_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000
#define NIC4_RXE0_AXUSER_AXUSER_CQ25_SECTION 0x5000

#define mmNIC4_RXE0_AXUSER_AXUSER_CQ26_BASE 0x1000007FFD64C820ull
#define NIC4_RXE0_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000
#define NIC4_RXE0_AXUSER_AXUSER_CQ26_SECTION 0x5000

#define mmNIC4_RXE0_AXUSER_AXUSER_CQ27_BASE 0x1000007FFD64C870ull
#define NIC4_RXE0_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000
#define NIC4_RXE0_AXUSER_AXUSER_CQ27_SECTION 0x5000

#define mmNIC4_RXE0_AXUSER_AXUSER_CQ28_BASE 0x1000007FFD64C8C0ull
#define NIC4_RXE0_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000
#define NIC4_RXE0_AXUSER_AXUSER_CQ28_SECTION 0x5000

#define mmNIC4_RXE0_AXUSER_AXUSER_CQ29_BASE 0x1000007FFD64C910ull
#define NIC4_RXE0_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000
#define NIC4_RXE0_AXUSER_AXUSER_CQ29_SECTION 0x5000

#define mmNIC4_RXE0_AXUSER_AXUSER_CQ30_BASE 0x1000007FFD64C960ull
#define NIC4_RXE0_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000
#define NIC4_RXE0_AXUSER_AXUSER_CQ30_SECTION 0x5000

#define mmNIC4_RXE0_AXUSER_AXUSER_CQ31_BASE 0x1000007FFD64C9B0ull
#define NIC4_RXE0_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000
#define NIC4_RXE0_AXUSER_AXUSER_CQ31_SECTION 0x4D00

#define mmNIC4_RXE0_AXUSER_SPECIAL_BASE 0x1000007FFD64CE80ull
#define NIC4_RXE0_AXUSER_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_RXE0_AXUSER_SPECIAL_SECTION 0x1800

#define mmNIC4_RXE1_AXUSER_AXUSER_CQ0_BASE 0x1000007FFD64D000ull
#define NIC4_RXE1_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000
#define NIC4_RXE1_AXUSER_AXUSER_CQ0_SECTION 0x5000

#define mmNIC4_RXE1_AXUSER_AXUSER_CQ1_BASE 0x1000007FFD64D050ull
#define NIC4_RXE1_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000
#define NIC4_RXE1_AXUSER_AXUSER_CQ1_SECTION 0x5000

#define mmNIC4_RXE1_AXUSER_AXUSER_CQ2_BASE 0x1000007FFD64D0A0ull
#define NIC4_RXE1_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000
#define NIC4_RXE1_AXUSER_AXUSER_CQ2_SECTION 0x5000

#define mmNIC4_RXE1_AXUSER_AXUSER_CQ3_BASE 0x1000007FFD64D0F0ull
#define NIC4_RXE1_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000
#define NIC4_RXE1_AXUSER_AXUSER_CQ3_SECTION 0x5000

#define mmNIC4_RXE1_AXUSER_AXUSER_CQ4_BASE 0x1000007FFD64D140ull
#define NIC4_RXE1_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000
#define NIC4_RXE1_AXUSER_AXUSER_CQ4_SECTION 0x5000

#define mmNIC4_RXE1_AXUSER_AXUSER_CQ5_BASE 0x1000007FFD64D190ull
#define NIC4_RXE1_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000
#define NIC4_RXE1_AXUSER_AXUSER_CQ5_SECTION 0x5000

#define mmNIC4_RXE1_AXUSER_AXUSER_CQ6_BASE 0x1000007FFD64D1E0ull
#define NIC4_RXE1_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000
#define NIC4_RXE1_AXUSER_AXUSER_CQ6_SECTION 0x5000

#define mmNIC4_RXE1_AXUSER_AXUSER_CQ7_BASE 0x1000007FFD64D230ull
#define NIC4_RXE1_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000
#define NIC4_RXE1_AXUSER_AXUSER_CQ7_SECTION 0x5000

#define mmNIC4_RXE1_AXUSER_AXUSER_CQ8_BASE 0x1000007FFD64D280ull
#define NIC4_RXE1_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000
#define NIC4_RXE1_AXUSER_AXUSER_CQ8_SECTION 0x5000

#define mmNIC4_RXE1_AXUSER_AXUSER_CQ9_BASE 0x1000007FFD64D2D0ull
#define NIC4_RXE1_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000
#define NIC4_RXE1_AXUSER_AXUSER_CQ9_SECTION 0x5000

#define mmNIC4_RXE1_AXUSER_AXUSER_CQ10_BASE 0x1000007FFD64D320ull
#define NIC4_RXE1_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000
#define NIC4_RXE1_AXUSER_AXUSER_CQ10_SECTION 0x5000

#define mmNIC4_RXE1_AXUSER_AXUSER_CQ11_BASE 0x1000007FFD64D370ull
#define NIC4_RXE1_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000
#define NIC4_RXE1_AXUSER_AXUSER_CQ11_SECTION 0x5000

#define mmNIC4_RXE1_AXUSER_AXUSER_CQ12_BASE 0x1000007FFD64D3C0ull
#define NIC4_RXE1_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000
#define NIC4_RXE1_AXUSER_AXUSER_CQ12_SECTION 0x5000

#define mmNIC4_RXE1_AXUSER_AXUSER_CQ13_BASE 0x1000007FFD64D410ull
#define NIC4_RXE1_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000
#define NIC4_RXE1_AXUSER_AXUSER_CQ13_SECTION 0x5000

#define mmNIC4_RXE1_AXUSER_AXUSER_CQ14_BASE 0x1000007FFD64D460ull
#define NIC4_RXE1_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000
#define NIC4_RXE1_AXUSER_AXUSER_CQ14_SECTION 0x5000

#define mmNIC4_RXE1_AXUSER_AXUSER_CQ15_BASE 0x1000007FFD64D4B0ull
#define NIC4_RXE1_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000
#define NIC4_RXE1_AXUSER_AXUSER_CQ15_SECTION 0x5000

#define mmNIC4_RXE1_AXUSER_AXUSER_CQ16_BASE 0x1000007FFD64D500ull
#define NIC4_RXE1_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000
#define NIC4_RXE1_AXUSER_AXUSER_CQ16_SECTION 0x5000

#define mmNIC4_RXE1_AXUSER_AXUSER_CQ17_BASE 0x1000007FFD64D550ull
#define NIC4_RXE1_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000
#define NIC4_RXE1_AXUSER_AXUSER_CQ17_SECTION 0x5000

#define mmNIC4_RXE1_AXUSER_AXUSER_CQ18_BASE 0x1000007FFD64D5A0ull
#define NIC4_RXE1_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000
#define NIC4_RXE1_AXUSER_AXUSER_CQ18_SECTION 0x5000

#define mmNIC4_RXE1_AXUSER_AXUSER_CQ19_BASE 0x1000007FFD64D5F0ull
#define NIC4_RXE1_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000
#define NIC4_RXE1_AXUSER_AXUSER_CQ19_SECTION 0x5000

#define mmNIC4_RXE1_AXUSER_AXUSER_CQ20_BASE 0x1000007FFD64D640ull
#define NIC4_RXE1_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000
#define NIC4_RXE1_AXUSER_AXUSER_CQ20_SECTION 0x5000

#define mmNIC4_RXE1_AXUSER_AXUSER_CQ21_BASE 0x1000007FFD64D690ull
#define NIC4_RXE1_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000
#define NIC4_RXE1_AXUSER_AXUSER_CQ21_SECTION 0x5000

#define mmNIC4_RXE1_AXUSER_AXUSER_CQ22_BASE 0x1000007FFD64D6E0ull
#define NIC4_RXE1_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000
#define NIC4_RXE1_AXUSER_AXUSER_CQ22_SECTION 0x5000

#define mmNIC4_RXE1_AXUSER_AXUSER_CQ23_BASE 0x1000007FFD64D730ull
#define NIC4_RXE1_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000
#define NIC4_RXE1_AXUSER_AXUSER_CQ23_SECTION 0x5000

#define mmNIC4_RXE1_AXUSER_AXUSER_CQ24_BASE 0x1000007FFD64D780ull
#define NIC4_RXE1_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000
#define NIC4_RXE1_AXUSER_AXUSER_CQ24_SECTION 0x5000

#define mmNIC4_RXE1_AXUSER_AXUSER_CQ25_BASE 0x1000007FFD64D7D0ull
#define NIC4_RXE1_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000
#define NIC4_RXE1_AXUSER_AXUSER_CQ25_SECTION 0x5000

#define mmNIC4_RXE1_AXUSER_AXUSER_CQ26_BASE 0x1000007FFD64D820ull
#define NIC4_RXE1_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000
#define NIC4_RXE1_AXUSER_AXUSER_CQ26_SECTION 0x5000

#define mmNIC4_RXE1_AXUSER_AXUSER_CQ27_BASE 0x1000007FFD64D870ull
#define NIC4_RXE1_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000
#define NIC4_RXE1_AXUSER_AXUSER_CQ27_SECTION 0x5000

#define mmNIC4_RXE1_AXUSER_AXUSER_CQ28_BASE 0x1000007FFD64D8C0ull
#define NIC4_RXE1_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000
#define NIC4_RXE1_AXUSER_AXUSER_CQ28_SECTION 0x5000

#define mmNIC4_RXE1_AXUSER_AXUSER_CQ29_BASE 0x1000007FFD64D910ull
#define NIC4_RXE1_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000
#define NIC4_RXE1_AXUSER_AXUSER_CQ29_SECTION 0x5000

#define mmNIC4_RXE1_AXUSER_AXUSER_CQ30_BASE 0x1000007FFD64D960ull
#define NIC4_RXE1_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000
#define NIC4_RXE1_AXUSER_AXUSER_CQ30_SECTION 0x5000

#define mmNIC4_RXE1_AXUSER_AXUSER_CQ31_BASE 0x1000007FFD64D9B0ull
#define NIC4_RXE1_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000
#define NIC4_RXE1_AXUSER_AXUSER_CQ31_SECTION 0x4D00

#define mmNIC4_RXE1_AXUSER_SPECIAL_BASE 0x1000007FFD64DE80ull
#define NIC4_RXE1_AXUSER_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_RXE1_AXUSER_SPECIAL_SECTION 0x2180

#define mmNIC4_TXS0_BASE 0x1000007FFD650000ull
#define NIC4_TXS0_MAX_OFFSET 0x1000
#define NIC4_TXS0_SECTION 0xE800

#define mmNIC4_TXS0_SPECIAL_BASE 0x1000007FFD650E80ull
#define NIC4_TXS0_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_TXS0_SPECIAL_SECTION 0x1800

#define mmNIC4_TXS1_BASE 0x1000007FFD651000ull
#define NIC4_TXS1_MAX_OFFSET 0x1000
#define NIC4_TXS1_SECTION 0xE800

#define mmNIC4_TXS1_SPECIAL_BASE 0x1000007FFD651E80ull
#define NIC4_TXS1_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_TXS1_SPECIAL_SECTION 0x1800

#define mmNIC4_TXE0_BASE 0x1000007FFD652000ull
#define NIC4_TXE0_MAX_OFFSET 0x1000
#define NIC4_TXE0_SECTION 0xE800

#define mmNIC4_TXE0_SPECIAL_BASE 0x1000007FFD652E80ull
#define NIC4_TXE0_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_TXE0_SPECIAL_SECTION 0x1800

#define mmNIC4_TXE1_BASE 0x1000007FFD653000ull
#define NIC4_TXE1_MAX_OFFSET 0x1000
#define NIC4_TXE1_SECTION 0xE800

#define mmNIC4_TXE1_SPECIAL_BASE 0x1000007FFD653E80ull
#define NIC4_TXE1_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_TXE1_SPECIAL_SECTION 0x1800

#define mmNIC4_TXB_BASE 0x1000007FFD654000ull
#define NIC4_TXB_MAX_OFFSET 0x1000
#define NIC4_TXB_SECTION 0xE800

#define mmNIC4_TXB_SPECIAL_BASE 0x1000007FFD654E80ull
#define NIC4_TXB_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_TXB_SPECIAL_SECTION 0x1800

#define mmNIC4_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFD655000ull
#define NIC4_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define NIC4_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmNIC4_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFD655200ull
#define NIC4_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define NIC4_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmNIC4_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFD655400ull
#define NIC4_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define NIC4_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmNIC4_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFD655600ull
#define NIC4_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define NIC4_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmNIC4_MSTR_IF_E2E_CRDT_BASE 0x1000007FFD655800ull
#define NIC4_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define NIC4_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmNIC4_MSTR_IF_AXUSER_BASE 0x1000007FFD655A80ull
#define NIC4_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define NIC4_MSTR_IF_AXUSER_SECTION 0x8000

#define mmNIC4_MSTR_IF_DBG_HBW_BASE 0x1000007FFD655B00ull
#define NIC4_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define NIC4_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmNIC4_MSTR_IF_DBG_LBW_BASE 0x1000007FFD655B80ull
#define NIC4_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define NIC4_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmNIC4_MSTR_IF_CORE_HBW_BASE 0x1000007FFD655C00ull
#define NIC4_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define NIC4_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmNIC4_MSTR_IF_CORE_LBW_BASE 0x1000007FFD655D80ull
#define NIC4_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define NIC4_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmNIC4_MSTR_IF_SPECIAL_BASE 0x1000007FFD655E80ull
#define NIC4_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmNIC4_TX_AXUSER_BASE 0x1000007FFD656000ull
#define NIC4_TX_AXUSER_MAX_OFFSET 0x5000
#define NIC4_TX_AXUSER_SECTION 0x2000

#define mmNIC4_SERDES0_BASE 0x1000007FFD658000ull
#define NIC4_SERDES0_MAX_OFFSET 0x3E40
#define NIC4_SERDES0_SECTION 0x4000

#define mmNIC4_SERDES1_BASE 0x1000007FFD65C000ull
#define NIC4_SERDES1_MAX_OFFSET 0x3E40
#define NIC4_SERDES1_SECTION 0x4000

#define mmNIC4_PHY_BASE 0x1000007FFD660000ull
#define NIC4_PHY_MAX_OFFSET 0x1000
#define NIC4_PHY_SECTION 0xE800

#define mmNIC4_PHY_SPECIAL_BASE 0x1000007FFD660E80ull
#define NIC4_PHY_SPECIAL_MAX_OFFSET 0x1800
#define NIC4_PHY_SPECIAL_SECTION 0x7180

#define mmPRT4_MAC_AUX_BASE 0x1000007FFD668000ull
#define PRT4_MAC_AUX_MAX_OFFSET 0x1000
#define PRT4_MAC_AUX_SECTION 0xE800

#define mmPRT4_MAC_AUX_SPECIAL_BASE 0x1000007FFD668E80ull
#define PRT4_MAC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define PRT4_MAC_AUX_SPECIAL_SECTION 0x1800

#define mmPRT4_MAC_CORE_BASE 0x1000007FFD669000ull
#define PRT4_MAC_CORE_MAX_OFFSET 0x1000
#define PRT4_MAC_CORE_SECTION 0xE800

#define mmPRT4_MAC_CORE_SPECIAL_BASE 0x1000007FFD669E80ull
#define PRT4_MAC_CORE_SPECIAL_MAX_OFFSET 0x1800
#define PRT4_MAC_CORE_SPECIAL_SECTION 0x1800

#define mmNIC4_MAC_RS_FEC_BASE 0x1000007FFD66A000ull
#define NIC4_MAC_RS_FEC_MAX_OFFSET 0x2DC0
#define NIC4_MAC_RS_FEC_SECTION 0x1000

#define mmNIC4_MAC_GLOB_STAT_NIC_MAC_STAT_BASE 0x1000007FFD66B000ull
#define NIC4_MAC_GLOB_STAT_NIC_MAC_STAT_MAX_OFFSET 0x4D00
#define NIC4_MAC_GLOB_STAT_NIC_MAC_STAT_SECTION 0x8000

#define mmNIC4_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_BASE 0x1000007FFD66B800ull
#define NIC4_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_MAX_OFFSET 0x1EC0
#define NIC4_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_SECTION 0x8000

#define mmNIC4_MAC_CH0_MAC_PCS_BASE 0x1000007FFD66C000ull
#define NIC4_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC4_MAC_CH0_MAC_PCS_SECTION 0x4000

#define mmNIC4_MAC_CH0_MAC_128_BASE 0x1000007FFD66C400ull
#define NIC4_MAC_CH0_MAC_128_MAX_OFFSET 0xA400
#define NIC4_MAC_CH0_MAC_128_SECTION 0x4000

#define mmNIC4_MAC_CH0_MAC_AN_BASE 0x1000007FFD66C800ull
#define NIC4_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400
#define NIC4_MAC_CH0_MAC_AN_SECTION 0x8000

#define mmNIC4_MAC_CH1_MAC_PCS_BASE 0x1000007FFD66D000ull
#define NIC4_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC4_MAC_CH1_MAC_PCS_SECTION 0x4000

#define mmNIC4_MAC_CH1_MAC_128_BASE 0x1000007FFD66D400ull
#define NIC4_MAC_CH1_MAC_128_MAX_OFFSET 0xA400
#define NIC4_MAC_CH1_MAC_128_SECTION 0x4000

#define mmNIC4_MAC_CH1_MAC_AN_BASE 0x1000007FFD66D800ull
#define NIC4_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400
#define NIC4_MAC_CH1_MAC_AN_SECTION 0x8000

#define mmNIC4_MAC_CH2_MAC_PCS_BASE 0x1000007FFD66E000ull
#define NIC4_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC4_MAC_CH2_MAC_PCS_SECTION 0x4000

#define mmNIC4_MAC_CH2_MAC_128_BASE 0x1000007FFD66E400ull
#define NIC4_MAC_CH2_MAC_128_MAX_OFFSET 0xA400
#define NIC4_MAC_CH2_MAC_128_SECTION 0x4000

#define mmNIC4_MAC_CH2_MAC_AN_BASE 0x1000007FFD66E800ull
#define NIC4_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400
#define NIC4_MAC_CH2_MAC_AN_SECTION 0x8000

#define mmNIC4_MAC_CH3_MAC_PCS_BASE 0x1000007FFD66F000ull
#define NIC4_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC4_MAC_CH3_MAC_PCS_SECTION 0x4000

#define mmNIC4_MAC_CH3_MAC_128_BASE 0x1000007FFD66F400ull
#define NIC4_MAC_CH3_MAC_128_MAX_OFFSET 0xA400
#define NIC4_MAC_CH3_MAC_128_SECTION 0x4000

#define mmNIC4_MAC_CH3_MAC_AN_BASE 0x1000007FFD66F800ull
#define NIC4_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400
#define NIC4_MAC_CH3_MAC_AN_SECTION 0x10800

#define mmNIC5_UMR0_0_UNSECURE_DOORBELL0_BASE 0x1000007FFD680000ull
#define NIC5_UMR0_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC5_UMR0_0_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC5_UMR0_0_UNSECURE_DOORBELL1_BASE 0x1000007FFD680080ull
#define NIC5_UMR0_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC5_UMR0_0_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC5_UMR0_0_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD680100ull
#define NIC5_UMR0_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMR0_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC5_UMR0_0_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD680180ull
#define NIC5_UMR0_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMR0_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC5_UMR0_0_SPECIAL_BASE 0x1000007FFD680E80ull
#define NIC5_UMR0_0_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_UMR0_0_SPECIAL_SECTION 0x1800

#define mmNIC5_UMR0_1_UNSECURE_DOORBELL0_BASE 0x1000007FFD681000ull
#define NIC5_UMR0_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC5_UMR0_1_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC5_UMR0_1_UNSECURE_DOORBELL1_BASE 0x1000007FFD681080ull
#define NIC5_UMR0_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC5_UMR0_1_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC5_UMR0_1_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD681100ull
#define NIC5_UMR0_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMR0_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC5_UMR0_1_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD681180ull
#define NIC5_UMR0_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMR0_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC5_UMR0_1_SPECIAL_BASE 0x1000007FFD681E80ull
#define NIC5_UMR0_1_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_UMR0_1_SPECIAL_SECTION 0x1800

#define mmNIC5_UMR0_2_UNSECURE_DOORBELL0_BASE 0x1000007FFD682000ull
#define NIC5_UMR0_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC5_UMR0_2_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC5_UMR0_2_UNSECURE_DOORBELL1_BASE 0x1000007FFD682080ull
#define NIC5_UMR0_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC5_UMR0_2_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC5_UMR0_2_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD682100ull
#define NIC5_UMR0_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMR0_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC5_UMR0_2_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD682180ull
#define NIC5_UMR0_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMR0_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC5_UMR0_2_SPECIAL_BASE 0x1000007FFD682E80ull
#define NIC5_UMR0_2_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_UMR0_2_SPECIAL_SECTION 0x1800

#define mmNIC5_UMR0_3_UNSECURE_DOORBELL0_BASE 0x1000007FFD683000ull
#define NIC5_UMR0_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC5_UMR0_3_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC5_UMR0_3_UNSECURE_DOORBELL1_BASE 0x1000007FFD683080ull
#define NIC5_UMR0_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC5_UMR0_3_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC5_UMR0_3_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD683100ull
#define NIC5_UMR0_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMR0_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC5_UMR0_3_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD683180ull
#define NIC5_UMR0_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMR0_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC5_UMR0_3_SPECIAL_BASE 0x1000007FFD683E80ull
#define NIC5_UMR0_3_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_UMR0_3_SPECIAL_SECTION 0x1800

#define mmNIC5_UMR0_4_UNSECURE_DOORBELL0_BASE 0x1000007FFD684000ull
#define NIC5_UMR0_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC5_UMR0_4_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC5_UMR0_4_UNSECURE_DOORBELL1_BASE 0x1000007FFD684080ull
#define NIC5_UMR0_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC5_UMR0_4_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC5_UMR0_4_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD684100ull
#define NIC5_UMR0_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMR0_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC5_UMR0_4_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD684180ull
#define NIC5_UMR0_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMR0_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC5_UMR0_4_SPECIAL_BASE 0x1000007FFD684E80ull
#define NIC5_UMR0_4_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_UMR0_4_SPECIAL_SECTION 0x1800

#define mmNIC5_UMR0_5_UNSECURE_DOORBELL0_BASE 0x1000007FFD685000ull
#define NIC5_UMR0_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC5_UMR0_5_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC5_UMR0_5_UNSECURE_DOORBELL1_BASE 0x1000007FFD685080ull
#define NIC5_UMR0_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC5_UMR0_5_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC5_UMR0_5_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD685100ull
#define NIC5_UMR0_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMR0_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC5_UMR0_5_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD685180ull
#define NIC5_UMR0_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMR0_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC5_UMR0_5_SPECIAL_BASE 0x1000007FFD685E80ull
#define NIC5_UMR0_5_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_UMR0_5_SPECIAL_SECTION 0x1800

#define mmNIC5_UMR0_6_UNSECURE_DOORBELL0_BASE 0x1000007FFD686000ull
#define NIC5_UMR0_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC5_UMR0_6_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC5_UMR0_6_UNSECURE_DOORBELL1_BASE 0x1000007FFD686080ull
#define NIC5_UMR0_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC5_UMR0_6_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC5_UMR0_6_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD686100ull
#define NIC5_UMR0_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMR0_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC5_UMR0_6_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD686180ull
#define NIC5_UMR0_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMR0_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC5_UMR0_6_SPECIAL_BASE 0x1000007FFD686E80ull
#define NIC5_UMR0_6_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_UMR0_6_SPECIAL_SECTION 0x1800

#define mmNIC5_UMR0_7_UNSECURE_DOORBELL0_BASE 0x1000007FFD687000ull
#define NIC5_UMR0_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC5_UMR0_7_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC5_UMR0_7_UNSECURE_DOORBELL1_BASE 0x1000007FFD687080ull
#define NIC5_UMR0_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC5_UMR0_7_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC5_UMR0_7_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD687100ull
#define NIC5_UMR0_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMR0_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC5_UMR0_7_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD687180ull
#define NIC5_UMR0_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMR0_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC5_UMR0_7_SPECIAL_BASE 0x1000007FFD687E80ull
#define NIC5_UMR0_7_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_UMR0_7_SPECIAL_SECTION 0x1800

#define mmNIC5_UMR0_8_UNSECURE_DOORBELL0_BASE 0x1000007FFD688000ull
#define NIC5_UMR0_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC5_UMR0_8_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC5_UMR0_8_UNSECURE_DOORBELL1_BASE 0x1000007FFD688080ull
#define NIC5_UMR0_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC5_UMR0_8_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC5_UMR0_8_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD688100ull
#define NIC5_UMR0_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMR0_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC5_UMR0_8_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD688180ull
#define NIC5_UMR0_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMR0_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC5_UMR0_8_SPECIAL_BASE 0x1000007FFD688E80ull
#define NIC5_UMR0_8_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_UMR0_8_SPECIAL_SECTION 0x1800

#define mmNIC5_UMR0_9_UNSECURE_DOORBELL0_BASE 0x1000007FFD689000ull
#define NIC5_UMR0_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC5_UMR0_9_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC5_UMR0_9_UNSECURE_DOORBELL1_BASE 0x1000007FFD689080ull
#define NIC5_UMR0_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC5_UMR0_9_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC5_UMR0_9_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD689100ull
#define NIC5_UMR0_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMR0_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC5_UMR0_9_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD689180ull
#define NIC5_UMR0_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMR0_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC5_UMR0_9_SPECIAL_BASE 0x1000007FFD689E80ull
#define NIC5_UMR0_9_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_UMR0_9_SPECIAL_SECTION 0x1800

#define mmNIC5_UMR0_10_UNSECURE_DOORBELL0_BASE 0x1000007FFD68A000ull
#define NIC5_UMR0_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC5_UMR0_10_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC5_UMR0_10_UNSECURE_DOORBELL1_BASE 0x1000007FFD68A080ull
#define NIC5_UMR0_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC5_UMR0_10_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC5_UMR0_10_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD68A100ull
#define NIC5_UMR0_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMR0_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC5_UMR0_10_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD68A180ull
#define NIC5_UMR0_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMR0_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC5_UMR0_10_SPECIAL_BASE 0x1000007FFD68AE80ull
#define NIC5_UMR0_10_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_UMR0_10_SPECIAL_SECTION 0x1800

#define mmNIC5_UMR0_11_UNSECURE_DOORBELL0_BASE 0x1000007FFD68B000ull
#define NIC5_UMR0_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC5_UMR0_11_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC5_UMR0_11_UNSECURE_DOORBELL1_BASE 0x1000007FFD68B080ull
#define NIC5_UMR0_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC5_UMR0_11_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC5_UMR0_11_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD68B100ull
#define NIC5_UMR0_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMR0_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC5_UMR0_11_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD68B180ull
#define NIC5_UMR0_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMR0_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC5_UMR0_11_SPECIAL_BASE 0x1000007FFD68BE80ull
#define NIC5_UMR0_11_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_UMR0_11_SPECIAL_SECTION 0x1800

#define mmNIC5_UMR0_12_UNSECURE_DOORBELL0_BASE 0x1000007FFD68C000ull
#define NIC5_UMR0_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC5_UMR0_12_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC5_UMR0_12_UNSECURE_DOORBELL1_BASE 0x1000007FFD68C080ull
#define NIC5_UMR0_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC5_UMR0_12_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC5_UMR0_12_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD68C100ull
#define NIC5_UMR0_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMR0_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC5_UMR0_12_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD68C180ull
#define NIC5_UMR0_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMR0_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC5_UMR0_12_SPECIAL_BASE 0x1000007FFD68CE80ull
#define NIC5_UMR0_12_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_UMR0_12_SPECIAL_SECTION 0x1800

#define mmNIC5_UMR0_13_UNSECURE_DOORBELL0_BASE 0x1000007FFD68D000ull
#define NIC5_UMR0_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC5_UMR0_13_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC5_UMR0_13_UNSECURE_DOORBELL1_BASE 0x1000007FFD68D080ull
#define NIC5_UMR0_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC5_UMR0_13_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC5_UMR0_13_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD68D100ull
#define NIC5_UMR0_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMR0_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC5_UMR0_13_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD68D180ull
#define NIC5_UMR0_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMR0_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC5_UMR0_13_SPECIAL_BASE 0x1000007FFD68DE80ull
#define NIC5_UMR0_13_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_UMR0_13_SPECIAL_SECTION 0x1800

#define mmNIC5_UMR0_14_UNSECURE_DOORBELL0_BASE 0x1000007FFD68E000ull
#define NIC5_UMR0_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC5_UMR0_14_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC5_UMR0_14_UNSECURE_DOORBELL1_BASE 0x1000007FFD68E080ull
#define NIC5_UMR0_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC5_UMR0_14_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC5_UMR0_14_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD68E100ull
#define NIC5_UMR0_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMR0_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC5_UMR0_14_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD68E180ull
#define NIC5_UMR0_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMR0_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC5_UMR0_14_SPECIAL_BASE 0x1000007FFD68EE80ull
#define NIC5_UMR0_14_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_UMR0_14_SPECIAL_SECTION 0x1180

#define mmNIC5_QM_DCCM0_BASE 0x1000007FFD690000ull
#define NIC5_QM_DCCM0_MAX_OFFSET 0x4000
#define NIC5_QM_DCCM0_SECTION 0x8000

#define mmNIC5_QM_ARC_AUX0_BASE 0x1000007FFD698000ull
#define NIC5_QM_ARC_AUX0_MAX_OFFSET 0x1000
#define NIC5_QM_ARC_AUX0_SECTION 0xE800

#define mmNIC5_QM_ARC_AUX0_SPECIAL_BASE 0x1000007FFD698E80ull
#define NIC5_QM_ARC_AUX0_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_QM_ARC_AUX0_SPECIAL_SECTION 0x1180

#define mmNIC5_QM0_BASE 0x1000007FFD69A000ull
#define NIC5_QM0_MAX_OFFSET 0x1000
#define NIC5_QM0_SECTION 0x9000

#define mmNIC5_QM0_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFD69A900ull
#define NIC5_QM0_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define NIC5_QM0_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmNIC5_QM0_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFD69A908ull
#define NIC5_QM0_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define NIC5_QM0_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmNIC5_QM0_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFD69A910ull
#define NIC5_QM0_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define NIC5_QM0_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmNIC5_QM0_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFD69A918ull
#define NIC5_QM0_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define NIC5_QM0_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmNIC5_QM0_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFD69A920ull
#define NIC5_QM0_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define NIC5_QM0_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmNIC5_QM0_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFD69A928ull
#define NIC5_QM0_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define NIC5_QM0_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmNIC5_QM0_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFD69A930ull
#define NIC5_QM0_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define NIC5_QM0_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmNIC5_QM0_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFD69A938ull
#define NIC5_QM0_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define NIC5_QM0_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmNIC5_QM0_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFD69A940ull
#define NIC5_QM0_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define NIC5_QM0_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmNIC5_QM0_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFD69A948ull
#define NIC5_QM0_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define NIC5_QM0_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmNIC5_QM0_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFD69A950ull
#define NIC5_QM0_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define NIC5_QM0_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmNIC5_QM0_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFD69A958ull
#define NIC5_QM0_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define NIC5_QM0_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmNIC5_QM0_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFD69A960ull
#define NIC5_QM0_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define NIC5_QM0_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmNIC5_QM0_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFD69A968ull
#define NIC5_QM0_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define NIC5_QM0_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmNIC5_QM0_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFD69A970ull
#define NIC5_QM0_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define NIC5_QM0_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmNIC5_QM0_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFD69A978ull
#define NIC5_QM0_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define NIC5_QM0_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmNIC5_QM0_AXUSER_SECURED_BASE 0x1000007FFD69AB00ull
#define NIC5_QM0_AXUSER_SECURED_MAX_OFFSET 0x5000
#define NIC5_QM0_AXUSER_SECURED_SECTION 0x8000

#define mmNIC5_QM0_AXUSER_NONSECURED_BASE 0x1000007FFD69AB80ull
#define NIC5_QM0_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define NIC5_QM0_AXUSER_NONSECURED_SECTION 0x8000

#define mmNIC5_QM0_DBG_HBW_BASE 0x1000007FFD69AC00ull
#define NIC5_QM0_DBG_HBW_MAX_OFFSET 0x5800
#define NIC5_QM0_DBG_HBW_SECTION 0x8000

#define mmNIC5_QM0_DBG_LBW_BASE 0x1000007FFD69AC80ull
#define NIC5_QM0_DBG_LBW_MAX_OFFSET 0x5800
#define NIC5_QM0_DBG_LBW_SECTION 0x1000

#define mmNIC5_QM0_CGM_BASE 0x1000007FFD69AD80ull
#define NIC5_QM0_CGM_MAX_OFFSET 0xC000
#define NIC5_QM0_CGM_SECTION 0x1000

#define mmNIC5_QM0_SPECIAL_BASE 0x1000007FFD69AE80ull
#define NIC5_QM0_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_QM0_SPECIAL_SECTION 0x4180

#define mmNIC5_QPC0_BASE 0x1000007FFD69F000ull
#define NIC5_QPC0_MAX_OFFSET 0x1000
#define NIC5_QPC0_SECTION 0x7200

#define mmNIC5_QPC0_DBFIFO0_CI_UPD_ADDR_BASE 0x1000007FFD69F720ull
#define NIC5_QPC0_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC0_DBFIFO1_CI_UPD_ADDR_BASE 0x1000007FFD69F728ull
#define NIC5_QPC0_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC0_DBFIFO2_CI_UPD_ADDR_BASE 0x1000007FFD69F730ull
#define NIC5_QPC0_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC0_DBFIFO3_CI_UPD_ADDR_BASE 0x1000007FFD69F738ull
#define NIC5_QPC0_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC0_DBFIFO4_CI_UPD_ADDR_BASE 0x1000007FFD69F740ull
#define NIC5_QPC0_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC0_DBFIFO5_CI_UPD_ADDR_BASE 0x1000007FFD69F748ull
#define NIC5_QPC0_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC0_DBFIFO6_CI_UPD_ADDR_BASE 0x1000007FFD69F750ull
#define NIC5_QPC0_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC0_DBFIFO7_CI_UPD_ADDR_BASE 0x1000007FFD69F758ull
#define NIC5_QPC0_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC0_DBFIFO8_CI_UPD_ADDR_BASE 0x1000007FFD69F760ull
#define NIC5_QPC0_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC0_DBFIFO9_CI_UPD_ADDR_BASE 0x1000007FFD69F768ull
#define NIC5_QPC0_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC0_DBFIFO10_CI_UPD_ADDR_BASE 0x1000007FFD69F770ull
#define NIC5_QPC0_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC0_DBFIFO11_CI_UPD_ADDR_BASE 0x1000007FFD69F778ull
#define NIC5_QPC0_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC0_DBFIFO12_CI_UPD_ADDR_BASE 0x1000007FFD69F780ull
#define NIC5_QPC0_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC0_DBFIFO13_CI_UPD_ADDR_BASE 0x1000007FFD69F788ull
#define NIC5_QPC0_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC0_DBFIFO14_CI_UPD_ADDR_BASE 0x1000007FFD69F790ull
#define NIC5_QPC0_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC0_DBFIFO15_CI_UPD_ADDR_BASE 0x1000007FFD69F798ull
#define NIC5_QPC0_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC0_DBFIFO16_CI_UPD_ADDR_BASE 0x1000007FFD69F7A0ull
#define NIC5_QPC0_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC0_DBFIFO17_CI_UPD_ADDR_BASE 0x1000007FFD69F7A8ull
#define NIC5_QPC0_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC0_DBFIFO18_CI_UPD_ADDR_BASE 0x1000007FFD69F7B0ull
#define NIC5_QPC0_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC0_DBFIFO19_CI_UPD_ADDR_BASE 0x1000007FFD69F7B8ull
#define NIC5_QPC0_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC0_DBFIFO20_CI_UPD_ADDR_BASE 0x1000007FFD69F7C0ull
#define NIC5_QPC0_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC0_DBFIFO21_CI_UPD_ADDR_BASE 0x1000007FFD69F7C8ull
#define NIC5_QPC0_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC0_DBFIFO22_CI_UPD_ADDR_BASE 0x1000007FFD69F7D0ull
#define NIC5_QPC0_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC0_DBFIFO23_CI_UPD_ADDR_BASE 0x1000007FFD69F7D8ull
#define NIC5_QPC0_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC0_DBFIFO24_CI_UPD_ADDR_BASE 0x1000007FFD69F7E0ull
#define NIC5_QPC0_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC0_DBFIFO25_CI_UPD_ADDR_BASE 0x1000007FFD69F7E8ull
#define NIC5_QPC0_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC0_DBFIFO26_CI_UPD_ADDR_BASE 0x1000007FFD69F7F0ull
#define NIC5_QPC0_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC0_DBFIFO27_CI_UPD_ADDR_BASE 0x1000007FFD69F7F8ull
#define NIC5_QPC0_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC0_DBFIFO28_CI_UPD_ADDR_BASE 0x1000007FFD69F800ull
#define NIC5_QPC0_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC0_DBFIFO29_CI_UPD_ADDR_BASE 0x1000007FFD69F808ull
#define NIC5_QPC0_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC0_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x1000007FFD69F810ull
#define NIC5_QPC0_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x1000007FFD69F818ull
#define NIC5_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680

#define mmNIC5_QPC0_AXUSER_CONG_QUE_BASE 0x1000007FFD69FB80ull
#define NIC5_QPC0_AXUSER_CONG_QUE_MAX_OFFSET 0x5000
#define NIC5_QPC0_AXUSER_CONG_QUE_SECTION 0x6000

#define mmNIC5_QPC0_AXUSER_RXWQE_BASE 0x1000007FFD69FBE0ull
#define NIC5_QPC0_AXUSER_RXWQE_MAX_OFFSET 0x5000
#define NIC5_QPC0_AXUSER_RXWQE_SECTION 0x6000

#define mmNIC5_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x1000007FFD69FC40ull
#define NIC5_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC5_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000

#define mmNIC5_QPC0_AXUSER_DB_FIFO_BASE 0x1000007FFD69FCA0ull
#define NIC5_QPC0_AXUSER_DB_FIFO_MAX_OFFSET 0x5000
#define NIC5_QPC0_AXUSER_DB_FIFO_SECTION 0x6000

#define mmNIC5_QPC0_AXUSER_EV_QUE_LBW_INTR_BASE 0x1000007FFD69FD00ull
#define NIC5_QPC0_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000
#define NIC5_QPC0_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000

#define mmNIC5_QPC0_AXUSER_ERR_FIFO_BASE 0x1000007FFD69FD60ull
#define NIC5_QPC0_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000
#define NIC5_QPC0_AXUSER_ERR_FIFO_SECTION 0x6000

#define mmNIC5_QPC0_AXUSER_QPC_RESP_BASE 0x1000007FFD69FDC0ull
#define NIC5_QPC0_AXUSER_QPC_RESP_MAX_OFFSET 0x5000
#define NIC5_QPC0_AXUSER_QPC_RESP_SECTION 0x6000

#define mmNIC5_QPC0_AXUSER_QPC_REQ_BASE 0x1000007FFD69FE20ull
#define NIC5_QPC0_AXUSER_QPC_REQ_MAX_OFFSET 0x5000
#define NIC5_QPC0_AXUSER_QPC_REQ_SECTION 0x6000

#define mmNIC5_QPC0_SPECIAL_BASE 0x1000007FFD69FE80ull
#define NIC5_QPC0_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_QPC0_SPECIAL_SECTION 0x1800

#define mmNIC5_UMR1_0_UNSECURE_DOORBELL0_BASE 0x1000007FFD6A0000ull
#define NIC5_UMR1_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC5_UMR1_0_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC5_UMR1_0_UNSECURE_DOORBELL1_BASE 0x1000007FFD6A0080ull
#define NIC5_UMR1_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC5_UMR1_0_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC5_UMR1_0_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD6A0100ull
#define NIC5_UMR1_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMR1_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC5_UMR1_0_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD6A0180ull
#define NIC5_UMR1_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMR1_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC5_UMR1_0_SPECIAL_BASE 0x1000007FFD6A0E80ull
#define NIC5_UMR1_0_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_UMR1_0_SPECIAL_SECTION 0x1800

#define mmNIC5_UMR1_1_UNSECURE_DOORBELL0_BASE 0x1000007FFD6A1000ull
#define NIC5_UMR1_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC5_UMR1_1_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC5_UMR1_1_UNSECURE_DOORBELL1_BASE 0x1000007FFD6A1080ull
#define NIC5_UMR1_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC5_UMR1_1_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC5_UMR1_1_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD6A1100ull
#define NIC5_UMR1_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMR1_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC5_UMR1_1_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD6A1180ull
#define NIC5_UMR1_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMR1_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC5_UMR1_1_SPECIAL_BASE 0x1000007FFD6A1E80ull
#define NIC5_UMR1_1_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_UMR1_1_SPECIAL_SECTION 0x1800

#define mmNIC5_UMR1_2_UNSECURE_DOORBELL0_BASE 0x1000007FFD6A2000ull
#define NIC5_UMR1_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC5_UMR1_2_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC5_UMR1_2_UNSECURE_DOORBELL1_BASE 0x1000007FFD6A2080ull
#define NIC5_UMR1_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC5_UMR1_2_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC5_UMR1_2_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD6A2100ull
#define NIC5_UMR1_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMR1_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC5_UMR1_2_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD6A2180ull
#define NIC5_UMR1_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMR1_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC5_UMR1_2_SPECIAL_BASE 0x1000007FFD6A2E80ull
#define NIC5_UMR1_2_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_UMR1_2_SPECIAL_SECTION 0x1800

#define mmNIC5_UMR1_3_UNSECURE_DOORBELL0_BASE 0x1000007FFD6A3000ull
#define NIC5_UMR1_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC5_UMR1_3_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC5_UMR1_3_UNSECURE_DOORBELL1_BASE 0x1000007FFD6A3080ull
#define NIC5_UMR1_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC5_UMR1_3_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC5_UMR1_3_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD6A3100ull
#define NIC5_UMR1_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMR1_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC5_UMR1_3_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD6A3180ull
#define NIC5_UMR1_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMR1_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC5_UMR1_3_SPECIAL_BASE 0x1000007FFD6A3E80ull
#define NIC5_UMR1_3_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_UMR1_3_SPECIAL_SECTION 0x1800

#define mmNIC5_UMR1_4_UNSECURE_DOORBELL0_BASE 0x1000007FFD6A4000ull
#define NIC5_UMR1_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC5_UMR1_4_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC5_UMR1_4_UNSECURE_DOORBELL1_BASE 0x1000007FFD6A4080ull
#define NIC5_UMR1_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC5_UMR1_4_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC5_UMR1_4_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD6A4100ull
#define NIC5_UMR1_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMR1_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC5_UMR1_4_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD6A4180ull
#define NIC5_UMR1_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMR1_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC5_UMR1_4_SPECIAL_BASE 0x1000007FFD6A4E80ull
#define NIC5_UMR1_4_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_UMR1_4_SPECIAL_SECTION 0x1800

#define mmNIC5_UMR1_5_UNSECURE_DOORBELL0_BASE 0x1000007FFD6A5000ull
#define NIC5_UMR1_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC5_UMR1_5_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC5_UMR1_5_UNSECURE_DOORBELL1_BASE 0x1000007FFD6A5080ull
#define NIC5_UMR1_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC5_UMR1_5_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC5_UMR1_5_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD6A5100ull
#define NIC5_UMR1_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMR1_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC5_UMR1_5_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD6A5180ull
#define NIC5_UMR1_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMR1_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC5_UMR1_5_SPECIAL_BASE 0x1000007FFD6A5E80ull
#define NIC5_UMR1_5_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_UMR1_5_SPECIAL_SECTION 0x1800

#define mmNIC5_UMR1_6_UNSECURE_DOORBELL0_BASE 0x1000007FFD6A6000ull
#define NIC5_UMR1_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC5_UMR1_6_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC5_UMR1_6_UNSECURE_DOORBELL1_BASE 0x1000007FFD6A6080ull
#define NIC5_UMR1_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC5_UMR1_6_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC5_UMR1_6_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD6A6100ull
#define NIC5_UMR1_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMR1_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC5_UMR1_6_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD6A6180ull
#define NIC5_UMR1_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMR1_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC5_UMR1_6_SPECIAL_BASE 0x1000007FFD6A6E80ull
#define NIC5_UMR1_6_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_UMR1_6_SPECIAL_SECTION 0x1800

#define mmNIC5_UMR1_7_UNSECURE_DOORBELL0_BASE 0x1000007FFD6A7000ull
#define NIC5_UMR1_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC5_UMR1_7_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC5_UMR1_7_UNSECURE_DOORBELL1_BASE 0x1000007FFD6A7080ull
#define NIC5_UMR1_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC5_UMR1_7_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC5_UMR1_7_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD6A7100ull
#define NIC5_UMR1_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMR1_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC5_UMR1_7_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD6A7180ull
#define NIC5_UMR1_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMR1_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC5_UMR1_7_SPECIAL_BASE 0x1000007FFD6A7E80ull
#define NIC5_UMR1_7_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_UMR1_7_SPECIAL_SECTION 0x1800

#define mmNIC5_UMR1_8_UNSECURE_DOORBELL0_BASE 0x1000007FFD6A8000ull
#define NIC5_UMR1_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC5_UMR1_8_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC5_UMR1_8_UNSECURE_DOORBELL1_BASE 0x1000007FFD6A8080ull
#define NIC5_UMR1_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC5_UMR1_8_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC5_UMR1_8_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD6A8100ull
#define NIC5_UMR1_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMR1_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC5_UMR1_8_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD6A8180ull
#define NIC5_UMR1_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMR1_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC5_UMR1_8_SPECIAL_BASE 0x1000007FFD6A8E80ull
#define NIC5_UMR1_8_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_UMR1_8_SPECIAL_SECTION 0x1800

#define mmNIC5_UMR1_9_UNSECURE_DOORBELL0_BASE 0x1000007FFD6A9000ull
#define NIC5_UMR1_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC5_UMR1_9_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC5_UMR1_9_UNSECURE_DOORBELL1_BASE 0x1000007FFD6A9080ull
#define NIC5_UMR1_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC5_UMR1_9_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC5_UMR1_9_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD6A9100ull
#define NIC5_UMR1_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMR1_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC5_UMR1_9_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD6A9180ull
#define NIC5_UMR1_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMR1_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC5_UMR1_9_SPECIAL_BASE 0x1000007FFD6A9E80ull
#define NIC5_UMR1_9_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_UMR1_9_SPECIAL_SECTION 0x1800

#define mmNIC5_UMR1_10_UNSECURE_DOORBELL0_BASE 0x1000007FFD6AA000ull
#define NIC5_UMR1_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC5_UMR1_10_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC5_UMR1_10_UNSECURE_DOORBELL1_BASE 0x1000007FFD6AA080ull
#define NIC5_UMR1_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC5_UMR1_10_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC5_UMR1_10_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD6AA100ull
#define NIC5_UMR1_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMR1_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC5_UMR1_10_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD6AA180ull
#define NIC5_UMR1_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMR1_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC5_UMR1_10_SPECIAL_BASE 0x1000007FFD6AAE80ull
#define NIC5_UMR1_10_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_UMR1_10_SPECIAL_SECTION 0x1800

#define mmNIC5_UMR1_11_UNSECURE_DOORBELL0_BASE 0x1000007FFD6AB000ull
#define NIC5_UMR1_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC5_UMR1_11_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC5_UMR1_11_UNSECURE_DOORBELL1_BASE 0x1000007FFD6AB080ull
#define NIC5_UMR1_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC5_UMR1_11_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC5_UMR1_11_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD6AB100ull
#define NIC5_UMR1_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMR1_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC5_UMR1_11_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD6AB180ull
#define NIC5_UMR1_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMR1_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC5_UMR1_11_SPECIAL_BASE 0x1000007FFD6ABE80ull
#define NIC5_UMR1_11_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_UMR1_11_SPECIAL_SECTION 0x1800

#define mmNIC5_UMR1_12_UNSECURE_DOORBELL0_BASE 0x1000007FFD6AC000ull
#define NIC5_UMR1_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC5_UMR1_12_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC5_UMR1_12_UNSECURE_DOORBELL1_BASE 0x1000007FFD6AC080ull
#define NIC5_UMR1_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC5_UMR1_12_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC5_UMR1_12_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD6AC100ull
#define NIC5_UMR1_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMR1_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC5_UMR1_12_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD6AC180ull
#define NIC5_UMR1_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMR1_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC5_UMR1_12_SPECIAL_BASE 0x1000007FFD6ACE80ull
#define NIC5_UMR1_12_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_UMR1_12_SPECIAL_SECTION 0x1800

#define mmNIC5_UMR1_13_UNSECURE_DOORBELL0_BASE 0x1000007FFD6AD000ull
#define NIC5_UMR1_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC5_UMR1_13_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC5_UMR1_13_UNSECURE_DOORBELL1_BASE 0x1000007FFD6AD080ull
#define NIC5_UMR1_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC5_UMR1_13_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC5_UMR1_13_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD6AD100ull
#define NIC5_UMR1_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMR1_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC5_UMR1_13_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD6AD180ull
#define NIC5_UMR1_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMR1_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC5_UMR1_13_SPECIAL_BASE 0x1000007FFD6ADE80ull
#define NIC5_UMR1_13_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_UMR1_13_SPECIAL_SECTION 0x1800

#define mmNIC5_UMR1_14_UNSECURE_DOORBELL0_BASE 0x1000007FFD6AE000ull
#define NIC5_UMR1_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC5_UMR1_14_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC5_UMR1_14_UNSECURE_DOORBELL1_BASE 0x1000007FFD6AE080ull
#define NIC5_UMR1_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC5_UMR1_14_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC5_UMR1_14_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD6AE100ull
#define NIC5_UMR1_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMR1_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC5_UMR1_14_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD6AE180ull
#define NIC5_UMR1_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMR1_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC5_UMR1_14_SPECIAL_BASE 0x1000007FFD6AEE80ull
#define NIC5_UMR1_14_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_UMR1_14_SPECIAL_SECTION 0x1180

#define mmNIC5_QM_DCCM1_BASE 0x1000007FFD6B0000ull
#define NIC5_QM_DCCM1_MAX_OFFSET 0x4000
#define NIC5_QM_DCCM1_SECTION 0x8000

#define mmNIC5_QM_ARC_AUX1_BASE 0x1000007FFD6B8000ull
#define NIC5_QM_ARC_AUX1_MAX_OFFSET 0x1000
#define NIC5_QM_ARC_AUX1_SECTION 0xE800

#define mmNIC5_QM_ARC_AUX1_SPECIAL_BASE 0x1000007FFD6B8E80ull
#define NIC5_QM_ARC_AUX1_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_QM_ARC_AUX1_SPECIAL_SECTION 0x1180

#define mmNIC5_QM1_BASE 0x1000007FFD6BA000ull
#define NIC5_QM1_MAX_OFFSET 0x1000
#define NIC5_QM1_SECTION 0x9000

#define mmNIC5_QM1_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFD6BA900ull
#define NIC5_QM1_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define NIC5_QM1_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmNIC5_QM1_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFD6BA908ull
#define NIC5_QM1_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define NIC5_QM1_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmNIC5_QM1_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFD6BA910ull
#define NIC5_QM1_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define NIC5_QM1_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmNIC5_QM1_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFD6BA918ull
#define NIC5_QM1_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define NIC5_QM1_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmNIC5_QM1_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFD6BA920ull
#define NIC5_QM1_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define NIC5_QM1_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmNIC5_QM1_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFD6BA928ull
#define NIC5_QM1_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define NIC5_QM1_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmNIC5_QM1_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFD6BA930ull
#define NIC5_QM1_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define NIC5_QM1_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmNIC5_QM1_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFD6BA938ull
#define NIC5_QM1_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define NIC5_QM1_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmNIC5_QM1_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFD6BA940ull
#define NIC5_QM1_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define NIC5_QM1_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmNIC5_QM1_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFD6BA948ull
#define NIC5_QM1_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define NIC5_QM1_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmNIC5_QM1_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFD6BA950ull
#define NIC5_QM1_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define NIC5_QM1_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmNIC5_QM1_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFD6BA958ull
#define NIC5_QM1_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define NIC5_QM1_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmNIC5_QM1_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFD6BA960ull
#define NIC5_QM1_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define NIC5_QM1_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmNIC5_QM1_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFD6BA968ull
#define NIC5_QM1_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define NIC5_QM1_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmNIC5_QM1_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFD6BA970ull
#define NIC5_QM1_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define NIC5_QM1_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmNIC5_QM1_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFD6BA978ull
#define NIC5_QM1_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define NIC5_QM1_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmNIC5_QM1_AXUSER_SECURED_BASE 0x1000007FFD6BAB00ull
#define NIC5_QM1_AXUSER_SECURED_MAX_OFFSET 0x5000
#define NIC5_QM1_AXUSER_SECURED_SECTION 0x8000

#define mmNIC5_QM1_AXUSER_NONSECURED_BASE 0x1000007FFD6BAB80ull
#define NIC5_QM1_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define NIC5_QM1_AXUSER_NONSECURED_SECTION 0x8000

#define mmNIC5_QM1_DBG_HBW_BASE 0x1000007FFD6BAC00ull
#define NIC5_QM1_DBG_HBW_MAX_OFFSET 0x5800
#define NIC5_QM1_DBG_HBW_SECTION 0x8000

#define mmNIC5_QM1_DBG_LBW_BASE 0x1000007FFD6BAC80ull
#define NIC5_QM1_DBG_LBW_MAX_OFFSET 0x5800
#define NIC5_QM1_DBG_LBW_SECTION 0x1000

#define mmNIC5_QM1_CGM_BASE 0x1000007FFD6BAD80ull
#define NIC5_QM1_CGM_MAX_OFFSET 0xC000
#define NIC5_QM1_CGM_SECTION 0x1000

#define mmNIC5_QM1_SPECIAL_BASE 0x1000007FFD6BAE80ull
#define NIC5_QM1_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_QM1_SPECIAL_SECTION 0x4180

#define mmNIC5_QPC1_BASE 0x1000007FFD6BF000ull
#define NIC5_QPC1_MAX_OFFSET 0x1000
#define NIC5_QPC1_SECTION 0x7200

#define mmNIC5_QPC1_DBFIFO0_CI_UPD_ADDR_BASE 0x1000007FFD6BF720ull
#define NIC5_QPC1_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC1_DBFIFO1_CI_UPD_ADDR_BASE 0x1000007FFD6BF728ull
#define NIC5_QPC1_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC1_DBFIFO2_CI_UPD_ADDR_BASE 0x1000007FFD6BF730ull
#define NIC5_QPC1_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC1_DBFIFO3_CI_UPD_ADDR_BASE 0x1000007FFD6BF738ull
#define NIC5_QPC1_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC1_DBFIFO4_CI_UPD_ADDR_BASE 0x1000007FFD6BF740ull
#define NIC5_QPC1_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC1_DBFIFO5_CI_UPD_ADDR_BASE 0x1000007FFD6BF748ull
#define NIC5_QPC1_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC1_DBFIFO6_CI_UPD_ADDR_BASE 0x1000007FFD6BF750ull
#define NIC5_QPC1_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC1_DBFIFO7_CI_UPD_ADDR_BASE 0x1000007FFD6BF758ull
#define NIC5_QPC1_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC1_DBFIFO8_CI_UPD_ADDR_BASE 0x1000007FFD6BF760ull
#define NIC5_QPC1_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC1_DBFIFO9_CI_UPD_ADDR_BASE 0x1000007FFD6BF768ull
#define NIC5_QPC1_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC1_DBFIFO10_CI_UPD_ADDR_BASE 0x1000007FFD6BF770ull
#define NIC5_QPC1_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC1_DBFIFO11_CI_UPD_ADDR_BASE 0x1000007FFD6BF778ull
#define NIC5_QPC1_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC1_DBFIFO12_CI_UPD_ADDR_BASE 0x1000007FFD6BF780ull
#define NIC5_QPC1_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC1_DBFIFO13_CI_UPD_ADDR_BASE 0x1000007FFD6BF788ull
#define NIC5_QPC1_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC1_DBFIFO14_CI_UPD_ADDR_BASE 0x1000007FFD6BF790ull
#define NIC5_QPC1_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC1_DBFIFO15_CI_UPD_ADDR_BASE 0x1000007FFD6BF798ull
#define NIC5_QPC1_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC1_DBFIFO16_CI_UPD_ADDR_BASE 0x1000007FFD6BF7A0ull
#define NIC5_QPC1_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC1_DBFIFO17_CI_UPD_ADDR_BASE 0x1000007FFD6BF7A8ull
#define NIC5_QPC1_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC1_DBFIFO18_CI_UPD_ADDR_BASE 0x1000007FFD6BF7B0ull
#define NIC5_QPC1_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC1_DBFIFO19_CI_UPD_ADDR_BASE 0x1000007FFD6BF7B8ull
#define NIC5_QPC1_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC1_DBFIFO20_CI_UPD_ADDR_BASE 0x1000007FFD6BF7C0ull
#define NIC5_QPC1_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC1_DBFIFO21_CI_UPD_ADDR_BASE 0x1000007FFD6BF7C8ull
#define NIC5_QPC1_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC1_DBFIFO22_CI_UPD_ADDR_BASE 0x1000007FFD6BF7D0ull
#define NIC5_QPC1_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC1_DBFIFO23_CI_UPD_ADDR_BASE 0x1000007FFD6BF7D8ull
#define NIC5_QPC1_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC1_DBFIFO24_CI_UPD_ADDR_BASE 0x1000007FFD6BF7E0ull
#define NIC5_QPC1_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC1_DBFIFO25_CI_UPD_ADDR_BASE 0x1000007FFD6BF7E8ull
#define NIC5_QPC1_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC1_DBFIFO26_CI_UPD_ADDR_BASE 0x1000007FFD6BF7F0ull
#define NIC5_QPC1_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC1_DBFIFO27_CI_UPD_ADDR_BASE 0x1000007FFD6BF7F8ull
#define NIC5_QPC1_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC1_DBFIFO28_CI_UPD_ADDR_BASE 0x1000007FFD6BF800ull
#define NIC5_QPC1_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC1_DBFIFO29_CI_UPD_ADDR_BASE 0x1000007FFD6BF808ull
#define NIC5_QPC1_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC1_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x1000007FFD6BF810ull
#define NIC5_QPC1_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC5_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x1000007FFD6BF818ull
#define NIC5_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680

#define mmNIC5_QPC1_AXUSER_CONG_QUE_BASE 0x1000007FFD6BFB80ull
#define NIC5_QPC1_AXUSER_CONG_QUE_MAX_OFFSET 0x5000
#define NIC5_QPC1_AXUSER_CONG_QUE_SECTION 0x6000

#define mmNIC5_QPC1_AXUSER_RXWQE_BASE 0x1000007FFD6BFBE0ull
#define NIC5_QPC1_AXUSER_RXWQE_MAX_OFFSET 0x5000
#define NIC5_QPC1_AXUSER_RXWQE_SECTION 0x6000

#define mmNIC5_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x1000007FFD6BFC40ull
#define NIC5_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC5_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000

#define mmNIC5_QPC1_AXUSER_DB_FIFO_BASE 0x1000007FFD6BFCA0ull
#define NIC5_QPC1_AXUSER_DB_FIFO_MAX_OFFSET 0x5000
#define NIC5_QPC1_AXUSER_DB_FIFO_SECTION 0x6000

#define mmNIC5_QPC1_AXUSER_EV_QUE_LBW_INTR_BASE 0x1000007FFD6BFD00ull
#define NIC5_QPC1_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000
#define NIC5_QPC1_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000

#define mmNIC5_QPC1_AXUSER_ERR_FIFO_BASE 0x1000007FFD6BFD60ull
#define NIC5_QPC1_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000
#define NIC5_QPC1_AXUSER_ERR_FIFO_SECTION 0x6000

#define mmNIC5_QPC1_AXUSER_QPC_RESP_BASE 0x1000007FFD6BFDC0ull
#define NIC5_QPC1_AXUSER_QPC_RESP_MAX_OFFSET 0x5000
#define NIC5_QPC1_AXUSER_QPC_RESP_SECTION 0x6000

#define mmNIC5_QPC1_AXUSER_QPC_REQ_BASE 0x1000007FFD6BFE20ull
#define NIC5_QPC1_AXUSER_QPC_REQ_MAX_OFFSET 0x5000
#define NIC5_QPC1_AXUSER_QPC_REQ_SECTION 0x6000

#define mmNIC5_QPC1_SPECIAL_BASE 0x1000007FFD6BFE80ull
#define NIC5_QPC1_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_QPC1_SPECIAL_SECTION 0x8180

#define mmNIC5_TMR_BASE 0x1000007FFD6C8000ull
#define NIC5_TMR_MAX_OFFSET 0x1000
#define NIC5_TMR_SECTION 0xD600

#define mmNIC5_TMR_AXUSER_TMR_FREE_LIST_BASE 0x1000007FFD6C8D60ull
#define NIC5_TMR_AXUSER_TMR_FREE_LIST_MAX_OFFSET 0x5000
#define NIC5_TMR_AXUSER_TMR_FREE_LIST_SECTION 0x6000

#define mmNIC5_TMR_AXUSER_TMR_FIFO_BASE 0x1000007FFD6C8DC0ull
#define NIC5_TMR_AXUSER_TMR_FIFO_MAX_OFFSET 0x5000
#define NIC5_TMR_AXUSER_TMR_FIFO_SECTION 0x6000

#define mmNIC5_TMR_AXUSER_TMR_FSM_BASE 0x1000007FFD6C8E20ull
#define NIC5_TMR_AXUSER_TMR_FSM_MAX_OFFSET 0x5000
#define NIC5_TMR_AXUSER_TMR_FSM_SECTION 0x6000

#define mmNIC5_TMR_SPECIAL_BASE 0x1000007FFD6C8E80ull
#define NIC5_TMR_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_TMR_SPECIAL_SECTION 0x1800

#define mmNIC5_RXB_CORE_BASE 0x1000007FFD6C9000ull
#define NIC5_RXB_CORE_MAX_OFFSET 0x1000
#define NIC5_RXB_CORE_SECTION 0x6100

#define mmNIC5_RXB_CORE_SCT_AWUSER_BASE 0x1000007FFD6C9610ull
#define NIC5_RXB_CORE_SCT_AWUSER_MAX_OFFSET 0x5000
#define NIC5_RXB_CORE_SCT_AWUSER_SECTION 0x8700

#define mmNIC5_RXB_CORE_SPECIAL_BASE 0x1000007FFD6C9E80ull
#define NIC5_RXB_CORE_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_RXB_CORE_SPECIAL_SECTION 0x1800

#define mmNIC5_RXE0_BASE 0x1000007FFD6CA000ull
#define NIC5_RXE0_MAX_OFFSET 0x1000
#define NIC5_RXE0_SECTION 0x9000

#define mmNIC5_RXE0_WQE_ARUSER_BASE 0x1000007FFD6CA900ull
#define NIC5_RXE0_WQE_ARUSER_MAX_OFFSET 0x5000
#define NIC5_RXE0_WQE_ARUSER_SECTION 0x5800

#define mmNIC5_RXE0_SPECIAL_BASE 0x1000007FFD6CAE80ull
#define NIC5_RXE0_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_RXE0_SPECIAL_SECTION 0x1800

#define mmNIC5_RXE1_BASE 0x1000007FFD6CB000ull
#define NIC5_RXE1_MAX_OFFSET 0x1000
#define NIC5_RXE1_SECTION 0x9000

#define mmNIC5_RXE1_WQE_ARUSER_BASE 0x1000007FFD6CB900ull
#define NIC5_RXE1_WQE_ARUSER_MAX_OFFSET 0x5000
#define NIC5_RXE1_WQE_ARUSER_SECTION 0x5800

#define mmNIC5_RXE1_SPECIAL_BASE 0x1000007FFD6CBE80ull
#define NIC5_RXE1_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_RXE1_SPECIAL_SECTION 0x1800

#define mmNIC5_RXE0_AXUSER_AXUSER_CQ0_BASE 0x1000007FFD6CC000ull
#define NIC5_RXE0_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000
#define NIC5_RXE0_AXUSER_AXUSER_CQ0_SECTION 0x5000

#define mmNIC5_RXE0_AXUSER_AXUSER_CQ1_BASE 0x1000007FFD6CC050ull
#define NIC5_RXE0_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000
#define NIC5_RXE0_AXUSER_AXUSER_CQ1_SECTION 0x5000

#define mmNIC5_RXE0_AXUSER_AXUSER_CQ2_BASE 0x1000007FFD6CC0A0ull
#define NIC5_RXE0_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000
#define NIC5_RXE0_AXUSER_AXUSER_CQ2_SECTION 0x5000

#define mmNIC5_RXE0_AXUSER_AXUSER_CQ3_BASE 0x1000007FFD6CC0F0ull
#define NIC5_RXE0_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000
#define NIC5_RXE0_AXUSER_AXUSER_CQ3_SECTION 0x5000

#define mmNIC5_RXE0_AXUSER_AXUSER_CQ4_BASE 0x1000007FFD6CC140ull
#define NIC5_RXE0_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000
#define NIC5_RXE0_AXUSER_AXUSER_CQ4_SECTION 0x5000

#define mmNIC5_RXE0_AXUSER_AXUSER_CQ5_BASE 0x1000007FFD6CC190ull
#define NIC5_RXE0_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000
#define NIC5_RXE0_AXUSER_AXUSER_CQ5_SECTION 0x5000

#define mmNIC5_RXE0_AXUSER_AXUSER_CQ6_BASE 0x1000007FFD6CC1E0ull
#define NIC5_RXE0_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000
#define NIC5_RXE0_AXUSER_AXUSER_CQ6_SECTION 0x5000

#define mmNIC5_RXE0_AXUSER_AXUSER_CQ7_BASE 0x1000007FFD6CC230ull
#define NIC5_RXE0_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000
#define NIC5_RXE0_AXUSER_AXUSER_CQ7_SECTION 0x5000

#define mmNIC5_RXE0_AXUSER_AXUSER_CQ8_BASE 0x1000007FFD6CC280ull
#define NIC5_RXE0_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000
#define NIC5_RXE0_AXUSER_AXUSER_CQ8_SECTION 0x5000

#define mmNIC5_RXE0_AXUSER_AXUSER_CQ9_BASE 0x1000007FFD6CC2D0ull
#define NIC5_RXE0_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000
#define NIC5_RXE0_AXUSER_AXUSER_CQ9_SECTION 0x5000

#define mmNIC5_RXE0_AXUSER_AXUSER_CQ10_BASE 0x1000007FFD6CC320ull
#define NIC5_RXE0_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000
#define NIC5_RXE0_AXUSER_AXUSER_CQ10_SECTION 0x5000

#define mmNIC5_RXE0_AXUSER_AXUSER_CQ11_BASE 0x1000007FFD6CC370ull
#define NIC5_RXE0_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000
#define NIC5_RXE0_AXUSER_AXUSER_CQ11_SECTION 0x5000

#define mmNIC5_RXE0_AXUSER_AXUSER_CQ12_BASE 0x1000007FFD6CC3C0ull
#define NIC5_RXE0_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000
#define NIC5_RXE0_AXUSER_AXUSER_CQ12_SECTION 0x5000

#define mmNIC5_RXE0_AXUSER_AXUSER_CQ13_BASE 0x1000007FFD6CC410ull
#define NIC5_RXE0_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000
#define NIC5_RXE0_AXUSER_AXUSER_CQ13_SECTION 0x5000

#define mmNIC5_RXE0_AXUSER_AXUSER_CQ14_BASE 0x1000007FFD6CC460ull
#define NIC5_RXE0_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000
#define NIC5_RXE0_AXUSER_AXUSER_CQ14_SECTION 0x5000

#define mmNIC5_RXE0_AXUSER_AXUSER_CQ15_BASE 0x1000007FFD6CC4B0ull
#define NIC5_RXE0_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000
#define NIC5_RXE0_AXUSER_AXUSER_CQ15_SECTION 0x5000

#define mmNIC5_RXE0_AXUSER_AXUSER_CQ16_BASE 0x1000007FFD6CC500ull
#define NIC5_RXE0_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000
#define NIC5_RXE0_AXUSER_AXUSER_CQ16_SECTION 0x5000

#define mmNIC5_RXE0_AXUSER_AXUSER_CQ17_BASE 0x1000007FFD6CC550ull
#define NIC5_RXE0_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000
#define NIC5_RXE0_AXUSER_AXUSER_CQ17_SECTION 0x5000

#define mmNIC5_RXE0_AXUSER_AXUSER_CQ18_BASE 0x1000007FFD6CC5A0ull
#define NIC5_RXE0_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000
#define NIC5_RXE0_AXUSER_AXUSER_CQ18_SECTION 0x5000

#define mmNIC5_RXE0_AXUSER_AXUSER_CQ19_BASE 0x1000007FFD6CC5F0ull
#define NIC5_RXE0_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000
#define NIC5_RXE0_AXUSER_AXUSER_CQ19_SECTION 0x5000

#define mmNIC5_RXE0_AXUSER_AXUSER_CQ20_BASE 0x1000007FFD6CC640ull
#define NIC5_RXE0_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000
#define NIC5_RXE0_AXUSER_AXUSER_CQ20_SECTION 0x5000

#define mmNIC5_RXE0_AXUSER_AXUSER_CQ21_BASE 0x1000007FFD6CC690ull
#define NIC5_RXE0_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000
#define NIC5_RXE0_AXUSER_AXUSER_CQ21_SECTION 0x5000

#define mmNIC5_RXE0_AXUSER_AXUSER_CQ22_BASE 0x1000007FFD6CC6E0ull
#define NIC5_RXE0_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000
#define NIC5_RXE0_AXUSER_AXUSER_CQ22_SECTION 0x5000

#define mmNIC5_RXE0_AXUSER_AXUSER_CQ23_BASE 0x1000007FFD6CC730ull
#define NIC5_RXE0_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000
#define NIC5_RXE0_AXUSER_AXUSER_CQ23_SECTION 0x5000

#define mmNIC5_RXE0_AXUSER_AXUSER_CQ24_BASE 0x1000007FFD6CC780ull
#define NIC5_RXE0_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000
#define NIC5_RXE0_AXUSER_AXUSER_CQ24_SECTION 0x5000

#define mmNIC5_RXE0_AXUSER_AXUSER_CQ25_BASE 0x1000007FFD6CC7D0ull
#define NIC5_RXE0_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000
#define NIC5_RXE0_AXUSER_AXUSER_CQ25_SECTION 0x5000

#define mmNIC5_RXE0_AXUSER_AXUSER_CQ26_BASE 0x1000007FFD6CC820ull
#define NIC5_RXE0_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000
#define NIC5_RXE0_AXUSER_AXUSER_CQ26_SECTION 0x5000

#define mmNIC5_RXE0_AXUSER_AXUSER_CQ27_BASE 0x1000007FFD6CC870ull
#define NIC5_RXE0_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000
#define NIC5_RXE0_AXUSER_AXUSER_CQ27_SECTION 0x5000

#define mmNIC5_RXE0_AXUSER_AXUSER_CQ28_BASE 0x1000007FFD6CC8C0ull
#define NIC5_RXE0_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000
#define NIC5_RXE0_AXUSER_AXUSER_CQ28_SECTION 0x5000

#define mmNIC5_RXE0_AXUSER_AXUSER_CQ29_BASE 0x1000007FFD6CC910ull
#define NIC5_RXE0_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000
#define NIC5_RXE0_AXUSER_AXUSER_CQ29_SECTION 0x5000

#define mmNIC5_RXE0_AXUSER_AXUSER_CQ30_BASE 0x1000007FFD6CC960ull
#define NIC5_RXE0_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000
#define NIC5_RXE0_AXUSER_AXUSER_CQ30_SECTION 0x5000

#define mmNIC5_RXE0_AXUSER_AXUSER_CQ31_BASE 0x1000007FFD6CC9B0ull
#define NIC5_RXE0_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000
#define NIC5_RXE0_AXUSER_AXUSER_CQ31_SECTION 0x4D00

#define mmNIC5_RXE0_AXUSER_SPECIAL_BASE 0x1000007FFD6CCE80ull
#define NIC5_RXE0_AXUSER_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_RXE0_AXUSER_SPECIAL_SECTION 0x1800

#define mmNIC5_RXE1_AXUSER_AXUSER_CQ0_BASE 0x1000007FFD6CD000ull
#define NIC5_RXE1_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000
#define NIC5_RXE1_AXUSER_AXUSER_CQ0_SECTION 0x5000

#define mmNIC5_RXE1_AXUSER_AXUSER_CQ1_BASE 0x1000007FFD6CD050ull
#define NIC5_RXE1_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000
#define NIC5_RXE1_AXUSER_AXUSER_CQ1_SECTION 0x5000

#define mmNIC5_RXE1_AXUSER_AXUSER_CQ2_BASE 0x1000007FFD6CD0A0ull
#define NIC5_RXE1_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000
#define NIC5_RXE1_AXUSER_AXUSER_CQ2_SECTION 0x5000

#define mmNIC5_RXE1_AXUSER_AXUSER_CQ3_BASE 0x1000007FFD6CD0F0ull
#define NIC5_RXE1_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000
#define NIC5_RXE1_AXUSER_AXUSER_CQ3_SECTION 0x5000

#define mmNIC5_RXE1_AXUSER_AXUSER_CQ4_BASE 0x1000007FFD6CD140ull
#define NIC5_RXE1_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000
#define NIC5_RXE1_AXUSER_AXUSER_CQ4_SECTION 0x5000

#define mmNIC5_RXE1_AXUSER_AXUSER_CQ5_BASE 0x1000007FFD6CD190ull
#define NIC5_RXE1_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000
#define NIC5_RXE1_AXUSER_AXUSER_CQ5_SECTION 0x5000

#define mmNIC5_RXE1_AXUSER_AXUSER_CQ6_BASE 0x1000007FFD6CD1E0ull
#define NIC5_RXE1_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000
#define NIC5_RXE1_AXUSER_AXUSER_CQ6_SECTION 0x5000

#define mmNIC5_RXE1_AXUSER_AXUSER_CQ7_BASE 0x1000007FFD6CD230ull
#define NIC5_RXE1_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000
#define NIC5_RXE1_AXUSER_AXUSER_CQ7_SECTION 0x5000

#define mmNIC5_RXE1_AXUSER_AXUSER_CQ8_BASE 0x1000007FFD6CD280ull
#define NIC5_RXE1_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000
#define NIC5_RXE1_AXUSER_AXUSER_CQ8_SECTION 0x5000

#define mmNIC5_RXE1_AXUSER_AXUSER_CQ9_BASE 0x1000007FFD6CD2D0ull
#define NIC5_RXE1_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000
#define NIC5_RXE1_AXUSER_AXUSER_CQ9_SECTION 0x5000

#define mmNIC5_RXE1_AXUSER_AXUSER_CQ10_BASE 0x1000007FFD6CD320ull
#define NIC5_RXE1_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000
#define NIC5_RXE1_AXUSER_AXUSER_CQ10_SECTION 0x5000

#define mmNIC5_RXE1_AXUSER_AXUSER_CQ11_BASE 0x1000007FFD6CD370ull
#define NIC5_RXE1_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000
#define NIC5_RXE1_AXUSER_AXUSER_CQ11_SECTION 0x5000

#define mmNIC5_RXE1_AXUSER_AXUSER_CQ12_BASE 0x1000007FFD6CD3C0ull
#define NIC5_RXE1_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000
#define NIC5_RXE1_AXUSER_AXUSER_CQ12_SECTION 0x5000

#define mmNIC5_RXE1_AXUSER_AXUSER_CQ13_BASE 0x1000007FFD6CD410ull
#define NIC5_RXE1_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000
#define NIC5_RXE1_AXUSER_AXUSER_CQ13_SECTION 0x5000

#define mmNIC5_RXE1_AXUSER_AXUSER_CQ14_BASE 0x1000007FFD6CD460ull
#define NIC5_RXE1_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000
#define NIC5_RXE1_AXUSER_AXUSER_CQ14_SECTION 0x5000

#define mmNIC5_RXE1_AXUSER_AXUSER_CQ15_BASE 0x1000007FFD6CD4B0ull
#define NIC5_RXE1_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000
#define NIC5_RXE1_AXUSER_AXUSER_CQ15_SECTION 0x5000

#define mmNIC5_RXE1_AXUSER_AXUSER_CQ16_BASE 0x1000007FFD6CD500ull
#define NIC5_RXE1_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000
#define NIC5_RXE1_AXUSER_AXUSER_CQ16_SECTION 0x5000

#define mmNIC5_RXE1_AXUSER_AXUSER_CQ17_BASE 0x1000007FFD6CD550ull
#define NIC5_RXE1_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000
#define NIC5_RXE1_AXUSER_AXUSER_CQ17_SECTION 0x5000

#define mmNIC5_RXE1_AXUSER_AXUSER_CQ18_BASE 0x1000007FFD6CD5A0ull
#define NIC5_RXE1_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000
#define NIC5_RXE1_AXUSER_AXUSER_CQ18_SECTION 0x5000

#define mmNIC5_RXE1_AXUSER_AXUSER_CQ19_BASE 0x1000007FFD6CD5F0ull
#define NIC5_RXE1_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000
#define NIC5_RXE1_AXUSER_AXUSER_CQ19_SECTION 0x5000

#define mmNIC5_RXE1_AXUSER_AXUSER_CQ20_BASE 0x1000007FFD6CD640ull
#define NIC5_RXE1_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000
#define NIC5_RXE1_AXUSER_AXUSER_CQ20_SECTION 0x5000

#define mmNIC5_RXE1_AXUSER_AXUSER_CQ21_BASE 0x1000007FFD6CD690ull
#define NIC5_RXE1_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000
#define NIC5_RXE1_AXUSER_AXUSER_CQ21_SECTION 0x5000

#define mmNIC5_RXE1_AXUSER_AXUSER_CQ22_BASE 0x1000007FFD6CD6E0ull
#define NIC5_RXE1_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000
#define NIC5_RXE1_AXUSER_AXUSER_CQ22_SECTION 0x5000

#define mmNIC5_RXE1_AXUSER_AXUSER_CQ23_BASE 0x1000007FFD6CD730ull
#define NIC5_RXE1_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000
#define NIC5_RXE1_AXUSER_AXUSER_CQ23_SECTION 0x5000

#define mmNIC5_RXE1_AXUSER_AXUSER_CQ24_BASE 0x1000007FFD6CD780ull
#define NIC5_RXE1_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000
#define NIC5_RXE1_AXUSER_AXUSER_CQ24_SECTION 0x5000

#define mmNIC5_RXE1_AXUSER_AXUSER_CQ25_BASE 0x1000007FFD6CD7D0ull
#define NIC5_RXE1_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000
#define NIC5_RXE1_AXUSER_AXUSER_CQ25_SECTION 0x5000

#define mmNIC5_RXE1_AXUSER_AXUSER_CQ26_BASE 0x1000007FFD6CD820ull
#define NIC5_RXE1_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000
#define NIC5_RXE1_AXUSER_AXUSER_CQ26_SECTION 0x5000

#define mmNIC5_RXE1_AXUSER_AXUSER_CQ27_BASE 0x1000007FFD6CD870ull
#define NIC5_RXE1_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000
#define NIC5_RXE1_AXUSER_AXUSER_CQ27_SECTION 0x5000

#define mmNIC5_RXE1_AXUSER_AXUSER_CQ28_BASE 0x1000007FFD6CD8C0ull
#define NIC5_RXE1_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000
#define NIC5_RXE1_AXUSER_AXUSER_CQ28_SECTION 0x5000

#define mmNIC5_RXE1_AXUSER_AXUSER_CQ29_BASE 0x1000007FFD6CD910ull
#define NIC5_RXE1_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000
#define NIC5_RXE1_AXUSER_AXUSER_CQ29_SECTION 0x5000

#define mmNIC5_RXE1_AXUSER_AXUSER_CQ30_BASE 0x1000007FFD6CD960ull
#define NIC5_RXE1_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000
#define NIC5_RXE1_AXUSER_AXUSER_CQ30_SECTION 0x5000

#define mmNIC5_RXE1_AXUSER_AXUSER_CQ31_BASE 0x1000007FFD6CD9B0ull
#define NIC5_RXE1_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000
#define NIC5_RXE1_AXUSER_AXUSER_CQ31_SECTION 0x4D00

#define mmNIC5_RXE1_AXUSER_SPECIAL_BASE 0x1000007FFD6CDE80ull
#define NIC5_RXE1_AXUSER_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_RXE1_AXUSER_SPECIAL_SECTION 0x2180

#define mmNIC5_TXS0_BASE 0x1000007FFD6D0000ull
#define NIC5_TXS0_MAX_OFFSET 0x1000
#define NIC5_TXS0_SECTION 0xE800

#define mmNIC5_TXS0_SPECIAL_BASE 0x1000007FFD6D0E80ull
#define NIC5_TXS0_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_TXS0_SPECIAL_SECTION 0x1800

#define mmNIC5_TXS1_BASE 0x1000007FFD6D1000ull
#define NIC5_TXS1_MAX_OFFSET 0x1000
#define NIC5_TXS1_SECTION 0xE800

#define mmNIC5_TXS1_SPECIAL_BASE 0x1000007FFD6D1E80ull
#define NIC5_TXS1_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_TXS1_SPECIAL_SECTION 0x1800

#define mmNIC5_TXE0_BASE 0x1000007FFD6D2000ull
#define NIC5_TXE0_MAX_OFFSET 0x1000
#define NIC5_TXE0_SECTION 0xE800

#define mmNIC5_TXE0_SPECIAL_BASE 0x1000007FFD6D2E80ull
#define NIC5_TXE0_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_TXE0_SPECIAL_SECTION 0x1800

#define mmNIC5_TXE1_BASE 0x1000007FFD6D3000ull
#define NIC5_TXE1_MAX_OFFSET 0x1000
#define NIC5_TXE1_SECTION 0xE800

#define mmNIC5_TXE1_SPECIAL_BASE 0x1000007FFD6D3E80ull
#define NIC5_TXE1_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_TXE1_SPECIAL_SECTION 0x1800

#define mmNIC5_TXB_BASE 0x1000007FFD6D4000ull
#define NIC5_TXB_MAX_OFFSET 0x1000
#define NIC5_TXB_SECTION 0xE800

#define mmNIC5_TXB_SPECIAL_BASE 0x1000007FFD6D4E80ull
#define NIC5_TXB_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_TXB_SPECIAL_SECTION 0x1800

#define mmNIC5_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFD6D5000ull
#define NIC5_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define NIC5_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmNIC5_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFD6D5200ull
#define NIC5_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define NIC5_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmNIC5_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFD6D5400ull
#define NIC5_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define NIC5_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmNIC5_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFD6D5600ull
#define NIC5_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define NIC5_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmNIC5_MSTR_IF_E2E_CRDT_BASE 0x1000007FFD6D5800ull
#define NIC5_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define NIC5_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmNIC5_MSTR_IF_AXUSER_BASE 0x1000007FFD6D5A80ull
#define NIC5_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define NIC5_MSTR_IF_AXUSER_SECTION 0x8000

#define mmNIC5_MSTR_IF_DBG_HBW_BASE 0x1000007FFD6D5B00ull
#define NIC5_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define NIC5_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmNIC5_MSTR_IF_DBG_LBW_BASE 0x1000007FFD6D5B80ull
#define NIC5_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define NIC5_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmNIC5_MSTR_IF_CORE_HBW_BASE 0x1000007FFD6D5C00ull
#define NIC5_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define NIC5_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmNIC5_MSTR_IF_CORE_LBW_BASE 0x1000007FFD6D5D80ull
#define NIC5_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define NIC5_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmNIC5_MSTR_IF_SPECIAL_BASE 0x1000007FFD6D5E80ull
#define NIC5_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmNIC5_TX_AXUSER_BASE 0x1000007FFD6D6000ull
#define NIC5_TX_AXUSER_MAX_OFFSET 0x5000
#define NIC5_TX_AXUSER_SECTION 0x2000

#define mmNIC5_SERDES0_BASE 0x1000007FFD6D8000ull
#define NIC5_SERDES0_MAX_OFFSET 0x3E40
#define NIC5_SERDES0_SECTION 0x4000

#define mmNIC5_SERDES1_BASE 0x1000007FFD6DC000ull
#define NIC5_SERDES1_MAX_OFFSET 0x3E40
#define NIC5_SERDES1_SECTION 0x4000

#define mmNIC5_PHY_BASE 0x1000007FFD6E0000ull
#define NIC5_PHY_MAX_OFFSET 0x1000
#define NIC5_PHY_SECTION 0xE800

#define mmNIC5_PHY_SPECIAL_BASE 0x1000007FFD6E0E80ull
#define NIC5_PHY_SPECIAL_MAX_OFFSET 0x1800
#define NIC5_PHY_SPECIAL_SECTION 0x7180

#define mmPRT5_MAC_AUX_BASE 0x1000007FFD6E8000ull
#define PRT5_MAC_AUX_MAX_OFFSET 0x1000
#define PRT5_MAC_AUX_SECTION 0xE800

#define mmPRT5_MAC_AUX_SPECIAL_BASE 0x1000007FFD6E8E80ull
#define PRT5_MAC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define PRT5_MAC_AUX_SPECIAL_SECTION 0x1800

#define mmPRT5_MAC_CORE_BASE 0x1000007FFD6E9000ull
#define PRT5_MAC_CORE_MAX_OFFSET 0x1000
#define PRT5_MAC_CORE_SECTION 0xE800

#define mmPRT5_MAC_CORE_SPECIAL_BASE 0x1000007FFD6E9E80ull
#define PRT5_MAC_CORE_SPECIAL_MAX_OFFSET 0x1800
#define PRT5_MAC_CORE_SPECIAL_SECTION 0x1800

#define mmNIC5_MAC_RS_FEC_BASE 0x1000007FFD6EA000ull
#define NIC5_MAC_RS_FEC_MAX_OFFSET 0x2DC0
#define NIC5_MAC_RS_FEC_SECTION 0x1000

#define mmNIC5_MAC_GLOB_STAT_NIC_MAC_STAT_BASE 0x1000007FFD6EB000ull
#define NIC5_MAC_GLOB_STAT_NIC_MAC_STAT_MAX_OFFSET 0x4D00
#define NIC5_MAC_GLOB_STAT_NIC_MAC_STAT_SECTION 0x8000

#define mmNIC5_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_BASE 0x1000007FFD6EB800ull
#define NIC5_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_MAX_OFFSET 0x1EC0
#define NIC5_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_SECTION 0x8000

#define mmNIC5_MAC_CH0_MAC_PCS_BASE 0x1000007FFD6EC000ull
#define NIC5_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC5_MAC_CH0_MAC_PCS_SECTION 0x4000

#define mmNIC5_MAC_CH0_MAC_128_BASE 0x1000007FFD6EC400ull
#define NIC5_MAC_CH0_MAC_128_MAX_OFFSET 0xA400
#define NIC5_MAC_CH0_MAC_128_SECTION 0x4000

#define mmNIC5_MAC_CH0_MAC_AN_BASE 0x1000007FFD6EC800ull
#define NIC5_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400
#define NIC5_MAC_CH0_MAC_AN_SECTION 0x8000

#define mmNIC5_MAC_CH1_MAC_PCS_BASE 0x1000007FFD6ED000ull
#define NIC5_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC5_MAC_CH1_MAC_PCS_SECTION 0x4000

#define mmNIC5_MAC_CH1_MAC_128_BASE 0x1000007FFD6ED400ull
#define NIC5_MAC_CH1_MAC_128_MAX_OFFSET 0xA400
#define NIC5_MAC_CH1_MAC_128_SECTION 0x4000

#define mmNIC5_MAC_CH1_MAC_AN_BASE 0x1000007FFD6ED800ull
#define NIC5_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400
#define NIC5_MAC_CH1_MAC_AN_SECTION 0x8000

#define mmNIC5_MAC_CH2_MAC_PCS_BASE 0x1000007FFD6EE000ull
#define NIC5_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC5_MAC_CH2_MAC_PCS_SECTION 0x4000

#define mmNIC5_MAC_CH2_MAC_128_BASE 0x1000007FFD6EE400ull
#define NIC5_MAC_CH2_MAC_128_MAX_OFFSET 0xA400
#define NIC5_MAC_CH2_MAC_128_SECTION 0x4000

#define mmNIC5_MAC_CH2_MAC_AN_BASE 0x1000007FFD6EE800ull
#define NIC5_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400
#define NIC5_MAC_CH2_MAC_AN_SECTION 0x8000

#define mmNIC5_MAC_CH3_MAC_PCS_BASE 0x1000007FFD6EF000ull
#define NIC5_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC5_MAC_CH3_MAC_PCS_SECTION 0x4000

#define mmNIC5_MAC_CH3_MAC_128_BASE 0x1000007FFD6EF400ull
#define NIC5_MAC_CH3_MAC_128_MAX_OFFSET 0xA400
#define NIC5_MAC_CH3_MAC_128_SECTION 0x4000

#define mmNIC5_MAC_CH3_MAC_AN_BASE 0x1000007FFD6EF800ull
#define NIC5_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400
#define NIC5_MAC_CH3_MAC_AN_SECTION 0x10800

#define mmNIC6_UMR0_0_UNSECURE_DOORBELL0_BASE 0x1000007FFD700000ull
#define NIC6_UMR0_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC6_UMR0_0_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC6_UMR0_0_UNSECURE_DOORBELL1_BASE 0x1000007FFD700080ull
#define NIC6_UMR0_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC6_UMR0_0_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC6_UMR0_0_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD700100ull
#define NIC6_UMR0_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMR0_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC6_UMR0_0_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD700180ull
#define NIC6_UMR0_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMR0_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC6_UMR0_0_SPECIAL_BASE 0x1000007FFD700E80ull
#define NIC6_UMR0_0_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_UMR0_0_SPECIAL_SECTION 0x1800

#define mmNIC6_UMR0_1_UNSECURE_DOORBELL0_BASE 0x1000007FFD701000ull
#define NIC6_UMR0_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC6_UMR0_1_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC6_UMR0_1_UNSECURE_DOORBELL1_BASE 0x1000007FFD701080ull
#define NIC6_UMR0_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC6_UMR0_1_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC6_UMR0_1_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD701100ull
#define NIC6_UMR0_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMR0_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC6_UMR0_1_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD701180ull
#define NIC6_UMR0_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMR0_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC6_UMR0_1_SPECIAL_BASE 0x1000007FFD701E80ull
#define NIC6_UMR0_1_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_UMR0_1_SPECIAL_SECTION 0x1800

#define mmNIC6_UMR0_2_UNSECURE_DOORBELL0_BASE 0x1000007FFD702000ull
#define NIC6_UMR0_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC6_UMR0_2_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC6_UMR0_2_UNSECURE_DOORBELL1_BASE 0x1000007FFD702080ull
#define NIC6_UMR0_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC6_UMR0_2_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC6_UMR0_2_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD702100ull
#define NIC6_UMR0_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMR0_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC6_UMR0_2_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD702180ull
#define NIC6_UMR0_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMR0_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC6_UMR0_2_SPECIAL_BASE 0x1000007FFD702E80ull
#define NIC6_UMR0_2_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_UMR0_2_SPECIAL_SECTION 0x1800

#define mmNIC6_UMR0_3_UNSECURE_DOORBELL0_BASE 0x1000007FFD703000ull
#define NIC6_UMR0_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC6_UMR0_3_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC6_UMR0_3_UNSECURE_DOORBELL1_BASE 0x1000007FFD703080ull
#define NIC6_UMR0_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC6_UMR0_3_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC6_UMR0_3_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD703100ull
#define NIC6_UMR0_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMR0_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC6_UMR0_3_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD703180ull
#define NIC6_UMR0_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMR0_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC6_UMR0_3_SPECIAL_BASE 0x1000007FFD703E80ull
#define NIC6_UMR0_3_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_UMR0_3_SPECIAL_SECTION 0x1800

#define mmNIC6_UMR0_4_UNSECURE_DOORBELL0_BASE 0x1000007FFD704000ull
#define NIC6_UMR0_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC6_UMR0_4_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC6_UMR0_4_UNSECURE_DOORBELL1_BASE 0x1000007FFD704080ull
#define NIC6_UMR0_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC6_UMR0_4_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC6_UMR0_4_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD704100ull
#define NIC6_UMR0_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMR0_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC6_UMR0_4_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD704180ull
#define NIC6_UMR0_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMR0_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC6_UMR0_4_SPECIAL_BASE 0x1000007FFD704E80ull
#define NIC6_UMR0_4_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_UMR0_4_SPECIAL_SECTION 0x1800

#define mmNIC6_UMR0_5_UNSECURE_DOORBELL0_BASE 0x1000007FFD705000ull
#define NIC6_UMR0_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC6_UMR0_5_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC6_UMR0_5_UNSECURE_DOORBELL1_BASE 0x1000007FFD705080ull
#define NIC6_UMR0_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC6_UMR0_5_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC6_UMR0_5_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD705100ull
#define NIC6_UMR0_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMR0_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC6_UMR0_5_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD705180ull
#define NIC6_UMR0_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMR0_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC6_UMR0_5_SPECIAL_BASE 0x1000007FFD705E80ull
#define NIC6_UMR0_5_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_UMR0_5_SPECIAL_SECTION 0x1800

#define mmNIC6_UMR0_6_UNSECURE_DOORBELL0_BASE 0x1000007FFD706000ull
#define NIC6_UMR0_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC6_UMR0_6_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC6_UMR0_6_UNSECURE_DOORBELL1_BASE 0x1000007FFD706080ull
#define NIC6_UMR0_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC6_UMR0_6_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC6_UMR0_6_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD706100ull
#define NIC6_UMR0_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMR0_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC6_UMR0_6_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD706180ull
#define NIC6_UMR0_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMR0_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC6_UMR0_6_SPECIAL_BASE 0x1000007FFD706E80ull
#define NIC6_UMR0_6_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_UMR0_6_SPECIAL_SECTION 0x1800

#define mmNIC6_UMR0_7_UNSECURE_DOORBELL0_BASE 0x1000007FFD707000ull
#define NIC6_UMR0_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC6_UMR0_7_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC6_UMR0_7_UNSECURE_DOORBELL1_BASE 0x1000007FFD707080ull
#define NIC6_UMR0_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC6_UMR0_7_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC6_UMR0_7_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD707100ull
#define NIC6_UMR0_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMR0_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC6_UMR0_7_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD707180ull
#define NIC6_UMR0_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMR0_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC6_UMR0_7_SPECIAL_BASE 0x1000007FFD707E80ull
#define NIC6_UMR0_7_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_UMR0_7_SPECIAL_SECTION 0x1800

#define mmNIC6_UMR0_8_UNSECURE_DOORBELL0_BASE 0x1000007FFD708000ull
#define NIC6_UMR0_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC6_UMR0_8_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC6_UMR0_8_UNSECURE_DOORBELL1_BASE 0x1000007FFD708080ull
#define NIC6_UMR0_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC6_UMR0_8_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC6_UMR0_8_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD708100ull
#define NIC6_UMR0_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMR0_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC6_UMR0_8_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD708180ull
#define NIC6_UMR0_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMR0_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC6_UMR0_8_SPECIAL_BASE 0x1000007FFD708E80ull
#define NIC6_UMR0_8_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_UMR0_8_SPECIAL_SECTION 0x1800

#define mmNIC6_UMR0_9_UNSECURE_DOORBELL0_BASE 0x1000007FFD709000ull
#define NIC6_UMR0_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC6_UMR0_9_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC6_UMR0_9_UNSECURE_DOORBELL1_BASE 0x1000007FFD709080ull
#define NIC6_UMR0_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC6_UMR0_9_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC6_UMR0_9_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD709100ull
#define NIC6_UMR0_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMR0_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC6_UMR0_9_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD709180ull
#define NIC6_UMR0_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMR0_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC6_UMR0_9_SPECIAL_BASE 0x1000007FFD709E80ull
#define NIC6_UMR0_9_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_UMR0_9_SPECIAL_SECTION 0x1800

#define mmNIC6_UMR0_10_UNSECURE_DOORBELL0_BASE 0x1000007FFD70A000ull
#define NIC6_UMR0_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC6_UMR0_10_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC6_UMR0_10_UNSECURE_DOORBELL1_BASE 0x1000007FFD70A080ull
#define NIC6_UMR0_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC6_UMR0_10_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC6_UMR0_10_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD70A100ull
#define NIC6_UMR0_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMR0_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC6_UMR0_10_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD70A180ull
#define NIC6_UMR0_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMR0_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC6_UMR0_10_SPECIAL_BASE 0x1000007FFD70AE80ull
#define NIC6_UMR0_10_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_UMR0_10_SPECIAL_SECTION 0x1800

#define mmNIC6_UMR0_11_UNSECURE_DOORBELL0_BASE 0x1000007FFD70B000ull
#define NIC6_UMR0_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC6_UMR0_11_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC6_UMR0_11_UNSECURE_DOORBELL1_BASE 0x1000007FFD70B080ull
#define NIC6_UMR0_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC6_UMR0_11_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC6_UMR0_11_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD70B100ull
#define NIC6_UMR0_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMR0_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC6_UMR0_11_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD70B180ull
#define NIC6_UMR0_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMR0_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC6_UMR0_11_SPECIAL_BASE 0x1000007FFD70BE80ull
#define NIC6_UMR0_11_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_UMR0_11_SPECIAL_SECTION 0x1800

#define mmNIC6_UMR0_12_UNSECURE_DOORBELL0_BASE 0x1000007FFD70C000ull
#define NIC6_UMR0_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC6_UMR0_12_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC6_UMR0_12_UNSECURE_DOORBELL1_BASE 0x1000007FFD70C080ull
#define NIC6_UMR0_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC6_UMR0_12_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC6_UMR0_12_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD70C100ull
#define NIC6_UMR0_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMR0_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC6_UMR0_12_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD70C180ull
#define NIC6_UMR0_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMR0_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC6_UMR0_12_SPECIAL_BASE 0x1000007FFD70CE80ull
#define NIC6_UMR0_12_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_UMR0_12_SPECIAL_SECTION 0x1800

#define mmNIC6_UMR0_13_UNSECURE_DOORBELL0_BASE 0x1000007FFD70D000ull
#define NIC6_UMR0_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC6_UMR0_13_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC6_UMR0_13_UNSECURE_DOORBELL1_BASE 0x1000007FFD70D080ull
#define NIC6_UMR0_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC6_UMR0_13_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC6_UMR0_13_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD70D100ull
#define NIC6_UMR0_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMR0_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC6_UMR0_13_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD70D180ull
#define NIC6_UMR0_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMR0_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC6_UMR0_13_SPECIAL_BASE 0x1000007FFD70DE80ull
#define NIC6_UMR0_13_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_UMR0_13_SPECIAL_SECTION 0x1800

#define mmNIC6_UMR0_14_UNSECURE_DOORBELL0_BASE 0x1000007FFD70E000ull
#define NIC6_UMR0_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC6_UMR0_14_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC6_UMR0_14_UNSECURE_DOORBELL1_BASE 0x1000007FFD70E080ull
#define NIC6_UMR0_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC6_UMR0_14_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC6_UMR0_14_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD70E100ull
#define NIC6_UMR0_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMR0_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC6_UMR0_14_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD70E180ull
#define NIC6_UMR0_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMR0_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC6_UMR0_14_SPECIAL_BASE 0x1000007FFD70EE80ull
#define NIC6_UMR0_14_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_UMR0_14_SPECIAL_SECTION 0x1180

#define mmNIC6_QM_DCCM0_BASE 0x1000007FFD710000ull
#define NIC6_QM_DCCM0_MAX_OFFSET 0x4000
#define NIC6_QM_DCCM0_SECTION 0x8000

#define mmNIC6_QM_ARC_AUX0_BASE 0x1000007FFD718000ull
#define NIC6_QM_ARC_AUX0_MAX_OFFSET 0x1000
#define NIC6_QM_ARC_AUX0_SECTION 0xE800

#define mmNIC6_QM_ARC_AUX0_SPECIAL_BASE 0x1000007FFD718E80ull
#define NIC6_QM_ARC_AUX0_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_QM_ARC_AUX0_SPECIAL_SECTION 0x1180

#define mmNIC6_QM0_BASE 0x1000007FFD71A000ull
#define NIC6_QM0_MAX_OFFSET 0x1000
#define NIC6_QM0_SECTION 0x9000

#define mmNIC6_QM0_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFD71A900ull
#define NIC6_QM0_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define NIC6_QM0_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmNIC6_QM0_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFD71A908ull
#define NIC6_QM0_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define NIC6_QM0_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmNIC6_QM0_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFD71A910ull
#define NIC6_QM0_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define NIC6_QM0_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmNIC6_QM0_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFD71A918ull
#define NIC6_QM0_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define NIC6_QM0_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmNIC6_QM0_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFD71A920ull
#define NIC6_QM0_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define NIC6_QM0_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmNIC6_QM0_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFD71A928ull
#define NIC6_QM0_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define NIC6_QM0_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmNIC6_QM0_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFD71A930ull
#define NIC6_QM0_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define NIC6_QM0_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmNIC6_QM0_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFD71A938ull
#define NIC6_QM0_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define NIC6_QM0_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmNIC6_QM0_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFD71A940ull
#define NIC6_QM0_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define NIC6_QM0_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmNIC6_QM0_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFD71A948ull
#define NIC6_QM0_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define NIC6_QM0_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmNIC6_QM0_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFD71A950ull
#define NIC6_QM0_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define NIC6_QM0_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmNIC6_QM0_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFD71A958ull
#define NIC6_QM0_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define NIC6_QM0_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmNIC6_QM0_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFD71A960ull
#define NIC6_QM0_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define NIC6_QM0_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmNIC6_QM0_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFD71A968ull
#define NIC6_QM0_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define NIC6_QM0_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmNIC6_QM0_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFD71A970ull
#define NIC6_QM0_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define NIC6_QM0_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmNIC6_QM0_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFD71A978ull
#define NIC6_QM0_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define NIC6_QM0_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmNIC6_QM0_AXUSER_SECURED_BASE 0x1000007FFD71AB00ull
#define NIC6_QM0_AXUSER_SECURED_MAX_OFFSET 0x5000
#define NIC6_QM0_AXUSER_SECURED_SECTION 0x8000

#define mmNIC6_QM0_AXUSER_NONSECURED_BASE 0x1000007FFD71AB80ull
#define NIC6_QM0_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define NIC6_QM0_AXUSER_NONSECURED_SECTION 0x8000

#define mmNIC6_QM0_DBG_HBW_BASE 0x1000007FFD71AC00ull
#define NIC6_QM0_DBG_HBW_MAX_OFFSET 0x5800
#define NIC6_QM0_DBG_HBW_SECTION 0x8000

#define mmNIC6_QM0_DBG_LBW_BASE 0x1000007FFD71AC80ull
#define NIC6_QM0_DBG_LBW_MAX_OFFSET 0x5800
#define NIC6_QM0_DBG_LBW_SECTION 0x1000

#define mmNIC6_QM0_CGM_BASE 0x1000007FFD71AD80ull
#define NIC6_QM0_CGM_MAX_OFFSET 0xC000
#define NIC6_QM0_CGM_SECTION 0x1000

#define mmNIC6_QM0_SPECIAL_BASE 0x1000007FFD71AE80ull
#define NIC6_QM0_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_QM0_SPECIAL_SECTION 0x4180

#define mmNIC6_QPC0_BASE 0x1000007FFD71F000ull
#define NIC6_QPC0_MAX_OFFSET 0x1000
#define NIC6_QPC0_SECTION 0x7200

#define mmNIC6_QPC0_DBFIFO0_CI_UPD_ADDR_BASE 0x1000007FFD71F720ull
#define NIC6_QPC0_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC0_DBFIFO1_CI_UPD_ADDR_BASE 0x1000007FFD71F728ull
#define NIC6_QPC0_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC0_DBFIFO2_CI_UPD_ADDR_BASE 0x1000007FFD71F730ull
#define NIC6_QPC0_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC0_DBFIFO3_CI_UPD_ADDR_BASE 0x1000007FFD71F738ull
#define NIC6_QPC0_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC0_DBFIFO4_CI_UPD_ADDR_BASE 0x1000007FFD71F740ull
#define NIC6_QPC0_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC0_DBFIFO5_CI_UPD_ADDR_BASE 0x1000007FFD71F748ull
#define NIC6_QPC0_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC0_DBFIFO6_CI_UPD_ADDR_BASE 0x1000007FFD71F750ull
#define NIC6_QPC0_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC0_DBFIFO7_CI_UPD_ADDR_BASE 0x1000007FFD71F758ull
#define NIC6_QPC0_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC0_DBFIFO8_CI_UPD_ADDR_BASE 0x1000007FFD71F760ull
#define NIC6_QPC0_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC0_DBFIFO9_CI_UPD_ADDR_BASE 0x1000007FFD71F768ull
#define NIC6_QPC0_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC0_DBFIFO10_CI_UPD_ADDR_BASE 0x1000007FFD71F770ull
#define NIC6_QPC0_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC0_DBFIFO11_CI_UPD_ADDR_BASE 0x1000007FFD71F778ull
#define NIC6_QPC0_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC0_DBFIFO12_CI_UPD_ADDR_BASE 0x1000007FFD71F780ull
#define NIC6_QPC0_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC0_DBFIFO13_CI_UPD_ADDR_BASE 0x1000007FFD71F788ull
#define NIC6_QPC0_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC0_DBFIFO14_CI_UPD_ADDR_BASE 0x1000007FFD71F790ull
#define NIC6_QPC0_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC0_DBFIFO15_CI_UPD_ADDR_BASE 0x1000007FFD71F798ull
#define NIC6_QPC0_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC0_DBFIFO16_CI_UPD_ADDR_BASE 0x1000007FFD71F7A0ull
#define NIC6_QPC0_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC0_DBFIFO17_CI_UPD_ADDR_BASE 0x1000007FFD71F7A8ull
#define NIC6_QPC0_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC0_DBFIFO18_CI_UPD_ADDR_BASE 0x1000007FFD71F7B0ull
#define NIC6_QPC0_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC0_DBFIFO19_CI_UPD_ADDR_BASE 0x1000007FFD71F7B8ull
#define NIC6_QPC0_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC0_DBFIFO20_CI_UPD_ADDR_BASE 0x1000007FFD71F7C0ull
#define NIC6_QPC0_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC0_DBFIFO21_CI_UPD_ADDR_BASE 0x1000007FFD71F7C8ull
#define NIC6_QPC0_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC0_DBFIFO22_CI_UPD_ADDR_BASE 0x1000007FFD71F7D0ull
#define NIC6_QPC0_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC0_DBFIFO23_CI_UPD_ADDR_BASE 0x1000007FFD71F7D8ull
#define NIC6_QPC0_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC0_DBFIFO24_CI_UPD_ADDR_BASE 0x1000007FFD71F7E0ull
#define NIC6_QPC0_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC0_DBFIFO25_CI_UPD_ADDR_BASE 0x1000007FFD71F7E8ull
#define NIC6_QPC0_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC0_DBFIFO26_CI_UPD_ADDR_BASE 0x1000007FFD71F7F0ull
#define NIC6_QPC0_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC0_DBFIFO27_CI_UPD_ADDR_BASE 0x1000007FFD71F7F8ull
#define NIC6_QPC0_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC0_DBFIFO28_CI_UPD_ADDR_BASE 0x1000007FFD71F800ull
#define NIC6_QPC0_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC0_DBFIFO29_CI_UPD_ADDR_BASE 0x1000007FFD71F808ull
#define NIC6_QPC0_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC0_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x1000007FFD71F810ull
#define NIC6_QPC0_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x1000007FFD71F818ull
#define NIC6_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680

#define mmNIC6_QPC0_AXUSER_CONG_QUE_BASE 0x1000007FFD71FB80ull
#define NIC6_QPC0_AXUSER_CONG_QUE_MAX_OFFSET 0x5000
#define NIC6_QPC0_AXUSER_CONG_QUE_SECTION 0x6000

#define mmNIC6_QPC0_AXUSER_RXWQE_BASE 0x1000007FFD71FBE0ull
#define NIC6_QPC0_AXUSER_RXWQE_MAX_OFFSET 0x5000
#define NIC6_QPC0_AXUSER_RXWQE_SECTION 0x6000

#define mmNIC6_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x1000007FFD71FC40ull
#define NIC6_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC6_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000

#define mmNIC6_QPC0_AXUSER_DB_FIFO_BASE 0x1000007FFD71FCA0ull
#define NIC6_QPC0_AXUSER_DB_FIFO_MAX_OFFSET 0x5000
#define NIC6_QPC0_AXUSER_DB_FIFO_SECTION 0x6000

#define mmNIC6_QPC0_AXUSER_EV_QUE_LBW_INTR_BASE 0x1000007FFD71FD00ull
#define NIC6_QPC0_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000
#define NIC6_QPC0_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000

#define mmNIC6_QPC0_AXUSER_ERR_FIFO_BASE 0x1000007FFD71FD60ull
#define NIC6_QPC0_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000
#define NIC6_QPC0_AXUSER_ERR_FIFO_SECTION 0x6000

#define mmNIC6_QPC0_AXUSER_QPC_RESP_BASE 0x1000007FFD71FDC0ull
#define NIC6_QPC0_AXUSER_QPC_RESP_MAX_OFFSET 0x5000
#define NIC6_QPC0_AXUSER_QPC_RESP_SECTION 0x6000

#define mmNIC6_QPC0_AXUSER_QPC_REQ_BASE 0x1000007FFD71FE20ull
#define NIC6_QPC0_AXUSER_QPC_REQ_MAX_OFFSET 0x5000
#define NIC6_QPC0_AXUSER_QPC_REQ_SECTION 0x6000

#define mmNIC6_QPC0_SPECIAL_BASE 0x1000007FFD71FE80ull
#define NIC6_QPC0_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_QPC0_SPECIAL_SECTION 0x1800

#define mmNIC6_UMR1_0_UNSECURE_DOORBELL0_BASE 0x1000007FFD720000ull
#define NIC6_UMR1_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC6_UMR1_0_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC6_UMR1_0_UNSECURE_DOORBELL1_BASE 0x1000007FFD720080ull
#define NIC6_UMR1_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC6_UMR1_0_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC6_UMR1_0_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD720100ull
#define NIC6_UMR1_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMR1_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC6_UMR1_0_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD720180ull
#define NIC6_UMR1_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMR1_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC6_UMR1_0_SPECIAL_BASE 0x1000007FFD720E80ull
#define NIC6_UMR1_0_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_UMR1_0_SPECIAL_SECTION 0x1800

#define mmNIC6_UMR1_1_UNSECURE_DOORBELL0_BASE 0x1000007FFD721000ull
#define NIC6_UMR1_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC6_UMR1_1_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC6_UMR1_1_UNSECURE_DOORBELL1_BASE 0x1000007FFD721080ull
#define NIC6_UMR1_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC6_UMR1_1_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC6_UMR1_1_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD721100ull
#define NIC6_UMR1_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMR1_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC6_UMR1_1_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD721180ull
#define NIC6_UMR1_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMR1_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC6_UMR1_1_SPECIAL_BASE 0x1000007FFD721E80ull
#define NIC6_UMR1_1_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_UMR1_1_SPECIAL_SECTION 0x1800

#define mmNIC6_UMR1_2_UNSECURE_DOORBELL0_BASE 0x1000007FFD722000ull
#define NIC6_UMR1_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC6_UMR1_2_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC6_UMR1_2_UNSECURE_DOORBELL1_BASE 0x1000007FFD722080ull
#define NIC6_UMR1_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC6_UMR1_2_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC6_UMR1_2_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD722100ull
#define NIC6_UMR1_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMR1_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC6_UMR1_2_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD722180ull
#define NIC6_UMR1_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMR1_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC6_UMR1_2_SPECIAL_BASE 0x1000007FFD722E80ull
#define NIC6_UMR1_2_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_UMR1_2_SPECIAL_SECTION 0x1800

#define mmNIC6_UMR1_3_UNSECURE_DOORBELL0_BASE 0x1000007FFD723000ull
#define NIC6_UMR1_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC6_UMR1_3_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC6_UMR1_3_UNSECURE_DOORBELL1_BASE 0x1000007FFD723080ull
#define NIC6_UMR1_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC6_UMR1_3_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC6_UMR1_3_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD723100ull
#define NIC6_UMR1_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMR1_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC6_UMR1_3_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD723180ull
#define NIC6_UMR1_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMR1_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC6_UMR1_3_SPECIAL_BASE 0x1000007FFD723E80ull
#define NIC6_UMR1_3_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_UMR1_3_SPECIAL_SECTION 0x1800

#define mmNIC6_UMR1_4_UNSECURE_DOORBELL0_BASE 0x1000007FFD724000ull
#define NIC6_UMR1_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC6_UMR1_4_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC6_UMR1_4_UNSECURE_DOORBELL1_BASE 0x1000007FFD724080ull
#define NIC6_UMR1_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC6_UMR1_4_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC6_UMR1_4_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD724100ull
#define NIC6_UMR1_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMR1_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC6_UMR1_4_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD724180ull
#define NIC6_UMR1_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMR1_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC6_UMR1_4_SPECIAL_BASE 0x1000007FFD724E80ull
#define NIC6_UMR1_4_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_UMR1_4_SPECIAL_SECTION 0x1800

#define mmNIC6_UMR1_5_UNSECURE_DOORBELL0_BASE 0x1000007FFD725000ull
#define NIC6_UMR1_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC6_UMR1_5_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC6_UMR1_5_UNSECURE_DOORBELL1_BASE 0x1000007FFD725080ull
#define NIC6_UMR1_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC6_UMR1_5_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC6_UMR1_5_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD725100ull
#define NIC6_UMR1_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMR1_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC6_UMR1_5_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD725180ull
#define NIC6_UMR1_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMR1_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC6_UMR1_5_SPECIAL_BASE 0x1000007FFD725E80ull
#define NIC6_UMR1_5_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_UMR1_5_SPECIAL_SECTION 0x1800

#define mmNIC6_UMR1_6_UNSECURE_DOORBELL0_BASE 0x1000007FFD726000ull
#define NIC6_UMR1_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC6_UMR1_6_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC6_UMR1_6_UNSECURE_DOORBELL1_BASE 0x1000007FFD726080ull
#define NIC6_UMR1_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC6_UMR1_6_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC6_UMR1_6_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD726100ull
#define NIC6_UMR1_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMR1_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC6_UMR1_6_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD726180ull
#define NIC6_UMR1_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMR1_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC6_UMR1_6_SPECIAL_BASE 0x1000007FFD726E80ull
#define NIC6_UMR1_6_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_UMR1_6_SPECIAL_SECTION 0x1800

#define mmNIC6_UMR1_7_UNSECURE_DOORBELL0_BASE 0x1000007FFD727000ull
#define NIC6_UMR1_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC6_UMR1_7_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC6_UMR1_7_UNSECURE_DOORBELL1_BASE 0x1000007FFD727080ull
#define NIC6_UMR1_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC6_UMR1_7_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC6_UMR1_7_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD727100ull
#define NIC6_UMR1_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMR1_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC6_UMR1_7_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD727180ull
#define NIC6_UMR1_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMR1_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC6_UMR1_7_SPECIAL_BASE 0x1000007FFD727E80ull
#define NIC6_UMR1_7_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_UMR1_7_SPECIAL_SECTION 0x1800

#define mmNIC6_UMR1_8_UNSECURE_DOORBELL0_BASE 0x1000007FFD728000ull
#define NIC6_UMR1_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC6_UMR1_8_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC6_UMR1_8_UNSECURE_DOORBELL1_BASE 0x1000007FFD728080ull
#define NIC6_UMR1_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC6_UMR1_8_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC6_UMR1_8_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD728100ull
#define NIC6_UMR1_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMR1_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC6_UMR1_8_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD728180ull
#define NIC6_UMR1_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMR1_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC6_UMR1_8_SPECIAL_BASE 0x1000007FFD728E80ull
#define NIC6_UMR1_8_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_UMR1_8_SPECIAL_SECTION 0x1800

#define mmNIC6_UMR1_9_UNSECURE_DOORBELL0_BASE 0x1000007FFD729000ull
#define NIC6_UMR1_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC6_UMR1_9_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC6_UMR1_9_UNSECURE_DOORBELL1_BASE 0x1000007FFD729080ull
#define NIC6_UMR1_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC6_UMR1_9_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC6_UMR1_9_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD729100ull
#define NIC6_UMR1_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMR1_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC6_UMR1_9_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD729180ull
#define NIC6_UMR1_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMR1_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC6_UMR1_9_SPECIAL_BASE 0x1000007FFD729E80ull
#define NIC6_UMR1_9_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_UMR1_9_SPECIAL_SECTION 0x1800

#define mmNIC6_UMR1_10_UNSECURE_DOORBELL0_BASE 0x1000007FFD72A000ull
#define NIC6_UMR1_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC6_UMR1_10_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC6_UMR1_10_UNSECURE_DOORBELL1_BASE 0x1000007FFD72A080ull
#define NIC6_UMR1_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC6_UMR1_10_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC6_UMR1_10_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD72A100ull
#define NIC6_UMR1_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMR1_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC6_UMR1_10_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD72A180ull
#define NIC6_UMR1_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMR1_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC6_UMR1_10_SPECIAL_BASE 0x1000007FFD72AE80ull
#define NIC6_UMR1_10_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_UMR1_10_SPECIAL_SECTION 0x1800

#define mmNIC6_UMR1_11_UNSECURE_DOORBELL0_BASE 0x1000007FFD72B000ull
#define NIC6_UMR1_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC6_UMR1_11_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC6_UMR1_11_UNSECURE_DOORBELL1_BASE 0x1000007FFD72B080ull
#define NIC6_UMR1_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC6_UMR1_11_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC6_UMR1_11_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD72B100ull
#define NIC6_UMR1_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMR1_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC6_UMR1_11_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD72B180ull
#define NIC6_UMR1_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMR1_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC6_UMR1_11_SPECIAL_BASE 0x1000007FFD72BE80ull
#define NIC6_UMR1_11_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_UMR1_11_SPECIAL_SECTION 0x1800

#define mmNIC6_UMR1_12_UNSECURE_DOORBELL0_BASE 0x1000007FFD72C000ull
#define NIC6_UMR1_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC6_UMR1_12_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC6_UMR1_12_UNSECURE_DOORBELL1_BASE 0x1000007FFD72C080ull
#define NIC6_UMR1_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC6_UMR1_12_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC6_UMR1_12_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD72C100ull
#define NIC6_UMR1_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMR1_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC6_UMR1_12_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD72C180ull
#define NIC6_UMR1_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMR1_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC6_UMR1_12_SPECIAL_BASE 0x1000007FFD72CE80ull
#define NIC6_UMR1_12_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_UMR1_12_SPECIAL_SECTION 0x1800

#define mmNIC6_UMR1_13_UNSECURE_DOORBELL0_BASE 0x1000007FFD72D000ull
#define NIC6_UMR1_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC6_UMR1_13_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC6_UMR1_13_UNSECURE_DOORBELL1_BASE 0x1000007FFD72D080ull
#define NIC6_UMR1_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC6_UMR1_13_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC6_UMR1_13_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD72D100ull
#define NIC6_UMR1_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMR1_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC6_UMR1_13_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD72D180ull
#define NIC6_UMR1_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMR1_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC6_UMR1_13_SPECIAL_BASE 0x1000007FFD72DE80ull
#define NIC6_UMR1_13_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_UMR1_13_SPECIAL_SECTION 0x1800

#define mmNIC6_UMR1_14_UNSECURE_DOORBELL0_BASE 0x1000007FFD72E000ull
#define NIC6_UMR1_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC6_UMR1_14_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC6_UMR1_14_UNSECURE_DOORBELL1_BASE 0x1000007FFD72E080ull
#define NIC6_UMR1_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC6_UMR1_14_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC6_UMR1_14_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD72E100ull
#define NIC6_UMR1_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMR1_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC6_UMR1_14_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD72E180ull
#define NIC6_UMR1_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMR1_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC6_UMR1_14_SPECIAL_BASE 0x1000007FFD72EE80ull
#define NIC6_UMR1_14_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_UMR1_14_SPECIAL_SECTION 0x1180

#define mmNIC6_QM_DCCM1_BASE 0x1000007FFD730000ull
#define NIC6_QM_DCCM1_MAX_OFFSET 0x4000
#define NIC6_QM_DCCM1_SECTION 0x8000

#define mmNIC6_QM_ARC_AUX1_BASE 0x1000007FFD738000ull
#define NIC6_QM_ARC_AUX1_MAX_OFFSET 0x1000
#define NIC6_QM_ARC_AUX1_SECTION 0xE800

#define mmNIC6_QM_ARC_AUX1_SPECIAL_BASE 0x1000007FFD738E80ull
#define NIC6_QM_ARC_AUX1_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_QM_ARC_AUX1_SPECIAL_SECTION 0x1180

#define mmNIC6_QM1_BASE 0x1000007FFD73A000ull
#define NIC6_QM1_MAX_OFFSET 0x1000
#define NIC6_QM1_SECTION 0x9000

#define mmNIC6_QM1_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFD73A900ull
#define NIC6_QM1_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define NIC6_QM1_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmNIC6_QM1_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFD73A908ull
#define NIC6_QM1_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define NIC6_QM1_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmNIC6_QM1_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFD73A910ull
#define NIC6_QM1_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define NIC6_QM1_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmNIC6_QM1_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFD73A918ull
#define NIC6_QM1_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define NIC6_QM1_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmNIC6_QM1_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFD73A920ull
#define NIC6_QM1_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define NIC6_QM1_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmNIC6_QM1_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFD73A928ull
#define NIC6_QM1_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define NIC6_QM1_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmNIC6_QM1_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFD73A930ull
#define NIC6_QM1_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define NIC6_QM1_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmNIC6_QM1_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFD73A938ull
#define NIC6_QM1_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define NIC6_QM1_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmNIC6_QM1_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFD73A940ull
#define NIC6_QM1_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define NIC6_QM1_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmNIC6_QM1_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFD73A948ull
#define NIC6_QM1_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define NIC6_QM1_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmNIC6_QM1_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFD73A950ull
#define NIC6_QM1_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define NIC6_QM1_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmNIC6_QM1_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFD73A958ull
#define NIC6_QM1_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define NIC6_QM1_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmNIC6_QM1_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFD73A960ull
#define NIC6_QM1_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define NIC6_QM1_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmNIC6_QM1_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFD73A968ull
#define NIC6_QM1_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define NIC6_QM1_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmNIC6_QM1_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFD73A970ull
#define NIC6_QM1_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define NIC6_QM1_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmNIC6_QM1_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFD73A978ull
#define NIC6_QM1_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define NIC6_QM1_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmNIC6_QM1_AXUSER_SECURED_BASE 0x1000007FFD73AB00ull
#define NIC6_QM1_AXUSER_SECURED_MAX_OFFSET 0x5000
#define NIC6_QM1_AXUSER_SECURED_SECTION 0x8000

#define mmNIC6_QM1_AXUSER_NONSECURED_BASE 0x1000007FFD73AB80ull
#define NIC6_QM1_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define NIC6_QM1_AXUSER_NONSECURED_SECTION 0x8000

#define mmNIC6_QM1_DBG_HBW_BASE 0x1000007FFD73AC00ull
#define NIC6_QM1_DBG_HBW_MAX_OFFSET 0x5800
#define NIC6_QM1_DBG_HBW_SECTION 0x8000

#define mmNIC6_QM1_DBG_LBW_BASE 0x1000007FFD73AC80ull
#define NIC6_QM1_DBG_LBW_MAX_OFFSET 0x5800
#define NIC6_QM1_DBG_LBW_SECTION 0x1000

#define mmNIC6_QM1_CGM_BASE 0x1000007FFD73AD80ull
#define NIC6_QM1_CGM_MAX_OFFSET 0xC000
#define NIC6_QM1_CGM_SECTION 0x1000

#define mmNIC6_QM1_SPECIAL_BASE 0x1000007FFD73AE80ull
#define NIC6_QM1_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_QM1_SPECIAL_SECTION 0x4180

#define mmNIC6_QPC1_BASE 0x1000007FFD73F000ull
#define NIC6_QPC1_MAX_OFFSET 0x1000
#define NIC6_QPC1_SECTION 0x7200

#define mmNIC6_QPC1_DBFIFO0_CI_UPD_ADDR_BASE 0x1000007FFD73F720ull
#define NIC6_QPC1_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC1_DBFIFO1_CI_UPD_ADDR_BASE 0x1000007FFD73F728ull
#define NIC6_QPC1_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC1_DBFIFO2_CI_UPD_ADDR_BASE 0x1000007FFD73F730ull
#define NIC6_QPC1_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC1_DBFIFO3_CI_UPD_ADDR_BASE 0x1000007FFD73F738ull
#define NIC6_QPC1_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC1_DBFIFO4_CI_UPD_ADDR_BASE 0x1000007FFD73F740ull
#define NIC6_QPC1_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC1_DBFIFO5_CI_UPD_ADDR_BASE 0x1000007FFD73F748ull
#define NIC6_QPC1_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC1_DBFIFO6_CI_UPD_ADDR_BASE 0x1000007FFD73F750ull
#define NIC6_QPC1_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC1_DBFIFO7_CI_UPD_ADDR_BASE 0x1000007FFD73F758ull
#define NIC6_QPC1_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC1_DBFIFO8_CI_UPD_ADDR_BASE 0x1000007FFD73F760ull
#define NIC6_QPC1_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC1_DBFIFO9_CI_UPD_ADDR_BASE 0x1000007FFD73F768ull
#define NIC6_QPC1_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC1_DBFIFO10_CI_UPD_ADDR_BASE 0x1000007FFD73F770ull
#define NIC6_QPC1_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC1_DBFIFO11_CI_UPD_ADDR_BASE 0x1000007FFD73F778ull
#define NIC6_QPC1_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC1_DBFIFO12_CI_UPD_ADDR_BASE 0x1000007FFD73F780ull
#define NIC6_QPC1_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC1_DBFIFO13_CI_UPD_ADDR_BASE 0x1000007FFD73F788ull
#define NIC6_QPC1_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC1_DBFIFO14_CI_UPD_ADDR_BASE 0x1000007FFD73F790ull
#define NIC6_QPC1_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC1_DBFIFO15_CI_UPD_ADDR_BASE 0x1000007FFD73F798ull
#define NIC6_QPC1_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC1_DBFIFO16_CI_UPD_ADDR_BASE 0x1000007FFD73F7A0ull
#define NIC6_QPC1_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC1_DBFIFO17_CI_UPD_ADDR_BASE 0x1000007FFD73F7A8ull
#define NIC6_QPC1_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC1_DBFIFO18_CI_UPD_ADDR_BASE 0x1000007FFD73F7B0ull
#define NIC6_QPC1_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC1_DBFIFO19_CI_UPD_ADDR_BASE 0x1000007FFD73F7B8ull
#define NIC6_QPC1_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC1_DBFIFO20_CI_UPD_ADDR_BASE 0x1000007FFD73F7C0ull
#define NIC6_QPC1_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC1_DBFIFO21_CI_UPD_ADDR_BASE 0x1000007FFD73F7C8ull
#define NIC6_QPC1_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC1_DBFIFO22_CI_UPD_ADDR_BASE 0x1000007FFD73F7D0ull
#define NIC6_QPC1_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC1_DBFIFO23_CI_UPD_ADDR_BASE 0x1000007FFD73F7D8ull
#define NIC6_QPC1_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC1_DBFIFO24_CI_UPD_ADDR_BASE 0x1000007FFD73F7E0ull
#define NIC6_QPC1_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC1_DBFIFO25_CI_UPD_ADDR_BASE 0x1000007FFD73F7E8ull
#define NIC6_QPC1_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC1_DBFIFO26_CI_UPD_ADDR_BASE 0x1000007FFD73F7F0ull
#define NIC6_QPC1_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC1_DBFIFO27_CI_UPD_ADDR_BASE 0x1000007FFD73F7F8ull
#define NIC6_QPC1_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC1_DBFIFO28_CI_UPD_ADDR_BASE 0x1000007FFD73F800ull
#define NIC6_QPC1_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC1_DBFIFO29_CI_UPD_ADDR_BASE 0x1000007FFD73F808ull
#define NIC6_QPC1_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC1_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x1000007FFD73F810ull
#define NIC6_QPC1_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC6_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x1000007FFD73F818ull
#define NIC6_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680

#define mmNIC6_QPC1_AXUSER_CONG_QUE_BASE 0x1000007FFD73FB80ull
#define NIC6_QPC1_AXUSER_CONG_QUE_MAX_OFFSET 0x5000
#define NIC6_QPC1_AXUSER_CONG_QUE_SECTION 0x6000

#define mmNIC6_QPC1_AXUSER_RXWQE_BASE 0x1000007FFD73FBE0ull
#define NIC6_QPC1_AXUSER_RXWQE_MAX_OFFSET 0x5000
#define NIC6_QPC1_AXUSER_RXWQE_SECTION 0x6000

#define mmNIC6_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x1000007FFD73FC40ull
#define NIC6_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC6_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000

#define mmNIC6_QPC1_AXUSER_DB_FIFO_BASE 0x1000007FFD73FCA0ull
#define NIC6_QPC1_AXUSER_DB_FIFO_MAX_OFFSET 0x5000
#define NIC6_QPC1_AXUSER_DB_FIFO_SECTION 0x6000

#define mmNIC6_QPC1_AXUSER_EV_QUE_LBW_INTR_BASE 0x1000007FFD73FD00ull
#define NIC6_QPC1_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000
#define NIC6_QPC1_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000

#define mmNIC6_QPC1_AXUSER_ERR_FIFO_BASE 0x1000007FFD73FD60ull
#define NIC6_QPC1_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000
#define NIC6_QPC1_AXUSER_ERR_FIFO_SECTION 0x6000

#define mmNIC6_QPC1_AXUSER_QPC_RESP_BASE 0x1000007FFD73FDC0ull
#define NIC6_QPC1_AXUSER_QPC_RESP_MAX_OFFSET 0x5000
#define NIC6_QPC1_AXUSER_QPC_RESP_SECTION 0x6000

#define mmNIC6_QPC1_AXUSER_QPC_REQ_BASE 0x1000007FFD73FE20ull
#define NIC6_QPC1_AXUSER_QPC_REQ_MAX_OFFSET 0x5000
#define NIC6_QPC1_AXUSER_QPC_REQ_SECTION 0x6000

#define mmNIC6_QPC1_SPECIAL_BASE 0x1000007FFD73FE80ull
#define NIC6_QPC1_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_QPC1_SPECIAL_SECTION 0x8180

#define mmNIC6_TMR_BASE 0x1000007FFD748000ull
#define NIC6_TMR_MAX_OFFSET 0x1000
#define NIC6_TMR_SECTION 0xD600

#define mmNIC6_TMR_AXUSER_TMR_FREE_LIST_BASE 0x1000007FFD748D60ull
#define NIC6_TMR_AXUSER_TMR_FREE_LIST_MAX_OFFSET 0x5000
#define NIC6_TMR_AXUSER_TMR_FREE_LIST_SECTION 0x6000

#define mmNIC6_TMR_AXUSER_TMR_FIFO_BASE 0x1000007FFD748DC0ull
#define NIC6_TMR_AXUSER_TMR_FIFO_MAX_OFFSET 0x5000
#define NIC6_TMR_AXUSER_TMR_FIFO_SECTION 0x6000

#define mmNIC6_TMR_AXUSER_TMR_FSM_BASE 0x1000007FFD748E20ull
#define NIC6_TMR_AXUSER_TMR_FSM_MAX_OFFSET 0x5000
#define NIC6_TMR_AXUSER_TMR_FSM_SECTION 0x6000

#define mmNIC6_TMR_SPECIAL_BASE 0x1000007FFD748E80ull
#define NIC6_TMR_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_TMR_SPECIAL_SECTION 0x1800

#define mmNIC6_RXB_CORE_BASE 0x1000007FFD749000ull
#define NIC6_RXB_CORE_MAX_OFFSET 0x1000
#define NIC6_RXB_CORE_SECTION 0x6100

#define mmNIC6_RXB_CORE_SCT_AWUSER_BASE 0x1000007FFD749610ull
#define NIC6_RXB_CORE_SCT_AWUSER_MAX_OFFSET 0x5000
#define NIC6_RXB_CORE_SCT_AWUSER_SECTION 0x8700

#define mmNIC6_RXB_CORE_SPECIAL_BASE 0x1000007FFD749E80ull
#define NIC6_RXB_CORE_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_RXB_CORE_SPECIAL_SECTION 0x1800

#define mmNIC6_RXE0_BASE 0x1000007FFD74A000ull
#define NIC6_RXE0_MAX_OFFSET 0x1000
#define NIC6_RXE0_SECTION 0x9000

#define mmNIC6_RXE0_WQE_ARUSER_BASE 0x1000007FFD74A900ull
#define NIC6_RXE0_WQE_ARUSER_MAX_OFFSET 0x5000
#define NIC6_RXE0_WQE_ARUSER_SECTION 0x5800

#define mmNIC6_RXE0_SPECIAL_BASE 0x1000007FFD74AE80ull
#define NIC6_RXE0_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_RXE0_SPECIAL_SECTION 0x1800

#define mmNIC6_RXE1_BASE 0x1000007FFD74B000ull
#define NIC6_RXE1_MAX_OFFSET 0x1000
#define NIC6_RXE1_SECTION 0x9000

#define mmNIC6_RXE1_WQE_ARUSER_BASE 0x1000007FFD74B900ull
#define NIC6_RXE1_WQE_ARUSER_MAX_OFFSET 0x5000
#define NIC6_RXE1_WQE_ARUSER_SECTION 0x5800

#define mmNIC6_RXE1_SPECIAL_BASE 0x1000007FFD74BE80ull
#define NIC6_RXE1_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_RXE1_SPECIAL_SECTION 0x1800

#define mmNIC6_RXE0_AXUSER_AXUSER_CQ0_BASE 0x1000007FFD74C000ull
#define NIC6_RXE0_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000
#define NIC6_RXE0_AXUSER_AXUSER_CQ0_SECTION 0x5000

#define mmNIC6_RXE0_AXUSER_AXUSER_CQ1_BASE 0x1000007FFD74C050ull
#define NIC6_RXE0_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000
#define NIC6_RXE0_AXUSER_AXUSER_CQ1_SECTION 0x5000

#define mmNIC6_RXE0_AXUSER_AXUSER_CQ2_BASE 0x1000007FFD74C0A0ull
#define NIC6_RXE0_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000
#define NIC6_RXE0_AXUSER_AXUSER_CQ2_SECTION 0x5000

#define mmNIC6_RXE0_AXUSER_AXUSER_CQ3_BASE 0x1000007FFD74C0F0ull
#define NIC6_RXE0_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000
#define NIC6_RXE0_AXUSER_AXUSER_CQ3_SECTION 0x5000

#define mmNIC6_RXE0_AXUSER_AXUSER_CQ4_BASE 0x1000007FFD74C140ull
#define NIC6_RXE0_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000
#define NIC6_RXE0_AXUSER_AXUSER_CQ4_SECTION 0x5000

#define mmNIC6_RXE0_AXUSER_AXUSER_CQ5_BASE 0x1000007FFD74C190ull
#define NIC6_RXE0_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000
#define NIC6_RXE0_AXUSER_AXUSER_CQ5_SECTION 0x5000

#define mmNIC6_RXE0_AXUSER_AXUSER_CQ6_BASE 0x1000007FFD74C1E0ull
#define NIC6_RXE0_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000
#define NIC6_RXE0_AXUSER_AXUSER_CQ6_SECTION 0x5000

#define mmNIC6_RXE0_AXUSER_AXUSER_CQ7_BASE 0x1000007FFD74C230ull
#define NIC6_RXE0_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000
#define NIC6_RXE0_AXUSER_AXUSER_CQ7_SECTION 0x5000

#define mmNIC6_RXE0_AXUSER_AXUSER_CQ8_BASE 0x1000007FFD74C280ull
#define NIC6_RXE0_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000
#define NIC6_RXE0_AXUSER_AXUSER_CQ8_SECTION 0x5000

#define mmNIC6_RXE0_AXUSER_AXUSER_CQ9_BASE 0x1000007FFD74C2D0ull
#define NIC6_RXE0_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000
#define NIC6_RXE0_AXUSER_AXUSER_CQ9_SECTION 0x5000

#define mmNIC6_RXE0_AXUSER_AXUSER_CQ10_BASE 0x1000007FFD74C320ull
#define NIC6_RXE0_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000
#define NIC6_RXE0_AXUSER_AXUSER_CQ10_SECTION 0x5000

#define mmNIC6_RXE0_AXUSER_AXUSER_CQ11_BASE 0x1000007FFD74C370ull
#define NIC6_RXE0_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000
#define NIC6_RXE0_AXUSER_AXUSER_CQ11_SECTION 0x5000

#define mmNIC6_RXE0_AXUSER_AXUSER_CQ12_BASE 0x1000007FFD74C3C0ull
#define NIC6_RXE0_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000
#define NIC6_RXE0_AXUSER_AXUSER_CQ12_SECTION 0x5000

#define mmNIC6_RXE0_AXUSER_AXUSER_CQ13_BASE 0x1000007FFD74C410ull
#define NIC6_RXE0_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000
#define NIC6_RXE0_AXUSER_AXUSER_CQ13_SECTION 0x5000

#define mmNIC6_RXE0_AXUSER_AXUSER_CQ14_BASE 0x1000007FFD74C460ull
#define NIC6_RXE0_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000
#define NIC6_RXE0_AXUSER_AXUSER_CQ14_SECTION 0x5000

#define mmNIC6_RXE0_AXUSER_AXUSER_CQ15_BASE 0x1000007FFD74C4B0ull
#define NIC6_RXE0_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000
#define NIC6_RXE0_AXUSER_AXUSER_CQ15_SECTION 0x5000

#define mmNIC6_RXE0_AXUSER_AXUSER_CQ16_BASE 0x1000007FFD74C500ull
#define NIC6_RXE0_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000
#define NIC6_RXE0_AXUSER_AXUSER_CQ16_SECTION 0x5000

#define mmNIC6_RXE0_AXUSER_AXUSER_CQ17_BASE 0x1000007FFD74C550ull
#define NIC6_RXE0_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000
#define NIC6_RXE0_AXUSER_AXUSER_CQ17_SECTION 0x5000

#define mmNIC6_RXE0_AXUSER_AXUSER_CQ18_BASE 0x1000007FFD74C5A0ull
#define NIC6_RXE0_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000
#define NIC6_RXE0_AXUSER_AXUSER_CQ18_SECTION 0x5000

#define mmNIC6_RXE0_AXUSER_AXUSER_CQ19_BASE 0x1000007FFD74C5F0ull
#define NIC6_RXE0_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000
#define NIC6_RXE0_AXUSER_AXUSER_CQ19_SECTION 0x5000

#define mmNIC6_RXE0_AXUSER_AXUSER_CQ20_BASE 0x1000007FFD74C640ull
#define NIC6_RXE0_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000
#define NIC6_RXE0_AXUSER_AXUSER_CQ20_SECTION 0x5000

#define mmNIC6_RXE0_AXUSER_AXUSER_CQ21_BASE 0x1000007FFD74C690ull
#define NIC6_RXE0_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000
#define NIC6_RXE0_AXUSER_AXUSER_CQ21_SECTION 0x5000

#define mmNIC6_RXE0_AXUSER_AXUSER_CQ22_BASE 0x1000007FFD74C6E0ull
#define NIC6_RXE0_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000
#define NIC6_RXE0_AXUSER_AXUSER_CQ22_SECTION 0x5000

#define mmNIC6_RXE0_AXUSER_AXUSER_CQ23_BASE 0x1000007FFD74C730ull
#define NIC6_RXE0_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000
#define NIC6_RXE0_AXUSER_AXUSER_CQ23_SECTION 0x5000

#define mmNIC6_RXE0_AXUSER_AXUSER_CQ24_BASE 0x1000007FFD74C780ull
#define NIC6_RXE0_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000
#define NIC6_RXE0_AXUSER_AXUSER_CQ24_SECTION 0x5000

#define mmNIC6_RXE0_AXUSER_AXUSER_CQ25_BASE 0x1000007FFD74C7D0ull
#define NIC6_RXE0_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000
#define NIC6_RXE0_AXUSER_AXUSER_CQ25_SECTION 0x5000

#define mmNIC6_RXE0_AXUSER_AXUSER_CQ26_BASE 0x1000007FFD74C820ull
#define NIC6_RXE0_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000
#define NIC6_RXE0_AXUSER_AXUSER_CQ26_SECTION 0x5000

#define mmNIC6_RXE0_AXUSER_AXUSER_CQ27_BASE 0x1000007FFD74C870ull
#define NIC6_RXE0_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000
#define NIC6_RXE0_AXUSER_AXUSER_CQ27_SECTION 0x5000

#define mmNIC6_RXE0_AXUSER_AXUSER_CQ28_BASE 0x1000007FFD74C8C0ull
#define NIC6_RXE0_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000
#define NIC6_RXE0_AXUSER_AXUSER_CQ28_SECTION 0x5000

#define mmNIC6_RXE0_AXUSER_AXUSER_CQ29_BASE 0x1000007FFD74C910ull
#define NIC6_RXE0_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000
#define NIC6_RXE0_AXUSER_AXUSER_CQ29_SECTION 0x5000

#define mmNIC6_RXE0_AXUSER_AXUSER_CQ30_BASE 0x1000007FFD74C960ull
#define NIC6_RXE0_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000
#define NIC6_RXE0_AXUSER_AXUSER_CQ30_SECTION 0x5000

#define mmNIC6_RXE0_AXUSER_AXUSER_CQ31_BASE 0x1000007FFD74C9B0ull
#define NIC6_RXE0_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000
#define NIC6_RXE0_AXUSER_AXUSER_CQ31_SECTION 0x4D00

#define mmNIC6_RXE0_AXUSER_SPECIAL_BASE 0x1000007FFD74CE80ull
#define NIC6_RXE0_AXUSER_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_RXE0_AXUSER_SPECIAL_SECTION 0x1800

#define mmNIC6_RXE1_AXUSER_AXUSER_CQ0_BASE 0x1000007FFD74D000ull
#define NIC6_RXE1_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000
#define NIC6_RXE1_AXUSER_AXUSER_CQ0_SECTION 0x5000

#define mmNIC6_RXE1_AXUSER_AXUSER_CQ1_BASE 0x1000007FFD74D050ull
#define NIC6_RXE1_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000
#define NIC6_RXE1_AXUSER_AXUSER_CQ1_SECTION 0x5000

#define mmNIC6_RXE1_AXUSER_AXUSER_CQ2_BASE 0x1000007FFD74D0A0ull
#define NIC6_RXE1_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000
#define NIC6_RXE1_AXUSER_AXUSER_CQ2_SECTION 0x5000

#define mmNIC6_RXE1_AXUSER_AXUSER_CQ3_BASE 0x1000007FFD74D0F0ull
#define NIC6_RXE1_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000
#define NIC6_RXE1_AXUSER_AXUSER_CQ3_SECTION 0x5000

#define mmNIC6_RXE1_AXUSER_AXUSER_CQ4_BASE 0x1000007FFD74D140ull
#define NIC6_RXE1_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000
#define NIC6_RXE1_AXUSER_AXUSER_CQ4_SECTION 0x5000

#define mmNIC6_RXE1_AXUSER_AXUSER_CQ5_BASE 0x1000007FFD74D190ull
#define NIC6_RXE1_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000
#define NIC6_RXE1_AXUSER_AXUSER_CQ5_SECTION 0x5000

#define mmNIC6_RXE1_AXUSER_AXUSER_CQ6_BASE 0x1000007FFD74D1E0ull
#define NIC6_RXE1_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000
#define NIC6_RXE1_AXUSER_AXUSER_CQ6_SECTION 0x5000

#define mmNIC6_RXE1_AXUSER_AXUSER_CQ7_BASE 0x1000007FFD74D230ull
#define NIC6_RXE1_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000
#define NIC6_RXE1_AXUSER_AXUSER_CQ7_SECTION 0x5000

#define mmNIC6_RXE1_AXUSER_AXUSER_CQ8_BASE 0x1000007FFD74D280ull
#define NIC6_RXE1_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000
#define NIC6_RXE1_AXUSER_AXUSER_CQ8_SECTION 0x5000

#define mmNIC6_RXE1_AXUSER_AXUSER_CQ9_BASE 0x1000007FFD74D2D0ull
#define NIC6_RXE1_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000
#define NIC6_RXE1_AXUSER_AXUSER_CQ9_SECTION 0x5000

#define mmNIC6_RXE1_AXUSER_AXUSER_CQ10_BASE 0x1000007FFD74D320ull
#define NIC6_RXE1_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000
#define NIC6_RXE1_AXUSER_AXUSER_CQ10_SECTION 0x5000

#define mmNIC6_RXE1_AXUSER_AXUSER_CQ11_BASE 0x1000007FFD74D370ull
#define NIC6_RXE1_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000
#define NIC6_RXE1_AXUSER_AXUSER_CQ11_SECTION 0x5000

#define mmNIC6_RXE1_AXUSER_AXUSER_CQ12_BASE 0x1000007FFD74D3C0ull
#define NIC6_RXE1_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000
#define NIC6_RXE1_AXUSER_AXUSER_CQ12_SECTION 0x5000

#define mmNIC6_RXE1_AXUSER_AXUSER_CQ13_BASE 0x1000007FFD74D410ull
#define NIC6_RXE1_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000
#define NIC6_RXE1_AXUSER_AXUSER_CQ13_SECTION 0x5000

#define mmNIC6_RXE1_AXUSER_AXUSER_CQ14_BASE 0x1000007FFD74D460ull
#define NIC6_RXE1_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000
#define NIC6_RXE1_AXUSER_AXUSER_CQ14_SECTION 0x5000

#define mmNIC6_RXE1_AXUSER_AXUSER_CQ15_BASE 0x1000007FFD74D4B0ull
#define NIC6_RXE1_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000
#define NIC6_RXE1_AXUSER_AXUSER_CQ15_SECTION 0x5000

#define mmNIC6_RXE1_AXUSER_AXUSER_CQ16_BASE 0x1000007FFD74D500ull
#define NIC6_RXE1_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000
#define NIC6_RXE1_AXUSER_AXUSER_CQ16_SECTION 0x5000

#define mmNIC6_RXE1_AXUSER_AXUSER_CQ17_BASE 0x1000007FFD74D550ull
#define NIC6_RXE1_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000
#define NIC6_RXE1_AXUSER_AXUSER_CQ17_SECTION 0x5000

#define mmNIC6_RXE1_AXUSER_AXUSER_CQ18_BASE 0x1000007FFD74D5A0ull
#define NIC6_RXE1_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000
#define NIC6_RXE1_AXUSER_AXUSER_CQ18_SECTION 0x5000

#define mmNIC6_RXE1_AXUSER_AXUSER_CQ19_BASE 0x1000007FFD74D5F0ull
#define NIC6_RXE1_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000
#define NIC6_RXE1_AXUSER_AXUSER_CQ19_SECTION 0x5000

#define mmNIC6_RXE1_AXUSER_AXUSER_CQ20_BASE 0x1000007FFD74D640ull
#define NIC6_RXE1_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000
#define NIC6_RXE1_AXUSER_AXUSER_CQ20_SECTION 0x5000

#define mmNIC6_RXE1_AXUSER_AXUSER_CQ21_BASE 0x1000007FFD74D690ull
#define NIC6_RXE1_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000
#define NIC6_RXE1_AXUSER_AXUSER_CQ21_SECTION 0x5000

#define mmNIC6_RXE1_AXUSER_AXUSER_CQ22_BASE 0x1000007FFD74D6E0ull
#define NIC6_RXE1_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000
#define NIC6_RXE1_AXUSER_AXUSER_CQ22_SECTION 0x5000

#define mmNIC6_RXE1_AXUSER_AXUSER_CQ23_BASE 0x1000007FFD74D730ull
#define NIC6_RXE1_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000
#define NIC6_RXE1_AXUSER_AXUSER_CQ23_SECTION 0x5000

#define mmNIC6_RXE1_AXUSER_AXUSER_CQ24_BASE 0x1000007FFD74D780ull
#define NIC6_RXE1_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000
#define NIC6_RXE1_AXUSER_AXUSER_CQ24_SECTION 0x5000

#define mmNIC6_RXE1_AXUSER_AXUSER_CQ25_BASE 0x1000007FFD74D7D0ull
#define NIC6_RXE1_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000
#define NIC6_RXE1_AXUSER_AXUSER_CQ25_SECTION 0x5000

#define mmNIC6_RXE1_AXUSER_AXUSER_CQ26_BASE 0x1000007FFD74D820ull
#define NIC6_RXE1_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000
#define NIC6_RXE1_AXUSER_AXUSER_CQ26_SECTION 0x5000

#define mmNIC6_RXE1_AXUSER_AXUSER_CQ27_BASE 0x1000007FFD74D870ull
#define NIC6_RXE1_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000
#define NIC6_RXE1_AXUSER_AXUSER_CQ27_SECTION 0x5000

#define mmNIC6_RXE1_AXUSER_AXUSER_CQ28_BASE 0x1000007FFD74D8C0ull
#define NIC6_RXE1_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000
#define NIC6_RXE1_AXUSER_AXUSER_CQ28_SECTION 0x5000

#define mmNIC6_RXE1_AXUSER_AXUSER_CQ29_BASE 0x1000007FFD74D910ull
#define NIC6_RXE1_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000
#define NIC6_RXE1_AXUSER_AXUSER_CQ29_SECTION 0x5000

#define mmNIC6_RXE1_AXUSER_AXUSER_CQ30_BASE 0x1000007FFD74D960ull
#define NIC6_RXE1_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000
#define NIC6_RXE1_AXUSER_AXUSER_CQ30_SECTION 0x5000

#define mmNIC6_RXE1_AXUSER_AXUSER_CQ31_BASE 0x1000007FFD74D9B0ull
#define NIC6_RXE1_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000
#define NIC6_RXE1_AXUSER_AXUSER_CQ31_SECTION 0x4D00

#define mmNIC6_RXE1_AXUSER_SPECIAL_BASE 0x1000007FFD74DE80ull
#define NIC6_RXE1_AXUSER_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_RXE1_AXUSER_SPECIAL_SECTION 0x2180

#define mmNIC6_TXS0_BASE 0x1000007FFD750000ull
#define NIC6_TXS0_MAX_OFFSET 0x1000
#define NIC6_TXS0_SECTION 0xE800

#define mmNIC6_TXS0_SPECIAL_BASE 0x1000007FFD750E80ull
#define NIC6_TXS0_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_TXS0_SPECIAL_SECTION 0x1800

#define mmNIC6_TXS1_BASE 0x1000007FFD751000ull
#define NIC6_TXS1_MAX_OFFSET 0x1000
#define NIC6_TXS1_SECTION 0xE800

#define mmNIC6_TXS1_SPECIAL_BASE 0x1000007FFD751E80ull
#define NIC6_TXS1_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_TXS1_SPECIAL_SECTION 0x1800

#define mmNIC6_TXE0_BASE 0x1000007FFD752000ull
#define NIC6_TXE0_MAX_OFFSET 0x1000
#define NIC6_TXE0_SECTION 0xE800

#define mmNIC6_TXE0_SPECIAL_BASE 0x1000007FFD752E80ull
#define NIC6_TXE0_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_TXE0_SPECIAL_SECTION 0x1800

#define mmNIC6_TXE1_BASE 0x1000007FFD753000ull
#define NIC6_TXE1_MAX_OFFSET 0x1000
#define NIC6_TXE1_SECTION 0xE800

#define mmNIC6_TXE1_SPECIAL_BASE 0x1000007FFD753E80ull
#define NIC6_TXE1_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_TXE1_SPECIAL_SECTION 0x1800

#define mmNIC6_TXB_BASE 0x1000007FFD754000ull
#define NIC6_TXB_MAX_OFFSET 0x1000
#define NIC6_TXB_SECTION 0xE800

#define mmNIC6_TXB_SPECIAL_BASE 0x1000007FFD754E80ull
#define NIC6_TXB_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_TXB_SPECIAL_SECTION 0x1800

#define mmNIC6_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFD755000ull
#define NIC6_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define NIC6_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmNIC6_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFD755200ull
#define NIC6_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define NIC6_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmNIC6_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFD755400ull
#define NIC6_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define NIC6_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmNIC6_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFD755600ull
#define NIC6_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define NIC6_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmNIC6_MSTR_IF_E2E_CRDT_BASE 0x1000007FFD755800ull
#define NIC6_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define NIC6_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmNIC6_MSTR_IF_AXUSER_BASE 0x1000007FFD755A80ull
#define NIC6_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define NIC6_MSTR_IF_AXUSER_SECTION 0x8000

#define mmNIC6_MSTR_IF_DBG_HBW_BASE 0x1000007FFD755B00ull
#define NIC6_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define NIC6_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmNIC6_MSTR_IF_DBG_LBW_BASE 0x1000007FFD755B80ull
#define NIC6_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define NIC6_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmNIC6_MSTR_IF_CORE_HBW_BASE 0x1000007FFD755C00ull
#define NIC6_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define NIC6_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmNIC6_MSTR_IF_CORE_LBW_BASE 0x1000007FFD755D80ull
#define NIC6_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define NIC6_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmNIC6_MSTR_IF_SPECIAL_BASE 0x1000007FFD755E80ull
#define NIC6_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmNIC6_TX_AXUSER_BASE 0x1000007FFD756000ull
#define NIC6_TX_AXUSER_MAX_OFFSET 0x5000
#define NIC6_TX_AXUSER_SECTION 0x2000

#define mmNIC6_SERDES0_BASE 0x1000007FFD758000ull
#define NIC6_SERDES0_MAX_OFFSET 0x3E40
#define NIC6_SERDES0_SECTION 0x4000

#define mmNIC6_SERDES1_BASE 0x1000007FFD75C000ull
#define NIC6_SERDES1_MAX_OFFSET 0x3E40
#define NIC6_SERDES1_SECTION 0x4000

#define mmNIC6_PHY_BASE 0x1000007FFD760000ull
#define NIC6_PHY_MAX_OFFSET 0x1000
#define NIC6_PHY_SECTION 0xE800

#define mmNIC6_PHY_SPECIAL_BASE 0x1000007FFD760E80ull
#define NIC6_PHY_SPECIAL_MAX_OFFSET 0x1800
#define NIC6_PHY_SPECIAL_SECTION 0x7180

#define mmPRT6_MAC_AUX_BASE 0x1000007FFD768000ull
#define PRT6_MAC_AUX_MAX_OFFSET 0x1000
#define PRT6_MAC_AUX_SECTION 0xE800

#define mmPRT6_MAC_AUX_SPECIAL_BASE 0x1000007FFD768E80ull
#define PRT6_MAC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define PRT6_MAC_AUX_SPECIAL_SECTION 0x1800

#define mmPRT6_MAC_CORE_BASE 0x1000007FFD769000ull
#define PRT6_MAC_CORE_MAX_OFFSET 0x1000
#define PRT6_MAC_CORE_SECTION 0xE800

#define mmPRT6_MAC_CORE_SPECIAL_BASE 0x1000007FFD769E80ull
#define PRT6_MAC_CORE_SPECIAL_MAX_OFFSET 0x1800
#define PRT6_MAC_CORE_SPECIAL_SECTION 0x1800

#define mmNIC6_MAC_RS_FEC_BASE 0x1000007FFD76A000ull
#define NIC6_MAC_RS_FEC_MAX_OFFSET 0x2DC0
#define NIC6_MAC_RS_FEC_SECTION 0x1000

#define mmNIC6_MAC_GLOB_STAT_NIC_MAC_STAT_BASE 0x1000007FFD76B000ull
#define NIC6_MAC_GLOB_STAT_NIC_MAC_STAT_MAX_OFFSET 0x4D00
#define NIC6_MAC_GLOB_STAT_NIC_MAC_STAT_SECTION 0x8000

#define mmNIC6_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_BASE 0x1000007FFD76B800ull
#define NIC6_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_MAX_OFFSET 0x1EC0
#define NIC6_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_SECTION 0x8000

#define mmNIC6_MAC_CH0_MAC_PCS_BASE 0x1000007FFD76C000ull
#define NIC6_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC6_MAC_CH0_MAC_PCS_SECTION 0x4000

#define mmNIC6_MAC_CH0_MAC_128_BASE 0x1000007FFD76C400ull
#define NIC6_MAC_CH0_MAC_128_MAX_OFFSET 0xA400
#define NIC6_MAC_CH0_MAC_128_SECTION 0x4000

#define mmNIC6_MAC_CH0_MAC_AN_BASE 0x1000007FFD76C800ull
#define NIC6_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400
#define NIC6_MAC_CH0_MAC_AN_SECTION 0x8000

#define mmNIC6_MAC_CH1_MAC_PCS_BASE 0x1000007FFD76D000ull
#define NIC6_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC6_MAC_CH1_MAC_PCS_SECTION 0x4000

#define mmNIC6_MAC_CH1_MAC_128_BASE 0x1000007FFD76D400ull
#define NIC6_MAC_CH1_MAC_128_MAX_OFFSET 0xA400
#define NIC6_MAC_CH1_MAC_128_SECTION 0x4000

#define mmNIC6_MAC_CH1_MAC_AN_BASE 0x1000007FFD76D800ull
#define NIC6_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400
#define NIC6_MAC_CH1_MAC_AN_SECTION 0x8000

#define mmNIC6_MAC_CH2_MAC_PCS_BASE 0x1000007FFD76E000ull
#define NIC6_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC6_MAC_CH2_MAC_PCS_SECTION 0x4000

#define mmNIC6_MAC_CH2_MAC_128_BASE 0x1000007FFD76E400ull
#define NIC6_MAC_CH2_MAC_128_MAX_OFFSET 0xA400
#define NIC6_MAC_CH2_MAC_128_SECTION 0x4000

#define mmNIC6_MAC_CH2_MAC_AN_BASE 0x1000007FFD76E800ull
#define NIC6_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400
#define NIC6_MAC_CH2_MAC_AN_SECTION 0x8000

#define mmNIC6_MAC_CH3_MAC_PCS_BASE 0x1000007FFD76F000ull
#define NIC6_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC6_MAC_CH3_MAC_PCS_SECTION 0x4000

#define mmNIC6_MAC_CH3_MAC_128_BASE 0x1000007FFD76F400ull
#define NIC6_MAC_CH3_MAC_128_MAX_OFFSET 0xA400
#define NIC6_MAC_CH3_MAC_128_SECTION 0x4000

#define mmNIC6_MAC_CH3_MAC_AN_BASE 0x1000007FFD76F800ull
#define NIC6_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400
#define NIC6_MAC_CH3_MAC_AN_SECTION 0x10800

#define mmNIC7_UMR0_0_UNSECURE_DOORBELL0_BASE 0x1000007FFD780000ull
#define NIC7_UMR0_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC7_UMR0_0_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC7_UMR0_0_UNSECURE_DOORBELL1_BASE 0x1000007FFD780080ull
#define NIC7_UMR0_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC7_UMR0_0_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC7_UMR0_0_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD780100ull
#define NIC7_UMR0_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMR0_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC7_UMR0_0_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD780180ull
#define NIC7_UMR0_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMR0_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC7_UMR0_0_SPECIAL_BASE 0x1000007FFD780E80ull
#define NIC7_UMR0_0_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_UMR0_0_SPECIAL_SECTION 0x1800

#define mmNIC7_UMR0_1_UNSECURE_DOORBELL0_BASE 0x1000007FFD781000ull
#define NIC7_UMR0_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC7_UMR0_1_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC7_UMR0_1_UNSECURE_DOORBELL1_BASE 0x1000007FFD781080ull
#define NIC7_UMR0_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC7_UMR0_1_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC7_UMR0_1_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD781100ull
#define NIC7_UMR0_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMR0_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC7_UMR0_1_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD781180ull
#define NIC7_UMR0_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMR0_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC7_UMR0_1_SPECIAL_BASE 0x1000007FFD781E80ull
#define NIC7_UMR0_1_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_UMR0_1_SPECIAL_SECTION 0x1800

#define mmNIC7_UMR0_2_UNSECURE_DOORBELL0_BASE 0x1000007FFD782000ull
#define NIC7_UMR0_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC7_UMR0_2_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC7_UMR0_2_UNSECURE_DOORBELL1_BASE 0x1000007FFD782080ull
#define NIC7_UMR0_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC7_UMR0_2_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC7_UMR0_2_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD782100ull
#define NIC7_UMR0_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMR0_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC7_UMR0_2_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD782180ull
#define NIC7_UMR0_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMR0_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC7_UMR0_2_SPECIAL_BASE 0x1000007FFD782E80ull
#define NIC7_UMR0_2_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_UMR0_2_SPECIAL_SECTION 0x1800

#define mmNIC7_UMR0_3_UNSECURE_DOORBELL0_BASE 0x1000007FFD783000ull
#define NIC7_UMR0_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC7_UMR0_3_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC7_UMR0_3_UNSECURE_DOORBELL1_BASE 0x1000007FFD783080ull
#define NIC7_UMR0_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC7_UMR0_3_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC7_UMR0_3_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD783100ull
#define NIC7_UMR0_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMR0_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC7_UMR0_3_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD783180ull
#define NIC7_UMR0_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMR0_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC7_UMR0_3_SPECIAL_BASE 0x1000007FFD783E80ull
#define NIC7_UMR0_3_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_UMR0_3_SPECIAL_SECTION 0x1800

#define mmNIC7_UMR0_4_UNSECURE_DOORBELL0_BASE 0x1000007FFD784000ull
#define NIC7_UMR0_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC7_UMR0_4_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC7_UMR0_4_UNSECURE_DOORBELL1_BASE 0x1000007FFD784080ull
#define NIC7_UMR0_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC7_UMR0_4_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC7_UMR0_4_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD784100ull
#define NIC7_UMR0_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMR0_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC7_UMR0_4_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD784180ull
#define NIC7_UMR0_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMR0_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC7_UMR0_4_SPECIAL_BASE 0x1000007FFD784E80ull
#define NIC7_UMR0_4_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_UMR0_4_SPECIAL_SECTION 0x1800

#define mmNIC7_UMR0_5_UNSECURE_DOORBELL0_BASE 0x1000007FFD785000ull
#define NIC7_UMR0_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC7_UMR0_5_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC7_UMR0_5_UNSECURE_DOORBELL1_BASE 0x1000007FFD785080ull
#define NIC7_UMR0_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC7_UMR0_5_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC7_UMR0_5_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD785100ull
#define NIC7_UMR0_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMR0_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC7_UMR0_5_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD785180ull
#define NIC7_UMR0_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMR0_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC7_UMR0_5_SPECIAL_BASE 0x1000007FFD785E80ull
#define NIC7_UMR0_5_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_UMR0_5_SPECIAL_SECTION 0x1800

#define mmNIC7_UMR0_6_UNSECURE_DOORBELL0_BASE 0x1000007FFD786000ull
#define NIC7_UMR0_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC7_UMR0_6_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC7_UMR0_6_UNSECURE_DOORBELL1_BASE 0x1000007FFD786080ull
#define NIC7_UMR0_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC7_UMR0_6_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC7_UMR0_6_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD786100ull
#define NIC7_UMR0_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMR0_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC7_UMR0_6_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD786180ull
#define NIC7_UMR0_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMR0_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC7_UMR0_6_SPECIAL_BASE 0x1000007FFD786E80ull
#define NIC7_UMR0_6_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_UMR0_6_SPECIAL_SECTION 0x1800

#define mmNIC7_UMR0_7_UNSECURE_DOORBELL0_BASE 0x1000007FFD787000ull
#define NIC7_UMR0_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC7_UMR0_7_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC7_UMR0_7_UNSECURE_DOORBELL1_BASE 0x1000007FFD787080ull
#define NIC7_UMR0_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC7_UMR0_7_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC7_UMR0_7_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD787100ull
#define NIC7_UMR0_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMR0_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC7_UMR0_7_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD787180ull
#define NIC7_UMR0_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMR0_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC7_UMR0_7_SPECIAL_BASE 0x1000007FFD787E80ull
#define NIC7_UMR0_7_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_UMR0_7_SPECIAL_SECTION 0x1800

#define mmNIC7_UMR0_8_UNSECURE_DOORBELL0_BASE 0x1000007FFD788000ull
#define NIC7_UMR0_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC7_UMR0_8_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC7_UMR0_8_UNSECURE_DOORBELL1_BASE 0x1000007FFD788080ull
#define NIC7_UMR0_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC7_UMR0_8_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC7_UMR0_8_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD788100ull
#define NIC7_UMR0_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMR0_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC7_UMR0_8_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD788180ull
#define NIC7_UMR0_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMR0_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC7_UMR0_8_SPECIAL_BASE 0x1000007FFD788E80ull
#define NIC7_UMR0_8_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_UMR0_8_SPECIAL_SECTION 0x1800

#define mmNIC7_UMR0_9_UNSECURE_DOORBELL0_BASE 0x1000007FFD789000ull
#define NIC7_UMR0_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC7_UMR0_9_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC7_UMR0_9_UNSECURE_DOORBELL1_BASE 0x1000007FFD789080ull
#define NIC7_UMR0_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC7_UMR0_9_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC7_UMR0_9_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD789100ull
#define NIC7_UMR0_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMR0_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC7_UMR0_9_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD789180ull
#define NIC7_UMR0_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMR0_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC7_UMR0_9_SPECIAL_BASE 0x1000007FFD789E80ull
#define NIC7_UMR0_9_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_UMR0_9_SPECIAL_SECTION 0x1800

#define mmNIC7_UMR0_10_UNSECURE_DOORBELL0_BASE 0x1000007FFD78A000ull
#define NIC7_UMR0_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC7_UMR0_10_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC7_UMR0_10_UNSECURE_DOORBELL1_BASE 0x1000007FFD78A080ull
#define NIC7_UMR0_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC7_UMR0_10_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC7_UMR0_10_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD78A100ull
#define NIC7_UMR0_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMR0_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC7_UMR0_10_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD78A180ull
#define NIC7_UMR0_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMR0_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC7_UMR0_10_SPECIAL_BASE 0x1000007FFD78AE80ull
#define NIC7_UMR0_10_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_UMR0_10_SPECIAL_SECTION 0x1800

#define mmNIC7_UMR0_11_UNSECURE_DOORBELL0_BASE 0x1000007FFD78B000ull
#define NIC7_UMR0_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC7_UMR0_11_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC7_UMR0_11_UNSECURE_DOORBELL1_BASE 0x1000007FFD78B080ull
#define NIC7_UMR0_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC7_UMR0_11_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC7_UMR0_11_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD78B100ull
#define NIC7_UMR0_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMR0_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC7_UMR0_11_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD78B180ull
#define NIC7_UMR0_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMR0_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC7_UMR0_11_SPECIAL_BASE 0x1000007FFD78BE80ull
#define NIC7_UMR0_11_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_UMR0_11_SPECIAL_SECTION 0x1800

#define mmNIC7_UMR0_12_UNSECURE_DOORBELL0_BASE 0x1000007FFD78C000ull
#define NIC7_UMR0_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC7_UMR0_12_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC7_UMR0_12_UNSECURE_DOORBELL1_BASE 0x1000007FFD78C080ull
#define NIC7_UMR0_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC7_UMR0_12_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC7_UMR0_12_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD78C100ull
#define NIC7_UMR0_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMR0_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC7_UMR0_12_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD78C180ull
#define NIC7_UMR0_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMR0_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC7_UMR0_12_SPECIAL_BASE 0x1000007FFD78CE80ull
#define NIC7_UMR0_12_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_UMR0_12_SPECIAL_SECTION 0x1800

#define mmNIC7_UMR0_13_UNSECURE_DOORBELL0_BASE 0x1000007FFD78D000ull
#define NIC7_UMR0_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC7_UMR0_13_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC7_UMR0_13_UNSECURE_DOORBELL1_BASE 0x1000007FFD78D080ull
#define NIC7_UMR0_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC7_UMR0_13_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC7_UMR0_13_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD78D100ull
#define NIC7_UMR0_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMR0_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC7_UMR0_13_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD78D180ull
#define NIC7_UMR0_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMR0_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC7_UMR0_13_SPECIAL_BASE 0x1000007FFD78DE80ull
#define NIC7_UMR0_13_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_UMR0_13_SPECIAL_SECTION 0x1800

#define mmNIC7_UMR0_14_UNSECURE_DOORBELL0_BASE 0x1000007FFD78E000ull
#define NIC7_UMR0_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC7_UMR0_14_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC7_UMR0_14_UNSECURE_DOORBELL1_BASE 0x1000007FFD78E080ull
#define NIC7_UMR0_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC7_UMR0_14_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC7_UMR0_14_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD78E100ull
#define NIC7_UMR0_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMR0_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC7_UMR0_14_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD78E180ull
#define NIC7_UMR0_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMR0_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC7_UMR0_14_SPECIAL_BASE 0x1000007FFD78EE80ull
#define NIC7_UMR0_14_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_UMR0_14_SPECIAL_SECTION 0x1180

#define mmNIC7_QM_DCCM0_BASE 0x1000007FFD790000ull
#define NIC7_QM_DCCM0_MAX_OFFSET 0x4000
#define NIC7_QM_DCCM0_SECTION 0x8000

#define mmNIC7_QM_ARC_AUX0_BASE 0x1000007FFD798000ull
#define NIC7_QM_ARC_AUX0_MAX_OFFSET 0x1000
#define NIC7_QM_ARC_AUX0_SECTION 0xE800

#define mmNIC7_QM_ARC_AUX0_SPECIAL_BASE 0x1000007FFD798E80ull
#define NIC7_QM_ARC_AUX0_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_QM_ARC_AUX0_SPECIAL_SECTION 0x1180

#define mmNIC7_QM0_BASE 0x1000007FFD79A000ull
#define NIC7_QM0_MAX_OFFSET 0x1000
#define NIC7_QM0_SECTION 0x9000

#define mmNIC7_QM0_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFD79A900ull
#define NIC7_QM0_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define NIC7_QM0_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmNIC7_QM0_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFD79A908ull
#define NIC7_QM0_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define NIC7_QM0_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmNIC7_QM0_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFD79A910ull
#define NIC7_QM0_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define NIC7_QM0_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmNIC7_QM0_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFD79A918ull
#define NIC7_QM0_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define NIC7_QM0_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmNIC7_QM0_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFD79A920ull
#define NIC7_QM0_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define NIC7_QM0_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmNIC7_QM0_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFD79A928ull
#define NIC7_QM0_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define NIC7_QM0_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmNIC7_QM0_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFD79A930ull
#define NIC7_QM0_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define NIC7_QM0_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmNIC7_QM0_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFD79A938ull
#define NIC7_QM0_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define NIC7_QM0_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmNIC7_QM0_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFD79A940ull
#define NIC7_QM0_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define NIC7_QM0_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmNIC7_QM0_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFD79A948ull
#define NIC7_QM0_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define NIC7_QM0_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmNIC7_QM0_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFD79A950ull
#define NIC7_QM0_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define NIC7_QM0_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmNIC7_QM0_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFD79A958ull
#define NIC7_QM0_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define NIC7_QM0_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmNIC7_QM0_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFD79A960ull
#define NIC7_QM0_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define NIC7_QM0_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmNIC7_QM0_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFD79A968ull
#define NIC7_QM0_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define NIC7_QM0_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmNIC7_QM0_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFD79A970ull
#define NIC7_QM0_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define NIC7_QM0_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmNIC7_QM0_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFD79A978ull
#define NIC7_QM0_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define NIC7_QM0_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmNIC7_QM0_AXUSER_SECURED_BASE 0x1000007FFD79AB00ull
#define NIC7_QM0_AXUSER_SECURED_MAX_OFFSET 0x5000
#define NIC7_QM0_AXUSER_SECURED_SECTION 0x8000

#define mmNIC7_QM0_AXUSER_NONSECURED_BASE 0x1000007FFD79AB80ull
#define NIC7_QM0_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define NIC7_QM0_AXUSER_NONSECURED_SECTION 0x8000

#define mmNIC7_QM0_DBG_HBW_BASE 0x1000007FFD79AC00ull
#define NIC7_QM0_DBG_HBW_MAX_OFFSET 0x5800
#define NIC7_QM0_DBG_HBW_SECTION 0x8000

#define mmNIC7_QM0_DBG_LBW_BASE 0x1000007FFD79AC80ull
#define NIC7_QM0_DBG_LBW_MAX_OFFSET 0x5800
#define NIC7_QM0_DBG_LBW_SECTION 0x1000

#define mmNIC7_QM0_CGM_BASE 0x1000007FFD79AD80ull
#define NIC7_QM0_CGM_MAX_OFFSET 0xC000
#define NIC7_QM0_CGM_SECTION 0x1000

#define mmNIC7_QM0_SPECIAL_BASE 0x1000007FFD79AE80ull
#define NIC7_QM0_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_QM0_SPECIAL_SECTION 0x4180

#define mmNIC7_QPC0_BASE 0x1000007FFD79F000ull
#define NIC7_QPC0_MAX_OFFSET 0x1000
#define NIC7_QPC0_SECTION 0x7200

#define mmNIC7_QPC0_DBFIFO0_CI_UPD_ADDR_BASE 0x1000007FFD79F720ull
#define NIC7_QPC0_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC0_DBFIFO1_CI_UPD_ADDR_BASE 0x1000007FFD79F728ull
#define NIC7_QPC0_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC0_DBFIFO2_CI_UPD_ADDR_BASE 0x1000007FFD79F730ull
#define NIC7_QPC0_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC0_DBFIFO3_CI_UPD_ADDR_BASE 0x1000007FFD79F738ull
#define NIC7_QPC0_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC0_DBFIFO4_CI_UPD_ADDR_BASE 0x1000007FFD79F740ull
#define NIC7_QPC0_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC0_DBFIFO5_CI_UPD_ADDR_BASE 0x1000007FFD79F748ull
#define NIC7_QPC0_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC0_DBFIFO6_CI_UPD_ADDR_BASE 0x1000007FFD79F750ull
#define NIC7_QPC0_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC0_DBFIFO7_CI_UPD_ADDR_BASE 0x1000007FFD79F758ull
#define NIC7_QPC0_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC0_DBFIFO8_CI_UPD_ADDR_BASE 0x1000007FFD79F760ull
#define NIC7_QPC0_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC0_DBFIFO9_CI_UPD_ADDR_BASE 0x1000007FFD79F768ull
#define NIC7_QPC0_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC0_DBFIFO10_CI_UPD_ADDR_BASE 0x1000007FFD79F770ull
#define NIC7_QPC0_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC0_DBFIFO11_CI_UPD_ADDR_BASE 0x1000007FFD79F778ull
#define NIC7_QPC0_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC0_DBFIFO12_CI_UPD_ADDR_BASE 0x1000007FFD79F780ull
#define NIC7_QPC0_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC0_DBFIFO13_CI_UPD_ADDR_BASE 0x1000007FFD79F788ull
#define NIC7_QPC0_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC0_DBFIFO14_CI_UPD_ADDR_BASE 0x1000007FFD79F790ull
#define NIC7_QPC0_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC0_DBFIFO15_CI_UPD_ADDR_BASE 0x1000007FFD79F798ull
#define NIC7_QPC0_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC0_DBFIFO16_CI_UPD_ADDR_BASE 0x1000007FFD79F7A0ull
#define NIC7_QPC0_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC0_DBFIFO17_CI_UPD_ADDR_BASE 0x1000007FFD79F7A8ull
#define NIC7_QPC0_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC0_DBFIFO18_CI_UPD_ADDR_BASE 0x1000007FFD79F7B0ull
#define NIC7_QPC0_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC0_DBFIFO19_CI_UPD_ADDR_BASE 0x1000007FFD79F7B8ull
#define NIC7_QPC0_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC0_DBFIFO20_CI_UPD_ADDR_BASE 0x1000007FFD79F7C0ull
#define NIC7_QPC0_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC0_DBFIFO21_CI_UPD_ADDR_BASE 0x1000007FFD79F7C8ull
#define NIC7_QPC0_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC0_DBFIFO22_CI_UPD_ADDR_BASE 0x1000007FFD79F7D0ull
#define NIC7_QPC0_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC0_DBFIFO23_CI_UPD_ADDR_BASE 0x1000007FFD79F7D8ull
#define NIC7_QPC0_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC0_DBFIFO24_CI_UPD_ADDR_BASE 0x1000007FFD79F7E0ull
#define NIC7_QPC0_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC0_DBFIFO25_CI_UPD_ADDR_BASE 0x1000007FFD79F7E8ull
#define NIC7_QPC0_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC0_DBFIFO26_CI_UPD_ADDR_BASE 0x1000007FFD79F7F0ull
#define NIC7_QPC0_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC0_DBFIFO27_CI_UPD_ADDR_BASE 0x1000007FFD79F7F8ull
#define NIC7_QPC0_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC0_DBFIFO28_CI_UPD_ADDR_BASE 0x1000007FFD79F800ull
#define NIC7_QPC0_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC0_DBFIFO29_CI_UPD_ADDR_BASE 0x1000007FFD79F808ull
#define NIC7_QPC0_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC0_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x1000007FFD79F810ull
#define NIC7_QPC0_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x1000007FFD79F818ull
#define NIC7_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680

#define mmNIC7_QPC0_AXUSER_CONG_QUE_BASE 0x1000007FFD79FB80ull
#define NIC7_QPC0_AXUSER_CONG_QUE_MAX_OFFSET 0x5000
#define NIC7_QPC0_AXUSER_CONG_QUE_SECTION 0x6000

#define mmNIC7_QPC0_AXUSER_RXWQE_BASE 0x1000007FFD79FBE0ull
#define NIC7_QPC0_AXUSER_RXWQE_MAX_OFFSET 0x5000
#define NIC7_QPC0_AXUSER_RXWQE_SECTION 0x6000

#define mmNIC7_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x1000007FFD79FC40ull
#define NIC7_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC7_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000

#define mmNIC7_QPC0_AXUSER_DB_FIFO_BASE 0x1000007FFD79FCA0ull
#define NIC7_QPC0_AXUSER_DB_FIFO_MAX_OFFSET 0x5000
#define NIC7_QPC0_AXUSER_DB_FIFO_SECTION 0x6000

#define mmNIC7_QPC0_AXUSER_EV_QUE_LBW_INTR_BASE 0x1000007FFD79FD00ull
#define NIC7_QPC0_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000
#define NIC7_QPC0_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000

#define mmNIC7_QPC0_AXUSER_ERR_FIFO_BASE 0x1000007FFD79FD60ull
#define NIC7_QPC0_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000
#define NIC7_QPC0_AXUSER_ERR_FIFO_SECTION 0x6000

#define mmNIC7_QPC0_AXUSER_QPC_RESP_BASE 0x1000007FFD79FDC0ull
#define NIC7_QPC0_AXUSER_QPC_RESP_MAX_OFFSET 0x5000
#define NIC7_QPC0_AXUSER_QPC_RESP_SECTION 0x6000

#define mmNIC7_QPC0_AXUSER_QPC_REQ_BASE 0x1000007FFD79FE20ull
#define NIC7_QPC0_AXUSER_QPC_REQ_MAX_OFFSET 0x5000
#define NIC7_QPC0_AXUSER_QPC_REQ_SECTION 0x6000

#define mmNIC7_QPC0_SPECIAL_BASE 0x1000007FFD79FE80ull
#define NIC7_QPC0_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_QPC0_SPECIAL_SECTION 0x1800

#define mmNIC7_UMR1_0_UNSECURE_DOORBELL0_BASE 0x1000007FFD7A0000ull
#define NIC7_UMR1_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC7_UMR1_0_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC7_UMR1_0_UNSECURE_DOORBELL1_BASE 0x1000007FFD7A0080ull
#define NIC7_UMR1_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC7_UMR1_0_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC7_UMR1_0_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD7A0100ull
#define NIC7_UMR1_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMR1_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC7_UMR1_0_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD7A0180ull
#define NIC7_UMR1_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMR1_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC7_UMR1_0_SPECIAL_BASE 0x1000007FFD7A0E80ull
#define NIC7_UMR1_0_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_UMR1_0_SPECIAL_SECTION 0x1800

#define mmNIC7_UMR1_1_UNSECURE_DOORBELL0_BASE 0x1000007FFD7A1000ull
#define NIC7_UMR1_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC7_UMR1_1_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC7_UMR1_1_UNSECURE_DOORBELL1_BASE 0x1000007FFD7A1080ull
#define NIC7_UMR1_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC7_UMR1_1_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC7_UMR1_1_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD7A1100ull
#define NIC7_UMR1_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMR1_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC7_UMR1_1_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD7A1180ull
#define NIC7_UMR1_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMR1_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC7_UMR1_1_SPECIAL_BASE 0x1000007FFD7A1E80ull
#define NIC7_UMR1_1_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_UMR1_1_SPECIAL_SECTION 0x1800

#define mmNIC7_UMR1_2_UNSECURE_DOORBELL0_BASE 0x1000007FFD7A2000ull
#define NIC7_UMR1_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC7_UMR1_2_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC7_UMR1_2_UNSECURE_DOORBELL1_BASE 0x1000007FFD7A2080ull
#define NIC7_UMR1_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC7_UMR1_2_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC7_UMR1_2_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD7A2100ull
#define NIC7_UMR1_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMR1_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC7_UMR1_2_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD7A2180ull
#define NIC7_UMR1_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMR1_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC7_UMR1_2_SPECIAL_BASE 0x1000007FFD7A2E80ull
#define NIC7_UMR1_2_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_UMR1_2_SPECIAL_SECTION 0x1800

#define mmNIC7_UMR1_3_UNSECURE_DOORBELL0_BASE 0x1000007FFD7A3000ull
#define NIC7_UMR1_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC7_UMR1_3_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC7_UMR1_3_UNSECURE_DOORBELL1_BASE 0x1000007FFD7A3080ull
#define NIC7_UMR1_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC7_UMR1_3_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC7_UMR1_3_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD7A3100ull
#define NIC7_UMR1_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMR1_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC7_UMR1_3_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD7A3180ull
#define NIC7_UMR1_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMR1_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC7_UMR1_3_SPECIAL_BASE 0x1000007FFD7A3E80ull
#define NIC7_UMR1_3_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_UMR1_3_SPECIAL_SECTION 0x1800

#define mmNIC7_UMR1_4_UNSECURE_DOORBELL0_BASE 0x1000007FFD7A4000ull
#define NIC7_UMR1_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC7_UMR1_4_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC7_UMR1_4_UNSECURE_DOORBELL1_BASE 0x1000007FFD7A4080ull
#define NIC7_UMR1_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC7_UMR1_4_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC7_UMR1_4_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD7A4100ull
#define NIC7_UMR1_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMR1_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC7_UMR1_4_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD7A4180ull
#define NIC7_UMR1_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMR1_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC7_UMR1_4_SPECIAL_BASE 0x1000007FFD7A4E80ull
#define NIC7_UMR1_4_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_UMR1_4_SPECIAL_SECTION 0x1800

#define mmNIC7_UMR1_5_UNSECURE_DOORBELL0_BASE 0x1000007FFD7A5000ull
#define NIC7_UMR1_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC7_UMR1_5_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC7_UMR1_5_UNSECURE_DOORBELL1_BASE 0x1000007FFD7A5080ull
#define NIC7_UMR1_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC7_UMR1_5_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC7_UMR1_5_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD7A5100ull
#define NIC7_UMR1_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMR1_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC7_UMR1_5_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD7A5180ull
#define NIC7_UMR1_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMR1_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC7_UMR1_5_SPECIAL_BASE 0x1000007FFD7A5E80ull
#define NIC7_UMR1_5_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_UMR1_5_SPECIAL_SECTION 0x1800

#define mmNIC7_UMR1_6_UNSECURE_DOORBELL0_BASE 0x1000007FFD7A6000ull
#define NIC7_UMR1_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC7_UMR1_6_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC7_UMR1_6_UNSECURE_DOORBELL1_BASE 0x1000007FFD7A6080ull
#define NIC7_UMR1_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC7_UMR1_6_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC7_UMR1_6_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD7A6100ull
#define NIC7_UMR1_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMR1_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC7_UMR1_6_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD7A6180ull
#define NIC7_UMR1_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMR1_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC7_UMR1_6_SPECIAL_BASE 0x1000007FFD7A6E80ull
#define NIC7_UMR1_6_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_UMR1_6_SPECIAL_SECTION 0x1800

#define mmNIC7_UMR1_7_UNSECURE_DOORBELL0_BASE 0x1000007FFD7A7000ull
#define NIC7_UMR1_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC7_UMR1_7_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC7_UMR1_7_UNSECURE_DOORBELL1_BASE 0x1000007FFD7A7080ull
#define NIC7_UMR1_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC7_UMR1_7_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC7_UMR1_7_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD7A7100ull
#define NIC7_UMR1_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMR1_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC7_UMR1_7_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD7A7180ull
#define NIC7_UMR1_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMR1_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC7_UMR1_7_SPECIAL_BASE 0x1000007FFD7A7E80ull
#define NIC7_UMR1_7_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_UMR1_7_SPECIAL_SECTION 0x1800

#define mmNIC7_UMR1_8_UNSECURE_DOORBELL0_BASE 0x1000007FFD7A8000ull
#define NIC7_UMR1_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC7_UMR1_8_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC7_UMR1_8_UNSECURE_DOORBELL1_BASE 0x1000007FFD7A8080ull
#define NIC7_UMR1_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC7_UMR1_8_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC7_UMR1_8_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD7A8100ull
#define NIC7_UMR1_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMR1_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC7_UMR1_8_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD7A8180ull
#define NIC7_UMR1_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMR1_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC7_UMR1_8_SPECIAL_BASE 0x1000007FFD7A8E80ull
#define NIC7_UMR1_8_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_UMR1_8_SPECIAL_SECTION 0x1800

#define mmNIC7_UMR1_9_UNSECURE_DOORBELL0_BASE 0x1000007FFD7A9000ull
#define NIC7_UMR1_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC7_UMR1_9_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC7_UMR1_9_UNSECURE_DOORBELL1_BASE 0x1000007FFD7A9080ull
#define NIC7_UMR1_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC7_UMR1_9_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC7_UMR1_9_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD7A9100ull
#define NIC7_UMR1_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMR1_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC7_UMR1_9_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD7A9180ull
#define NIC7_UMR1_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMR1_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC7_UMR1_9_SPECIAL_BASE 0x1000007FFD7A9E80ull
#define NIC7_UMR1_9_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_UMR1_9_SPECIAL_SECTION 0x1800

#define mmNIC7_UMR1_10_UNSECURE_DOORBELL0_BASE 0x1000007FFD7AA000ull
#define NIC7_UMR1_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC7_UMR1_10_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC7_UMR1_10_UNSECURE_DOORBELL1_BASE 0x1000007FFD7AA080ull
#define NIC7_UMR1_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC7_UMR1_10_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC7_UMR1_10_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD7AA100ull
#define NIC7_UMR1_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMR1_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC7_UMR1_10_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD7AA180ull
#define NIC7_UMR1_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMR1_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC7_UMR1_10_SPECIAL_BASE 0x1000007FFD7AAE80ull
#define NIC7_UMR1_10_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_UMR1_10_SPECIAL_SECTION 0x1800

#define mmNIC7_UMR1_11_UNSECURE_DOORBELL0_BASE 0x1000007FFD7AB000ull
#define NIC7_UMR1_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC7_UMR1_11_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC7_UMR1_11_UNSECURE_DOORBELL1_BASE 0x1000007FFD7AB080ull
#define NIC7_UMR1_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC7_UMR1_11_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC7_UMR1_11_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD7AB100ull
#define NIC7_UMR1_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMR1_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC7_UMR1_11_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD7AB180ull
#define NIC7_UMR1_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMR1_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC7_UMR1_11_SPECIAL_BASE 0x1000007FFD7ABE80ull
#define NIC7_UMR1_11_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_UMR1_11_SPECIAL_SECTION 0x1800

#define mmNIC7_UMR1_12_UNSECURE_DOORBELL0_BASE 0x1000007FFD7AC000ull
#define NIC7_UMR1_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC7_UMR1_12_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC7_UMR1_12_UNSECURE_DOORBELL1_BASE 0x1000007FFD7AC080ull
#define NIC7_UMR1_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC7_UMR1_12_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC7_UMR1_12_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD7AC100ull
#define NIC7_UMR1_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMR1_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC7_UMR1_12_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD7AC180ull
#define NIC7_UMR1_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMR1_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC7_UMR1_12_SPECIAL_BASE 0x1000007FFD7ACE80ull
#define NIC7_UMR1_12_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_UMR1_12_SPECIAL_SECTION 0x1800

#define mmNIC7_UMR1_13_UNSECURE_DOORBELL0_BASE 0x1000007FFD7AD000ull
#define NIC7_UMR1_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC7_UMR1_13_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC7_UMR1_13_UNSECURE_DOORBELL1_BASE 0x1000007FFD7AD080ull
#define NIC7_UMR1_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC7_UMR1_13_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC7_UMR1_13_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD7AD100ull
#define NIC7_UMR1_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMR1_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC7_UMR1_13_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD7AD180ull
#define NIC7_UMR1_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMR1_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC7_UMR1_13_SPECIAL_BASE 0x1000007FFD7ADE80ull
#define NIC7_UMR1_13_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_UMR1_13_SPECIAL_SECTION 0x1800

#define mmNIC7_UMR1_14_UNSECURE_DOORBELL0_BASE 0x1000007FFD7AE000ull
#define NIC7_UMR1_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC7_UMR1_14_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC7_UMR1_14_UNSECURE_DOORBELL1_BASE 0x1000007FFD7AE080ull
#define NIC7_UMR1_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC7_UMR1_14_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC7_UMR1_14_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD7AE100ull
#define NIC7_UMR1_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMR1_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC7_UMR1_14_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD7AE180ull
#define NIC7_UMR1_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMR1_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC7_UMR1_14_SPECIAL_BASE 0x1000007FFD7AEE80ull
#define NIC7_UMR1_14_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_UMR1_14_SPECIAL_SECTION 0x1180

#define mmNIC7_QM_DCCM1_BASE 0x1000007FFD7B0000ull
#define NIC7_QM_DCCM1_MAX_OFFSET 0x4000
#define NIC7_QM_DCCM1_SECTION 0x8000

#define mmNIC7_QM_ARC_AUX1_BASE 0x1000007FFD7B8000ull
#define NIC7_QM_ARC_AUX1_MAX_OFFSET 0x1000
#define NIC7_QM_ARC_AUX1_SECTION 0xE800

#define mmNIC7_QM_ARC_AUX1_SPECIAL_BASE 0x1000007FFD7B8E80ull
#define NIC7_QM_ARC_AUX1_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_QM_ARC_AUX1_SPECIAL_SECTION 0x1180

#define mmNIC7_QM1_BASE 0x1000007FFD7BA000ull
#define NIC7_QM1_MAX_OFFSET 0x1000
#define NIC7_QM1_SECTION 0x9000

#define mmNIC7_QM1_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFD7BA900ull
#define NIC7_QM1_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define NIC7_QM1_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmNIC7_QM1_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFD7BA908ull
#define NIC7_QM1_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define NIC7_QM1_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmNIC7_QM1_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFD7BA910ull
#define NIC7_QM1_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define NIC7_QM1_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmNIC7_QM1_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFD7BA918ull
#define NIC7_QM1_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define NIC7_QM1_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmNIC7_QM1_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFD7BA920ull
#define NIC7_QM1_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define NIC7_QM1_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmNIC7_QM1_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFD7BA928ull
#define NIC7_QM1_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define NIC7_QM1_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmNIC7_QM1_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFD7BA930ull
#define NIC7_QM1_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define NIC7_QM1_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmNIC7_QM1_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFD7BA938ull
#define NIC7_QM1_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define NIC7_QM1_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmNIC7_QM1_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFD7BA940ull
#define NIC7_QM1_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define NIC7_QM1_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmNIC7_QM1_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFD7BA948ull
#define NIC7_QM1_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define NIC7_QM1_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmNIC7_QM1_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFD7BA950ull
#define NIC7_QM1_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define NIC7_QM1_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmNIC7_QM1_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFD7BA958ull
#define NIC7_QM1_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define NIC7_QM1_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmNIC7_QM1_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFD7BA960ull
#define NIC7_QM1_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define NIC7_QM1_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmNIC7_QM1_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFD7BA968ull
#define NIC7_QM1_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define NIC7_QM1_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmNIC7_QM1_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFD7BA970ull
#define NIC7_QM1_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define NIC7_QM1_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmNIC7_QM1_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFD7BA978ull
#define NIC7_QM1_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define NIC7_QM1_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmNIC7_QM1_AXUSER_SECURED_BASE 0x1000007FFD7BAB00ull
#define NIC7_QM1_AXUSER_SECURED_MAX_OFFSET 0x5000
#define NIC7_QM1_AXUSER_SECURED_SECTION 0x8000

#define mmNIC7_QM1_AXUSER_NONSECURED_BASE 0x1000007FFD7BAB80ull
#define NIC7_QM1_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define NIC7_QM1_AXUSER_NONSECURED_SECTION 0x8000

#define mmNIC7_QM1_DBG_HBW_BASE 0x1000007FFD7BAC00ull
#define NIC7_QM1_DBG_HBW_MAX_OFFSET 0x5800
#define NIC7_QM1_DBG_HBW_SECTION 0x8000

#define mmNIC7_QM1_DBG_LBW_BASE 0x1000007FFD7BAC80ull
#define NIC7_QM1_DBG_LBW_MAX_OFFSET 0x5800
#define NIC7_QM1_DBG_LBW_SECTION 0x1000

#define mmNIC7_QM1_CGM_BASE 0x1000007FFD7BAD80ull
#define NIC7_QM1_CGM_MAX_OFFSET 0xC000
#define NIC7_QM1_CGM_SECTION 0x1000

#define mmNIC7_QM1_SPECIAL_BASE 0x1000007FFD7BAE80ull
#define NIC7_QM1_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_QM1_SPECIAL_SECTION 0x4180

#define mmNIC7_QPC1_BASE 0x1000007FFD7BF000ull
#define NIC7_QPC1_MAX_OFFSET 0x1000
#define NIC7_QPC1_SECTION 0x7200

#define mmNIC7_QPC1_DBFIFO0_CI_UPD_ADDR_BASE 0x1000007FFD7BF720ull
#define NIC7_QPC1_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC1_DBFIFO1_CI_UPD_ADDR_BASE 0x1000007FFD7BF728ull
#define NIC7_QPC1_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC1_DBFIFO2_CI_UPD_ADDR_BASE 0x1000007FFD7BF730ull
#define NIC7_QPC1_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC1_DBFIFO3_CI_UPD_ADDR_BASE 0x1000007FFD7BF738ull
#define NIC7_QPC1_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC1_DBFIFO4_CI_UPD_ADDR_BASE 0x1000007FFD7BF740ull
#define NIC7_QPC1_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC1_DBFIFO5_CI_UPD_ADDR_BASE 0x1000007FFD7BF748ull
#define NIC7_QPC1_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC1_DBFIFO6_CI_UPD_ADDR_BASE 0x1000007FFD7BF750ull
#define NIC7_QPC1_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC1_DBFIFO7_CI_UPD_ADDR_BASE 0x1000007FFD7BF758ull
#define NIC7_QPC1_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC1_DBFIFO8_CI_UPD_ADDR_BASE 0x1000007FFD7BF760ull
#define NIC7_QPC1_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC1_DBFIFO9_CI_UPD_ADDR_BASE 0x1000007FFD7BF768ull
#define NIC7_QPC1_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC1_DBFIFO10_CI_UPD_ADDR_BASE 0x1000007FFD7BF770ull
#define NIC7_QPC1_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC1_DBFIFO11_CI_UPD_ADDR_BASE 0x1000007FFD7BF778ull
#define NIC7_QPC1_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC1_DBFIFO12_CI_UPD_ADDR_BASE 0x1000007FFD7BF780ull
#define NIC7_QPC1_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC1_DBFIFO13_CI_UPD_ADDR_BASE 0x1000007FFD7BF788ull
#define NIC7_QPC1_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC1_DBFIFO14_CI_UPD_ADDR_BASE 0x1000007FFD7BF790ull
#define NIC7_QPC1_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC1_DBFIFO15_CI_UPD_ADDR_BASE 0x1000007FFD7BF798ull
#define NIC7_QPC1_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC1_DBFIFO16_CI_UPD_ADDR_BASE 0x1000007FFD7BF7A0ull
#define NIC7_QPC1_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC1_DBFIFO17_CI_UPD_ADDR_BASE 0x1000007FFD7BF7A8ull
#define NIC7_QPC1_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC1_DBFIFO18_CI_UPD_ADDR_BASE 0x1000007FFD7BF7B0ull
#define NIC7_QPC1_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC1_DBFIFO19_CI_UPD_ADDR_BASE 0x1000007FFD7BF7B8ull
#define NIC7_QPC1_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC1_DBFIFO20_CI_UPD_ADDR_BASE 0x1000007FFD7BF7C0ull
#define NIC7_QPC1_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC1_DBFIFO21_CI_UPD_ADDR_BASE 0x1000007FFD7BF7C8ull
#define NIC7_QPC1_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC1_DBFIFO22_CI_UPD_ADDR_BASE 0x1000007FFD7BF7D0ull
#define NIC7_QPC1_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC1_DBFIFO23_CI_UPD_ADDR_BASE 0x1000007FFD7BF7D8ull
#define NIC7_QPC1_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC1_DBFIFO24_CI_UPD_ADDR_BASE 0x1000007FFD7BF7E0ull
#define NIC7_QPC1_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC1_DBFIFO25_CI_UPD_ADDR_BASE 0x1000007FFD7BF7E8ull
#define NIC7_QPC1_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC1_DBFIFO26_CI_UPD_ADDR_BASE 0x1000007FFD7BF7F0ull
#define NIC7_QPC1_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC1_DBFIFO27_CI_UPD_ADDR_BASE 0x1000007FFD7BF7F8ull
#define NIC7_QPC1_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC1_DBFIFO28_CI_UPD_ADDR_BASE 0x1000007FFD7BF800ull
#define NIC7_QPC1_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC1_DBFIFO29_CI_UPD_ADDR_BASE 0x1000007FFD7BF808ull
#define NIC7_QPC1_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC1_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x1000007FFD7BF810ull
#define NIC7_QPC1_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC7_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x1000007FFD7BF818ull
#define NIC7_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680

#define mmNIC7_QPC1_AXUSER_CONG_QUE_BASE 0x1000007FFD7BFB80ull
#define NIC7_QPC1_AXUSER_CONG_QUE_MAX_OFFSET 0x5000
#define NIC7_QPC1_AXUSER_CONG_QUE_SECTION 0x6000

#define mmNIC7_QPC1_AXUSER_RXWQE_BASE 0x1000007FFD7BFBE0ull
#define NIC7_QPC1_AXUSER_RXWQE_MAX_OFFSET 0x5000
#define NIC7_QPC1_AXUSER_RXWQE_SECTION 0x6000

#define mmNIC7_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x1000007FFD7BFC40ull
#define NIC7_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC7_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000

#define mmNIC7_QPC1_AXUSER_DB_FIFO_BASE 0x1000007FFD7BFCA0ull
#define NIC7_QPC1_AXUSER_DB_FIFO_MAX_OFFSET 0x5000
#define NIC7_QPC1_AXUSER_DB_FIFO_SECTION 0x6000

#define mmNIC7_QPC1_AXUSER_EV_QUE_LBW_INTR_BASE 0x1000007FFD7BFD00ull
#define NIC7_QPC1_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000
#define NIC7_QPC1_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000

#define mmNIC7_QPC1_AXUSER_ERR_FIFO_BASE 0x1000007FFD7BFD60ull
#define NIC7_QPC1_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000
#define NIC7_QPC1_AXUSER_ERR_FIFO_SECTION 0x6000

#define mmNIC7_QPC1_AXUSER_QPC_RESP_BASE 0x1000007FFD7BFDC0ull
#define NIC7_QPC1_AXUSER_QPC_RESP_MAX_OFFSET 0x5000
#define NIC7_QPC1_AXUSER_QPC_RESP_SECTION 0x6000

#define mmNIC7_QPC1_AXUSER_QPC_REQ_BASE 0x1000007FFD7BFE20ull
#define NIC7_QPC1_AXUSER_QPC_REQ_MAX_OFFSET 0x5000
#define NIC7_QPC1_AXUSER_QPC_REQ_SECTION 0x6000

#define mmNIC7_QPC1_SPECIAL_BASE 0x1000007FFD7BFE80ull
#define NIC7_QPC1_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_QPC1_SPECIAL_SECTION 0x8180

#define mmNIC7_TMR_BASE 0x1000007FFD7C8000ull
#define NIC7_TMR_MAX_OFFSET 0x1000
#define NIC7_TMR_SECTION 0xD600

#define mmNIC7_TMR_AXUSER_TMR_FREE_LIST_BASE 0x1000007FFD7C8D60ull
#define NIC7_TMR_AXUSER_TMR_FREE_LIST_MAX_OFFSET 0x5000
#define NIC7_TMR_AXUSER_TMR_FREE_LIST_SECTION 0x6000

#define mmNIC7_TMR_AXUSER_TMR_FIFO_BASE 0x1000007FFD7C8DC0ull
#define NIC7_TMR_AXUSER_TMR_FIFO_MAX_OFFSET 0x5000
#define NIC7_TMR_AXUSER_TMR_FIFO_SECTION 0x6000

#define mmNIC7_TMR_AXUSER_TMR_FSM_BASE 0x1000007FFD7C8E20ull
#define NIC7_TMR_AXUSER_TMR_FSM_MAX_OFFSET 0x5000
#define NIC7_TMR_AXUSER_TMR_FSM_SECTION 0x6000

#define mmNIC7_TMR_SPECIAL_BASE 0x1000007FFD7C8E80ull
#define NIC7_TMR_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_TMR_SPECIAL_SECTION 0x1800

#define mmNIC7_RXB_CORE_BASE 0x1000007FFD7C9000ull
#define NIC7_RXB_CORE_MAX_OFFSET 0x1000
#define NIC7_RXB_CORE_SECTION 0x6100

#define mmNIC7_RXB_CORE_SCT_AWUSER_BASE 0x1000007FFD7C9610ull
#define NIC7_RXB_CORE_SCT_AWUSER_MAX_OFFSET 0x5000
#define NIC7_RXB_CORE_SCT_AWUSER_SECTION 0x8700

#define mmNIC7_RXB_CORE_SPECIAL_BASE 0x1000007FFD7C9E80ull
#define NIC7_RXB_CORE_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_RXB_CORE_SPECIAL_SECTION 0x1800

#define mmNIC7_RXE0_BASE 0x1000007FFD7CA000ull
#define NIC7_RXE0_MAX_OFFSET 0x1000
#define NIC7_RXE0_SECTION 0x9000

#define mmNIC7_RXE0_WQE_ARUSER_BASE 0x1000007FFD7CA900ull
#define NIC7_RXE0_WQE_ARUSER_MAX_OFFSET 0x5000
#define NIC7_RXE0_WQE_ARUSER_SECTION 0x5800

#define mmNIC7_RXE0_SPECIAL_BASE 0x1000007FFD7CAE80ull
#define NIC7_RXE0_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_RXE0_SPECIAL_SECTION 0x1800

#define mmNIC7_RXE1_BASE 0x1000007FFD7CB000ull
#define NIC7_RXE1_MAX_OFFSET 0x1000
#define NIC7_RXE1_SECTION 0x9000

#define mmNIC7_RXE1_WQE_ARUSER_BASE 0x1000007FFD7CB900ull
#define NIC7_RXE1_WQE_ARUSER_MAX_OFFSET 0x5000
#define NIC7_RXE1_WQE_ARUSER_SECTION 0x5800

#define mmNIC7_RXE1_SPECIAL_BASE 0x1000007FFD7CBE80ull
#define NIC7_RXE1_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_RXE1_SPECIAL_SECTION 0x1800

#define mmNIC7_RXE0_AXUSER_AXUSER_CQ0_BASE 0x1000007FFD7CC000ull
#define NIC7_RXE0_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000
#define NIC7_RXE0_AXUSER_AXUSER_CQ0_SECTION 0x5000

#define mmNIC7_RXE0_AXUSER_AXUSER_CQ1_BASE 0x1000007FFD7CC050ull
#define NIC7_RXE0_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000
#define NIC7_RXE0_AXUSER_AXUSER_CQ1_SECTION 0x5000

#define mmNIC7_RXE0_AXUSER_AXUSER_CQ2_BASE 0x1000007FFD7CC0A0ull
#define NIC7_RXE0_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000
#define NIC7_RXE0_AXUSER_AXUSER_CQ2_SECTION 0x5000

#define mmNIC7_RXE0_AXUSER_AXUSER_CQ3_BASE 0x1000007FFD7CC0F0ull
#define NIC7_RXE0_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000
#define NIC7_RXE0_AXUSER_AXUSER_CQ3_SECTION 0x5000

#define mmNIC7_RXE0_AXUSER_AXUSER_CQ4_BASE 0x1000007FFD7CC140ull
#define NIC7_RXE0_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000
#define NIC7_RXE0_AXUSER_AXUSER_CQ4_SECTION 0x5000

#define mmNIC7_RXE0_AXUSER_AXUSER_CQ5_BASE 0x1000007FFD7CC190ull
#define NIC7_RXE0_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000
#define NIC7_RXE0_AXUSER_AXUSER_CQ5_SECTION 0x5000

#define mmNIC7_RXE0_AXUSER_AXUSER_CQ6_BASE 0x1000007FFD7CC1E0ull
#define NIC7_RXE0_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000
#define NIC7_RXE0_AXUSER_AXUSER_CQ6_SECTION 0x5000

#define mmNIC7_RXE0_AXUSER_AXUSER_CQ7_BASE 0x1000007FFD7CC230ull
#define NIC7_RXE0_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000
#define NIC7_RXE0_AXUSER_AXUSER_CQ7_SECTION 0x5000

#define mmNIC7_RXE0_AXUSER_AXUSER_CQ8_BASE 0x1000007FFD7CC280ull
#define NIC7_RXE0_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000
#define NIC7_RXE0_AXUSER_AXUSER_CQ8_SECTION 0x5000

#define mmNIC7_RXE0_AXUSER_AXUSER_CQ9_BASE 0x1000007FFD7CC2D0ull
#define NIC7_RXE0_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000
#define NIC7_RXE0_AXUSER_AXUSER_CQ9_SECTION 0x5000

#define mmNIC7_RXE0_AXUSER_AXUSER_CQ10_BASE 0x1000007FFD7CC320ull
#define NIC7_RXE0_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000
#define NIC7_RXE0_AXUSER_AXUSER_CQ10_SECTION 0x5000

#define mmNIC7_RXE0_AXUSER_AXUSER_CQ11_BASE 0x1000007FFD7CC370ull
#define NIC7_RXE0_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000
#define NIC7_RXE0_AXUSER_AXUSER_CQ11_SECTION 0x5000

#define mmNIC7_RXE0_AXUSER_AXUSER_CQ12_BASE 0x1000007FFD7CC3C0ull
#define NIC7_RXE0_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000
#define NIC7_RXE0_AXUSER_AXUSER_CQ12_SECTION 0x5000

#define mmNIC7_RXE0_AXUSER_AXUSER_CQ13_BASE 0x1000007FFD7CC410ull
#define NIC7_RXE0_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000
#define NIC7_RXE0_AXUSER_AXUSER_CQ13_SECTION 0x5000

#define mmNIC7_RXE0_AXUSER_AXUSER_CQ14_BASE 0x1000007FFD7CC460ull
#define NIC7_RXE0_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000
#define NIC7_RXE0_AXUSER_AXUSER_CQ14_SECTION 0x5000

#define mmNIC7_RXE0_AXUSER_AXUSER_CQ15_BASE 0x1000007FFD7CC4B0ull
#define NIC7_RXE0_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000
#define NIC7_RXE0_AXUSER_AXUSER_CQ15_SECTION 0x5000

#define mmNIC7_RXE0_AXUSER_AXUSER_CQ16_BASE 0x1000007FFD7CC500ull
#define NIC7_RXE0_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000
#define NIC7_RXE0_AXUSER_AXUSER_CQ16_SECTION 0x5000

#define mmNIC7_RXE0_AXUSER_AXUSER_CQ17_BASE 0x1000007FFD7CC550ull
#define NIC7_RXE0_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000
#define NIC7_RXE0_AXUSER_AXUSER_CQ17_SECTION 0x5000

#define mmNIC7_RXE0_AXUSER_AXUSER_CQ18_BASE 0x1000007FFD7CC5A0ull
#define NIC7_RXE0_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000
#define NIC7_RXE0_AXUSER_AXUSER_CQ18_SECTION 0x5000

#define mmNIC7_RXE0_AXUSER_AXUSER_CQ19_BASE 0x1000007FFD7CC5F0ull
#define NIC7_RXE0_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000
#define NIC7_RXE0_AXUSER_AXUSER_CQ19_SECTION 0x5000

#define mmNIC7_RXE0_AXUSER_AXUSER_CQ20_BASE 0x1000007FFD7CC640ull
#define NIC7_RXE0_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000
#define NIC7_RXE0_AXUSER_AXUSER_CQ20_SECTION 0x5000

#define mmNIC7_RXE0_AXUSER_AXUSER_CQ21_BASE 0x1000007FFD7CC690ull
#define NIC7_RXE0_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000
#define NIC7_RXE0_AXUSER_AXUSER_CQ21_SECTION 0x5000

#define mmNIC7_RXE0_AXUSER_AXUSER_CQ22_BASE 0x1000007FFD7CC6E0ull
#define NIC7_RXE0_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000
#define NIC7_RXE0_AXUSER_AXUSER_CQ22_SECTION 0x5000

#define mmNIC7_RXE0_AXUSER_AXUSER_CQ23_BASE 0x1000007FFD7CC730ull
#define NIC7_RXE0_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000
#define NIC7_RXE0_AXUSER_AXUSER_CQ23_SECTION 0x5000

#define mmNIC7_RXE0_AXUSER_AXUSER_CQ24_BASE 0x1000007FFD7CC780ull
#define NIC7_RXE0_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000
#define NIC7_RXE0_AXUSER_AXUSER_CQ24_SECTION 0x5000

#define mmNIC7_RXE0_AXUSER_AXUSER_CQ25_BASE 0x1000007FFD7CC7D0ull
#define NIC7_RXE0_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000
#define NIC7_RXE0_AXUSER_AXUSER_CQ25_SECTION 0x5000

#define mmNIC7_RXE0_AXUSER_AXUSER_CQ26_BASE 0x1000007FFD7CC820ull
#define NIC7_RXE0_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000
#define NIC7_RXE0_AXUSER_AXUSER_CQ26_SECTION 0x5000

#define mmNIC7_RXE0_AXUSER_AXUSER_CQ27_BASE 0x1000007FFD7CC870ull
#define NIC7_RXE0_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000
#define NIC7_RXE0_AXUSER_AXUSER_CQ27_SECTION 0x5000

#define mmNIC7_RXE0_AXUSER_AXUSER_CQ28_BASE 0x1000007FFD7CC8C0ull
#define NIC7_RXE0_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000
#define NIC7_RXE0_AXUSER_AXUSER_CQ28_SECTION 0x5000

#define mmNIC7_RXE0_AXUSER_AXUSER_CQ29_BASE 0x1000007FFD7CC910ull
#define NIC7_RXE0_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000
#define NIC7_RXE0_AXUSER_AXUSER_CQ29_SECTION 0x5000

#define mmNIC7_RXE0_AXUSER_AXUSER_CQ30_BASE 0x1000007FFD7CC960ull
#define NIC7_RXE0_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000
#define NIC7_RXE0_AXUSER_AXUSER_CQ30_SECTION 0x5000

#define mmNIC7_RXE0_AXUSER_AXUSER_CQ31_BASE 0x1000007FFD7CC9B0ull
#define NIC7_RXE0_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000
#define NIC7_RXE0_AXUSER_AXUSER_CQ31_SECTION 0x4D00

#define mmNIC7_RXE0_AXUSER_SPECIAL_BASE 0x1000007FFD7CCE80ull
#define NIC7_RXE0_AXUSER_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_RXE0_AXUSER_SPECIAL_SECTION 0x1800

#define mmNIC7_RXE1_AXUSER_AXUSER_CQ0_BASE 0x1000007FFD7CD000ull
#define NIC7_RXE1_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000
#define NIC7_RXE1_AXUSER_AXUSER_CQ0_SECTION 0x5000

#define mmNIC7_RXE1_AXUSER_AXUSER_CQ1_BASE 0x1000007FFD7CD050ull
#define NIC7_RXE1_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000
#define NIC7_RXE1_AXUSER_AXUSER_CQ1_SECTION 0x5000

#define mmNIC7_RXE1_AXUSER_AXUSER_CQ2_BASE 0x1000007FFD7CD0A0ull
#define NIC7_RXE1_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000
#define NIC7_RXE1_AXUSER_AXUSER_CQ2_SECTION 0x5000

#define mmNIC7_RXE1_AXUSER_AXUSER_CQ3_BASE 0x1000007FFD7CD0F0ull
#define NIC7_RXE1_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000
#define NIC7_RXE1_AXUSER_AXUSER_CQ3_SECTION 0x5000

#define mmNIC7_RXE1_AXUSER_AXUSER_CQ4_BASE 0x1000007FFD7CD140ull
#define NIC7_RXE1_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000
#define NIC7_RXE1_AXUSER_AXUSER_CQ4_SECTION 0x5000

#define mmNIC7_RXE1_AXUSER_AXUSER_CQ5_BASE 0x1000007FFD7CD190ull
#define NIC7_RXE1_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000
#define NIC7_RXE1_AXUSER_AXUSER_CQ5_SECTION 0x5000

#define mmNIC7_RXE1_AXUSER_AXUSER_CQ6_BASE 0x1000007FFD7CD1E0ull
#define NIC7_RXE1_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000
#define NIC7_RXE1_AXUSER_AXUSER_CQ6_SECTION 0x5000

#define mmNIC7_RXE1_AXUSER_AXUSER_CQ7_BASE 0x1000007FFD7CD230ull
#define NIC7_RXE1_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000
#define NIC7_RXE1_AXUSER_AXUSER_CQ7_SECTION 0x5000

#define mmNIC7_RXE1_AXUSER_AXUSER_CQ8_BASE 0x1000007FFD7CD280ull
#define NIC7_RXE1_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000
#define NIC7_RXE1_AXUSER_AXUSER_CQ8_SECTION 0x5000

#define mmNIC7_RXE1_AXUSER_AXUSER_CQ9_BASE 0x1000007FFD7CD2D0ull
#define NIC7_RXE1_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000
#define NIC7_RXE1_AXUSER_AXUSER_CQ9_SECTION 0x5000

#define mmNIC7_RXE1_AXUSER_AXUSER_CQ10_BASE 0x1000007FFD7CD320ull
#define NIC7_RXE1_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000
#define NIC7_RXE1_AXUSER_AXUSER_CQ10_SECTION 0x5000

#define mmNIC7_RXE1_AXUSER_AXUSER_CQ11_BASE 0x1000007FFD7CD370ull
#define NIC7_RXE1_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000
#define NIC7_RXE1_AXUSER_AXUSER_CQ11_SECTION 0x5000

#define mmNIC7_RXE1_AXUSER_AXUSER_CQ12_BASE 0x1000007FFD7CD3C0ull
#define NIC7_RXE1_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000
#define NIC7_RXE1_AXUSER_AXUSER_CQ12_SECTION 0x5000

#define mmNIC7_RXE1_AXUSER_AXUSER_CQ13_BASE 0x1000007FFD7CD410ull
#define NIC7_RXE1_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000
#define NIC7_RXE1_AXUSER_AXUSER_CQ13_SECTION 0x5000

#define mmNIC7_RXE1_AXUSER_AXUSER_CQ14_BASE 0x1000007FFD7CD460ull
#define NIC7_RXE1_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000
#define NIC7_RXE1_AXUSER_AXUSER_CQ14_SECTION 0x5000

#define mmNIC7_RXE1_AXUSER_AXUSER_CQ15_BASE 0x1000007FFD7CD4B0ull
#define NIC7_RXE1_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000
#define NIC7_RXE1_AXUSER_AXUSER_CQ15_SECTION 0x5000

#define mmNIC7_RXE1_AXUSER_AXUSER_CQ16_BASE 0x1000007FFD7CD500ull
#define NIC7_RXE1_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000
#define NIC7_RXE1_AXUSER_AXUSER_CQ16_SECTION 0x5000

#define mmNIC7_RXE1_AXUSER_AXUSER_CQ17_BASE 0x1000007FFD7CD550ull
#define NIC7_RXE1_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000
#define NIC7_RXE1_AXUSER_AXUSER_CQ17_SECTION 0x5000

#define mmNIC7_RXE1_AXUSER_AXUSER_CQ18_BASE 0x1000007FFD7CD5A0ull
#define NIC7_RXE1_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000
#define NIC7_RXE1_AXUSER_AXUSER_CQ18_SECTION 0x5000

#define mmNIC7_RXE1_AXUSER_AXUSER_CQ19_BASE 0x1000007FFD7CD5F0ull
#define NIC7_RXE1_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000
#define NIC7_RXE1_AXUSER_AXUSER_CQ19_SECTION 0x5000

#define mmNIC7_RXE1_AXUSER_AXUSER_CQ20_BASE 0x1000007FFD7CD640ull
#define NIC7_RXE1_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000
#define NIC7_RXE1_AXUSER_AXUSER_CQ20_SECTION 0x5000

#define mmNIC7_RXE1_AXUSER_AXUSER_CQ21_BASE 0x1000007FFD7CD690ull
#define NIC7_RXE1_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000
#define NIC7_RXE1_AXUSER_AXUSER_CQ21_SECTION 0x5000

#define mmNIC7_RXE1_AXUSER_AXUSER_CQ22_BASE 0x1000007FFD7CD6E0ull
#define NIC7_RXE1_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000
#define NIC7_RXE1_AXUSER_AXUSER_CQ22_SECTION 0x5000

#define mmNIC7_RXE1_AXUSER_AXUSER_CQ23_BASE 0x1000007FFD7CD730ull
#define NIC7_RXE1_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000
#define NIC7_RXE1_AXUSER_AXUSER_CQ23_SECTION 0x5000

#define mmNIC7_RXE1_AXUSER_AXUSER_CQ24_BASE 0x1000007FFD7CD780ull
#define NIC7_RXE1_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000
#define NIC7_RXE1_AXUSER_AXUSER_CQ24_SECTION 0x5000

#define mmNIC7_RXE1_AXUSER_AXUSER_CQ25_BASE 0x1000007FFD7CD7D0ull
#define NIC7_RXE1_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000
#define NIC7_RXE1_AXUSER_AXUSER_CQ25_SECTION 0x5000

#define mmNIC7_RXE1_AXUSER_AXUSER_CQ26_BASE 0x1000007FFD7CD820ull
#define NIC7_RXE1_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000
#define NIC7_RXE1_AXUSER_AXUSER_CQ26_SECTION 0x5000

#define mmNIC7_RXE1_AXUSER_AXUSER_CQ27_BASE 0x1000007FFD7CD870ull
#define NIC7_RXE1_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000
#define NIC7_RXE1_AXUSER_AXUSER_CQ27_SECTION 0x5000

#define mmNIC7_RXE1_AXUSER_AXUSER_CQ28_BASE 0x1000007FFD7CD8C0ull
#define NIC7_RXE1_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000
#define NIC7_RXE1_AXUSER_AXUSER_CQ28_SECTION 0x5000

#define mmNIC7_RXE1_AXUSER_AXUSER_CQ29_BASE 0x1000007FFD7CD910ull
#define NIC7_RXE1_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000
#define NIC7_RXE1_AXUSER_AXUSER_CQ29_SECTION 0x5000

#define mmNIC7_RXE1_AXUSER_AXUSER_CQ30_BASE 0x1000007FFD7CD960ull
#define NIC7_RXE1_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000
#define NIC7_RXE1_AXUSER_AXUSER_CQ30_SECTION 0x5000

#define mmNIC7_RXE1_AXUSER_AXUSER_CQ31_BASE 0x1000007FFD7CD9B0ull
#define NIC7_RXE1_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000
#define NIC7_RXE1_AXUSER_AXUSER_CQ31_SECTION 0x4D00

#define mmNIC7_RXE1_AXUSER_SPECIAL_BASE 0x1000007FFD7CDE80ull
#define NIC7_RXE1_AXUSER_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_RXE1_AXUSER_SPECIAL_SECTION 0x2180

#define mmNIC7_TXS0_BASE 0x1000007FFD7D0000ull
#define NIC7_TXS0_MAX_OFFSET 0x1000
#define NIC7_TXS0_SECTION 0xE800

#define mmNIC7_TXS0_SPECIAL_BASE 0x1000007FFD7D0E80ull
#define NIC7_TXS0_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_TXS0_SPECIAL_SECTION 0x1800

#define mmNIC7_TXS1_BASE 0x1000007FFD7D1000ull
#define NIC7_TXS1_MAX_OFFSET 0x1000
#define NIC7_TXS1_SECTION 0xE800

#define mmNIC7_TXS1_SPECIAL_BASE 0x1000007FFD7D1E80ull
#define NIC7_TXS1_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_TXS1_SPECIAL_SECTION 0x1800

#define mmNIC7_TXE0_BASE 0x1000007FFD7D2000ull
#define NIC7_TXE0_MAX_OFFSET 0x1000
#define NIC7_TXE0_SECTION 0xE800

#define mmNIC7_TXE0_SPECIAL_BASE 0x1000007FFD7D2E80ull
#define NIC7_TXE0_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_TXE0_SPECIAL_SECTION 0x1800

#define mmNIC7_TXE1_BASE 0x1000007FFD7D3000ull
#define NIC7_TXE1_MAX_OFFSET 0x1000
#define NIC7_TXE1_SECTION 0xE800

#define mmNIC7_TXE1_SPECIAL_BASE 0x1000007FFD7D3E80ull
#define NIC7_TXE1_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_TXE1_SPECIAL_SECTION 0x1800

#define mmNIC7_TXB_BASE 0x1000007FFD7D4000ull
#define NIC7_TXB_MAX_OFFSET 0x1000
#define NIC7_TXB_SECTION 0xE800

#define mmNIC7_TXB_SPECIAL_BASE 0x1000007FFD7D4E80ull
#define NIC7_TXB_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_TXB_SPECIAL_SECTION 0x1800

#define mmNIC7_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFD7D5000ull
#define NIC7_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define NIC7_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmNIC7_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFD7D5200ull
#define NIC7_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define NIC7_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmNIC7_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFD7D5400ull
#define NIC7_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define NIC7_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmNIC7_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFD7D5600ull
#define NIC7_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define NIC7_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmNIC7_MSTR_IF_E2E_CRDT_BASE 0x1000007FFD7D5800ull
#define NIC7_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define NIC7_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmNIC7_MSTR_IF_AXUSER_BASE 0x1000007FFD7D5A80ull
#define NIC7_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define NIC7_MSTR_IF_AXUSER_SECTION 0x8000

#define mmNIC7_MSTR_IF_DBG_HBW_BASE 0x1000007FFD7D5B00ull
#define NIC7_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define NIC7_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmNIC7_MSTR_IF_DBG_LBW_BASE 0x1000007FFD7D5B80ull
#define NIC7_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define NIC7_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmNIC7_MSTR_IF_CORE_HBW_BASE 0x1000007FFD7D5C00ull
#define NIC7_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define NIC7_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmNIC7_MSTR_IF_CORE_LBW_BASE 0x1000007FFD7D5D80ull
#define NIC7_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define NIC7_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmNIC7_MSTR_IF_SPECIAL_BASE 0x1000007FFD7D5E80ull
#define NIC7_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmNIC7_TX_AXUSER_BASE 0x1000007FFD7D6000ull
#define NIC7_TX_AXUSER_MAX_OFFSET 0x5000
#define NIC7_TX_AXUSER_SECTION 0x2000

#define mmNIC7_SERDES0_BASE 0x1000007FFD7D8000ull
#define NIC7_SERDES0_MAX_OFFSET 0x3E40
#define NIC7_SERDES0_SECTION 0x4000

#define mmNIC7_SERDES1_BASE 0x1000007FFD7DC000ull
#define NIC7_SERDES1_MAX_OFFSET 0x3E40
#define NIC7_SERDES1_SECTION 0x4000

#define mmNIC7_PHY_BASE 0x1000007FFD7E0000ull
#define NIC7_PHY_MAX_OFFSET 0x1000
#define NIC7_PHY_SECTION 0xE800

#define mmNIC7_PHY_SPECIAL_BASE 0x1000007FFD7E0E80ull
#define NIC7_PHY_SPECIAL_MAX_OFFSET 0x1800
#define NIC7_PHY_SPECIAL_SECTION 0x7180

#define mmPRT7_MAC_AUX_BASE 0x1000007FFD7E8000ull
#define PRT7_MAC_AUX_MAX_OFFSET 0x1000
#define PRT7_MAC_AUX_SECTION 0xE800

#define mmPRT7_MAC_AUX_SPECIAL_BASE 0x1000007FFD7E8E80ull
#define PRT7_MAC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define PRT7_MAC_AUX_SPECIAL_SECTION 0x1800

#define mmPRT7_MAC_CORE_BASE 0x1000007FFD7E9000ull
#define PRT7_MAC_CORE_MAX_OFFSET 0x1000
#define PRT7_MAC_CORE_SECTION 0xE800

#define mmPRT7_MAC_CORE_SPECIAL_BASE 0x1000007FFD7E9E80ull
#define PRT7_MAC_CORE_SPECIAL_MAX_OFFSET 0x1800
#define PRT7_MAC_CORE_SPECIAL_SECTION 0x1800

#define mmNIC7_MAC_RS_FEC_BASE 0x1000007FFD7EA000ull
#define NIC7_MAC_RS_FEC_MAX_OFFSET 0x2DC0
#define NIC7_MAC_RS_FEC_SECTION 0x1000

#define mmNIC7_MAC_GLOB_STAT_NIC_MAC_STAT_BASE 0x1000007FFD7EB000ull
#define NIC7_MAC_GLOB_STAT_NIC_MAC_STAT_MAX_OFFSET 0x4D00
#define NIC7_MAC_GLOB_STAT_NIC_MAC_STAT_SECTION 0x8000

#define mmNIC7_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_BASE 0x1000007FFD7EB800ull
#define NIC7_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_MAX_OFFSET 0x1EC0
#define NIC7_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_SECTION 0x8000

#define mmNIC7_MAC_CH0_MAC_PCS_BASE 0x1000007FFD7EC000ull
#define NIC7_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC7_MAC_CH0_MAC_PCS_SECTION 0x4000

#define mmNIC7_MAC_CH0_MAC_128_BASE 0x1000007FFD7EC400ull
#define NIC7_MAC_CH0_MAC_128_MAX_OFFSET 0xA400
#define NIC7_MAC_CH0_MAC_128_SECTION 0x4000

#define mmNIC7_MAC_CH0_MAC_AN_BASE 0x1000007FFD7EC800ull
#define NIC7_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400
#define NIC7_MAC_CH0_MAC_AN_SECTION 0x8000

#define mmNIC7_MAC_CH1_MAC_PCS_BASE 0x1000007FFD7ED000ull
#define NIC7_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC7_MAC_CH1_MAC_PCS_SECTION 0x4000

#define mmNIC7_MAC_CH1_MAC_128_BASE 0x1000007FFD7ED400ull
#define NIC7_MAC_CH1_MAC_128_MAX_OFFSET 0xA400
#define NIC7_MAC_CH1_MAC_128_SECTION 0x4000

#define mmNIC7_MAC_CH1_MAC_AN_BASE 0x1000007FFD7ED800ull
#define NIC7_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400
#define NIC7_MAC_CH1_MAC_AN_SECTION 0x8000

#define mmNIC7_MAC_CH2_MAC_PCS_BASE 0x1000007FFD7EE000ull
#define NIC7_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC7_MAC_CH2_MAC_PCS_SECTION 0x4000

#define mmNIC7_MAC_CH2_MAC_128_BASE 0x1000007FFD7EE400ull
#define NIC7_MAC_CH2_MAC_128_MAX_OFFSET 0xA400
#define NIC7_MAC_CH2_MAC_128_SECTION 0x4000

#define mmNIC7_MAC_CH2_MAC_AN_BASE 0x1000007FFD7EE800ull
#define NIC7_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400
#define NIC7_MAC_CH2_MAC_AN_SECTION 0x8000

#define mmNIC7_MAC_CH3_MAC_PCS_BASE 0x1000007FFD7EF000ull
#define NIC7_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC7_MAC_CH3_MAC_PCS_SECTION 0x4000

#define mmNIC7_MAC_CH3_MAC_128_BASE 0x1000007FFD7EF400ull
#define NIC7_MAC_CH3_MAC_128_MAX_OFFSET 0xA400
#define NIC7_MAC_CH3_MAC_128_SECTION 0x4000

#define mmNIC7_MAC_CH3_MAC_AN_BASE 0x1000007FFD7EF800ull
#define NIC7_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400
#define NIC7_MAC_CH3_MAC_AN_SECTION 0x10800

#define mmNIC8_UMR0_0_UNSECURE_DOORBELL0_BASE 0x1000007FFD800000ull
#define NIC8_UMR0_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC8_UMR0_0_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC8_UMR0_0_UNSECURE_DOORBELL1_BASE 0x1000007FFD800080ull
#define NIC8_UMR0_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC8_UMR0_0_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC8_UMR0_0_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD800100ull
#define NIC8_UMR0_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMR0_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC8_UMR0_0_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD800180ull
#define NIC8_UMR0_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMR0_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC8_UMR0_0_SPECIAL_BASE 0x1000007FFD800E80ull
#define NIC8_UMR0_0_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_UMR0_0_SPECIAL_SECTION 0x1800

#define mmNIC8_UMR0_1_UNSECURE_DOORBELL0_BASE 0x1000007FFD801000ull
#define NIC8_UMR0_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC8_UMR0_1_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC8_UMR0_1_UNSECURE_DOORBELL1_BASE 0x1000007FFD801080ull
#define NIC8_UMR0_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC8_UMR0_1_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC8_UMR0_1_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD801100ull
#define NIC8_UMR0_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMR0_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC8_UMR0_1_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD801180ull
#define NIC8_UMR0_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMR0_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC8_UMR0_1_SPECIAL_BASE 0x1000007FFD801E80ull
#define NIC8_UMR0_1_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_UMR0_1_SPECIAL_SECTION 0x1800

#define mmNIC8_UMR0_2_UNSECURE_DOORBELL0_BASE 0x1000007FFD802000ull
#define NIC8_UMR0_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC8_UMR0_2_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC8_UMR0_2_UNSECURE_DOORBELL1_BASE 0x1000007FFD802080ull
#define NIC8_UMR0_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC8_UMR0_2_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC8_UMR0_2_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD802100ull
#define NIC8_UMR0_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMR0_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC8_UMR0_2_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD802180ull
#define NIC8_UMR0_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMR0_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC8_UMR0_2_SPECIAL_BASE 0x1000007FFD802E80ull
#define NIC8_UMR0_2_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_UMR0_2_SPECIAL_SECTION 0x1800

#define mmNIC8_UMR0_3_UNSECURE_DOORBELL0_BASE 0x1000007FFD803000ull
#define NIC8_UMR0_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC8_UMR0_3_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC8_UMR0_3_UNSECURE_DOORBELL1_BASE 0x1000007FFD803080ull
#define NIC8_UMR0_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC8_UMR0_3_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC8_UMR0_3_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD803100ull
#define NIC8_UMR0_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMR0_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC8_UMR0_3_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD803180ull
#define NIC8_UMR0_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMR0_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC8_UMR0_3_SPECIAL_BASE 0x1000007FFD803E80ull
#define NIC8_UMR0_3_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_UMR0_3_SPECIAL_SECTION 0x1800

#define mmNIC8_UMR0_4_UNSECURE_DOORBELL0_BASE 0x1000007FFD804000ull
#define NIC8_UMR0_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC8_UMR0_4_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC8_UMR0_4_UNSECURE_DOORBELL1_BASE 0x1000007FFD804080ull
#define NIC8_UMR0_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC8_UMR0_4_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC8_UMR0_4_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD804100ull
#define NIC8_UMR0_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMR0_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC8_UMR0_4_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD804180ull
#define NIC8_UMR0_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMR0_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC8_UMR0_4_SPECIAL_BASE 0x1000007FFD804E80ull
#define NIC8_UMR0_4_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_UMR0_4_SPECIAL_SECTION 0x1800

#define mmNIC8_UMR0_5_UNSECURE_DOORBELL0_BASE 0x1000007FFD805000ull
#define NIC8_UMR0_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC8_UMR0_5_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC8_UMR0_5_UNSECURE_DOORBELL1_BASE 0x1000007FFD805080ull
#define NIC8_UMR0_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC8_UMR0_5_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC8_UMR0_5_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD805100ull
#define NIC8_UMR0_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMR0_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC8_UMR0_5_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD805180ull
#define NIC8_UMR0_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMR0_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC8_UMR0_5_SPECIAL_BASE 0x1000007FFD805E80ull
#define NIC8_UMR0_5_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_UMR0_5_SPECIAL_SECTION 0x1800

#define mmNIC8_UMR0_6_UNSECURE_DOORBELL0_BASE 0x1000007FFD806000ull
#define NIC8_UMR0_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC8_UMR0_6_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC8_UMR0_6_UNSECURE_DOORBELL1_BASE 0x1000007FFD806080ull
#define NIC8_UMR0_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC8_UMR0_6_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC8_UMR0_6_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD806100ull
#define NIC8_UMR0_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMR0_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC8_UMR0_6_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD806180ull
#define NIC8_UMR0_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMR0_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC8_UMR0_6_SPECIAL_BASE 0x1000007FFD806E80ull
#define NIC8_UMR0_6_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_UMR0_6_SPECIAL_SECTION 0x1800

#define mmNIC8_UMR0_7_UNSECURE_DOORBELL0_BASE 0x1000007FFD807000ull
#define NIC8_UMR0_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC8_UMR0_7_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC8_UMR0_7_UNSECURE_DOORBELL1_BASE 0x1000007FFD807080ull
#define NIC8_UMR0_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC8_UMR0_7_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC8_UMR0_7_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD807100ull
#define NIC8_UMR0_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMR0_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC8_UMR0_7_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD807180ull
#define NIC8_UMR0_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMR0_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC8_UMR0_7_SPECIAL_BASE 0x1000007FFD807E80ull
#define NIC8_UMR0_7_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_UMR0_7_SPECIAL_SECTION 0x1800

#define mmNIC8_UMR0_8_UNSECURE_DOORBELL0_BASE 0x1000007FFD808000ull
#define NIC8_UMR0_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC8_UMR0_8_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC8_UMR0_8_UNSECURE_DOORBELL1_BASE 0x1000007FFD808080ull
#define NIC8_UMR0_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC8_UMR0_8_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC8_UMR0_8_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD808100ull
#define NIC8_UMR0_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMR0_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC8_UMR0_8_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD808180ull
#define NIC8_UMR0_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMR0_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC8_UMR0_8_SPECIAL_BASE 0x1000007FFD808E80ull
#define NIC8_UMR0_8_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_UMR0_8_SPECIAL_SECTION 0x1800

#define mmNIC8_UMR0_9_UNSECURE_DOORBELL0_BASE 0x1000007FFD809000ull
#define NIC8_UMR0_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC8_UMR0_9_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC8_UMR0_9_UNSECURE_DOORBELL1_BASE 0x1000007FFD809080ull
#define NIC8_UMR0_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC8_UMR0_9_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC8_UMR0_9_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD809100ull
#define NIC8_UMR0_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMR0_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC8_UMR0_9_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD809180ull
#define NIC8_UMR0_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMR0_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC8_UMR0_9_SPECIAL_BASE 0x1000007FFD809E80ull
#define NIC8_UMR0_9_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_UMR0_9_SPECIAL_SECTION 0x1800

#define mmNIC8_UMR0_10_UNSECURE_DOORBELL0_BASE 0x1000007FFD80A000ull
#define NIC8_UMR0_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC8_UMR0_10_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC8_UMR0_10_UNSECURE_DOORBELL1_BASE 0x1000007FFD80A080ull
#define NIC8_UMR0_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC8_UMR0_10_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC8_UMR0_10_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD80A100ull
#define NIC8_UMR0_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMR0_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC8_UMR0_10_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD80A180ull
#define NIC8_UMR0_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMR0_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC8_UMR0_10_SPECIAL_BASE 0x1000007FFD80AE80ull
#define NIC8_UMR0_10_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_UMR0_10_SPECIAL_SECTION 0x1800

#define mmNIC8_UMR0_11_UNSECURE_DOORBELL0_BASE 0x1000007FFD80B000ull
#define NIC8_UMR0_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC8_UMR0_11_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC8_UMR0_11_UNSECURE_DOORBELL1_BASE 0x1000007FFD80B080ull
#define NIC8_UMR0_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC8_UMR0_11_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC8_UMR0_11_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD80B100ull
#define NIC8_UMR0_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMR0_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC8_UMR0_11_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD80B180ull
#define NIC8_UMR0_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMR0_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC8_UMR0_11_SPECIAL_BASE 0x1000007FFD80BE80ull
#define NIC8_UMR0_11_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_UMR0_11_SPECIAL_SECTION 0x1800

#define mmNIC8_UMR0_12_UNSECURE_DOORBELL0_BASE 0x1000007FFD80C000ull
#define NIC8_UMR0_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC8_UMR0_12_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC8_UMR0_12_UNSECURE_DOORBELL1_BASE 0x1000007FFD80C080ull
#define NIC8_UMR0_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC8_UMR0_12_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC8_UMR0_12_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD80C100ull
#define NIC8_UMR0_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMR0_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC8_UMR0_12_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD80C180ull
#define NIC8_UMR0_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMR0_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC8_UMR0_12_SPECIAL_BASE 0x1000007FFD80CE80ull
#define NIC8_UMR0_12_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_UMR0_12_SPECIAL_SECTION 0x1800

#define mmNIC8_UMR0_13_UNSECURE_DOORBELL0_BASE 0x1000007FFD80D000ull
#define NIC8_UMR0_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC8_UMR0_13_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC8_UMR0_13_UNSECURE_DOORBELL1_BASE 0x1000007FFD80D080ull
#define NIC8_UMR0_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC8_UMR0_13_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC8_UMR0_13_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD80D100ull
#define NIC8_UMR0_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMR0_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC8_UMR0_13_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD80D180ull
#define NIC8_UMR0_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMR0_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC8_UMR0_13_SPECIAL_BASE 0x1000007FFD80DE80ull
#define NIC8_UMR0_13_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_UMR0_13_SPECIAL_SECTION 0x1800

#define mmNIC8_UMR0_14_UNSECURE_DOORBELL0_BASE 0x1000007FFD80E000ull
#define NIC8_UMR0_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC8_UMR0_14_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC8_UMR0_14_UNSECURE_DOORBELL1_BASE 0x1000007FFD80E080ull
#define NIC8_UMR0_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC8_UMR0_14_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC8_UMR0_14_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD80E100ull
#define NIC8_UMR0_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMR0_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC8_UMR0_14_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD80E180ull
#define NIC8_UMR0_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMR0_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC8_UMR0_14_SPECIAL_BASE 0x1000007FFD80EE80ull
#define NIC8_UMR0_14_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_UMR0_14_SPECIAL_SECTION 0x1180

#define mmNIC8_QM_DCCM0_BASE 0x1000007FFD810000ull
#define NIC8_QM_DCCM0_MAX_OFFSET 0x4000
#define NIC8_QM_DCCM0_SECTION 0x8000

#define mmNIC8_QM_ARC_AUX0_BASE 0x1000007FFD818000ull
#define NIC8_QM_ARC_AUX0_MAX_OFFSET 0x1000
#define NIC8_QM_ARC_AUX0_SECTION 0xE800

#define mmNIC8_QM_ARC_AUX0_SPECIAL_BASE 0x1000007FFD818E80ull
#define NIC8_QM_ARC_AUX0_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_QM_ARC_AUX0_SPECIAL_SECTION 0x1180

#define mmNIC8_QM0_BASE 0x1000007FFD81A000ull
#define NIC8_QM0_MAX_OFFSET 0x1000
#define NIC8_QM0_SECTION 0x9000

#define mmNIC8_QM0_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFD81A900ull
#define NIC8_QM0_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define NIC8_QM0_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmNIC8_QM0_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFD81A908ull
#define NIC8_QM0_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define NIC8_QM0_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmNIC8_QM0_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFD81A910ull
#define NIC8_QM0_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define NIC8_QM0_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmNIC8_QM0_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFD81A918ull
#define NIC8_QM0_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define NIC8_QM0_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmNIC8_QM0_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFD81A920ull
#define NIC8_QM0_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define NIC8_QM0_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmNIC8_QM0_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFD81A928ull
#define NIC8_QM0_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define NIC8_QM0_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmNIC8_QM0_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFD81A930ull
#define NIC8_QM0_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define NIC8_QM0_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmNIC8_QM0_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFD81A938ull
#define NIC8_QM0_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define NIC8_QM0_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmNIC8_QM0_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFD81A940ull
#define NIC8_QM0_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define NIC8_QM0_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmNIC8_QM0_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFD81A948ull
#define NIC8_QM0_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define NIC8_QM0_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmNIC8_QM0_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFD81A950ull
#define NIC8_QM0_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define NIC8_QM0_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmNIC8_QM0_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFD81A958ull
#define NIC8_QM0_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define NIC8_QM0_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmNIC8_QM0_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFD81A960ull
#define NIC8_QM0_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define NIC8_QM0_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmNIC8_QM0_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFD81A968ull
#define NIC8_QM0_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define NIC8_QM0_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmNIC8_QM0_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFD81A970ull
#define NIC8_QM0_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define NIC8_QM0_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmNIC8_QM0_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFD81A978ull
#define NIC8_QM0_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define NIC8_QM0_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmNIC8_QM0_AXUSER_SECURED_BASE 0x1000007FFD81AB00ull
#define NIC8_QM0_AXUSER_SECURED_MAX_OFFSET 0x5000
#define NIC8_QM0_AXUSER_SECURED_SECTION 0x8000

#define mmNIC8_QM0_AXUSER_NONSECURED_BASE 0x1000007FFD81AB80ull
#define NIC8_QM0_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define NIC8_QM0_AXUSER_NONSECURED_SECTION 0x8000

#define mmNIC8_QM0_DBG_HBW_BASE 0x1000007FFD81AC00ull
#define NIC8_QM0_DBG_HBW_MAX_OFFSET 0x5800
#define NIC8_QM0_DBG_HBW_SECTION 0x8000

#define mmNIC8_QM0_DBG_LBW_BASE 0x1000007FFD81AC80ull
#define NIC8_QM0_DBG_LBW_MAX_OFFSET 0x5800
#define NIC8_QM0_DBG_LBW_SECTION 0x1000

#define mmNIC8_QM0_CGM_BASE 0x1000007FFD81AD80ull
#define NIC8_QM0_CGM_MAX_OFFSET 0xC000
#define NIC8_QM0_CGM_SECTION 0x1000

#define mmNIC8_QM0_SPECIAL_BASE 0x1000007FFD81AE80ull
#define NIC8_QM0_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_QM0_SPECIAL_SECTION 0x4180

#define mmNIC8_QPC0_BASE 0x1000007FFD81F000ull
#define NIC8_QPC0_MAX_OFFSET 0x1000
#define NIC8_QPC0_SECTION 0x7200

#define mmNIC8_QPC0_DBFIFO0_CI_UPD_ADDR_BASE 0x1000007FFD81F720ull
#define NIC8_QPC0_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC0_DBFIFO1_CI_UPD_ADDR_BASE 0x1000007FFD81F728ull
#define NIC8_QPC0_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC0_DBFIFO2_CI_UPD_ADDR_BASE 0x1000007FFD81F730ull
#define NIC8_QPC0_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC0_DBFIFO3_CI_UPD_ADDR_BASE 0x1000007FFD81F738ull
#define NIC8_QPC0_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC0_DBFIFO4_CI_UPD_ADDR_BASE 0x1000007FFD81F740ull
#define NIC8_QPC0_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC0_DBFIFO5_CI_UPD_ADDR_BASE 0x1000007FFD81F748ull
#define NIC8_QPC0_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC0_DBFIFO6_CI_UPD_ADDR_BASE 0x1000007FFD81F750ull
#define NIC8_QPC0_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC0_DBFIFO7_CI_UPD_ADDR_BASE 0x1000007FFD81F758ull
#define NIC8_QPC0_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC0_DBFIFO8_CI_UPD_ADDR_BASE 0x1000007FFD81F760ull
#define NIC8_QPC0_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC0_DBFIFO9_CI_UPD_ADDR_BASE 0x1000007FFD81F768ull
#define NIC8_QPC0_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC0_DBFIFO10_CI_UPD_ADDR_BASE 0x1000007FFD81F770ull
#define NIC8_QPC0_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC0_DBFIFO11_CI_UPD_ADDR_BASE 0x1000007FFD81F778ull
#define NIC8_QPC0_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC0_DBFIFO12_CI_UPD_ADDR_BASE 0x1000007FFD81F780ull
#define NIC8_QPC0_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC0_DBFIFO13_CI_UPD_ADDR_BASE 0x1000007FFD81F788ull
#define NIC8_QPC0_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC0_DBFIFO14_CI_UPD_ADDR_BASE 0x1000007FFD81F790ull
#define NIC8_QPC0_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC0_DBFIFO15_CI_UPD_ADDR_BASE 0x1000007FFD81F798ull
#define NIC8_QPC0_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC0_DBFIFO16_CI_UPD_ADDR_BASE 0x1000007FFD81F7A0ull
#define NIC8_QPC0_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC0_DBFIFO17_CI_UPD_ADDR_BASE 0x1000007FFD81F7A8ull
#define NIC8_QPC0_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC0_DBFIFO18_CI_UPD_ADDR_BASE 0x1000007FFD81F7B0ull
#define NIC8_QPC0_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC0_DBFIFO19_CI_UPD_ADDR_BASE 0x1000007FFD81F7B8ull
#define NIC8_QPC0_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC0_DBFIFO20_CI_UPD_ADDR_BASE 0x1000007FFD81F7C0ull
#define NIC8_QPC0_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC0_DBFIFO21_CI_UPD_ADDR_BASE 0x1000007FFD81F7C8ull
#define NIC8_QPC0_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC0_DBFIFO22_CI_UPD_ADDR_BASE 0x1000007FFD81F7D0ull
#define NIC8_QPC0_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC0_DBFIFO23_CI_UPD_ADDR_BASE 0x1000007FFD81F7D8ull
#define NIC8_QPC0_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC0_DBFIFO24_CI_UPD_ADDR_BASE 0x1000007FFD81F7E0ull
#define NIC8_QPC0_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC0_DBFIFO25_CI_UPD_ADDR_BASE 0x1000007FFD81F7E8ull
#define NIC8_QPC0_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC0_DBFIFO26_CI_UPD_ADDR_BASE 0x1000007FFD81F7F0ull
#define NIC8_QPC0_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC0_DBFIFO27_CI_UPD_ADDR_BASE 0x1000007FFD81F7F8ull
#define NIC8_QPC0_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC0_DBFIFO28_CI_UPD_ADDR_BASE 0x1000007FFD81F800ull
#define NIC8_QPC0_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC0_DBFIFO29_CI_UPD_ADDR_BASE 0x1000007FFD81F808ull
#define NIC8_QPC0_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC0_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x1000007FFD81F810ull
#define NIC8_QPC0_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x1000007FFD81F818ull
#define NIC8_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680

#define mmNIC8_QPC0_AXUSER_CONG_QUE_BASE 0x1000007FFD81FB80ull
#define NIC8_QPC0_AXUSER_CONG_QUE_MAX_OFFSET 0x5000
#define NIC8_QPC0_AXUSER_CONG_QUE_SECTION 0x6000

#define mmNIC8_QPC0_AXUSER_RXWQE_BASE 0x1000007FFD81FBE0ull
#define NIC8_QPC0_AXUSER_RXWQE_MAX_OFFSET 0x5000
#define NIC8_QPC0_AXUSER_RXWQE_SECTION 0x6000

#define mmNIC8_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x1000007FFD81FC40ull
#define NIC8_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC8_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000

#define mmNIC8_QPC0_AXUSER_DB_FIFO_BASE 0x1000007FFD81FCA0ull
#define NIC8_QPC0_AXUSER_DB_FIFO_MAX_OFFSET 0x5000
#define NIC8_QPC0_AXUSER_DB_FIFO_SECTION 0x6000

#define mmNIC8_QPC0_AXUSER_EV_QUE_LBW_INTR_BASE 0x1000007FFD81FD00ull
#define NIC8_QPC0_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000
#define NIC8_QPC0_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000

#define mmNIC8_QPC0_AXUSER_ERR_FIFO_BASE 0x1000007FFD81FD60ull
#define NIC8_QPC0_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000
#define NIC8_QPC0_AXUSER_ERR_FIFO_SECTION 0x6000

#define mmNIC8_QPC0_AXUSER_QPC_RESP_BASE 0x1000007FFD81FDC0ull
#define NIC8_QPC0_AXUSER_QPC_RESP_MAX_OFFSET 0x5000
#define NIC8_QPC0_AXUSER_QPC_RESP_SECTION 0x6000

#define mmNIC8_QPC0_AXUSER_QPC_REQ_BASE 0x1000007FFD81FE20ull
#define NIC8_QPC0_AXUSER_QPC_REQ_MAX_OFFSET 0x5000
#define NIC8_QPC0_AXUSER_QPC_REQ_SECTION 0x6000

#define mmNIC8_QPC0_SPECIAL_BASE 0x1000007FFD81FE80ull
#define NIC8_QPC0_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_QPC0_SPECIAL_SECTION 0x1800

#define mmNIC8_UMR1_0_UNSECURE_DOORBELL0_BASE 0x1000007FFD820000ull
#define NIC8_UMR1_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC8_UMR1_0_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC8_UMR1_0_UNSECURE_DOORBELL1_BASE 0x1000007FFD820080ull
#define NIC8_UMR1_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC8_UMR1_0_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC8_UMR1_0_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD820100ull
#define NIC8_UMR1_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMR1_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC8_UMR1_0_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD820180ull
#define NIC8_UMR1_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMR1_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC8_UMR1_0_SPECIAL_BASE 0x1000007FFD820E80ull
#define NIC8_UMR1_0_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_UMR1_0_SPECIAL_SECTION 0x1800

#define mmNIC8_UMR1_1_UNSECURE_DOORBELL0_BASE 0x1000007FFD821000ull
#define NIC8_UMR1_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC8_UMR1_1_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC8_UMR1_1_UNSECURE_DOORBELL1_BASE 0x1000007FFD821080ull
#define NIC8_UMR1_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC8_UMR1_1_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC8_UMR1_1_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD821100ull
#define NIC8_UMR1_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMR1_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC8_UMR1_1_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD821180ull
#define NIC8_UMR1_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMR1_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC8_UMR1_1_SPECIAL_BASE 0x1000007FFD821E80ull
#define NIC8_UMR1_1_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_UMR1_1_SPECIAL_SECTION 0x1800

#define mmNIC8_UMR1_2_UNSECURE_DOORBELL0_BASE 0x1000007FFD822000ull
#define NIC8_UMR1_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC8_UMR1_2_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC8_UMR1_2_UNSECURE_DOORBELL1_BASE 0x1000007FFD822080ull
#define NIC8_UMR1_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC8_UMR1_2_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC8_UMR1_2_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD822100ull
#define NIC8_UMR1_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMR1_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC8_UMR1_2_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD822180ull
#define NIC8_UMR1_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMR1_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC8_UMR1_2_SPECIAL_BASE 0x1000007FFD822E80ull
#define NIC8_UMR1_2_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_UMR1_2_SPECIAL_SECTION 0x1800

#define mmNIC8_UMR1_3_UNSECURE_DOORBELL0_BASE 0x1000007FFD823000ull
#define NIC8_UMR1_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC8_UMR1_3_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC8_UMR1_3_UNSECURE_DOORBELL1_BASE 0x1000007FFD823080ull
#define NIC8_UMR1_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC8_UMR1_3_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC8_UMR1_3_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD823100ull
#define NIC8_UMR1_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMR1_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC8_UMR1_3_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD823180ull
#define NIC8_UMR1_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMR1_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC8_UMR1_3_SPECIAL_BASE 0x1000007FFD823E80ull
#define NIC8_UMR1_3_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_UMR1_3_SPECIAL_SECTION 0x1800

#define mmNIC8_UMR1_4_UNSECURE_DOORBELL0_BASE 0x1000007FFD824000ull
#define NIC8_UMR1_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC8_UMR1_4_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC8_UMR1_4_UNSECURE_DOORBELL1_BASE 0x1000007FFD824080ull
#define NIC8_UMR1_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC8_UMR1_4_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC8_UMR1_4_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD824100ull
#define NIC8_UMR1_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMR1_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC8_UMR1_4_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD824180ull
#define NIC8_UMR1_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMR1_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC8_UMR1_4_SPECIAL_BASE 0x1000007FFD824E80ull
#define NIC8_UMR1_4_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_UMR1_4_SPECIAL_SECTION 0x1800

#define mmNIC8_UMR1_5_UNSECURE_DOORBELL0_BASE 0x1000007FFD825000ull
#define NIC8_UMR1_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC8_UMR1_5_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC8_UMR1_5_UNSECURE_DOORBELL1_BASE 0x1000007FFD825080ull
#define NIC8_UMR1_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC8_UMR1_5_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC8_UMR1_5_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD825100ull
#define NIC8_UMR1_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMR1_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC8_UMR1_5_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD825180ull
#define NIC8_UMR1_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMR1_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC8_UMR1_5_SPECIAL_BASE 0x1000007FFD825E80ull
#define NIC8_UMR1_5_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_UMR1_5_SPECIAL_SECTION 0x1800

#define mmNIC8_UMR1_6_UNSECURE_DOORBELL0_BASE 0x1000007FFD826000ull
#define NIC8_UMR1_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC8_UMR1_6_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC8_UMR1_6_UNSECURE_DOORBELL1_BASE 0x1000007FFD826080ull
#define NIC8_UMR1_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC8_UMR1_6_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC8_UMR1_6_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD826100ull
#define NIC8_UMR1_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMR1_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC8_UMR1_6_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD826180ull
#define NIC8_UMR1_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMR1_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC8_UMR1_6_SPECIAL_BASE 0x1000007FFD826E80ull
#define NIC8_UMR1_6_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_UMR1_6_SPECIAL_SECTION 0x1800

#define mmNIC8_UMR1_7_UNSECURE_DOORBELL0_BASE 0x1000007FFD827000ull
#define NIC8_UMR1_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC8_UMR1_7_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC8_UMR1_7_UNSECURE_DOORBELL1_BASE 0x1000007FFD827080ull
#define NIC8_UMR1_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC8_UMR1_7_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC8_UMR1_7_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD827100ull
#define NIC8_UMR1_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMR1_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC8_UMR1_7_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD827180ull
#define NIC8_UMR1_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMR1_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC8_UMR1_7_SPECIAL_BASE 0x1000007FFD827E80ull
#define NIC8_UMR1_7_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_UMR1_7_SPECIAL_SECTION 0x1800

#define mmNIC8_UMR1_8_UNSECURE_DOORBELL0_BASE 0x1000007FFD828000ull
#define NIC8_UMR1_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC8_UMR1_8_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC8_UMR1_8_UNSECURE_DOORBELL1_BASE 0x1000007FFD828080ull
#define NIC8_UMR1_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC8_UMR1_8_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC8_UMR1_8_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD828100ull
#define NIC8_UMR1_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMR1_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC8_UMR1_8_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD828180ull
#define NIC8_UMR1_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMR1_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC8_UMR1_8_SPECIAL_BASE 0x1000007FFD828E80ull
#define NIC8_UMR1_8_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_UMR1_8_SPECIAL_SECTION 0x1800

#define mmNIC8_UMR1_9_UNSECURE_DOORBELL0_BASE 0x1000007FFD829000ull
#define NIC8_UMR1_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC8_UMR1_9_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC8_UMR1_9_UNSECURE_DOORBELL1_BASE 0x1000007FFD829080ull
#define NIC8_UMR1_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC8_UMR1_9_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC8_UMR1_9_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD829100ull
#define NIC8_UMR1_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMR1_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC8_UMR1_9_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD829180ull
#define NIC8_UMR1_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMR1_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC8_UMR1_9_SPECIAL_BASE 0x1000007FFD829E80ull
#define NIC8_UMR1_9_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_UMR1_9_SPECIAL_SECTION 0x1800

#define mmNIC8_UMR1_10_UNSECURE_DOORBELL0_BASE 0x1000007FFD82A000ull
#define NIC8_UMR1_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC8_UMR1_10_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC8_UMR1_10_UNSECURE_DOORBELL1_BASE 0x1000007FFD82A080ull
#define NIC8_UMR1_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC8_UMR1_10_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC8_UMR1_10_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD82A100ull
#define NIC8_UMR1_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMR1_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC8_UMR1_10_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD82A180ull
#define NIC8_UMR1_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMR1_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC8_UMR1_10_SPECIAL_BASE 0x1000007FFD82AE80ull
#define NIC8_UMR1_10_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_UMR1_10_SPECIAL_SECTION 0x1800

#define mmNIC8_UMR1_11_UNSECURE_DOORBELL0_BASE 0x1000007FFD82B000ull
#define NIC8_UMR1_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC8_UMR1_11_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC8_UMR1_11_UNSECURE_DOORBELL1_BASE 0x1000007FFD82B080ull
#define NIC8_UMR1_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC8_UMR1_11_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC8_UMR1_11_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD82B100ull
#define NIC8_UMR1_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMR1_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC8_UMR1_11_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD82B180ull
#define NIC8_UMR1_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMR1_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC8_UMR1_11_SPECIAL_BASE 0x1000007FFD82BE80ull
#define NIC8_UMR1_11_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_UMR1_11_SPECIAL_SECTION 0x1800

#define mmNIC8_UMR1_12_UNSECURE_DOORBELL0_BASE 0x1000007FFD82C000ull
#define NIC8_UMR1_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC8_UMR1_12_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC8_UMR1_12_UNSECURE_DOORBELL1_BASE 0x1000007FFD82C080ull
#define NIC8_UMR1_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC8_UMR1_12_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC8_UMR1_12_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD82C100ull
#define NIC8_UMR1_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMR1_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC8_UMR1_12_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD82C180ull
#define NIC8_UMR1_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMR1_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC8_UMR1_12_SPECIAL_BASE 0x1000007FFD82CE80ull
#define NIC8_UMR1_12_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_UMR1_12_SPECIAL_SECTION 0x1800

#define mmNIC8_UMR1_13_UNSECURE_DOORBELL0_BASE 0x1000007FFD82D000ull
#define NIC8_UMR1_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC8_UMR1_13_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC8_UMR1_13_UNSECURE_DOORBELL1_BASE 0x1000007FFD82D080ull
#define NIC8_UMR1_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC8_UMR1_13_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC8_UMR1_13_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD82D100ull
#define NIC8_UMR1_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMR1_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC8_UMR1_13_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD82D180ull
#define NIC8_UMR1_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMR1_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC8_UMR1_13_SPECIAL_BASE 0x1000007FFD82DE80ull
#define NIC8_UMR1_13_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_UMR1_13_SPECIAL_SECTION 0x1800

#define mmNIC8_UMR1_14_UNSECURE_DOORBELL0_BASE 0x1000007FFD82E000ull
#define NIC8_UMR1_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC8_UMR1_14_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC8_UMR1_14_UNSECURE_DOORBELL1_BASE 0x1000007FFD82E080ull
#define NIC8_UMR1_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC8_UMR1_14_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC8_UMR1_14_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD82E100ull
#define NIC8_UMR1_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMR1_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC8_UMR1_14_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD82E180ull
#define NIC8_UMR1_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMR1_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC8_UMR1_14_SPECIAL_BASE 0x1000007FFD82EE80ull
#define NIC8_UMR1_14_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_UMR1_14_SPECIAL_SECTION 0x1180

#define mmNIC8_QM_DCCM1_BASE 0x1000007FFD830000ull
#define NIC8_QM_DCCM1_MAX_OFFSET 0x4000
#define NIC8_QM_DCCM1_SECTION 0x8000

#define mmNIC8_QM_ARC_AUX1_BASE 0x1000007FFD838000ull
#define NIC8_QM_ARC_AUX1_MAX_OFFSET 0x1000
#define NIC8_QM_ARC_AUX1_SECTION 0xE800

#define mmNIC8_QM_ARC_AUX1_SPECIAL_BASE 0x1000007FFD838E80ull
#define NIC8_QM_ARC_AUX1_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_QM_ARC_AUX1_SPECIAL_SECTION 0x1180

#define mmNIC8_QM1_BASE 0x1000007FFD83A000ull
#define NIC8_QM1_MAX_OFFSET 0x1000
#define NIC8_QM1_SECTION 0x9000

#define mmNIC8_QM1_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFD83A900ull
#define NIC8_QM1_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define NIC8_QM1_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmNIC8_QM1_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFD83A908ull
#define NIC8_QM1_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define NIC8_QM1_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmNIC8_QM1_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFD83A910ull
#define NIC8_QM1_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define NIC8_QM1_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmNIC8_QM1_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFD83A918ull
#define NIC8_QM1_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define NIC8_QM1_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmNIC8_QM1_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFD83A920ull
#define NIC8_QM1_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define NIC8_QM1_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmNIC8_QM1_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFD83A928ull
#define NIC8_QM1_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define NIC8_QM1_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmNIC8_QM1_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFD83A930ull
#define NIC8_QM1_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define NIC8_QM1_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmNIC8_QM1_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFD83A938ull
#define NIC8_QM1_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define NIC8_QM1_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmNIC8_QM1_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFD83A940ull
#define NIC8_QM1_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define NIC8_QM1_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmNIC8_QM1_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFD83A948ull
#define NIC8_QM1_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define NIC8_QM1_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmNIC8_QM1_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFD83A950ull
#define NIC8_QM1_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define NIC8_QM1_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmNIC8_QM1_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFD83A958ull
#define NIC8_QM1_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define NIC8_QM1_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmNIC8_QM1_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFD83A960ull
#define NIC8_QM1_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define NIC8_QM1_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmNIC8_QM1_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFD83A968ull
#define NIC8_QM1_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define NIC8_QM1_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmNIC8_QM1_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFD83A970ull
#define NIC8_QM1_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define NIC8_QM1_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmNIC8_QM1_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFD83A978ull
#define NIC8_QM1_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define NIC8_QM1_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmNIC8_QM1_AXUSER_SECURED_BASE 0x1000007FFD83AB00ull
#define NIC8_QM1_AXUSER_SECURED_MAX_OFFSET 0x5000
#define NIC8_QM1_AXUSER_SECURED_SECTION 0x8000

#define mmNIC8_QM1_AXUSER_NONSECURED_BASE 0x1000007FFD83AB80ull
#define NIC8_QM1_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define NIC8_QM1_AXUSER_NONSECURED_SECTION 0x8000

#define mmNIC8_QM1_DBG_HBW_BASE 0x1000007FFD83AC00ull
#define NIC8_QM1_DBG_HBW_MAX_OFFSET 0x5800
#define NIC8_QM1_DBG_HBW_SECTION 0x8000

#define mmNIC8_QM1_DBG_LBW_BASE 0x1000007FFD83AC80ull
#define NIC8_QM1_DBG_LBW_MAX_OFFSET 0x5800
#define NIC8_QM1_DBG_LBW_SECTION 0x1000

#define mmNIC8_QM1_CGM_BASE 0x1000007FFD83AD80ull
#define NIC8_QM1_CGM_MAX_OFFSET 0xC000
#define NIC8_QM1_CGM_SECTION 0x1000

#define mmNIC8_QM1_SPECIAL_BASE 0x1000007FFD83AE80ull
#define NIC8_QM1_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_QM1_SPECIAL_SECTION 0x4180

#define mmNIC8_QPC1_BASE 0x1000007FFD83F000ull
#define NIC8_QPC1_MAX_OFFSET 0x1000
#define NIC8_QPC1_SECTION 0x7200

#define mmNIC8_QPC1_DBFIFO0_CI_UPD_ADDR_BASE 0x1000007FFD83F720ull
#define NIC8_QPC1_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC1_DBFIFO1_CI_UPD_ADDR_BASE 0x1000007FFD83F728ull
#define NIC8_QPC1_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC1_DBFIFO2_CI_UPD_ADDR_BASE 0x1000007FFD83F730ull
#define NIC8_QPC1_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC1_DBFIFO3_CI_UPD_ADDR_BASE 0x1000007FFD83F738ull
#define NIC8_QPC1_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC1_DBFIFO4_CI_UPD_ADDR_BASE 0x1000007FFD83F740ull
#define NIC8_QPC1_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC1_DBFIFO5_CI_UPD_ADDR_BASE 0x1000007FFD83F748ull
#define NIC8_QPC1_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC1_DBFIFO6_CI_UPD_ADDR_BASE 0x1000007FFD83F750ull
#define NIC8_QPC1_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC1_DBFIFO7_CI_UPD_ADDR_BASE 0x1000007FFD83F758ull
#define NIC8_QPC1_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC1_DBFIFO8_CI_UPD_ADDR_BASE 0x1000007FFD83F760ull
#define NIC8_QPC1_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC1_DBFIFO9_CI_UPD_ADDR_BASE 0x1000007FFD83F768ull
#define NIC8_QPC1_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC1_DBFIFO10_CI_UPD_ADDR_BASE 0x1000007FFD83F770ull
#define NIC8_QPC1_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC1_DBFIFO11_CI_UPD_ADDR_BASE 0x1000007FFD83F778ull
#define NIC8_QPC1_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC1_DBFIFO12_CI_UPD_ADDR_BASE 0x1000007FFD83F780ull
#define NIC8_QPC1_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC1_DBFIFO13_CI_UPD_ADDR_BASE 0x1000007FFD83F788ull
#define NIC8_QPC1_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC1_DBFIFO14_CI_UPD_ADDR_BASE 0x1000007FFD83F790ull
#define NIC8_QPC1_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC1_DBFIFO15_CI_UPD_ADDR_BASE 0x1000007FFD83F798ull
#define NIC8_QPC1_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC1_DBFIFO16_CI_UPD_ADDR_BASE 0x1000007FFD83F7A0ull
#define NIC8_QPC1_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC1_DBFIFO17_CI_UPD_ADDR_BASE 0x1000007FFD83F7A8ull
#define NIC8_QPC1_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC1_DBFIFO18_CI_UPD_ADDR_BASE 0x1000007FFD83F7B0ull
#define NIC8_QPC1_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC1_DBFIFO19_CI_UPD_ADDR_BASE 0x1000007FFD83F7B8ull
#define NIC8_QPC1_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC1_DBFIFO20_CI_UPD_ADDR_BASE 0x1000007FFD83F7C0ull
#define NIC8_QPC1_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC1_DBFIFO21_CI_UPD_ADDR_BASE 0x1000007FFD83F7C8ull
#define NIC8_QPC1_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC1_DBFIFO22_CI_UPD_ADDR_BASE 0x1000007FFD83F7D0ull
#define NIC8_QPC1_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC1_DBFIFO23_CI_UPD_ADDR_BASE 0x1000007FFD83F7D8ull
#define NIC8_QPC1_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC1_DBFIFO24_CI_UPD_ADDR_BASE 0x1000007FFD83F7E0ull
#define NIC8_QPC1_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC1_DBFIFO25_CI_UPD_ADDR_BASE 0x1000007FFD83F7E8ull
#define NIC8_QPC1_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC1_DBFIFO26_CI_UPD_ADDR_BASE 0x1000007FFD83F7F0ull
#define NIC8_QPC1_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC1_DBFIFO27_CI_UPD_ADDR_BASE 0x1000007FFD83F7F8ull
#define NIC8_QPC1_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC1_DBFIFO28_CI_UPD_ADDR_BASE 0x1000007FFD83F800ull
#define NIC8_QPC1_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC1_DBFIFO29_CI_UPD_ADDR_BASE 0x1000007FFD83F808ull
#define NIC8_QPC1_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC1_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x1000007FFD83F810ull
#define NIC8_QPC1_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC8_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x1000007FFD83F818ull
#define NIC8_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680

#define mmNIC8_QPC1_AXUSER_CONG_QUE_BASE 0x1000007FFD83FB80ull
#define NIC8_QPC1_AXUSER_CONG_QUE_MAX_OFFSET 0x5000
#define NIC8_QPC1_AXUSER_CONG_QUE_SECTION 0x6000

#define mmNIC8_QPC1_AXUSER_RXWQE_BASE 0x1000007FFD83FBE0ull
#define NIC8_QPC1_AXUSER_RXWQE_MAX_OFFSET 0x5000
#define NIC8_QPC1_AXUSER_RXWQE_SECTION 0x6000

#define mmNIC8_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x1000007FFD83FC40ull
#define NIC8_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC8_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000

#define mmNIC8_QPC1_AXUSER_DB_FIFO_BASE 0x1000007FFD83FCA0ull
#define NIC8_QPC1_AXUSER_DB_FIFO_MAX_OFFSET 0x5000
#define NIC8_QPC1_AXUSER_DB_FIFO_SECTION 0x6000

#define mmNIC8_QPC1_AXUSER_EV_QUE_LBW_INTR_BASE 0x1000007FFD83FD00ull
#define NIC8_QPC1_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000
#define NIC8_QPC1_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000

#define mmNIC8_QPC1_AXUSER_ERR_FIFO_BASE 0x1000007FFD83FD60ull
#define NIC8_QPC1_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000
#define NIC8_QPC1_AXUSER_ERR_FIFO_SECTION 0x6000

#define mmNIC8_QPC1_AXUSER_QPC_RESP_BASE 0x1000007FFD83FDC0ull
#define NIC8_QPC1_AXUSER_QPC_RESP_MAX_OFFSET 0x5000
#define NIC8_QPC1_AXUSER_QPC_RESP_SECTION 0x6000

#define mmNIC8_QPC1_AXUSER_QPC_REQ_BASE 0x1000007FFD83FE20ull
#define NIC8_QPC1_AXUSER_QPC_REQ_MAX_OFFSET 0x5000
#define NIC8_QPC1_AXUSER_QPC_REQ_SECTION 0x6000

#define mmNIC8_QPC1_SPECIAL_BASE 0x1000007FFD83FE80ull
#define NIC8_QPC1_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_QPC1_SPECIAL_SECTION 0x8180

#define mmNIC8_TMR_BASE 0x1000007FFD848000ull
#define NIC8_TMR_MAX_OFFSET 0x1000
#define NIC8_TMR_SECTION 0xD600

#define mmNIC8_TMR_AXUSER_TMR_FREE_LIST_BASE 0x1000007FFD848D60ull
#define NIC8_TMR_AXUSER_TMR_FREE_LIST_MAX_OFFSET 0x5000
#define NIC8_TMR_AXUSER_TMR_FREE_LIST_SECTION 0x6000

#define mmNIC8_TMR_AXUSER_TMR_FIFO_BASE 0x1000007FFD848DC0ull
#define NIC8_TMR_AXUSER_TMR_FIFO_MAX_OFFSET 0x5000
#define NIC8_TMR_AXUSER_TMR_FIFO_SECTION 0x6000

#define mmNIC8_TMR_AXUSER_TMR_FSM_BASE 0x1000007FFD848E20ull
#define NIC8_TMR_AXUSER_TMR_FSM_MAX_OFFSET 0x5000
#define NIC8_TMR_AXUSER_TMR_FSM_SECTION 0x6000

#define mmNIC8_TMR_SPECIAL_BASE 0x1000007FFD848E80ull
#define NIC8_TMR_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_TMR_SPECIAL_SECTION 0x1800

#define mmNIC8_RXB_CORE_BASE 0x1000007FFD849000ull
#define NIC8_RXB_CORE_MAX_OFFSET 0x1000
#define NIC8_RXB_CORE_SECTION 0x6100

#define mmNIC8_RXB_CORE_SCT_AWUSER_BASE 0x1000007FFD849610ull
#define NIC8_RXB_CORE_SCT_AWUSER_MAX_OFFSET 0x5000
#define NIC8_RXB_CORE_SCT_AWUSER_SECTION 0x8700

#define mmNIC8_RXB_CORE_SPECIAL_BASE 0x1000007FFD849E80ull
#define NIC8_RXB_CORE_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_RXB_CORE_SPECIAL_SECTION 0x1800

#define mmNIC8_RXE0_BASE 0x1000007FFD84A000ull
#define NIC8_RXE0_MAX_OFFSET 0x1000
#define NIC8_RXE0_SECTION 0x9000

#define mmNIC8_RXE0_WQE_ARUSER_BASE 0x1000007FFD84A900ull
#define NIC8_RXE0_WQE_ARUSER_MAX_OFFSET 0x5000
#define NIC8_RXE0_WQE_ARUSER_SECTION 0x5800

#define mmNIC8_RXE0_SPECIAL_BASE 0x1000007FFD84AE80ull
#define NIC8_RXE0_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_RXE0_SPECIAL_SECTION 0x1800

#define mmNIC8_RXE1_BASE 0x1000007FFD84B000ull
#define NIC8_RXE1_MAX_OFFSET 0x1000
#define NIC8_RXE1_SECTION 0x9000

#define mmNIC8_RXE1_WQE_ARUSER_BASE 0x1000007FFD84B900ull
#define NIC8_RXE1_WQE_ARUSER_MAX_OFFSET 0x5000
#define NIC8_RXE1_WQE_ARUSER_SECTION 0x5800

#define mmNIC8_RXE1_SPECIAL_BASE 0x1000007FFD84BE80ull
#define NIC8_RXE1_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_RXE1_SPECIAL_SECTION 0x1800

#define mmNIC8_RXE0_AXUSER_AXUSER_CQ0_BASE 0x1000007FFD84C000ull
#define NIC8_RXE0_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000
#define NIC8_RXE0_AXUSER_AXUSER_CQ0_SECTION 0x5000

#define mmNIC8_RXE0_AXUSER_AXUSER_CQ1_BASE 0x1000007FFD84C050ull
#define NIC8_RXE0_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000
#define NIC8_RXE0_AXUSER_AXUSER_CQ1_SECTION 0x5000

#define mmNIC8_RXE0_AXUSER_AXUSER_CQ2_BASE 0x1000007FFD84C0A0ull
#define NIC8_RXE0_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000
#define NIC8_RXE0_AXUSER_AXUSER_CQ2_SECTION 0x5000

#define mmNIC8_RXE0_AXUSER_AXUSER_CQ3_BASE 0x1000007FFD84C0F0ull
#define NIC8_RXE0_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000
#define NIC8_RXE0_AXUSER_AXUSER_CQ3_SECTION 0x5000

#define mmNIC8_RXE0_AXUSER_AXUSER_CQ4_BASE 0x1000007FFD84C140ull
#define NIC8_RXE0_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000
#define NIC8_RXE0_AXUSER_AXUSER_CQ4_SECTION 0x5000

#define mmNIC8_RXE0_AXUSER_AXUSER_CQ5_BASE 0x1000007FFD84C190ull
#define NIC8_RXE0_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000
#define NIC8_RXE0_AXUSER_AXUSER_CQ5_SECTION 0x5000

#define mmNIC8_RXE0_AXUSER_AXUSER_CQ6_BASE 0x1000007FFD84C1E0ull
#define NIC8_RXE0_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000
#define NIC8_RXE0_AXUSER_AXUSER_CQ6_SECTION 0x5000

#define mmNIC8_RXE0_AXUSER_AXUSER_CQ7_BASE 0x1000007FFD84C230ull
#define NIC8_RXE0_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000
#define NIC8_RXE0_AXUSER_AXUSER_CQ7_SECTION 0x5000

#define mmNIC8_RXE0_AXUSER_AXUSER_CQ8_BASE 0x1000007FFD84C280ull
#define NIC8_RXE0_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000
#define NIC8_RXE0_AXUSER_AXUSER_CQ8_SECTION 0x5000

#define mmNIC8_RXE0_AXUSER_AXUSER_CQ9_BASE 0x1000007FFD84C2D0ull
#define NIC8_RXE0_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000
#define NIC8_RXE0_AXUSER_AXUSER_CQ9_SECTION 0x5000

#define mmNIC8_RXE0_AXUSER_AXUSER_CQ10_BASE 0x1000007FFD84C320ull
#define NIC8_RXE0_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000
#define NIC8_RXE0_AXUSER_AXUSER_CQ10_SECTION 0x5000

#define mmNIC8_RXE0_AXUSER_AXUSER_CQ11_BASE 0x1000007FFD84C370ull
#define NIC8_RXE0_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000
#define NIC8_RXE0_AXUSER_AXUSER_CQ11_SECTION 0x5000

#define mmNIC8_RXE0_AXUSER_AXUSER_CQ12_BASE 0x1000007FFD84C3C0ull
#define NIC8_RXE0_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000
#define NIC8_RXE0_AXUSER_AXUSER_CQ12_SECTION 0x5000

#define mmNIC8_RXE0_AXUSER_AXUSER_CQ13_BASE 0x1000007FFD84C410ull
#define NIC8_RXE0_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000
#define NIC8_RXE0_AXUSER_AXUSER_CQ13_SECTION 0x5000

#define mmNIC8_RXE0_AXUSER_AXUSER_CQ14_BASE 0x1000007FFD84C460ull
#define NIC8_RXE0_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000
#define NIC8_RXE0_AXUSER_AXUSER_CQ14_SECTION 0x5000

#define mmNIC8_RXE0_AXUSER_AXUSER_CQ15_BASE 0x1000007FFD84C4B0ull
#define NIC8_RXE0_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000
#define NIC8_RXE0_AXUSER_AXUSER_CQ15_SECTION 0x5000

#define mmNIC8_RXE0_AXUSER_AXUSER_CQ16_BASE 0x1000007FFD84C500ull
#define NIC8_RXE0_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000
#define NIC8_RXE0_AXUSER_AXUSER_CQ16_SECTION 0x5000

#define mmNIC8_RXE0_AXUSER_AXUSER_CQ17_BASE 0x1000007FFD84C550ull
#define NIC8_RXE0_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000
#define NIC8_RXE0_AXUSER_AXUSER_CQ17_SECTION 0x5000

#define mmNIC8_RXE0_AXUSER_AXUSER_CQ18_BASE 0x1000007FFD84C5A0ull
#define NIC8_RXE0_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000
#define NIC8_RXE0_AXUSER_AXUSER_CQ18_SECTION 0x5000

#define mmNIC8_RXE0_AXUSER_AXUSER_CQ19_BASE 0x1000007FFD84C5F0ull
#define NIC8_RXE0_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000
#define NIC8_RXE0_AXUSER_AXUSER_CQ19_SECTION 0x5000

#define mmNIC8_RXE0_AXUSER_AXUSER_CQ20_BASE 0x1000007FFD84C640ull
#define NIC8_RXE0_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000
#define NIC8_RXE0_AXUSER_AXUSER_CQ20_SECTION 0x5000

#define mmNIC8_RXE0_AXUSER_AXUSER_CQ21_BASE 0x1000007FFD84C690ull
#define NIC8_RXE0_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000
#define NIC8_RXE0_AXUSER_AXUSER_CQ21_SECTION 0x5000

#define mmNIC8_RXE0_AXUSER_AXUSER_CQ22_BASE 0x1000007FFD84C6E0ull
#define NIC8_RXE0_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000
#define NIC8_RXE0_AXUSER_AXUSER_CQ22_SECTION 0x5000

#define mmNIC8_RXE0_AXUSER_AXUSER_CQ23_BASE 0x1000007FFD84C730ull
#define NIC8_RXE0_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000
#define NIC8_RXE0_AXUSER_AXUSER_CQ23_SECTION 0x5000

#define mmNIC8_RXE0_AXUSER_AXUSER_CQ24_BASE 0x1000007FFD84C780ull
#define NIC8_RXE0_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000
#define NIC8_RXE0_AXUSER_AXUSER_CQ24_SECTION 0x5000

#define mmNIC8_RXE0_AXUSER_AXUSER_CQ25_BASE 0x1000007FFD84C7D0ull
#define NIC8_RXE0_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000
#define NIC8_RXE0_AXUSER_AXUSER_CQ25_SECTION 0x5000

#define mmNIC8_RXE0_AXUSER_AXUSER_CQ26_BASE 0x1000007FFD84C820ull
#define NIC8_RXE0_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000
#define NIC8_RXE0_AXUSER_AXUSER_CQ26_SECTION 0x5000

#define mmNIC8_RXE0_AXUSER_AXUSER_CQ27_BASE 0x1000007FFD84C870ull
#define NIC8_RXE0_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000
#define NIC8_RXE0_AXUSER_AXUSER_CQ27_SECTION 0x5000

#define mmNIC8_RXE0_AXUSER_AXUSER_CQ28_BASE 0x1000007FFD84C8C0ull
#define NIC8_RXE0_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000
#define NIC8_RXE0_AXUSER_AXUSER_CQ28_SECTION 0x5000

#define mmNIC8_RXE0_AXUSER_AXUSER_CQ29_BASE 0x1000007FFD84C910ull
#define NIC8_RXE0_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000
#define NIC8_RXE0_AXUSER_AXUSER_CQ29_SECTION 0x5000

#define mmNIC8_RXE0_AXUSER_AXUSER_CQ30_BASE 0x1000007FFD84C960ull
#define NIC8_RXE0_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000
#define NIC8_RXE0_AXUSER_AXUSER_CQ30_SECTION 0x5000

#define mmNIC8_RXE0_AXUSER_AXUSER_CQ31_BASE 0x1000007FFD84C9B0ull
#define NIC8_RXE0_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000
#define NIC8_RXE0_AXUSER_AXUSER_CQ31_SECTION 0x4D00

#define mmNIC8_RXE0_AXUSER_SPECIAL_BASE 0x1000007FFD84CE80ull
#define NIC8_RXE0_AXUSER_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_RXE0_AXUSER_SPECIAL_SECTION 0x1800

#define mmNIC8_RXE1_AXUSER_AXUSER_CQ0_BASE 0x1000007FFD84D000ull
#define NIC8_RXE1_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000
#define NIC8_RXE1_AXUSER_AXUSER_CQ0_SECTION 0x5000

#define mmNIC8_RXE1_AXUSER_AXUSER_CQ1_BASE 0x1000007FFD84D050ull
#define NIC8_RXE1_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000
#define NIC8_RXE1_AXUSER_AXUSER_CQ1_SECTION 0x5000

#define mmNIC8_RXE1_AXUSER_AXUSER_CQ2_BASE 0x1000007FFD84D0A0ull
#define NIC8_RXE1_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000
#define NIC8_RXE1_AXUSER_AXUSER_CQ2_SECTION 0x5000

#define mmNIC8_RXE1_AXUSER_AXUSER_CQ3_BASE 0x1000007FFD84D0F0ull
#define NIC8_RXE1_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000
#define NIC8_RXE1_AXUSER_AXUSER_CQ3_SECTION 0x5000

#define mmNIC8_RXE1_AXUSER_AXUSER_CQ4_BASE 0x1000007FFD84D140ull
#define NIC8_RXE1_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000
#define NIC8_RXE1_AXUSER_AXUSER_CQ4_SECTION 0x5000

#define mmNIC8_RXE1_AXUSER_AXUSER_CQ5_BASE 0x1000007FFD84D190ull
#define NIC8_RXE1_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000
#define NIC8_RXE1_AXUSER_AXUSER_CQ5_SECTION 0x5000

#define mmNIC8_RXE1_AXUSER_AXUSER_CQ6_BASE 0x1000007FFD84D1E0ull
#define NIC8_RXE1_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000
#define NIC8_RXE1_AXUSER_AXUSER_CQ6_SECTION 0x5000

#define mmNIC8_RXE1_AXUSER_AXUSER_CQ7_BASE 0x1000007FFD84D230ull
#define NIC8_RXE1_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000
#define NIC8_RXE1_AXUSER_AXUSER_CQ7_SECTION 0x5000

#define mmNIC8_RXE1_AXUSER_AXUSER_CQ8_BASE 0x1000007FFD84D280ull
#define NIC8_RXE1_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000
#define NIC8_RXE1_AXUSER_AXUSER_CQ8_SECTION 0x5000

#define mmNIC8_RXE1_AXUSER_AXUSER_CQ9_BASE 0x1000007FFD84D2D0ull
#define NIC8_RXE1_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000
#define NIC8_RXE1_AXUSER_AXUSER_CQ9_SECTION 0x5000

#define mmNIC8_RXE1_AXUSER_AXUSER_CQ10_BASE 0x1000007FFD84D320ull
#define NIC8_RXE1_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000
#define NIC8_RXE1_AXUSER_AXUSER_CQ10_SECTION 0x5000

#define mmNIC8_RXE1_AXUSER_AXUSER_CQ11_BASE 0x1000007FFD84D370ull
#define NIC8_RXE1_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000
#define NIC8_RXE1_AXUSER_AXUSER_CQ11_SECTION 0x5000

#define mmNIC8_RXE1_AXUSER_AXUSER_CQ12_BASE 0x1000007FFD84D3C0ull
#define NIC8_RXE1_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000
#define NIC8_RXE1_AXUSER_AXUSER_CQ12_SECTION 0x5000

#define mmNIC8_RXE1_AXUSER_AXUSER_CQ13_BASE 0x1000007FFD84D410ull
#define NIC8_RXE1_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000
#define NIC8_RXE1_AXUSER_AXUSER_CQ13_SECTION 0x5000

#define mmNIC8_RXE1_AXUSER_AXUSER_CQ14_BASE 0x1000007FFD84D460ull
#define NIC8_RXE1_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000
#define NIC8_RXE1_AXUSER_AXUSER_CQ14_SECTION 0x5000

#define mmNIC8_RXE1_AXUSER_AXUSER_CQ15_BASE 0x1000007FFD84D4B0ull
#define NIC8_RXE1_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000
#define NIC8_RXE1_AXUSER_AXUSER_CQ15_SECTION 0x5000

#define mmNIC8_RXE1_AXUSER_AXUSER_CQ16_BASE 0x1000007FFD84D500ull
#define NIC8_RXE1_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000
#define NIC8_RXE1_AXUSER_AXUSER_CQ16_SECTION 0x5000

#define mmNIC8_RXE1_AXUSER_AXUSER_CQ17_BASE 0x1000007FFD84D550ull
#define NIC8_RXE1_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000
#define NIC8_RXE1_AXUSER_AXUSER_CQ17_SECTION 0x5000

#define mmNIC8_RXE1_AXUSER_AXUSER_CQ18_BASE 0x1000007FFD84D5A0ull
#define NIC8_RXE1_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000
#define NIC8_RXE1_AXUSER_AXUSER_CQ18_SECTION 0x5000

#define mmNIC8_RXE1_AXUSER_AXUSER_CQ19_BASE 0x1000007FFD84D5F0ull
#define NIC8_RXE1_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000
#define NIC8_RXE1_AXUSER_AXUSER_CQ19_SECTION 0x5000

#define mmNIC8_RXE1_AXUSER_AXUSER_CQ20_BASE 0x1000007FFD84D640ull
#define NIC8_RXE1_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000
#define NIC8_RXE1_AXUSER_AXUSER_CQ20_SECTION 0x5000

#define mmNIC8_RXE1_AXUSER_AXUSER_CQ21_BASE 0x1000007FFD84D690ull
#define NIC8_RXE1_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000
#define NIC8_RXE1_AXUSER_AXUSER_CQ21_SECTION 0x5000

#define mmNIC8_RXE1_AXUSER_AXUSER_CQ22_BASE 0x1000007FFD84D6E0ull
#define NIC8_RXE1_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000
#define NIC8_RXE1_AXUSER_AXUSER_CQ22_SECTION 0x5000

#define mmNIC8_RXE1_AXUSER_AXUSER_CQ23_BASE 0x1000007FFD84D730ull
#define NIC8_RXE1_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000
#define NIC8_RXE1_AXUSER_AXUSER_CQ23_SECTION 0x5000

#define mmNIC8_RXE1_AXUSER_AXUSER_CQ24_BASE 0x1000007FFD84D780ull
#define NIC8_RXE1_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000
#define NIC8_RXE1_AXUSER_AXUSER_CQ24_SECTION 0x5000

#define mmNIC8_RXE1_AXUSER_AXUSER_CQ25_BASE 0x1000007FFD84D7D0ull
#define NIC8_RXE1_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000
#define NIC8_RXE1_AXUSER_AXUSER_CQ25_SECTION 0x5000

#define mmNIC8_RXE1_AXUSER_AXUSER_CQ26_BASE 0x1000007FFD84D820ull
#define NIC8_RXE1_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000
#define NIC8_RXE1_AXUSER_AXUSER_CQ26_SECTION 0x5000

#define mmNIC8_RXE1_AXUSER_AXUSER_CQ27_BASE 0x1000007FFD84D870ull
#define NIC8_RXE1_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000
#define NIC8_RXE1_AXUSER_AXUSER_CQ27_SECTION 0x5000

#define mmNIC8_RXE1_AXUSER_AXUSER_CQ28_BASE 0x1000007FFD84D8C0ull
#define NIC8_RXE1_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000
#define NIC8_RXE1_AXUSER_AXUSER_CQ28_SECTION 0x5000

#define mmNIC8_RXE1_AXUSER_AXUSER_CQ29_BASE 0x1000007FFD84D910ull
#define NIC8_RXE1_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000
#define NIC8_RXE1_AXUSER_AXUSER_CQ29_SECTION 0x5000

#define mmNIC8_RXE1_AXUSER_AXUSER_CQ30_BASE 0x1000007FFD84D960ull
#define NIC8_RXE1_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000
#define NIC8_RXE1_AXUSER_AXUSER_CQ30_SECTION 0x5000

#define mmNIC8_RXE1_AXUSER_AXUSER_CQ31_BASE 0x1000007FFD84D9B0ull
#define NIC8_RXE1_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000
#define NIC8_RXE1_AXUSER_AXUSER_CQ31_SECTION 0x4D00

#define mmNIC8_RXE1_AXUSER_SPECIAL_BASE 0x1000007FFD84DE80ull
#define NIC8_RXE1_AXUSER_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_RXE1_AXUSER_SPECIAL_SECTION 0x2180

#define mmNIC8_TXS0_BASE 0x1000007FFD850000ull
#define NIC8_TXS0_MAX_OFFSET 0x1000
#define NIC8_TXS0_SECTION 0xE800

#define mmNIC8_TXS0_SPECIAL_BASE 0x1000007FFD850E80ull
#define NIC8_TXS0_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_TXS0_SPECIAL_SECTION 0x1800

#define mmNIC8_TXS1_BASE 0x1000007FFD851000ull
#define NIC8_TXS1_MAX_OFFSET 0x1000
#define NIC8_TXS1_SECTION 0xE800

#define mmNIC8_TXS1_SPECIAL_BASE 0x1000007FFD851E80ull
#define NIC8_TXS1_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_TXS1_SPECIAL_SECTION 0x1800

#define mmNIC8_TXE0_BASE 0x1000007FFD852000ull
#define NIC8_TXE0_MAX_OFFSET 0x1000
#define NIC8_TXE0_SECTION 0xE800

#define mmNIC8_TXE0_SPECIAL_BASE 0x1000007FFD852E80ull
#define NIC8_TXE0_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_TXE0_SPECIAL_SECTION 0x1800

#define mmNIC8_TXE1_BASE 0x1000007FFD853000ull
#define NIC8_TXE1_MAX_OFFSET 0x1000
#define NIC8_TXE1_SECTION 0xE800

#define mmNIC8_TXE1_SPECIAL_BASE 0x1000007FFD853E80ull
#define NIC8_TXE1_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_TXE1_SPECIAL_SECTION 0x1800

#define mmNIC8_TXB_BASE 0x1000007FFD854000ull
#define NIC8_TXB_MAX_OFFSET 0x1000
#define NIC8_TXB_SECTION 0xE800

#define mmNIC8_TXB_SPECIAL_BASE 0x1000007FFD854E80ull
#define NIC8_TXB_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_TXB_SPECIAL_SECTION 0x1800

#define mmNIC8_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFD855000ull
#define NIC8_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define NIC8_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmNIC8_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFD855200ull
#define NIC8_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define NIC8_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmNIC8_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFD855400ull
#define NIC8_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define NIC8_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmNIC8_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFD855600ull
#define NIC8_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define NIC8_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmNIC8_MSTR_IF_E2E_CRDT_BASE 0x1000007FFD855800ull
#define NIC8_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define NIC8_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmNIC8_MSTR_IF_AXUSER_BASE 0x1000007FFD855A80ull
#define NIC8_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define NIC8_MSTR_IF_AXUSER_SECTION 0x8000

#define mmNIC8_MSTR_IF_DBG_HBW_BASE 0x1000007FFD855B00ull
#define NIC8_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define NIC8_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmNIC8_MSTR_IF_DBG_LBW_BASE 0x1000007FFD855B80ull
#define NIC8_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define NIC8_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmNIC8_MSTR_IF_CORE_HBW_BASE 0x1000007FFD855C00ull
#define NIC8_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define NIC8_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmNIC8_MSTR_IF_CORE_LBW_BASE 0x1000007FFD855D80ull
#define NIC8_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define NIC8_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmNIC8_MSTR_IF_SPECIAL_BASE 0x1000007FFD855E80ull
#define NIC8_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmNIC8_TX_AXUSER_BASE 0x1000007FFD856000ull
#define NIC8_TX_AXUSER_MAX_OFFSET 0x5000
#define NIC8_TX_AXUSER_SECTION 0x2000

#define mmNIC8_SERDES0_BASE 0x1000007FFD858000ull
#define NIC8_SERDES0_MAX_OFFSET 0x3E40
#define NIC8_SERDES0_SECTION 0x4000

#define mmNIC8_SERDES1_BASE 0x1000007FFD85C000ull
#define NIC8_SERDES1_MAX_OFFSET 0x3E40
#define NIC8_SERDES1_SECTION 0x4000

#define mmNIC8_PHY_BASE 0x1000007FFD860000ull
#define NIC8_PHY_MAX_OFFSET 0x1000
#define NIC8_PHY_SECTION 0xE800

#define mmNIC8_PHY_SPECIAL_BASE 0x1000007FFD860E80ull
#define NIC8_PHY_SPECIAL_MAX_OFFSET 0x1800
#define NIC8_PHY_SPECIAL_SECTION 0x7180

#define mmPRT8_MAC_AUX_BASE 0x1000007FFD868000ull
#define PRT8_MAC_AUX_MAX_OFFSET 0x1000
#define PRT8_MAC_AUX_SECTION 0xE800

#define mmPRT8_MAC_AUX_SPECIAL_BASE 0x1000007FFD868E80ull
#define PRT8_MAC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define PRT8_MAC_AUX_SPECIAL_SECTION 0x1800

#define mmPRT8_MAC_CORE_BASE 0x1000007FFD869000ull
#define PRT8_MAC_CORE_MAX_OFFSET 0x1000
#define PRT8_MAC_CORE_SECTION 0xE800

#define mmPRT8_MAC_CORE_SPECIAL_BASE 0x1000007FFD869E80ull
#define PRT8_MAC_CORE_SPECIAL_MAX_OFFSET 0x1800
#define PRT8_MAC_CORE_SPECIAL_SECTION 0x1800

#define mmNIC8_MAC_RS_FEC_BASE 0x1000007FFD86A000ull
#define NIC8_MAC_RS_FEC_MAX_OFFSET 0x2DC0
#define NIC8_MAC_RS_FEC_SECTION 0x1000

#define mmNIC8_MAC_GLOB_STAT_NIC_MAC_STAT_BASE 0x1000007FFD86B000ull
#define NIC8_MAC_GLOB_STAT_NIC_MAC_STAT_MAX_OFFSET 0x4D00
#define NIC8_MAC_GLOB_STAT_NIC_MAC_STAT_SECTION 0x8000

#define mmNIC8_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_BASE 0x1000007FFD86B800ull
#define NIC8_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_MAX_OFFSET 0x1EC0
#define NIC8_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_SECTION 0x8000

#define mmNIC8_MAC_CH0_MAC_PCS_BASE 0x1000007FFD86C000ull
#define NIC8_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC8_MAC_CH0_MAC_PCS_SECTION 0x4000

#define mmNIC8_MAC_CH0_MAC_128_BASE 0x1000007FFD86C400ull
#define NIC8_MAC_CH0_MAC_128_MAX_OFFSET 0xA400
#define NIC8_MAC_CH0_MAC_128_SECTION 0x4000

#define mmNIC8_MAC_CH0_MAC_AN_BASE 0x1000007FFD86C800ull
#define NIC8_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400
#define NIC8_MAC_CH0_MAC_AN_SECTION 0x8000

#define mmNIC8_MAC_CH1_MAC_PCS_BASE 0x1000007FFD86D000ull
#define NIC8_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC8_MAC_CH1_MAC_PCS_SECTION 0x4000

#define mmNIC8_MAC_CH1_MAC_128_BASE 0x1000007FFD86D400ull
#define NIC8_MAC_CH1_MAC_128_MAX_OFFSET 0xA400
#define NIC8_MAC_CH1_MAC_128_SECTION 0x4000

#define mmNIC8_MAC_CH1_MAC_AN_BASE 0x1000007FFD86D800ull
#define NIC8_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400
#define NIC8_MAC_CH1_MAC_AN_SECTION 0x8000

#define mmNIC8_MAC_CH2_MAC_PCS_BASE 0x1000007FFD86E000ull
#define NIC8_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC8_MAC_CH2_MAC_PCS_SECTION 0x4000

#define mmNIC8_MAC_CH2_MAC_128_BASE 0x1000007FFD86E400ull
#define NIC8_MAC_CH2_MAC_128_MAX_OFFSET 0xA400
#define NIC8_MAC_CH2_MAC_128_SECTION 0x4000

#define mmNIC8_MAC_CH2_MAC_AN_BASE 0x1000007FFD86E800ull
#define NIC8_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400
#define NIC8_MAC_CH2_MAC_AN_SECTION 0x8000

#define mmNIC8_MAC_CH3_MAC_PCS_BASE 0x1000007FFD86F000ull
#define NIC8_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC8_MAC_CH3_MAC_PCS_SECTION 0x4000

#define mmNIC8_MAC_CH3_MAC_128_BASE 0x1000007FFD86F400ull
#define NIC8_MAC_CH3_MAC_128_MAX_OFFSET 0xA400
#define NIC8_MAC_CH3_MAC_128_SECTION 0x4000

#define mmNIC8_MAC_CH3_MAC_AN_BASE 0x1000007FFD86F800ull
#define NIC8_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400
#define NIC8_MAC_CH3_MAC_AN_SECTION 0x10800

#define mmNIC9_UMR0_0_UNSECURE_DOORBELL0_BASE 0x1000007FFD880000ull
#define NIC9_UMR0_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC9_UMR0_0_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC9_UMR0_0_UNSECURE_DOORBELL1_BASE 0x1000007FFD880080ull
#define NIC9_UMR0_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC9_UMR0_0_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC9_UMR0_0_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD880100ull
#define NIC9_UMR0_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMR0_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC9_UMR0_0_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD880180ull
#define NIC9_UMR0_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMR0_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC9_UMR0_0_SPECIAL_BASE 0x1000007FFD880E80ull
#define NIC9_UMR0_0_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_UMR0_0_SPECIAL_SECTION 0x1800

#define mmNIC9_UMR0_1_UNSECURE_DOORBELL0_BASE 0x1000007FFD881000ull
#define NIC9_UMR0_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC9_UMR0_1_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC9_UMR0_1_UNSECURE_DOORBELL1_BASE 0x1000007FFD881080ull
#define NIC9_UMR0_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC9_UMR0_1_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC9_UMR0_1_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD881100ull
#define NIC9_UMR0_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMR0_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC9_UMR0_1_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD881180ull
#define NIC9_UMR0_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMR0_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC9_UMR0_1_SPECIAL_BASE 0x1000007FFD881E80ull
#define NIC9_UMR0_1_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_UMR0_1_SPECIAL_SECTION 0x1800

#define mmNIC9_UMR0_2_UNSECURE_DOORBELL0_BASE 0x1000007FFD882000ull
#define NIC9_UMR0_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC9_UMR0_2_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC9_UMR0_2_UNSECURE_DOORBELL1_BASE 0x1000007FFD882080ull
#define NIC9_UMR0_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC9_UMR0_2_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC9_UMR0_2_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD882100ull
#define NIC9_UMR0_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMR0_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC9_UMR0_2_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD882180ull
#define NIC9_UMR0_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMR0_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC9_UMR0_2_SPECIAL_BASE 0x1000007FFD882E80ull
#define NIC9_UMR0_2_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_UMR0_2_SPECIAL_SECTION 0x1800

#define mmNIC9_UMR0_3_UNSECURE_DOORBELL0_BASE 0x1000007FFD883000ull
#define NIC9_UMR0_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC9_UMR0_3_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC9_UMR0_3_UNSECURE_DOORBELL1_BASE 0x1000007FFD883080ull
#define NIC9_UMR0_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC9_UMR0_3_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC9_UMR0_3_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD883100ull
#define NIC9_UMR0_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMR0_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC9_UMR0_3_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD883180ull
#define NIC9_UMR0_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMR0_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC9_UMR0_3_SPECIAL_BASE 0x1000007FFD883E80ull
#define NIC9_UMR0_3_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_UMR0_3_SPECIAL_SECTION 0x1800

#define mmNIC9_UMR0_4_UNSECURE_DOORBELL0_BASE 0x1000007FFD884000ull
#define NIC9_UMR0_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC9_UMR0_4_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC9_UMR0_4_UNSECURE_DOORBELL1_BASE 0x1000007FFD884080ull
#define NIC9_UMR0_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC9_UMR0_4_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC9_UMR0_4_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD884100ull
#define NIC9_UMR0_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMR0_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC9_UMR0_4_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD884180ull
#define NIC9_UMR0_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMR0_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC9_UMR0_4_SPECIAL_BASE 0x1000007FFD884E80ull
#define NIC9_UMR0_4_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_UMR0_4_SPECIAL_SECTION 0x1800

#define mmNIC9_UMR0_5_UNSECURE_DOORBELL0_BASE 0x1000007FFD885000ull
#define NIC9_UMR0_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC9_UMR0_5_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC9_UMR0_5_UNSECURE_DOORBELL1_BASE 0x1000007FFD885080ull
#define NIC9_UMR0_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC9_UMR0_5_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC9_UMR0_5_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD885100ull
#define NIC9_UMR0_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMR0_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC9_UMR0_5_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD885180ull
#define NIC9_UMR0_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMR0_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC9_UMR0_5_SPECIAL_BASE 0x1000007FFD885E80ull
#define NIC9_UMR0_5_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_UMR0_5_SPECIAL_SECTION 0x1800

#define mmNIC9_UMR0_6_UNSECURE_DOORBELL0_BASE 0x1000007FFD886000ull
#define NIC9_UMR0_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC9_UMR0_6_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC9_UMR0_6_UNSECURE_DOORBELL1_BASE 0x1000007FFD886080ull
#define NIC9_UMR0_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC9_UMR0_6_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC9_UMR0_6_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD886100ull
#define NIC9_UMR0_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMR0_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC9_UMR0_6_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD886180ull
#define NIC9_UMR0_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMR0_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC9_UMR0_6_SPECIAL_BASE 0x1000007FFD886E80ull
#define NIC9_UMR0_6_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_UMR0_6_SPECIAL_SECTION 0x1800

#define mmNIC9_UMR0_7_UNSECURE_DOORBELL0_BASE 0x1000007FFD887000ull
#define NIC9_UMR0_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC9_UMR0_7_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC9_UMR0_7_UNSECURE_DOORBELL1_BASE 0x1000007FFD887080ull
#define NIC9_UMR0_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC9_UMR0_7_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC9_UMR0_7_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD887100ull
#define NIC9_UMR0_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMR0_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC9_UMR0_7_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD887180ull
#define NIC9_UMR0_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMR0_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC9_UMR0_7_SPECIAL_BASE 0x1000007FFD887E80ull
#define NIC9_UMR0_7_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_UMR0_7_SPECIAL_SECTION 0x1800

#define mmNIC9_UMR0_8_UNSECURE_DOORBELL0_BASE 0x1000007FFD888000ull
#define NIC9_UMR0_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC9_UMR0_8_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC9_UMR0_8_UNSECURE_DOORBELL1_BASE 0x1000007FFD888080ull
#define NIC9_UMR0_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC9_UMR0_8_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC9_UMR0_8_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD888100ull
#define NIC9_UMR0_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMR0_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC9_UMR0_8_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD888180ull
#define NIC9_UMR0_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMR0_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC9_UMR0_8_SPECIAL_BASE 0x1000007FFD888E80ull
#define NIC9_UMR0_8_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_UMR0_8_SPECIAL_SECTION 0x1800

#define mmNIC9_UMR0_9_UNSECURE_DOORBELL0_BASE 0x1000007FFD889000ull
#define NIC9_UMR0_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC9_UMR0_9_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC9_UMR0_9_UNSECURE_DOORBELL1_BASE 0x1000007FFD889080ull
#define NIC9_UMR0_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC9_UMR0_9_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC9_UMR0_9_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD889100ull
#define NIC9_UMR0_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMR0_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC9_UMR0_9_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD889180ull
#define NIC9_UMR0_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMR0_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC9_UMR0_9_SPECIAL_BASE 0x1000007FFD889E80ull
#define NIC9_UMR0_9_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_UMR0_9_SPECIAL_SECTION 0x1800

#define mmNIC9_UMR0_10_UNSECURE_DOORBELL0_BASE 0x1000007FFD88A000ull
#define NIC9_UMR0_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC9_UMR0_10_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC9_UMR0_10_UNSECURE_DOORBELL1_BASE 0x1000007FFD88A080ull
#define NIC9_UMR0_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC9_UMR0_10_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC9_UMR0_10_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD88A100ull
#define NIC9_UMR0_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMR0_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC9_UMR0_10_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD88A180ull
#define NIC9_UMR0_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMR0_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC9_UMR0_10_SPECIAL_BASE 0x1000007FFD88AE80ull
#define NIC9_UMR0_10_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_UMR0_10_SPECIAL_SECTION 0x1800

#define mmNIC9_UMR0_11_UNSECURE_DOORBELL0_BASE 0x1000007FFD88B000ull
#define NIC9_UMR0_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC9_UMR0_11_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC9_UMR0_11_UNSECURE_DOORBELL1_BASE 0x1000007FFD88B080ull
#define NIC9_UMR0_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC9_UMR0_11_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC9_UMR0_11_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD88B100ull
#define NIC9_UMR0_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMR0_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC9_UMR0_11_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD88B180ull
#define NIC9_UMR0_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMR0_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC9_UMR0_11_SPECIAL_BASE 0x1000007FFD88BE80ull
#define NIC9_UMR0_11_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_UMR0_11_SPECIAL_SECTION 0x1800

#define mmNIC9_UMR0_12_UNSECURE_DOORBELL0_BASE 0x1000007FFD88C000ull
#define NIC9_UMR0_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC9_UMR0_12_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC9_UMR0_12_UNSECURE_DOORBELL1_BASE 0x1000007FFD88C080ull
#define NIC9_UMR0_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC9_UMR0_12_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC9_UMR0_12_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD88C100ull
#define NIC9_UMR0_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMR0_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC9_UMR0_12_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD88C180ull
#define NIC9_UMR0_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMR0_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC9_UMR0_12_SPECIAL_BASE 0x1000007FFD88CE80ull
#define NIC9_UMR0_12_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_UMR0_12_SPECIAL_SECTION 0x1800

#define mmNIC9_UMR0_13_UNSECURE_DOORBELL0_BASE 0x1000007FFD88D000ull
#define NIC9_UMR0_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC9_UMR0_13_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC9_UMR0_13_UNSECURE_DOORBELL1_BASE 0x1000007FFD88D080ull
#define NIC9_UMR0_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC9_UMR0_13_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC9_UMR0_13_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD88D100ull
#define NIC9_UMR0_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMR0_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC9_UMR0_13_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD88D180ull
#define NIC9_UMR0_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMR0_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC9_UMR0_13_SPECIAL_BASE 0x1000007FFD88DE80ull
#define NIC9_UMR0_13_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_UMR0_13_SPECIAL_SECTION 0x1800

#define mmNIC9_UMR0_14_UNSECURE_DOORBELL0_BASE 0x1000007FFD88E000ull
#define NIC9_UMR0_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC9_UMR0_14_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC9_UMR0_14_UNSECURE_DOORBELL1_BASE 0x1000007FFD88E080ull
#define NIC9_UMR0_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC9_UMR0_14_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC9_UMR0_14_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD88E100ull
#define NIC9_UMR0_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMR0_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC9_UMR0_14_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD88E180ull
#define NIC9_UMR0_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMR0_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC9_UMR0_14_SPECIAL_BASE 0x1000007FFD88EE80ull
#define NIC9_UMR0_14_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_UMR0_14_SPECIAL_SECTION 0x1180

#define mmNIC9_QM_DCCM0_BASE 0x1000007FFD890000ull
#define NIC9_QM_DCCM0_MAX_OFFSET 0x4000
#define NIC9_QM_DCCM0_SECTION 0x8000

#define mmNIC9_QM_ARC_AUX0_BASE 0x1000007FFD898000ull
#define NIC9_QM_ARC_AUX0_MAX_OFFSET 0x1000
#define NIC9_QM_ARC_AUX0_SECTION 0xE800

#define mmNIC9_QM_ARC_AUX0_SPECIAL_BASE 0x1000007FFD898E80ull
#define NIC9_QM_ARC_AUX0_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_QM_ARC_AUX0_SPECIAL_SECTION 0x1180

#define mmNIC9_QM0_BASE 0x1000007FFD89A000ull
#define NIC9_QM0_MAX_OFFSET 0x1000
#define NIC9_QM0_SECTION 0x9000

#define mmNIC9_QM0_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFD89A900ull
#define NIC9_QM0_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define NIC9_QM0_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmNIC9_QM0_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFD89A908ull
#define NIC9_QM0_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define NIC9_QM0_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmNIC9_QM0_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFD89A910ull
#define NIC9_QM0_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define NIC9_QM0_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmNIC9_QM0_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFD89A918ull
#define NIC9_QM0_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define NIC9_QM0_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmNIC9_QM0_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFD89A920ull
#define NIC9_QM0_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define NIC9_QM0_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmNIC9_QM0_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFD89A928ull
#define NIC9_QM0_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define NIC9_QM0_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmNIC9_QM0_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFD89A930ull
#define NIC9_QM0_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define NIC9_QM0_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmNIC9_QM0_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFD89A938ull
#define NIC9_QM0_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define NIC9_QM0_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmNIC9_QM0_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFD89A940ull
#define NIC9_QM0_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define NIC9_QM0_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmNIC9_QM0_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFD89A948ull
#define NIC9_QM0_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define NIC9_QM0_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmNIC9_QM0_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFD89A950ull
#define NIC9_QM0_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define NIC9_QM0_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmNIC9_QM0_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFD89A958ull
#define NIC9_QM0_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define NIC9_QM0_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmNIC9_QM0_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFD89A960ull
#define NIC9_QM0_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define NIC9_QM0_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmNIC9_QM0_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFD89A968ull
#define NIC9_QM0_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define NIC9_QM0_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmNIC9_QM0_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFD89A970ull
#define NIC9_QM0_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define NIC9_QM0_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmNIC9_QM0_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFD89A978ull
#define NIC9_QM0_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define NIC9_QM0_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmNIC9_QM0_AXUSER_SECURED_BASE 0x1000007FFD89AB00ull
#define NIC9_QM0_AXUSER_SECURED_MAX_OFFSET 0x5000
#define NIC9_QM0_AXUSER_SECURED_SECTION 0x8000

#define mmNIC9_QM0_AXUSER_NONSECURED_BASE 0x1000007FFD89AB80ull
#define NIC9_QM0_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define NIC9_QM0_AXUSER_NONSECURED_SECTION 0x8000

#define mmNIC9_QM0_DBG_HBW_BASE 0x1000007FFD89AC00ull
#define NIC9_QM0_DBG_HBW_MAX_OFFSET 0x5800
#define NIC9_QM0_DBG_HBW_SECTION 0x8000

#define mmNIC9_QM0_DBG_LBW_BASE 0x1000007FFD89AC80ull
#define NIC9_QM0_DBG_LBW_MAX_OFFSET 0x5800
#define NIC9_QM0_DBG_LBW_SECTION 0x1000

#define mmNIC9_QM0_CGM_BASE 0x1000007FFD89AD80ull
#define NIC9_QM0_CGM_MAX_OFFSET 0xC000
#define NIC9_QM0_CGM_SECTION 0x1000

#define mmNIC9_QM0_SPECIAL_BASE 0x1000007FFD89AE80ull
#define NIC9_QM0_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_QM0_SPECIAL_SECTION 0x4180

#define mmNIC9_QPC0_BASE 0x1000007FFD89F000ull
#define NIC9_QPC0_MAX_OFFSET 0x1000
#define NIC9_QPC0_SECTION 0x7200

#define mmNIC9_QPC0_DBFIFO0_CI_UPD_ADDR_BASE 0x1000007FFD89F720ull
#define NIC9_QPC0_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC0_DBFIFO1_CI_UPD_ADDR_BASE 0x1000007FFD89F728ull
#define NIC9_QPC0_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC0_DBFIFO2_CI_UPD_ADDR_BASE 0x1000007FFD89F730ull
#define NIC9_QPC0_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC0_DBFIFO3_CI_UPD_ADDR_BASE 0x1000007FFD89F738ull
#define NIC9_QPC0_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC0_DBFIFO4_CI_UPD_ADDR_BASE 0x1000007FFD89F740ull
#define NIC9_QPC0_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC0_DBFIFO5_CI_UPD_ADDR_BASE 0x1000007FFD89F748ull
#define NIC9_QPC0_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC0_DBFIFO6_CI_UPD_ADDR_BASE 0x1000007FFD89F750ull
#define NIC9_QPC0_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC0_DBFIFO7_CI_UPD_ADDR_BASE 0x1000007FFD89F758ull
#define NIC9_QPC0_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC0_DBFIFO8_CI_UPD_ADDR_BASE 0x1000007FFD89F760ull
#define NIC9_QPC0_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC0_DBFIFO9_CI_UPD_ADDR_BASE 0x1000007FFD89F768ull
#define NIC9_QPC0_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC0_DBFIFO10_CI_UPD_ADDR_BASE 0x1000007FFD89F770ull
#define NIC9_QPC0_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC0_DBFIFO11_CI_UPD_ADDR_BASE 0x1000007FFD89F778ull
#define NIC9_QPC0_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC0_DBFIFO12_CI_UPD_ADDR_BASE 0x1000007FFD89F780ull
#define NIC9_QPC0_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC0_DBFIFO13_CI_UPD_ADDR_BASE 0x1000007FFD89F788ull
#define NIC9_QPC0_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC0_DBFIFO14_CI_UPD_ADDR_BASE 0x1000007FFD89F790ull
#define NIC9_QPC0_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC0_DBFIFO15_CI_UPD_ADDR_BASE 0x1000007FFD89F798ull
#define NIC9_QPC0_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC0_DBFIFO16_CI_UPD_ADDR_BASE 0x1000007FFD89F7A0ull
#define NIC9_QPC0_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC0_DBFIFO17_CI_UPD_ADDR_BASE 0x1000007FFD89F7A8ull
#define NIC9_QPC0_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC0_DBFIFO18_CI_UPD_ADDR_BASE 0x1000007FFD89F7B0ull
#define NIC9_QPC0_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC0_DBFIFO19_CI_UPD_ADDR_BASE 0x1000007FFD89F7B8ull
#define NIC9_QPC0_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC0_DBFIFO20_CI_UPD_ADDR_BASE 0x1000007FFD89F7C0ull
#define NIC9_QPC0_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC0_DBFIFO21_CI_UPD_ADDR_BASE 0x1000007FFD89F7C8ull
#define NIC9_QPC0_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC0_DBFIFO22_CI_UPD_ADDR_BASE 0x1000007FFD89F7D0ull
#define NIC9_QPC0_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC0_DBFIFO23_CI_UPD_ADDR_BASE 0x1000007FFD89F7D8ull
#define NIC9_QPC0_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC0_DBFIFO24_CI_UPD_ADDR_BASE 0x1000007FFD89F7E0ull
#define NIC9_QPC0_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC0_DBFIFO25_CI_UPD_ADDR_BASE 0x1000007FFD89F7E8ull
#define NIC9_QPC0_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC0_DBFIFO26_CI_UPD_ADDR_BASE 0x1000007FFD89F7F0ull
#define NIC9_QPC0_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC0_DBFIFO27_CI_UPD_ADDR_BASE 0x1000007FFD89F7F8ull
#define NIC9_QPC0_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC0_DBFIFO28_CI_UPD_ADDR_BASE 0x1000007FFD89F800ull
#define NIC9_QPC0_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC0_DBFIFO29_CI_UPD_ADDR_BASE 0x1000007FFD89F808ull
#define NIC9_QPC0_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC0_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x1000007FFD89F810ull
#define NIC9_QPC0_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x1000007FFD89F818ull
#define NIC9_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680

#define mmNIC9_QPC0_AXUSER_CONG_QUE_BASE 0x1000007FFD89FB80ull
#define NIC9_QPC0_AXUSER_CONG_QUE_MAX_OFFSET 0x5000
#define NIC9_QPC0_AXUSER_CONG_QUE_SECTION 0x6000

#define mmNIC9_QPC0_AXUSER_RXWQE_BASE 0x1000007FFD89FBE0ull
#define NIC9_QPC0_AXUSER_RXWQE_MAX_OFFSET 0x5000
#define NIC9_QPC0_AXUSER_RXWQE_SECTION 0x6000

#define mmNIC9_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x1000007FFD89FC40ull
#define NIC9_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC9_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000

#define mmNIC9_QPC0_AXUSER_DB_FIFO_BASE 0x1000007FFD89FCA0ull
#define NIC9_QPC0_AXUSER_DB_FIFO_MAX_OFFSET 0x5000
#define NIC9_QPC0_AXUSER_DB_FIFO_SECTION 0x6000

#define mmNIC9_QPC0_AXUSER_EV_QUE_LBW_INTR_BASE 0x1000007FFD89FD00ull
#define NIC9_QPC0_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000
#define NIC9_QPC0_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000

#define mmNIC9_QPC0_AXUSER_ERR_FIFO_BASE 0x1000007FFD89FD60ull
#define NIC9_QPC0_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000
#define NIC9_QPC0_AXUSER_ERR_FIFO_SECTION 0x6000

#define mmNIC9_QPC0_AXUSER_QPC_RESP_BASE 0x1000007FFD89FDC0ull
#define NIC9_QPC0_AXUSER_QPC_RESP_MAX_OFFSET 0x5000
#define NIC9_QPC0_AXUSER_QPC_RESP_SECTION 0x6000

#define mmNIC9_QPC0_AXUSER_QPC_REQ_BASE 0x1000007FFD89FE20ull
#define NIC9_QPC0_AXUSER_QPC_REQ_MAX_OFFSET 0x5000
#define NIC9_QPC0_AXUSER_QPC_REQ_SECTION 0x6000

#define mmNIC9_QPC0_SPECIAL_BASE 0x1000007FFD89FE80ull
#define NIC9_QPC0_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_QPC0_SPECIAL_SECTION 0x1800

#define mmNIC9_UMR1_0_UNSECURE_DOORBELL0_BASE 0x1000007FFD8A0000ull
#define NIC9_UMR1_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC9_UMR1_0_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC9_UMR1_0_UNSECURE_DOORBELL1_BASE 0x1000007FFD8A0080ull
#define NIC9_UMR1_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC9_UMR1_0_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC9_UMR1_0_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD8A0100ull
#define NIC9_UMR1_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMR1_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC9_UMR1_0_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD8A0180ull
#define NIC9_UMR1_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMR1_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC9_UMR1_0_SPECIAL_BASE 0x1000007FFD8A0E80ull
#define NIC9_UMR1_0_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_UMR1_0_SPECIAL_SECTION 0x1800

#define mmNIC9_UMR1_1_UNSECURE_DOORBELL0_BASE 0x1000007FFD8A1000ull
#define NIC9_UMR1_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC9_UMR1_1_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC9_UMR1_1_UNSECURE_DOORBELL1_BASE 0x1000007FFD8A1080ull
#define NIC9_UMR1_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC9_UMR1_1_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC9_UMR1_1_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD8A1100ull
#define NIC9_UMR1_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMR1_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC9_UMR1_1_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD8A1180ull
#define NIC9_UMR1_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMR1_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC9_UMR1_1_SPECIAL_BASE 0x1000007FFD8A1E80ull
#define NIC9_UMR1_1_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_UMR1_1_SPECIAL_SECTION 0x1800

#define mmNIC9_UMR1_2_UNSECURE_DOORBELL0_BASE 0x1000007FFD8A2000ull
#define NIC9_UMR1_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC9_UMR1_2_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC9_UMR1_2_UNSECURE_DOORBELL1_BASE 0x1000007FFD8A2080ull
#define NIC9_UMR1_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC9_UMR1_2_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC9_UMR1_2_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD8A2100ull
#define NIC9_UMR1_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMR1_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC9_UMR1_2_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD8A2180ull
#define NIC9_UMR1_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMR1_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC9_UMR1_2_SPECIAL_BASE 0x1000007FFD8A2E80ull
#define NIC9_UMR1_2_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_UMR1_2_SPECIAL_SECTION 0x1800

#define mmNIC9_UMR1_3_UNSECURE_DOORBELL0_BASE 0x1000007FFD8A3000ull
#define NIC9_UMR1_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC9_UMR1_3_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC9_UMR1_3_UNSECURE_DOORBELL1_BASE 0x1000007FFD8A3080ull
#define NIC9_UMR1_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC9_UMR1_3_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC9_UMR1_3_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD8A3100ull
#define NIC9_UMR1_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMR1_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC9_UMR1_3_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD8A3180ull
#define NIC9_UMR1_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMR1_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC9_UMR1_3_SPECIAL_BASE 0x1000007FFD8A3E80ull
#define NIC9_UMR1_3_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_UMR1_3_SPECIAL_SECTION 0x1800

#define mmNIC9_UMR1_4_UNSECURE_DOORBELL0_BASE 0x1000007FFD8A4000ull
#define NIC9_UMR1_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC9_UMR1_4_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC9_UMR1_4_UNSECURE_DOORBELL1_BASE 0x1000007FFD8A4080ull
#define NIC9_UMR1_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC9_UMR1_4_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC9_UMR1_4_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD8A4100ull
#define NIC9_UMR1_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMR1_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC9_UMR1_4_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD8A4180ull
#define NIC9_UMR1_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMR1_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC9_UMR1_4_SPECIAL_BASE 0x1000007FFD8A4E80ull
#define NIC9_UMR1_4_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_UMR1_4_SPECIAL_SECTION 0x1800

#define mmNIC9_UMR1_5_UNSECURE_DOORBELL0_BASE 0x1000007FFD8A5000ull
#define NIC9_UMR1_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC9_UMR1_5_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC9_UMR1_5_UNSECURE_DOORBELL1_BASE 0x1000007FFD8A5080ull
#define NIC9_UMR1_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC9_UMR1_5_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC9_UMR1_5_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD8A5100ull
#define NIC9_UMR1_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMR1_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC9_UMR1_5_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD8A5180ull
#define NIC9_UMR1_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMR1_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC9_UMR1_5_SPECIAL_BASE 0x1000007FFD8A5E80ull
#define NIC9_UMR1_5_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_UMR1_5_SPECIAL_SECTION 0x1800

#define mmNIC9_UMR1_6_UNSECURE_DOORBELL0_BASE 0x1000007FFD8A6000ull
#define NIC9_UMR1_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC9_UMR1_6_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC9_UMR1_6_UNSECURE_DOORBELL1_BASE 0x1000007FFD8A6080ull
#define NIC9_UMR1_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC9_UMR1_6_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC9_UMR1_6_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD8A6100ull
#define NIC9_UMR1_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMR1_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC9_UMR1_6_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD8A6180ull
#define NIC9_UMR1_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMR1_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC9_UMR1_6_SPECIAL_BASE 0x1000007FFD8A6E80ull
#define NIC9_UMR1_6_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_UMR1_6_SPECIAL_SECTION 0x1800

#define mmNIC9_UMR1_7_UNSECURE_DOORBELL0_BASE 0x1000007FFD8A7000ull
#define NIC9_UMR1_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC9_UMR1_7_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC9_UMR1_7_UNSECURE_DOORBELL1_BASE 0x1000007FFD8A7080ull
#define NIC9_UMR1_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC9_UMR1_7_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC9_UMR1_7_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD8A7100ull
#define NIC9_UMR1_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMR1_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC9_UMR1_7_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD8A7180ull
#define NIC9_UMR1_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMR1_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC9_UMR1_7_SPECIAL_BASE 0x1000007FFD8A7E80ull
#define NIC9_UMR1_7_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_UMR1_7_SPECIAL_SECTION 0x1800

#define mmNIC9_UMR1_8_UNSECURE_DOORBELL0_BASE 0x1000007FFD8A8000ull
#define NIC9_UMR1_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC9_UMR1_8_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC9_UMR1_8_UNSECURE_DOORBELL1_BASE 0x1000007FFD8A8080ull
#define NIC9_UMR1_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC9_UMR1_8_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC9_UMR1_8_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD8A8100ull
#define NIC9_UMR1_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMR1_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC9_UMR1_8_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD8A8180ull
#define NIC9_UMR1_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMR1_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC9_UMR1_8_SPECIAL_BASE 0x1000007FFD8A8E80ull
#define NIC9_UMR1_8_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_UMR1_8_SPECIAL_SECTION 0x1800

#define mmNIC9_UMR1_9_UNSECURE_DOORBELL0_BASE 0x1000007FFD8A9000ull
#define NIC9_UMR1_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC9_UMR1_9_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC9_UMR1_9_UNSECURE_DOORBELL1_BASE 0x1000007FFD8A9080ull
#define NIC9_UMR1_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC9_UMR1_9_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC9_UMR1_9_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD8A9100ull
#define NIC9_UMR1_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMR1_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC9_UMR1_9_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD8A9180ull
#define NIC9_UMR1_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMR1_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC9_UMR1_9_SPECIAL_BASE 0x1000007FFD8A9E80ull
#define NIC9_UMR1_9_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_UMR1_9_SPECIAL_SECTION 0x1800

#define mmNIC9_UMR1_10_UNSECURE_DOORBELL0_BASE 0x1000007FFD8AA000ull
#define NIC9_UMR1_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC9_UMR1_10_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC9_UMR1_10_UNSECURE_DOORBELL1_BASE 0x1000007FFD8AA080ull
#define NIC9_UMR1_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC9_UMR1_10_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC9_UMR1_10_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD8AA100ull
#define NIC9_UMR1_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMR1_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC9_UMR1_10_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD8AA180ull
#define NIC9_UMR1_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMR1_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC9_UMR1_10_SPECIAL_BASE 0x1000007FFD8AAE80ull
#define NIC9_UMR1_10_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_UMR1_10_SPECIAL_SECTION 0x1800

#define mmNIC9_UMR1_11_UNSECURE_DOORBELL0_BASE 0x1000007FFD8AB000ull
#define NIC9_UMR1_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC9_UMR1_11_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC9_UMR1_11_UNSECURE_DOORBELL1_BASE 0x1000007FFD8AB080ull
#define NIC9_UMR1_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC9_UMR1_11_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC9_UMR1_11_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD8AB100ull
#define NIC9_UMR1_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMR1_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC9_UMR1_11_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD8AB180ull
#define NIC9_UMR1_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMR1_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC9_UMR1_11_SPECIAL_BASE 0x1000007FFD8ABE80ull
#define NIC9_UMR1_11_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_UMR1_11_SPECIAL_SECTION 0x1800

#define mmNIC9_UMR1_12_UNSECURE_DOORBELL0_BASE 0x1000007FFD8AC000ull
#define NIC9_UMR1_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC9_UMR1_12_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC9_UMR1_12_UNSECURE_DOORBELL1_BASE 0x1000007FFD8AC080ull
#define NIC9_UMR1_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC9_UMR1_12_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC9_UMR1_12_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD8AC100ull
#define NIC9_UMR1_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMR1_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC9_UMR1_12_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD8AC180ull
#define NIC9_UMR1_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMR1_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC9_UMR1_12_SPECIAL_BASE 0x1000007FFD8ACE80ull
#define NIC9_UMR1_12_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_UMR1_12_SPECIAL_SECTION 0x1800

#define mmNIC9_UMR1_13_UNSECURE_DOORBELL0_BASE 0x1000007FFD8AD000ull
#define NIC9_UMR1_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC9_UMR1_13_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC9_UMR1_13_UNSECURE_DOORBELL1_BASE 0x1000007FFD8AD080ull
#define NIC9_UMR1_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC9_UMR1_13_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC9_UMR1_13_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD8AD100ull
#define NIC9_UMR1_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMR1_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC9_UMR1_13_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD8AD180ull
#define NIC9_UMR1_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMR1_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC9_UMR1_13_SPECIAL_BASE 0x1000007FFD8ADE80ull
#define NIC9_UMR1_13_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_UMR1_13_SPECIAL_SECTION 0x1800

#define mmNIC9_UMR1_14_UNSECURE_DOORBELL0_BASE 0x1000007FFD8AE000ull
#define NIC9_UMR1_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC9_UMR1_14_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC9_UMR1_14_UNSECURE_DOORBELL1_BASE 0x1000007FFD8AE080ull
#define NIC9_UMR1_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC9_UMR1_14_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC9_UMR1_14_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD8AE100ull
#define NIC9_UMR1_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMR1_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC9_UMR1_14_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD8AE180ull
#define NIC9_UMR1_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMR1_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC9_UMR1_14_SPECIAL_BASE 0x1000007FFD8AEE80ull
#define NIC9_UMR1_14_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_UMR1_14_SPECIAL_SECTION 0x1180

#define mmNIC9_QM_DCCM1_BASE 0x1000007FFD8B0000ull
#define NIC9_QM_DCCM1_MAX_OFFSET 0x4000
#define NIC9_QM_DCCM1_SECTION 0x8000

#define mmNIC9_QM_ARC_AUX1_BASE 0x1000007FFD8B8000ull
#define NIC9_QM_ARC_AUX1_MAX_OFFSET 0x1000
#define NIC9_QM_ARC_AUX1_SECTION 0xE800

#define mmNIC9_QM_ARC_AUX1_SPECIAL_BASE 0x1000007FFD8B8E80ull
#define NIC9_QM_ARC_AUX1_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_QM_ARC_AUX1_SPECIAL_SECTION 0x1180

#define mmNIC9_QM1_BASE 0x1000007FFD8BA000ull
#define NIC9_QM1_MAX_OFFSET 0x1000
#define NIC9_QM1_SECTION 0x9000

#define mmNIC9_QM1_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFD8BA900ull
#define NIC9_QM1_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define NIC9_QM1_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmNIC9_QM1_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFD8BA908ull
#define NIC9_QM1_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define NIC9_QM1_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmNIC9_QM1_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFD8BA910ull
#define NIC9_QM1_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define NIC9_QM1_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmNIC9_QM1_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFD8BA918ull
#define NIC9_QM1_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define NIC9_QM1_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmNIC9_QM1_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFD8BA920ull
#define NIC9_QM1_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define NIC9_QM1_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmNIC9_QM1_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFD8BA928ull
#define NIC9_QM1_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define NIC9_QM1_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmNIC9_QM1_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFD8BA930ull
#define NIC9_QM1_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define NIC9_QM1_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmNIC9_QM1_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFD8BA938ull
#define NIC9_QM1_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define NIC9_QM1_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmNIC9_QM1_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFD8BA940ull
#define NIC9_QM1_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define NIC9_QM1_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmNIC9_QM1_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFD8BA948ull
#define NIC9_QM1_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define NIC9_QM1_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmNIC9_QM1_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFD8BA950ull
#define NIC9_QM1_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define NIC9_QM1_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmNIC9_QM1_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFD8BA958ull
#define NIC9_QM1_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define NIC9_QM1_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmNIC9_QM1_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFD8BA960ull
#define NIC9_QM1_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define NIC9_QM1_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmNIC9_QM1_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFD8BA968ull
#define NIC9_QM1_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define NIC9_QM1_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmNIC9_QM1_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFD8BA970ull
#define NIC9_QM1_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define NIC9_QM1_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmNIC9_QM1_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFD8BA978ull
#define NIC9_QM1_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define NIC9_QM1_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmNIC9_QM1_AXUSER_SECURED_BASE 0x1000007FFD8BAB00ull
#define NIC9_QM1_AXUSER_SECURED_MAX_OFFSET 0x5000
#define NIC9_QM1_AXUSER_SECURED_SECTION 0x8000

#define mmNIC9_QM1_AXUSER_NONSECURED_BASE 0x1000007FFD8BAB80ull
#define NIC9_QM1_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define NIC9_QM1_AXUSER_NONSECURED_SECTION 0x8000

#define mmNIC9_QM1_DBG_HBW_BASE 0x1000007FFD8BAC00ull
#define NIC9_QM1_DBG_HBW_MAX_OFFSET 0x5800
#define NIC9_QM1_DBG_HBW_SECTION 0x8000

#define mmNIC9_QM1_DBG_LBW_BASE 0x1000007FFD8BAC80ull
#define NIC9_QM1_DBG_LBW_MAX_OFFSET 0x5800
#define NIC9_QM1_DBG_LBW_SECTION 0x1000

#define mmNIC9_QM1_CGM_BASE 0x1000007FFD8BAD80ull
#define NIC9_QM1_CGM_MAX_OFFSET 0xC000
#define NIC9_QM1_CGM_SECTION 0x1000

#define mmNIC9_QM1_SPECIAL_BASE 0x1000007FFD8BAE80ull
#define NIC9_QM1_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_QM1_SPECIAL_SECTION 0x4180

#define mmNIC9_QPC1_BASE 0x1000007FFD8BF000ull
#define NIC9_QPC1_MAX_OFFSET 0x1000
#define NIC9_QPC1_SECTION 0x7200

#define mmNIC9_QPC1_DBFIFO0_CI_UPD_ADDR_BASE 0x1000007FFD8BF720ull
#define NIC9_QPC1_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC1_DBFIFO1_CI_UPD_ADDR_BASE 0x1000007FFD8BF728ull
#define NIC9_QPC1_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC1_DBFIFO2_CI_UPD_ADDR_BASE 0x1000007FFD8BF730ull
#define NIC9_QPC1_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC1_DBFIFO3_CI_UPD_ADDR_BASE 0x1000007FFD8BF738ull
#define NIC9_QPC1_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC1_DBFIFO4_CI_UPD_ADDR_BASE 0x1000007FFD8BF740ull
#define NIC9_QPC1_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC1_DBFIFO5_CI_UPD_ADDR_BASE 0x1000007FFD8BF748ull
#define NIC9_QPC1_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC1_DBFIFO6_CI_UPD_ADDR_BASE 0x1000007FFD8BF750ull
#define NIC9_QPC1_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC1_DBFIFO7_CI_UPD_ADDR_BASE 0x1000007FFD8BF758ull
#define NIC9_QPC1_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC1_DBFIFO8_CI_UPD_ADDR_BASE 0x1000007FFD8BF760ull
#define NIC9_QPC1_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC1_DBFIFO9_CI_UPD_ADDR_BASE 0x1000007FFD8BF768ull
#define NIC9_QPC1_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC1_DBFIFO10_CI_UPD_ADDR_BASE 0x1000007FFD8BF770ull
#define NIC9_QPC1_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC1_DBFIFO11_CI_UPD_ADDR_BASE 0x1000007FFD8BF778ull
#define NIC9_QPC1_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC1_DBFIFO12_CI_UPD_ADDR_BASE 0x1000007FFD8BF780ull
#define NIC9_QPC1_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC1_DBFIFO13_CI_UPD_ADDR_BASE 0x1000007FFD8BF788ull
#define NIC9_QPC1_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC1_DBFIFO14_CI_UPD_ADDR_BASE 0x1000007FFD8BF790ull
#define NIC9_QPC1_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC1_DBFIFO15_CI_UPD_ADDR_BASE 0x1000007FFD8BF798ull
#define NIC9_QPC1_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC1_DBFIFO16_CI_UPD_ADDR_BASE 0x1000007FFD8BF7A0ull
#define NIC9_QPC1_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC1_DBFIFO17_CI_UPD_ADDR_BASE 0x1000007FFD8BF7A8ull
#define NIC9_QPC1_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC1_DBFIFO18_CI_UPD_ADDR_BASE 0x1000007FFD8BF7B0ull
#define NIC9_QPC1_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC1_DBFIFO19_CI_UPD_ADDR_BASE 0x1000007FFD8BF7B8ull
#define NIC9_QPC1_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC1_DBFIFO20_CI_UPD_ADDR_BASE 0x1000007FFD8BF7C0ull
#define NIC9_QPC1_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC1_DBFIFO21_CI_UPD_ADDR_BASE 0x1000007FFD8BF7C8ull
#define NIC9_QPC1_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC1_DBFIFO22_CI_UPD_ADDR_BASE 0x1000007FFD8BF7D0ull
#define NIC9_QPC1_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC1_DBFIFO23_CI_UPD_ADDR_BASE 0x1000007FFD8BF7D8ull
#define NIC9_QPC1_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC1_DBFIFO24_CI_UPD_ADDR_BASE 0x1000007FFD8BF7E0ull
#define NIC9_QPC1_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC1_DBFIFO25_CI_UPD_ADDR_BASE 0x1000007FFD8BF7E8ull
#define NIC9_QPC1_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC1_DBFIFO26_CI_UPD_ADDR_BASE 0x1000007FFD8BF7F0ull
#define NIC9_QPC1_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC1_DBFIFO27_CI_UPD_ADDR_BASE 0x1000007FFD8BF7F8ull
#define NIC9_QPC1_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC1_DBFIFO28_CI_UPD_ADDR_BASE 0x1000007FFD8BF800ull
#define NIC9_QPC1_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC1_DBFIFO29_CI_UPD_ADDR_BASE 0x1000007FFD8BF808ull
#define NIC9_QPC1_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC1_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x1000007FFD8BF810ull
#define NIC9_QPC1_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC9_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x1000007FFD8BF818ull
#define NIC9_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680

#define mmNIC9_QPC1_AXUSER_CONG_QUE_BASE 0x1000007FFD8BFB80ull
#define NIC9_QPC1_AXUSER_CONG_QUE_MAX_OFFSET 0x5000
#define NIC9_QPC1_AXUSER_CONG_QUE_SECTION 0x6000

#define mmNIC9_QPC1_AXUSER_RXWQE_BASE 0x1000007FFD8BFBE0ull
#define NIC9_QPC1_AXUSER_RXWQE_MAX_OFFSET 0x5000
#define NIC9_QPC1_AXUSER_RXWQE_SECTION 0x6000

#define mmNIC9_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x1000007FFD8BFC40ull
#define NIC9_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC9_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000

#define mmNIC9_QPC1_AXUSER_DB_FIFO_BASE 0x1000007FFD8BFCA0ull
#define NIC9_QPC1_AXUSER_DB_FIFO_MAX_OFFSET 0x5000
#define NIC9_QPC1_AXUSER_DB_FIFO_SECTION 0x6000

#define mmNIC9_QPC1_AXUSER_EV_QUE_LBW_INTR_BASE 0x1000007FFD8BFD00ull
#define NIC9_QPC1_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000
#define NIC9_QPC1_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000

#define mmNIC9_QPC1_AXUSER_ERR_FIFO_BASE 0x1000007FFD8BFD60ull
#define NIC9_QPC1_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000
#define NIC9_QPC1_AXUSER_ERR_FIFO_SECTION 0x6000

#define mmNIC9_QPC1_AXUSER_QPC_RESP_BASE 0x1000007FFD8BFDC0ull
#define NIC9_QPC1_AXUSER_QPC_RESP_MAX_OFFSET 0x5000
#define NIC9_QPC1_AXUSER_QPC_RESP_SECTION 0x6000

#define mmNIC9_QPC1_AXUSER_QPC_REQ_BASE 0x1000007FFD8BFE20ull
#define NIC9_QPC1_AXUSER_QPC_REQ_MAX_OFFSET 0x5000
#define NIC9_QPC1_AXUSER_QPC_REQ_SECTION 0x6000

#define mmNIC9_QPC1_SPECIAL_BASE 0x1000007FFD8BFE80ull
#define NIC9_QPC1_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_QPC1_SPECIAL_SECTION 0x8180

#define mmNIC9_TMR_BASE 0x1000007FFD8C8000ull
#define NIC9_TMR_MAX_OFFSET 0x1000
#define NIC9_TMR_SECTION 0xD600

#define mmNIC9_TMR_AXUSER_TMR_FREE_LIST_BASE 0x1000007FFD8C8D60ull
#define NIC9_TMR_AXUSER_TMR_FREE_LIST_MAX_OFFSET 0x5000
#define NIC9_TMR_AXUSER_TMR_FREE_LIST_SECTION 0x6000

#define mmNIC9_TMR_AXUSER_TMR_FIFO_BASE 0x1000007FFD8C8DC0ull
#define NIC9_TMR_AXUSER_TMR_FIFO_MAX_OFFSET 0x5000
#define NIC9_TMR_AXUSER_TMR_FIFO_SECTION 0x6000

#define mmNIC9_TMR_AXUSER_TMR_FSM_BASE 0x1000007FFD8C8E20ull
#define NIC9_TMR_AXUSER_TMR_FSM_MAX_OFFSET 0x5000
#define NIC9_TMR_AXUSER_TMR_FSM_SECTION 0x6000

#define mmNIC9_TMR_SPECIAL_BASE 0x1000007FFD8C8E80ull
#define NIC9_TMR_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_TMR_SPECIAL_SECTION 0x1800

#define mmNIC9_RXB_CORE_BASE 0x1000007FFD8C9000ull
#define NIC9_RXB_CORE_MAX_OFFSET 0x1000
#define NIC9_RXB_CORE_SECTION 0x6100

#define mmNIC9_RXB_CORE_SCT_AWUSER_BASE 0x1000007FFD8C9610ull
#define NIC9_RXB_CORE_SCT_AWUSER_MAX_OFFSET 0x5000
#define NIC9_RXB_CORE_SCT_AWUSER_SECTION 0x8700

#define mmNIC9_RXB_CORE_SPECIAL_BASE 0x1000007FFD8C9E80ull
#define NIC9_RXB_CORE_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_RXB_CORE_SPECIAL_SECTION 0x1800

#define mmNIC9_RXE0_BASE 0x1000007FFD8CA000ull
#define NIC9_RXE0_MAX_OFFSET 0x1000
#define NIC9_RXE0_SECTION 0x9000

#define mmNIC9_RXE0_WQE_ARUSER_BASE 0x1000007FFD8CA900ull
#define NIC9_RXE0_WQE_ARUSER_MAX_OFFSET 0x5000
#define NIC9_RXE0_WQE_ARUSER_SECTION 0x5800

#define mmNIC9_RXE0_SPECIAL_BASE 0x1000007FFD8CAE80ull
#define NIC9_RXE0_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_RXE0_SPECIAL_SECTION 0x1800

#define mmNIC9_RXE1_BASE 0x1000007FFD8CB000ull
#define NIC9_RXE1_MAX_OFFSET 0x1000
#define NIC9_RXE1_SECTION 0x9000

#define mmNIC9_RXE1_WQE_ARUSER_BASE 0x1000007FFD8CB900ull
#define NIC9_RXE1_WQE_ARUSER_MAX_OFFSET 0x5000
#define NIC9_RXE1_WQE_ARUSER_SECTION 0x5800

#define mmNIC9_RXE1_SPECIAL_BASE 0x1000007FFD8CBE80ull
#define NIC9_RXE1_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_RXE1_SPECIAL_SECTION 0x1800

#define mmNIC9_RXE0_AXUSER_AXUSER_CQ0_BASE 0x1000007FFD8CC000ull
#define NIC9_RXE0_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000
#define NIC9_RXE0_AXUSER_AXUSER_CQ0_SECTION 0x5000

#define mmNIC9_RXE0_AXUSER_AXUSER_CQ1_BASE 0x1000007FFD8CC050ull
#define NIC9_RXE0_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000
#define NIC9_RXE0_AXUSER_AXUSER_CQ1_SECTION 0x5000

#define mmNIC9_RXE0_AXUSER_AXUSER_CQ2_BASE 0x1000007FFD8CC0A0ull
#define NIC9_RXE0_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000
#define NIC9_RXE0_AXUSER_AXUSER_CQ2_SECTION 0x5000

#define mmNIC9_RXE0_AXUSER_AXUSER_CQ3_BASE 0x1000007FFD8CC0F0ull
#define NIC9_RXE0_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000
#define NIC9_RXE0_AXUSER_AXUSER_CQ3_SECTION 0x5000

#define mmNIC9_RXE0_AXUSER_AXUSER_CQ4_BASE 0x1000007FFD8CC140ull
#define NIC9_RXE0_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000
#define NIC9_RXE0_AXUSER_AXUSER_CQ4_SECTION 0x5000

#define mmNIC9_RXE0_AXUSER_AXUSER_CQ5_BASE 0x1000007FFD8CC190ull
#define NIC9_RXE0_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000
#define NIC9_RXE0_AXUSER_AXUSER_CQ5_SECTION 0x5000

#define mmNIC9_RXE0_AXUSER_AXUSER_CQ6_BASE 0x1000007FFD8CC1E0ull
#define NIC9_RXE0_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000
#define NIC9_RXE0_AXUSER_AXUSER_CQ6_SECTION 0x5000

#define mmNIC9_RXE0_AXUSER_AXUSER_CQ7_BASE 0x1000007FFD8CC230ull
#define NIC9_RXE0_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000
#define NIC9_RXE0_AXUSER_AXUSER_CQ7_SECTION 0x5000

#define mmNIC9_RXE0_AXUSER_AXUSER_CQ8_BASE 0x1000007FFD8CC280ull
#define NIC9_RXE0_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000
#define NIC9_RXE0_AXUSER_AXUSER_CQ8_SECTION 0x5000

#define mmNIC9_RXE0_AXUSER_AXUSER_CQ9_BASE 0x1000007FFD8CC2D0ull
#define NIC9_RXE0_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000
#define NIC9_RXE0_AXUSER_AXUSER_CQ9_SECTION 0x5000

#define mmNIC9_RXE0_AXUSER_AXUSER_CQ10_BASE 0x1000007FFD8CC320ull
#define NIC9_RXE0_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000
#define NIC9_RXE0_AXUSER_AXUSER_CQ10_SECTION 0x5000

#define mmNIC9_RXE0_AXUSER_AXUSER_CQ11_BASE 0x1000007FFD8CC370ull
#define NIC9_RXE0_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000
#define NIC9_RXE0_AXUSER_AXUSER_CQ11_SECTION 0x5000

#define mmNIC9_RXE0_AXUSER_AXUSER_CQ12_BASE 0x1000007FFD8CC3C0ull
#define NIC9_RXE0_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000
#define NIC9_RXE0_AXUSER_AXUSER_CQ12_SECTION 0x5000

#define mmNIC9_RXE0_AXUSER_AXUSER_CQ13_BASE 0x1000007FFD8CC410ull
#define NIC9_RXE0_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000
#define NIC9_RXE0_AXUSER_AXUSER_CQ13_SECTION 0x5000

#define mmNIC9_RXE0_AXUSER_AXUSER_CQ14_BASE 0x1000007FFD8CC460ull
#define NIC9_RXE0_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000
#define NIC9_RXE0_AXUSER_AXUSER_CQ14_SECTION 0x5000

#define mmNIC9_RXE0_AXUSER_AXUSER_CQ15_BASE 0x1000007FFD8CC4B0ull
#define NIC9_RXE0_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000
#define NIC9_RXE0_AXUSER_AXUSER_CQ15_SECTION 0x5000

#define mmNIC9_RXE0_AXUSER_AXUSER_CQ16_BASE 0x1000007FFD8CC500ull
#define NIC9_RXE0_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000
#define NIC9_RXE0_AXUSER_AXUSER_CQ16_SECTION 0x5000

#define mmNIC9_RXE0_AXUSER_AXUSER_CQ17_BASE 0x1000007FFD8CC550ull
#define NIC9_RXE0_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000
#define NIC9_RXE0_AXUSER_AXUSER_CQ17_SECTION 0x5000

#define mmNIC9_RXE0_AXUSER_AXUSER_CQ18_BASE 0x1000007FFD8CC5A0ull
#define NIC9_RXE0_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000
#define NIC9_RXE0_AXUSER_AXUSER_CQ18_SECTION 0x5000

#define mmNIC9_RXE0_AXUSER_AXUSER_CQ19_BASE 0x1000007FFD8CC5F0ull
#define NIC9_RXE0_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000
#define NIC9_RXE0_AXUSER_AXUSER_CQ19_SECTION 0x5000

#define mmNIC9_RXE0_AXUSER_AXUSER_CQ20_BASE 0x1000007FFD8CC640ull
#define NIC9_RXE0_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000
#define NIC9_RXE0_AXUSER_AXUSER_CQ20_SECTION 0x5000

#define mmNIC9_RXE0_AXUSER_AXUSER_CQ21_BASE 0x1000007FFD8CC690ull
#define NIC9_RXE0_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000
#define NIC9_RXE0_AXUSER_AXUSER_CQ21_SECTION 0x5000

#define mmNIC9_RXE0_AXUSER_AXUSER_CQ22_BASE 0x1000007FFD8CC6E0ull
#define NIC9_RXE0_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000
#define NIC9_RXE0_AXUSER_AXUSER_CQ22_SECTION 0x5000

#define mmNIC9_RXE0_AXUSER_AXUSER_CQ23_BASE 0x1000007FFD8CC730ull
#define NIC9_RXE0_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000
#define NIC9_RXE0_AXUSER_AXUSER_CQ23_SECTION 0x5000

#define mmNIC9_RXE0_AXUSER_AXUSER_CQ24_BASE 0x1000007FFD8CC780ull
#define NIC9_RXE0_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000
#define NIC9_RXE0_AXUSER_AXUSER_CQ24_SECTION 0x5000

#define mmNIC9_RXE0_AXUSER_AXUSER_CQ25_BASE 0x1000007FFD8CC7D0ull
#define NIC9_RXE0_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000
#define NIC9_RXE0_AXUSER_AXUSER_CQ25_SECTION 0x5000

#define mmNIC9_RXE0_AXUSER_AXUSER_CQ26_BASE 0x1000007FFD8CC820ull
#define NIC9_RXE0_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000
#define NIC9_RXE0_AXUSER_AXUSER_CQ26_SECTION 0x5000

#define mmNIC9_RXE0_AXUSER_AXUSER_CQ27_BASE 0x1000007FFD8CC870ull
#define NIC9_RXE0_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000
#define NIC9_RXE0_AXUSER_AXUSER_CQ27_SECTION 0x5000

#define mmNIC9_RXE0_AXUSER_AXUSER_CQ28_BASE 0x1000007FFD8CC8C0ull
#define NIC9_RXE0_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000
#define NIC9_RXE0_AXUSER_AXUSER_CQ28_SECTION 0x5000

#define mmNIC9_RXE0_AXUSER_AXUSER_CQ29_BASE 0x1000007FFD8CC910ull
#define NIC9_RXE0_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000
#define NIC9_RXE0_AXUSER_AXUSER_CQ29_SECTION 0x5000

#define mmNIC9_RXE0_AXUSER_AXUSER_CQ30_BASE 0x1000007FFD8CC960ull
#define NIC9_RXE0_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000
#define NIC9_RXE0_AXUSER_AXUSER_CQ30_SECTION 0x5000

#define mmNIC9_RXE0_AXUSER_AXUSER_CQ31_BASE 0x1000007FFD8CC9B0ull
#define NIC9_RXE0_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000
#define NIC9_RXE0_AXUSER_AXUSER_CQ31_SECTION 0x4D00

#define mmNIC9_RXE0_AXUSER_SPECIAL_BASE 0x1000007FFD8CCE80ull
#define NIC9_RXE0_AXUSER_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_RXE0_AXUSER_SPECIAL_SECTION 0x1800

#define mmNIC9_RXE1_AXUSER_AXUSER_CQ0_BASE 0x1000007FFD8CD000ull
#define NIC9_RXE1_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000
#define NIC9_RXE1_AXUSER_AXUSER_CQ0_SECTION 0x5000

#define mmNIC9_RXE1_AXUSER_AXUSER_CQ1_BASE 0x1000007FFD8CD050ull
#define NIC9_RXE1_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000
#define NIC9_RXE1_AXUSER_AXUSER_CQ1_SECTION 0x5000

#define mmNIC9_RXE1_AXUSER_AXUSER_CQ2_BASE 0x1000007FFD8CD0A0ull
#define NIC9_RXE1_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000
#define NIC9_RXE1_AXUSER_AXUSER_CQ2_SECTION 0x5000

#define mmNIC9_RXE1_AXUSER_AXUSER_CQ3_BASE 0x1000007FFD8CD0F0ull
#define NIC9_RXE1_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000
#define NIC9_RXE1_AXUSER_AXUSER_CQ3_SECTION 0x5000

#define mmNIC9_RXE1_AXUSER_AXUSER_CQ4_BASE 0x1000007FFD8CD140ull
#define NIC9_RXE1_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000
#define NIC9_RXE1_AXUSER_AXUSER_CQ4_SECTION 0x5000

#define mmNIC9_RXE1_AXUSER_AXUSER_CQ5_BASE 0x1000007FFD8CD190ull
#define NIC9_RXE1_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000
#define NIC9_RXE1_AXUSER_AXUSER_CQ5_SECTION 0x5000

#define mmNIC9_RXE1_AXUSER_AXUSER_CQ6_BASE 0x1000007FFD8CD1E0ull
#define NIC9_RXE1_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000
#define NIC9_RXE1_AXUSER_AXUSER_CQ6_SECTION 0x5000

#define mmNIC9_RXE1_AXUSER_AXUSER_CQ7_BASE 0x1000007FFD8CD230ull
#define NIC9_RXE1_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000
#define NIC9_RXE1_AXUSER_AXUSER_CQ7_SECTION 0x5000

#define mmNIC9_RXE1_AXUSER_AXUSER_CQ8_BASE 0x1000007FFD8CD280ull
#define NIC9_RXE1_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000
#define NIC9_RXE1_AXUSER_AXUSER_CQ8_SECTION 0x5000

#define mmNIC9_RXE1_AXUSER_AXUSER_CQ9_BASE 0x1000007FFD8CD2D0ull
#define NIC9_RXE1_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000
#define NIC9_RXE1_AXUSER_AXUSER_CQ9_SECTION 0x5000

#define mmNIC9_RXE1_AXUSER_AXUSER_CQ10_BASE 0x1000007FFD8CD320ull
#define NIC9_RXE1_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000
#define NIC9_RXE1_AXUSER_AXUSER_CQ10_SECTION 0x5000

#define mmNIC9_RXE1_AXUSER_AXUSER_CQ11_BASE 0x1000007FFD8CD370ull
#define NIC9_RXE1_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000
#define NIC9_RXE1_AXUSER_AXUSER_CQ11_SECTION 0x5000

#define mmNIC9_RXE1_AXUSER_AXUSER_CQ12_BASE 0x1000007FFD8CD3C0ull
#define NIC9_RXE1_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000
#define NIC9_RXE1_AXUSER_AXUSER_CQ12_SECTION 0x5000

#define mmNIC9_RXE1_AXUSER_AXUSER_CQ13_BASE 0x1000007FFD8CD410ull
#define NIC9_RXE1_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000
#define NIC9_RXE1_AXUSER_AXUSER_CQ13_SECTION 0x5000

#define mmNIC9_RXE1_AXUSER_AXUSER_CQ14_BASE 0x1000007FFD8CD460ull
#define NIC9_RXE1_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000
#define NIC9_RXE1_AXUSER_AXUSER_CQ14_SECTION 0x5000

#define mmNIC9_RXE1_AXUSER_AXUSER_CQ15_BASE 0x1000007FFD8CD4B0ull
#define NIC9_RXE1_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000
#define NIC9_RXE1_AXUSER_AXUSER_CQ15_SECTION 0x5000

#define mmNIC9_RXE1_AXUSER_AXUSER_CQ16_BASE 0x1000007FFD8CD500ull
#define NIC9_RXE1_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000
#define NIC9_RXE1_AXUSER_AXUSER_CQ16_SECTION 0x5000

#define mmNIC9_RXE1_AXUSER_AXUSER_CQ17_BASE 0x1000007FFD8CD550ull
#define NIC9_RXE1_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000
#define NIC9_RXE1_AXUSER_AXUSER_CQ17_SECTION 0x5000

#define mmNIC9_RXE1_AXUSER_AXUSER_CQ18_BASE 0x1000007FFD8CD5A0ull
#define NIC9_RXE1_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000
#define NIC9_RXE1_AXUSER_AXUSER_CQ18_SECTION 0x5000

#define mmNIC9_RXE1_AXUSER_AXUSER_CQ19_BASE 0x1000007FFD8CD5F0ull
#define NIC9_RXE1_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000
#define NIC9_RXE1_AXUSER_AXUSER_CQ19_SECTION 0x5000

#define mmNIC9_RXE1_AXUSER_AXUSER_CQ20_BASE 0x1000007FFD8CD640ull
#define NIC9_RXE1_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000
#define NIC9_RXE1_AXUSER_AXUSER_CQ20_SECTION 0x5000

#define mmNIC9_RXE1_AXUSER_AXUSER_CQ21_BASE 0x1000007FFD8CD690ull
#define NIC9_RXE1_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000
#define NIC9_RXE1_AXUSER_AXUSER_CQ21_SECTION 0x5000

#define mmNIC9_RXE1_AXUSER_AXUSER_CQ22_BASE 0x1000007FFD8CD6E0ull
#define NIC9_RXE1_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000
#define NIC9_RXE1_AXUSER_AXUSER_CQ22_SECTION 0x5000

#define mmNIC9_RXE1_AXUSER_AXUSER_CQ23_BASE 0x1000007FFD8CD730ull
#define NIC9_RXE1_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000
#define NIC9_RXE1_AXUSER_AXUSER_CQ23_SECTION 0x5000

#define mmNIC9_RXE1_AXUSER_AXUSER_CQ24_BASE 0x1000007FFD8CD780ull
#define NIC9_RXE1_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000
#define NIC9_RXE1_AXUSER_AXUSER_CQ24_SECTION 0x5000

#define mmNIC9_RXE1_AXUSER_AXUSER_CQ25_BASE 0x1000007FFD8CD7D0ull
#define NIC9_RXE1_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000
#define NIC9_RXE1_AXUSER_AXUSER_CQ25_SECTION 0x5000

#define mmNIC9_RXE1_AXUSER_AXUSER_CQ26_BASE 0x1000007FFD8CD820ull
#define NIC9_RXE1_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000
#define NIC9_RXE1_AXUSER_AXUSER_CQ26_SECTION 0x5000

#define mmNIC9_RXE1_AXUSER_AXUSER_CQ27_BASE 0x1000007FFD8CD870ull
#define NIC9_RXE1_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000
#define NIC9_RXE1_AXUSER_AXUSER_CQ27_SECTION 0x5000

#define mmNIC9_RXE1_AXUSER_AXUSER_CQ28_BASE 0x1000007FFD8CD8C0ull
#define NIC9_RXE1_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000
#define NIC9_RXE1_AXUSER_AXUSER_CQ28_SECTION 0x5000

#define mmNIC9_RXE1_AXUSER_AXUSER_CQ29_BASE 0x1000007FFD8CD910ull
#define NIC9_RXE1_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000
#define NIC9_RXE1_AXUSER_AXUSER_CQ29_SECTION 0x5000

#define mmNIC9_RXE1_AXUSER_AXUSER_CQ30_BASE 0x1000007FFD8CD960ull
#define NIC9_RXE1_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000
#define NIC9_RXE1_AXUSER_AXUSER_CQ30_SECTION 0x5000

#define mmNIC9_RXE1_AXUSER_AXUSER_CQ31_BASE 0x1000007FFD8CD9B0ull
#define NIC9_RXE1_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000
#define NIC9_RXE1_AXUSER_AXUSER_CQ31_SECTION 0x4D00

#define mmNIC9_RXE1_AXUSER_SPECIAL_BASE 0x1000007FFD8CDE80ull
#define NIC9_RXE1_AXUSER_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_RXE1_AXUSER_SPECIAL_SECTION 0x2180

#define mmNIC9_TXS0_BASE 0x1000007FFD8D0000ull
#define NIC9_TXS0_MAX_OFFSET 0x1000
#define NIC9_TXS0_SECTION 0xE800

#define mmNIC9_TXS0_SPECIAL_BASE 0x1000007FFD8D0E80ull
#define NIC9_TXS0_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_TXS0_SPECIAL_SECTION 0x1800

#define mmNIC9_TXS1_BASE 0x1000007FFD8D1000ull
#define NIC9_TXS1_MAX_OFFSET 0x1000
#define NIC9_TXS1_SECTION 0xE800

#define mmNIC9_TXS1_SPECIAL_BASE 0x1000007FFD8D1E80ull
#define NIC9_TXS1_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_TXS1_SPECIAL_SECTION 0x1800

#define mmNIC9_TXE0_BASE 0x1000007FFD8D2000ull
#define NIC9_TXE0_MAX_OFFSET 0x1000
#define NIC9_TXE0_SECTION 0xE800

#define mmNIC9_TXE0_SPECIAL_BASE 0x1000007FFD8D2E80ull
#define NIC9_TXE0_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_TXE0_SPECIAL_SECTION 0x1800

#define mmNIC9_TXE1_BASE 0x1000007FFD8D3000ull
#define NIC9_TXE1_MAX_OFFSET 0x1000
#define NIC9_TXE1_SECTION 0xE800

#define mmNIC9_TXE1_SPECIAL_BASE 0x1000007FFD8D3E80ull
#define NIC9_TXE1_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_TXE1_SPECIAL_SECTION 0x1800

#define mmNIC9_TXB_BASE 0x1000007FFD8D4000ull
#define NIC9_TXB_MAX_OFFSET 0x1000
#define NIC9_TXB_SECTION 0xE800

#define mmNIC9_TXB_SPECIAL_BASE 0x1000007FFD8D4E80ull
#define NIC9_TXB_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_TXB_SPECIAL_SECTION 0x1800

#define mmNIC9_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFD8D5000ull
#define NIC9_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define NIC9_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmNIC9_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFD8D5200ull
#define NIC9_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define NIC9_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmNIC9_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFD8D5400ull
#define NIC9_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define NIC9_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmNIC9_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFD8D5600ull
#define NIC9_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define NIC9_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmNIC9_MSTR_IF_E2E_CRDT_BASE 0x1000007FFD8D5800ull
#define NIC9_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define NIC9_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmNIC9_MSTR_IF_AXUSER_BASE 0x1000007FFD8D5A80ull
#define NIC9_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define NIC9_MSTR_IF_AXUSER_SECTION 0x8000

#define mmNIC9_MSTR_IF_DBG_HBW_BASE 0x1000007FFD8D5B00ull
#define NIC9_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define NIC9_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmNIC9_MSTR_IF_DBG_LBW_BASE 0x1000007FFD8D5B80ull
#define NIC9_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define NIC9_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmNIC9_MSTR_IF_CORE_HBW_BASE 0x1000007FFD8D5C00ull
#define NIC9_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define NIC9_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmNIC9_MSTR_IF_CORE_LBW_BASE 0x1000007FFD8D5D80ull
#define NIC9_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define NIC9_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmNIC9_MSTR_IF_SPECIAL_BASE 0x1000007FFD8D5E80ull
#define NIC9_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmNIC9_TX_AXUSER_BASE 0x1000007FFD8D6000ull
#define NIC9_TX_AXUSER_MAX_OFFSET 0x5000
#define NIC9_TX_AXUSER_SECTION 0x2000

#define mmNIC9_SERDES0_BASE 0x1000007FFD8D8000ull
#define NIC9_SERDES0_MAX_OFFSET 0x3E40
#define NIC9_SERDES0_SECTION 0x4000

#define mmNIC9_SERDES1_BASE 0x1000007FFD8DC000ull
#define NIC9_SERDES1_MAX_OFFSET 0x3E40
#define NIC9_SERDES1_SECTION 0x4000

#define mmNIC9_PHY_BASE 0x1000007FFD8E0000ull
#define NIC9_PHY_MAX_OFFSET 0x1000
#define NIC9_PHY_SECTION 0xE800

#define mmNIC9_PHY_SPECIAL_BASE 0x1000007FFD8E0E80ull
#define NIC9_PHY_SPECIAL_MAX_OFFSET 0x1800
#define NIC9_PHY_SPECIAL_SECTION 0x7180

#define mmPRT9_MAC_AUX_BASE 0x1000007FFD8E8000ull
#define PRT9_MAC_AUX_MAX_OFFSET 0x1000
#define PRT9_MAC_AUX_SECTION 0xE800

#define mmPRT9_MAC_AUX_SPECIAL_BASE 0x1000007FFD8E8E80ull
#define PRT9_MAC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define PRT9_MAC_AUX_SPECIAL_SECTION 0x1800

#define mmPRT9_MAC_CORE_BASE 0x1000007FFD8E9000ull
#define PRT9_MAC_CORE_MAX_OFFSET 0x1000
#define PRT9_MAC_CORE_SECTION 0xE800

#define mmPRT9_MAC_CORE_SPECIAL_BASE 0x1000007FFD8E9E80ull
#define PRT9_MAC_CORE_SPECIAL_MAX_OFFSET 0x1800
#define PRT9_MAC_CORE_SPECIAL_SECTION 0x1800

#define mmNIC9_MAC_RS_FEC_BASE 0x1000007FFD8EA000ull
#define NIC9_MAC_RS_FEC_MAX_OFFSET 0x2DC0
#define NIC9_MAC_RS_FEC_SECTION 0x1000

#define mmNIC9_MAC_GLOB_STAT_NIC_MAC_STAT_BASE 0x1000007FFD8EB000ull
#define NIC9_MAC_GLOB_STAT_NIC_MAC_STAT_MAX_OFFSET 0x4D00
#define NIC9_MAC_GLOB_STAT_NIC_MAC_STAT_SECTION 0x8000

#define mmNIC9_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_BASE 0x1000007FFD8EB800ull
#define NIC9_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_MAX_OFFSET 0x1EC0
#define NIC9_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_SECTION 0x8000

#define mmNIC9_MAC_CH0_MAC_PCS_BASE 0x1000007FFD8EC000ull
#define NIC9_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC9_MAC_CH0_MAC_PCS_SECTION 0x4000

#define mmNIC9_MAC_CH0_MAC_128_BASE 0x1000007FFD8EC400ull
#define NIC9_MAC_CH0_MAC_128_MAX_OFFSET 0xA400
#define NIC9_MAC_CH0_MAC_128_SECTION 0x4000

#define mmNIC9_MAC_CH0_MAC_AN_BASE 0x1000007FFD8EC800ull
#define NIC9_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400
#define NIC9_MAC_CH0_MAC_AN_SECTION 0x8000

#define mmNIC9_MAC_CH1_MAC_PCS_BASE 0x1000007FFD8ED000ull
#define NIC9_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC9_MAC_CH1_MAC_PCS_SECTION 0x4000

#define mmNIC9_MAC_CH1_MAC_128_BASE 0x1000007FFD8ED400ull
#define NIC9_MAC_CH1_MAC_128_MAX_OFFSET 0xA400
#define NIC9_MAC_CH1_MAC_128_SECTION 0x4000

#define mmNIC9_MAC_CH1_MAC_AN_BASE 0x1000007FFD8ED800ull
#define NIC9_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400
#define NIC9_MAC_CH1_MAC_AN_SECTION 0x8000

#define mmNIC9_MAC_CH2_MAC_PCS_BASE 0x1000007FFD8EE000ull
#define NIC9_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC9_MAC_CH2_MAC_PCS_SECTION 0x4000

#define mmNIC9_MAC_CH2_MAC_128_BASE 0x1000007FFD8EE400ull
#define NIC9_MAC_CH2_MAC_128_MAX_OFFSET 0xA400
#define NIC9_MAC_CH2_MAC_128_SECTION 0x4000

#define mmNIC9_MAC_CH2_MAC_AN_BASE 0x1000007FFD8EE800ull
#define NIC9_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400
#define NIC9_MAC_CH2_MAC_AN_SECTION 0x8000

#define mmNIC9_MAC_CH3_MAC_PCS_BASE 0x1000007FFD8EF000ull
#define NIC9_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC9_MAC_CH3_MAC_PCS_SECTION 0x4000

#define mmNIC9_MAC_CH3_MAC_128_BASE 0x1000007FFD8EF400ull
#define NIC9_MAC_CH3_MAC_128_MAX_OFFSET 0xA400
#define NIC9_MAC_CH3_MAC_128_SECTION 0x4000

#define mmNIC9_MAC_CH3_MAC_AN_BASE 0x1000007FFD8EF800ull
#define NIC9_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400
#define NIC9_MAC_CH3_MAC_AN_SECTION 0x10800

#define mmNIC10_UMR0_0_UNSECURE_DOORBELL0_BASE 0x1000007FFD900000ull
#define NIC10_UMR0_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC10_UMR0_0_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC10_UMR0_0_UNSECURE_DOORBELL1_BASE 0x1000007FFD900080ull
#define NIC10_UMR0_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC10_UMR0_0_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC10_UMR0_0_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD900100ull
#define NIC10_UMR0_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMR0_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC10_UMR0_0_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD900180ull
#define NIC10_UMR0_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMR0_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC10_UMR0_0_SPECIAL_BASE 0x1000007FFD900E80ull
#define NIC10_UMR0_0_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_UMR0_0_SPECIAL_SECTION 0x1800

#define mmNIC10_UMR0_1_UNSECURE_DOORBELL0_BASE 0x1000007FFD901000ull
#define NIC10_UMR0_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC10_UMR0_1_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC10_UMR0_1_UNSECURE_DOORBELL1_BASE 0x1000007FFD901080ull
#define NIC10_UMR0_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC10_UMR0_1_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC10_UMR0_1_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD901100ull
#define NIC10_UMR0_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMR0_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC10_UMR0_1_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD901180ull
#define NIC10_UMR0_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMR0_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC10_UMR0_1_SPECIAL_BASE 0x1000007FFD901E80ull
#define NIC10_UMR0_1_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_UMR0_1_SPECIAL_SECTION 0x1800

#define mmNIC10_UMR0_2_UNSECURE_DOORBELL0_BASE 0x1000007FFD902000ull
#define NIC10_UMR0_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC10_UMR0_2_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC10_UMR0_2_UNSECURE_DOORBELL1_BASE 0x1000007FFD902080ull
#define NIC10_UMR0_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC10_UMR0_2_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC10_UMR0_2_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD902100ull
#define NIC10_UMR0_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMR0_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC10_UMR0_2_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD902180ull
#define NIC10_UMR0_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMR0_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC10_UMR0_2_SPECIAL_BASE 0x1000007FFD902E80ull
#define NIC10_UMR0_2_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_UMR0_2_SPECIAL_SECTION 0x1800

#define mmNIC10_UMR0_3_UNSECURE_DOORBELL0_BASE 0x1000007FFD903000ull
#define NIC10_UMR0_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC10_UMR0_3_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC10_UMR0_3_UNSECURE_DOORBELL1_BASE 0x1000007FFD903080ull
#define NIC10_UMR0_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC10_UMR0_3_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC10_UMR0_3_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD903100ull
#define NIC10_UMR0_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMR0_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC10_UMR0_3_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD903180ull
#define NIC10_UMR0_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMR0_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC10_UMR0_3_SPECIAL_BASE 0x1000007FFD903E80ull
#define NIC10_UMR0_3_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_UMR0_3_SPECIAL_SECTION 0x1800

#define mmNIC10_UMR0_4_UNSECURE_DOORBELL0_BASE 0x1000007FFD904000ull
#define NIC10_UMR0_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC10_UMR0_4_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC10_UMR0_4_UNSECURE_DOORBELL1_BASE 0x1000007FFD904080ull
#define NIC10_UMR0_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC10_UMR0_4_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC10_UMR0_4_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD904100ull
#define NIC10_UMR0_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMR0_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC10_UMR0_4_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD904180ull
#define NIC10_UMR0_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMR0_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC10_UMR0_4_SPECIAL_BASE 0x1000007FFD904E80ull
#define NIC10_UMR0_4_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_UMR0_4_SPECIAL_SECTION 0x1800

#define mmNIC10_UMR0_5_UNSECURE_DOORBELL0_BASE 0x1000007FFD905000ull
#define NIC10_UMR0_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC10_UMR0_5_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC10_UMR0_5_UNSECURE_DOORBELL1_BASE 0x1000007FFD905080ull
#define NIC10_UMR0_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC10_UMR0_5_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC10_UMR0_5_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD905100ull
#define NIC10_UMR0_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMR0_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC10_UMR0_5_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD905180ull
#define NIC10_UMR0_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMR0_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC10_UMR0_5_SPECIAL_BASE 0x1000007FFD905E80ull
#define NIC10_UMR0_5_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_UMR0_5_SPECIAL_SECTION 0x1800

#define mmNIC10_UMR0_6_UNSECURE_DOORBELL0_BASE 0x1000007FFD906000ull
#define NIC10_UMR0_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC10_UMR0_6_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC10_UMR0_6_UNSECURE_DOORBELL1_BASE 0x1000007FFD906080ull
#define NIC10_UMR0_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC10_UMR0_6_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC10_UMR0_6_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD906100ull
#define NIC10_UMR0_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMR0_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC10_UMR0_6_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD906180ull
#define NIC10_UMR0_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMR0_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC10_UMR0_6_SPECIAL_BASE 0x1000007FFD906E80ull
#define NIC10_UMR0_6_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_UMR0_6_SPECIAL_SECTION 0x1800

#define mmNIC10_UMR0_7_UNSECURE_DOORBELL0_BASE 0x1000007FFD907000ull
#define NIC10_UMR0_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC10_UMR0_7_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC10_UMR0_7_UNSECURE_DOORBELL1_BASE 0x1000007FFD907080ull
#define NIC10_UMR0_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC10_UMR0_7_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC10_UMR0_7_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD907100ull
#define NIC10_UMR0_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMR0_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC10_UMR0_7_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD907180ull
#define NIC10_UMR0_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMR0_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC10_UMR0_7_SPECIAL_BASE 0x1000007FFD907E80ull
#define NIC10_UMR0_7_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_UMR0_7_SPECIAL_SECTION 0x1800

#define mmNIC10_UMR0_8_UNSECURE_DOORBELL0_BASE 0x1000007FFD908000ull
#define NIC10_UMR0_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC10_UMR0_8_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC10_UMR0_8_UNSECURE_DOORBELL1_BASE 0x1000007FFD908080ull
#define NIC10_UMR0_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC10_UMR0_8_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC10_UMR0_8_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD908100ull
#define NIC10_UMR0_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMR0_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC10_UMR0_8_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD908180ull
#define NIC10_UMR0_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMR0_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC10_UMR0_8_SPECIAL_BASE 0x1000007FFD908E80ull
#define NIC10_UMR0_8_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_UMR0_8_SPECIAL_SECTION 0x1800

#define mmNIC10_UMR0_9_UNSECURE_DOORBELL0_BASE 0x1000007FFD909000ull
#define NIC10_UMR0_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC10_UMR0_9_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC10_UMR0_9_UNSECURE_DOORBELL1_BASE 0x1000007FFD909080ull
#define NIC10_UMR0_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC10_UMR0_9_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC10_UMR0_9_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD909100ull
#define NIC10_UMR0_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMR0_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC10_UMR0_9_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD909180ull
#define NIC10_UMR0_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMR0_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC10_UMR0_9_SPECIAL_BASE 0x1000007FFD909E80ull
#define NIC10_UMR0_9_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_UMR0_9_SPECIAL_SECTION 0x1800

#define mmNIC10_UMR0_10_UNSECURE_DOORBELL0_BASE 0x1000007FFD90A000ull
#define NIC10_UMR0_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC10_UMR0_10_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC10_UMR0_10_UNSECURE_DOORBELL1_BASE 0x1000007FFD90A080ull
#define NIC10_UMR0_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC10_UMR0_10_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC10_UMR0_10_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD90A100ull
#define NIC10_UMR0_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMR0_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC10_UMR0_10_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD90A180ull
#define NIC10_UMR0_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMR0_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC10_UMR0_10_SPECIAL_BASE 0x1000007FFD90AE80ull
#define NIC10_UMR0_10_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_UMR0_10_SPECIAL_SECTION 0x1800

#define mmNIC10_UMR0_11_UNSECURE_DOORBELL0_BASE 0x1000007FFD90B000ull
#define NIC10_UMR0_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC10_UMR0_11_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC10_UMR0_11_UNSECURE_DOORBELL1_BASE 0x1000007FFD90B080ull
#define NIC10_UMR0_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC10_UMR0_11_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC10_UMR0_11_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD90B100ull
#define NIC10_UMR0_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMR0_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC10_UMR0_11_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD90B180ull
#define NIC10_UMR0_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMR0_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC10_UMR0_11_SPECIAL_BASE 0x1000007FFD90BE80ull
#define NIC10_UMR0_11_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_UMR0_11_SPECIAL_SECTION 0x1800

#define mmNIC10_UMR0_12_UNSECURE_DOORBELL0_BASE 0x1000007FFD90C000ull
#define NIC10_UMR0_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC10_UMR0_12_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC10_UMR0_12_UNSECURE_DOORBELL1_BASE 0x1000007FFD90C080ull
#define NIC10_UMR0_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC10_UMR0_12_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC10_UMR0_12_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD90C100ull
#define NIC10_UMR0_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMR0_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC10_UMR0_12_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD90C180ull
#define NIC10_UMR0_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMR0_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC10_UMR0_12_SPECIAL_BASE 0x1000007FFD90CE80ull
#define NIC10_UMR0_12_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_UMR0_12_SPECIAL_SECTION 0x1800

#define mmNIC10_UMR0_13_UNSECURE_DOORBELL0_BASE 0x1000007FFD90D000ull
#define NIC10_UMR0_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC10_UMR0_13_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC10_UMR0_13_UNSECURE_DOORBELL1_BASE 0x1000007FFD90D080ull
#define NIC10_UMR0_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC10_UMR0_13_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC10_UMR0_13_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD90D100ull
#define NIC10_UMR0_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMR0_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC10_UMR0_13_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD90D180ull
#define NIC10_UMR0_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMR0_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC10_UMR0_13_SPECIAL_BASE 0x1000007FFD90DE80ull
#define NIC10_UMR0_13_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_UMR0_13_SPECIAL_SECTION 0x1800

#define mmNIC10_UMR0_14_UNSECURE_DOORBELL0_BASE 0x1000007FFD90E000ull
#define NIC10_UMR0_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC10_UMR0_14_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC10_UMR0_14_UNSECURE_DOORBELL1_BASE 0x1000007FFD90E080ull
#define NIC10_UMR0_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC10_UMR0_14_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC10_UMR0_14_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD90E100ull
#define NIC10_UMR0_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMR0_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC10_UMR0_14_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD90E180ull
#define NIC10_UMR0_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMR0_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC10_UMR0_14_SPECIAL_BASE 0x1000007FFD90EE80ull
#define NIC10_UMR0_14_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_UMR0_14_SPECIAL_SECTION 0x1180

#define mmNIC10_QM_DCCM0_BASE 0x1000007FFD910000ull
#define NIC10_QM_DCCM0_MAX_OFFSET 0x4000
#define NIC10_QM_DCCM0_SECTION 0x8000

#define mmNIC10_QM_ARC_AUX0_BASE 0x1000007FFD918000ull
#define NIC10_QM_ARC_AUX0_MAX_OFFSET 0x1000
#define NIC10_QM_ARC_AUX0_SECTION 0xE800

#define mmNIC10_QM_ARC_AUX0_SPECIAL_BASE 0x1000007FFD918E80ull
#define NIC10_QM_ARC_AUX0_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_QM_ARC_AUX0_SPECIAL_SECTION 0x1180

#define mmNIC10_QM0_BASE 0x1000007FFD91A000ull
#define NIC10_QM0_MAX_OFFSET 0x1000
#define NIC10_QM0_SECTION 0x9000

#define mmNIC10_QM0_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFD91A900ull
#define NIC10_QM0_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define NIC10_QM0_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmNIC10_QM0_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFD91A908ull
#define NIC10_QM0_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define NIC10_QM0_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmNIC10_QM0_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFD91A910ull
#define NIC10_QM0_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define NIC10_QM0_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmNIC10_QM0_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFD91A918ull
#define NIC10_QM0_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define NIC10_QM0_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmNIC10_QM0_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFD91A920ull
#define NIC10_QM0_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define NIC10_QM0_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmNIC10_QM0_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFD91A928ull
#define NIC10_QM0_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define NIC10_QM0_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmNIC10_QM0_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFD91A930ull
#define NIC10_QM0_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define NIC10_QM0_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmNIC10_QM0_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFD91A938ull
#define NIC10_QM0_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define NIC10_QM0_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmNIC10_QM0_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFD91A940ull
#define NIC10_QM0_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define NIC10_QM0_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmNIC10_QM0_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFD91A948ull
#define NIC10_QM0_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define NIC10_QM0_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmNIC10_QM0_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFD91A950ull
#define NIC10_QM0_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define NIC10_QM0_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmNIC10_QM0_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFD91A958ull
#define NIC10_QM0_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define NIC10_QM0_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmNIC10_QM0_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFD91A960ull
#define NIC10_QM0_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define NIC10_QM0_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmNIC10_QM0_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFD91A968ull
#define NIC10_QM0_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define NIC10_QM0_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmNIC10_QM0_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFD91A970ull
#define NIC10_QM0_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define NIC10_QM0_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmNIC10_QM0_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFD91A978ull
#define NIC10_QM0_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define NIC10_QM0_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmNIC10_QM0_AXUSER_SECURED_BASE 0x1000007FFD91AB00ull
#define NIC10_QM0_AXUSER_SECURED_MAX_OFFSET 0x5000
#define NIC10_QM0_AXUSER_SECURED_SECTION 0x8000

#define mmNIC10_QM0_AXUSER_NONSECURED_BASE 0x1000007FFD91AB80ull
#define NIC10_QM0_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define NIC10_QM0_AXUSER_NONSECURED_SECTION 0x8000

#define mmNIC10_QM0_DBG_HBW_BASE 0x1000007FFD91AC00ull
#define NIC10_QM0_DBG_HBW_MAX_OFFSET 0x5800
#define NIC10_QM0_DBG_HBW_SECTION 0x8000

#define mmNIC10_QM0_DBG_LBW_BASE 0x1000007FFD91AC80ull
#define NIC10_QM0_DBG_LBW_MAX_OFFSET 0x5800
#define NIC10_QM0_DBG_LBW_SECTION 0x1000

#define mmNIC10_QM0_CGM_BASE 0x1000007FFD91AD80ull
#define NIC10_QM0_CGM_MAX_OFFSET 0xC000
#define NIC10_QM0_CGM_SECTION 0x1000

#define mmNIC10_QM0_SPECIAL_BASE 0x1000007FFD91AE80ull
#define NIC10_QM0_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_QM0_SPECIAL_SECTION 0x4180

#define mmNIC10_QPC0_BASE 0x1000007FFD91F000ull
#define NIC10_QPC0_MAX_OFFSET 0x1000
#define NIC10_QPC0_SECTION 0x7200

#define mmNIC10_QPC0_DBFIFO0_CI_UPD_ADDR_BASE 0x1000007FFD91F720ull
#define NIC10_QPC0_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC0_DBFIFO1_CI_UPD_ADDR_BASE 0x1000007FFD91F728ull
#define NIC10_QPC0_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC0_DBFIFO2_CI_UPD_ADDR_BASE 0x1000007FFD91F730ull
#define NIC10_QPC0_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC0_DBFIFO3_CI_UPD_ADDR_BASE 0x1000007FFD91F738ull
#define NIC10_QPC0_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC0_DBFIFO4_CI_UPD_ADDR_BASE 0x1000007FFD91F740ull
#define NIC10_QPC0_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC0_DBFIFO5_CI_UPD_ADDR_BASE 0x1000007FFD91F748ull
#define NIC10_QPC0_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC0_DBFIFO6_CI_UPD_ADDR_BASE 0x1000007FFD91F750ull
#define NIC10_QPC0_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC0_DBFIFO7_CI_UPD_ADDR_BASE 0x1000007FFD91F758ull
#define NIC10_QPC0_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC0_DBFIFO8_CI_UPD_ADDR_BASE 0x1000007FFD91F760ull
#define NIC10_QPC0_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC0_DBFIFO9_CI_UPD_ADDR_BASE 0x1000007FFD91F768ull
#define NIC10_QPC0_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC0_DBFIFO10_CI_UPD_ADDR_BASE 0x1000007FFD91F770ull
#define NIC10_QPC0_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC0_DBFIFO11_CI_UPD_ADDR_BASE 0x1000007FFD91F778ull
#define NIC10_QPC0_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC0_DBFIFO12_CI_UPD_ADDR_BASE 0x1000007FFD91F780ull
#define NIC10_QPC0_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC0_DBFIFO13_CI_UPD_ADDR_BASE 0x1000007FFD91F788ull
#define NIC10_QPC0_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC0_DBFIFO14_CI_UPD_ADDR_BASE 0x1000007FFD91F790ull
#define NIC10_QPC0_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC0_DBFIFO15_CI_UPD_ADDR_BASE 0x1000007FFD91F798ull
#define NIC10_QPC0_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC0_DBFIFO16_CI_UPD_ADDR_BASE 0x1000007FFD91F7A0ull
#define NIC10_QPC0_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC0_DBFIFO17_CI_UPD_ADDR_BASE 0x1000007FFD91F7A8ull
#define NIC10_QPC0_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC0_DBFIFO18_CI_UPD_ADDR_BASE 0x1000007FFD91F7B0ull
#define NIC10_QPC0_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC0_DBFIFO19_CI_UPD_ADDR_BASE 0x1000007FFD91F7B8ull
#define NIC10_QPC0_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC0_DBFIFO20_CI_UPD_ADDR_BASE 0x1000007FFD91F7C0ull
#define NIC10_QPC0_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC0_DBFIFO21_CI_UPD_ADDR_BASE 0x1000007FFD91F7C8ull
#define NIC10_QPC0_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC0_DBFIFO22_CI_UPD_ADDR_BASE 0x1000007FFD91F7D0ull
#define NIC10_QPC0_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC0_DBFIFO23_CI_UPD_ADDR_BASE 0x1000007FFD91F7D8ull
#define NIC10_QPC0_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC0_DBFIFO24_CI_UPD_ADDR_BASE 0x1000007FFD91F7E0ull
#define NIC10_QPC0_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC0_DBFIFO25_CI_UPD_ADDR_BASE 0x1000007FFD91F7E8ull
#define NIC10_QPC0_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC0_DBFIFO26_CI_UPD_ADDR_BASE 0x1000007FFD91F7F0ull
#define NIC10_QPC0_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC0_DBFIFO27_CI_UPD_ADDR_BASE 0x1000007FFD91F7F8ull
#define NIC10_QPC0_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC0_DBFIFO28_CI_UPD_ADDR_BASE 0x1000007FFD91F800ull
#define NIC10_QPC0_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC0_DBFIFO29_CI_UPD_ADDR_BASE 0x1000007FFD91F808ull
#define NIC10_QPC0_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC0_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x1000007FFD91F810ull
#define NIC10_QPC0_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x1000007FFD91F818ull
#define NIC10_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680

#define mmNIC10_QPC0_AXUSER_CONG_QUE_BASE 0x1000007FFD91FB80ull
#define NIC10_QPC0_AXUSER_CONG_QUE_MAX_OFFSET 0x5000
#define NIC10_QPC0_AXUSER_CONG_QUE_SECTION 0x6000

#define mmNIC10_QPC0_AXUSER_RXWQE_BASE 0x1000007FFD91FBE0ull
#define NIC10_QPC0_AXUSER_RXWQE_MAX_OFFSET 0x5000
#define NIC10_QPC0_AXUSER_RXWQE_SECTION 0x6000

#define mmNIC10_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x1000007FFD91FC40ull
#define NIC10_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC10_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000

#define mmNIC10_QPC0_AXUSER_DB_FIFO_BASE 0x1000007FFD91FCA0ull
#define NIC10_QPC0_AXUSER_DB_FIFO_MAX_OFFSET 0x5000
#define NIC10_QPC0_AXUSER_DB_FIFO_SECTION 0x6000

#define mmNIC10_QPC0_AXUSER_EV_QUE_LBW_INTR_BASE 0x1000007FFD91FD00ull
#define NIC10_QPC0_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000
#define NIC10_QPC0_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000

#define mmNIC10_QPC0_AXUSER_ERR_FIFO_BASE 0x1000007FFD91FD60ull
#define NIC10_QPC0_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000
#define NIC10_QPC0_AXUSER_ERR_FIFO_SECTION 0x6000

#define mmNIC10_QPC0_AXUSER_QPC_RESP_BASE 0x1000007FFD91FDC0ull
#define NIC10_QPC0_AXUSER_QPC_RESP_MAX_OFFSET 0x5000
#define NIC10_QPC0_AXUSER_QPC_RESP_SECTION 0x6000

#define mmNIC10_QPC0_AXUSER_QPC_REQ_BASE 0x1000007FFD91FE20ull
#define NIC10_QPC0_AXUSER_QPC_REQ_MAX_OFFSET 0x5000
#define NIC10_QPC0_AXUSER_QPC_REQ_SECTION 0x6000

#define mmNIC10_QPC0_SPECIAL_BASE 0x1000007FFD91FE80ull
#define NIC10_QPC0_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_QPC0_SPECIAL_SECTION 0x1800

#define mmNIC10_UMR1_0_UNSECURE_DOORBELL0_BASE 0x1000007FFD920000ull
#define NIC10_UMR1_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC10_UMR1_0_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC10_UMR1_0_UNSECURE_DOORBELL1_BASE 0x1000007FFD920080ull
#define NIC10_UMR1_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC10_UMR1_0_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC10_UMR1_0_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD920100ull
#define NIC10_UMR1_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMR1_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC10_UMR1_0_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD920180ull
#define NIC10_UMR1_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMR1_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC10_UMR1_0_SPECIAL_BASE 0x1000007FFD920E80ull
#define NIC10_UMR1_0_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_UMR1_0_SPECIAL_SECTION 0x1800

#define mmNIC10_UMR1_1_UNSECURE_DOORBELL0_BASE 0x1000007FFD921000ull
#define NIC10_UMR1_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC10_UMR1_1_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC10_UMR1_1_UNSECURE_DOORBELL1_BASE 0x1000007FFD921080ull
#define NIC10_UMR1_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC10_UMR1_1_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC10_UMR1_1_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD921100ull
#define NIC10_UMR1_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMR1_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC10_UMR1_1_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD921180ull
#define NIC10_UMR1_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMR1_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC10_UMR1_1_SPECIAL_BASE 0x1000007FFD921E80ull
#define NIC10_UMR1_1_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_UMR1_1_SPECIAL_SECTION 0x1800

#define mmNIC10_UMR1_2_UNSECURE_DOORBELL0_BASE 0x1000007FFD922000ull
#define NIC10_UMR1_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC10_UMR1_2_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC10_UMR1_2_UNSECURE_DOORBELL1_BASE 0x1000007FFD922080ull
#define NIC10_UMR1_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC10_UMR1_2_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC10_UMR1_2_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD922100ull
#define NIC10_UMR1_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMR1_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC10_UMR1_2_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD922180ull
#define NIC10_UMR1_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMR1_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC10_UMR1_2_SPECIAL_BASE 0x1000007FFD922E80ull
#define NIC10_UMR1_2_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_UMR1_2_SPECIAL_SECTION 0x1800

#define mmNIC10_UMR1_3_UNSECURE_DOORBELL0_BASE 0x1000007FFD923000ull
#define NIC10_UMR1_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC10_UMR1_3_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC10_UMR1_3_UNSECURE_DOORBELL1_BASE 0x1000007FFD923080ull
#define NIC10_UMR1_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC10_UMR1_3_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC10_UMR1_3_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD923100ull
#define NIC10_UMR1_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMR1_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC10_UMR1_3_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD923180ull
#define NIC10_UMR1_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMR1_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC10_UMR1_3_SPECIAL_BASE 0x1000007FFD923E80ull
#define NIC10_UMR1_3_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_UMR1_3_SPECIAL_SECTION 0x1800

#define mmNIC10_UMR1_4_UNSECURE_DOORBELL0_BASE 0x1000007FFD924000ull
#define NIC10_UMR1_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC10_UMR1_4_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC10_UMR1_4_UNSECURE_DOORBELL1_BASE 0x1000007FFD924080ull
#define NIC10_UMR1_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC10_UMR1_4_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC10_UMR1_4_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD924100ull
#define NIC10_UMR1_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMR1_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC10_UMR1_4_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD924180ull
#define NIC10_UMR1_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMR1_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC10_UMR1_4_SPECIAL_BASE 0x1000007FFD924E80ull
#define NIC10_UMR1_4_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_UMR1_4_SPECIAL_SECTION 0x1800

#define mmNIC10_UMR1_5_UNSECURE_DOORBELL0_BASE 0x1000007FFD925000ull
#define NIC10_UMR1_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC10_UMR1_5_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC10_UMR1_5_UNSECURE_DOORBELL1_BASE 0x1000007FFD925080ull
#define NIC10_UMR1_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC10_UMR1_5_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC10_UMR1_5_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD925100ull
#define NIC10_UMR1_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMR1_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC10_UMR1_5_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD925180ull
#define NIC10_UMR1_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMR1_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC10_UMR1_5_SPECIAL_BASE 0x1000007FFD925E80ull
#define NIC10_UMR1_5_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_UMR1_5_SPECIAL_SECTION 0x1800

#define mmNIC10_UMR1_6_UNSECURE_DOORBELL0_BASE 0x1000007FFD926000ull
#define NIC10_UMR1_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC10_UMR1_6_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC10_UMR1_6_UNSECURE_DOORBELL1_BASE 0x1000007FFD926080ull
#define NIC10_UMR1_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC10_UMR1_6_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC10_UMR1_6_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD926100ull
#define NIC10_UMR1_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMR1_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC10_UMR1_6_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD926180ull
#define NIC10_UMR1_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMR1_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC10_UMR1_6_SPECIAL_BASE 0x1000007FFD926E80ull
#define NIC10_UMR1_6_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_UMR1_6_SPECIAL_SECTION 0x1800

#define mmNIC10_UMR1_7_UNSECURE_DOORBELL0_BASE 0x1000007FFD927000ull
#define NIC10_UMR1_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC10_UMR1_7_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC10_UMR1_7_UNSECURE_DOORBELL1_BASE 0x1000007FFD927080ull
#define NIC10_UMR1_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC10_UMR1_7_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC10_UMR1_7_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD927100ull
#define NIC10_UMR1_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMR1_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC10_UMR1_7_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD927180ull
#define NIC10_UMR1_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMR1_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC10_UMR1_7_SPECIAL_BASE 0x1000007FFD927E80ull
#define NIC10_UMR1_7_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_UMR1_7_SPECIAL_SECTION 0x1800

#define mmNIC10_UMR1_8_UNSECURE_DOORBELL0_BASE 0x1000007FFD928000ull
#define NIC10_UMR1_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC10_UMR1_8_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC10_UMR1_8_UNSECURE_DOORBELL1_BASE 0x1000007FFD928080ull
#define NIC10_UMR1_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC10_UMR1_8_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC10_UMR1_8_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD928100ull
#define NIC10_UMR1_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMR1_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC10_UMR1_8_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD928180ull
#define NIC10_UMR1_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMR1_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC10_UMR1_8_SPECIAL_BASE 0x1000007FFD928E80ull
#define NIC10_UMR1_8_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_UMR1_8_SPECIAL_SECTION 0x1800

#define mmNIC10_UMR1_9_UNSECURE_DOORBELL0_BASE 0x1000007FFD929000ull
#define NIC10_UMR1_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC10_UMR1_9_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC10_UMR1_9_UNSECURE_DOORBELL1_BASE 0x1000007FFD929080ull
#define NIC10_UMR1_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC10_UMR1_9_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC10_UMR1_9_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD929100ull
#define NIC10_UMR1_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMR1_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC10_UMR1_9_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD929180ull
#define NIC10_UMR1_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMR1_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC10_UMR1_9_SPECIAL_BASE 0x1000007FFD929E80ull
#define NIC10_UMR1_9_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_UMR1_9_SPECIAL_SECTION 0x1800

#define mmNIC10_UMR1_10_UNSECURE_DOORBELL0_BASE 0x1000007FFD92A000ull
#define NIC10_UMR1_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC10_UMR1_10_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC10_UMR1_10_UNSECURE_DOORBELL1_BASE 0x1000007FFD92A080ull
#define NIC10_UMR1_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC10_UMR1_10_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC10_UMR1_10_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD92A100ull
#define NIC10_UMR1_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMR1_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC10_UMR1_10_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD92A180ull
#define NIC10_UMR1_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMR1_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC10_UMR1_10_SPECIAL_BASE 0x1000007FFD92AE80ull
#define NIC10_UMR1_10_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_UMR1_10_SPECIAL_SECTION 0x1800

#define mmNIC10_UMR1_11_UNSECURE_DOORBELL0_BASE 0x1000007FFD92B000ull
#define NIC10_UMR1_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC10_UMR1_11_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC10_UMR1_11_UNSECURE_DOORBELL1_BASE 0x1000007FFD92B080ull
#define NIC10_UMR1_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC10_UMR1_11_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC10_UMR1_11_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD92B100ull
#define NIC10_UMR1_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMR1_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC10_UMR1_11_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD92B180ull
#define NIC10_UMR1_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMR1_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC10_UMR1_11_SPECIAL_BASE 0x1000007FFD92BE80ull
#define NIC10_UMR1_11_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_UMR1_11_SPECIAL_SECTION 0x1800

#define mmNIC10_UMR1_12_UNSECURE_DOORBELL0_BASE 0x1000007FFD92C000ull
#define NIC10_UMR1_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC10_UMR1_12_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC10_UMR1_12_UNSECURE_DOORBELL1_BASE 0x1000007FFD92C080ull
#define NIC10_UMR1_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC10_UMR1_12_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC10_UMR1_12_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD92C100ull
#define NIC10_UMR1_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMR1_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC10_UMR1_12_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD92C180ull
#define NIC10_UMR1_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMR1_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC10_UMR1_12_SPECIAL_BASE 0x1000007FFD92CE80ull
#define NIC10_UMR1_12_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_UMR1_12_SPECIAL_SECTION 0x1800

#define mmNIC10_UMR1_13_UNSECURE_DOORBELL0_BASE 0x1000007FFD92D000ull
#define NIC10_UMR1_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC10_UMR1_13_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC10_UMR1_13_UNSECURE_DOORBELL1_BASE 0x1000007FFD92D080ull
#define NIC10_UMR1_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC10_UMR1_13_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC10_UMR1_13_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD92D100ull
#define NIC10_UMR1_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMR1_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC10_UMR1_13_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD92D180ull
#define NIC10_UMR1_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMR1_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC10_UMR1_13_SPECIAL_BASE 0x1000007FFD92DE80ull
#define NIC10_UMR1_13_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_UMR1_13_SPECIAL_SECTION 0x1800

#define mmNIC10_UMR1_14_UNSECURE_DOORBELL0_BASE 0x1000007FFD92E000ull
#define NIC10_UMR1_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC10_UMR1_14_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC10_UMR1_14_UNSECURE_DOORBELL1_BASE 0x1000007FFD92E080ull
#define NIC10_UMR1_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC10_UMR1_14_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC10_UMR1_14_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD92E100ull
#define NIC10_UMR1_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMR1_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC10_UMR1_14_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD92E180ull
#define NIC10_UMR1_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMR1_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC10_UMR1_14_SPECIAL_BASE 0x1000007FFD92EE80ull
#define NIC10_UMR1_14_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_UMR1_14_SPECIAL_SECTION 0x1180

#define mmNIC10_QM_DCCM1_BASE 0x1000007FFD930000ull
#define NIC10_QM_DCCM1_MAX_OFFSET 0x4000
#define NIC10_QM_DCCM1_SECTION 0x8000

#define mmNIC10_QM_ARC_AUX1_BASE 0x1000007FFD938000ull
#define NIC10_QM_ARC_AUX1_MAX_OFFSET 0x1000
#define NIC10_QM_ARC_AUX1_SECTION 0xE800

#define mmNIC10_QM_ARC_AUX1_SPECIAL_BASE 0x1000007FFD938E80ull
#define NIC10_QM_ARC_AUX1_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_QM_ARC_AUX1_SPECIAL_SECTION 0x1180

#define mmNIC10_QM1_BASE 0x1000007FFD93A000ull
#define NIC10_QM1_MAX_OFFSET 0x1000
#define NIC10_QM1_SECTION 0x9000

#define mmNIC10_QM1_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFD93A900ull
#define NIC10_QM1_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define NIC10_QM1_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmNIC10_QM1_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFD93A908ull
#define NIC10_QM1_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define NIC10_QM1_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmNIC10_QM1_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFD93A910ull
#define NIC10_QM1_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define NIC10_QM1_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmNIC10_QM1_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFD93A918ull
#define NIC10_QM1_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define NIC10_QM1_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmNIC10_QM1_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFD93A920ull
#define NIC10_QM1_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define NIC10_QM1_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmNIC10_QM1_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFD93A928ull
#define NIC10_QM1_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define NIC10_QM1_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmNIC10_QM1_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFD93A930ull
#define NIC10_QM1_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define NIC10_QM1_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmNIC10_QM1_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFD93A938ull
#define NIC10_QM1_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define NIC10_QM1_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmNIC10_QM1_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFD93A940ull
#define NIC10_QM1_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define NIC10_QM1_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmNIC10_QM1_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFD93A948ull
#define NIC10_QM1_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define NIC10_QM1_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmNIC10_QM1_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFD93A950ull
#define NIC10_QM1_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define NIC10_QM1_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmNIC10_QM1_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFD93A958ull
#define NIC10_QM1_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define NIC10_QM1_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmNIC10_QM1_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFD93A960ull
#define NIC10_QM1_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define NIC10_QM1_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmNIC10_QM1_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFD93A968ull
#define NIC10_QM1_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define NIC10_QM1_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmNIC10_QM1_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFD93A970ull
#define NIC10_QM1_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define NIC10_QM1_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmNIC10_QM1_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFD93A978ull
#define NIC10_QM1_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define NIC10_QM1_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmNIC10_QM1_AXUSER_SECURED_BASE 0x1000007FFD93AB00ull
#define NIC10_QM1_AXUSER_SECURED_MAX_OFFSET 0x5000
#define NIC10_QM1_AXUSER_SECURED_SECTION 0x8000

#define mmNIC10_QM1_AXUSER_NONSECURED_BASE 0x1000007FFD93AB80ull
#define NIC10_QM1_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define NIC10_QM1_AXUSER_NONSECURED_SECTION 0x8000

#define mmNIC10_QM1_DBG_HBW_BASE 0x1000007FFD93AC00ull
#define NIC10_QM1_DBG_HBW_MAX_OFFSET 0x5800
#define NIC10_QM1_DBG_HBW_SECTION 0x8000

#define mmNIC10_QM1_DBG_LBW_BASE 0x1000007FFD93AC80ull
#define NIC10_QM1_DBG_LBW_MAX_OFFSET 0x5800
#define NIC10_QM1_DBG_LBW_SECTION 0x1000

#define mmNIC10_QM1_CGM_BASE 0x1000007FFD93AD80ull
#define NIC10_QM1_CGM_MAX_OFFSET 0xC000
#define NIC10_QM1_CGM_SECTION 0x1000

#define mmNIC10_QM1_SPECIAL_BASE 0x1000007FFD93AE80ull
#define NIC10_QM1_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_QM1_SPECIAL_SECTION 0x4180

#define mmNIC10_QPC1_BASE 0x1000007FFD93F000ull
#define NIC10_QPC1_MAX_OFFSET 0x1000
#define NIC10_QPC1_SECTION 0x7200

#define mmNIC10_QPC1_DBFIFO0_CI_UPD_ADDR_BASE 0x1000007FFD93F720ull
#define NIC10_QPC1_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC1_DBFIFO1_CI_UPD_ADDR_BASE 0x1000007FFD93F728ull
#define NIC10_QPC1_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC1_DBFIFO2_CI_UPD_ADDR_BASE 0x1000007FFD93F730ull
#define NIC10_QPC1_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC1_DBFIFO3_CI_UPD_ADDR_BASE 0x1000007FFD93F738ull
#define NIC10_QPC1_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC1_DBFIFO4_CI_UPD_ADDR_BASE 0x1000007FFD93F740ull
#define NIC10_QPC1_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC1_DBFIFO5_CI_UPD_ADDR_BASE 0x1000007FFD93F748ull
#define NIC10_QPC1_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC1_DBFIFO6_CI_UPD_ADDR_BASE 0x1000007FFD93F750ull
#define NIC10_QPC1_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC1_DBFIFO7_CI_UPD_ADDR_BASE 0x1000007FFD93F758ull
#define NIC10_QPC1_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC1_DBFIFO8_CI_UPD_ADDR_BASE 0x1000007FFD93F760ull
#define NIC10_QPC1_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC1_DBFIFO9_CI_UPD_ADDR_BASE 0x1000007FFD93F768ull
#define NIC10_QPC1_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC1_DBFIFO10_CI_UPD_ADDR_BASE 0x1000007FFD93F770ull
#define NIC10_QPC1_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC1_DBFIFO11_CI_UPD_ADDR_BASE 0x1000007FFD93F778ull
#define NIC10_QPC1_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC1_DBFIFO12_CI_UPD_ADDR_BASE 0x1000007FFD93F780ull
#define NIC10_QPC1_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC1_DBFIFO13_CI_UPD_ADDR_BASE 0x1000007FFD93F788ull
#define NIC10_QPC1_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC1_DBFIFO14_CI_UPD_ADDR_BASE 0x1000007FFD93F790ull
#define NIC10_QPC1_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC1_DBFIFO15_CI_UPD_ADDR_BASE 0x1000007FFD93F798ull
#define NIC10_QPC1_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC1_DBFIFO16_CI_UPD_ADDR_BASE 0x1000007FFD93F7A0ull
#define NIC10_QPC1_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC1_DBFIFO17_CI_UPD_ADDR_BASE 0x1000007FFD93F7A8ull
#define NIC10_QPC1_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC1_DBFIFO18_CI_UPD_ADDR_BASE 0x1000007FFD93F7B0ull
#define NIC10_QPC1_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC1_DBFIFO19_CI_UPD_ADDR_BASE 0x1000007FFD93F7B8ull
#define NIC10_QPC1_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC1_DBFIFO20_CI_UPD_ADDR_BASE 0x1000007FFD93F7C0ull
#define NIC10_QPC1_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC1_DBFIFO21_CI_UPD_ADDR_BASE 0x1000007FFD93F7C8ull
#define NIC10_QPC1_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC1_DBFIFO22_CI_UPD_ADDR_BASE 0x1000007FFD93F7D0ull
#define NIC10_QPC1_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC1_DBFIFO23_CI_UPD_ADDR_BASE 0x1000007FFD93F7D8ull
#define NIC10_QPC1_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC1_DBFIFO24_CI_UPD_ADDR_BASE 0x1000007FFD93F7E0ull
#define NIC10_QPC1_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC1_DBFIFO25_CI_UPD_ADDR_BASE 0x1000007FFD93F7E8ull
#define NIC10_QPC1_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC1_DBFIFO26_CI_UPD_ADDR_BASE 0x1000007FFD93F7F0ull
#define NIC10_QPC1_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC1_DBFIFO27_CI_UPD_ADDR_BASE 0x1000007FFD93F7F8ull
#define NIC10_QPC1_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC1_DBFIFO28_CI_UPD_ADDR_BASE 0x1000007FFD93F800ull
#define NIC10_QPC1_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC1_DBFIFO29_CI_UPD_ADDR_BASE 0x1000007FFD93F808ull
#define NIC10_QPC1_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC1_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x1000007FFD93F810ull
#define NIC10_QPC1_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC10_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x1000007FFD93F818ull
#define NIC10_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680

#define mmNIC10_QPC1_AXUSER_CONG_QUE_BASE 0x1000007FFD93FB80ull
#define NIC10_QPC1_AXUSER_CONG_QUE_MAX_OFFSET 0x5000
#define NIC10_QPC1_AXUSER_CONG_QUE_SECTION 0x6000

#define mmNIC10_QPC1_AXUSER_RXWQE_BASE 0x1000007FFD93FBE0ull
#define NIC10_QPC1_AXUSER_RXWQE_MAX_OFFSET 0x5000
#define NIC10_QPC1_AXUSER_RXWQE_SECTION 0x6000

#define mmNIC10_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x1000007FFD93FC40ull
#define NIC10_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC10_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000

#define mmNIC10_QPC1_AXUSER_DB_FIFO_BASE 0x1000007FFD93FCA0ull
#define NIC10_QPC1_AXUSER_DB_FIFO_MAX_OFFSET 0x5000
#define NIC10_QPC1_AXUSER_DB_FIFO_SECTION 0x6000

#define mmNIC10_QPC1_AXUSER_EV_QUE_LBW_INTR_BASE 0x1000007FFD93FD00ull
#define NIC10_QPC1_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000
#define NIC10_QPC1_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000

#define mmNIC10_QPC1_AXUSER_ERR_FIFO_BASE 0x1000007FFD93FD60ull
#define NIC10_QPC1_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000
#define NIC10_QPC1_AXUSER_ERR_FIFO_SECTION 0x6000

#define mmNIC10_QPC1_AXUSER_QPC_RESP_BASE 0x1000007FFD93FDC0ull
#define NIC10_QPC1_AXUSER_QPC_RESP_MAX_OFFSET 0x5000
#define NIC10_QPC1_AXUSER_QPC_RESP_SECTION 0x6000

#define mmNIC10_QPC1_AXUSER_QPC_REQ_BASE 0x1000007FFD93FE20ull
#define NIC10_QPC1_AXUSER_QPC_REQ_MAX_OFFSET 0x5000
#define NIC10_QPC1_AXUSER_QPC_REQ_SECTION 0x6000

#define mmNIC10_QPC1_SPECIAL_BASE 0x1000007FFD93FE80ull
#define NIC10_QPC1_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_QPC1_SPECIAL_SECTION 0x8180

#define mmNIC10_TMR_BASE 0x1000007FFD948000ull
#define NIC10_TMR_MAX_OFFSET 0x1000
#define NIC10_TMR_SECTION 0xD600

#define mmNIC10_TMR_AXUSER_TMR_FREE_LIST_BASE 0x1000007FFD948D60ull
#define NIC10_TMR_AXUSER_TMR_FREE_LIST_MAX_OFFSET 0x5000
#define NIC10_TMR_AXUSER_TMR_FREE_LIST_SECTION 0x6000

#define mmNIC10_TMR_AXUSER_TMR_FIFO_BASE 0x1000007FFD948DC0ull
#define NIC10_TMR_AXUSER_TMR_FIFO_MAX_OFFSET 0x5000
#define NIC10_TMR_AXUSER_TMR_FIFO_SECTION 0x6000

#define mmNIC10_TMR_AXUSER_TMR_FSM_BASE 0x1000007FFD948E20ull
#define NIC10_TMR_AXUSER_TMR_FSM_MAX_OFFSET 0x5000
#define NIC10_TMR_AXUSER_TMR_FSM_SECTION 0x6000

#define mmNIC10_TMR_SPECIAL_BASE 0x1000007FFD948E80ull
#define NIC10_TMR_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_TMR_SPECIAL_SECTION 0x1800

#define mmNIC10_RXB_CORE_BASE 0x1000007FFD949000ull
#define NIC10_RXB_CORE_MAX_OFFSET 0x1000
#define NIC10_RXB_CORE_SECTION 0x6100

#define mmNIC10_RXB_CORE_SCT_AWUSER_BASE 0x1000007FFD949610ull
#define NIC10_RXB_CORE_SCT_AWUSER_MAX_OFFSET 0x5000
#define NIC10_RXB_CORE_SCT_AWUSER_SECTION 0x8700

#define mmNIC10_RXB_CORE_SPECIAL_BASE 0x1000007FFD949E80ull
#define NIC10_RXB_CORE_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_RXB_CORE_SPECIAL_SECTION 0x1800

#define mmNIC10_RXE0_BASE 0x1000007FFD94A000ull
#define NIC10_RXE0_MAX_OFFSET 0x1000
#define NIC10_RXE0_SECTION 0x9000

#define mmNIC10_RXE0_WQE_ARUSER_BASE 0x1000007FFD94A900ull
#define NIC10_RXE0_WQE_ARUSER_MAX_OFFSET 0x5000
#define NIC10_RXE0_WQE_ARUSER_SECTION 0x5800

#define mmNIC10_RXE0_SPECIAL_BASE 0x1000007FFD94AE80ull
#define NIC10_RXE0_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_RXE0_SPECIAL_SECTION 0x1800

#define mmNIC10_RXE1_BASE 0x1000007FFD94B000ull
#define NIC10_RXE1_MAX_OFFSET 0x1000
#define NIC10_RXE1_SECTION 0x9000

#define mmNIC10_RXE1_WQE_ARUSER_BASE 0x1000007FFD94B900ull
#define NIC10_RXE1_WQE_ARUSER_MAX_OFFSET 0x5000
#define NIC10_RXE1_WQE_ARUSER_SECTION 0x5800

#define mmNIC10_RXE1_SPECIAL_BASE 0x1000007FFD94BE80ull
#define NIC10_RXE1_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_RXE1_SPECIAL_SECTION 0x1800

#define mmNIC10_RXE0_AXUSER_AXUSER_CQ0_BASE 0x1000007FFD94C000ull
#define NIC10_RXE0_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000
#define NIC10_RXE0_AXUSER_AXUSER_CQ0_SECTION 0x5000

#define mmNIC10_RXE0_AXUSER_AXUSER_CQ1_BASE 0x1000007FFD94C050ull
#define NIC10_RXE0_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000
#define NIC10_RXE0_AXUSER_AXUSER_CQ1_SECTION 0x5000

#define mmNIC10_RXE0_AXUSER_AXUSER_CQ2_BASE 0x1000007FFD94C0A0ull
#define NIC10_RXE0_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000
#define NIC10_RXE0_AXUSER_AXUSER_CQ2_SECTION 0x5000

#define mmNIC10_RXE0_AXUSER_AXUSER_CQ3_BASE 0x1000007FFD94C0F0ull
#define NIC10_RXE0_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000
#define NIC10_RXE0_AXUSER_AXUSER_CQ3_SECTION 0x5000

#define mmNIC10_RXE0_AXUSER_AXUSER_CQ4_BASE 0x1000007FFD94C140ull
#define NIC10_RXE0_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000
#define NIC10_RXE0_AXUSER_AXUSER_CQ4_SECTION 0x5000

#define mmNIC10_RXE0_AXUSER_AXUSER_CQ5_BASE 0x1000007FFD94C190ull
#define NIC10_RXE0_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000
#define NIC10_RXE0_AXUSER_AXUSER_CQ5_SECTION 0x5000

#define mmNIC10_RXE0_AXUSER_AXUSER_CQ6_BASE 0x1000007FFD94C1E0ull
#define NIC10_RXE0_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000
#define NIC10_RXE0_AXUSER_AXUSER_CQ6_SECTION 0x5000

#define mmNIC10_RXE0_AXUSER_AXUSER_CQ7_BASE 0x1000007FFD94C230ull
#define NIC10_RXE0_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000
#define NIC10_RXE0_AXUSER_AXUSER_CQ7_SECTION 0x5000

#define mmNIC10_RXE0_AXUSER_AXUSER_CQ8_BASE 0x1000007FFD94C280ull
#define NIC10_RXE0_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000
#define NIC10_RXE0_AXUSER_AXUSER_CQ8_SECTION 0x5000

#define mmNIC10_RXE0_AXUSER_AXUSER_CQ9_BASE 0x1000007FFD94C2D0ull
#define NIC10_RXE0_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000
#define NIC10_RXE0_AXUSER_AXUSER_CQ9_SECTION 0x5000

#define mmNIC10_RXE0_AXUSER_AXUSER_CQ10_BASE 0x1000007FFD94C320ull
#define NIC10_RXE0_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000
#define NIC10_RXE0_AXUSER_AXUSER_CQ10_SECTION 0x5000

#define mmNIC10_RXE0_AXUSER_AXUSER_CQ11_BASE 0x1000007FFD94C370ull
#define NIC10_RXE0_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000
#define NIC10_RXE0_AXUSER_AXUSER_CQ11_SECTION 0x5000

#define mmNIC10_RXE0_AXUSER_AXUSER_CQ12_BASE 0x1000007FFD94C3C0ull
#define NIC10_RXE0_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000
#define NIC10_RXE0_AXUSER_AXUSER_CQ12_SECTION 0x5000

#define mmNIC10_RXE0_AXUSER_AXUSER_CQ13_BASE 0x1000007FFD94C410ull
#define NIC10_RXE0_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000
#define NIC10_RXE0_AXUSER_AXUSER_CQ13_SECTION 0x5000

#define mmNIC10_RXE0_AXUSER_AXUSER_CQ14_BASE 0x1000007FFD94C460ull
#define NIC10_RXE0_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000
#define NIC10_RXE0_AXUSER_AXUSER_CQ14_SECTION 0x5000

#define mmNIC10_RXE0_AXUSER_AXUSER_CQ15_BASE 0x1000007FFD94C4B0ull
#define NIC10_RXE0_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000
#define NIC10_RXE0_AXUSER_AXUSER_CQ15_SECTION 0x5000

#define mmNIC10_RXE0_AXUSER_AXUSER_CQ16_BASE 0x1000007FFD94C500ull
#define NIC10_RXE0_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000
#define NIC10_RXE0_AXUSER_AXUSER_CQ16_SECTION 0x5000

#define mmNIC10_RXE0_AXUSER_AXUSER_CQ17_BASE 0x1000007FFD94C550ull
#define NIC10_RXE0_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000
#define NIC10_RXE0_AXUSER_AXUSER_CQ17_SECTION 0x5000

#define mmNIC10_RXE0_AXUSER_AXUSER_CQ18_BASE 0x1000007FFD94C5A0ull
#define NIC10_RXE0_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000
#define NIC10_RXE0_AXUSER_AXUSER_CQ18_SECTION 0x5000

#define mmNIC10_RXE0_AXUSER_AXUSER_CQ19_BASE 0x1000007FFD94C5F0ull
#define NIC10_RXE0_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000
#define NIC10_RXE0_AXUSER_AXUSER_CQ19_SECTION 0x5000

#define mmNIC10_RXE0_AXUSER_AXUSER_CQ20_BASE 0x1000007FFD94C640ull
#define NIC10_RXE0_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000
#define NIC10_RXE0_AXUSER_AXUSER_CQ20_SECTION 0x5000

#define mmNIC10_RXE0_AXUSER_AXUSER_CQ21_BASE 0x1000007FFD94C690ull
#define NIC10_RXE0_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000
#define NIC10_RXE0_AXUSER_AXUSER_CQ21_SECTION 0x5000

#define mmNIC10_RXE0_AXUSER_AXUSER_CQ22_BASE 0x1000007FFD94C6E0ull
#define NIC10_RXE0_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000
#define NIC10_RXE0_AXUSER_AXUSER_CQ22_SECTION 0x5000

#define mmNIC10_RXE0_AXUSER_AXUSER_CQ23_BASE 0x1000007FFD94C730ull
#define NIC10_RXE0_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000
#define NIC10_RXE0_AXUSER_AXUSER_CQ23_SECTION 0x5000

#define mmNIC10_RXE0_AXUSER_AXUSER_CQ24_BASE 0x1000007FFD94C780ull
#define NIC10_RXE0_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000
#define NIC10_RXE0_AXUSER_AXUSER_CQ24_SECTION 0x5000

#define mmNIC10_RXE0_AXUSER_AXUSER_CQ25_BASE 0x1000007FFD94C7D0ull
#define NIC10_RXE0_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000
#define NIC10_RXE0_AXUSER_AXUSER_CQ25_SECTION 0x5000

#define mmNIC10_RXE0_AXUSER_AXUSER_CQ26_BASE 0x1000007FFD94C820ull
#define NIC10_RXE0_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000
#define NIC10_RXE0_AXUSER_AXUSER_CQ26_SECTION 0x5000

#define mmNIC10_RXE0_AXUSER_AXUSER_CQ27_BASE 0x1000007FFD94C870ull
#define NIC10_RXE0_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000
#define NIC10_RXE0_AXUSER_AXUSER_CQ27_SECTION 0x5000

#define mmNIC10_RXE0_AXUSER_AXUSER_CQ28_BASE 0x1000007FFD94C8C0ull
#define NIC10_RXE0_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000
#define NIC10_RXE0_AXUSER_AXUSER_CQ28_SECTION 0x5000

#define mmNIC10_RXE0_AXUSER_AXUSER_CQ29_BASE 0x1000007FFD94C910ull
#define NIC10_RXE0_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000
#define NIC10_RXE0_AXUSER_AXUSER_CQ29_SECTION 0x5000

#define mmNIC10_RXE0_AXUSER_AXUSER_CQ30_BASE 0x1000007FFD94C960ull
#define NIC10_RXE0_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000
#define NIC10_RXE0_AXUSER_AXUSER_CQ30_SECTION 0x5000

#define mmNIC10_RXE0_AXUSER_AXUSER_CQ31_BASE 0x1000007FFD94C9B0ull
#define NIC10_RXE0_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000
#define NIC10_RXE0_AXUSER_AXUSER_CQ31_SECTION 0x4D00

#define mmNIC10_RXE0_AXUSER_SPECIAL_BASE 0x1000007FFD94CE80ull
#define NIC10_RXE0_AXUSER_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_RXE0_AXUSER_SPECIAL_SECTION 0x1800

#define mmNIC10_RXE1_AXUSER_AXUSER_CQ0_BASE 0x1000007FFD94D000ull
#define NIC10_RXE1_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000
#define NIC10_RXE1_AXUSER_AXUSER_CQ0_SECTION 0x5000

#define mmNIC10_RXE1_AXUSER_AXUSER_CQ1_BASE 0x1000007FFD94D050ull
#define NIC10_RXE1_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000
#define NIC10_RXE1_AXUSER_AXUSER_CQ1_SECTION 0x5000

#define mmNIC10_RXE1_AXUSER_AXUSER_CQ2_BASE 0x1000007FFD94D0A0ull
#define NIC10_RXE1_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000
#define NIC10_RXE1_AXUSER_AXUSER_CQ2_SECTION 0x5000

#define mmNIC10_RXE1_AXUSER_AXUSER_CQ3_BASE 0x1000007FFD94D0F0ull
#define NIC10_RXE1_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000
#define NIC10_RXE1_AXUSER_AXUSER_CQ3_SECTION 0x5000

#define mmNIC10_RXE1_AXUSER_AXUSER_CQ4_BASE 0x1000007FFD94D140ull
#define NIC10_RXE1_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000
#define NIC10_RXE1_AXUSER_AXUSER_CQ4_SECTION 0x5000

#define mmNIC10_RXE1_AXUSER_AXUSER_CQ5_BASE 0x1000007FFD94D190ull
#define NIC10_RXE1_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000
#define NIC10_RXE1_AXUSER_AXUSER_CQ5_SECTION 0x5000

#define mmNIC10_RXE1_AXUSER_AXUSER_CQ6_BASE 0x1000007FFD94D1E0ull
#define NIC10_RXE1_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000
#define NIC10_RXE1_AXUSER_AXUSER_CQ6_SECTION 0x5000

#define mmNIC10_RXE1_AXUSER_AXUSER_CQ7_BASE 0x1000007FFD94D230ull
#define NIC10_RXE1_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000
#define NIC10_RXE1_AXUSER_AXUSER_CQ7_SECTION 0x5000

#define mmNIC10_RXE1_AXUSER_AXUSER_CQ8_BASE 0x1000007FFD94D280ull
#define NIC10_RXE1_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000
#define NIC10_RXE1_AXUSER_AXUSER_CQ8_SECTION 0x5000

#define mmNIC10_RXE1_AXUSER_AXUSER_CQ9_BASE 0x1000007FFD94D2D0ull
#define NIC10_RXE1_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000
#define NIC10_RXE1_AXUSER_AXUSER_CQ9_SECTION 0x5000

#define mmNIC10_RXE1_AXUSER_AXUSER_CQ10_BASE 0x1000007FFD94D320ull
#define NIC10_RXE1_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000
#define NIC10_RXE1_AXUSER_AXUSER_CQ10_SECTION 0x5000

#define mmNIC10_RXE1_AXUSER_AXUSER_CQ11_BASE 0x1000007FFD94D370ull
#define NIC10_RXE1_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000
#define NIC10_RXE1_AXUSER_AXUSER_CQ11_SECTION 0x5000

#define mmNIC10_RXE1_AXUSER_AXUSER_CQ12_BASE 0x1000007FFD94D3C0ull
#define NIC10_RXE1_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000
#define NIC10_RXE1_AXUSER_AXUSER_CQ12_SECTION 0x5000

#define mmNIC10_RXE1_AXUSER_AXUSER_CQ13_BASE 0x1000007FFD94D410ull
#define NIC10_RXE1_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000
#define NIC10_RXE1_AXUSER_AXUSER_CQ13_SECTION 0x5000

#define mmNIC10_RXE1_AXUSER_AXUSER_CQ14_BASE 0x1000007FFD94D460ull
#define NIC10_RXE1_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000
#define NIC10_RXE1_AXUSER_AXUSER_CQ14_SECTION 0x5000

#define mmNIC10_RXE1_AXUSER_AXUSER_CQ15_BASE 0x1000007FFD94D4B0ull
#define NIC10_RXE1_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000
#define NIC10_RXE1_AXUSER_AXUSER_CQ15_SECTION 0x5000

#define mmNIC10_RXE1_AXUSER_AXUSER_CQ16_BASE 0x1000007FFD94D500ull
#define NIC10_RXE1_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000
#define NIC10_RXE1_AXUSER_AXUSER_CQ16_SECTION 0x5000

#define mmNIC10_RXE1_AXUSER_AXUSER_CQ17_BASE 0x1000007FFD94D550ull
#define NIC10_RXE1_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000
#define NIC10_RXE1_AXUSER_AXUSER_CQ17_SECTION 0x5000

#define mmNIC10_RXE1_AXUSER_AXUSER_CQ18_BASE 0x1000007FFD94D5A0ull
#define NIC10_RXE1_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000
#define NIC10_RXE1_AXUSER_AXUSER_CQ18_SECTION 0x5000

#define mmNIC10_RXE1_AXUSER_AXUSER_CQ19_BASE 0x1000007FFD94D5F0ull
#define NIC10_RXE1_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000
#define NIC10_RXE1_AXUSER_AXUSER_CQ19_SECTION 0x5000

#define mmNIC10_RXE1_AXUSER_AXUSER_CQ20_BASE 0x1000007FFD94D640ull
#define NIC10_RXE1_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000
#define NIC10_RXE1_AXUSER_AXUSER_CQ20_SECTION 0x5000

#define mmNIC10_RXE1_AXUSER_AXUSER_CQ21_BASE 0x1000007FFD94D690ull
#define NIC10_RXE1_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000
#define NIC10_RXE1_AXUSER_AXUSER_CQ21_SECTION 0x5000

#define mmNIC10_RXE1_AXUSER_AXUSER_CQ22_BASE 0x1000007FFD94D6E0ull
#define NIC10_RXE1_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000
#define NIC10_RXE1_AXUSER_AXUSER_CQ22_SECTION 0x5000

#define mmNIC10_RXE1_AXUSER_AXUSER_CQ23_BASE 0x1000007FFD94D730ull
#define NIC10_RXE1_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000
#define NIC10_RXE1_AXUSER_AXUSER_CQ23_SECTION 0x5000

#define mmNIC10_RXE1_AXUSER_AXUSER_CQ24_BASE 0x1000007FFD94D780ull
#define NIC10_RXE1_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000
#define NIC10_RXE1_AXUSER_AXUSER_CQ24_SECTION 0x5000

#define mmNIC10_RXE1_AXUSER_AXUSER_CQ25_BASE 0x1000007FFD94D7D0ull
#define NIC10_RXE1_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000
#define NIC10_RXE1_AXUSER_AXUSER_CQ25_SECTION 0x5000

#define mmNIC10_RXE1_AXUSER_AXUSER_CQ26_BASE 0x1000007FFD94D820ull
#define NIC10_RXE1_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000
#define NIC10_RXE1_AXUSER_AXUSER_CQ26_SECTION 0x5000

#define mmNIC10_RXE1_AXUSER_AXUSER_CQ27_BASE 0x1000007FFD94D870ull
#define NIC10_RXE1_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000
#define NIC10_RXE1_AXUSER_AXUSER_CQ27_SECTION 0x5000

#define mmNIC10_RXE1_AXUSER_AXUSER_CQ28_BASE 0x1000007FFD94D8C0ull
#define NIC10_RXE1_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000
#define NIC10_RXE1_AXUSER_AXUSER_CQ28_SECTION 0x5000

#define mmNIC10_RXE1_AXUSER_AXUSER_CQ29_BASE 0x1000007FFD94D910ull
#define NIC10_RXE1_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000
#define NIC10_RXE1_AXUSER_AXUSER_CQ29_SECTION 0x5000

#define mmNIC10_RXE1_AXUSER_AXUSER_CQ30_BASE 0x1000007FFD94D960ull
#define NIC10_RXE1_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000
#define NIC10_RXE1_AXUSER_AXUSER_CQ30_SECTION 0x5000

#define mmNIC10_RXE1_AXUSER_AXUSER_CQ31_BASE 0x1000007FFD94D9B0ull
#define NIC10_RXE1_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000
#define NIC10_RXE1_AXUSER_AXUSER_CQ31_SECTION 0x4D00

#define mmNIC10_RXE1_AXUSER_SPECIAL_BASE 0x1000007FFD94DE80ull
#define NIC10_RXE1_AXUSER_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_RXE1_AXUSER_SPECIAL_SECTION 0x2180

#define mmNIC10_TXS0_BASE 0x1000007FFD950000ull
#define NIC10_TXS0_MAX_OFFSET 0x1000
#define NIC10_TXS0_SECTION 0xE800

#define mmNIC10_TXS0_SPECIAL_BASE 0x1000007FFD950E80ull
#define NIC10_TXS0_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_TXS0_SPECIAL_SECTION 0x1800

#define mmNIC10_TXS1_BASE 0x1000007FFD951000ull
#define NIC10_TXS1_MAX_OFFSET 0x1000
#define NIC10_TXS1_SECTION 0xE800

#define mmNIC10_TXS1_SPECIAL_BASE 0x1000007FFD951E80ull
#define NIC10_TXS1_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_TXS1_SPECIAL_SECTION 0x1800

#define mmNIC10_TXE0_BASE 0x1000007FFD952000ull
#define NIC10_TXE0_MAX_OFFSET 0x1000
#define NIC10_TXE0_SECTION 0xE800

#define mmNIC10_TXE0_SPECIAL_BASE 0x1000007FFD952E80ull
#define NIC10_TXE0_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_TXE0_SPECIAL_SECTION 0x1800

#define mmNIC10_TXE1_BASE 0x1000007FFD953000ull
#define NIC10_TXE1_MAX_OFFSET 0x1000
#define NIC10_TXE1_SECTION 0xE800

#define mmNIC10_TXE1_SPECIAL_BASE 0x1000007FFD953E80ull
#define NIC10_TXE1_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_TXE1_SPECIAL_SECTION 0x1800

#define mmNIC10_TXB_BASE 0x1000007FFD954000ull
#define NIC10_TXB_MAX_OFFSET 0x1000
#define NIC10_TXB_SECTION 0xE800

#define mmNIC10_TXB_SPECIAL_BASE 0x1000007FFD954E80ull
#define NIC10_TXB_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_TXB_SPECIAL_SECTION 0x1800

#define mmNIC10_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFD955000ull
#define NIC10_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define NIC10_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmNIC10_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFD955200ull
#define NIC10_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define NIC10_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmNIC10_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFD955400ull
#define NIC10_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define NIC10_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmNIC10_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFD955600ull
#define NIC10_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define NIC10_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmNIC10_MSTR_IF_E2E_CRDT_BASE 0x1000007FFD955800ull
#define NIC10_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define NIC10_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmNIC10_MSTR_IF_AXUSER_BASE 0x1000007FFD955A80ull
#define NIC10_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define NIC10_MSTR_IF_AXUSER_SECTION 0x8000

#define mmNIC10_MSTR_IF_DBG_HBW_BASE 0x1000007FFD955B00ull
#define NIC10_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define NIC10_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmNIC10_MSTR_IF_DBG_LBW_BASE 0x1000007FFD955B80ull
#define NIC10_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define NIC10_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmNIC10_MSTR_IF_CORE_HBW_BASE 0x1000007FFD955C00ull
#define NIC10_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define NIC10_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmNIC10_MSTR_IF_CORE_LBW_BASE 0x1000007FFD955D80ull
#define NIC10_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define NIC10_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmNIC10_MSTR_IF_SPECIAL_BASE 0x1000007FFD955E80ull
#define NIC10_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmNIC10_TX_AXUSER_BASE 0x1000007FFD956000ull
#define NIC10_TX_AXUSER_MAX_OFFSET 0x5000
#define NIC10_TX_AXUSER_SECTION 0x2000

#define mmNIC10_SERDES0_BASE 0x1000007FFD958000ull
#define NIC10_SERDES0_MAX_OFFSET 0x3E40
#define NIC10_SERDES0_SECTION 0x4000

#define mmNIC10_SERDES1_BASE 0x1000007FFD95C000ull
#define NIC10_SERDES1_MAX_OFFSET 0x3E40
#define NIC10_SERDES1_SECTION 0x4000

#define mmNIC10_PHY_BASE 0x1000007FFD960000ull
#define NIC10_PHY_MAX_OFFSET 0x1000
#define NIC10_PHY_SECTION 0xE800

#define mmNIC10_PHY_SPECIAL_BASE 0x1000007FFD960E80ull
#define NIC10_PHY_SPECIAL_MAX_OFFSET 0x1800
#define NIC10_PHY_SPECIAL_SECTION 0x7180

#define mmPRT10_MAC_AUX_BASE 0x1000007FFD968000ull
#define PRT10_MAC_AUX_MAX_OFFSET 0x1000
#define PRT10_MAC_AUX_SECTION 0xE800

#define mmPRT10_MAC_AUX_SPECIAL_BASE 0x1000007FFD968E80ull
#define PRT10_MAC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define PRT10_MAC_AUX_SPECIAL_SECTION 0x1800

#define mmPRT10_MAC_CORE_BASE 0x1000007FFD969000ull
#define PRT10_MAC_CORE_MAX_OFFSET 0x1000
#define PRT10_MAC_CORE_SECTION 0xE800

#define mmPRT10_MAC_CORE_SPECIAL_BASE 0x1000007FFD969E80ull
#define PRT10_MAC_CORE_SPECIAL_MAX_OFFSET 0x1800
#define PRT10_MAC_CORE_SPECIAL_SECTION 0x1800

#define mmNIC10_MAC_RS_FEC_BASE 0x1000007FFD96A000ull
#define NIC10_MAC_RS_FEC_MAX_OFFSET 0x2DC0
#define NIC10_MAC_RS_FEC_SECTION 0x1000

#define mmNIC10_MAC_GLOB_STAT_NIC_MAC_STAT_BASE 0x1000007FFD96B000ull
#define NIC10_MAC_GLOB_STAT_NIC_MAC_STAT_MAX_OFFSET 0x4D00
#define NIC10_MAC_GLOB_STAT_NIC_MAC_STAT_SECTION 0x8000

#define mmNIC10_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_BASE 0x1000007FFD96B800ull
#define NIC10_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_MAX_OFFSET 0x1EC0
#define NIC10_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_SECTION 0x8000

#define mmNIC10_MAC_CH0_MAC_PCS_BASE 0x1000007FFD96C000ull
#define NIC10_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC10_MAC_CH0_MAC_PCS_SECTION 0x4000

#define mmNIC10_MAC_CH0_MAC_128_BASE 0x1000007FFD96C400ull
#define NIC10_MAC_CH0_MAC_128_MAX_OFFSET 0xA400
#define NIC10_MAC_CH0_MAC_128_SECTION 0x4000

#define mmNIC10_MAC_CH0_MAC_AN_BASE 0x1000007FFD96C800ull
#define NIC10_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400
#define NIC10_MAC_CH0_MAC_AN_SECTION 0x8000

#define mmNIC10_MAC_CH1_MAC_PCS_BASE 0x1000007FFD96D000ull
#define NIC10_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC10_MAC_CH1_MAC_PCS_SECTION 0x4000

#define mmNIC10_MAC_CH1_MAC_128_BASE 0x1000007FFD96D400ull
#define NIC10_MAC_CH1_MAC_128_MAX_OFFSET 0xA400
#define NIC10_MAC_CH1_MAC_128_SECTION 0x4000

#define mmNIC10_MAC_CH1_MAC_AN_BASE 0x1000007FFD96D800ull
#define NIC10_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400
#define NIC10_MAC_CH1_MAC_AN_SECTION 0x8000

#define mmNIC10_MAC_CH2_MAC_PCS_BASE 0x1000007FFD96E000ull
#define NIC10_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC10_MAC_CH2_MAC_PCS_SECTION 0x4000

#define mmNIC10_MAC_CH2_MAC_128_BASE 0x1000007FFD96E400ull
#define NIC10_MAC_CH2_MAC_128_MAX_OFFSET 0xA400
#define NIC10_MAC_CH2_MAC_128_SECTION 0x4000

#define mmNIC10_MAC_CH2_MAC_AN_BASE 0x1000007FFD96E800ull
#define NIC10_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400
#define NIC10_MAC_CH2_MAC_AN_SECTION 0x8000

#define mmNIC10_MAC_CH3_MAC_PCS_BASE 0x1000007FFD96F000ull
#define NIC10_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC10_MAC_CH3_MAC_PCS_SECTION 0x4000

#define mmNIC10_MAC_CH3_MAC_128_BASE 0x1000007FFD96F400ull
#define NIC10_MAC_CH3_MAC_128_MAX_OFFSET 0xA400
#define NIC10_MAC_CH3_MAC_128_SECTION 0x4000

#define mmNIC10_MAC_CH3_MAC_AN_BASE 0x1000007FFD96F800ull
#define NIC10_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400
#define NIC10_MAC_CH3_MAC_AN_SECTION 0x10800

#define mmNIC11_UMR0_0_UNSECURE_DOORBELL0_BASE 0x1000007FFD980000ull
#define NIC11_UMR0_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC11_UMR0_0_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC11_UMR0_0_UNSECURE_DOORBELL1_BASE 0x1000007FFD980080ull
#define NIC11_UMR0_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC11_UMR0_0_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC11_UMR0_0_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD980100ull
#define NIC11_UMR0_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMR0_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC11_UMR0_0_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD980180ull
#define NIC11_UMR0_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMR0_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC11_UMR0_0_SPECIAL_BASE 0x1000007FFD980E80ull
#define NIC11_UMR0_0_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_UMR0_0_SPECIAL_SECTION 0x1800

#define mmNIC11_UMR0_1_UNSECURE_DOORBELL0_BASE 0x1000007FFD981000ull
#define NIC11_UMR0_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC11_UMR0_1_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC11_UMR0_1_UNSECURE_DOORBELL1_BASE 0x1000007FFD981080ull
#define NIC11_UMR0_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC11_UMR0_1_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC11_UMR0_1_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD981100ull
#define NIC11_UMR0_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMR0_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC11_UMR0_1_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD981180ull
#define NIC11_UMR0_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMR0_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC11_UMR0_1_SPECIAL_BASE 0x1000007FFD981E80ull
#define NIC11_UMR0_1_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_UMR0_1_SPECIAL_SECTION 0x1800

#define mmNIC11_UMR0_2_UNSECURE_DOORBELL0_BASE 0x1000007FFD982000ull
#define NIC11_UMR0_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC11_UMR0_2_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC11_UMR0_2_UNSECURE_DOORBELL1_BASE 0x1000007FFD982080ull
#define NIC11_UMR0_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC11_UMR0_2_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC11_UMR0_2_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD982100ull
#define NIC11_UMR0_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMR0_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC11_UMR0_2_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD982180ull
#define NIC11_UMR0_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMR0_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC11_UMR0_2_SPECIAL_BASE 0x1000007FFD982E80ull
#define NIC11_UMR0_2_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_UMR0_2_SPECIAL_SECTION 0x1800

#define mmNIC11_UMR0_3_UNSECURE_DOORBELL0_BASE 0x1000007FFD983000ull
#define NIC11_UMR0_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC11_UMR0_3_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC11_UMR0_3_UNSECURE_DOORBELL1_BASE 0x1000007FFD983080ull
#define NIC11_UMR0_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC11_UMR0_3_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC11_UMR0_3_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD983100ull
#define NIC11_UMR0_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMR0_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC11_UMR0_3_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD983180ull
#define NIC11_UMR0_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMR0_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC11_UMR0_3_SPECIAL_BASE 0x1000007FFD983E80ull
#define NIC11_UMR0_3_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_UMR0_3_SPECIAL_SECTION 0x1800

#define mmNIC11_UMR0_4_UNSECURE_DOORBELL0_BASE 0x1000007FFD984000ull
#define NIC11_UMR0_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC11_UMR0_4_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC11_UMR0_4_UNSECURE_DOORBELL1_BASE 0x1000007FFD984080ull
#define NIC11_UMR0_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC11_UMR0_4_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC11_UMR0_4_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD984100ull
#define NIC11_UMR0_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMR0_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC11_UMR0_4_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD984180ull
#define NIC11_UMR0_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMR0_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC11_UMR0_4_SPECIAL_BASE 0x1000007FFD984E80ull
#define NIC11_UMR0_4_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_UMR0_4_SPECIAL_SECTION 0x1800

#define mmNIC11_UMR0_5_UNSECURE_DOORBELL0_BASE 0x1000007FFD985000ull
#define NIC11_UMR0_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC11_UMR0_5_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC11_UMR0_5_UNSECURE_DOORBELL1_BASE 0x1000007FFD985080ull
#define NIC11_UMR0_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC11_UMR0_5_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC11_UMR0_5_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD985100ull
#define NIC11_UMR0_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMR0_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC11_UMR0_5_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD985180ull
#define NIC11_UMR0_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMR0_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC11_UMR0_5_SPECIAL_BASE 0x1000007FFD985E80ull
#define NIC11_UMR0_5_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_UMR0_5_SPECIAL_SECTION 0x1800

#define mmNIC11_UMR0_6_UNSECURE_DOORBELL0_BASE 0x1000007FFD986000ull
#define NIC11_UMR0_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC11_UMR0_6_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC11_UMR0_6_UNSECURE_DOORBELL1_BASE 0x1000007FFD986080ull
#define NIC11_UMR0_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC11_UMR0_6_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC11_UMR0_6_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD986100ull
#define NIC11_UMR0_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMR0_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC11_UMR0_6_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD986180ull
#define NIC11_UMR0_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMR0_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC11_UMR0_6_SPECIAL_BASE 0x1000007FFD986E80ull
#define NIC11_UMR0_6_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_UMR0_6_SPECIAL_SECTION 0x1800

#define mmNIC11_UMR0_7_UNSECURE_DOORBELL0_BASE 0x1000007FFD987000ull
#define NIC11_UMR0_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC11_UMR0_7_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC11_UMR0_7_UNSECURE_DOORBELL1_BASE 0x1000007FFD987080ull
#define NIC11_UMR0_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC11_UMR0_7_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC11_UMR0_7_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD987100ull
#define NIC11_UMR0_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMR0_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC11_UMR0_7_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD987180ull
#define NIC11_UMR0_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMR0_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC11_UMR0_7_SPECIAL_BASE 0x1000007FFD987E80ull
#define NIC11_UMR0_7_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_UMR0_7_SPECIAL_SECTION 0x1800

#define mmNIC11_UMR0_8_UNSECURE_DOORBELL0_BASE 0x1000007FFD988000ull
#define NIC11_UMR0_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC11_UMR0_8_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC11_UMR0_8_UNSECURE_DOORBELL1_BASE 0x1000007FFD988080ull
#define NIC11_UMR0_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC11_UMR0_8_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC11_UMR0_8_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD988100ull
#define NIC11_UMR0_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMR0_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC11_UMR0_8_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD988180ull
#define NIC11_UMR0_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMR0_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC11_UMR0_8_SPECIAL_BASE 0x1000007FFD988E80ull
#define NIC11_UMR0_8_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_UMR0_8_SPECIAL_SECTION 0x1800

#define mmNIC11_UMR0_9_UNSECURE_DOORBELL0_BASE 0x1000007FFD989000ull
#define NIC11_UMR0_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC11_UMR0_9_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC11_UMR0_9_UNSECURE_DOORBELL1_BASE 0x1000007FFD989080ull
#define NIC11_UMR0_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC11_UMR0_9_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC11_UMR0_9_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD989100ull
#define NIC11_UMR0_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMR0_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC11_UMR0_9_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD989180ull
#define NIC11_UMR0_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMR0_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC11_UMR0_9_SPECIAL_BASE 0x1000007FFD989E80ull
#define NIC11_UMR0_9_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_UMR0_9_SPECIAL_SECTION 0x1800

#define mmNIC11_UMR0_10_UNSECURE_DOORBELL0_BASE 0x1000007FFD98A000ull
#define NIC11_UMR0_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC11_UMR0_10_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC11_UMR0_10_UNSECURE_DOORBELL1_BASE 0x1000007FFD98A080ull
#define NIC11_UMR0_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC11_UMR0_10_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC11_UMR0_10_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD98A100ull
#define NIC11_UMR0_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMR0_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC11_UMR0_10_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD98A180ull
#define NIC11_UMR0_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMR0_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC11_UMR0_10_SPECIAL_BASE 0x1000007FFD98AE80ull
#define NIC11_UMR0_10_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_UMR0_10_SPECIAL_SECTION 0x1800

#define mmNIC11_UMR0_11_UNSECURE_DOORBELL0_BASE 0x1000007FFD98B000ull
#define NIC11_UMR0_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC11_UMR0_11_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC11_UMR0_11_UNSECURE_DOORBELL1_BASE 0x1000007FFD98B080ull
#define NIC11_UMR0_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC11_UMR0_11_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC11_UMR0_11_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD98B100ull
#define NIC11_UMR0_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMR0_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC11_UMR0_11_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD98B180ull
#define NIC11_UMR0_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMR0_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC11_UMR0_11_SPECIAL_BASE 0x1000007FFD98BE80ull
#define NIC11_UMR0_11_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_UMR0_11_SPECIAL_SECTION 0x1800

#define mmNIC11_UMR0_12_UNSECURE_DOORBELL0_BASE 0x1000007FFD98C000ull
#define NIC11_UMR0_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC11_UMR0_12_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC11_UMR0_12_UNSECURE_DOORBELL1_BASE 0x1000007FFD98C080ull
#define NIC11_UMR0_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC11_UMR0_12_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC11_UMR0_12_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD98C100ull
#define NIC11_UMR0_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMR0_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC11_UMR0_12_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD98C180ull
#define NIC11_UMR0_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMR0_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC11_UMR0_12_SPECIAL_BASE 0x1000007FFD98CE80ull
#define NIC11_UMR0_12_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_UMR0_12_SPECIAL_SECTION 0x1800

#define mmNIC11_UMR0_13_UNSECURE_DOORBELL0_BASE 0x1000007FFD98D000ull
#define NIC11_UMR0_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC11_UMR0_13_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC11_UMR0_13_UNSECURE_DOORBELL1_BASE 0x1000007FFD98D080ull
#define NIC11_UMR0_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC11_UMR0_13_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC11_UMR0_13_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD98D100ull
#define NIC11_UMR0_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMR0_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC11_UMR0_13_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD98D180ull
#define NIC11_UMR0_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMR0_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC11_UMR0_13_SPECIAL_BASE 0x1000007FFD98DE80ull
#define NIC11_UMR0_13_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_UMR0_13_SPECIAL_SECTION 0x1800

#define mmNIC11_UMR0_14_UNSECURE_DOORBELL0_BASE 0x1000007FFD98E000ull
#define NIC11_UMR0_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC11_UMR0_14_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC11_UMR0_14_UNSECURE_DOORBELL1_BASE 0x1000007FFD98E080ull
#define NIC11_UMR0_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC11_UMR0_14_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC11_UMR0_14_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD98E100ull
#define NIC11_UMR0_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMR0_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC11_UMR0_14_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD98E180ull
#define NIC11_UMR0_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMR0_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC11_UMR0_14_SPECIAL_BASE 0x1000007FFD98EE80ull
#define NIC11_UMR0_14_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_UMR0_14_SPECIAL_SECTION 0x1180

#define mmNIC11_QM_DCCM0_BASE 0x1000007FFD990000ull
#define NIC11_QM_DCCM0_MAX_OFFSET 0x4000
#define NIC11_QM_DCCM0_SECTION 0x8000

#define mmNIC11_QM_ARC_AUX0_BASE 0x1000007FFD998000ull
#define NIC11_QM_ARC_AUX0_MAX_OFFSET 0x1000
#define NIC11_QM_ARC_AUX0_SECTION 0xE800

#define mmNIC11_QM_ARC_AUX0_SPECIAL_BASE 0x1000007FFD998E80ull
#define NIC11_QM_ARC_AUX0_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_QM_ARC_AUX0_SPECIAL_SECTION 0x1180

#define mmNIC11_QM0_BASE 0x1000007FFD99A000ull
#define NIC11_QM0_MAX_OFFSET 0x1000
#define NIC11_QM0_SECTION 0x9000

#define mmNIC11_QM0_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFD99A900ull
#define NIC11_QM0_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define NIC11_QM0_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmNIC11_QM0_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFD99A908ull
#define NIC11_QM0_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define NIC11_QM0_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmNIC11_QM0_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFD99A910ull
#define NIC11_QM0_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define NIC11_QM0_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmNIC11_QM0_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFD99A918ull
#define NIC11_QM0_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define NIC11_QM0_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmNIC11_QM0_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFD99A920ull
#define NIC11_QM0_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define NIC11_QM0_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmNIC11_QM0_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFD99A928ull
#define NIC11_QM0_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define NIC11_QM0_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmNIC11_QM0_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFD99A930ull
#define NIC11_QM0_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define NIC11_QM0_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmNIC11_QM0_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFD99A938ull
#define NIC11_QM0_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define NIC11_QM0_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmNIC11_QM0_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFD99A940ull
#define NIC11_QM0_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define NIC11_QM0_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmNIC11_QM0_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFD99A948ull
#define NIC11_QM0_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define NIC11_QM0_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmNIC11_QM0_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFD99A950ull
#define NIC11_QM0_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define NIC11_QM0_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmNIC11_QM0_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFD99A958ull
#define NIC11_QM0_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define NIC11_QM0_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmNIC11_QM0_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFD99A960ull
#define NIC11_QM0_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define NIC11_QM0_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmNIC11_QM0_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFD99A968ull
#define NIC11_QM0_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define NIC11_QM0_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmNIC11_QM0_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFD99A970ull
#define NIC11_QM0_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define NIC11_QM0_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmNIC11_QM0_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFD99A978ull
#define NIC11_QM0_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define NIC11_QM0_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmNIC11_QM0_AXUSER_SECURED_BASE 0x1000007FFD99AB00ull
#define NIC11_QM0_AXUSER_SECURED_MAX_OFFSET 0x5000
#define NIC11_QM0_AXUSER_SECURED_SECTION 0x8000

#define mmNIC11_QM0_AXUSER_NONSECURED_BASE 0x1000007FFD99AB80ull
#define NIC11_QM0_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define NIC11_QM0_AXUSER_NONSECURED_SECTION 0x8000

#define mmNIC11_QM0_DBG_HBW_BASE 0x1000007FFD99AC00ull
#define NIC11_QM0_DBG_HBW_MAX_OFFSET 0x5800
#define NIC11_QM0_DBG_HBW_SECTION 0x8000

#define mmNIC11_QM0_DBG_LBW_BASE 0x1000007FFD99AC80ull
#define NIC11_QM0_DBG_LBW_MAX_OFFSET 0x5800
#define NIC11_QM0_DBG_LBW_SECTION 0x1000

#define mmNIC11_QM0_CGM_BASE 0x1000007FFD99AD80ull
#define NIC11_QM0_CGM_MAX_OFFSET 0xC000
#define NIC11_QM0_CGM_SECTION 0x1000

#define mmNIC11_QM0_SPECIAL_BASE 0x1000007FFD99AE80ull
#define NIC11_QM0_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_QM0_SPECIAL_SECTION 0x4180

#define mmNIC11_QPC0_BASE 0x1000007FFD99F000ull
#define NIC11_QPC0_MAX_OFFSET 0x1000
#define NIC11_QPC0_SECTION 0x7200

#define mmNIC11_QPC0_DBFIFO0_CI_UPD_ADDR_BASE 0x1000007FFD99F720ull
#define NIC11_QPC0_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC0_DBFIFO1_CI_UPD_ADDR_BASE 0x1000007FFD99F728ull
#define NIC11_QPC0_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC0_DBFIFO2_CI_UPD_ADDR_BASE 0x1000007FFD99F730ull
#define NIC11_QPC0_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC0_DBFIFO3_CI_UPD_ADDR_BASE 0x1000007FFD99F738ull
#define NIC11_QPC0_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC0_DBFIFO4_CI_UPD_ADDR_BASE 0x1000007FFD99F740ull
#define NIC11_QPC0_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC0_DBFIFO5_CI_UPD_ADDR_BASE 0x1000007FFD99F748ull
#define NIC11_QPC0_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC0_DBFIFO6_CI_UPD_ADDR_BASE 0x1000007FFD99F750ull
#define NIC11_QPC0_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC0_DBFIFO7_CI_UPD_ADDR_BASE 0x1000007FFD99F758ull
#define NIC11_QPC0_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC0_DBFIFO8_CI_UPD_ADDR_BASE 0x1000007FFD99F760ull
#define NIC11_QPC0_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC0_DBFIFO9_CI_UPD_ADDR_BASE 0x1000007FFD99F768ull
#define NIC11_QPC0_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC0_DBFIFO10_CI_UPD_ADDR_BASE 0x1000007FFD99F770ull
#define NIC11_QPC0_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC0_DBFIFO11_CI_UPD_ADDR_BASE 0x1000007FFD99F778ull
#define NIC11_QPC0_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC0_DBFIFO12_CI_UPD_ADDR_BASE 0x1000007FFD99F780ull
#define NIC11_QPC0_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC0_DBFIFO13_CI_UPD_ADDR_BASE 0x1000007FFD99F788ull
#define NIC11_QPC0_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC0_DBFIFO14_CI_UPD_ADDR_BASE 0x1000007FFD99F790ull
#define NIC11_QPC0_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC0_DBFIFO15_CI_UPD_ADDR_BASE 0x1000007FFD99F798ull
#define NIC11_QPC0_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC0_DBFIFO16_CI_UPD_ADDR_BASE 0x1000007FFD99F7A0ull
#define NIC11_QPC0_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC0_DBFIFO17_CI_UPD_ADDR_BASE 0x1000007FFD99F7A8ull
#define NIC11_QPC0_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC0_DBFIFO18_CI_UPD_ADDR_BASE 0x1000007FFD99F7B0ull
#define NIC11_QPC0_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC0_DBFIFO19_CI_UPD_ADDR_BASE 0x1000007FFD99F7B8ull
#define NIC11_QPC0_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC0_DBFIFO20_CI_UPD_ADDR_BASE 0x1000007FFD99F7C0ull
#define NIC11_QPC0_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC0_DBFIFO21_CI_UPD_ADDR_BASE 0x1000007FFD99F7C8ull
#define NIC11_QPC0_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC0_DBFIFO22_CI_UPD_ADDR_BASE 0x1000007FFD99F7D0ull
#define NIC11_QPC0_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC0_DBFIFO23_CI_UPD_ADDR_BASE 0x1000007FFD99F7D8ull
#define NIC11_QPC0_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC0_DBFIFO24_CI_UPD_ADDR_BASE 0x1000007FFD99F7E0ull
#define NIC11_QPC0_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC0_DBFIFO25_CI_UPD_ADDR_BASE 0x1000007FFD99F7E8ull
#define NIC11_QPC0_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC0_DBFIFO26_CI_UPD_ADDR_BASE 0x1000007FFD99F7F0ull
#define NIC11_QPC0_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC0_DBFIFO27_CI_UPD_ADDR_BASE 0x1000007FFD99F7F8ull
#define NIC11_QPC0_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC0_DBFIFO28_CI_UPD_ADDR_BASE 0x1000007FFD99F800ull
#define NIC11_QPC0_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC0_DBFIFO29_CI_UPD_ADDR_BASE 0x1000007FFD99F808ull
#define NIC11_QPC0_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC0_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x1000007FFD99F810ull
#define NIC11_QPC0_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x1000007FFD99F818ull
#define NIC11_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680

#define mmNIC11_QPC0_AXUSER_CONG_QUE_BASE 0x1000007FFD99FB80ull
#define NIC11_QPC0_AXUSER_CONG_QUE_MAX_OFFSET 0x5000
#define NIC11_QPC0_AXUSER_CONG_QUE_SECTION 0x6000

#define mmNIC11_QPC0_AXUSER_RXWQE_BASE 0x1000007FFD99FBE0ull
#define NIC11_QPC0_AXUSER_RXWQE_MAX_OFFSET 0x5000
#define NIC11_QPC0_AXUSER_RXWQE_SECTION 0x6000

#define mmNIC11_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x1000007FFD99FC40ull
#define NIC11_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC11_QPC0_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000

#define mmNIC11_QPC0_AXUSER_DB_FIFO_BASE 0x1000007FFD99FCA0ull
#define NIC11_QPC0_AXUSER_DB_FIFO_MAX_OFFSET 0x5000
#define NIC11_QPC0_AXUSER_DB_FIFO_SECTION 0x6000

#define mmNIC11_QPC0_AXUSER_EV_QUE_LBW_INTR_BASE 0x1000007FFD99FD00ull
#define NIC11_QPC0_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000
#define NIC11_QPC0_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000

#define mmNIC11_QPC0_AXUSER_ERR_FIFO_BASE 0x1000007FFD99FD60ull
#define NIC11_QPC0_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000
#define NIC11_QPC0_AXUSER_ERR_FIFO_SECTION 0x6000

#define mmNIC11_QPC0_AXUSER_QPC_RESP_BASE 0x1000007FFD99FDC0ull
#define NIC11_QPC0_AXUSER_QPC_RESP_MAX_OFFSET 0x5000
#define NIC11_QPC0_AXUSER_QPC_RESP_SECTION 0x6000

#define mmNIC11_QPC0_AXUSER_QPC_REQ_BASE 0x1000007FFD99FE20ull
#define NIC11_QPC0_AXUSER_QPC_REQ_MAX_OFFSET 0x5000
#define NIC11_QPC0_AXUSER_QPC_REQ_SECTION 0x6000

#define mmNIC11_QPC0_SPECIAL_BASE 0x1000007FFD99FE80ull
#define NIC11_QPC0_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_QPC0_SPECIAL_SECTION 0x1800

#define mmNIC11_UMR1_0_UNSECURE_DOORBELL0_BASE 0x1000007FFD9A0000ull
#define NIC11_UMR1_0_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC11_UMR1_0_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC11_UMR1_0_UNSECURE_DOORBELL1_BASE 0x1000007FFD9A0080ull
#define NIC11_UMR1_0_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC11_UMR1_0_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC11_UMR1_0_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD9A0100ull
#define NIC11_UMR1_0_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMR1_0_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC11_UMR1_0_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD9A0180ull
#define NIC11_UMR1_0_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMR1_0_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC11_UMR1_0_SPECIAL_BASE 0x1000007FFD9A0E80ull
#define NIC11_UMR1_0_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_UMR1_0_SPECIAL_SECTION 0x1800

#define mmNIC11_UMR1_1_UNSECURE_DOORBELL0_BASE 0x1000007FFD9A1000ull
#define NIC11_UMR1_1_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC11_UMR1_1_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC11_UMR1_1_UNSECURE_DOORBELL1_BASE 0x1000007FFD9A1080ull
#define NIC11_UMR1_1_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC11_UMR1_1_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC11_UMR1_1_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD9A1100ull
#define NIC11_UMR1_1_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMR1_1_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC11_UMR1_1_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD9A1180ull
#define NIC11_UMR1_1_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMR1_1_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC11_UMR1_1_SPECIAL_BASE 0x1000007FFD9A1E80ull
#define NIC11_UMR1_1_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_UMR1_1_SPECIAL_SECTION 0x1800

#define mmNIC11_UMR1_2_UNSECURE_DOORBELL0_BASE 0x1000007FFD9A2000ull
#define NIC11_UMR1_2_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC11_UMR1_2_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC11_UMR1_2_UNSECURE_DOORBELL1_BASE 0x1000007FFD9A2080ull
#define NIC11_UMR1_2_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC11_UMR1_2_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC11_UMR1_2_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD9A2100ull
#define NIC11_UMR1_2_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMR1_2_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC11_UMR1_2_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD9A2180ull
#define NIC11_UMR1_2_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMR1_2_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC11_UMR1_2_SPECIAL_BASE 0x1000007FFD9A2E80ull
#define NIC11_UMR1_2_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_UMR1_2_SPECIAL_SECTION 0x1800

#define mmNIC11_UMR1_3_UNSECURE_DOORBELL0_BASE 0x1000007FFD9A3000ull
#define NIC11_UMR1_3_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC11_UMR1_3_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC11_UMR1_3_UNSECURE_DOORBELL1_BASE 0x1000007FFD9A3080ull
#define NIC11_UMR1_3_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC11_UMR1_3_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC11_UMR1_3_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD9A3100ull
#define NIC11_UMR1_3_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMR1_3_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC11_UMR1_3_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD9A3180ull
#define NIC11_UMR1_3_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMR1_3_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC11_UMR1_3_SPECIAL_BASE 0x1000007FFD9A3E80ull
#define NIC11_UMR1_3_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_UMR1_3_SPECIAL_SECTION 0x1800

#define mmNIC11_UMR1_4_UNSECURE_DOORBELL0_BASE 0x1000007FFD9A4000ull
#define NIC11_UMR1_4_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC11_UMR1_4_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC11_UMR1_4_UNSECURE_DOORBELL1_BASE 0x1000007FFD9A4080ull
#define NIC11_UMR1_4_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC11_UMR1_4_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC11_UMR1_4_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD9A4100ull
#define NIC11_UMR1_4_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMR1_4_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC11_UMR1_4_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD9A4180ull
#define NIC11_UMR1_4_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMR1_4_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC11_UMR1_4_SPECIAL_BASE 0x1000007FFD9A4E80ull
#define NIC11_UMR1_4_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_UMR1_4_SPECIAL_SECTION 0x1800

#define mmNIC11_UMR1_5_UNSECURE_DOORBELL0_BASE 0x1000007FFD9A5000ull
#define NIC11_UMR1_5_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC11_UMR1_5_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC11_UMR1_5_UNSECURE_DOORBELL1_BASE 0x1000007FFD9A5080ull
#define NIC11_UMR1_5_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC11_UMR1_5_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC11_UMR1_5_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD9A5100ull
#define NIC11_UMR1_5_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMR1_5_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC11_UMR1_5_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD9A5180ull
#define NIC11_UMR1_5_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMR1_5_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC11_UMR1_5_SPECIAL_BASE 0x1000007FFD9A5E80ull
#define NIC11_UMR1_5_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_UMR1_5_SPECIAL_SECTION 0x1800

#define mmNIC11_UMR1_6_UNSECURE_DOORBELL0_BASE 0x1000007FFD9A6000ull
#define NIC11_UMR1_6_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC11_UMR1_6_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC11_UMR1_6_UNSECURE_DOORBELL1_BASE 0x1000007FFD9A6080ull
#define NIC11_UMR1_6_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC11_UMR1_6_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC11_UMR1_6_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD9A6100ull
#define NIC11_UMR1_6_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMR1_6_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC11_UMR1_6_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD9A6180ull
#define NIC11_UMR1_6_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMR1_6_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC11_UMR1_6_SPECIAL_BASE 0x1000007FFD9A6E80ull
#define NIC11_UMR1_6_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_UMR1_6_SPECIAL_SECTION 0x1800

#define mmNIC11_UMR1_7_UNSECURE_DOORBELL0_BASE 0x1000007FFD9A7000ull
#define NIC11_UMR1_7_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC11_UMR1_7_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC11_UMR1_7_UNSECURE_DOORBELL1_BASE 0x1000007FFD9A7080ull
#define NIC11_UMR1_7_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC11_UMR1_7_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC11_UMR1_7_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD9A7100ull
#define NIC11_UMR1_7_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMR1_7_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC11_UMR1_7_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD9A7180ull
#define NIC11_UMR1_7_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMR1_7_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC11_UMR1_7_SPECIAL_BASE 0x1000007FFD9A7E80ull
#define NIC11_UMR1_7_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_UMR1_7_SPECIAL_SECTION 0x1800

#define mmNIC11_UMR1_8_UNSECURE_DOORBELL0_BASE 0x1000007FFD9A8000ull
#define NIC11_UMR1_8_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC11_UMR1_8_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC11_UMR1_8_UNSECURE_DOORBELL1_BASE 0x1000007FFD9A8080ull
#define NIC11_UMR1_8_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC11_UMR1_8_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC11_UMR1_8_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD9A8100ull
#define NIC11_UMR1_8_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMR1_8_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC11_UMR1_8_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD9A8180ull
#define NIC11_UMR1_8_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMR1_8_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC11_UMR1_8_SPECIAL_BASE 0x1000007FFD9A8E80ull
#define NIC11_UMR1_8_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_UMR1_8_SPECIAL_SECTION 0x1800

#define mmNIC11_UMR1_9_UNSECURE_DOORBELL0_BASE 0x1000007FFD9A9000ull
#define NIC11_UMR1_9_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC11_UMR1_9_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC11_UMR1_9_UNSECURE_DOORBELL1_BASE 0x1000007FFD9A9080ull
#define NIC11_UMR1_9_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC11_UMR1_9_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC11_UMR1_9_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD9A9100ull
#define NIC11_UMR1_9_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMR1_9_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC11_UMR1_9_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD9A9180ull
#define NIC11_UMR1_9_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMR1_9_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC11_UMR1_9_SPECIAL_BASE 0x1000007FFD9A9E80ull
#define NIC11_UMR1_9_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_UMR1_9_SPECIAL_SECTION 0x1800

#define mmNIC11_UMR1_10_UNSECURE_DOORBELL0_BASE 0x1000007FFD9AA000ull
#define NIC11_UMR1_10_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC11_UMR1_10_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC11_UMR1_10_UNSECURE_DOORBELL1_BASE 0x1000007FFD9AA080ull
#define NIC11_UMR1_10_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC11_UMR1_10_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC11_UMR1_10_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD9AA100ull
#define NIC11_UMR1_10_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMR1_10_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC11_UMR1_10_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD9AA180ull
#define NIC11_UMR1_10_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMR1_10_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC11_UMR1_10_SPECIAL_BASE 0x1000007FFD9AAE80ull
#define NIC11_UMR1_10_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_UMR1_10_SPECIAL_SECTION 0x1800

#define mmNIC11_UMR1_11_UNSECURE_DOORBELL0_BASE 0x1000007FFD9AB000ull
#define NIC11_UMR1_11_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC11_UMR1_11_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC11_UMR1_11_UNSECURE_DOORBELL1_BASE 0x1000007FFD9AB080ull
#define NIC11_UMR1_11_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC11_UMR1_11_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC11_UMR1_11_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD9AB100ull
#define NIC11_UMR1_11_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMR1_11_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC11_UMR1_11_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD9AB180ull
#define NIC11_UMR1_11_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMR1_11_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC11_UMR1_11_SPECIAL_BASE 0x1000007FFD9ABE80ull
#define NIC11_UMR1_11_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_UMR1_11_SPECIAL_SECTION 0x1800

#define mmNIC11_UMR1_12_UNSECURE_DOORBELL0_BASE 0x1000007FFD9AC000ull
#define NIC11_UMR1_12_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC11_UMR1_12_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC11_UMR1_12_UNSECURE_DOORBELL1_BASE 0x1000007FFD9AC080ull
#define NIC11_UMR1_12_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC11_UMR1_12_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC11_UMR1_12_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD9AC100ull
#define NIC11_UMR1_12_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMR1_12_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC11_UMR1_12_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD9AC180ull
#define NIC11_UMR1_12_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMR1_12_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC11_UMR1_12_SPECIAL_BASE 0x1000007FFD9ACE80ull
#define NIC11_UMR1_12_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_UMR1_12_SPECIAL_SECTION 0x1800

#define mmNIC11_UMR1_13_UNSECURE_DOORBELL0_BASE 0x1000007FFD9AD000ull
#define NIC11_UMR1_13_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC11_UMR1_13_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC11_UMR1_13_UNSECURE_DOORBELL1_BASE 0x1000007FFD9AD080ull
#define NIC11_UMR1_13_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC11_UMR1_13_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC11_UMR1_13_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD9AD100ull
#define NIC11_UMR1_13_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMR1_13_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC11_UMR1_13_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD9AD180ull
#define NIC11_UMR1_13_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMR1_13_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC11_UMR1_13_SPECIAL_BASE 0x1000007FFD9ADE80ull
#define NIC11_UMR1_13_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_UMR1_13_SPECIAL_SECTION 0x1800

#define mmNIC11_UMR1_14_UNSECURE_DOORBELL0_BASE 0x1000007FFD9AE000ull
#define NIC11_UMR1_14_UNSECURE_DOORBELL0_MAX_OFFSET 0x1000
#define NIC11_UMR1_14_UNSECURE_DOORBELL0_SECTION 0x8000

#define mmNIC11_UMR1_14_UNSECURE_DOORBELL1_BASE 0x1000007FFD9AE080ull
#define NIC11_UMR1_14_UNSECURE_DOORBELL1_MAX_OFFSET 0x1000
#define NIC11_UMR1_14_UNSECURE_DOORBELL1_SECTION 0x8000

#define mmNIC11_UMR1_14_COMPLETION_QUEUE_CI_0_BASE 0x1000007FFD9AE100ull
#define NIC11_UMR1_14_COMPLETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMR1_14_COMPLETION_QUEUE_CI_0_SECTION 0x8000

#define mmNIC11_UMR1_14_COMPLETION_QUEUE_CI_1_BASE 0x1000007FFD9AE180ull
#define NIC11_UMR1_14_COMPLETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMR1_14_COMPLETION_QUEUE_CI_1_SECTION 0xD000

#define mmNIC11_UMR1_14_SPECIAL_BASE 0x1000007FFD9AEE80ull
#define NIC11_UMR1_14_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_UMR1_14_SPECIAL_SECTION 0x1180

#define mmNIC11_QM_DCCM1_BASE 0x1000007FFD9B0000ull
#define NIC11_QM_DCCM1_MAX_OFFSET 0x4000
#define NIC11_QM_DCCM1_SECTION 0x8000

#define mmNIC11_QM_ARC_AUX1_BASE 0x1000007FFD9B8000ull
#define NIC11_QM_ARC_AUX1_MAX_OFFSET 0x1000
#define NIC11_QM_ARC_AUX1_SECTION 0xE800

#define mmNIC11_QM_ARC_AUX1_SPECIAL_BASE 0x1000007FFD9B8E80ull
#define NIC11_QM_ARC_AUX1_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_QM_ARC_AUX1_SPECIAL_SECTION 0x1180

#define mmNIC11_QM1_BASE 0x1000007FFD9BA000ull
#define NIC11_QM1_MAX_OFFSET 0x1000
#define NIC11_QM1_SECTION 0x9000

#define mmNIC11_QM1_QMAN_WR64_BASE_ADDR0_BASE 0x1000007FFD9BA900ull
#define NIC11_QM1_QMAN_WR64_BASE_ADDR0_MAX_OFFSET 0x8000
#define NIC11_QM1_QMAN_WR64_BASE_ADDR0_SECTION 0x8000

#define mmNIC11_QM1_QMAN_WR64_BASE_ADDR1_BASE 0x1000007FFD9BA908ull
#define NIC11_QM1_QMAN_WR64_BASE_ADDR1_MAX_OFFSET 0x8000
#define NIC11_QM1_QMAN_WR64_BASE_ADDR1_SECTION 0x8000

#define mmNIC11_QM1_QMAN_WR64_BASE_ADDR2_BASE 0x1000007FFD9BA910ull
#define NIC11_QM1_QMAN_WR64_BASE_ADDR2_MAX_OFFSET 0x8000
#define NIC11_QM1_QMAN_WR64_BASE_ADDR2_SECTION 0x8000

#define mmNIC11_QM1_QMAN_WR64_BASE_ADDR3_BASE 0x1000007FFD9BA918ull
#define NIC11_QM1_QMAN_WR64_BASE_ADDR3_MAX_OFFSET 0x8000
#define NIC11_QM1_QMAN_WR64_BASE_ADDR3_SECTION 0x8000

#define mmNIC11_QM1_QMAN_WR64_BASE_ADDR4_BASE 0x1000007FFD9BA920ull
#define NIC11_QM1_QMAN_WR64_BASE_ADDR4_MAX_OFFSET 0x8000
#define NIC11_QM1_QMAN_WR64_BASE_ADDR4_SECTION 0x8000

#define mmNIC11_QM1_QMAN_WR64_BASE_ADDR5_BASE 0x1000007FFD9BA928ull
#define NIC11_QM1_QMAN_WR64_BASE_ADDR5_MAX_OFFSET 0x8000
#define NIC11_QM1_QMAN_WR64_BASE_ADDR5_SECTION 0x8000

#define mmNIC11_QM1_QMAN_WR64_BASE_ADDR6_BASE 0x1000007FFD9BA930ull
#define NIC11_QM1_QMAN_WR64_BASE_ADDR6_MAX_OFFSET 0x8000
#define NIC11_QM1_QMAN_WR64_BASE_ADDR6_SECTION 0x8000

#define mmNIC11_QM1_QMAN_WR64_BASE_ADDR7_BASE 0x1000007FFD9BA938ull
#define NIC11_QM1_QMAN_WR64_BASE_ADDR7_MAX_OFFSET 0x8000
#define NIC11_QM1_QMAN_WR64_BASE_ADDR7_SECTION 0x8000

#define mmNIC11_QM1_QMAN_WR64_BASE_ADDR8_BASE 0x1000007FFD9BA940ull
#define NIC11_QM1_QMAN_WR64_BASE_ADDR8_MAX_OFFSET 0x8000
#define NIC11_QM1_QMAN_WR64_BASE_ADDR8_SECTION 0x8000

#define mmNIC11_QM1_QMAN_WR64_BASE_ADDR9_BASE 0x1000007FFD9BA948ull
#define NIC11_QM1_QMAN_WR64_BASE_ADDR9_MAX_OFFSET 0x8000
#define NIC11_QM1_QMAN_WR64_BASE_ADDR9_SECTION 0x8000

#define mmNIC11_QM1_QMAN_WR64_BASE_ADDR10_BASE 0x1000007FFD9BA950ull
#define NIC11_QM1_QMAN_WR64_BASE_ADDR10_MAX_OFFSET 0x8000
#define NIC11_QM1_QMAN_WR64_BASE_ADDR10_SECTION 0x8000

#define mmNIC11_QM1_QMAN_WR64_BASE_ADDR11_BASE 0x1000007FFD9BA958ull
#define NIC11_QM1_QMAN_WR64_BASE_ADDR11_MAX_OFFSET 0x8000
#define NIC11_QM1_QMAN_WR64_BASE_ADDR11_SECTION 0x8000

#define mmNIC11_QM1_QMAN_WR64_BASE_ADDR12_BASE 0x1000007FFD9BA960ull
#define NIC11_QM1_QMAN_WR64_BASE_ADDR12_MAX_OFFSET 0x8000
#define NIC11_QM1_QMAN_WR64_BASE_ADDR12_SECTION 0x8000

#define mmNIC11_QM1_QMAN_WR64_BASE_ADDR13_BASE 0x1000007FFD9BA968ull
#define NIC11_QM1_QMAN_WR64_BASE_ADDR13_MAX_OFFSET 0x8000
#define NIC11_QM1_QMAN_WR64_BASE_ADDR13_SECTION 0x8000

#define mmNIC11_QM1_QMAN_WR64_BASE_ADDR14_BASE 0x1000007FFD9BA970ull
#define NIC11_QM1_QMAN_WR64_BASE_ADDR14_MAX_OFFSET 0x8000
#define NIC11_QM1_QMAN_WR64_BASE_ADDR14_SECTION 0x8000

#define mmNIC11_QM1_QMAN_WR64_BASE_ADDR15_BASE 0x1000007FFD9BA978ull
#define NIC11_QM1_QMAN_WR64_BASE_ADDR15_MAX_OFFSET 0x8000
#define NIC11_QM1_QMAN_WR64_BASE_ADDR15_SECTION 0x1880

#define mmNIC11_QM1_AXUSER_SECURED_BASE 0x1000007FFD9BAB00ull
#define NIC11_QM1_AXUSER_SECURED_MAX_OFFSET 0x5000
#define NIC11_QM1_AXUSER_SECURED_SECTION 0x8000

#define mmNIC11_QM1_AXUSER_NONSECURED_BASE 0x1000007FFD9BAB80ull
#define NIC11_QM1_AXUSER_NONSECURED_MAX_OFFSET 0x5000
#define NIC11_QM1_AXUSER_NONSECURED_SECTION 0x8000

#define mmNIC11_QM1_DBG_HBW_BASE 0x1000007FFD9BAC00ull
#define NIC11_QM1_DBG_HBW_MAX_OFFSET 0x5800
#define NIC11_QM1_DBG_HBW_SECTION 0x8000

#define mmNIC11_QM1_DBG_LBW_BASE 0x1000007FFD9BAC80ull
#define NIC11_QM1_DBG_LBW_MAX_OFFSET 0x5800
#define NIC11_QM1_DBG_LBW_SECTION 0x1000

#define mmNIC11_QM1_CGM_BASE 0x1000007FFD9BAD80ull
#define NIC11_QM1_CGM_MAX_OFFSET 0xC000
#define NIC11_QM1_CGM_SECTION 0x1000

#define mmNIC11_QM1_SPECIAL_BASE 0x1000007FFD9BAE80ull
#define NIC11_QM1_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_QM1_SPECIAL_SECTION 0x4180

#define mmNIC11_QPC1_BASE 0x1000007FFD9BF000ull
#define NIC11_QPC1_MAX_OFFSET 0x1000
#define NIC11_QPC1_SECTION 0x7200

#define mmNIC11_QPC1_DBFIFO0_CI_UPD_ADDR_BASE 0x1000007FFD9BF720ull
#define NIC11_QPC1_DBFIFO0_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO0_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC1_DBFIFO1_CI_UPD_ADDR_BASE 0x1000007FFD9BF728ull
#define NIC11_QPC1_DBFIFO1_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO1_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC1_DBFIFO2_CI_UPD_ADDR_BASE 0x1000007FFD9BF730ull
#define NIC11_QPC1_DBFIFO2_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO2_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC1_DBFIFO3_CI_UPD_ADDR_BASE 0x1000007FFD9BF738ull
#define NIC11_QPC1_DBFIFO3_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO3_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC1_DBFIFO4_CI_UPD_ADDR_BASE 0x1000007FFD9BF740ull
#define NIC11_QPC1_DBFIFO4_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO4_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC1_DBFIFO5_CI_UPD_ADDR_BASE 0x1000007FFD9BF748ull
#define NIC11_QPC1_DBFIFO5_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO5_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC1_DBFIFO6_CI_UPD_ADDR_BASE 0x1000007FFD9BF750ull
#define NIC11_QPC1_DBFIFO6_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO6_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC1_DBFIFO7_CI_UPD_ADDR_BASE 0x1000007FFD9BF758ull
#define NIC11_QPC1_DBFIFO7_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO7_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC1_DBFIFO8_CI_UPD_ADDR_BASE 0x1000007FFD9BF760ull
#define NIC11_QPC1_DBFIFO8_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO8_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC1_DBFIFO9_CI_UPD_ADDR_BASE 0x1000007FFD9BF768ull
#define NIC11_QPC1_DBFIFO9_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO9_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC1_DBFIFO10_CI_UPD_ADDR_BASE 0x1000007FFD9BF770ull
#define NIC11_QPC1_DBFIFO10_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO10_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC1_DBFIFO11_CI_UPD_ADDR_BASE 0x1000007FFD9BF778ull
#define NIC11_QPC1_DBFIFO11_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO11_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC1_DBFIFO12_CI_UPD_ADDR_BASE 0x1000007FFD9BF780ull
#define NIC11_QPC1_DBFIFO12_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO12_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC1_DBFIFO13_CI_UPD_ADDR_BASE 0x1000007FFD9BF788ull
#define NIC11_QPC1_DBFIFO13_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO13_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC1_DBFIFO14_CI_UPD_ADDR_BASE 0x1000007FFD9BF790ull
#define NIC11_QPC1_DBFIFO14_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO14_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC1_DBFIFO15_CI_UPD_ADDR_BASE 0x1000007FFD9BF798ull
#define NIC11_QPC1_DBFIFO15_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO15_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC1_DBFIFO16_CI_UPD_ADDR_BASE 0x1000007FFD9BF7A0ull
#define NIC11_QPC1_DBFIFO16_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO16_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC1_DBFIFO17_CI_UPD_ADDR_BASE 0x1000007FFD9BF7A8ull
#define NIC11_QPC1_DBFIFO17_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO17_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC1_DBFIFO18_CI_UPD_ADDR_BASE 0x1000007FFD9BF7B0ull
#define NIC11_QPC1_DBFIFO18_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO18_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC1_DBFIFO19_CI_UPD_ADDR_BASE 0x1000007FFD9BF7B8ull
#define NIC11_QPC1_DBFIFO19_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO19_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC1_DBFIFO20_CI_UPD_ADDR_BASE 0x1000007FFD9BF7C0ull
#define NIC11_QPC1_DBFIFO20_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO20_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC1_DBFIFO21_CI_UPD_ADDR_BASE 0x1000007FFD9BF7C8ull
#define NIC11_QPC1_DBFIFO21_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO21_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC1_DBFIFO22_CI_UPD_ADDR_BASE 0x1000007FFD9BF7D0ull
#define NIC11_QPC1_DBFIFO22_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO22_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC1_DBFIFO23_CI_UPD_ADDR_BASE 0x1000007FFD9BF7D8ull
#define NIC11_QPC1_DBFIFO23_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO23_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC1_DBFIFO24_CI_UPD_ADDR_BASE 0x1000007FFD9BF7E0ull
#define NIC11_QPC1_DBFIFO24_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO24_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC1_DBFIFO25_CI_UPD_ADDR_BASE 0x1000007FFD9BF7E8ull
#define NIC11_QPC1_DBFIFO25_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO25_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC1_DBFIFO26_CI_UPD_ADDR_BASE 0x1000007FFD9BF7F0ull
#define NIC11_QPC1_DBFIFO26_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO26_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC1_DBFIFO27_CI_UPD_ADDR_BASE 0x1000007FFD9BF7F8ull
#define NIC11_QPC1_DBFIFO27_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO27_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC1_DBFIFO28_CI_UPD_ADDR_BASE 0x1000007FFD9BF800ull
#define NIC11_QPC1_DBFIFO28_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO28_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC1_DBFIFO29_CI_UPD_ADDR_BASE 0x1000007FFD9BF808ull
#define NIC11_QPC1_DBFIFO29_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO29_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC1_DBFIFOSECUR_CI_UPD_ADDR_BASE 0x1000007FFD9BF810ull
#define NIC11_QPC1_DBFIFOSECUR_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFOSECUR_CI_UPD_ADDR_SECTION 0x8000

#define mmNIC11_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_BASE 0x1000007FFD9BF818ull
#define NIC11_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFOPRIVIL_CI_UPD_ADDR_SECTION 0x3680

#define mmNIC11_QPC1_AXUSER_CONG_QUE_BASE 0x1000007FFD9BFB80ull
#define NIC11_QPC1_AXUSER_CONG_QUE_MAX_OFFSET 0x5000
#define NIC11_QPC1_AXUSER_CONG_QUE_SECTION 0x6000

#define mmNIC11_QPC1_AXUSER_RXWQE_BASE 0x1000007FFD9BFBE0ull
#define NIC11_QPC1_AXUSER_RXWQE_MAX_OFFSET 0x5000
#define NIC11_QPC1_AXUSER_RXWQE_SECTION 0x6000

#define mmNIC11_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_BASE 0x1000007FFD9BFC40ull
#define NIC11_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC11_QPC1_AXUSER_TXWQE_LBW_QMAN_BP_SECTION 0x6000

#define mmNIC11_QPC1_AXUSER_DB_FIFO_BASE 0x1000007FFD9BFCA0ull
#define NIC11_QPC1_AXUSER_DB_FIFO_MAX_OFFSET 0x5000
#define NIC11_QPC1_AXUSER_DB_FIFO_SECTION 0x6000

#define mmNIC11_QPC1_AXUSER_EV_QUE_LBW_INTR_BASE 0x1000007FFD9BFD00ull
#define NIC11_QPC1_AXUSER_EV_QUE_LBW_INTR_MAX_OFFSET 0x5000
#define NIC11_QPC1_AXUSER_EV_QUE_LBW_INTR_SECTION 0x6000

#define mmNIC11_QPC1_AXUSER_ERR_FIFO_BASE 0x1000007FFD9BFD60ull
#define NIC11_QPC1_AXUSER_ERR_FIFO_MAX_OFFSET 0x5000
#define NIC11_QPC1_AXUSER_ERR_FIFO_SECTION 0x6000

#define mmNIC11_QPC1_AXUSER_QPC_RESP_BASE 0x1000007FFD9BFDC0ull
#define NIC11_QPC1_AXUSER_QPC_RESP_MAX_OFFSET 0x5000
#define NIC11_QPC1_AXUSER_QPC_RESP_SECTION 0x6000

#define mmNIC11_QPC1_AXUSER_QPC_REQ_BASE 0x1000007FFD9BFE20ull
#define NIC11_QPC1_AXUSER_QPC_REQ_MAX_OFFSET 0x5000
#define NIC11_QPC1_AXUSER_QPC_REQ_SECTION 0x6000

#define mmNIC11_QPC1_SPECIAL_BASE 0x1000007FFD9BFE80ull
#define NIC11_QPC1_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_QPC1_SPECIAL_SECTION 0x8180

#define mmNIC11_TMR_BASE 0x1000007FFD9C8000ull
#define NIC11_TMR_MAX_OFFSET 0x1000
#define NIC11_TMR_SECTION 0xD600

#define mmNIC11_TMR_AXUSER_TMR_FREE_LIST_BASE 0x1000007FFD9C8D60ull
#define NIC11_TMR_AXUSER_TMR_FREE_LIST_MAX_OFFSET 0x5000
#define NIC11_TMR_AXUSER_TMR_FREE_LIST_SECTION 0x6000

#define mmNIC11_TMR_AXUSER_TMR_FIFO_BASE 0x1000007FFD9C8DC0ull
#define NIC11_TMR_AXUSER_TMR_FIFO_MAX_OFFSET 0x5000
#define NIC11_TMR_AXUSER_TMR_FIFO_SECTION 0x6000

#define mmNIC11_TMR_AXUSER_TMR_FSM_BASE 0x1000007FFD9C8E20ull
#define NIC11_TMR_AXUSER_TMR_FSM_MAX_OFFSET 0x5000
#define NIC11_TMR_AXUSER_TMR_FSM_SECTION 0x6000

#define mmNIC11_TMR_SPECIAL_BASE 0x1000007FFD9C8E80ull
#define NIC11_TMR_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_TMR_SPECIAL_SECTION 0x1800

#define mmNIC11_RXB_CORE_BASE 0x1000007FFD9C9000ull
#define NIC11_RXB_CORE_MAX_OFFSET 0x1000
#define NIC11_RXB_CORE_SECTION 0x6100

#define mmNIC11_RXB_CORE_SCT_AWUSER_BASE 0x1000007FFD9C9610ull
#define NIC11_RXB_CORE_SCT_AWUSER_MAX_OFFSET 0x5000
#define NIC11_RXB_CORE_SCT_AWUSER_SECTION 0x8700

#define mmNIC11_RXB_CORE_SPECIAL_BASE 0x1000007FFD9C9E80ull
#define NIC11_RXB_CORE_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_RXB_CORE_SPECIAL_SECTION 0x1800

#define mmNIC11_RXE0_BASE 0x1000007FFD9CA000ull
#define NIC11_RXE0_MAX_OFFSET 0x1000
#define NIC11_RXE0_SECTION 0x9000

#define mmNIC11_RXE0_WQE_ARUSER_BASE 0x1000007FFD9CA900ull
#define NIC11_RXE0_WQE_ARUSER_MAX_OFFSET 0x5000
#define NIC11_RXE0_WQE_ARUSER_SECTION 0x5800

#define mmNIC11_RXE0_SPECIAL_BASE 0x1000007FFD9CAE80ull
#define NIC11_RXE0_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_RXE0_SPECIAL_SECTION 0x1800

#define mmNIC11_RXE1_BASE 0x1000007FFD9CB000ull
#define NIC11_RXE1_MAX_OFFSET 0x1000
#define NIC11_RXE1_SECTION 0x9000

#define mmNIC11_RXE1_WQE_ARUSER_BASE 0x1000007FFD9CB900ull
#define NIC11_RXE1_WQE_ARUSER_MAX_OFFSET 0x5000
#define NIC11_RXE1_WQE_ARUSER_SECTION 0x5800

#define mmNIC11_RXE1_SPECIAL_BASE 0x1000007FFD9CBE80ull
#define NIC11_RXE1_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_RXE1_SPECIAL_SECTION 0x1800

#define mmNIC11_RXE0_AXUSER_AXUSER_CQ0_BASE 0x1000007FFD9CC000ull
#define NIC11_RXE0_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000
#define NIC11_RXE0_AXUSER_AXUSER_CQ0_SECTION 0x5000

#define mmNIC11_RXE0_AXUSER_AXUSER_CQ1_BASE 0x1000007FFD9CC050ull
#define NIC11_RXE0_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000
#define NIC11_RXE0_AXUSER_AXUSER_CQ1_SECTION 0x5000

#define mmNIC11_RXE0_AXUSER_AXUSER_CQ2_BASE 0x1000007FFD9CC0A0ull
#define NIC11_RXE0_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000
#define NIC11_RXE0_AXUSER_AXUSER_CQ2_SECTION 0x5000

#define mmNIC11_RXE0_AXUSER_AXUSER_CQ3_BASE 0x1000007FFD9CC0F0ull
#define NIC11_RXE0_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000
#define NIC11_RXE0_AXUSER_AXUSER_CQ3_SECTION 0x5000

#define mmNIC11_RXE0_AXUSER_AXUSER_CQ4_BASE 0x1000007FFD9CC140ull
#define NIC11_RXE0_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000
#define NIC11_RXE0_AXUSER_AXUSER_CQ4_SECTION 0x5000

#define mmNIC11_RXE0_AXUSER_AXUSER_CQ5_BASE 0x1000007FFD9CC190ull
#define NIC11_RXE0_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000
#define NIC11_RXE0_AXUSER_AXUSER_CQ5_SECTION 0x5000

#define mmNIC11_RXE0_AXUSER_AXUSER_CQ6_BASE 0x1000007FFD9CC1E0ull
#define NIC11_RXE0_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000
#define NIC11_RXE0_AXUSER_AXUSER_CQ6_SECTION 0x5000

#define mmNIC11_RXE0_AXUSER_AXUSER_CQ7_BASE 0x1000007FFD9CC230ull
#define NIC11_RXE0_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000
#define NIC11_RXE0_AXUSER_AXUSER_CQ7_SECTION 0x5000

#define mmNIC11_RXE0_AXUSER_AXUSER_CQ8_BASE 0x1000007FFD9CC280ull
#define NIC11_RXE0_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000
#define NIC11_RXE0_AXUSER_AXUSER_CQ8_SECTION 0x5000

#define mmNIC11_RXE0_AXUSER_AXUSER_CQ9_BASE 0x1000007FFD9CC2D0ull
#define NIC11_RXE0_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000
#define NIC11_RXE0_AXUSER_AXUSER_CQ9_SECTION 0x5000

#define mmNIC11_RXE0_AXUSER_AXUSER_CQ10_BASE 0x1000007FFD9CC320ull
#define NIC11_RXE0_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000
#define NIC11_RXE0_AXUSER_AXUSER_CQ10_SECTION 0x5000

#define mmNIC11_RXE0_AXUSER_AXUSER_CQ11_BASE 0x1000007FFD9CC370ull
#define NIC11_RXE0_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000
#define NIC11_RXE0_AXUSER_AXUSER_CQ11_SECTION 0x5000

#define mmNIC11_RXE0_AXUSER_AXUSER_CQ12_BASE 0x1000007FFD9CC3C0ull
#define NIC11_RXE0_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000
#define NIC11_RXE0_AXUSER_AXUSER_CQ12_SECTION 0x5000

#define mmNIC11_RXE0_AXUSER_AXUSER_CQ13_BASE 0x1000007FFD9CC410ull
#define NIC11_RXE0_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000
#define NIC11_RXE0_AXUSER_AXUSER_CQ13_SECTION 0x5000

#define mmNIC11_RXE0_AXUSER_AXUSER_CQ14_BASE 0x1000007FFD9CC460ull
#define NIC11_RXE0_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000
#define NIC11_RXE0_AXUSER_AXUSER_CQ14_SECTION 0x5000

#define mmNIC11_RXE0_AXUSER_AXUSER_CQ15_BASE 0x1000007FFD9CC4B0ull
#define NIC11_RXE0_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000
#define NIC11_RXE0_AXUSER_AXUSER_CQ15_SECTION 0x5000

#define mmNIC11_RXE0_AXUSER_AXUSER_CQ16_BASE 0x1000007FFD9CC500ull
#define NIC11_RXE0_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000
#define NIC11_RXE0_AXUSER_AXUSER_CQ16_SECTION 0x5000

#define mmNIC11_RXE0_AXUSER_AXUSER_CQ17_BASE 0x1000007FFD9CC550ull
#define NIC11_RXE0_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000
#define NIC11_RXE0_AXUSER_AXUSER_CQ17_SECTION 0x5000

#define mmNIC11_RXE0_AXUSER_AXUSER_CQ18_BASE 0x1000007FFD9CC5A0ull
#define NIC11_RXE0_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000
#define NIC11_RXE0_AXUSER_AXUSER_CQ18_SECTION 0x5000

#define mmNIC11_RXE0_AXUSER_AXUSER_CQ19_BASE 0x1000007FFD9CC5F0ull
#define NIC11_RXE0_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000
#define NIC11_RXE0_AXUSER_AXUSER_CQ19_SECTION 0x5000

#define mmNIC11_RXE0_AXUSER_AXUSER_CQ20_BASE 0x1000007FFD9CC640ull
#define NIC11_RXE0_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000
#define NIC11_RXE0_AXUSER_AXUSER_CQ20_SECTION 0x5000

#define mmNIC11_RXE0_AXUSER_AXUSER_CQ21_BASE 0x1000007FFD9CC690ull
#define NIC11_RXE0_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000
#define NIC11_RXE0_AXUSER_AXUSER_CQ21_SECTION 0x5000

#define mmNIC11_RXE0_AXUSER_AXUSER_CQ22_BASE 0x1000007FFD9CC6E0ull
#define NIC11_RXE0_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000
#define NIC11_RXE0_AXUSER_AXUSER_CQ22_SECTION 0x5000

#define mmNIC11_RXE0_AXUSER_AXUSER_CQ23_BASE 0x1000007FFD9CC730ull
#define NIC11_RXE0_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000
#define NIC11_RXE0_AXUSER_AXUSER_CQ23_SECTION 0x5000

#define mmNIC11_RXE0_AXUSER_AXUSER_CQ24_BASE 0x1000007FFD9CC780ull
#define NIC11_RXE0_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000
#define NIC11_RXE0_AXUSER_AXUSER_CQ24_SECTION 0x5000

#define mmNIC11_RXE0_AXUSER_AXUSER_CQ25_BASE 0x1000007FFD9CC7D0ull
#define NIC11_RXE0_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000
#define NIC11_RXE0_AXUSER_AXUSER_CQ25_SECTION 0x5000

#define mmNIC11_RXE0_AXUSER_AXUSER_CQ26_BASE 0x1000007FFD9CC820ull
#define NIC11_RXE0_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000
#define NIC11_RXE0_AXUSER_AXUSER_CQ26_SECTION 0x5000

#define mmNIC11_RXE0_AXUSER_AXUSER_CQ27_BASE 0x1000007FFD9CC870ull
#define NIC11_RXE0_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000
#define NIC11_RXE0_AXUSER_AXUSER_CQ27_SECTION 0x5000

#define mmNIC11_RXE0_AXUSER_AXUSER_CQ28_BASE 0x1000007FFD9CC8C0ull
#define NIC11_RXE0_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000
#define NIC11_RXE0_AXUSER_AXUSER_CQ28_SECTION 0x5000

#define mmNIC11_RXE0_AXUSER_AXUSER_CQ29_BASE 0x1000007FFD9CC910ull
#define NIC11_RXE0_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000
#define NIC11_RXE0_AXUSER_AXUSER_CQ29_SECTION 0x5000

#define mmNIC11_RXE0_AXUSER_AXUSER_CQ30_BASE 0x1000007FFD9CC960ull
#define NIC11_RXE0_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000
#define NIC11_RXE0_AXUSER_AXUSER_CQ30_SECTION 0x5000

#define mmNIC11_RXE0_AXUSER_AXUSER_CQ31_BASE 0x1000007FFD9CC9B0ull
#define NIC11_RXE0_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000
#define NIC11_RXE0_AXUSER_AXUSER_CQ31_SECTION 0x4D00

#define mmNIC11_RXE0_AXUSER_SPECIAL_BASE 0x1000007FFD9CCE80ull
#define NIC11_RXE0_AXUSER_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_RXE0_AXUSER_SPECIAL_SECTION 0x1800

#define mmNIC11_RXE1_AXUSER_AXUSER_CQ0_BASE 0x1000007FFD9CD000ull
#define NIC11_RXE1_AXUSER_AXUSER_CQ0_MAX_OFFSET 0x5000
#define NIC11_RXE1_AXUSER_AXUSER_CQ0_SECTION 0x5000

#define mmNIC11_RXE1_AXUSER_AXUSER_CQ1_BASE 0x1000007FFD9CD050ull
#define NIC11_RXE1_AXUSER_AXUSER_CQ1_MAX_OFFSET 0x5000
#define NIC11_RXE1_AXUSER_AXUSER_CQ1_SECTION 0x5000

#define mmNIC11_RXE1_AXUSER_AXUSER_CQ2_BASE 0x1000007FFD9CD0A0ull
#define NIC11_RXE1_AXUSER_AXUSER_CQ2_MAX_OFFSET 0x5000
#define NIC11_RXE1_AXUSER_AXUSER_CQ2_SECTION 0x5000

#define mmNIC11_RXE1_AXUSER_AXUSER_CQ3_BASE 0x1000007FFD9CD0F0ull
#define NIC11_RXE1_AXUSER_AXUSER_CQ3_MAX_OFFSET 0x5000
#define NIC11_RXE1_AXUSER_AXUSER_CQ3_SECTION 0x5000

#define mmNIC11_RXE1_AXUSER_AXUSER_CQ4_BASE 0x1000007FFD9CD140ull
#define NIC11_RXE1_AXUSER_AXUSER_CQ4_MAX_OFFSET 0x5000
#define NIC11_RXE1_AXUSER_AXUSER_CQ4_SECTION 0x5000

#define mmNIC11_RXE1_AXUSER_AXUSER_CQ5_BASE 0x1000007FFD9CD190ull
#define NIC11_RXE1_AXUSER_AXUSER_CQ5_MAX_OFFSET 0x5000
#define NIC11_RXE1_AXUSER_AXUSER_CQ5_SECTION 0x5000

#define mmNIC11_RXE1_AXUSER_AXUSER_CQ6_BASE 0x1000007FFD9CD1E0ull
#define NIC11_RXE1_AXUSER_AXUSER_CQ6_MAX_OFFSET 0x5000
#define NIC11_RXE1_AXUSER_AXUSER_CQ6_SECTION 0x5000

#define mmNIC11_RXE1_AXUSER_AXUSER_CQ7_BASE 0x1000007FFD9CD230ull
#define NIC11_RXE1_AXUSER_AXUSER_CQ7_MAX_OFFSET 0x5000
#define NIC11_RXE1_AXUSER_AXUSER_CQ7_SECTION 0x5000

#define mmNIC11_RXE1_AXUSER_AXUSER_CQ8_BASE 0x1000007FFD9CD280ull
#define NIC11_RXE1_AXUSER_AXUSER_CQ8_MAX_OFFSET 0x5000
#define NIC11_RXE1_AXUSER_AXUSER_CQ8_SECTION 0x5000

#define mmNIC11_RXE1_AXUSER_AXUSER_CQ9_BASE 0x1000007FFD9CD2D0ull
#define NIC11_RXE1_AXUSER_AXUSER_CQ9_MAX_OFFSET 0x5000
#define NIC11_RXE1_AXUSER_AXUSER_CQ9_SECTION 0x5000

#define mmNIC11_RXE1_AXUSER_AXUSER_CQ10_BASE 0x1000007FFD9CD320ull
#define NIC11_RXE1_AXUSER_AXUSER_CQ10_MAX_OFFSET 0x5000
#define NIC11_RXE1_AXUSER_AXUSER_CQ10_SECTION 0x5000

#define mmNIC11_RXE1_AXUSER_AXUSER_CQ11_BASE 0x1000007FFD9CD370ull
#define NIC11_RXE1_AXUSER_AXUSER_CQ11_MAX_OFFSET 0x5000
#define NIC11_RXE1_AXUSER_AXUSER_CQ11_SECTION 0x5000

#define mmNIC11_RXE1_AXUSER_AXUSER_CQ12_BASE 0x1000007FFD9CD3C0ull
#define NIC11_RXE1_AXUSER_AXUSER_CQ12_MAX_OFFSET 0x5000
#define NIC11_RXE1_AXUSER_AXUSER_CQ12_SECTION 0x5000

#define mmNIC11_RXE1_AXUSER_AXUSER_CQ13_BASE 0x1000007FFD9CD410ull
#define NIC11_RXE1_AXUSER_AXUSER_CQ13_MAX_OFFSET 0x5000
#define NIC11_RXE1_AXUSER_AXUSER_CQ13_SECTION 0x5000

#define mmNIC11_RXE1_AXUSER_AXUSER_CQ14_BASE 0x1000007FFD9CD460ull
#define NIC11_RXE1_AXUSER_AXUSER_CQ14_MAX_OFFSET 0x5000
#define NIC11_RXE1_AXUSER_AXUSER_CQ14_SECTION 0x5000

#define mmNIC11_RXE1_AXUSER_AXUSER_CQ15_BASE 0x1000007FFD9CD4B0ull
#define NIC11_RXE1_AXUSER_AXUSER_CQ15_MAX_OFFSET 0x5000
#define NIC11_RXE1_AXUSER_AXUSER_CQ15_SECTION 0x5000

#define mmNIC11_RXE1_AXUSER_AXUSER_CQ16_BASE 0x1000007FFD9CD500ull
#define NIC11_RXE1_AXUSER_AXUSER_CQ16_MAX_OFFSET 0x5000
#define NIC11_RXE1_AXUSER_AXUSER_CQ16_SECTION 0x5000

#define mmNIC11_RXE1_AXUSER_AXUSER_CQ17_BASE 0x1000007FFD9CD550ull
#define NIC11_RXE1_AXUSER_AXUSER_CQ17_MAX_OFFSET 0x5000
#define NIC11_RXE1_AXUSER_AXUSER_CQ17_SECTION 0x5000

#define mmNIC11_RXE1_AXUSER_AXUSER_CQ18_BASE 0x1000007FFD9CD5A0ull
#define NIC11_RXE1_AXUSER_AXUSER_CQ18_MAX_OFFSET 0x5000
#define NIC11_RXE1_AXUSER_AXUSER_CQ18_SECTION 0x5000

#define mmNIC11_RXE1_AXUSER_AXUSER_CQ19_BASE 0x1000007FFD9CD5F0ull
#define NIC11_RXE1_AXUSER_AXUSER_CQ19_MAX_OFFSET 0x5000
#define NIC11_RXE1_AXUSER_AXUSER_CQ19_SECTION 0x5000

#define mmNIC11_RXE1_AXUSER_AXUSER_CQ20_BASE 0x1000007FFD9CD640ull
#define NIC11_RXE1_AXUSER_AXUSER_CQ20_MAX_OFFSET 0x5000
#define NIC11_RXE1_AXUSER_AXUSER_CQ20_SECTION 0x5000

#define mmNIC11_RXE1_AXUSER_AXUSER_CQ21_BASE 0x1000007FFD9CD690ull
#define NIC11_RXE1_AXUSER_AXUSER_CQ21_MAX_OFFSET 0x5000
#define NIC11_RXE1_AXUSER_AXUSER_CQ21_SECTION 0x5000

#define mmNIC11_RXE1_AXUSER_AXUSER_CQ22_BASE 0x1000007FFD9CD6E0ull
#define NIC11_RXE1_AXUSER_AXUSER_CQ22_MAX_OFFSET 0x5000
#define NIC11_RXE1_AXUSER_AXUSER_CQ22_SECTION 0x5000

#define mmNIC11_RXE1_AXUSER_AXUSER_CQ23_BASE 0x1000007FFD9CD730ull
#define NIC11_RXE1_AXUSER_AXUSER_CQ23_MAX_OFFSET 0x5000
#define NIC11_RXE1_AXUSER_AXUSER_CQ23_SECTION 0x5000

#define mmNIC11_RXE1_AXUSER_AXUSER_CQ24_BASE 0x1000007FFD9CD780ull
#define NIC11_RXE1_AXUSER_AXUSER_CQ24_MAX_OFFSET 0x5000
#define NIC11_RXE1_AXUSER_AXUSER_CQ24_SECTION 0x5000

#define mmNIC11_RXE1_AXUSER_AXUSER_CQ25_BASE 0x1000007FFD9CD7D0ull
#define NIC11_RXE1_AXUSER_AXUSER_CQ25_MAX_OFFSET 0x5000
#define NIC11_RXE1_AXUSER_AXUSER_CQ25_SECTION 0x5000

#define mmNIC11_RXE1_AXUSER_AXUSER_CQ26_BASE 0x1000007FFD9CD820ull
#define NIC11_RXE1_AXUSER_AXUSER_CQ26_MAX_OFFSET 0x5000
#define NIC11_RXE1_AXUSER_AXUSER_CQ26_SECTION 0x5000

#define mmNIC11_RXE1_AXUSER_AXUSER_CQ27_BASE 0x1000007FFD9CD870ull
#define NIC11_RXE1_AXUSER_AXUSER_CQ27_MAX_OFFSET 0x5000
#define NIC11_RXE1_AXUSER_AXUSER_CQ27_SECTION 0x5000

#define mmNIC11_RXE1_AXUSER_AXUSER_CQ28_BASE 0x1000007FFD9CD8C0ull
#define NIC11_RXE1_AXUSER_AXUSER_CQ28_MAX_OFFSET 0x5000
#define NIC11_RXE1_AXUSER_AXUSER_CQ28_SECTION 0x5000

#define mmNIC11_RXE1_AXUSER_AXUSER_CQ29_BASE 0x1000007FFD9CD910ull
#define NIC11_RXE1_AXUSER_AXUSER_CQ29_MAX_OFFSET 0x5000
#define NIC11_RXE1_AXUSER_AXUSER_CQ29_SECTION 0x5000

#define mmNIC11_RXE1_AXUSER_AXUSER_CQ30_BASE 0x1000007FFD9CD960ull
#define NIC11_RXE1_AXUSER_AXUSER_CQ30_MAX_OFFSET 0x5000
#define NIC11_RXE1_AXUSER_AXUSER_CQ30_SECTION 0x5000

#define mmNIC11_RXE1_AXUSER_AXUSER_CQ31_BASE 0x1000007FFD9CD9B0ull
#define NIC11_RXE1_AXUSER_AXUSER_CQ31_MAX_OFFSET 0x5000
#define NIC11_RXE1_AXUSER_AXUSER_CQ31_SECTION 0x4D00

#define mmNIC11_RXE1_AXUSER_SPECIAL_BASE 0x1000007FFD9CDE80ull
#define NIC11_RXE1_AXUSER_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_RXE1_AXUSER_SPECIAL_SECTION 0x2180

#define mmNIC11_TXS0_BASE 0x1000007FFD9D0000ull
#define NIC11_TXS0_MAX_OFFSET 0x1000
#define NIC11_TXS0_SECTION 0xE800

#define mmNIC11_TXS0_SPECIAL_BASE 0x1000007FFD9D0E80ull
#define NIC11_TXS0_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_TXS0_SPECIAL_SECTION 0x1800

#define mmNIC11_TXS1_BASE 0x1000007FFD9D1000ull
#define NIC11_TXS1_MAX_OFFSET 0x1000
#define NIC11_TXS1_SECTION 0xE800

#define mmNIC11_TXS1_SPECIAL_BASE 0x1000007FFD9D1E80ull
#define NIC11_TXS1_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_TXS1_SPECIAL_SECTION 0x1800

#define mmNIC11_TXE0_BASE 0x1000007FFD9D2000ull
#define NIC11_TXE0_MAX_OFFSET 0x1000
#define NIC11_TXE0_SECTION 0xE800

#define mmNIC11_TXE0_SPECIAL_BASE 0x1000007FFD9D2E80ull
#define NIC11_TXE0_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_TXE0_SPECIAL_SECTION 0x1800

#define mmNIC11_TXE1_BASE 0x1000007FFD9D3000ull
#define NIC11_TXE1_MAX_OFFSET 0x1000
#define NIC11_TXE1_SECTION 0xE800

#define mmNIC11_TXE1_SPECIAL_BASE 0x1000007FFD9D3E80ull
#define NIC11_TXE1_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_TXE1_SPECIAL_SECTION 0x1800

#define mmNIC11_TXB_BASE 0x1000007FFD9D4000ull
#define NIC11_TXB_MAX_OFFSET 0x1000
#define NIC11_TXB_SECTION 0xE800

#define mmNIC11_TXB_SPECIAL_BASE 0x1000007FFD9D4E80ull
#define NIC11_TXB_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_TXB_SPECIAL_SECTION 0x1800

#define mmNIC11_MSTR_IF_RR_SHRD_HBW_BASE 0x1000007FFD9D5000ull
#define NIC11_MSTR_IF_RR_SHRD_HBW_MAX_OFFSET 0x17C0
#define NIC11_MSTR_IF_RR_SHRD_HBW_SECTION 0x2000

#define mmNIC11_MSTR_IF_RR_PRVT_HBW_BASE 0x1000007FFD9D5200ull
#define NIC11_MSTR_IF_RR_PRVT_HBW_MAX_OFFSET 0x17C0
#define NIC11_MSTR_IF_RR_PRVT_HBW_SECTION 0x2000

#define mmNIC11_MSTR_IF_RR_SHRD_LBW_BASE 0x1000007FFD9D5400ull
#define NIC11_MSTR_IF_RR_SHRD_LBW_MAX_OFFSET 0x14C0
#define NIC11_MSTR_IF_RR_SHRD_LBW_SECTION 0x2000

#define mmNIC11_MSTR_IF_RR_PRVT_LBW_BASE 0x1000007FFD9D5600ull
#define NIC11_MSTR_IF_RR_PRVT_LBW_MAX_OFFSET 0x14C0
#define NIC11_MSTR_IF_RR_PRVT_LBW_SECTION 0x2000

#define mmNIC11_MSTR_IF_E2E_CRDT_BASE 0x1000007FFD9D5800ull
#define NIC11_MSTR_IF_E2E_CRDT_MAX_OFFSET 0x2400
#define NIC11_MSTR_IF_E2E_CRDT_SECTION 0x2800

#define mmNIC11_MSTR_IF_AXUSER_BASE 0x1000007FFD9D5A80ull
#define NIC11_MSTR_IF_AXUSER_MAX_OFFSET 0x5000
#define NIC11_MSTR_IF_AXUSER_SECTION 0x8000

#define mmNIC11_MSTR_IF_DBG_HBW_BASE 0x1000007FFD9D5B00ull
#define NIC11_MSTR_IF_DBG_HBW_MAX_OFFSET 0x5800
#define NIC11_MSTR_IF_DBG_HBW_SECTION 0x8000

#define mmNIC11_MSTR_IF_DBG_LBW_BASE 0x1000007FFD9D5B80ull
#define NIC11_MSTR_IF_DBG_LBW_MAX_OFFSET 0x5800
#define NIC11_MSTR_IF_DBG_LBW_SECTION 0x8000

#define mmNIC11_MSTR_IF_CORE_HBW_BASE 0x1000007FFD9D5C00ull
#define NIC11_MSTR_IF_CORE_HBW_MAX_OFFSET 0x1200
#define NIC11_MSTR_IF_CORE_HBW_SECTION 0x1800

#define mmNIC11_MSTR_IF_CORE_LBW_BASE 0x1000007FFD9D5D80ull
#define NIC11_MSTR_IF_CORE_LBW_MAX_OFFSET 0x8000
#define NIC11_MSTR_IF_CORE_LBW_SECTION 0x1000

#define mmNIC11_MSTR_IF_SPECIAL_BASE 0x1000007FFD9D5E80ull
#define NIC11_MSTR_IF_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_MSTR_IF_SPECIAL_SECTION 0x1800

#define mmNIC11_TX_AXUSER_BASE 0x1000007FFD9D6000ull
#define NIC11_TX_AXUSER_MAX_OFFSET 0x5000
#define NIC11_TX_AXUSER_SECTION 0x2000

#define mmNIC11_SERDES0_BASE 0x1000007FFD9D8000ull
#define NIC11_SERDES0_MAX_OFFSET 0x3E40
#define NIC11_SERDES0_SECTION 0x4000

#define mmNIC11_SERDES1_BASE 0x1000007FFD9DC000ull
#define NIC11_SERDES1_MAX_OFFSET 0x3E40
#define NIC11_SERDES1_SECTION 0x4000

#define mmNIC11_PHY_BASE 0x1000007FFD9E0000ull
#define NIC11_PHY_MAX_OFFSET 0x1000
#define NIC11_PHY_SECTION 0xE800

#define mmNIC11_PHY_SPECIAL_BASE 0x1000007FFD9E0E80ull
#define NIC11_PHY_SPECIAL_MAX_OFFSET 0x1800
#define NIC11_PHY_SPECIAL_SECTION 0x7180

#define mmPRT11_MAC_AUX_BASE 0x1000007FFD9E8000ull
#define PRT11_MAC_AUX_MAX_OFFSET 0x1000
#define PRT11_MAC_AUX_SECTION 0xE800

#define mmPRT11_MAC_AUX_SPECIAL_BASE 0x1000007FFD9E8E80ull
#define PRT11_MAC_AUX_SPECIAL_MAX_OFFSET 0x1800
#define PRT11_MAC_AUX_SPECIAL_SECTION 0x1800

#define mmPRT11_MAC_CORE_BASE 0x1000007FFD9E9000ull
#define PRT11_MAC_CORE_MAX_OFFSET 0x1000
#define PRT11_MAC_CORE_SECTION 0xE800

#define mmPRT11_MAC_CORE_SPECIAL_BASE 0x1000007FFD9E9E80ull
#define PRT11_MAC_CORE_SPECIAL_MAX_OFFSET 0x1800
#define PRT11_MAC_CORE_SPECIAL_SECTION 0x1800

#define mmNIC11_MAC_RS_FEC_BASE 0x1000007FFD9EA000ull
#define NIC11_MAC_RS_FEC_MAX_OFFSET 0x2DC0
#define NIC11_MAC_RS_FEC_SECTION 0x1000

#define mmNIC11_MAC_GLOB_STAT_NIC_MAC_STAT_BASE 0x1000007FFD9EB000ull
#define NIC11_MAC_GLOB_STAT_NIC_MAC_STAT_MAX_OFFSET 0x4D00
#define NIC11_MAC_GLOB_STAT_NIC_MAC_STAT_SECTION 0x8000

#define mmNIC11_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_BASE 0x1000007FFD9EB800ull
#define NIC11_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_MAX_OFFSET 0x1EC0
#define NIC11_MAC_GLOB_STAT_NIC_MAC_RSFEC_STATS_SECTION 0x8000

#define mmNIC11_MAC_CH0_MAC_PCS_BASE 0x1000007FFD9EC000ull
#define NIC11_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC11_MAC_CH0_MAC_PCS_SECTION 0x4000

#define mmNIC11_MAC_CH0_MAC_128_BASE 0x1000007FFD9EC400ull
#define NIC11_MAC_CH0_MAC_128_MAX_OFFSET 0xA400
#define NIC11_MAC_CH0_MAC_128_SECTION 0x4000

#define mmNIC11_MAC_CH0_MAC_AN_BASE 0x1000007FFD9EC800ull
#define NIC11_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400
#define NIC11_MAC_CH0_MAC_AN_SECTION 0x8000

#define mmNIC11_MAC_CH1_MAC_PCS_BASE 0x1000007FFD9ED000ull
#define NIC11_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC11_MAC_CH1_MAC_PCS_SECTION 0x4000

#define mmNIC11_MAC_CH1_MAC_128_BASE 0x1000007FFD9ED400ull
#define NIC11_MAC_CH1_MAC_128_MAX_OFFSET 0xA400
#define NIC11_MAC_CH1_MAC_128_SECTION 0x4000

#define mmNIC11_MAC_CH1_MAC_AN_BASE 0x1000007FFD9ED800ull
#define NIC11_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400
#define NIC11_MAC_CH1_MAC_AN_SECTION 0x8000

#define mmNIC11_MAC_CH2_MAC_PCS_BASE 0x1000007FFD9EE000ull
#define NIC11_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC11_MAC_CH2_MAC_PCS_SECTION 0x4000

#define mmNIC11_MAC_CH2_MAC_128_BASE 0x1000007FFD9EE400ull
#define NIC11_MAC_CH2_MAC_128_MAX_OFFSET 0xA400
#define NIC11_MAC_CH2_MAC_128_SECTION 0x4000

#define mmNIC11_MAC_CH2_MAC_AN_BASE 0x1000007FFD9EE800ull
#define NIC11_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400
#define NIC11_MAC_CH2_MAC_AN_SECTION 0x8000

#define mmNIC11_MAC_CH3_MAC_PCS_BASE 0x1000007FFD9EF000ull
#define NIC11_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC11_MAC_CH3_MAC_PCS_SECTION 0x4000

#define mmNIC11_MAC_CH3_MAC_128_BASE 0x1000007FFD9EF400ull
#define NIC11_MAC_CH3_MAC_128_MAX_OFFSET 0xA400
#define NIC11_MAC_CH3_MAC_128_SECTION 0x4000

#define mmNIC11_MAC_CH3_MAC_AN_BASE 0x1000007FFD9EF800ull
#define NIC11_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400
#define NIC11_MAC_CH3_MAC_AN_SECTION 0x610800

#define mmDCORE0_ROM_TABLE_L_BASE 0x1000007FFE000000ull
#define DCORE0_ROM_TABLE_L_MAX_OFFSET 0x1000
#define DCORE0_ROM_TABLE_L_SECTION 0x80000

#define mmDCORE0_HMMU0_CS_ROM_TBL_BASE 0x1000007FFE080000ull
#define DCORE0_HMMU0_CS_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE0_HMMU0_CS_ROM_TBL_SECTION 0x1000

#define mmDCORE0_HMMU0_CS_STM_BASE 0x1000007FFE081000ull
#define DCORE0_HMMU0_CS_STM_MAX_OFFSET 0x1000
#define DCORE0_HMMU0_CS_STM_SECTION 0x1000

#define mmDCORE0_HMMU0_CS_CTI_BASE 0x1000007FFE082000ull
#define DCORE0_HMMU0_CS_CTI_MAX_OFFSET 0x1000
#define DCORE0_HMMU0_CS_CTI_SECTION 0x1000

#define mmDCORE0_HMMU0_CS_ETF_BASE 0x1000007FFE083000ull
#define DCORE0_HMMU0_CS_ETF_MAX_OFFSET 0x1000
#define DCORE0_HMMU0_CS_ETF_SECTION 0x1000

#define mmDCORE0_HMMU0_CS_SPMU_BASE 0x1000007FFE084000ull
#define DCORE0_HMMU0_CS_SPMU_MAX_OFFSET 0x1000
#define DCORE0_HMMU0_CS_SPMU_SECTION 0x1000

#define mmDCORE0_HMMU0_BMON_CTI_BASE 0x1000007FFE085000ull
#define DCORE0_HMMU0_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE0_HMMU0_BMON_CTI_SECTION 0x1000

#define mmDCORE0_HMMU0_USER_CTI_BASE 0x1000007FFE086000ull
#define DCORE0_HMMU0_USER_CTI_MAX_OFFSET 0x1000
#define DCORE0_HMMU0_USER_CTI_SECTION 0x1000

#define mmDCORE0_HMMU0_BMON_0_BASE 0x1000007FFE087000ull
#define DCORE0_HMMU0_BMON_0_MAX_OFFSET 0x1000
#define DCORE0_HMMU0_BMON_0_SECTION 0x1000

#define mmDCORE0_HMMU0_BMON_1_BASE 0x1000007FFE088000ull
#define DCORE0_HMMU0_BMON_1_MAX_OFFSET 0x1000
#define DCORE0_HMMU0_BMON_1_SECTION 0x1000

#define mmDCORE0_HMMU0_BMON_3_BASE 0x1000007FFE089000ull
#define DCORE0_HMMU0_BMON_3_MAX_OFFSET 0x1000
#define DCORE0_HMMU0_BMON_3_SECTION 0x1000

#define mmDCORE0_HMMU0_BMON_2_BASE 0x1000007FFE08A000ull
#define DCORE0_HMMU0_BMON_2_MAX_OFFSET 0x1000
#define DCORE0_HMMU0_BMON_2_SECTION 0x1000

#define mmDCORE0_HMMU0_BMON_4_BASE 0x1000007FFE08B000ull
#define DCORE0_HMMU0_BMON_4_MAX_OFFSET 0x1000
#define DCORE0_HMMU0_BMON_4_SECTION 0x5000

#define mmDCORE0_HMMU1_CS_ROM_TBL_BASE 0x1000007FFE090000ull
#define DCORE0_HMMU1_CS_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE0_HMMU1_CS_ROM_TBL_SECTION 0x1000

#define mmDCORE0_HMMU1_CS_STM_BASE 0x1000007FFE091000ull
#define DCORE0_HMMU1_CS_STM_MAX_OFFSET 0x1000
#define DCORE0_HMMU1_CS_STM_SECTION 0x1000

#define mmDCORE0_HMMU1_CS_CTI_BASE 0x1000007FFE092000ull
#define DCORE0_HMMU1_CS_CTI_MAX_OFFSET 0x1000
#define DCORE0_HMMU1_CS_CTI_SECTION 0x1000

#define mmDCORE0_HMMU1_CS_ETF_BASE 0x1000007FFE093000ull
#define DCORE0_HMMU1_CS_ETF_MAX_OFFSET 0x1000
#define DCORE0_HMMU1_CS_ETF_SECTION 0x1000

#define mmDCORE0_HMMU1_CS_SPMU_BASE 0x1000007FFE094000ull
#define DCORE0_HMMU1_CS_SPMU_MAX_OFFSET 0x1000
#define DCORE0_HMMU1_CS_SPMU_SECTION 0x1000

#define mmDCORE0_HMMU1_BMON_CTI_BASE 0x1000007FFE095000ull
#define DCORE0_HMMU1_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE0_HMMU1_BMON_CTI_SECTION 0x1000

#define mmDCORE0_HMMU1_USER_CTI_BASE 0x1000007FFE096000ull
#define DCORE0_HMMU1_USER_CTI_MAX_OFFSET 0x1000
#define DCORE0_HMMU1_USER_CTI_SECTION 0x1000

#define mmDCORE0_HMMU1_BMON_0_BASE 0x1000007FFE097000ull
#define DCORE0_HMMU1_BMON_0_MAX_OFFSET 0x1000
#define DCORE0_HMMU1_BMON_0_SECTION 0x1000

#define mmDCORE0_HMMU1_BMON_1_BASE 0x1000007FFE098000ull
#define DCORE0_HMMU1_BMON_1_MAX_OFFSET 0x1000
#define DCORE0_HMMU1_BMON_1_SECTION 0x1000

#define mmDCORE0_HMMU1_BMON_3_BASE 0x1000007FFE099000ull
#define DCORE0_HMMU1_BMON_3_MAX_OFFSET 0x1000
#define DCORE0_HMMU1_BMON_3_SECTION 0x1000

#define mmDCORE0_HMMU1_BMON_2_BASE 0x1000007FFE09A000ull
#define DCORE0_HMMU1_BMON_2_MAX_OFFSET 0x1000
#define DCORE0_HMMU1_BMON_2_SECTION 0x1000

#define mmDCORE0_HMMU1_BMON_4_BASE 0x1000007FFE09B000ull
#define DCORE0_HMMU1_BMON_4_MAX_OFFSET 0x1000
#define DCORE0_HMMU1_BMON_4_SECTION 0x5000

#define mmDCORE0_HMMU2_CS_ROM_TBL_BASE 0x1000007FFE0A0000ull
#define DCORE0_HMMU2_CS_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE0_HMMU2_CS_ROM_TBL_SECTION 0x1000

#define mmDCORE0_HMMU2_CS_STM_BASE 0x1000007FFE0A1000ull
#define DCORE0_HMMU2_CS_STM_MAX_OFFSET 0x1000
#define DCORE0_HMMU2_CS_STM_SECTION 0x1000

#define mmDCORE0_HMMU2_CS_CTI_BASE 0x1000007FFE0A2000ull
#define DCORE0_HMMU2_CS_CTI_MAX_OFFSET 0x1000
#define DCORE0_HMMU2_CS_CTI_SECTION 0x1000

#define mmDCORE0_HMMU2_CS_ETF_BASE 0x1000007FFE0A3000ull
#define DCORE0_HMMU2_CS_ETF_MAX_OFFSET 0x1000
#define DCORE0_HMMU2_CS_ETF_SECTION 0x1000

#define mmDCORE0_HMMU2_CS_SPMU_BASE 0x1000007FFE0A4000ull
#define DCORE0_HMMU2_CS_SPMU_MAX_OFFSET 0x1000
#define DCORE0_HMMU2_CS_SPMU_SECTION 0x1000

#define mmDCORE0_HMMU2_BMON_CTI_BASE 0x1000007FFE0A5000ull
#define DCORE0_HMMU2_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE0_HMMU2_BMON_CTI_SECTION 0x1000

#define mmDCORE0_HMMU2_USER_CTI_BASE 0x1000007FFE0A6000ull
#define DCORE0_HMMU2_USER_CTI_MAX_OFFSET 0x1000
#define DCORE0_HMMU2_USER_CTI_SECTION 0x1000

#define mmDCORE0_HMMU2_BMON_0_BASE 0x1000007FFE0A7000ull
#define DCORE0_HMMU2_BMON_0_MAX_OFFSET 0x1000
#define DCORE0_HMMU2_BMON_0_SECTION 0x1000

#define mmDCORE0_HMMU2_BMON_1_BASE 0x1000007FFE0A8000ull
#define DCORE0_HMMU2_BMON_1_MAX_OFFSET 0x1000
#define DCORE0_HMMU2_BMON_1_SECTION 0x1000

#define mmDCORE0_HMMU2_BMON_3_BASE 0x1000007FFE0A9000ull
#define DCORE0_HMMU2_BMON_3_MAX_OFFSET 0x1000
#define DCORE0_HMMU2_BMON_3_SECTION 0x1000

#define mmDCORE0_HMMU2_BMON_2_BASE 0x1000007FFE0AA000ull
#define DCORE0_HMMU2_BMON_2_MAX_OFFSET 0x1000
#define DCORE0_HMMU2_BMON_2_SECTION 0x1000

#define mmDCORE0_HMMU2_BMON_4_BASE 0x1000007FFE0AB000ull
#define DCORE0_HMMU2_BMON_4_MAX_OFFSET 0x1000
#define DCORE0_HMMU2_BMON_4_SECTION 0x5000

#define mmDCORE0_HMMU3_CS_ROM_TBL_BASE 0x1000007FFE0B0000ull
#define DCORE0_HMMU3_CS_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE0_HMMU3_CS_ROM_TBL_SECTION 0x1000

#define mmDCORE0_HMMU3_CS_STM_BASE 0x1000007FFE0B1000ull
#define DCORE0_HMMU3_CS_STM_MAX_OFFSET 0x1000
#define DCORE0_HMMU3_CS_STM_SECTION 0x1000

#define mmDCORE0_HMMU3_CS_CTI_BASE 0x1000007FFE0B2000ull
#define DCORE0_HMMU3_CS_CTI_MAX_OFFSET 0x1000
#define DCORE0_HMMU3_CS_CTI_SECTION 0x1000

#define mmDCORE0_HMMU3_CS_ETF_BASE 0x1000007FFE0B3000ull
#define DCORE0_HMMU3_CS_ETF_MAX_OFFSET 0x1000
#define DCORE0_HMMU3_CS_ETF_SECTION 0x1000

#define mmDCORE0_HMMU3_CS_SPMU_BASE 0x1000007FFE0B4000ull
#define DCORE0_HMMU3_CS_SPMU_MAX_OFFSET 0x1000
#define DCORE0_HMMU3_CS_SPMU_SECTION 0x1000

#define mmDCORE0_HMMU3_BMON_CTI_BASE 0x1000007FFE0B5000ull
#define DCORE0_HMMU3_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE0_HMMU3_BMON_CTI_SECTION 0x1000

#define mmDCORE0_HMMU3_USER_CTI_BASE 0x1000007FFE0B6000ull
#define DCORE0_HMMU3_USER_CTI_MAX_OFFSET 0x1000
#define DCORE0_HMMU3_USER_CTI_SECTION 0x1000

#define mmDCORE0_HMMU3_BMON_0_BASE 0x1000007FFE0B7000ull
#define DCORE0_HMMU3_BMON_0_MAX_OFFSET 0x1000
#define DCORE0_HMMU3_BMON_0_SECTION 0x1000

#define mmDCORE0_HMMU3_BMON_1_BASE 0x1000007FFE0B8000ull
#define DCORE0_HMMU3_BMON_1_MAX_OFFSET 0x1000
#define DCORE0_HMMU3_BMON_1_SECTION 0x1000

#define mmDCORE0_HMMU3_BMON_3_BASE 0x1000007FFE0B9000ull
#define DCORE0_HMMU3_BMON_3_MAX_OFFSET 0x1000
#define DCORE0_HMMU3_BMON_3_SECTION 0x1000

#define mmDCORE0_HMMU3_BMON_2_BASE 0x1000007FFE0BA000ull
#define DCORE0_HMMU3_BMON_2_MAX_OFFSET 0x1000
#define DCORE0_HMMU3_BMON_2_SECTION 0x1000

#define mmDCORE0_HMMU3_BMON_4_BASE 0x1000007FFE0BB000ull
#define DCORE0_HMMU3_BMON_4_MAX_OFFSET 0x1000
#define DCORE0_HMMU3_BMON_4_SECTION 0x5000

#define mmDCORE0_SM_CS_DBG_ROM_TBL_BASE 0x1000007FFE110000ull
#define DCORE0_SM_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE0_SM_CS_DBG_ROM_TBL_SECTION 0x1000

#define mmDCORE0_SM_STM_BASE 0x1000007FFE111000ull
#define DCORE0_SM_STM_MAX_OFFSET 0x1000
#define DCORE0_SM_STM_SECTION 0x1000

#define mmDCORE0_SM_CTI_BASE 0x1000007FFE112000ull
#define DCORE0_SM_CTI_MAX_OFFSET 0x1000
#define DCORE0_SM_CTI_SECTION 0x1000

#define mmDCORE0_SM_ETF_BASE 0x1000007FFE113000ull
#define DCORE0_SM_ETF_MAX_OFFSET 0x1000
#define DCORE0_SM_ETF_SECTION 0x1000

#define mmDCORE0_SM_SPMU_BASE 0x1000007FFE114000ull
#define DCORE0_SM_SPMU_MAX_OFFSET 0x1000
#define DCORE0_SM_SPMU_SECTION 0x1000

#define mmDCORE0_SM_BMON_CTI_BASE 0x1000007FFE115000ull
#define DCORE0_SM_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE0_SM_BMON_CTI_SECTION 0x1000

#define mmDCORE0_SM_USER_CTI_BASE 0x1000007FFE116000ull
#define DCORE0_SM_USER_CTI_MAX_OFFSET 0x1000
#define DCORE0_SM_USER_CTI_SECTION 0x1000

#define mmDCORE0_SM_BMON_BASE 0x1000007FFE117000ull
#define DCORE0_SM_BMON_MAX_OFFSET 0x1000
#define DCORE0_SM_BMON_SECTION 0x1000

#define mmDCORE0_SM_BMON1_BASE 0x1000007FFE118000ull
#define DCORE0_SM_BMON1_MAX_OFFSET 0x1000
#define DCORE0_SM_BMON1_SECTION 0x18000

#define mmDCORE0_XFT_FUNNEL_BASE 0x1000007FFE130000ull
#define DCORE0_XFT_FUNNEL_MAX_OFFSET 0x1000
#define DCORE0_XFT_FUNNEL_SECTION 0x8000

#define mmDCORE0_TFT0_FUNNEL_BASE 0x1000007FFE138000ull
#define DCORE0_TFT0_FUNNEL_MAX_OFFSET 0x1000
#define DCORE0_TFT0_FUNNEL_SECTION 0x1000

#define mmDCORE0_TFT1_FUNNEL_BASE 0x1000007FFE139000ull
#define DCORE0_TFT1_FUNNEL_MAX_OFFSET 0x1000
#define DCORE0_TFT1_FUNNEL_SECTION 0x1000

#define mmDCORE0_TFT2_FUNNEL_BASE 0x1000007FFE13A000ull
#define DCORE0_TFT2_FUNNEL_MAX_OFFSET 0x1000
#define DCORE0_TFT2_FUNNEL_SECTION 0x7000

#define mmDCORE0_RTR0_FUNNEL_BASE 0x1000007FFE141000ull
#define DCORE0_RTR0_FUNNEL_MAX_OFFSET 0x1000
#define DCORE0_RTR0_FUNNEL_SECTION 0x8000

#define mmDCORE0_RTR1_FUNNEL_BASE 0x1000007FFE149000ull
#define DCORE0_RTR1_FUNNEL_MAX_OFFSET 0x1000
#define DCORE0_RTR1_FUNNEL_SECTION 0x8000

#define mmDCORE0_RTR2_FUNNEL_BASE 0x1000007FFE151000ull
#define DCORE0_RTR2_FUNNEL_MAX_OFFSET 0x1000
#define DCORE0_RTR2_FUNNEL_SECTION 0x8000

#define mmDCORE0_RTR3_FUNNEL_BASE 0x1000007FFE159000ull
#define DCORE0_RTR3_FUNNEL_MAX_OFFSET 0x1000
#define DCORE0_RTR3_FUNNEL_SECTION 0x8000

#define mmDCORE0_RTR4_FUNNEL_BASE 0x1000007FFE161000ull
#define DCORE0_RTR4_FUNNEL_MAX_OFFSET 0x1000
#define DCORE0_RTR4_FUNNEL_SECTION 0x4000

#define mmDCORE0_MIF0_FUNNEL_BASE 0x1000007FFE165000ull
#define DCORE0_MIF0_FUNNEL_MAX_OFFSET 0x1000
#define DCORE0_MIF0_FUNNEL_SECTION 0x4000

#define mmDCORE0_RTR5_FUNNEL_BASE 0x1000007FFE169000ull
#define DCORE0_RTR5_FUNNEL_MAX_OFFSET 0x1000
#define DCORE0_RTR5_FUNNEL_SECTION 0x4000

#define mmDCORE0_MIF1_FUNNEL_BASE 0x1000007FFE16D000ull
#define DCORE0_MIF1_FUNNEL_MAX_OFFSET 0x1000
#define DCORE0_MIF1_FUNNEL_SECTION 0x4000

#define mmDCORE0_RTR6_FUNNEL_BASE 0x1000007FFE171000ull
#define DCORE0_RTR6_FUNNEL_MAX_OFFSET 0x1000
#define DCORE0_RTR6_FUNNEL_SECTION 0x4000

#define mmDCORE0_MIF2_FUNNEL_BASE 0x1000007FFE175000ull
#define DCORE0_MIF2_FUNNEL_MAX_OFFSET 0x1000
#define DCORE0_MIF2_FUNNEL_SECTION 0x4000

#define mmDCORE0_RTR7_FUNNEL_BASE 0x1000007FFE179000ull
#define DCORE0_RTR7_FUNNEL_MAX_OFFSET 0x1000
#define DCORE0_RTR7_FUNNEL_SECTION 0x4000

#define mmDCORE0_MIF3_FUNNEL_BASE 0x1000007FFE17D000ull
#define DCORE0_MIF3_FUNNEL_MAX_OFFSET 0x1000
#define DCORE0_MIF3_FUNNEL_SECTION 0x43000

#define mmDCORE0_EDMA0_CS_ROM_TBL_BASE 0x1000007FFE1C0000ull
#define DCORE0_EDMA0_CS_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE0_EDMA0_CS_ROM_TBL_SECTION 0x1000

#define mmDCORE0_EDMA0_CS_STM_BASE 0x1000007FFE1C1000ull
#define DCORE0_EDMA0_CS_STM_MAX_OFFSET 0x1000
#define DCORE0_EDMA0_CS_STM_SECTION 0x1000

#define mmDCORE0_EDMA0_CS_CTI_BASE 0x1000007FFE1C2000ull
#define DCORE0_EDMA0_CS_CTI_MAX_OFFSET 0x1000
#define DCORE0_EDMA0_CS_CTI_SECTION 0x1000

#define mmDCORE0_EDMA0_CS_ETF_BASE 0x1000007FFE1C3000ull
#define DCORE0_EDMA0_CS_ETF_MAX_OFFSET 0x1000
#define DCORE0_EDMA0_CS_ETF_SECTION 0x1000

#define mmDCORE0_EDMA0_CS_SPMU_BASE 0x1000007FFE1C4000ull
#define DCORE0_EDMA0_CS_SPMU_MAX_OFFSET 0x1000
#define DCORE0_EDMA0_CS_SPMU_SECTION 0x1000

#define mmDCORE0_EDMA0_BMON_CTI_BASE 0x1000007FFE1C5000ull
#define DCORE0_EDMA0_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE0_EDMA0_BMON_CTI_SECTION 0x1000

#define mmDCORE0_EDMA0_USER_CTI_BASE 0x1000007FFE1C6000ull
#define DCORE0_EDMA0_USER_CTI_MAX_OFFSET 0x1000
#define DCORE0_EDMA0_USER_CTI_SECTION 0x1000

#define mmDCORE0_EDMA0_BMON_0_BASE 0x1000007FFE1C7000ull
#define DCORE0_EDMA0_BMON_0_MAX_OFFSET 0x1000
#define DCORE0_EDMA0_BMON_0_SECTION 0x1000

#define mmDCORE0_EDMA0_BMON_1_BASE 0x1000007FFE1C8000ull
#define DCORE0_EDMA0_BMON_1_MAX_OFFSET 0x1000
#define DCORE0_EDMA0_BMON_1_SECTION 0x1000

#define mmDCORE0_EDMA0_QM_ARC_RTT_BASE 0x1000007FFE1C9000ull
#define DCORE0_EDMA0_QM_ARC_RTT_MAX_OFFSET 0x1400
#define DCORE0_EDMA0_QM_ARC_RTT_SECTION 0x7000

#define mmDCORE0_EDMA1_CS_ROM_TBL_BASE 0x1000007FFE1D0000ull
#define DCORE0_EDMA1_CS_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE0_EDMA1_CS_ROM_TBL_SECTION 0x1000

#define mmDCORE0_EDMA1_CS_STM_BASE 0x1000007FFE1D1000ull
#define DCORE0_EDMA1_CS_STM_MAX_OFFSET 0x1000
#define DCORE0_EDMA1_CS_STM_SECTION 0x1000

#define mmDCORE0_EDMA1_CS_CTI_BASE 0x1000007FFE1D2000ull
#define DCORE0_EDMA1_CS_CTI_MAX_OFFSET 0x1000
#define DCORE0_EDMA1_CS_CTI_SECTION 0x1000

#define mmDCORE0_EDMA1_CS_ETF_BASE 0x1000007FFE1D3000ull
#define DCORE0_EDMA1_CS_ETF_MAX_OFFSET 0x1000
#define DCORE0_EDMA1_CS_ETF_SECTION 0x1000

#define mmDCORE0_EDMA1_CS_SPMU_BASE 0x1000007FFE1D4000ull
#define DCORE0_EDMA1_CS_SPMU_MAX_OFFSET 0x1000
#define DCORE0_EDMA1_CS_SPMU_SECTION 0x1000

#define mmDCORE0_EDMA1_BMON_CTI_BASE 0x1000007FFE1D5000ull
#define DCORE0_EDMA1_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE0_EDMA1_BMON_CTI_SECTION 0x1000

#define mmDCORE0_EDMA1_USER_CTI_BASE 0x1000007FFE1D6000ull
#define DCORE0_EDMA1_USER_CTI_MAX_OFFSET 0x1000
#define DCORE0_EDMA1_USER_CTI_SECTION 0x1000

#define mmDCORE0_EDMA1_BMON_0_BASE 0x1000007FFE1D7000ull
#define DCORE0_EDMA1_BMON_0_MAX_OFFSET 0x1000
#define DCORE0_EDMA1_BMON_0_SECTION 0x1000

#define mmDCORE0_EDMA1_BMON_1_BASE 0x1000007FFE1D8000ull
#define DCORE0_EDMA1_BMON_1_MAX_OFFSET 0x1000
#define DCORE0_EDMA1_BMON_1_SECTION 0x1000

#define mmDCORE0_EDMA1_QM_ARC_RTT_BASE 0x1000007FFE1D9000ull
#define DCORE0_EDMA1_QM_ARC_RTT_MAX_OFFSET 0x1400
#define DCORE0_EDMA1_QM_ARC_RTT_SECTION 0x7000

#define mmDCORE0_VDEC0_CS_ROM_TBL_BASE 0x1000007FFE1E0000ull
#define DCORE0_VDEC0_CS_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE0_VDEC0_CS_ROM_TBL_SECTION 0x1000

#define mmDCORE0_VDEC0_CS_STM_BASE 0x1000007FFE1E1000ull
#define DCORE0_VDEC0_CS_STM_MAX_OFFSET 0x1000
#define DCORE0_VDEC0_CS_STM_SECTION 0x1000

#define mmDCORE0_VDEC0_CS_CTI_BASE 0x1000007FFE1E2000ull
#define DCORE0_VDEC0_CS_CTI_MAX_OFFSET 0x1000
#define DCORE0_VDEC0_CS_CTI_SECTION 0x1000

#define mmDCORE0_VDEC0_CS_ETF_BASE 0x1000007FFE1E3000ull
#define DCORE0_VDEC0_CS_ETF_MAX_OFFSET 0x1000
#define DCORE0_VDEC0_CS_ETF_SECTION 0x1000

#define mmDCORE0_VDEC0_CS_SPMU_BASE 0x1000007FFE1E4000ull
#define DCORE0_VDEC0_CS_SPMU_MAX_OFFSET 0x1000
#define DCORE0_VDEC0_CS_SPMU_SECTION 0x1000

#define mmDCORE0_VDEC0_BMON_CTI_BASE 0x1000007FFE1E5000ull
#define DCORE0_VDEC0_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE0_VDEC0_BMON_CTI_SECTION 0x1000

#define mmDCORE0_VDEC0_USER_CTI_BASE 0x1000007FFE1E6000ull
#define DCORE0_VDEC0_USER_CTI_MAX_OFFSET 0x1000
#define DCORE0_VDEC0_USER_CTI_SECTION 0x1000

#define mmDCORE0_VDEC0_BMON_0_BASE 0x1000007FFE1E7000ull
#define DCORE0_VDEC0_BMON_0_MAX_OFFSET 0x1000
#define DCORE0_VDEC0_BMON_0_SECTION 0x1000

#define mmDCORE0_VDEC0_BMON_1_BASE 0x1000007FFE1E8000ull
#define DCORE0_VDEC0_BMON_1_MAX_OFFSET 0x1000
#define DCORE0_VDEC0_BMON_1_SECTION 0x1000

#define mmDCORE0_VDEC0_BMON_2_BASE 0x1000007FFE1E9000ull
#define DCORE0_VDEC0_BMON_2_MAX_OFFSET 0x1000
#define DCORE0_VDEC0_BMON_2_SECTION 0x7000

#define mmDCORE0_VDEC1_CS_ROM_TBL_BASE 0x1000007FFE1F0000ull
#define DCORE0_VDEC1_CS_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE0_VDEC1_CS_ROM_TBL_SECTION 0x1000

#define mmDCORE0_VDEC1_CS_STM_BASE 0x1000007FFE1F1000ull
#define DCORE0_VDEC1_CS_STM_MAX_OFFSET 0x1000
#define DCORE0_VDEC1_CS_STM_SECTION 0x1000

#define mmDCORE0_VDEC1_CS_CTI_BASE 0x1000007FFE1F2000ull
#define DCORE0_VDEC1_CS_CTI_MAX_OFFSET 0x1000
#define DCORE0_VDEC1_CS_CTI_SECTION 0x1000

#define mmDCORE0_VDEC1_CS_ETF_BASE 0x1000007FFE1F3000ull
#define DCORE0_VDEC1_CS_ETF_MAX_OFFSET 0x1000
#define DCORE0_VDEC1_CS_ETF_SECTION 0x1000

#define mmDCORE0_VDEC1_CS_SPMU_BASE 0x1000007FFE1F4000ull
#define DCORE0_VDEC1_CS_SPMU_MAX_OFFSET 0x1000
#define DCORE0_VDEC1_CS_SPMU_SECTION 0x1000

#define mmDCORE0_VDEC1_BMON_CTI_BASE 0x1000007FFE1F5000ull
#define DCORE0_VDEC1_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE0_VDEC1_BMON_CTI_SECTION 0x1000

#define mmDCORE0_VDEC1_USER_CTI_BASE 0x1000007FFE1F6000ull
#define DCORE0_VDEC1_USER_CTI_MAX_OFFSET 0x1000
#define DCORE0_VDEC1_USER_CTI_SECTION 0x1000

#define mmDCORE0_VDEC1_BMON_0_BASE 0x1000007FFE1F7000ull
#define DCORE0_VDEC1_BMON_0_MAX_OFFSET 0x1000
#define DCORE0_VDEC1_BMON_0_SECTION 0x1000

#define mmDCORE0_VDEC1_BMON_1_BASE 0x1000007FFE1F8000ull
#define DCORE0_VDEC1_BMON_1_MAX_OFFSET 0x1000
#define DCORE0_VDEC1_BMON_1_SECTION 0x1000

#define mmDCORE0_VDEC1_BMON_2_BASE 0x1000007FFE1F9000ull
#define DCORE0_VDEC1_BMON_2_MAX_OFFSET 0x1000
#define DCORE0_VDEC1_BMON_2_SECTION 0x7000

#define mmDCORE1_ROM_TABLE_L_BASE 0x1000007FFE200000ull
#define DCORE1_ROM_TABLE_L_MAX_OFFSET 0x1000
#define DCORE1_ROM_TABLE_L_SECTION 0x80000

#define mmDCORE1_HMMU0_CS_ROM_TBL_BASE 0x1000007FFE280000ull
#define DCORE1_HMMU0_CS_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE1_HMMU0_CS_ROM_TBL_SECTION 0x1000

#define mmDCORE1_HMMU0_CS_STM_BASE 0x1000007FFE281000ull
#define DCORE1_HMMU0_CS_STM_MAX_OFFSET 0x1000
#define DCORE1_HMMU0_CS_STM_SECTION 0x1000

#define mmDCORE1_HMMU0_CS_CTI_BASE 0x1000007FFE282000ull
#define DCORE1_HMMU0_CS_CTI_MAX_OFFSET 0x1000
#define DCORE1_HMMU0_CS_CTI_SECTION 0x1000

#define mmDCORE1_HMMU0_CS_ETF_BASE 0x1000007FFE283000ull
#define DCORE1_HMMU0_CS_ETF_MAX_OFFSET 0x1000
#define DCORE1_HMMU0_CS_ETF_SECTION 0x1000

#define mmDCORE1_HMMU0_CS_SPMU_BASE 0x1000007FFE284000ull
#define DCORE1_HMMU0_CS_SPMU_MAX_OFFSET 0x1000
#define DCORE1_HMMU0_CS_SPMU_SECTION 0x1000

#define mmDCORE1_HMMU0_BMON_CTI_BASE 0x1000007FFE285000ull
#define DCORE1_HMMU0_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE1_HMMU0_BMON_CTI_SECTION 0x1000

#define mmDCORE1_HMMU0_USER_CTI_BASE 0x1000007FFE286000ull
#define DCORE1_HMMU0_USER_CTI_MAX_OFFSET 0x1000
#define DCORE1_HMMU0_USER_CTI_SECTION 0x1000

#define mmDCORE1_HMMU0_BMON_0_BASE 0x1000007FFE287000ull
#define DCORE1_HMMU0_BMON_0_MAX_OFFSET 0x1000
#define DCORE1_HMMU0_BMON_0_SECTION 0x1000

#define mmDCORE1_HMMU0_BMON_1_BASE 0x1000007FFE288000ull
#define DCORE1_HMMU0_BMON_1_MAX_OFFSET 0x1000
#define DCORE1_HMMU0_BMON_1_SECTION 0x1000

#define mmDCORE1_HMMU0_BMON_3_BASE 0x1000007FFE289000ull
#define DCORE1_HMMU0_BMON_3_MAX_OFFSET 0x1000
#define DCORE1_HMMU0_BMON_3_SECTION 0x1000

#define mmDCORE1_HMMU0_BMON_2_BASE 0x1000007FFE28A000ull
#define DCORE1_HMMU0_BMON_2_MAX_OFFSET 0x1000
#define DCORE1_HMMU0_BMON_2_SECTION 0x1000

#define mmDCORE1_HMMU0_BMON_4_BASE 0x1000007FFE28B000ull
#define DCORE1_HMMU0_BMON_4_MAX_OFFSET 0x1000
#define DCORE1_HMMU0_BMON_4_SECTION 0x5000

#define mmDCORE1_HMMU1_CS_ROM_TBL_BASE 0x1000007FFE290000ull
#define DCORE1_HMMU1_CS_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE1_HMMU1_CS_ROM_TBL_SECTION 0x1000

#define mmDCORE1_HMMU1_CS_STM_BASE 0x1000007FFE291000ull
#define DCORE1_HMMU1_CS_STM_MAX_OFFSET 0x1000
#define DCORE1_HMMU1_CS_STM_SECTION 0x1000

#define mmDCORE1_HMMU1_CS_CTI_BASE 0x1000007FFE292000ull
#define DCORE1_HMMU1_CS_CTI_MAX_OFFSET 0x1000
#define DCORE1_HMMU1_CS_CTI_SECTION 0x1000

#define mmDCORE1_HMMU1_CS_ETF_BASE 0x1000007FFE293000ull
#define DCORE1_HMMU1_CS_ETF_MAX_OFFSET 0x1000
#define DCORE1_HMMU1_CS_ETF_SECTION 0x1000

#define mmDCORE1_HMMU1_CS_SPMU_BASE 0x1000007FFE294000ull
#define DCORE1_HMMU1_CS_SPMU_MAX_OFFSET 0x1000
#define DCORE1_HMMU1_CS_SPMU_SECTION 0x1000

#define mmDCORE1_HMMU1_BMON_CTI_BASE 0x1000007FFE295000ull
#define DCORE1_HMMU1_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE1_HMMU1_BMON_CTI_SECTION 0x1000

#define mmDCORE1_HMMU1_USER_CTI_BASE 0x1000007FFE296000ull
#define DCORE1_HMMU1_USER_CTI_MAX_OFFSET 0x1000
#define DCORE1_HMMU1_USER_CTI_SECTION 0x1000

#define mmDCORE1_HMMU1_BMON_0_BASE 0x1000007FFE297000ull
#define DCORE1_HMMU1_BMON_0_MAX_OFFSET 0x1000
#define DCORE1_HMMU1_BMON_0_SECTION 0x1000

#define mmDCORE1_HMMU1_BMON_1_BASE 0x1000007FFE298000ull
#define DCORE1_HMMU1_BMON_1_MAX_OFFSET 0x1000
#define DCORE1_HMMU1_BMON_1_SECTION 0x1000

#define mmDCORE1_HMMU1_BMON_3_BASE 0x1000007FFE299000ull
#define DCORE1_HMMU1_BMON_3_MAX_OFFSET 0x1000
#define DCORE1_HMMU1_BMON_3_SECTION 0x1000

#define mmDCORE1_HMMU1_BMON_2_BASE 0x1000007FFE29A000ull
#define DCORE1_HMMU1_BMON_2_MAX_OFFSET 0x1000
#define DCORE1_HMMU1_BMON_2_SECTION 0x1000

#define mmDCORE1_HMMU1_BMON_4_BASE 0x1000007FFE29B000ull
#define DCORE1_HMMU1_BMON_4_MAX_OFFSET 0x1000
#define DCORE1_HMMU1_BMON_4_SECTION 0x5000

#define mmDCORE1_HMMU2_CS_ROM_TBL_BASE 0x1000007FFE2A0000ull
#define DCORE1_HMMU2_CS_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE1_HMMU2_CS_ROM_TBL_SECTION 0x1000

#define mmDCORE1_HMMU2_CS_STM_BASE 0x1000007FFE2A1000ull
#define DCORE1_HMMU2_CS_STM_MAX_OFFSET 0x1000
#define DCORE1_HMMU2_CS_STM_SECTION 0x1000

#define mmDCORE1_HMMU2_CS_CTI_BASE 0x1000007FFE2A2000ull
#define DCORE1_HMMU2_CS_CTI_MAX_OFFSET 0x1000
#define DCORE1_HMMU2_CS_CTI_SECTION 0x1000

#define mmDCORE1_HMMU2_CS_ETF_BASE 0x1000007FFE2A3000ull
#define DCORE1_HMMU2_CS_ETF_MAX_OFFSET 0x1000
#define DCORE1_HMMU2_CS_ETF_SECTION 0x1000

#define mmDCORE1_HMMU2_CS_SPMU_BASE 0x1000007FFE2A4000ull
#define DCORE1_HMMU2_CS_SPMU_MAX_OFFSET 0x1000
#define DCORE1_HMMU2_CS_SPMU_SECTION 0x1000

#define mmDCORE1_HMMU2_BMON_CTI_BASE 0x1000007FFE2A5000ull
#define DCORE1_HMMU2_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE1_HMMU2_BMON_CTI_SECTION 0x1000

#define mmDCORE1_HMMU2_USER_CTI_BASE 0x1000007FFE2A6000ull
#define DCORE1_HMMU2_USER_CTI_MAX_OFFSET 0x1000
#define DCORE1_HMMU2_USER_CTI_SECTION 0x1000

#define mmDCORE1_HMMU2_BMON_0_BASE 0x1000007FFE2A7000ull
#define DCORE1_HMMU2_BMON_0_MAX_OFFSET 0x1000
#define DCORE1_HMMU2_BMON_0_SECTION 0x1000

#define mmDCORE1_HMMU2_BMON_1_BASE 0x1000007FFE2A8000ull
#define DCORE1_HMMU2_BMON_1_MAX_OFFSET 0x1000
#define DCORE1_HMMU2_BMON_1_SECTION 0x1000

#define mmDCORE1_HMMU2_BMON_3_BASE 0x1000007FFE2A9000ull
#define DCORE1_HMMU2_BMON_3_MAX_OFFSET 0x1000
#define DCORE1_HMMU2_BMON_3_SECTION 0x1000

#define mmDCORE1_HMMU2_BMON_2_BASE 0x1000007FFE2AA000ull
#define DCORE1_HMMU2_BMON_2_MAX_OFFSET 0x1000
#define DCORE1_HMMU2_BMON_2_SECTION 0x1000

#define mmDCORE1_HMMU2_BMON_4_BASE 0x1000007FFE2AB000ull
#define DCORE1_HMMU2_BMON_4_MAX_OFFSET 0x1000
#define DCORE1_HMMU2_BMON_4_SECTION 0x5000

#define mmDCORE1_HMMU3_CS_ROM_TBL_BASE 0x1000007FFE2B0000ull
#define DCORE1_HMMU3_CS_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE1_HMMU3_CS_ROM_TBL_SECTION 0x1000

#define mmDCORE1_HMMU3_CS_STM_BASE 0x1000007FFE2B1000ull
#define DCORE1_HMMU3_CS_STM_MAX_OFFSET 0x1000
#define DCORE1_HMMU3_CS_STM_SECTION 0x1000

#define mmDCORE1_HMMU3_CS_CTI_BASE 0x1000007FFE2B2000ull
#define DCORE1_HMMU3_CS_CTI_MAX_OFFSET 0x1000
#define DCORE1_HMMU3_CS_CTI_SECTION 0x1000

#define mmDCORE1_HMMU3_CS_ETF_BASE 0x1000007FFE2B3000ull
#define DCORE1_HMMU3_CS_ETF_MAX_OFFSET 0x1000
#define DCORE1_HMMU3_CS_ETF_SECTION 0x1000

#define mmDCORE1_HMMU3_CS_SPMU_BASE 0x1000007FFE2B4000ull
#define DCORE1_HMMU3_CS_SPMU_MAX_OFFSET 0x1000
#define DCORE1_HMMU3_CS_SPMU_SECTION 0x1000

#define mmDCORE1_HMMU3_BMON_CTI_BASE 0x1000007FFE2B5000ull
#define DCORE1_HMMU3_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE1_HMMU3_BMON_CTI_SECTION 0x1000

#define mmDCORE1_HMMU3_USER_CTI_BASE 0x1000007FFE2B6000ull
#define DCORE1_HMMU3_USER_CTI_MAX_OFFSET 0x1000
#define DCORE1_HMMU3_USER_CTI_SECTION 0x1000

#define mmDCORE1_HMMU3_BMON_0_BASE 0x1000007FFE2B7000ull
#define DCORE1_HMMU3_BMON_0_MAX_OFFSET 0x1000
#define DCORE1_HMMU3_BMON_0_SECTION 0x1000

#define mmDCORE1_HMMU3_BMON_1_BASE 0x1000007FFE2B8000ull
#define DCORE1_HMMU3_BMON_1_MAX_OFFSET 0x1000
#define DCORE1_HMMU3_BMON_1_SECTION 0x1000

#define mmDCORE1_HMMU3_BMON_3_BASE 0x1000007FFE2B9000ull
#define DCORE1_HMMU3_BMON_3_MAX_OFFSET 0x1000
#define DCORE1_HMMU3_BMON_3_SECTION 0x1000

#define mmDCORE1_HMMU3_BMON_2_BASE 0x1000007FFE2BA000ull
#define DCORE1_HMMU3_BMON_2_MAX_OFFSET 0x1000
#define DCORE1_HMMU3_BMON_2_SECTION 0x1000

#define mmDCORE1_HMMU3_BMON_4_BASE 0x1000007FFE2BB000ull
#define DCORE1_HMMU3_BMON_4_MAX_OFFSET 0x1000
#define DCORE1_HMMU3_BMON_4_SECTION 0x5000

#define mmDCORE1_SM_CS_DBG_ROM_TBL_BASE 0x1000007FFE310000ull
#define DCORE1_SM_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE1_SM_CS_DBG_ROM_TBL_SECTION 0x1000

#define mmDCORE1_SM_STM_BASE 0x1000007FFE311000ull
#define DCORE1_SM_STM_MAX_OFFSET 0x1000
#define DCORE1_SM_STM_SECTION 0x1000

#define mmDCORE1_SM_CTI_BASE 0x1000007FFE312000ull
#define DCORE1_SM_CTI_MAX_OFFSET 0x1000
#define DCORE1_SM_CTI_SECTION 0x1000

#define mmDCORE1_SM_ETF_BASE 0x1000007FFE313000ull
#define DCORE1_SM_ETF_MAX_OFFSET 0x1000
#define DCORE1_SM_ETF_SECTION 0x1000

#define mmDCORE1_SM_SPMU_BASE 0x1000007FFE314000ull
#define DCORE1_SM_SPMU_MAX_OFFSET 0x1000
#define DCORE1_SM_SPMU_SECTION 0x1000

#define mmDCORE1_SM_BMON_CTI_BASE 0x1000007FFE315000ull
#define DCORE1_SM_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE1_SM_BMON_CTI_SECTION 0x1000

#define mmDCORE1_SM_USER_CTI_BASE 0x1000007FFE316000ull
#define DCORE1_SM_USER_CTI_MAX_OFFSET 0x1000
#define DCORE1_SM_USER_CTI_SECTION 0x1000

#define mmDCORE1_SM_BMON_BASE 0x1000007FFE317000ull
#define DCORE1_SM_BMON_MAX_OFFSET 0x1000
#define DCORE1_SM_BMON_SECTION 0x1000

#define mmDCORE1_SM_BMON1_BASE 0x1000007FFE318000ull
#define DCORE1_SM_BMON1_MAX_OFFSET 0x1000
#define DCORE1_SM_BMON1_SECTION 0x18000

#define mmDCORE1_XFT_FUNNEL_BASE 0x1000007FFE330000ull
#define DCORE1_XFT_FUNNEL_MAX_OFFSET 0x1000
#define DCORE1_XFT_FUNNEL_SECTION 0x8000

#define mmDCORE1_TFT0_FUNNEL_BASE 0x1000007FFE338000ull
#define DCORE1_TFT0_FUNNEL_MAX_OFFSET 0x1000
#define DCORE1_TFT0_FUNNEL_SECTION 0x1000

#define mmDCORE1_TFT1_FUNNEL_BASE 0x1000007FFE339000ull
#define DCORE1_TFT1_FUNNEL_MAX_OFFSET 0x1000
#define DCORE1_TFT1_FUNNEL_SECTION 0x1000

#define mmDCORE1_TFT2_FUNNEL_BASE 0x1000007FFE33A000ull
#define DCORE1_TFT2_FUNNEL_MAX_OFFSET 0x1000
#define DCORE1_TFT2_FUNNEL_SECTION 0x7000

#define mmDCORE1_RTR0_FUNNEL_BASE 0x1000007FFE341000ull
#define DCORE1_RTR0_FUNNEL_MAX_OFFSET 0x1000
#define DCORE1_RTR0_FUNNEL_SECTION 0x4000

#define mmDCORE1_MIF0_FUNNEL_BASE 0x1000007FFE345000ull
#define DCORE1_MIF0_FUNNEL_MAX_OFFSET 0x1000
#define DCORE1_MIF0_FUNNEL_SECTION 0x4000

#define mmDCORE1_RTR1_FUNNEL_BASE 0x1000007FFE349000ull
#define DCORE1_RTR1_FUNNEL_MAX_OFFSET 0x1000
#define DCORE1_RTR1_FUNNEL_SECTION 0x4000

#define mmDCORE1_MIF1_FUNNEL_BASE 0x1000007FFE34D000ull
#define DCORE1_MIF1_FUNNEL_MAX_OFFSET 0x1000
#define DCORE1_MIF1_FUNNEL_SECTION 0x4000

#define mmDCORE1_RTR2_FUNNEL_BASE 0x1000007FFE351000ull
#define DCORE1_RTR2_FUNNEL_MAX_OFFSET 0x1000
#define DCORE1_RTR2_FUNNEL_SECTION 0x4000

#define mmDCORE1_MIF2_FUNNEL_BASE 0x1000007FFE355000ull
#define DCORE1_MIF2_FUNNEL_MAX_OFFSET 0x1000
#define DCORE1_MIF2_FUNNEL_SECTION 0x4000

#define mmDCORE1_RTR3_FUNNEL_BASE 0x1000007FFE359000ull
#define DCORE1_RTR3_FUNNEL_MAX_OFFSET 0x1000
#define DCORE1_RTR3_FUNNEL_SECTION 0x4000

#define mmDCORE1_MIF3_FUNNEL_BASE 0x1000007FFE35D000ull
#define DCORE1_MIF3_FUNNEL_MAX_OFFSET 0x1000
#define DCORE1_MIF3_FUNNEL_SECTION 0x4000

#define mmDCORE1_RTR4_FUNNEL_BASE 0x1000007FFE361000ull
#define DCORE1_RTR4_FUNNEL_MAX_OFFSET 0x1000
#define DCORE1_RTR4_FUNNEL_SECTION 0x8000

#define mmDCORE1_RTR5_FUNNEL_BASE 0x1000007FFE369000ull
#define DCORE1_RTR5_FUNNEL_MAX_OFFSET 0x1000
#define DCORE1_RTR5_FUNNEL_SECTION 0x8000

#define mmDCORE1_RTR6_FUNNEL_BASE 0x1000007FFE371000ull
#define DCORE1_RTR6_FUNNEL_MAX_OFFSET 0x1000
#define DCORE1_RTR6_FUNNEL_SECTION 0x8000

#define mmDCORE1_RTR7_FUNNEL_BASE 0x1000007FFE379000ull
#define DCORE1_RTR7_FUNNEL_MAX_OFFSET 0x1000
#define DCORE1_RTR7_FUNNEL_SECTION 0x47000

#define mmDCORE1_EDMA0_CS_ROM_TBL_BASE 0x1000007FFE3C0000ull
#define DCORE1_EDMA0_CS_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE1_EDMA0_CS_ROM_TBL_SECTION 0x1000

#define mmDCORE1_EDMA0_CS_STM_BASE 0x1000007FFE3C1000ull
#define DCORE1_EDMA0_CS_STM_MAX_OFFSET 0x1000
#define DCORE1_EDMA0_CS_STM_SECTION 0x1000

#define mmDCORE1_EDMA0_CS_CTI_BASE 0x1000007FFE3C2000ull
#define DCORE1_EDMA0_CS_CTI_MAX_OFFSET 0x1000
#define DCORE1_EDMA0_CS_CTI_SECTION 0x1000

#define mmDCORE1_EDMA0_CS_ETF_BASE 0x1000007FFE3C3000ull
#define DCORE1_EDMA0_CS_ETF_MAX_OFFSET 0x1000
#define DCORE1_EDMA0_CS_ETF_SECTION 0x1000

#define mmDCORE1_EDMA0_CS_SPMU_BASE 0x1000007FFE3C4000ull
#define DCORE1_EDMA0_CS_SPMU_MAX_OFFSET 0x1000
#define DCORE1_EDMA0_CS_SPMU_SECTION 0x1000

#define mmDCORE1_EDMA0_BMON_CTI_BASE 0x1000007FFE3C5000ull
#define DCORE1_EDMA0_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE1_EDMA0_BMON_CTI_SECTION 0x1000

#define mmDCORE1_EDMA0_USER_CTI_BASE 0x1000007FFE3C6000ull
#define DCORE1_EDMA0_USER_CTI_MAX_OFFSET 0x1000
#define DCORE1_EDMA0_USER_CTI_SECTION 0x1000

#define mmDCORE1_EDMA0_BMON_0_BASE 0x1000007FFE3C7000ull
#define DCORE1_EDMA0_BMON_0_MAX_OFFSET 0x1000
#define DCORE1_EDMA0_BMON_0_SECTION 0x1000

#define mmDCORE1_EDMA0_BMON_1_BASE 0x1000007FFE3C8000ull
#define DCORE1_EDMA0_BMON_1_MAX_OFFSET 0x1000
#define DCORE1_EDMA0_BMON_1_SECTION 0x1000

#define mmDCORE1_EDMA0_QM_ARC_RTT_BASE 0x1000007FFE3C9000ull
#define DCORE1_EDMA0_QM_ARC_RTT_MAX_OFFSET 0x1400
#define DCORE1_EDMA0_QM_ARC_RTT_SECTION 0x7000

#define mmDCORE1_EDMA1_CS_ROM_TBL_BASE 0x1000007FFE3D0000ull
#define DCORE1_EDMA1_CS_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE1_EDMA1_CS_ROM_TBL_SECTION 0x1000

#define mmDCORE1_EDMA1_CS_STM_BASE 0x1000007FFE3D1000ull
#define DCORE1_EDMA1_CS_STM_MAX_OFFSET 0x1000
#define DCORE1_EDMA1_CS_STM_SECTION 0x1000

#define mmDCORE1_EDMA1_CS_CTI_BASE 0x1000007FFE3D2000ull
#define DCORE1_EDMA1_CS_CTI_MAX_OFFSET 0x1000
#define DCORE1_EDMA1_CS_CTI_SECTION 0x1000

#define mmDCORE1_EDMA1_CS_ETF_BASE 0x1000007FFE3D3000ull
#define DCORE1_EDMA1_CS_ETF_MAX_OFFSET 0x1000
#define DCORE1_EDMA1_CS_ETF_SECTION 0x1000

#define mmDCORE1_EDMA1_CS_SPMU_BASE 0x1000007FFE3D4000ull
#define DCORE1_EDMA1_CS_SPMU_MAX_OFFSET 0x1000
#define DCORE1_EDMA1_CS_SPMU_SECTION 0x1000

#define mmDCORE1_EDMA1_BMON_CTI_BASE 0x1000007FFE3D5000ull
#define DCORE1_EDMA1_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE1_EDMA1_BMON_CTI_SECTION 0x1000

#define mmDCORE1_EDMA1_USER_CTI_BASE 0x1000007FFE3D6000ull
#define DCORE1_EDMA1_USER_CTI_MAX_OFFSET 0x1000
#define DCORE1_EDMA1_USER_CTI_SECTION 0x1000

#define mmDCORE1_EDMA1_BMON_0_BASE 0x1000007FFE3D7000ull
#define DCORE1_EDMA1_BMON_0_MAX_OFFSET 0x1000
#define DCORE1_EDMA1_BMON_0_SECTION 0x1000

#define mmDCORE1_EDMA1_BMON_1_BASE 0x1000007FFE3D8000ull
#define DCORE1_EDMA1_BMON_1_MAX_OFFSET 0x1000
#define DCORE1_EDMA1_BMON_1_SECTION 0x1000

#define mmDCORE1_EDMA1_QM_ARC_RTT_BASE 0x1000007FFE3D9000ull
#define DCORE1_EDMA1_QM_ARC_RTT_MAX_OFFSET 0x1400
#define DCORE1_EDMA1_QM_ARC_RTT_SECTION 0x7000

#define mmDCORE1_VDEC0_CS_ROM_TBL_BASE 0x1000007FFE3E0000ull
#define DCORE1_VDEC0_CS_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE1_VDEC0_CS_ROM_TBL_SECTION 0x1000

#define mmDCORE1_VDEC0_CS_STM_BASE 0x1000007FFE3E1000ull
#define DCORE1_VDEC0_CS_STM_MAX_OFFSET 0x1000
#define DCORE1_VDEC0_CS_STM_SECTION 0x1000

#define mmDCORE1_VDEC0_CS_CTI_BASE 0x1000007FFE3E2000ull
#define DCORE1_VDEC0_CS_CTI_MAX_OFFSET 0x1000
#define DCORE1_VDEC0_CS_CTI_SECTION 0x1000

#define mmDCORE1_VDEC0_CS_ETF_BASE 0x1000007FFE3E3000ull
#define DCORE1_VDEC0_CS_ETF_MAX_OFFSET 0x1000
#define DCORE1_VDEC0_CS_ETF_SECTION 0x1000

#define mmDCORE1_VDEC0_CS_SPMU_BASE 0x1000007FFE3E4000ull
#define DCORE1_VDEC0_CS_SPMU_MAX_OFFSET 0x1000
#define DCORE1_VDEC0_CS_SPMU_SECTION 0x1000

#define mmDCORE1_VDEC0_BMON_CTI_BASE 0x1000007FFE3E5000ull
#define DCORE1_VDEC0_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE1_VDEC0_BMON_CTI_SECTION 0x1000

#define mmDCORE1_VDEC0_USER_CTI_BASE 0x1000007FFE3E6000ull
#define DCORE1_VDEC0_USER_CTI_MAX_OFFSET 0x1000
#define DCORE1_VDEC0_USER_CTI_SECTION 0x1000

#define mmDCORE1_VDEC0_BMON_0_BASE 0x1000007FFE3E7000ull
#define DCORE1_VDEC0_BMON_0_MAX_OFFSET 0x1000
#define DCORE1_VDEC0_BMON_0_SECTION 0x1000

#define mmDCORE1_VDEC0_BMON_1_BASE 0x1000007FFE3E8000ull
#define DCORE1_VDEC0_BMON_1_MAX_OFFSET 0x1000
#define DCORE1_VDEC0_BMON_1_SECTION 0x1000

#define mmDCORE1_VDEC0_BMON_2_BASE 0x1000007FFE3E9000ull
#define DCORE1_VDEC0_BMON_2_MAX_OFFSET 0x1000
#define DCORE1_VDEC0_BMON_2_SECTION 0x7000

#define mmDCORE1_VDEC1_CS_ROM_TBL_BASE 0x1000007FFE3F0000ull
#define DCORE1_VDEC1_CS_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE1_VDEC1_CS_ROM_TBL_SECTION 0x1000

#define mmDCORE1_VDEC1_CS_STM_BASE 0x1000007FFE3F1000ull
#define DCORE1_VDEC1_CS_STM_MAX_OFFSET 0x1000
#define DCORE1_VDEC1_CS_STM_SECTION 0x1000

#define mmDCORE1_VDEC1_CS_CTI_BASE 0x1000007FFE3F2000ull
#define DCORE1_VDEC1_CS_CTI_MAX_OFFSET 0x1000
#define DCORE1_VDEC1_CS_CTI_SECTION 0x1000

#define mmDCORE1_VDEC1_CS_ETF_BASE 0x1000007FFE3F3000ull
#define DCORE1_VDEC1_CS_ETF_MAX_OFFSET 0x1000
#define DCORE1_VDEC1_CS_ETF_SECTION 0x1000

#define mmDCORE1_VDEC1_CS_SPMU_BASE 0x1000007FFE3F4000ull
#define DCORE1_VDEC1_CS_SPMU_MAX_OFFSET 0x1000
#define DCORE1_VDEC1_CS_SPMU_SECTION 0x1000

#define mmDCORE1_VDEC1_BMON_CTI_BASE 0x1000007FFE3F5000ull
#define DCORE1_VDEC1_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE1_VDEC1_BMON_CTI_SECTION 0x1000

#define mmDCORE1_VDEC1_USER_CTI_BASE 0x1000007FFE3F6000ull
#define DCORE1_VDEC1_USER_CTI_MAX_OFFSET 0x1000
#define DCORE1_VDEC1_USER_CTI_SECTION 0x1000

#define mmDCORE1_VDEC1_BMON_0_BASE 0x1000007FFE3F7000ull
#define DCORE1_VDEC1_BMON_0_MAX_OFFSET 0x1000
#define DCORE1_VDEC1_BMON_0_SECTION 0x1000

#define mmDCORE1_VDEC1_BMON_1_BASE 0x1000007FFE3F8000ull
#define DCORE1_VDEC1_BMON_1_MAX_OFFSET 0x1000
#define DCORE1_VDEC1_BMON_1_SECTION 0x1000

#define mmDCORE1_VDEC1_BMON_2_BASE 0x1000007FFE3F9000ull
#define DCORE1_VDEC1_BMON_2_MAX_OFFSET 0x1000
#define DCORE1_VDEC1_BMON_2_SECTION 0x7000

#define mmDCORE2_ROM_TABLE_L_BASE 0x1000007FFE400000ull
#define DCORE2_ROM_TABLE_L_MAX_OFFSET 0x1000
#define DCORE2_ROM_TABLE_L_SECTION 0x80000

#define mmDCORE2_HMMU0_CS_ROM_TBL_BASE 0x1000007FFE480000ull
#define DCORE2_HMMU0_CS_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE2_HMMU0_CS_ROM_TBL_SECTION 0x1000

#define mmDCORE2_HMMU0_CS_STM_BASE 0x1000007FFE481000ull
#define DCORE2_HMMU0_CS_STM_MAX_OFFSET 0x1000
#define DCORE2_HMMU0_CS_STM_SECTION 0x1000

#define mmDCORE2_HMMU0_CS_CTI_BASE 0x1000007FFE482000ull
#define DCORE2_HMMU0_CS_CTI_MAX_OFFSET 0x1000
#define DCORE2_HMMU0_CS_CTI_SECTION 0x1000

#define mmDCORE2_HMMU0_CS_ETF_BASE 0x1000007FFE483000ull
#define DCORE2_HMMU0_CS_ETF_MAX_OFFSET 0x1000
#define DCORE2_HMMU0_CS_ETF_SECTION 0x1000

#define mmDCORE2_HMMU0_CS_SPMU_BASE 0x1000007FFE484000ull
#define DCORE2_HMMU0_CS_SPMU_MAX_OFFSET 0x1000
#define DCORE2_HMMU0_CS_SPMU_SECTION 0x1000

#define mmDCORE2_HMMU0_BMON_CTI_BASE 0x1000007FFE485000ull
#define DCORE2_HMMU0_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE2_HMMU0_BMON_CTI_SECTION 0x1000

#define mmDCORE2_HMMU0_USER_CTI_BASE 0x1000007FFE486000ull
#define DCORE2_HMMU0_USER_CTI_MAX_OFFSET 0x1000
#define DCORE2_HMMU0_USER_CTI_SECTION 0x1000

#define mmDCORE2_HMMU0_BMON_0_BASE 0x1000007FFE487000ull
#define DCORE2_HMMU0_BMON_0_MAX_OFFSET 0x1000
#define DCORE2_HMMU0_BMON_0_SECTION 0x1000

#define mmDCORE2_HMMU0_BMON_1_BASE 0x1000007FFE488000ull
#define DCORE2_HMMU0_BMON_1_MAX_OFFSET 0x1000
#define DCORE2_HMMU0_BMON_1_SECTION 0x1000

#define mmDCORE2_HMMU0_BMON_3_BASE 0x1000007FFE489000ull
#define DCORE2_HMMU0_BMON_3_MAX_OFFSET 0x1000
#define DCORE2_HMMU0_BMON_3_SECTION 0x1000

#define mmDCORE2_HMMU0_BMON_2_BASE 0x1000007FFE48A000ull
#define DCORE2_HMMU0_BMON_2_MAX_OFFSET 0x1000
#define DCORE2_HMMU0_BMON_2_SECTION 0x1000

#define mmDCORE2_HMMU0_BMON_4_BASE 0x1000007FFE48B000ull
#define DCORE2_HMMU0_BMON_4_MAX_OFFSET 0x1000
#define DCORE2_HMMU0_BMON_4_SECTION 0x5000

#define mmDCORE2_HMMU1_CS_ROM_TBL_BASE 0x1000007FFE490000ull
#define DCORE2_HMMU1_CS_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE2_HMMU1_CS_ROM_TBL_SECTION 0x1000

#define mmDCORE2_HMMU1_CS_STM_BASE 0x1000007FFE491000ull
#define DCORE2_HMMU1_CS_STM_MAX_OFFSET 0x1000
#define DCORE2_HMMU1_CS_STM_SECTION 0x1000

#define mmDCORE2_HMMU1_CS_CTI_BASE 0x1000007FFE492000ull
#define DCORE2_HMMU1_CS_CTI_MAX_OFFSET 0x1000
#define DCORE2_HMMU1_CS_CTI_SECTION 0x1000

#define mmDCORE2_HMMU1_CS_ETF_BASE 0x1000007FFE493000ull
#define DCORE2_HMMU1_CS_ETF_MAX_OFFSET 0x1000
#define DCORE2_HMMU1_CS_ETF_SECTION 0x1000

#define mmDCORE2_HMMU1_CS_SPMU_BASE 0x1000007FFE494000ull
#define DCORE2_HMMU1_CS_SPMU_MAX_OFFSET 0x1000
#define DCORE2_HMMU1_CS_SPMU_SECTION 0x1000

#define mmDCORE2_HMMU1_BMON_CTI_BASE 0x1000007FFE495000ull
#define DCORE2_HMMU1_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE2_HMMU1_BMON_CTI_SECTION 0x1000

#define mmDCORE2_HMMU1_USER_CTI_BASE 0x1000007FFE496000ull
#define DCORE2_HMMU1_USER_CTI_MAX_OFFSET 0x1000
#define DCORE2_HMMU1_USER_CTI_SECTION 0x1000

#define mmDCORE2_HMMU1_BMON_0_BASE 0x1000007FFE497000ull
#define DCORE2_HMMU1_BMON_0_MAX_OFFSET 0x1000
#define DCORE2_HMMU1_BMON_0_SECTION 0x1000

#define mmDCORE2_HMMU1_BMON_1_BASE 0x1000007FFE498000ull
#define DCORE2_HMMU1_BMON_1_MAX_OFFSET 0x1000
#define DCORE2_HMMU1_BMON_1_SECTION 0x1000

#define mmDCORE2_HMMU1_BMON_3_BASE 0x1000007FFE499000ull
#define DCORE2_HMMU1_BMON_3_MAX_OFFSET 0x1000
#define DCORE2_HMMU1_BMON_3_SECTION 0x1000

#define mmDCORE2_HMMU1_BMON_2_BASE 0x1000007FFE49A000ull
#define DCORE2_HMMU1_BMON_2_MAX_OFFSET 0x1000
#define DCORE2_HMMU1_BMON_2_SECTION 0x1000

#define mmDCORE2_HMMU1_BMON_4_BASE 0x1000007FFE49B000ull
#define DCORE2_HMMU1_BMON_4_MAX_OFFSET 0x1000
#define DCORE2_HMMU1_BMON_4_SECTION 0x5000

#define mmDCORE2_HMMU2_CS_ROM_TBL_BASE 0x1000007FFE4A0000ull
#define DCORE2_HMMU2_CS_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE2_HMMU2_CS_ROM_TBL_SECTION 0x1000

#define mmDCORE2_HMMU2_CS_STM_BASE 0x1000007FFE4A1000ull
#define DCORE2_HMMU2_CS_STM_MAX_OFFSET 0x1000
#define DCORE2_HMMU2_CS_STM_SECTION 0x1000

#define mmDCORE2_HMMU2_CS_CTI_BASE 0x1000007FFE4A2000ull
#define DCORE2_HMMU2_CS_CTI_MAX_OFFSET 0x1000
#define DCORE2_HMMU2_CS_CTI_SECTION 0x1000

#define mmDCORE2_HMMU2_CS_ETF_BASE 0x1000007FFE4A3000ull
#define DCORE2_HMMU2_CS_ETF_MAX_OFFSET 0x1000
#define DCORE2_HMMU2_CS_ETF_SECTION 0x1000

#define mmDCORE2_HMMU2_CS_SPMU_BASE 0x1000007FFE4A4000ull
#define DCORE2_HMMU2_CS_SPMU_MAX_OFFSET 0x1000
#define DCORE2_HMMU2_CS_SPMU_SECTION 0x1000

#define mmDCORE2_HMMU2_BMON_CTI_BASE 0x1000007FFE4A5000ull
#define DCORE2_HMMU2_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE2_HMMU2_BMON_CTI_SECTION 0x1000

#define mmDCORE2_HMMU2_USER_CTI_BASE 0x1000007FFE4A6000ull
#define DCORE2_HMMU2_USER_CTI_MAX_OFFSET 0x1000
#define DCORE2_HMMU2_USER_CTI_SECTION 0x1000

#define mmDCORE2_HMMU2_BMON_0_BASE 0x1000007FFE4A7000ull
#define DCORE2_HMMU2_BMON_0_MAX_OFFSET 0x1000
#define DCORE2_HMMU2_BMON_0_SECTION 0x1000

#define mmDCORE2_HMMU2_BMON_1_BASE 0x1000007FFE4A8000ull
#define DCORE2_HMMU2_BMON_1_MAX_OFFSET 0x1000
#define DCORE2_HMMU2_BMON_1_SECTION 0x1000

#define mmDCORE2_HMMU2_BMON_3_BASE 0x1000007FFE4A9000ull
#define DCORE2_HMMU2_BMON_3_MAX_OFFSET 0x1000
#define DCORE2_HMMU2_BMON_3_SECTION 0x1000

#define mmDCORE2_HMMU2_BMON_2_BASE 0x1000007FFE4AA000ull
#define DCORE2_HMMU2_BMON_2_MAX_OFFSET 0x1000
#define DCORE2_HMMU2_BMON_2_SECTION 0x1000

#define mmDCORE2_HMMU2_BMON_4_BASE 0x1000007FFE4AB000ull
#define DCORE2_HMMU2_BMON_4_MAX_OFFSET 0x1000
#define DCORE2_HMMU2_BMON_4_SECTION 0x5000

#define mmDCORE2_HMMU3_CS_ROM_TBL_BASE 0x1000007FFE4B0000ull
#define DCORE2_HMMU3_CS_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE2_HMMU3_CS_ROM_TBL_SECTION 0x1000

#define mmDCORE2_HMMU3_CS_STM_BASE 0x1000007FFE4B1000ull
#define DCORE2_HMMU3_CS_STM_MAX_OFFSET 0x1000
#define DCORE2_HMMU3_CS_STM_SECTION 0x1000

#define mmDCORE2_HMMU3_CS_CTI_BASE 0x1000007FFE4B2000ull
#define DCORE2_HMMU3_CS_CTI_MAX_OFFSET 0x1000
#define DCORE2_HMMU3_CS_CTI_SECTION 0x1000

#define mmDCORE2_HMMU3_CS_ETF_BASE 0x1000007FFE4B3000ull
#define DCORE2_HMMU3_CS_ETF_MAX_OFFSET 0x1000
#define DCORE2_HMMU3_CS_ETF_SECTION 0x1000

#define mmDCORE2_HMMU3_CS_SPMU_BASE 0x1000007FFE4B4000ull
#define DCORE2_HMMU3_CS_SPMU_MAX_OFFSET 0x1000
#define DCORE2_HMMU3_CS_SPMU_SECTION 0x1000

#define mmDCORE2_HMMU3_BMON_CTI_BASE 0x1000007FFE4B5000ull
#define DCORE2_HMMU3_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE2_HMMU3_BMON_CTI_SECTION 0x1000

#define mmDCORE2_HMMU3_USER_CTI_BASE 0x1000007FFE4B6000ull
#define DCORE2_HMMU3_USER_CTI_MAX_OFFSET 0x1000
#define DCORE2_HMMU3_USER_CTI_SECTION 0x1000

#define mmDCORE2_HMMU3_BMON_0_BASE 0x1000007FFE4B7000ull
#define DCORE2_HMMU3_BMON_0_MAX_OFFSET 0x1000
#define DCORE2_HMMU3_BMON_0_SECTION 0x1000

#define mmDCORE2_HMMU3_BMON_1_BASE 0x1000007FFE4B8000ull
#define DCORE2_HMMU3_BMON_1_MAX_OFFSET 0x1000
#define DCORE2_HMMU3_BMON_1_SECTION 0x1000

#define mmDCORE2_HMMU3_BMON_3_BASE 0x1000007FFE4B9000ull
#define DCORE2_HMMU3_BMON_3_MAX_OFFSET 0x1000
#define DCORE2_HMMU3_BMON_3_SECTION 0x1000

#define mmDCORE2_HMMU3_BMON_2_BASE 0x1000007FFE4BA000ull
#define DCORE2_HMMU3_BMON_2_MAX_OFFSET 0x1000
#define DCORE2_HMMU3_BMON_2_SECTION 0x1000

#define mmDCORE2_HMMU3_BMON_4_BASE 0x1000007FFE4BB000ull
#define DCORE2_HMMU3_BMON_4_MAX_OFFSET 0x1000
#define DCORE2_HMMU3_BMON_4_SECTION 0x5000

#define mmDCORE2_SM_CS_DBG_ROM_TBL_BASE 0x1000007FFE510000ull
#define DCORE2_SM_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE2_SM_CS_DBG_ROM_TBL_SECTION 0x1000

#define mmDCORE2_SM_STM_BASE 0x1000007FFE511000ull
#define DCORE2_SM_STM_MAX_OFFSET 0x1000
#define DCORE2_SM_STM_SECTION 0x1000

#define mmDCORE2_SM_CTI_BASE 0x1000007FFE512000ull
#define DCORE2_SM_CTI_MAX_OFFSET 0x1000
#define DCORE2_SM_CTI_SECTION 0x1000

#define mmDCORE2_SM_ETF_BASE 0x1000007FFE513000ull
#define DCORE2_SM_ETF_MAX_OFFSET 0x1000
#define DCORE2_SM_ETF_SECTION 0x1000

#define mmDCORE2_SM_SPMU_BASE 0x1000007FFE514000ull
#define DCORE2_SM_SPMU_MAX_OFFSET 0x1000
#define DCORE2_SM_SPMU_SECTION 0x1000

#define mmDCORE2_SM_BMON_CTI_BASE 0x1000007FFE515000ull
#define DCORE2_SM_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE2_SM_BMON_CTI_SECTION 0x1000

#define mmDCORE2_SM_USER_CTI_BASE 0x1000007FFE516000ull
#define DCORE2_SM_USER_CTI_MAX_OFFSET 0x1000
#define DCORE2_SM_USER_CTI_SECTION 0x1000

#define mmDCORE2_SM_BMON_BASE 0x1000007FFE517000ull
#define DCORE2_SM_BMON_MAX_OFFSET 0x1000
#define DCORE2_SM_BMON_SECTION 0x1000

#define mmDCORE2_SM_BMON1_BASE 0x1000007FFE518000ull
#define DCORE2_SM_BMON1_MAX_OFFSET 0x1000
#define DCORE2_SM_BMON1_SECTION 0x18000

#define mmDCORE2_XFT_FUNNEL_BASE 0x1000007FFE530000ull
#define DCORE2_XFT_FUNNEL_MAX_OFFSET 0x1000
#define DCORE2_XFT_FUNNEL_SECTION 0x8000

#define mmDCORE2_TFT0_FUNNEL_BASE 0x1000007FFE538000ull
#define DCORE2_TFT0_FUNNEL_MAX_OFFSET 0x1000
#define DCORE2_TFT0_FUNNEL_SECTION 0x1000

#define mmDCORE2_TFT1_FUNNEL_BASE 0x1000007FFE539000ull
#define DCORE2_TFT1_FUNNEL_MAX_OFFSET 0x1000
#define DCORE2_TFT1_FUNNEL_SECTION 0x1000

#define mmDCORE2_TFT2_FUNNEL_BASE 0x1000007FFE53A000ull
#define DCORE2_TFT2_FUNNEL_MAX_OFFSET 0x1000
#define DCORE2_TFT2_FUNNEL_SECTION 0x7000

#define mmDCORE2_RTR0_FUNNEL_BASE 0x1000007FFE541000ull
#define DCORE2_RTR0_FUNNEL_MAX_OFFSET 0x1000
#define DCORE2_RTR0_FUNNEL_SECTION 0x8000

#define mmDCORE2_RTR1_FUNNEL_BASE 0x1000007FFE549000ull
#define DCORE2_RTR1_FUNNEL_MAX_OFFSET 0x1000
#define DCORE2_RTR1_FUNNEL_SECTION 0x8000

#define mmDCORE2_RTR2_FUNNEL_BASE 0x1000007FFE551000ull
#define DCORE2_RTR2_FUNNEL_MAX_OFFSET 0x1000
#define DCORE2_RTR2_FUNNEL_SECTION 0x8000

#define mmDCORE2_RTR3_FUNNEL_BASE 0x1000007FFE559000ull
#define DCORE2_RTR3_FUNNEL_MAX_OFFSET 0x1000
#define DCORE2_RTR3_FUNNEL_SECTION 0x8000

#define mmDCORE2_RTR4_FUNNEL_BASE 0x1000007FFE561000ull
#define DCORE2_RTR4_FUNNEL_MAX_OFFSET 0x1000
#define DCORE2_RTR4_FUNNEL_SECTION 0x4000

#define mmDCORE2_MIF0_FUNNEL_BASE 0x1000007FFE565000ull
#define DCORE2_MIF0_FUNNEL_MAX_OFFSET 0x1000
#define DCORE2_MIF0_FUNNEL_SECTION 0x4000

#define mmDCORE2_RTR5_FUNNEL_BASE 0x1000007FFE569000ull
#define DCORE2_RTR5_FUNNEL_MAX_OFFSET 0x1000
#define DCORE2_RTR5_FUNNEL_SECTION 0x4000

#define mmDCORE2_MIF1_FUNNEL_BASE 0x1000007FFE56D000ull
#define DCORE2_MIF1_FUNNEL_MAX_OFFSET 0x1000
#define DCORE2_MIF1_FUNNEL_SECTION 0x4000

#define mmDCORE2_RTR6_FUNNEL_BASE 0x1000007FFE571000ull
#define DCORE2_RTR6_FUNNEL_MAX_OFFSET 0x1000
#define DCORE2_RTR6_FUNNEL_SECTION 0x4000

#define mmDCORE2_MIF2_FUNNEL_BASE 0x1000007FFE575000ull
#define DCORE2_MIF2_FUNNEL_MAX_OFFSET 0x1000
#define DCORE2_MIF2_FUNNEL_SECTION 0x4000

#define mmDCORE2_RTR7_FUNNEL_BASE 0x1000007FFE579000ull
#define DCORE2_RTR7_FUNNEL_MAX_OFFSET 0x1000
#define DCORE2_RTR7_FUNNEL_SECTION 0x4000

#define mmDCORE2_MIF3_FUNNEL_BASE 0x1000007FFE57D000ull
#define DCORE2_MIF3_FUNNEL_MAX_OFFSET 0x1000
#define DCORE2_MIF3_FUNNEL_SECTION 0x43000

#define mmDCORE2_EDMA0_CS_ROM_TBL_BASE 0x1000007FFE5C0000ull
#define DCORE2_EDMA0_CS_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE2_EDMA0_CS_ROM_TBL_SECTION 0x1000

#define mmDCORE2_EDMA0_CS_STM_BASE 0x1000007FFE5C1000ull
#define DCORE2_EDMA0_CS_STM_MAX_OFFSET 0x1000
#define DCORE2_EDMA0_CS_STM_SECTION 0x1000

#define mmDCORE2_EDMA0_CS_CTI_BASE 0x1000007FFE5C2000ull
#define DCORE2_EDMA0_CS_CTI_MAX_OFFSET 0x1000
#define DCORE2_EDMA0_CS_CTI_SECTION 0x1000

#define mmDCORE2_EDMA0_CS_ETF_BASE 0x1000007FFE5C3000ull
#define DCORE2_EDMA0_CS_ETF_MAX_OFFSET 0x1000
#define DCORE2_EDMA0_CS_ETF_SECTION 0x1000

#define mmDCORE2_EDMA0_CS_SPMU_BASE 0x1000007FFE5C4000ull
#define DCORE2_EDMA0_CS_SPMU_MAX_OFFSET 0x1000
#define DCORE2_EDMA0_CS_SPMU_SECTION 0x1000

#define mmDCORE2_EDMA0_BMON_CTI_BASE 0x1000007FFE5C5000ull
#define DCORE2_EDMA0_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE2_EDMA0_BMON_CTI_SECTION 0x1000

#define mmDCORE2_EDMA0_USER_CTI_BASE 0x1000007FFE5C6000ull
#define DCORE2_EDMA0_USER_CTI_MAX_OFFSET 0x1000
#define DCORE2_EDMA0_USER_CTI_SECTION 0x1000

#define mmDCORE2_EDMA0_BMON_0_BASE 0x1000007FFE5C7000ull
#define DCORE2_EDMA0_BMON_0_MAX_OFFSET 0x1000
#define DCORE2_EDMA0_BMON_0_SECTION 0x1000

#define mmDCORE2_EDMA0_BMON_1_BASE 0x1000007FFE5C8000ull
#define DCORE2_EDMA0_BMON_1_MAX_OFFSET 0x1000
#define DCORE2_EDMA0_BMON_1_SECTION 0x1000

#define mmDCORE2_EDMA0_QM_ARC_RTT_BASE 0x1000007FFE5C9000ull
#define DCORE2_EDMA0_QM_ARC_RTT_MAX_OFFSET 0x1400
#define DCORE2_EDMA0_QM_ARC_RTT_SECTION 0x7000

#define mmDCORE2_EDMA1_CS_ROM_TBL_BASE 0x1000007FFE5D0000ull
#define DCORE2_EDMA1_CS_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE2_EDMA1_CS_ROM_TBL_SECTION 0x1000

#define mmDCORE2_EDMA1_CS_STM_BASE 0x1000007FFE5D1000ull
#define DCORE2_EDMA1_CS_STM_MAX_OFFSET 0x1000
#define DCORE2_EDMA1_CS_STM_SECTION 0x1000

#define mmDCORE2_EDMA1_CS_CTI_BASE 0x1000007FFE5D2000ull
#define DCORE2_EDMA1_CS_CTI_MAX_OFFSET 0x1000
#define DCORE2_EDMA1_CS_CTI_SECTION 0x1000

#define mmDCORE2_EDMA1_CS_ETF_BASE 0x1000007FFE5D3000ull
#define DCORE2_EDMA1_CS_ETF_MAX_OFFSET 0x1000
#define DCORE2_EDMA1_CS_ETF_SECTION 0x1000

#define mmDCORE2_EDMA1_CS_SPMU_BASE 0x1000007FFE5D4000ull
#define DCORE2_EDMA1_CS_SPMU_MAX_OFFSET 0x1000
#define DCORE2_EDMA1_CS_SPMU_SECTION 0x1000

#define mmDCORE2_EDMA1_BMON_CTI_BASE 0x1000007FFE5D5000ull
#define DCORE2_EDMA1_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE2_EDMA1_BMON_CTI_SECTION 0x1000

#define mmDCORE2_EDMA1_USER_CTI_BASE 0x1000007FFE5D6000ull
#define DCORE2_EDMA1_USER_CTI_MAX_OFFSET 0x1000
#define DCORE2_EDMA1_USER_CTI_SECTION 0x1000

#define mmDCORE2_EDMA1_BMON_0_BASE 0x1000007FFE5D7000ull
#define DCORE2_EDMA1_BMON_0_MAX_OFFSET 0x1000
#define DCORE2_EDMA1_BMON_0_SECTION 0x1000

#define mmDCORE2_EDMA1_BMON_1_BASE 0x1000007FFE5D8000ull
#define DCORE2_EDMA1_BMON_1_MAX_OFFSET 0x1000
#define DCORE2_EDMA1_BMON_1_SECTION 0x1000

#define mmDCORE2_EDMA1_QM_ARC_RTT_BASE 0x1000007FFE5D9000ull
#define DCORE2_EDMA1_QM_ARC_RTT_MAX_OFFSET 0x1400
#define DCORE2_EDMA1_QM_ARC_RTT_SECTION 0x7000

#define mmDCORE2_VDEC0_CS_ROM_TBL_BASE 0x1000007FFE5E0000ull
#define DCORE2_VDEC0_CS_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE2_VDEC0_CS_ROM_TBL_SECTION 0x1000

#define mmDCORE2_VDEC0_CS_STM_BASE 0x1000007FFE5E1000ull
#define DCORE2_VDEC0_CS_STM_MAX_OFFSET 0x1000
#define DCORE2_VDEC0_CS_STM_SECTION 0x1000

#define mmDCORE2_VDEC0_CS_CTI_BASE 0x1000007FFE5E2000ull
#define DCORE2_VDEC0_CS_CTI_MAX_OFFSET 0x1000
#define DCORE2_VDEC0_CS_CTI_SECTION 0x1000

#define mmDCORE2_VDEC0_CS_ETF_BASE 0x1000007FFE5E3000ull
#define DCORE2_VDEC0_CS_ETF_MAX_OFFSET 0x1000
#define DCORE2_VDEC0_CS_ETF_SECTION 0x1000

#define mmDCORE2_VDEC0_CS_SPMU_BASE 0x1000007FFE5E4000ull
#define DCORE2_VDEC0_CS_SPMU_MAX_OFFSET 0x1000
#define DCORE2_VDEC0_CS_SPMU_SECTION 0x1000

#define mmDCORE2_VDEC0_BMON_CTI_BASE 0x1000007FFE5E5000ull
#define DCORE2_VDEC0_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE2_VDEC0_BMON_CTI_SECTION 0x1000

#define mmDCORE2_VDEC0_USER_CTI_BASE 0x1000007FFE5E6000ull
#define DCORE2_VDEC0_USER_CTI_MAX_OFFSET 0x1000
#define DCORE2_VDEC0_USER_CTI_SECTION 0x1000

#define mmDCORE2_VDEC0_BMON_0_BASE 0x1000007FFE5E7000ull
#define DCORE2_VDEC0_BMON_0_MAX_OFFSET 0x1000
#define DCORE2_VDEC0_BMON_0_SECTION 0x1000

#define mmDCORE2_VDEC0_BMON_1_BASE 0x1000007FFE5E8000ull
#define DCORE2_VDEC0_BMON_1_MAX_OFFSET 0x1000
#define DCORE2_VDEC0_BMON_1_SECTION 0x1000

#define mmDCORE2_VDEC0_BMON_2_BASE 0x1000007FFE5E9000ull
#define DCORE2_VDEC0_BMON_2_MAX_OFFSET 0x1000
#define DCORE2_VDEC0_BMON_2_SECTION 0x7000

#define mmDCORE2_VDEC1_CS_ROM_TBL_BASE 0x1000007FFE5F0000ull
#define DCORE2_VDEC1_CS_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE2_VDEC1_CS_ROM_TBL_SECTION 0x1000

#define mmDCORE2_VDEC1_CS_STM_BASE 0x1000007FFE5F1000ull
#define DCORE2_VDEC1_CS_STM_MAX_OFFSET 0x1000
#define DCORE2_VDEC1_CS_STM_SECTION 0x1000

#define mmDCORE2_VDEC1_CS_CTI_BASE 0x1000007FFE5F2000ull
#define DCORE2_VDEC1_CS_CTI_MAX_OFFSET 0x1000
#define DCORE2_VDEC1_CS_CTI_SECTION 0x1000

#define mmDCORE2_VDEC1_CS_ETF_BASE 0x1000007FFE5F3000ull
#define DCORE2_VDEC1_CS_ETF_MAX_OFFSET 0x1000
#define DCORE2_VDEC1_CS_ETF_SECTION 0x1000

#define mmDCORE2_VDEC1_CS_SPMU_BASE 0x1000007FFE5F4000ull
#define DCORE2_VDEC1_CS_SPMU_MAX_OFFSET 0x1000
#define DCORE2_VDEC1_CS_SPMU_SECTION 0x1000

#define mmDCORE2_VDEC1_BMON_CTI_BASE 0x1000007FFE5F5000ull
#define DCORE2_VDEC1_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE2_VDEC1_BMON_CTI_SECTION 0x1000

#define mmDCORE2_VDEC1_USER_CTI_BASE 0x1000007FFE5F6000ull
#define DCORE2_VDEC1_USER_CTI_MAX_OFFSET 0x1000
#define DCORE2_VDEC1_USER_CTI_SECTION 0x1000

#define mmDCORE2_VDEC1_BMON_0_BASE 0x1000007FFE5F7000ull
#define DCORE2_VDEC1_BMON_0_MAX_OFFSET 0x1000
#define DCORE2_VDEC1_BMON_0_SECTION 0x1000

#define mmDCORE2_VDEC1_BMON_1_BASE 0x1000007FFE5F8000ull
#define DCORE2_VDEC1_BMON_1_MAX_OFFSET 0x1000
#define DCORE2_VDEC1_BMON_1_SECTION 0x1000

#define mmDCORE2_VDEC1_BMON_2_BASE 0x1000007FFE5F9000ull
#define DCORE2_VDEC1_BMON_2_MAX_OFFSET 0x1000
#define DCORE2_VDEC1_BMON_2_SECTION 0x7000

#define mmDCORE3_ROM_TABLE_L_BASE 0x1000007FFE600000ull
#define DCORE3_ROM_TABLE_L_MAX_OFFSET 0x1000
#define DCORE3_ROM_TABLE_L_SECTION 0x80000

#define mmDCORE3_HMMU0_CS_ROM_TBL_BASE 0x1000007FFE680000ull
#define DCORE3_HMMU0_CS_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE3_HMMU0_CS_ROM_TBL_SECTION 0x1000

#define mmDCORE3_HMMU0_CS_STM_BASE 0x1000007FFE681000ull
#define DCORE3_HMMU0_CS_STM_MAX_OFFSET 0x1000
#define DCORE3_HMMU0_CS_STM_SECTION 0x1000

#define mmDCORE3_HMMU0_CS_CTI_BASE 0x1000007FFE682000ull
#define DCORE3_HMMU0_CS_CTI_MAX_OFFSET 0x1000
#define DCORE3_HMMU0_CS_CTI_SECTION 0x1000

#define mmDCORE3_HMMU0_CS_ETF_BASE 0x1000007FFE683000ull
#define DCORE3_HMMU0_CS_ETF_MAX_OFFSET 0x1000
#define DCORE3_HMMU0_CS_ETF_SECTION 0x1000

#define mmDCORE3_HMMU0_CS_SPMU_BASE 0x1000007FFE684000ull
#define DCORE3_HMMU0_CS_SPMU_MAX_OFFSET 0x1000
#define DCORE3_HMMU0_CS_SPMU_SECTION 0x1000

#define mmDCORE3_HMMU0_BMON_CTI_BASE 0x1000007FFE685000ull
#define DCORE3_HMMU0_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE3_HMMU0_BMON_CTI_SECTION 0x1000

#define mmDCORE3_HMMU0_USER_CTI_BASE 0x1000007FFE686000ull
#define DCORE3_HMMU0_USER_CTI_MAX_OFFSET 0x1000
#define DCORE3_HMMU0_USER_CTI_SECTION 0x1000

#define mmDCORE3_HMMU0_BMON_0_BASE 0x1000007FFE687000ull
#define DCORE3_HMMU0_BMON_0_MAX_OFFSET 0x1000
#define DCORE3_HMMU0_BMON_0_SECTION 0x1000

#define mmDCORE3_HMMU0_BMON_1_BASE 0x1000007FFE688000ull
#define DCORE3_HMMU0_BMON_1_MAX_OFFSET 0x1000
#define DCORE3_HMMU0_BMON_1_SECTION 0x1000

#define mmDCORE3_HMMU0_BMON_3_BASE 0x1000007FFE689000ull
#define DCORE3_HMMU0_BMON_3_MAX_OFFSET 0x1000
#define DCORE3_HMMU0_BMON_3_SECTION 0x1000

#define mmDCORE3_HMMU0_BMON_2_BASE 0x1000007FFE68A000ull
#define DCORE3_HMMU0_BMON_2_MAX_OFFSET 0x1000
#define DCORE3_HMMU0_BMON_2_SECTION 0x1000

#define mmDCORE3_HMMU0_BMON_4_BASE 0x1000007FFE68B000ull
#define DCORE3_HMMU0_BMON_4_MAX_OFFSET 0x1000
#define DCORE3_HMMU0_BMON_4_SECTION 0x5000

#define mmDCORE3_HMMU1_CS_ROM_TBL_BASE 0x1000007FFE690000ull
#define DCORE3_HMMU1_CS_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE3_HMMU1_CS_ROM_TBL_SECTION 0x1000

#define mmDCORE3_HMMU1_CS_STM_BASE 0x1000007FFE691000ull
#define DCORE3_HMMU1_CS_STM_MAX_OFFSET 0x1000
#define DCORE3_HMMU1_CS_STM_SECTION 0x1000

#define mmDCORE3_HMMU1_CS_CTI_BASE 0x1000007FFE692000ull
#define DCORE3_HMMU1_CS_CTI_MAX_OFFSET 0x1000
#define DCORE3_HMMU1_CS_CTI_SECTION 0x1000

#define mmDCORE3_HMMU1_CS_ETF_BASE 0x1000007FFE693000ull
#define DCORE3_HMMU1_CS_ETF_MAX_OFFSET 0x1000
#define DCORE3_HMMU1_CS_ETF_SECTION 0x1000

#define mmDCORE3_HMMU1_CS_SPMU_BASE 0x1000007FFE694000ull
#define DCORE3_HMMU1_CS_SPMU_MAX_OFFSET 0x1000
#define DCORE3_HMMU1_CS_SPMU_SECTION 0x1000

#define mmDCORE3_HMMU1_BMON_CTI_BASE 0x1000007FFE695000ull
#define DCORE3_HMMU1_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE3_HMMU1_BMON_CTI_SECTION 0x1000

#define mmDCORE3_HMMU1_USER_CTI_BASE 0x1000007FFE696000ull
#define DCORE3_HMMU1_USER_CTI_MAX_OFFSET 0x1000
#define DCORE3_HMMU1_USER_CTI_SECTION 0x1000

#define mmDCORE3_HMMU1_BMON_0_BASE 0x1000007FFE697000ull
#define DCORE3_HMMU1_BMON_0_MAX_OFFSET 0x1000
#define DCORE3_HMMU1_BMON_0_SECTION 0x1000

#define mmDCORE3_HMMU1_BMON_1_BASE 0x1000007FFE698000ull
#define DCORE3_HMMU1_BMON_1_MAX_OFFSET 0x1000
#define DCORE3_HMMU1_BMON_1_SECTION 0x1000

#define mmDCORE3_HMMU1_BMON_3_BASE 0x1000007FFE699000ull
#define DCORE3_HMMU1_BMON_3_MAX_OFFSET 0x1000
#define DCORE3_HMMU1_BMON_3_SECTION 0x1000

#define mmDCORE3_HMMU1_BMON_2_BASE 0x1000007FFE69A000ull
#define DCORE3_HMMU1_BMON_2_MAX_OFFSET 0x1000
#define DCORE3_HMMU1_BMON_2_SECTION 0x1000

#define mmDCORE3_HMMU1_BMON_4_BASE 0x1000007FFE69B000ull
#define DCORE3_HMMU1_BMON_4_MAX_OFFSET 0x1000
#define DCORE3_HMMU1_BMON_4_SECTION 0x5000

#define mmDCORE3_HMMU2_CS_ROM_TBL_BASE 0x1000007FFE6A0000ull
#define DCORE3_HMMU2_CS_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE3_HMMU2_CS_ROM_TBL_SECTION 0x1000

#define mmDCORE3_HMMU2_CS_STM_BASE 0x1000007FFE6A1000ull
#define DCORE3_HMMU2_CS_STM_MAX_OFFSET 0x1000
#define DCORE3_HMMU2_CS_STM_SECTION 0x1000

#define mmDCORE3_HMMU2_CS_CTI_BASE 0x1000007FFE6A2000ull
#define DCORE3_HMMU2_CS_CTI_MAX_OFFSET 0x1000
#define DCORE3_HMMU2_CS_CTI_SECTION 0x1000

#define mmDCORE3_HMMU2_CS_ETF_BASE 0x1000007FFE6A3000ull
#define DCORE3_HMMU2_CS_ETF_MAX_OFFSET 0x1000
#define DCORE3_HMMU2_CS_ETF_SECTION 0x1000

#define mmDCORE3_HMMU2_CS_SPMU_BASE 0x1000007FFE6A4000ull
#define DCORE3_HMMU2_CS_SPMU_MAX_OFFSET 0x1000
#define DCORE3_HMMU2_CS_SPMU_SECTION 0x1000

#define mmDCORE3_HMMU2_BMON_CTI_BASE 0x1000007FFE6A5000ull
#define DCORE3_HMMU2_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE3_HMMU2_BMON_CTI_SECTION 0x1000

#define mmDCORE3_HMMU2_USER_CTI_BASE 0x1000007FFE6A6000ull
#define DCORE3_HMMU2_USER_CTI_MAX_OFFSET 0x1000
#define DCORE3_HMMU2_USER_CTI_SECTION 0x1000

#define mmDCORE3_HMMU2_BMON_0_BASE 0x1000007FFE6A7000ull
#define DCORE3_HMMU2_BMON_0_MAX_OFFSET 0x1000
#define DCORE3_HMMU2_BMON_0_SECTION 0x1000

#define mmDCORE3_HMMU2_BMON_1_BASE 0x1000007FFE6A8000ull
#define DCORE3_HMMU2_BMON_1_MAX_OFFSET 0x1000
#define DCORE3_HMMU2_BMON_1_SECTION 0x1000

#define mmDCORE3_HMMU2_BMON_3_BASE 0x1000007FFE6A9000ull
#define DCORE3_HMMU2_BMON_3_MAX_OFFSET 0x1000
#define DCORE3_HMMU2_BMON_3_SECTION 0x1000

#define mmDCORE3_HMMU2_BMON_2_BASE 0x1000007FFE6AA000ull
#define DCORE3_HMMU2_BMON_2_MAX_OFFSET 0x1000
#define DCORE3_HMMU2_BMON_2_SECTION 0x1000

#define mmDCORE3_HMMU2_BMON_4_BASE 0x1000007FFE6AB000ull
#define DCORE3_HMMU2_BMON_4_MAX_OFFSET 0x1000
#define DCORE3_HMMU2_BMON_4_SECTION 0x5000

#define mmDCORE3_HMMU3_CS_ROM_TBL_BASE 0x1000007FFE6B0000ull
#define DCORE3_HMMU3_CS_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE3_HMMU3_CS_ROM_TBL_SECTION 0x1000

#define mmDCORE3_HMMU3_CS_STM_BASE 0x1000007FFE6B1000ull
#define DCORE3_HMMU3_CS_STM_MAX_OFFSET 0x1000
#define DCORE3_HMMU3_CS_STM_SECTION 0x1000

#define mmDCORE3_HMMU3_CS_CTI_BASE 0x1000007FFE6B2000ull
#define DCORE3_HMMU3_CS_CTI_MAX_OFFSET 0x1000
#define DCORE3_HMMU3_CS_CTI_SECTION 0x1000

#define mmDCORE3_HMMU3_CS_ETF_BASE 0x1000007FFE6B3000ull
#define DCORE3_HMMU3_CS_ETF_MAX_OFFSET 0x1000
#define DCORE3_HMMU3_CS_ETF_SECTION 0x1000

#define mmDCORE3_HMMU3_CS_SPMU_BASE 0x1000007FFE6B4000ull
#define DCORE3_HMMU3_CS_SPMU_MAX_OFFSET 0x1000
#define DCORE3_HMMU3_CS_SPMU_SECTION 0x1000

#define mmDCORE3_HMMU3_BMON_CTI_BASE 0x1000007FFE6B5000ull
#define DCORE3_HMMU3_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE3_HMMU3_BMON_CTI_SECTION 0x1000

#define mmDCORE3_HMMU3_USER_CTI_BASE 0x1000007FFE6B6000ull
#define DCORE3_HMMU3_USER_CTI_MAX_OFFSET 0x1000
#define DCORE3_HMMU3_USER_CTI_SECTION 0x1000

#define mmDCORE3_HMMU3_BMON_0_BASE 0x1000007FFE6B7000ull
#define DCORE3_HMMU3_BMON_0_MAX_OFFSET 0x1000
#define DCORE3_HMMU3_BMON_0_SECTION 0x1000

#define mmDCORE3_HMMU3_BMON_1_BASE 0x1000007FFE6B8000ull
#define DCORE3_HMMU3_BMON_1_MAX_OFFSET 0x1000
#define DCORE3_HMMU3_BMON_1_SECTION 0x1000

#define mmDCORE3_HMMU3_BMON_3_BASE 0x1000007FFE6B9000ull
#define DCORE3_HMMU3_BMON_3_MAX_OFFSET 0x1000
#define DCORE3_HMMU3_BMON_3_SECTION 0x1000

#define mmDCORE3_HMMU3_BMON_2_BASE 0x1000007FFE6BA000ull
#define DCORE3_HMMU3_BMON_2_MAX_OFFSET 0x1000
#define DCORE3_HMMU3_BMON_2_SECTION 0x1000

#define mmDCORE3_HMMU3_BMON_4_BASE 0x1000007FFE6BB000ull
#define DCORE3_HMMU3_BMON_4_MAX_OFFSET 0x1000
#define DCORE3_HMMU3_BMON_4_SECTION 0x5000

#define mmDCORE3_SM_CS_DBG_ROM_TBL_BASE 0x1000007FFE710000ull
#define DCORE3_SM_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE3_SM_CS_DBG_ROM_TBL_SECTION 0x1000

#define mmDCORE3_SM_STM_BASE 0x1000007FFE711000ull
#define DCORE3_SM_STM_MAX_OFFSET 0x1000
#define DCORE3_SM_STM_SECTION 0x1000

#define mmDCORE3_SM_CTI_BASE 0x1000007FFE712000ull
#define DCORE3_SM_CTI_MAX_OFFSET 0x1000
#define DCORE3_SM_CTI_SECTION 0x1000

#define mmDCORE3_SM_ETF_BASE 0x1000007FFE713000ull
#define DCORE3_SM_ETF_MAX_OFFSET 0x1000
#define DCORE3_SM_ETF_SECTION 0x1000

#define mmDCORE3_SM_SPMU_BASE 0x1000007FFE714000ull
#define DCORE3_SM_SPMU_MAX_OFFSET 0x1000
#define DCORE3_SM_SPMU_SECTION 0x1000

#define mmDCORE3_SM_BMON_CTI_BASE 0x1000007FFE715000ull
#define DCORE3_SM_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE3_SM_BMON_CTI_SECTION 0x1000

#define mmDCORE3_SM_USER_CTI_BASE 0x1000007FFE716000ull
#define DCORE3_SM_USER_CTI_MAX_OFFSET 0x1000
#define DCORE3_SM_USER_CTI_SECTION 0x1000

#define mmDCORE3_SM_BMON_BASE 0x1000007FFE717000ull
#define DCORE3_SM_BMON_MAX_OFFSET 0x1000
#define DCORE3_SM_BMON_SECTION 0x1000

#define mmDCORE3_SM_BMON1_BASE 0x1000007FFE718000ull
#define DCORE3_SM_BMON1_MAX_OFFSET 0x1000
#define DCORE3_SM_BMON1_SECTION 0x18000

#define mmDCORE3_XFT_FUNNEL_BASE 0x1000007FFE730000ull
#define DCORE3_XFT_FUNNEL_MAX_OFFSET 0x1000
#define DCORE3_XFT_FUNNEL_SECTION 0x8000

#define mmDCORE3_TFT0_FUNNEL_BASE 0x1000007FFE738000ull
#define DCORE3_TFT0_FUNNEL_MAX_OFFSET 0x1000
#define DCORE3_TFT0_FUNNEL_SECTION 0x1000

#define mmDCORE3_TFT1_FUNNEL_BASE 0x1000007FFE739000ull
#define DCORE3_TFT1_FUNNEL_MAX_OFFSET 0x1000
#define DCORE3_TFT1_FUNNEL_SECTION 0x1000

#define mmDCORE3_TFT2_FUNNEL_BASE 0x1000007FFE73A000ull
#define DCORE3_TFT2_FUNNEL_MAX_OFFSET 0x1000
#define DCORE3_TFT2_FUNNEL_SECTION 0x7000

#define mmDCORE3_RTR0_FUNNEL_BASE 0x1000007FFE741000ull
#define DCORE3_RTR0_FUNNEL_MAX_OFFSET 0x1000
#define DCORE3_RTR0_FUNNEL_SECTION 0x4000

#define mmDCORE3_MIF0_FUNNEL_BASE 0x1000007FFE745000ull
#define DCORE3_MIF0_FUNNEL_MAX_OFFSET 0x1000
#define DCORE3_MIF0_FUNNEL_SECTION 0x4000

#define mmDCORE3_RTR1_FUNNEL_BASE 0x1000007FFE749000ull
#define DCORE3_RTR1_FUNNEL_MAX_OFFSET 0x1000
#define DCORE3_RTR1_FUNNEL_SECTION 0x4000

#define mmDCORE3_MIF1_FUNNEL_BASE 0x1000007FFE74D000ull
#define DCORE3_MIF1_FUNNEL_MAX_OFFSET 0x1000
#define DCORE3_MIF1_FUNNEL_SECTION 0x4000

#define mmDCORE3_RTR2_FUNNEL_BASE 0x1000007FFE751000ull
#define DCORE3_RTR2_FUNNEL_MAX_OFFSET 0x1000
#define DCORE3_RTR2_FUNNEL_SECTION 0x4000

#define mmDCORE3_MIF2_FUNNEL_BASE 0x1000007FFE755000ull
#define DCORE3_MIF2_FUNNEL_MAX_OFFSET 0x1000
#define DCORE3_MIF2_FUNNEL_SECTION 0x4000

#define mmDCORE3_RTR3_FUNNEL_BASE 0x1000007FFE759000ull
#define DCORE3_RTR3_FUNNEL_MAX_OFFSET 0x1000
#define DCORE3_RTR3_FUNNEL_SECTION 0x4000

#define mmDCORE3_MIF3_FUNNEL_BASE 0x1000007FFE75D000ull
#define DCORE3_MIF3_FUNNEL_MAX_OFFSET 0x1000
#define DCORE3_MIF3_FUNNEL_SECTION 0x4000

#define mmDCORE3_RTR4_FUNNEL_BASE 0x1000007FFE761000ull
#define DCORE3_RTR4_FUNNEL_MAX_OFFSET 0x1000
#define DCORE3_RTR4_FUNNEL_SECTION 0x8000

#define mmDCORE3_RTR5_FUNNEL_BASE 0x1000007FFE769000ull
#define DCORE3_RTR5_FUNNEL_MAX_OFFSET 0x1000
#define DCORE3_RTR5_FUNNEL_SECTION 0x8000

#define mmDCORE3_RTR6_FUNNEL_BASE 0x1000007FFE771000ull
#define DCORE3_RTR6_FUNNEL_MAX_OFFSET 0x1000
#define DCORE3_RTR6_FUNNEL_SECTION 0x8000

#define mmDCORE3_RTR7_FUNNEL_BASE 0x1000007FFE779000ull
#define DCORE3_RTR7_FUNNEL_MAX_OFFSET 0x1000
#define DCORE3_RTR7_FUNNEL_SECTION 0x47000

#define mmDCORE3_EDMA0_CS_ROM_TBL_BASE 0x1000007FFE7C0000ull
#define DCORE3_EDMA0_CS_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE3_EDMA0_CS_ROM_TBL_SECTION 0x1000

#define mmDCORE3_EDMA0_CS_STM_BASE 0x1000007FFE7C1000ull
#define DCORE3_EDMA0_CS_STM_MAX_OFFSET 0x1000
#define DCORE3_EDMA0_CS_STM_SECTION 0x1000

#define mmDCORE3_EDMA0_CS_CTI_BASE 0x1000007FFE7C2000ull
#define DCORE3_EDMA0_CS_CTI_MAX_OFFSET 0x1000
#define DCORE3_EDMA0_CS_CTI_SECTION 0x1000

#define mmDCORE3_EDMA0_CS_ETF_BASE 0x1000007FFE7C3000ull
#define DCORE3_EDMA0_CS_ETF_MAX_OFFSET 0x1000
#define DCORE3_EDMA0_CS_ETF_SECTION 0x1000

#define mmDCORE3_EDMA0_CS_SPMU_BASE 0x1000007FFE7C4000ull
#define DCORE3_EDMA0_CS_SPMU_MAX_OFFSET 0x1000
#define DCORE3_EDMA0_CS_SPMU_SECTION 0x1000

#define mmDCORE3_EDMA0_BMON_CTI_BASE 0x1000007FFE7C5000ull
#define DCORE3_EDMA0_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE3_EDMA0_BMON_CTI_SECTION 0x1000

#define mmDCORE3_EDMA0_USER_CTI_BASE 0x1000007FFE7C6000ull
#define DCORE3_EDMA0_USER_CTI_MAX_OFFSET 0x1000
#define DCORE3_EDMA0_USER_CTI_SECTION 0x1000

#define mmDCORE3_EDMA0_BMON_0_BASE 0x1000007FFE7C7000ull
#define DCORE3_EDMA0_BMON_0_MAX_OFFSET 0x1000
#define DCORE3_EDMA0_BMON_0_SECTION 0x1000

#define mmDCORE3_EDMA0_BMON_1_BASE 0x1000007FFE7C8000ull
#define DCORE3_EDMA0_BMON_1_MAX_OFFSET 0x1000
#define DCORE3_EDMA0_BMON_1_SECTION 0x1000

#define mmDCORE3_EDMA0_QM_ARC_RTT_BASE 0x1000007FFE7C9000ull
#define DCORE3_EDMA0_QM_ARC_RTT_MAX_OFFSET 0x1400
#define DCORE3_EDMA0_QM_ARC_RTT_SECTION 0x7000

#define mmDCORE3_EDMA1_CS_ROM_TBL_BASE 0x1000007FFE7D0000ull
#define DCORE3_EDMA1_CS_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE3_EDMA1_CS_ROM_TBL_SECTION 0x1000

#define mmDCORE3_EDMA1_CS_STM_BASE 0x1000007FFE7D1000ull
#define DCORE3_EDMA1_CS_STM_MAX_OFFSET 0x1000
#define DCORE3_EDMA1_CS_STM_SECTION 0x1000

#define mmDCORE3_EDMA1_CS_CTI_BASE 0x1000007FFE7D2000ull
#define DCORE3_EDMA1_CS_CTI_MAX_OFFSET 0x1000
#define DCORE3_EDMA1_CS_CTI_SECTION 0x1000

#define mmDCORE3_EDMA1_CS_ETF_BASE 0x1000007FFE7D3000ull
#define DCORE3_EDMA1_CS_ETF_MAX_OFFSET 0x1000
#define DCORE3_EDMA1_CS_ETF_SECTION 0x1000

#define mmDCORE3_EDMA1_CS_SPMU_BASE 0x1000007FFE7D4000ull
#define DCORE3_EDMA1_CS_SPMU_MAX_OFFSET 0x1000
#define DCORE3_EDMA1_CS_SPMU_SECTION 0x1000

#define mmDCORE3_EDMA1_BMON_CTI_BASE 0x1000007FFE7D5000ull
#define DCORE3_EDMA1_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE3_EDMA1_BMON_CTI_SECTION 0x1000

#define mmDCORE3_EDMA1_USER_CTI_BASE 0x1000007FFE7D6000ull
#define DCORE3_EDMA1_USER_CTI_MAX_OFFSET 0x1000
#define DCORE3_EDMA1_USER_CTI_SECTION 0x1000

#define mmDCORE3_EDMA1_BMON_0_BASE 0x1000007FFE7D7000ull
#define DCORE3_EDMA1_BMON_0_MAX_OFFSET 0x1000
#define DCORE3_EDMA1_BMON_0_SECTION 0x1000

#define mmDCORE3_EDMA1_BMON_1_BASE 0x1000007FFE7D8000ull
#define DCORE3_EDMA1_BMON_1_MAX_OFFSET 0x1000
#define DCORE3_EDMA1_BMON_1_SECTION 0x1000

#define mmDCORE3_EDMA1_QM_ARC_RTT_BASE 0x1000007FFE7D9000ull
#define DCORE3_EDMA1_QM_ARC_RTT_MAX_OFFSET 0x1400
#define DCORE3_EDMA1_QM_ARC_RTT_SECTION 0x7000

#define mmDCORE3_VDEC0_CS_ROM_TBL_BASE 0x1000007FFE7E0000ull
#define DCORE3_VDEC0_CS_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE3_VDEC0_CS_ROM_TBL_SECTION 0x1000

#define mmDCORE3_VDEC0_CS_STM_BASE 0x1000007FFE7E1000ull
#define DCORE3_VDEC0_CS_STM_MAX_OFFSET 0x1000
#define DCORE3_VDEC0_CS_STM_SECTION 0x1000

#define mmDCORE3_VDEC0_CS_CTI_BASE 0x1000007FFE7E2000ull
#define DCORE3_VDEC0_CS_CTI_MAX_OFFSET 0x1000
#define DCORE3_VDEC0_CS_CTI_SECTION 0x1000

#define mmDCORE3_VDEC0_CS_ETF_BASE 0x1000007FFE7E3000ull
#define DCORE3_VDEC0_CS_ETF_MAX_OFFSET 0x1000
#define DCORE3_VDEC0_CS_ETF_SECTION 0x1000

#define mmDCORE3_VDEC0_CS_SPMU_BASE 0x1000007FFE7E4000ull
#define DCORE3_VDEC0_CS_SPMU_MAX_OFFSET 0x1000
#define DCORE3_VDEC0_CS_SPMU_SECTION 0x1000

#define mmDCORE3_VDEC0_BMON_CTI_BASE 0x1000007FFE7E5000ull
#define DCORE3_VDEC0_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE3_VDEC0_BMON_CTI_SECTION 0x1000

#define mmDCORE3_VDEC0_USER_CTI_BASE 0x1000007FFE7E6000ull
#define DCORE3_VDEC0_USER_CTI_MAX_OFFSET 0x1000
#define DCORE3_VDEC0_USER_CTI_SECTION 0x1000

#define mmDCORE3_VDEC0_BMON_0_BASE 0x1000007FFE7E7000ull
#define DCORE3_VDEC0_BMON_0_MAX_OFFSET 0x1000
#define DCORE3_VDEC0_BMON_0_SECTION 0x1000

#define mmDCORE3_VDEC0_BMON_1_BASE 0x1000007FFE7E8000ull
#define DCORE3_VDEC0_BMON_1_MAX_OFFSET 0x1000
#define DCORE3_VDEC0_BMON_1_SECTION 0x1000

#define mmDCORE3_VDEC0_BMON_2_BASE 0x1000007FFE7E9000ull
#define DCORE3_VDEC0_BMON_2_MAX_OFFSET 0x1000
#define DCORE3_VDEC0_BMON_2_SECTION 0x7000

#define mmDCORE3_VDEC1_CS_ROM_TBL_BASE 0x1000007FFE7F0000ull
#define DCORE3_VDEC1_CS_ROM_TBL_MAX_OFFSET 0x1000
#define DCORE3_VDEC1_CS_ROM_TBL_SECTION 0x1000

#define mmDCORE3_VDEC1_CS_STM_BASE 0x1000007FFE7F1000ull
#define DCORE3_VDEC1_CS_STM_MAX_OFFSET 0x1000
#define DCORE3_VDEC1_CS_STM_SECTION 0x1000

#define mmDCORE3_VDEC1_CS_CTI_BASE 0x1000007FFE7F2000ull
#define DCORE3_VDEC1_CS_CTI_MAX_OFFSET 0x1000
#define DCORE3_VDEC1_CS_CTI_SECTION 0x1000

#define mmDCORE3_VDEC1_CS_ETF_BASE 0x1000007FFE7F3000ull
#define DCORE3_VDEC1_CS_ETF_MAX_OFFSET 0x1000
#define DCORE3_VDEC1_CS_ETF_SECTION 0x1000

#define mmDCORE3_VDEC1_CS_SPMU_BASE 0x1000007FFE7F4000ull
#define DCORE3_VDEC1_CS_SPMU_MAX_OFFSET 0x1000
#define DCORE3_VDEC1_CS_SPMU_SECTION 0x1000

#define mmDCORE3_VDEC1_BMON_CTI_BASE 0x1000007FFE7F5000ull
#define DCORE3_VDEC1_BMON_CTI_MAX_OFFSET 0x1000
#define DCORE3_VDEC1_BMON_CTI_SECTION 0x1000

#define mmDCORE3_VDEC1_USER_CTI_BASE 0x1000007FFE7F6000ull
#define DCORE3_VDEC1_USER_CTI_MAX_OFFSET 0x1000
#define DCORE3_VDEC1_USER_CTI_SECTION 0x1000

#define mmDCORE3_VDEC1_BMON_0_BASE 0x1000007FFE7F7000ull
#define DCORE3_VDEC1_BMON_0_MAX_OFFSET 0x1000
#define DCORE3_VDEC1_BMON_0_SECTION 0x1000

#define mmDCORE3_VDEC1_BMON_1_BASE 0x1000007FFE7F8000ull
#define DCORE3_VDEC1_BMON_1_MAX_OFFSET 0x1000
#define DCORE3_VDEC1_BMON_1_SECTION 0x1000

#define mmDCORE3_VDEC1_BMON_2_BASE 0x1000007FFE7F9000ull
#define DCORE3_VDEC1_BMON_2_MAX_OFFSET 0x1000
#define DCORE3_VDEC1_BMON_2_SECTION 0x7000

#define mmCA53_BASE 0x1000007FFE800000ull
#define CA53_MAX_OFFSET 0x141000
#define CA53_SECTION 0x400000

#define mmPCI_ROM_TABLE_BASE 0x1000007FFEC00000ull
#define PCI_ROM_TABLE_MAX_OFFSET 0x1000
#define PCI_ROM_TABLE_SECTION 0x1000

#define mmPCIE_STM_BASE 0x1000007FFEC01000ull
#define PCIE_STM_MAX_OFFSET 0x1000
#define PCIE_STM_SECTION 0x1000

#define mmPCIE_ETF_BASE 0x1000007FFEC02000ull
#define PCIE_ETF_MAX_OFFSET 0x1000
#define PCIE_ETF_SECTION 0x1000

#define mmPCIE_CTI_0_BASE 0x1000007FFEC03000ull
#define PCIE_CTI_0_MAX_OFFSET 0x1000
#define PCIE_CTI_0_SECTION 0x1000

#define mmPCIE_SPMU_BASE 0x1000007FFEC04000ull
#define PCIE_SPMU_MAX_OFFSET 0x1000
#define PCIE_SPMU_SECTION 0x1000

#define mmPCIE_CTI_1_BASE 0x1000007FFEC05000ull
#define PCIE_CTI_1_MAX_OFFSET 0x1000
#define PCIE_CTI_1_SECTION 0x2000

#define mmPCIE_BMON_MSTR_WR_BASE 0x1000007FFEC07000ull
#define PCIE_BMON_MSTR_WR_MAX_OFFSET 0x1000
#define PCIE_BMON_MSTR_WR_SECTION 0x1000

#define mmPCIE_BMON_MSTR_RD_BASE 0x1000007FFEC08000ull
#define PCIE_BMON_MSTR_RD_MAX_OFFSET 0x1000
#define PCIE_BMON_MSTR_RD_SECTION 0x1000

#define mmPCIE_BMON_SLV_WR_BASE 0x1000007FFEC09000ull
#define PCIE_BMON_SLV_WR_MAX_OFFSET 0x1000
#define PCIE_BMON_SLV_WR_SECTION 0x1000

#define mmPCIE_BMON_SLV_RD_BASE 0x1000007FFEC0A000ull
#define PCIE_BMON_SLV_RD_MAX_OFFSET 0x1000
#define PCIE_BMON_SLV_RD_SECTION 0x36000

#define mmTOP_ROM_TABLE_BASE 0x1000007FFEC40000ull
#define TOP_ROM_TABLE_MAX_OFFSET 0x1000
#define TOP_ROM_TABLE_SECTION 0x1000

#define mmPSOC_CTI_BASE 0x1000007FFEC41000ull
#define PSOC_CTI_MAX_OFFSET 0x1000
#define PSOC_CTI_SECTION 0x1000

#define mmPSOC_STM_BASE 0x1000007FFEC42000ull
#define PSOC_STM_MAX_OFFSET 0x1000
#define PSOC_STM_SECTION 0x1000

#define mmPSOC_FUNNEL_BASE 0x1000007FFEC43000ull
#define PSOC_FUNNEL_MAX_OFFSET 0x1000
#define PSOC_FUNNEL_SECTION 0x1000

#define mmPSOC_ETR_BASE 0x1000007FFEC44000ull
#define PSOC_ETR_MAX_OFFSET 0x1000
#define PSOC_ETR_SECTION 0x1000

#define mmPSOC_ETF_BASE 0x1000007FFEC45000ull
#define PSOC_ETF_MAX_OFFSET 0x1000
#define PSOC_ETF_SECTION 0x1000

#define mmPSOC_TS_CTI_BASE 0x1000007FFEC46000ull
#define PSOC_TS_CTI_MAX_OFFSET 0x1000
#define PSOC_TS_CTI_SECTION 0xA000

#define mmPSOC_ARC0_CS_DBG_ROM_TBL_BASE 0x1000007FFEC50000ull
#define PSOC_ARC0_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000
#define PSOC_ARC0_CS_DBG_ROM_TBL_SECTION 0x1000

#define mmPSOC_ARC0_CS_STM_BASE 0x1000007FFEC51000ull
#define PSOC_ARC0_CS_STM_MAX_OFFSET 0x1000
#define PSOC_ARC0_CS_STM_SECTION 0x1000

#define mmPSOC_ARC0_CS_CTI_BASE 0x1000007FFEC52000ull
#define PSOC_ARC0_CS_CTI_MAX_OFFSET 0x1000
#define PSOC_ARC0_CS_CTI_SECTION 0x1000

#define mmPSOC_ARC0_CS_ETF_BASE 0x1000007FFEC53000ull
#define PSOC_ARC0_CS_ETF_MAX_OFFSET 0x1000
#define PSOC_ARC0_CS_ETF_SECTION 0x1000

#define mmPSOC_ARC0_CS_SPMU_BASE 0x1000007FFEC54000ull
#define PSOC_ARC0_CS_SPMU_MAX_OFFSET 0x1000
#define PSOC_ARC0_CS_SPMU_SECTION 0x1000

#define mmPSOC_ARC0_BMON_CTI_BASE 0x1000007FFEC55000ull
#define PSOC_ARC0_BMON_CTI_MAX_OFFSET 0x1000
#define PSOC_ARC0_BMON_CTI_SECTION 0x1000

#define mmPSOC_ARC0_USER_CTI_BASE 0x1000007FFEC56000ull
#define PSOC_ARC0_USER_CTI_MAX_OFFSET 0x1000
#define PSOC_ARC0_USER_CTI_SECTION 0x1000

#define mmPSOC_ARC0_BMON_0_BASE 0x1000007FFEC57000ull
#define PSOC_ARC0_BMON_0_MAX_OFFSET 0x1000
#define PSOC_ARC0_BMON_0_SECTION 0x1000

#define mmPSOC_ARC0_BMON_1_BASE 0x1000007FFEC58000ull
#define PSOC_ARC0_BMON_1_MAX_OFFSET 0x1000
#define PSOC_ARC0_BMON_1_SECTION 0x6000

#define mmPSOC_ARC0_RTT_BASE 0x1000007FFEC5E000ull
#define PSOC_ARC0_RTT_MAX_OFFSET 0x1400
#define PSOC_ARC0_RTT_SECTION 0x1000

#define mmPSOC_ARC0_FUNNEL_BASE 0x1000007FFEC5F000ull
#define PSOC_ARC0_FUNNEL_MAX_OFFSET 0x1000
#define PSOC_ARC0_FUNNEL_SECTION 0x1000

#define mmPSOC_ARC1_CS_DBG_ROM_TBL_BASE 0x1000007FFEC60000ull
#define PSOC_ARC1_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000
#define PSOC_ARC1_CS_DBG_ROM_TBL_SECTION 0x1000

#define mmPSOC_ARC1_CS_STM_BASE 0x1000007FFEC61000ull
#define PSOC_ARC1_CS_STM_MAX_OFFSET 0x1000
#define PSOC_ARC1_CS_STM_SECTION 0x1000

#define mmPSOC_ARC1_CS_CTI_BASE 0x1000007FFEC62000ull
#define PSOC_ARC1_CS_CTI_MAX_OFFSET 0x1000
#define PSOC_ARC1_CS_CTI_SECTION 0x1000

#define mmPSOC_ARC1_CS_ETF_BASE 0x1000007FFEC63000ull
#define PSOC_ARC1_CS_ETF_MAX_OFFSET 0x1000
#define PSOC_ARC1_CS_ETF_SECTION 0x1000

#define mmPSOC_ARC1_CS_SPMU_BASE 0x1000007FFEC64000ull
#define PSOC_ARC1_CS_SPMU_MAX_OFFSET 0x1000
#define PSOC_ARC1_CS_SPMU_SECTION 0x1000

#define mmPSOC_ARC1_BMON_CTI_BASE 0x1000007FFEC65000ull
#define PSOC_ARC1_BMON_CTI_MAX_OFFSET 0x1000
#define PSOC_ARC1_BMON_CTI_SECTION 0x1000

#define mmPSOC_ARC1_USER_CTI_BASE 0x1000007FFEC66000ull
#define PSOC_ARC1_USER_CTI_MAX_OFFSET 0x1000
#define PSOC_ARC1_USER_CTI_SECTION 0x1000

#define mmPSOC_ARC1_BMON_0_BASE 0x1000007FFEC67000ull
#define PSOC_ARC1_BMON_0_MAX_OFFSET 0x1000
#define PSOC_ARC1_BMON_0_SECTION 0x1000

#define mmPSOC_ARC1_BMON_1_BASE 0x1000007FFEC68000ull
#define PSOC_ARC1_BMON_1_MAX_OFFSET 0x1000
#define PSOC_ARC1_BMON_1_SECTION 0x6000

#define mmPSOC_ARC1_RTT_BASE 0x1000007FFEC6E000ull
#define PSOC_ARC1_RTT_MAX_OFFSET 0x1400
#define PSOC_ARC1_RTT_SECTION 0x1000

#define mmPSOC_ARC1_FUNNEL_BASE 0x1000007FFEC6F000ull
#define PSOC_ARC1_FUNNEL_MAX_OFFSET 0x1000
#define PSOC_ARC1_FUNNEL_SECTION 0x1000

#define mmPSOC_ARC0_CTI0_BASE 0x1000007FFEC70000ull
#define PSOC_ARC0_CTI0_MAX_OFFSET 0x1000
#define PSOC_ARC0_CTI0_SECTION 0x1000

#define mmPSOC_ARC0_CTI1_BASE 0x1000007FFEC71000ull
#define PSOC_ARC0_CTI1_MAX_OFFSET 0x1000
#define PSOC_ARC0_CTI1_SECTION 0x1000

#define mmPSOC_ARC0_CTI2_BASE 0x1000007FFEC72000ull
#define PSOC_ARC0_CTI2_MAX_OFFSET 0x1000
#define PSOC_ARC0_CTI2_SECTION 0x1000

#define mmPSOC_ARC0_CTI3_BASE 0x1000007FFEC73000ull
#define PSOC_ARC0_CTI3_MAX_OFFSET 0x1000
#define PSOC_ARC0_CTI3_SECTION 0x1000

#define mmPSOC_ARC1_CTI0_BASE 0x1000007FFEC74000ull
#define PSOC_ARC1_CTI0_MAX_OFFSET 0x1000
#define PSOC_ARC1_CTI0_SECTION 0x1000

#define mmPSOC_ARC1_CTI1_BASE 0x1000007FFEC75000ull
#define PSOC_ARC1_CTI1_MAX_OFFSET 0x1000
#define PSOC_ARC1_CTI1_SECTION 0x1000

#define mmPSOC_ARC1_CTI2_BASE 0x1000007FFEC76000ull
#define PSOC_ARC1_CTI2_MAX_OFFSET 0x1000
#define PSOC_ARC1_CTI2_SECTION 0x1000

#define mmPSOC_ARC1_CTI3_BASE 0x1000007FFEC77000ull
#define PSOC_ARC1_CTI3_MAX_OFFSET 0x1000
#define PSOC_ARC1_CTI3_SECTION 0x9000

#define mmPDMA0_CS_ROM_TBL_BASE 0x1000007FFEC80000ull
#define PDMA0_CS_ROM_TBL_MAX_OFFSET 0x1000
#define PDMA0_CS_ROM_TBL_SECTION 0x1000

#define mmPDMA0_CS_STM_BASE 0x1000007FFEC81000ull
#define PDMA0_CS_STM_MAX_OFFSET 0x1000
#define PDMA0_CS_STM_SECTION 0x1000

#define mmPDMA0_CS_CTI_BASE 0x1000007FFEC82000ull
#define PDMA0_CS_CTI_MAX_OFFSET 0x1000
#define PDMA0_CS_CTI_SECTION 0x1000

#define mmPDMA0_CS_ETF_BASE 0x1000007FFEC83000ull
#define PDMA0_CS_ETF_MAX_OFFSET 0x1000
#define PDMA0_CS_ETF_SECTION 0x1000

#define mmPDMA0_CS_SPMU_BASE 0x1000007FFEC84000ull
#define PDMA0_CS_SPMU_MAX_OFFSET 0x1000
#define PDMA0_CS_SPMU_SECTION 0x1000

#define mmPDMA0_BMON_CTI_BASE 0x1000007FFEC85000ull
#define PDMA0_BMON_CTI_MAX_OFFSET 0x1000
#define PDMA0_BMON_CTI_SECTION 0x1000

#define mmPDMA0_USER_CTI_BASE 0x1000007FFEC86000ull
#define PDMA0_USER_CTI_MAX_OFFSET 0x1000
#define PDMA0_USER_CTI_SECTION 0x1000

#define mmPDMA0_BMON_0_BASE 0x1000007FFEC87000ull
#define PDMA0_BMON_0_MAX_OFFSET 0x1000
#define PDMA0_BMON_0_SECTION 0x1000

#define mmPDMA0_BMON_1_BASE 0x1000007FFEC88000ull
#define PDMA0_BMON_1_MAX_OFFSET 0x1000
#define PDMA0_BMON_1_SECTION 0x1000

#define mmPDMA0_QM_ARC_RTT_BASE 0x1000007FFEC89000ull
#define PDMA0_QM_ARC_RTT_MAX_OFFSET 0x1400
#define PDMA0_QM_ARC_RTT_SECTION 0x7000

#define mmPDMA1_CS_ROM_TBL_BASE 0x1000007FFEC90000ull
#define PDMA1_CS_ROM_TBL_MAX_OFFSET 0x1000
#define PDMA1_CS_ROM_TBL_SECTION 0x1000

#define mmPDMA1_CS_STM_BASE 0x1000007FFEC91000ull
#define PDMA1_CS_STM_MAX_OFFSET 0x1000
#define PDMA1_CS_STM_SECTION 0x1000

#define mmPDMA1_CS_CTI_BASE 0x1000007FFEC92000ull
#define PDMA1_CS_CTI_MAX_OFFSET 0x1000
#define PDMA1_CS_CTI_SECTION 0x1000

#define mmPDMA1_CS_ETF_BASE 0x1000007FFEC93000ull
#define PDMA1_CS_ETF_MAX_OFFSET 0x1000
#define PDMA1_CS_ETF_SECTION 0x1000

#define mmPDMA1_CS_SPMU_BASE 0x1000007FFEC94000ull
#define PDMA1_CS_SPMU_MAX_OFFSET 0x1000
#define PDMA1_CS_SPMU_SECTION 0x1000

#define mmPDMA1_BMON_CTI_BASE 0x1000007FFEC95000ull
#define PDMA1_BMON_CTI_MAX_OFFSET 0x1000
#define PDMA1_BMON_CTI_SECTION 0x1000

#define mmPDMA1_USER_CTI_BASE 0x1000007FFEC96000ull
#define PDMA1_USER_CTI_MAX_OFFSET 0x1000
#define PDMA1_USER_CTI_SECTION 0x1000

#define mmPDMA1_BMON_0_BASE 0x1000007FFEC97000ull
#define PDMA1_BMON_0_MAX_OFFSET 0x1000
#define PDMA1_BMON_0_SECTION 0x1000

#define mmPDMA1_BMON_1_BASE 0x1000007FFEC98000ull
#define PDMA1_BMON_1_MAX_OFFSET 0x1000
#define PDMA1_BMON_1_SECTION 0x1000

#define mmPDMA1_QM_ARC_RTT_BASE 0x1000007FFEC99000ull
#define PDMA1_QM_ARC_RTT_MAX_OFFSET 0x1400
#define PDMA1_QM_ARC_RTT_SECTION 0x7000

#define mmXDMA_FUNNEL_BASE 0x1000007FFECA0000ull
#define XDMA_FUNNEL_MAX_OFFSET 0x1000
#define XDMA_FUNNEL_SECTION 0x21000

#define mmCPU_ETF_0_BASE 0x1000007FFECC1000ull
#define CPU_ETF_0_MAX_OFFSET 0x1000
#define CPU_ETF_0_SECTION 0x1000

#define mmCPU_ETF_1_BASE 0x1000007FFECC2000ull
#define CPU_ETF_1_MAX_OFFSET 0x1000
#define CPU_ETF_1_SECTION 0x2000

#define mmCPU_CTI_BASE 0x1000007FFECC4000ull
#define CPU_CTI_MAX_OFFSET 0x1000
#define CPU_CTI_SECTION 0x1000

#define mmCPU_FUNNEL_BASE 0x1000007FFECC5000ull
#define CPU_FUNNEL_MAX_OFFSET 0x1000
#define CPU_FUNNEL_SECTION 0x1000

#define mmCPU_STM_BASE 0x1000007FFECC6000ull
#define CPU_STM_MAX_OFFSET 0x1000
#define CPU_STM_SECTION 0x1000

#define mmCPU_CTI_TRACE_BASE 0x1000007FFECC7000ull
#define CPU_CTI_TRACE_MAX_OFFSET 0x1000
#define CPU_CTI_TRACE_SECTION 0x1000

#define mmCPU_ETF_TRACE_BASE 0x1000007FFECC8000ull
#define CPU_ETF_TRACE_MAX_OFFSET 0x1000
#define CPU_ETF_TRACE_SECTION 0x1000

#define mmCPU_WR_BMON_BASE 0x1000007FFECC9000ull
#define CPU_WR_BMON_MAX_OFFSET 0x1000
#define CPU_WR_BMON_SECTION 0x1000

#define mmCPU_RD_BMON_BASE 0x1000007FFECCA000ull
#define CPU_RD_BMON_MAX_OFFSET 0x1000
#define CPU_RD_BMON_SECTION 0x36000

#define mmPMMU_CS_DBG_ROM_TBL_BASE 0x1000007FFED00000ull
#define PMMU_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000
#define PMMU_CS_DBG_ROM_TBL_SECTION 0x1000

#define mmPMMU_CS_STM_BASE 0x1000007FFED01000ull
#define PMMU_CS_STM_MAX_OFFSET 0x1000
#define PMMU_CS_STM_SECTION 0x1000

#define mmPMMU_CS_CTI_BASE 0x1000007FFED02000ull
#define PMMU_CS_CTI_MAX_OFFSET 0x1000
#define PMMU_CS_CTI_SECTION 0x1000

#define mmPMMU_CS_ETF_BASE 0x1000007FFED03000ull
#define PMMU_CS_ETF_MAX_OFFSET 0x1000
#define PMMU_CS_ETF_SECTION 0x1000

#define mmPMMU_CS_SPMU_BASE 0x1000007FFED04000ull
#define PMMU_CS_SPMU_MAX_OFFSET 0x1000
#define PMMU_CS_SPMU_SECTION 0x1000

#define mmPMMU_BMON_CTI_BASE 0x1000007FFED05000ull
#define PMMU_BMON_CTI_MAX_OFFSET 0x1000
#define PMMU_BMON_CTI_SECTION 0x1000

#define mmPMMU_USER_CTI_BASE 0x1000007FFED06000ull
#define PMMU_USER_CTI_MAX_OFFSET 0x1000
#define PMMU_USER_CTI_SECTION 0x1000

#define mmPMMU_BMON_0_BASE 0x1000007FFED07000ull
#define PMMU_BMON_0_MAX_OFFSET 0x1000
#define PMMU_BMON_0_SECTION 0x1000

#define mmPMMU_BMON_1_BASE 0x1000007FFED08000ull
#define PMMU_BMON_1_MAX_OFFSET 0x1000
#define PMMU_BMON_1_SECTION 0x1000

#define mmPMMU_BMON_2_BASE 0x1000007FFED09000ull
#define PMMU_BMON_2_MAX_OFFSET 0x1000
#define PMMU_BMON_2_SECTION 0x1000

#define mmPMMU_BMON_3_BASE 0x1000007FFED0A000ull
#define PMMU_BMON_3_MAX_OFFSET 0x1000
#define PMMU_BMON_3_SECTION 0x1000

#define mmPMMU_BMON_4_BASE 0x1000007FFED0B000ull
#define PMMU_BMON_4_MAX_OFFSET 0x1000
#define PMMU_BMON_4_SECTION 0x1000

#define mmPMMU_FUNNEL_BASE 0x1000007FFED0C000ull
#define PMMU_FUNNEL_MAX_OFFSET 0x1000
#define PMMU_FUNNEL_SECTION 0x1000

#define mmPMMU_FUNNEL_DEC_BASE 0x1000007FFED0D000ull
#define PMMU_FUNNEL_DEC_MAX_OFFSET 0x1000
#define PMMU_FUNNEL_DEC_SECTION 0x33000

#define mmDCORE0_XBAR_MID_FUNNEL_BASE 0x1000007FFED40000ull
#define DCORE0_XBAR_MID_FUNNEL_MAX_OFFSET 0x1000
#define DCORE0_XBAR_MID_FUNNEL_SECTION 0x8000

#define mmDCORE0_XBAR_EDGE_FUNNEL_BASE 0x1000007FFED48000ull
#define DCORE0_XBAR_EDGE_FUNNEL_MAX_OFFSET 0x1000
#define DCORE0_XBAR_EDGE_FUNNEL_SECTION 0x8000

#define mmDCORE1_XBAR_MID_FUNNEL_BASE 0x1000007FFED50000ull
#define DCORE1_XBAR_MID_FUNNEL_MAX_OFFSET 0x1000
#define DCORE1_XBAR_MID_FUNNEL_SECTION 0x8000

#define mmDCORE1_XBAR_EDGE_FUNNEL_BASE 0x1000007FFED58000ull
#define DCORE1_XBAR_EDGE_FUNNEL_MAX_OFFSET 0x1000
#define DCORE1_XBAR_EDGE_FUNNEL_SECTION 0x8000

#define mmDCORE2_XBAR_MID_FUNNEL_BASE 0x1000007FFED60000ull
#define DCORE2_XBAR_MID_FUNNEL_MAX_OFFSET 0x1000
#define DCORE2_XBAR_MID_FUNNEL_SECTION 0x8000

#define mmDCORE2_XBAR_EDGE_FUNNEL_BASE 0x1000007FFED68000ull
#define DCORE2_XBAR_EDGE_FUNNEL_MAX_OFFSET 0x1000
#define DCORE2_XBAR_EDGE_FUNNEL_SECTION 0x8000

#define mmDCORE3_XBAR_MID_FUNNEL_BASE 0x1000007FFED70000ull
#define DCORE3_XBAR_MID_FUNNEL_MAX_OFFSET 0x1000
#define DCORE3_XBAR_MID_FUNNEL_SECTION 0x8000

#define mmDCORE3_XBAR_EDGE_FUNNEL_BASE 0x1000007FFED78000ull
#define DCORE3_XBAR_EDGE_FUNNEL_MAX_OFFSET 0x1000
#define DCORE3_XBAR_EDGE_FUNNEL_SECTION 0x88000

#define mmARC_FARM_ARC0_RTT_BASE 0x1000007FFEE80000ull
#define ARC_FARM_ARC0_RTT_MAX_OFFSET 0x1400
#define ARC_FARM_ARC0_RTT_SECTION 0x1000

#define mmARC_FARM_ARC1_RTT_BASE 0x1000007FFEE81000ull
#define ARC_FARM_ARC1_RTT_MAX_OFFSET 0x1400
#define ARC_FARM_ARC1_RTT_SECTION 0x1000

#define mmARC_FARM_ARC2_RTT_BASE 0x1000007FFEE82000ull
#define ARC_FARM_ARC2_RTT_MAX_OFFSET 0x1400
#define ARC_FARM_ARC2_RTT_SECTION 0x1000

#define mmARC_FARM_ARC3_RTT_BASE 0x1000007FFEE83000ull
#define ARC_FARM_ARC3_RTT_MAX_OFFSET 0x1400
#define ARC_FARM_ARC3_RTT_SECTION 0xD000

#define mmARC_FARM_CS_ROM_TBL_BASE 0x1000007FFEE90000ull
#define ARC_FARM_CS_ROM_TBL_MAX_OFFSET 0x1000
#define ARC_FARM_CS_ROM_TBL_SECTION 0x1000

#define mmARC_FARM_CS_STM_BASE 0x1000007FFEE91000ull
#define ARC_FARM_CS_STM_MAX_OFFSET 0x1000
#define ARC_FARM_CS_STM_SECTION 0x1000

#define mmARC_FARM_CS_CTI_BASE 0x1000007FFEE92000ull
#define ARC_FARM_CS_CTI_MAX_OFFSET 0x1000
#define ARC_FARM_CS_CTI_SECTION 0x1000

#define mmARC_FARM_CS_ETF_BASE 0x1000007FFEE93000ull
#define ARC_FARM_CS_ETF_MAX_OFFSET 0x1000
#define ARC_FARM_CS_ETF_SECTION 0x1000

#define mmARC_FARM_CS_SPMU_BASE 0x1000007FFEE94000ull
#define ARC_FARM_CS_SPMU_MAX_OFFSET 0x1000
#define ARC_FARM_CS_SPMU_SECTION 0x1000

#define mmARC_FARM_BMON_CTI_BASE 0x1000007FFEE95000ull
#define ARC_FARM_BMON_CTI_MAX_OFFSET 0x1000
#define ARC_FARM_BMON_CTI_SECTION 0x1000

#define mmARC_FARM_USER_CTI_BASE 0x1000007FFEE96000ull
#define ARC_FARM_USER_CTI_MAX_OFFSET 0x1000
#define ARC_FARM_USER_CTI_SECTION 0x1000

#define mmARC_FARM_BMON_0_BASE 0x1000007FFEE97000ull
#define ARC_FARM_BMON_0_MAX_OFFSET 0x1000
#define ARC_FARM_BMON_0_SECTION 0x1000

#define mmARC_FARM_BMON_1_BASE 0x1000007FFEE98000ull
#define ARC_FARM_BMON_1_MAX_OFFSET 0x1000
#define ARC_FARM_BMON_1_SECTION 0x1000

#define mmARC_FARM_BMON_2_BASE 0x1000007FFEE99000ull
#define ARC_FARM_BMON_2_MAX_OFFSET 0x1000
#define ARC_FARM_BMON_2_SECTION 0x1000

#define mmARC_FARM_BMON_3_BASE 0x1000007FFEE9A000ull
#define ARC_FARM_BMON_3_MAX_OFFSET 0x1000
#define ARC_FARM_BMON_3_SECTION 0x1000

#define mmARC_FARM_CTI_BASE 0x1000007FFEE9B000ull
#define ARC_FARM_CTI_MAX_OFFSET 0x1000
#define ARC_FARM_CTI_SECTION 0x1000

#define mmARC_FARM_FUNNEL_BASE 0x1000007FFEE9C000ull
#define ARC_FARM_FUNNEL_MAX_OFFSET 0x1000
#define ARC_FARM_FUNNEL_SECTION 0x4000

#define mmKDMA_CS_ROM_TBL_BASE 0x1000007FFEEA0000ull
#define KDMA_CS_ROM_TBL_MAX_OFFSET 0x1000
#define KDMA_CS_ROM_TBL_SECTION 0x1000

#define mmKDMA_CS_STM_BASE 0x1000007FFEEA1000ull
#define KDMA_CS_STM_MAX_OFFSET 0x1000
#define KDMA_CS_STM_SECTION 0x1000

#define mmKDMA_CS_CTI_BASE 0x1000007FFEEA2000ull
#define KDMA_CS_CTI_MAX_OFFSET 0x1000
#define KDMA_CS_CTI_SECTION 0x1000

#define mmKDMA_CS_ETF_BASE 0x1000007FFEEA3000ull
#define KDMA_CS_ETF_MAX_OFFSET 0x1000
#define KDMA_CS_ETF_SECTION 0x1000

#define mmKDMA_CS_SPMU_BASE 0x1000007FFEEA4000ull
#define KDMA_CS_SPMU_MAX_OFFSET 0x1000
#define KDMA_CS_SPMU_SECTION 0x1000

#define mmKDMA_BMON_CTI_BASE 0x1000007FFEEA5000ull
#define KDMA_BMON_CTI_MAX_OFFSET 0x1000
#define KDMA_BMON_CTI_SECTION 0x1000

#define mmKDMA_USER_CTI_BASE 0x1000007FFEEA6000ull
#define KDMA_USER_CTI_MAX_OFFSET 0x1000
#define KDMA_USER_CTI_SECTION 0x1000

#define mmKDMA_BMON_0_BASE 0x1000007FFEEA7000ull
#define KDMA_BMON_0_MAX_OFFSET 0x1000
#define KDMA_BMON_0_SECTION 0x1000

#define mmKDMA_BMON_1_BASE 0x1000007FFEEA8000ull
#define KDMA_BMON_1_MAX_OFFSET 0x1000
#define KDMA_BMON_1_SECTION 0x1000

#define mmKDMA_BMON_2_BASE 0x1000007FFEEA9000ull
#define KDMA_BMON_2_MAX_OFFSET 0x1000
#define KDMA_BMON_2_SECTION 0x1000

#define mmKDMA_BMON_3_BASE 0x1000007FFEEAA000ull
#define KDMA_BMON_3_MAX_OFFSET 0x1000
#define KDMA_BMON_3_SECTION 0x56000

#define mmPCIE_VDEC0_CS_DBG_ROM_TBL_BASE 0x1000007FFEF00000ull
#define PCIE_VDEC0_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000
#define PCIE_VDEC0_CS_DBG_ROM_TBL_SECTION 0x1000

#define mmPCIE_VDEC0_CS_STM_BASE 0x1000007FFEF01000ull
#define PCIE_VDEC0_CS_STM_MAX_OFFSET 0x1000
#define PCIE_VDEC0_CS_STM_SECTION 0x1000

#define mmPCIE_VDEC0_CS_CTI_BASE 0x1000007FFEF02000ull
#define PCIE_VDEC0_CS_CTI_MAX_OFFSET 0x1000
#define PCIE_VDEC0_CS_CTI_SECTION 0x1000

#define mmPCIE_VDEC0_CS_ETF_BASE 0x1000007FFEF03000ull
#define PCIE_VDEC0_CS_ETF_MAX_OFFSET 0x1000
#define PCIE_VDEC0_CS_ETF_SECTION 0x1000

#define mmPCIE_VDEC0_CS_SPMU_BASE 0x1000007FFEF04000ull
#define PCIE_VDEC0_CS_SPMU_MAX_OFFSET 0x1000
#define PCIE_VDEC0_CS_SPMU_SECTION 0x1000

#define mmPCIE_VDEC0_BMON_CTI_BASE 0x1000007FFEF05000ull
#define PCIE_VDEC0_BMON_CTI_MAX_OFFSET 0x1000
#define PCIE_VDEC0_BMON_CTI_SECTION 0x1000

#define mmPCIE_VDEC0_USER_CTI_BASE 0x1000007FFEF06000ull
#define PCIE_VDEC0_USER_CTI_MAX_OFFSET 0x1000
#define PCIE_VDEC0_USER_CTI_SECTION 0x1000

#define mmPCIE_VDEC0_BMON_0_BASE 0x1000007FFEF07000ull
#define PCIE_VDEC0_BMON_0_MAX_OFFSET 0x1000
#define PCIE_VDEC0_BMON_0_SECTION 0x1000

#define mmPCIE_VDEC0_BMON_1_BASE 0x1000007FFEF08000ull
#define PCIE_VDEC0_BMON_1_MAX_OFFSET 0x1000
#define PCIE_VDEC0_BMON_1_SECTION 0x1000

#define mmPCIE_VDEC0_BMON_2_BASE 0x1000007FFEF09000ull
#define PCIE_VDEC0_BMON_2_MAX_OFFSET 0x1000
#define PCIE_VDEC0_BMON_2_SECTION 0x7000

#define mmPCIE_VDEC1_CS_DBG_ROM_TBL_BASE 0x1000007FFEF10000ull
#define PCIE_VDEC1_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000
#define PCIE_VDEC1_CS_DBG_ROM_TBL_SECTION 0x1000

#define mmPCIE_VDEC1_CS_STM_BASE 0x1000007FFEF11000ull
#define PCIE_VDEC1_CS_STM_MAX_OFFSET 0x1000
#define PCIE_VDEC1_CS_STM_SECTION 0x1000

#define mmPCIE_VDEC1_CS_CTI_BASE 0x1000007FFEF12000ull
#define PCIE_VDEC1_CS_CTI_MAX_OFFSET 0x1000
#define PCIE_VDEC1_CS_CTI_SECTION 0x1000

#define mmPCIE_VDEC1_CS_ETF_BASE 0x1000007FFEF13000ull
#define PCIE_VDEC1_CS_ETF_MAX_OFFSET 0x1000
#define PCIE_VDEC1_CS_ETF_SECTION 0x1000

#define mmPCIE_VDEC1_CS_SPMU_BASE 0x1000007FFEF14000ull
#define PCIE_VDEC1_CS_SPMU_MAX_OFFSET 0x1000
#define PCIE_VDEC1_CS_SPMU_SECTION 0x1000

#define mmPCIE_VDEC1_BMON_CTI_BASE 0x1000007FFEF15000ull
#define PCIE_VDEC1_BMON_CTI_MAX_OFFSET 0x1000
#define PCIE_VDEC1_BMON_CTI_SECTION 0x1000

#define mmPCIE_VDEC1_USER_CTI_BASE 0x1000007FFEF16000ull
#define PCIE_VDEC1_USER_CTI_MAX_OFFSET 0x1000
#define PCIE_VDEC1_USER_CTI_SECTION 0x1000

#define mmPCIE_VDEC1_BMON_0_BASE 0x1000007FFEF17000ull
#define PCIE_VDEC1_BMON_0_MAX_OFFSET 0x1000
#define PCIE_VDEC1_BMON_0_SECTION 0x1000

#define mmPCIE_VDEC1_BMON_1_BASE 0x1000007FFEF18000ull
#define PCIE_VDEC1_BMON_1_MAX_OFFSET 0x1000
#define PCIE_VDEC1_BMON_1_SECTION 0x1000

#define mmPCIE_VDEC1_BMON_2_BASE 0x1000007FFEF19000ull
#define PCIE_VDEC1_BMON_2_MAX_OFFSET 0x1000
#define PCIE_VDEC1_BMON_2_SECTION 0xF7000

#define mmHBM0_MC0_CS_DBG_ROM_TBL_BASE 0x1000007FFF010000ull
#define HBM0_MC0_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000
#define HBM0_MC0_CS_DBG_ROM_TBL_SECTION 0x1000

#define mmHBM0_MC0_CS_STM_BASE 0x1000007FFF011000ull
#define HBM0_MC0_CS_STM_MAX_OFFSET 0x1000
#define HBM0_MC0_CS_STM_SECTION 0x1000

#define mmHBM0_MC0_CS_CTI_BASE 0x1000007FFF012000ull
#define HBM0_MC0_CS_CTI_MAX_OFFSET 0x1000
#define HBM0_MC0_CS_CTI_SECTION 0x1000

#define mmHBM0_MC0_CS_ETF_BASE 0x1000007FFF013000ull
#define HBM0_MC0_CS_ETF_MAX_OFFSET 0x1000
#define HBM0_MC0_CS_ETF_SECTION 0x1000

#define mmHBM0_MC0_CS_SPMU_BASE 0x1000007FFF014000ull
#define HBM0_MC0_CS_SPMU_MAX_OFFSET 0x1000
#define HBM0_MC0_CS_SPMU_SECTION 0x1000

#define mmHBM0_MC0_BMON_CTI_BASE 0x1000007FFF015000ull
#define HBM0_MC0_BMON_CTI_MAX_OFFSET 0x1000
#define HBM0_MC0_BMON_CTI_SECTION 0x1000

#define mmHBM0_MC0_USER_CTI_BASE 0x1000007FFF016000ull
#define HBM0_MC0_USER_CTI_MAX_OFFSET 0x1000
#define HBM0_MC0_USER_CTI_SECTION 0xA000

#define mmHBM0_MC0_FUNNEL_BASE 0x1000007FFF020000ull
#define HBM0_MC0_FUNNEL_MAX_OFFSET 0x1000
#define HBM0_MC0_FUNNEL_SECTION 0x30000

#define mmHBM0_MC1_CS_DBG_ROM_TBL_BASE 0x1000007FFF050000ull
#define HBM0_MC1_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000
#define HBM0_MC1_CS_DBG_ROM_TBL_SECTION 0x1000

#define mmHBM0_MC1_CS_STM_BASE 0x1000007FFF051000ull
#define HBM0_MC1_CS_STM_MAX_OFFSET 0x1000
#define HBM0_MC1_CS_STM_SECTION 0x1000

#define mmHBM0_MC1_CS_CTI_BASE 0x1000007FFF052000ull
#define HBM0_MC1_CS_CTI_MAX_OFFSET 0x1000
#define HBM0_MC1_CS_CTI_SECTION 0x1000

#define mmHBM0_MC1_CS_ETF_BASE 0x1000007FFF053000ull
#define HBM0_MC1_CS_ETF_MAX_OFFSET 0x1000
#define HBM0_MC1_CS_ETF_SECTION 0x1000

#define mmHBM0_MC1_CS_SPMU_BASE 0x1000007FFF054000ull
#define HBM0_MC1_CS_SPMU_MAX_OFFSET 0x1000
#define HBM0_MC1_CS_SPMU_SECTION 0x1000

#define mmHBM0_MC1_BMON_CTI_BASE 0x1000007FFF055000ull
#define HBM0_MC1_BMON_CTI_MAX_OFFSET 0x1000
#define HBM0_MC1_BMON_CTI_SECTION 0x1000

#define mmHBM0_MC1_USER_CTI_BASE 0x1000007FFF056000ull
#define HBM0_MC1_USER_CTI_MAX_OFFSET 0x1000
#define HBM0_MC1_USER_CTI_SECTION 0xA000

#define mmHBM0_MC1_FUNNEL_BASE 0x1000007FFF060000ull
#define HBM0_MC1_FUNNEL_MAX_OFFSET 0x1000
#define HBM0_MC1_FUNNEL_SECTION 0x30000

#define mmHBM1_MC0_CS_DBG_ROM_TBL_BASE 0x1000007FFF090000ull
#define HBM1_MC0_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000
#define HBM1_MC0_CS_DBG_ROM_TBL_SECTION 0x1000

#define mmHBM1_MC0_CS_STM_BASE 0x1000007FFF091000ull
#define HBM1_MC0_CS_STM_MAX_OFFSET 0x1000
#define HBM1_MC0_CS_STM_SECTION 0x1000

#define mmHBM1_MC0_CS_CTI_BASE 0x1000007FFF092000ull
#define HBM1_MC0_CS_CTI_MAX_OFFSET 0x1000
#define HBM1_MC0_CS_CTI_SECTION 0x1000

#define mmHBM1_MC0_CS_ETF_BASE 0x1000007FFF093000ull
#define HBM1_MC0_CS_ETF_MAX_OFFSET 0x1000
#define HBM1_MC0_CS_ETF_SECTION 0x1000

#define mmHBM1_MC0_CS_SPMU_BASE 0x1000007FFF094000ull
#define HBM1_MC0_CS_SPMU_MAX_OFFSET 0x1000
#define HBM1_MC0_CS_SPMU_SECTION 0x1000

#define mmHBM1_MC0_BMON_CTI_BASE 0x1000007FFF095000ull
#define HBM1_MC0_BMON_CTI_MAX_OFFSET 0x1000
#define HBM1_MC0_BMON_CTI_SECTION 0x1000

#define mmHBM1_MC0_USER_CTI_BASE 0x1000007FFF096000ull
#define HBM1_MC0_USER_CTI_MAX_OFFSET 0x1000
#define HBM1_MC0_USER_CTI_SECTION 0xA000

#define mmHBM1_MC0_FUNNEL_BASE 0x1000007FFF0A0000ull
#define HBM1_MC0_FUNNEL_MAX_OFFSET 0x1000
#define HBM1_MC0_FUNNEL_SECTION 0x30000

#define mmHBM1_MC1_CS_DBG_ROM_TBL_BASE 0x1000007FFF0D0000ull
#define HBM1_MC1_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000
#define HBM1_MC1_CS_DBG_ROM_TBL_SECTION 0x1000

#define mmHBM1_MC1_CS_STM_BASE 0x1000007FFF0D1000ull
#define HBM1_MC1_CS_STM_MAX_OFFSET 0x1000
#define HBM1_MC1_CS_STM_SECTION 0x1000

#define mmHBM1_MC1_CS_CTI_BASE 0x1000007FFF0D2000ull
#define HBM1_MC1_CS_CTI_MAX_OFFSET 0x1000
#define HBM1_MC1_CS_CTI_SECTION 0x1000

#define mmHBM1_MC1_CS_ETF_BASE 0x1000007FFF0D3000ull
#define HBM1_MC1_CS_ETF_MAX_OFFSET 0x1000
#define HBM1_MC1_CS_ETF_SECTION 0x1000

#define mmHBM1_MC1_CS_SPMU_BASE 0x1000007FFF0D4000ull
#define HBM1_MC1_CS_SPMU_MAX_OFFSET 0x1000
#define HBM1_MC1_CS_SPMU_SECTION 0x1000

#define mmHBM1_MC1_BMON_CTI_BASE 0x1000007FFF0D5000ull
#define HBM1_MC1_BMON_CTI_MAX_OFFSET 0x1000
#define HBM1_MC1_BMON_CTI_SECTION 0x1000

#define mmHBM1_MC1_USER_CTI_BASE 0x1000007FFF0D6000ull
#define HBM1_MC1_USER_CTI_MAX_OFFSET 0x1000
#define HBM1_MC1_USER_CTI_SECTION 0xA000

#define mmHBM1_MC1_FUNNEL_BASE 0x1000007FFF0E0000ull
#define HBM1_MC1_FUNNEL_MAX_OFFSET 0x1000
#define HBM1_MC1_FUNNEL_SECTION 0x30000

#define mmHBM2_MC0_CS_DBG_ROM_TBL_BASE 0x1000007FFF110000ull
#define HBM2_MC0_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000
#define HBM2_MC0_CS_DBG_ROM_TBL_SECTION 0x1000

#define mmHBM2_MC0_CS_STM_BASE 0x1000007FFF111000ull
#define HBM2_MC0_CS_STM_MAX_OFFSET 0x1000
#define HBM2_MC0_CS_STM_SECTION 0x1000

#define mmHBM2_MC0_CS_CTI_BASE 0x1000007FFF112000ull
#define HBM2_MC0_CS_CTI_MAX_OFFSET 0x1000
#define HBM2_MC0_CS_CTI_SECTION 0x1000

#define mmHBM2_MC0_CS_ETF_BASE 0x1000007FFF113000ull
#define HBM2_MC0_CS_ETF_MAX_OFFSET 0x1000
#define HBM2_MC0_CS_ETF_SECTION 0x1000

#define mmHBM2_MC0_CS_SPMU_BASE 0x1000007FFF114000ull
#define HBM2_MC0_CS_SPMU_MAX_OFFSET 0x1000
#define HBM2_MC0_CS_SPMU_SECTION 0x1000

#define mmHBM2_MC0_BMON_CTI_BASE 0x1000007FFF115000ull
#define HBM2_MC0_BMON_CTI_MAX_OFFSET 0x1000
#define HBM2_MC0_BMON_CTI_SECTION 0x1000

#define mmHBM2_MC0_USER_CTI_BASE 0x1000007FFF116000ull
#define HBM2_MC0_USER_CTI_MAX_OFFSET 0x1000
#define HBM2_MC0_USER_CTI_SECTION 0xA000

#define mmHBM2_MC0_FUNNEL_BASE 0x1000007FFF120000ull
#define HBM2_MC0_FUNNEL_MAX_OFFSET 0x1000
#define HBM2_MC0_FUNNEL_SECTION 0x30000

#define mmHBM2_MC1_CS_DBG_ROM_TBL_BASE 0x1000007FFF150000ull
#define HBM2_MC1_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000
#define HBM2_MC1_CS_DBG_ROM_TBL_SECTION 0x1000

#define mmHBM2_MC1_CS_STM_BASE 0x1000007FFF151000ull
#define HBM2_MC1_CS_STM_MAX_OFFSET 0x1000
#define HBM2_MC1_CS_STM_SECTION 0x1000

#define mmHBM2_MC1_CS_CTI_BASE 0x1000007FFF152000ull
#define HBM2_MC1_CS_CTI_MAX_OFFSET 0x1000
#define HBM2_MC1_CS_CTI_SECTION 0x1000

#define mmHBM2_MC1_CS_ETF_BASE 0x1000007FFF153000ull
#define HBM2_MC1_CS_ETF_MAX_OFFSET 0x1000
#define HBM2_MC1_CS_ETF_SECTION 0x1000

#define mmHBM2_MC1_CS_SPMU_BASE 0x1000007FFF154000ull
#define HBM2_MC1_CS_SPMU_MAX_OFFSET 0x1000
#define HBM2_MC1_CS_SPMU_SECTION 0x1000

#define mmHBM2_MC1_BMON_CTI_BASE 0x1000007FFF155000ull
#define HBM2_MC1_BMON_CTI_MAX_OFFSET 0x1000
#define HBM2_MC1_BMON_CTI_SECTION 0x1000

#define mmHBM2_MC1_USER_CTI_BASE 0x1000007FFF156000ull
#define HBM2_MC1_USER_CTI_MAX_OFFSET 0x1000
#define HBM2_MC1_USER_CTI_SECTION 0xA000

#define mmHBM2_MC1_FUNNEL_BASE 0x1000007FFF160000ull
#define HBM2_MC1_FUNNEL_MAX_OFFSET 0x1000
#define HBM2_MC1_FUNNEL_SECTION 0x30000

#define mmHBM3_MC0_CS_DBG_ROM_TBL_BASE 0x1000007FFF190000ull
#define HBM3_MC0_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000
#define HBM3_MC0_CS_DBG_ROM_TBL_SECTION 0x1000

#define mmHBM3_MC0_CS_STM_BASE 0x1000007FFF191000ull
#define HBM3_MC0_CS_STM_MAX_OFFSET 0x1000
#define HBM3_MC0_CS_STM_SECTION 0x1000

#define mmHBM3_MC0_CS_CTI_BASE 0x1000007FFF192000ull
#define HBM3_MC0_CS_CTI_MAX_OFFSET 0x1000
#define HBM3_MC0_CS_CTI_SECTION 0x1000

#define mmHBM3_MC0_CS_ETF_BASE 0x1000007FFF193000ull
#define HBM3_MC0_CS_ETF_MAX_OFFSET 0x1000
#define HBM3_MC0_CS_ETF_SECTION 0x1000

#define mmHBM3_MC0_CS_SPMU_BASE 0x1000007FFF194000ull
#define HBM3_MC0_CS_SPMU_MAX_OFFSET 0x1000
#define HBM3_MC0_CS_SPMU_SECTION 0x1000

#define mmHBM3_MC0_BMON_CTI_BASE 0x1000007FFF195000ull
#define HBM3_MC0_BMON_CTI_MAX_OFFSET 0x1000
#define HBM3_MC0_BMON_CTI_SECTION 0x1000

#define mmHBM3_MC0_USER_CTI_BASE 0x1000007FFF196000ull
#define HBM3_MC0_USER_CTI_MAX_OFFSET 0x1000
#define HBM3_MC0_USER_CTI_SECTION 0xA000

#define mmHBM3_MC0_FUNNEL_BASE 0x1000007FFF1A0000ull
#define HBM3_MC0_FUNNEL_MAX_OFFSET 0x1000
#define HBM3_MC0_FUNNEL_SECTION 0x30000

#define mmHBM3_MC1_CS_DBG_ROM_TBL_BASE 0x1000007FFF1D0000ull
#define HBM3_MC1_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000
#define HBM3_MC1_CS_DBG_ROM_TBL_SECTION 0x1000

#define mmHBM3_MC1_CS_STM_BASE 0x1000007FFF1D1000ull
#define HBM3_MC1_CS_STM_MAX_OFFSET 0x1000
#define HBM3_MC1_CS_STM_SECTION 0x1000

#define mmHBM3_MC1_CS_CTI_BASE 0x1000007FFF1D2000ull
#define HBM3_MC1_CS_CTI_MAX_OFFSET 0x1000
#define HBM3_MC1_CS_CTI_SECTION 0x1000

#define mmHBM3_MC1_CS_ETF_BASE 0x1000007FFF1D3000ull
#define HBM3_MC1_CS_ETF_MAX_OFFSET 0x1000
#define HBM3_MC1_CS_ETF_SECTION 0x1000

#define mmHBM3_MC1_CS_SPMU_BASE 0x1000007FFF1D4000ull
#define HBM3_MC1_CS_SPMU_MAX_OFFSET 0x1000
#define HBM3_MC1_CS_SPMU_SECTION 0x1000

#define mmHBM3_MC1_BMON_CTI_BASE 0x1000007FFF1D5000ull
#define HBM3_MC1_BMON_CTI_MAX_OFFSET 0x1000
#define HBM3_MC1_BMON_CTI_SECTION 0x1000

#define mmHBM3_MC1_USER_CTI_BASE 0x1000007FFF1D6000ull
#define HBM3_MC1_USER_CTI_MAX_OFFSET 0x1000
#define HBM3_MC1_USER_CTI_SECTION 0xA000

#define mmHBM3_MC1_FUNNEL_BASE 0x1000007FFF1E0000ull
#define HBM3_MC1_FUNNEL_MAX_OFFSET 0x1000
#define HBM3_MC1_FUNNEL_SECTION 0x30000

#define mmHBM4_MC0_CS_DBG_ROM_TBL_BASE 0x1000007FFF210000ull
#define HBM4_MC0_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000
#define HBM4_MC0_CS_DBG_ROM_TBL_SECTION 0x1000

#define mmHBM4_MC0_CS_STM_BASE 0x1000007FFF211000ull
#define HBM4_MC0_CS_STM_MAX_OFFSET 0x1000
#define HBM4_MC0_CS_STM_SECTION 0x1000

#define mmHBM4_MC0_CS_CTI_BASE 0x1000007FFF212000ull
#define HBM4_MC0_CS_CTI_MAX_OFFSET 0x1000
#define HBM4_MC0_CS_CTI_SECTION 0x1000

#define mmHBM4_MC0_CS_ETF_BASE 0x1000007FFF213000ull
#define HBM4_MC0_CS_ETF_MAX_OFFSET 0x1000
#define HBM4_MC0_CS_ETF_SECTION 0x1000

#define mmHBM4_MC0_CS_SPMU_BASE 0x1000007FFF214000ull
#define HBM4_MC0_CS_SPMU_MAX_OFFSET 0x1000
#define HBM4_MC0_CS_SPMU_SECTION 0x1000

#define mmHBM4_MC0_BMON_CTI_BASE 0x1000007FFF215000ull
#define HBM4_MC0_BMON_CTI_MAX_OFFSET 0x1000
#define HBM4_MC0_BMON_CTI_SECTION 0x1000

#define mmHBM4_MC0_USER_CTI_BASE 0x1000007FFF216000ull
#define HBM4_MC0_USER_CTI_MAX_OFFSET 0x1000
#define HBM4_MC0_USER_CTI_SECTION 0xA000

#define mmHBM4_MC0_FUNNEL_BASE 0x1000007FFF220000ull
#define HBM4_MC0_FUNNEL_MAX_OFFSET 0x1000
#define HBM4_MC0_FUNNEL_SECTION 0x30000

#define mmHBM4_MC1_CS_DBG_ROM_TBL_BASE 0x1000007FFF250000ull
#define HBM4_MC1_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000
#define HBM4_MC1_CS_DBG_ROM_TBL_SECTION 0x1000

#define mmHBM4_MC1_CS_STM_BASE 0x1000007FFF251000ull
#define HBM4_MC1_CS_STM_MAX_OFFSET 0x1000
#define HBM4_MC1_CS_STM_SECTION 0x1000

#define mmHBM4_MC1_CS_CTI_BASE 0x1000007FFF252000ull
#define HBM4_MC1_CS_CTI_MAX_OFFSET 0x1000
#define HBM4_MC1_CS_CTI_SECTION 0x1000

#define mmHBM4_MC1_CS_ETF_BASE 0x1000007FFF253000ull
#define HBM4_MC1_CS_ETF_MAX_OFFSET 0x1000
#define HBM4_MC1_CS_ETF_SECTION 0x1000

#define mmHBM4_MC1_CS_SPMU_BASE 0x1000007FFF254000ull
#define HBM4_MC1_CS_SPMU_MAX_OFFSET 0x1000
#define HBM4_MC1_CS_SPMU_SECTION 0x1000

#define mmHBM4_MC1_BMON_CTI_BASE 0x1000007FFF255000ull
#define HBM4_MC1_BMON_CTI_MAX_OFFSET 0x1000
#define HBM4_MC1_BMON_CTI_SECTION 0x1000

#define mmHBM4_MC1_USER_CTI_BASE 0x1000007FFF256000ull
#define HBM4_MC1_USER_CTI_MAX_OFFSET 0x1000
#define HBM4_MC1_USER_CTI_SECTION 0xA000

#define mmHBM4_MC1_FUNNEL_BASE 0x1000007FFF260000ull
#define HBM4_MC1_FUNNEL_MAX_OFFSET 0x1000
#define HBM4_MC1_FUNNEL_SECTION 0x30000

#define mmHBM5_MC0_CS_DBG_ROM_TBL_BASE 0x1000007FFF290000ull
#define HBM5_MC0_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000
#define HBM5_MC0_CS_DBG_ROM_TBL_SECTION 0x1000

#define mmHBM5_MC0_CS_STM_BASE 0x1000007FFF291000ull
#define HBM5_MC0_CS_STM_MAX_OFFSET 0x1000
#define HBM5_MC0_CS_STM_SECTION 0x1000

#define mmHBM5_MC0_CS_CTI_BASE 0x1000007FFF292000ull
#define HBM5_MC0_CS_CTI_MAX_OFFSET 0x1000
#define HBM5_MC0_CS_CTI_SECTION 0x1000

#define mmHBM5_MC0_CS_ETF_BASE 0x1000007FFF293000ull
#define HBM5_MC0_CS_ETF_MAX_OFFSET 0x1000
#define HBM5_MC0_CS_ETF_SECTION 0x1000

#define mmHBM5_MC0_CS_SPMU_BASE 0x1000007FFF294000ull
#define HBM5_MC0_CS_SPMU_MAX_OFFSET 0x1000
#define HBM5_MC0_CS_SPMU_SECTION 0x1000

#define mmHBM5_MC0_BMON_CTI_BASE 0x1000007FFF295000ull
#define HBM5_MC0_BMON_CTI_MAX_OFFSET 0x1000
#define HBM5_MC0_BMON_CTI_SECTION 0x1000

#define mmHBM5_MC0_USER_CTI_BASE 0x1000007FFF296000ull
#define HBM5_MC0_USER_CTI_MAX_OFFSET 0x1000
#define HBM5_MC0_USER_CTI_SECTION 0xA000

#define mmHBM5_MC0_FUNNEL_BASE 0x1000007FFF2A0000ull
#define HBM5_MC0_FUNNEL_MAX_OFFSET 0x1000
#define HBM5_MC0_FUNNEL_SECTION 0x30000

#define mmHBM5_MC1_CS_DBG_ROM_TBL_BASE 0x1000007FFF2D0000ull
#define HBM5_MC1_CS_DBG_ROM_TBL_MAX_OFFSET 0x1000
#define HBM5_MC1_CS_DBG_ROM_TBL_SECTION 0x1000

#define mmHBM5_MC1_CS_STM_BASE 0x1000007FFF2D1000ull
#define HBM5_MC1_CS_STM_MAX_OFFSET 0x1000
#define HBM5_MC1_CS_STM_SECTION 0x1000

#define mmHBM5_MC1_CS_CTI_BASE 0x1000007FFF2D2000ull
#define HBM5_MC1_CS_CTI_MAX_OFFSET 0x1000
#define HBM5_MC1_CS_CTI_SECTION 0x1000

#define mmHBM5_MC1_CS_ETF_BASE 0x1000007FFF2D3000ull
#define HBM5_MC1_CS_ETF_MAX_OFFSET 0x1000
#define HBM5_MC1_CS_ETF_SECTION 0x1000

#define mmHBM5_MC1_CS_SPMU_BASE 0x1000007FFF2D4000ull
#define HBM5_MC1_CS_SPMU_MAX_OFFSET 0x1000
#define HBM5_MC1_CS_SPMU_SECTION 0x1000

#define mmHBM5_MC1_BMON_CTI_BASE 0x1000007FFF2D5000ull
#define HBM5_MC1_BMON_CTI_MAX_OFFSET 0x1000
#define HBM5_MC1_BMON_CTI_SECTION 0x1000

#define mmHBM5_MC1_USER_CTI_BASE 0x1000007FFF2D6000ull
#define HBM5_MC1_USER_CTI_MAX_OFFSET 0x1000
#define HBM5_MC1_USER_CTI_SECTION 0xA000

#define mmHBM5_MC1_FUNNEL_BASE 0x1000007FFF2E0000ull
#define HBM5_MC1_FUNNEL_MAX_OFFSET 0x1000
#define HBM5_MC1_FUNNEL_SECTION 0x20000

#define mmNIC0_DBG_CS_DBG_ROM_TABLE_0_BASE 0x1000007FFF300000ull
#define NIC0_DBG_CS_DBG_ROM_TABLE_0_MAX_OFFSET 0x1000
#define NIC0_DBG_CS_DBG_ROM_TABLE_0_SECTION 0x1000

#define mmNIC0_DBG_STM_0_BASE 0x1000007FFF301000ull
#define NIC0_DBG_STM_0_MAX_OFFSET 0x1000
#define NIC0_DBG_STM_0_SECTION 0x1000

#define mmNIC0_DBG_CTI_0_BASE 0x1000007FFF302000ull
#define NIC0_DBG_CTI_0_MAX_OFFSET 0x1000
#define NIC0_DBG_CTI_0_SECTION 0x1000

#define mmNIC0_DBG_ETF_0_BASE 0x1000007FFF303000ull
#define NIC0_DBG_ETF_0_MAX_OFFSET 0x1000
#define NIC0_DBG_ETF_0_SECTION 0x1000

#define mmNIC0_DBG_SPMU_0_BASE 0x1000007FFF304000ull
#define NIC0_DBG_SPMU_0_MAX_OFFSET 0x1000
#define NIC0_DBG_SPMU_0_SECTION 0x1000

#define mmNIC0_DBG_USER_CTI_0_BASE 0x1000007FFF305000ull
#define NIC0_DBG_USER_CTI_0_MAX_OFFSET 0x1000
#define NIC0_DBG_USER_CTI_0_SECTION 0x1000

#define mmNIC0_DBG_BMON_CTI_0_BASE 0x1000007FFF306000ull
#define NIC0_DBG_BMON_CTI_0_MAX_OFFSET 0x1000
#define NIC0_DBG_BMON_CTI_0_SECTION 0x1000

#define mmNIC0_DBG_BMON0_0_BASE 0x1000007FFF307000ull
#define NIC0_DBG_BMON0_0_MAX_OFFSET 0x1000
#define NIC0_DBG_BMON0_0_SECTION 0x1000

#define mmNIC0_DBG_BMON1_0_BASE 0x1000007FFF308000ull
#define NIC0_DBG_BMON1_0_MAX_OFFSET 0x1000
#define NIC0_DBG_BMON1_0_SECTION 0x1000

#define mmNIC0_DBG_BMON2_0_BASE 0x1000007FFF309000ull
#define NIC0_DBG_BMON2_0_MAX_OFFSET 0x1000
#define NIC0_DBG_BMON2_0_SECTION 0x7000

#define mmNIC0_DBG_ARC_RTT0_BASE 0x1000007FFF310000ull
#define NIC0_DBG_ARC_RTT0_MAX_OFFSET 0x1400
#define NIC0_DBG_ARC_RTT0_SECTION 0x10000

#define mmNIC0_DBG_CS_DBG_ROM_TABLE_1_BASE 0x1000007FFF320000ull
#define NIC0_DBG_CS_DBG_ROM_TABLE_1_MAX_OFFSET 0x1000
#define NIC0_DBG_CS_DBG_ROM_TABLE_1_SECTION 0x1000

#define mmNIC0_DBG_STM_1_BASE 0x1000007FFF321000ull
#define NIC0_DBG_STM_1_MAX_OFFSET 0x1000
#define NIC0_DBG_STM_1_SECTION 0x1000

#define mmNIC0_DBG_CTI_1_BASE 0x1000007FFF322000ull
#define NIC0_DBG_CTI_1_MAX_OFFSET 0x1000
#define NIC0_DBG_CTI_1_SECTION 0x1000

#define mmNIC0_DBG_ETF_1_BASE 0x1000007FFF323000ull
#define NIC0_DBG_ETF_1_MAX_OFFSET 0x1000
#define NIC0_DBG_ETF_1_SECTION 0x1000

#define mmNIC0_DBG_SPMU_1_BASE 0x1000007FFF324000ull
#define NIC0_DBG_SPMU_1_MAX_OFFSET 0x1000
#define NIC0_DBG_SPMU_1_SECTION 0x1000

#define mmNIC0_DBG_USER_CTI_1_BASE 0x1000007FFF325000ull
#define NIC0_DBG_USER_CTI_1_MAX_OFFSET 0x1000
#define NIC0_DBG_USER_CTI_1_SECTION 0x1000

#define mmNIC0_DBG_BMON_CTI_1_BASE 0x1000007FFF326000ull
#define NIC0_DBG_BMON_CTI_1_MAX_OFFSET 0x1000
#define NIC0_DBG_BMON_CTI_1_SECTION 0x1000

#define mmNIC0_DBG_BMON0_1_BASE 0x1000007FFF327000ull
#define NIC0_DBG_BMON0_1_MAX_OFFSET 0x1000
#define NIC0_DBG_BMON0_1_SECTION 0x1000

#define mmNIC0_DBG_BMON1_1_BASE 0x1000007FFF328000ull
#define NIC0_DBG_BMON1_1_MAX_OFFSET 0x1000
#define NIC0_DBG_BMON1_1_SECTION 0x1000

#define mmNIC0_DBG_BMON2_1_BASE 0x1000007FFF329000ull
#define NIC0_DBG_BMON2_1_MAX_OFFSET 0x1000
#define NIC0_DBG_BMON2_1_SECTION 0x7000

#define mmNIC0_DBG_ARC_RTT1_BASE 0x1000007FFF330000ull
#define NIC0_DBG_ARC_RTT1_MAX_OFFSET 0x1400
#define NIC0_DBG_ARC_RTT1_SECTION 0x8000

#define mmNIC0_DBG_FUNNEL_TX_BASE 0x1000007FFF338000ull
#define NIC0_DBG_FUNNEL_TX_MAX_OFFSET 0x1000
#define NIC0_DBG_FUNNEL_TX_SECTION 0x1000

#define mmNIC0_DBG_FUNNEL_NCH_BASE 0x1000007FFF339000ull
#define NIC0_DBG_FUNNEL_NCH_MAX_OFFSET 0x1000
#define NIC0_DBG_FUNNEL_NCH_SECTION 0x7000

#define mmNIC1_DBG_CS_DBG_ROM_TABLE_0_BASE 0x1000007FFF340000ull
#define NIC1_DBG_CS_DBG_ROM_TABLE_0_MAX_OFFSET 0x1000
#define NIC1_DBG_CS_DBG_ROM_TABLE_0_SECTION 0x1000

#define mmNIC1_DBG_STM_0_BASE 0x1000007FFF341000ull
#define NIC1_DBG_STM_0_MAX_OFFSET 0x1000
#define NIC1_DBG_STM_0_SECTION 0x1000

#define mmNIC1_DBG_CTI_0_BASE 0x1000007FFF342000ull
#define NIC1_DBG_CTI_0_MAX_OFFSET 0x1000
#define NIC1_DBG_CTI_0_SECTION 0x1000

#define mmNIC1_DBG_ETF_0_BASE 0x1000007FFF343000ull
#define NIC1_DBG_ETF_0_MAX_OFFSET 0x1000
#define NIC1_DBG_ETF_0_SECTION 0x1000

#define mmNIC1_DBG_SPMU_0_BASE 0x1000007FFF344000ull
#define NIC1_DBG_SPMU_0_MAX_OFFSET 0x1000
#define NIC1_DBG_SPMU_0_SECTION 0x1000

#define mmNIC1_DBG_USER_CTI_0_BASE 0x1000007FFF345000ull
#define NIC1_DBG_USER_CTI_0_MAX_OFFSET 0x1000
#define NIC1_DBG_USER_CTI_0_SECTION 0x1000

#define mmNIC1_DBG_BMON_CTI_0_BASE 0x1000007FFF346000ull
#define NIC1_DBG_BMON_CTI_0_MAX_OFFSET 0x1000
#define NIC1_DBG_BMON_CTI_0_SECTION 0x1000

#define mmNIC1_DBG_BMON0_0_BASE 0x1000007FFF347000ull
#define NIC1_DBG_BMON0_0_MAX_OFFSET 0x1000
#define NIC1_DBG_BMON0_0_SECTION 0x1000

#define mmNIC1_DBG_BMON1_0_BASE 0x1000007FFF348000ull
#define NIC1_DBG_BMON1_0_MAX_OFFSET 0x1000
#define NIC1_DBG_BMON1_0_SECTION 0x1000

#define mmNIC1_DBG_BMON2_0_BASE 0x1000007FFF349000ull
#define NIC1_DBG_BMON2_0_MAX_OFFSET 0x1000
#define NIC1_DBG_BMON2_0_SECTION 0x7000

#define mmNIC1_DBG_ARC_RTT0_BASE 0x1000007FFF350000ull
#define NIC1_DBG_ARC_RTT0_MAX_OFFSET 0x1400
#define NIC1_DBG_ARC_RTT0_SECTION 0x10000

#define mmNIC1_DBG_CS_DBG_ROM_TABLE_1_BASE 0x1000007FFF360000ull
#define NIC1_DBG_CS_DBG_ROM_TABLE_1_MAX_OFFSET 0x1000
#define NIC1_DBG_CS_DBG_ROM_TABLE_1_SECTION 0x1000

#define mmNIC1_DBG_STM_1_BASE 0x1000007FFF361000ull
#define NIC1_DBG_STM_1_MAX_OFFSET 0x1000
#define NIC1_DBG_STM_1_SECTION 0x1000

#define mmNIC1_DBG_CTI_1_BASE 0x1000007FFF362000ull
#define NIC1_DBG_CTI_1_MAX_OFFSET 0x1000
#define NIC1_DBG_CTI_1_SECTION 0x1000

#define mmNIC1_DBG_ETF_1_BASE 0x1000007FFF363000ull
#define NIC1_DBG_ETF_1_MAX_OFFSET 0x1000
#define NIC1_DBG_ETF_1_SECTION 0x1000

#define mmNIC1_DBG_SPMU_1_BASE 0x1000007FFF364000ull
#define NIC1_DBG_SPMU_1_MAX_OFFSET 0x1000
#define NIC1_DBG_SPMU_1_SECTION 0x1000

#define mmNIC1_DBG_USER_CTI_1_BASE 0x1000007FFF365000ull
#define NIC1_DBG_USER_CTI_1_MAX_OFFSET 0x1000
#define NIC1_DBG_USER_CTI_1_SECTION 0x1000

#define mmNIC1_DBG_BMON_CTI_1_BASE 0x1000007FFF366000ull
#define NIC1_DBG_BMON_CTI_1_MAX_OFFSET 0x1000
#define NIC1_DBG_BMON_CTI_1_SECTION 0x1000

#define mmNIC1_DBG_BMON0_1_BASE 0x1000007FFF367000ull
#define NIC1_DBG_BMON0_1_MAX_OFFSET 0x1000
#define NIC1_DBG_BMON0_1_SECTION 0x1000

#define mmNIC1_DBG_BMON1_1_BASE 0x1000007FFF368000ull
#define NIC1_DBG_BMON1_1_MAX_OFFSET 0x1000
#define NIC1_DBG_BMON1_1_SECTION 0x1000

#define mmNIC1_DBG_BMON2_1_BASE 0x1000007FFF369000ull
#define NIC1_DBG_BMON2_1_MAX_OFFSET 0x1000
#define NIC1_DBG_BMON2_1_SECTION 0x7000

#define mmNIC1_DBG_ARC_RTT1_BASE 0x1000007FFF370000ull
#define NIC1_DBG_ARC_RTT1_MAX_OFFSET 0x1400
#define NIC1_DBG_ARC_RTT1_SECTION 0x8000

#define mmNIC1_DBG_FUNNEL_TX_BASE 0x1000007FFF378000ull
#define NIC1_DBG_FUNNEL_TX_MAX_OFFSET 0x1000
#define NIC1_DBG_FUNNEL_TX_SECTION 0x1000

#define mmNIC1_DBG_FUNNEL_NCH_BASE 0x1000007FFF379000ull
#define NIC1_DBG_FUNNEL_NCH_MAX_OFFSET 0x1000
#define NIC1_DBG_FUNNEL_NCH_SECTION 0x7000

#define mmNIC2_DBG_CS_DBG_ROM_TABLE_0_BASE 0x1000007FFF380000ull
#define NIC2_DBG_CS_DBG_ROM_TABLE_0_MAX_OFFSET 0x1000
#define NIC2_DBG_CS_DBG_ROM_TABLE_0_SECTION 0x1000

#define mmNIC2_DBG_STM_0_BASE 0x1000007FFF381000ull
#define NIC2_DBG_STM_0_MAX_OFFSET 0x1000
#define NIC2_DBG_STM_0_SECTION 0x1000

#define mmNIC2_DBG_CTI_0_BASE 0x1000007FFF382000ull
#define NIC2_DBG_CTI_0_MAX_OFFSET 0x1000
#define NIC2_DBG_CTI_0_SECTION 0x1000

#define mmNIC2_DBG_ETF_0_BASE 0x1000007FFF383000ull
#define NIC2_DBG_ETF_0_MAX_OFFSET 0x1000
#define NIC2_DBG_ETF_0_SECTION 0x1000

#define mmNIC2_DBG_SPMU_0_BASE 0x1000007FFF384000ull
#define NIC2_DBG_SPMU_0_MAX_OFFSET 0x1000
#define NIC2_DBG_SPMU_0_SECTION 0x1000

#define mmNIC2_DBG_USER_CTI_0_BASE 0x1000007FFF385000ull
#define NIC2_DBG_USER_CTI_0_MAX_OFFSET 0x1000
#define NIC2_DBG_USER_CTI_0_SECTION 0x1000

#define mmNIC2_DBG_BMON_CTI_0_BASE 0x1000007FFF386000ull
#define NIC2_DBG_BMON_CTI_0_MAX_OFFSET 0x1000
#define NIC2_DBG_BMON_CTI_0_SECTION 0x1000

#define mmNIC2_DBG_BMON0_0_BASE 0x1000007FFF387000ull
#define NIC2_DBG_BMON0_0_MAX_OFFSET 0x1000
#define NIC2_DBG_BMON0_0_SECTION 0x1000

#define mmNIC2_DBG_BMON1_0_BASE 0x1000007FFF388000ull
#define NIC2_DBG_BMON1_0_MAX_OFFSET 0x1000
#define NIC2_DBG_BMON1_0_SECTION 0x1000

#define mmNIC2_DBG_BMON2_0_BASE 0x1000007FFF389000ull
#define NIC2_DBG_BMON2_0_MAX_OFFSET 0x1000
#define NIC2_DBG_BMON2_0_SECTION 0x7000

#define mmNIC2_DBG_ARC_RTT0_BASE 0x1000007FFF390000ull
#define NIC2_DBG_ARC_RTT0_MAX_OFFSET 0x1400
#define NIC2_DBG_ARC_RTT0_SECTION 0x10000

#define mmNIC2_DBG_CS_DBG_ROM_TABLE_1_BASE 0x1000007FFF3A0000ull
#define NIC2_DBG_CS_DBG_ROM_TABLE_1_MAX_OFFSET 0x1000
#define NIC2_DBG_CS_DBG_ROM_TABLE_1_SECTION 0x1000

#define mmNIC2_DBG_STM_1_BASE 0x1000007FFF3A1000ull
#define NIC2_DBG_STM_1_MAX_OFFSET 0x1000
#define NIC2_DBG_STM_1_SECTION 0x1000

#define mmNIC2_DBG_CTI_1_BASE 0x1000007FFF3A2000ull
#define NIC2_DBG_CTI_1_MAX_OFFSET 0x1000
#define NIC2_DBG_CTI_1_SECTION 0x1000

#define mmNIC2_DBG_ETF_1_BASE 0x1000007FFF3A3000ull
#define NIC2_DBG_ETF_1_MAX_OFFSET 0x1000
#define NIC2_DBG_ETF_1_SECTION 0x1000

#define mmNIC2_DBG_SPMU_1_BASE 0x1000007FFF3A4000ull
#define NIC2_DBG_SPMU_1_MAX_OFFSET 0x1000
#define NIC2_DBG_SPMU_1_SECTION 0x1000

#define mmNIC2_DBG_USER_CTI_1_BASE 0x1000007FFF3A5000ull
#define NIC2_DBG_USER_CTI_1_MAX_OFFSET 0x1000
#define NIC2_DBG_USER_CTI_1_SECTION 0x1000

#define mmNIC2_DBG_BMON_CTI_1_BASE 0x1000007FFF3A6000ull
#define NIC2_DBG_BMON_CTI_1_MAX_OFFSET 0x1000
#define NIC2_DBG_BMON_CTI_1_SECTION 0x1000

#define mmNIC2_DBG_BMON0_1_BASE 0x1000007FFF3A7000ull
#define NIC2_DBG_BMON0_1_MAX_OFFSET 0x1000
#define NIC2_DBG_BMON0_1_SECTION 0x1000

#define mmNIC2_DBG_BMON1_1_BASE 0x1000007FFF3A8000ull
#define NIC2_DBG_BMON1_1_MAX_OFFSET 0x1000
#define NIC2_DBG_BMON1_1_SECTION 0x1000

#define mmNIC2_DBG_BMON2_1_BASE 0x1000007FFF3A9000ull
#define NIC2_DBG_BMON2_1_MAX_OFFSET 0x1000
#define NIC2_DBG_BMON2_1_SECTION 0x7000

#define mmNIC2_DBG_ARC_RTT1_BASE 0x1000007FFF3B0000ull
#define NIC2_DBG_ARC_RTT1_MAX_OFFSET 0x1400
#define NIC2_DBG_ARC_RTT1_SECTION 0x8000

#define mmNIC2_DBG_FUNNEL_TX_BASE 0x1000007FFF3B8000ull
#define NIC2_DBG_FUNNEL_TX_MAX_OFFSET 0x1000
#define NIC2_DBG_FUNNEL_TX_SECTION 0x1000

#define mmNIC2_DBG_FUNNEL_NCH_BASE 0x1000007FFF3B9000ull
#define NIC2_DBG_FUNNEL_NCH_MAX_OFFSET 0x1000
#define NIC2_DBG_FUNNEL_NCH_SECTION 0x7000

#define mmNIC3_DBG_CS_DBG_ROM_TABLE_0_BASE 0x1000007FFF3C0000ull
#define NIC3_DBG_CS_DBG_ROM_TABLE_0_MAX_OFFSET 0x1000
#define NIC3_DBG_CS_DBG_ROM_TABLE_0_SECTION 0x1000

#define mmNIC3_DBG_STM_0_BASE 0x1000007FFF3C1000ull
#define NIC3_DBG_STM_0_MAX_OFFSET 0x1000
#define NIC3_DBG_STM_0_SECTION 0x1000

#define mmNIC3_DBG_CTI_0_BASE 0x1000007FFF3C2000ull
#define NIC3_DBG_CTI_0_MAX_OFFSET 0x1000
#define NIC3_DBG_CTI_0_SECTION 0x1000

#define mmNIC3_DBG_ETF_0_BASE 0x1000007FFF3C3000ull
#define NIC3_DBG_ETF_0_MAX_OFFSET 0x1000
#define NIC3_DBG_ETF_0_SECTION 0x1000

#define mmNIC3_DBG_SPMU_0_BASE 0x1000007FFF3C4000ull
#define NIC3_DBG_SPMU_0_MAX_OFFSET 0x1000
#define NIC3_DBG_SPMU_0_SECTION 0x1000

#define mmNIC3_DBG_USER_CTI_0_BASE 0x1000007FFF3C5000ull
#define NIC3_DBG_USER_CTI_0_MAX_OFFSET 0x1000
#define NIC3_DBG_USER_CTI_0_SECTION 0x1000

#define mmNIC3_DBG_BMON_CTI_0_BASE 0x1000007FFF3C6000ull
#define NIC3_DBG_BMON_CTI_0_MAX_OFFSET 0x1000
#define NIC3_DBG_BMON_CTI_0_SECTION 0x1000

#define mmNIC3_DBG_BMON0_0_BASE 0x1000007FFF3C7000ull
#define NIC3_DBG_BMON0_0_MAX_OFFSET 0x1000
#define NIC3_DBG_BMON0_0_SECTION 0x1000

#define mmNIC3_DBG_BMON1_0_BASE 0x1000007FFF3C8000ull
#define NIC3_DBG_BMON1_0_MAX_OFFSET 0x1000
#define NIC3_DBG_BMON1_0_SECTION 0x1000

#define mmNIC3_DBG_BMON2_0_BASE 0x1000007FFF3C9000ull
#define NIC3_DBG_BMON2_0_MAX_OFFSET 0x1000
#define NIC3_DBG_BMON2_0_SECTION 0x7000

#define mmNIC3_DBG_ARC_RTT0_BASE 0x1000007FFF3D0000ull
#define NIC3_DBG_ARC_RTT0_MAX_OFFSET 0x1400
#define NIC3_DBG_ARC_RTT0_SECTION 0x10000

#define mmNIC3_DBG_CS_DBG_ROM_TABLE_1_BASE 0x1000007FFF3E0000ull
#define NIC3_DBG_CS_DBG_ROM_TABLE_1_MAX_OFFSET 0x1000
#define NIC3_DBG_CS_DBG_ROM_TABLE_1_SECTION 0x1000

#define mmNIC3_DBG_STM_1_BASE 0x1000007FFF3E1000ull
#define NIC3_DBG_STM_1_MAX_OFFSET 0x1000
#define NIC3_DBG_STM_1_SECTION 0x1000

#define mmNIC3_DBG_CTI_1_BASE 0x1000007FFF3E2000ull
#define NIC3_DBG_CTI_1_MAX_OFFSET 0x1000
#define NIC3_DBG_CTI_1_SECTION 0x1000

#define mmNIC3_DBG_ETF_1_BASE 0x1000007FFF3E3000ull
#define NIC3_DBG_ETF_1_MAX_OFFSET 0x1000
#define NIC3_DBG_ETF_1_SECTION 0x1000

#define mmNIC3_DBG_SPMU_1_BASE 0x1000007FFF3E4000ull
#define NIC3_DBG_SPMU_1_MAX_OFFSET 0x1000
#define NIC3_DBG_SPMU_1_SECTION 0x1000

#define mmNIC3_DBG_USER_CTI_1_BASE 0x1000007FFF3E5000ull
#define NIC3_DBG_USER_CTI_1_MAX_OFFSET 0x1000
#define NIC3_DBG_USER_CTI_1_SECTION 0x1000

#define mmNIC3_DBG_BMON_CTI_1_BASE 0x1000007FFF3E6000ull
#define NIC3_DBG_BMON_CTI_1_MAX_OFFSET 0x1000
#define NIC3_DBG_BMON_CTI_1_SECTION 0x1000

#define mmNIC3_DBG_BMON0_1_BASE 0x1000007FFF3E7000ull
#define NIC3_DBG_BMON0_1_MAX_OFFSET 0x1000
#define NIC3_DBG_BMON0_1_SECTION 0x1000

#define mmNIC3_DBG_BMON1_1_BASE 0x1000007FFF3E8000ull
#define NIC3_DBG_BMON1_1_MAX_OFFSET 0x1000
#define NIC3_DBG_BMON1_1_SECTION 0x1000

#define mmNIC3_DBG_BMON2_1_BASE 0x1000007FFF3E9000ull
#define NIC3_DBG_BMON2_1_MAX_OFFSET 0x1000
#define NIC3_DBG_BMON2_1_SECTION 0x7000

#define mmNIC3_DBG_ARC_RTT1_BASE 0x1000007FFF3F0000ull
#define NIC3_DBG_ARC_RTT1_MAX_OFFSET 0x1400
#define NIC3_DBG_ARC_RTT1_SECTION 0x8000

#define mmNIC3_DBG_FUNNEL_TX_BASE 0x1000007FFF3F8000ull
#define NIC3_DBG_FUNNEL_TX_MAX_OFFSET 0x1000
#define NIC3_DBG_FUNNEL_TX_SECTION 0x1000

#define mmNIC3_DBG_FUNNEL_NCH_BASE 0x1000007FFF3F9000ull
#define NIC3_DBG_FUNNEL_NCH_MAX_OFFSET 0x1000
#define NIC3_DBG_FUNNEL_NCH_SECTION 0x7000

#define mmNIC4_DBG_CS_DBG_ROM_TABLE_0_BASE 0x1000007FFF400000ull
#define NIC4_DBG_CS_DBG_ROM_TABLE_0_MAX_OFFSET 0x1000
#define NIC4_DBG_CS_DBG_ROM_TABLE_0_SECTION 0x1000

#define mmNIC4_DBG_STM_0_BASE 0x1000007FFF401000ull
#define NIC4_DBG_STM_0_MAX_OFFSET 0x1000
#define NIC4_DBG_STM_0_SECTION 0x1000

#define mmNIC4_DBG_CTI_0_BASE 0x1000007FFF402000ull
#define NIC4_DBG_CTI_0_MAX_OFFSET 0x1000
#define NIC4_DBG_CTI_0_SECTION 0x1000

#define mmNIC4_DBG_ETF_0_BASE 0x1000007FFF403000ull
#define NIC4_DBG_ETF_0_MAX_OFFSET 0x1000
#define NIC4_DBG_ETF_0_SECTION 0x1000

#define mmNIC4_DBG_SPMU_0_BASE 0x1000007FFF404000ull
#define NIC4_DBG_SPMU_0_MAX_OFFSET 0x1000
#define NIC4_DBG_SPMU_0_SECTION 0x1000

#define mmNIC4_DBG_USER_CTI_0_BASE 0x1000007FFF405000ull
#define NIC4_DBG_USER_CTI_0_MAX_OFFSET 0x1000
#define NIC4_DBG_USER_CTI_0_SECTION 0x1000

#define mmNIC4_DBG_BMON_CTI_0_BASE 0x1000007FFF406000ull
#define NIC4_DBG_BMON_CTI_0_MAX_OFFSET 0x1000
#define NIC4_DBG_BMON_CTI_0_SECTION 0x1000

#define mmNIC4_DBG_BMON0_0_BASE 0x1000007FFF407000ull
#define NIC4_DBG_BMON0_0_MAX_OFFSET 0x1000
#define NIC4_DBG_BMON0_0_SECTION 0x1000

#define mmNIC4_DBG_BMON1_0_BASE 0x1000007FFF408000ull
#define NIC4_DBG_BMON1_0_MAX_OFFSET 0x1000
#define NIC4_DBG_BMON1_0_SECTION 0x1000

#define mmNIC4_DBG_BMON2_0_BASE 0x1000007FFF409000ull
#define NIC4_DBG_BMON2_0_MAX_OFFSET 0x1000
#define NIC4_DBG_BMON2_0_SECTION 0x7000

#define mmNIC4_DBG_ARC_RTT0_BASE 0x1000007FFF410000ull
#define NIC4_DBG_ARC_RTT0_MAX_OFFSET 0x1400
#define NIC4_DBG_ARC_RTT0_SECTION 0x10000

#define mmNIC4_DBG_CS_DBG_ROM_TABLE_1_BASE 0x1000007FFF420000ull
#define NIC4_DBG_CS_DBG_ROM_TABLE_1_MAX_OFFSET 0x1000
#define NIC4_DBG_CS_DBG_ROM_TABLE_1_SECTION 0x1000

#define mmNIC4_DBG_STM_1_BASE 0x1000007FFF421000ull
#define NIC4_DBG_STM_1_MAX_OFFSET 0x1000
#define NIC4_DBG_STM_1_SECTION 0x1000

#define mmNIC4_DBG_CTI_1_BASE 0x1000007FFF422000ull
#define NIC4_DBG_CTI_1_MAX_OFFSET 0x1000
#define NIC4_DBG_CTI_1_SECTION 0x1000

#define mmNIC4_DBG_ETF_1_BASE 0x1000007FFF423000ull
#define NIC4_DBG_ETF_1_MAX_OFFSET 0x1000
#define NIC4_DBG_ETF_1_SECTION 0x1000

#define mmNIC4_DBG_SPMU_1_BASE 0x1000007FFF424000ull
#define NIC4_DBG_SPMU_1_MAX_OFFSET 0x1000
#define NIC4_DBG_SPMU_1_SECTION 0x1000

#define mmNIC4_DBG_USER_CTI_1_BASE 0x1000007FFF425000ull
#define NIC4_DBG_USER_CTI_1_MAX_OFFSET 0x1000
#define NIC4_DBG_USER_CTI_1_SECTION 0x1000

#define mmNIC4_DBG_BMON_CTI_1_BASE 0x1000007FFF426000ull
#define NIC4_DBG_BMON_CTI_1_MAX_OFFSET 0x1000
#define NIC4_DBG_BMON_CTI_1_SECTION 0x1000

#define mmNIC4_DBG_BMON0_1_BASE 0x1000007FFF427000ull
#define NIC4_DBG_BMON0_1_MAX_OFFSET 0x1000
#define NIC4_DBG_BMON0_1_SECTION 0x1000

#define mmNIC4_DBG_BMON1_1_BASE 0x1000007FFF428000ull
#define NIC4_DBG_BMON1_1_MAX_OFFSET 0x1000
#define NIC4_DBG_BMON1_1_SECTION 0x1000

#define mmNIC4_DBG_BMON2_1_BASE 0x1000007FFF429000ull
#define NIC4_DBG_BMON2_1_MAX_OFFSET 0x1000
#define NIC4_DBG_BMON2_1_SECTION 0x7000

#define mmNIC4_DBG_ARC_RTT1_BASE 0x1000007FFF430000ull
#define NIC4_DBG_ARC_RTT1_MAX_OFFSET 0x1400
#define NIC4_DBG_ARC_RTT1_SECTION 0x8000

#define mmNIC4_DBG_FUNNEL_TX_BASE 0x1000007FFF438000ull
#define NIC4_DBG_FUNNEL_TX_MAX_OFFSET 0x1000
#define NIC4_DBG_FUNNEL_TX_SECTION 0x1000

#define mmNIC4_DBG_FUNNEL_NCH_BASE 0x1000007FFF439000ull
#define NIC4_DBG_FUNNEL_NCH_MAX_OFFSET 0x1000
#define NIC4_DBG_FUNNEL_NCH_SECTION 0x7000

#define mmNIC5_DBG_CS_DBG_ROM_TABLE_0_BASE 0x1000007FFF440000ull
#define NIC5_DBG_CS_DBG_ROM_TABLE_0_MAX_OFFSET 0x1000
#define NIC5_DBG_CS_DBG_ROM_TABLE_0_SECTION 0x1000

#define mmNIC5_DBG_STM_0_BASE 0x1000007FFF441000ull
#define NIC5_DBG_STM_0_MAX_OFFSET 0x1000
#define NIC5_DBG_STM_0_SECTION 0x1000

#define mmNIC5_DBG_CTI_0_BASE 0x1000007FFF442000ull
#define NIC5_DBG_CTI_0_MAX_OFFSET 0x1000
#define NIC5_DBG_CTI_0_SECTION 0x1000

#define mmNIC5_DBG_ETF_0_BASE 0x1000007FFF443000ull
#define NIC5_DBG_ETF_0_MAX_OFFSET 0x1000
#define NIC5_DBG_ETF_0_SECTION 0x1000

#define mmNIC5_DBG_SPMU_0_BASE 0x1000007FFF444000ull
#define NIC5_DBG_SPMU_0_MAX_OFFSET 0x1000
#define NIC5_DBG_SPMU_0_SECTION 0x1000

#define mmNIC5_DBG_USER_CTI_0_BASE 0x1000007FFF445000ull
#define NIC5_DBG_USER_CTI_0_MAX_OFFSET 0x1000
#define NIC5_DBG_USER_CTI_0_SECTION 0x1000

#define mmNIC5_DBG_BMON_CTI_0_BASE 0x1000007FFF446000ull
#define NIC5_DBG_BMON_CTI_0_MAX_OFFSET 0x1000
#define NIC5_DBG_BMON_CTI_0_SECTION 0x1000

#define mmNIC5_DBG_BMON0_0_BASE 0x1000007FFF447000ull
#define NIC5_DBG_BMON0_0_MAX_OFFSET 0x1000
#define NIC5_DBG_BMON0_0_SECTION 0x1000

#define mmNIC5_DBG_BMON1_0_BASE 0x1000007FFF448000ull
#define NIC5_DBG_BMON1_0_MAX_OFFSET 0x1000
#define NIC5_DBG_BMON1_0_SECTION 0x1000

#define mmNIC5_DBG_BMON2_0_BASE 0x1000007FFF449000ull
#define NIC5_DBG_BMON2_0_MAX_OFFSET 0x1000
#define NIC5_DBG_BMON2_0_SECTION 0x7000

#define mmNIC5_DBG_ARC_RTT0_BASE 0x1000007FFF450000ull
#define NIC5_DBG_ARC_RTT0_MAX_OFFSET 0x1400
#define NIC5_DBG_ARC_RTT0_SECTION 0x10000

#define mmNIC5_DBG_CS_DBG_ROM_TABLE_1_BASE 0x1000007FFF460000ull
#define NIC5_DBG_CS_DBG_ROM_TABLE_1_MAX_OFFSET 0x1000
#define NIC5_DBG_CS_DBG_ROM_TABLE_1_SECTION 0x1000

#define mmNIC5_DBG_STM_1_BASE 0x1000007FFF461000ull
#define NIC5_DBG_STM_1_MAX_OFFSET 0x1000
#define NIC5_DBG_STM_1_SECTION 0x1000

#define mmNIC5_DBG_CTI_1_BASE 0x1000007FFF462000ull
#define NIC5_DBG_CTI_1_MAX_OFFSET 0x1000
#define NIC5_DBG_CTI_1_SECTION 0x1000

#define mmNIC5_DBG_ETF_1_BASE 0x1000007FFF463000ull
#define NIC5_DBG_ETF_1_MAX_OFFSET 0x1000
#define NIC5_DBG_ETF_1_SECTION 0x1000

#define mmNIC5_DBG_SPMU_1_BASE 0x1000007FFF464000ull
#define NIC5_DBG_SPMU_1_MAX_OFFSET 0x1000
#define NIC5_DBG_SPMU_1_SECTION 0x1000

#define mmNIC5_DBG_USER_CTI_1_BASE 0x1000007FFF465000ull
#define NIC5_DBG_USER_CTI_1_MAX_OFFSET 0x1000
#define NIC5_DBG_USER_CTI_1_SECTION 0x1000

#define mmNIC5_DBG_BMON_CTI_1_BASE 0x1000007FFF466000ull
#define NIC5_DBG_BMON_CTI_1_MAX_OFFSET 0x1000
#define NIC5_DBG_BMON_CTI_1_SECTION 0x1000

#define mmNIC5_DBG_BMON0_1_BASE 0x1000007FFF467000ull
#define NIC5_DBG_BMON0_1_MAX_OFFSET 0x1000
#define NIC5_DBG_BMON0_1_SECTION 0x1000

#define mmNIC5_DBG_BMON1_1_BASE 0x1000007FFF468000ull
#define NIC5_DBG_BMON1_1_MAX_OFFSET 0x1000
#define NIC5_DBG_BMON1_1_SECTION 0x1000

#define mmNIC5_DBG_BMON2_1_BASE 0x1000007FFF469000ull
#define NIC5_DBG_BMON2_1_MAX_OFFSET 0x1000
#define NIC5_DBG_BMON2_1_SECTION 0x7000

#define mmNIC5_DBG_ARC_RTT1_BASE 0x1000007FFF470000ull
#define NIC5_DBG_ARC_RTT1_MAX_OFFSET 0x1400
#define NIC5_DBG_ARC_RTT1_SECTION 0x8000

#define mmNIC5_DBG_FUNNEL_TX_BASE 0x1000007FFF478000ull
#define NIC5_DBG_FUNNEL_TX_MAX_OFFSET 0x1000
#define NIC5_DBG_FUNNEL_TX_SECTION 0x1000

#define mmNIC5_DBG_FUNNEL_NCH_BASE 0x1000007FFF479000ull
#define NIC5_DBG_FUNNEL_NCH_MAX_OFFSET 0x1000
#define NIC5_DBG_FUNNEL_NCH_SECTION 0x7000

#define mmNIC6_DBG_CS_DBG_ROM_TABLE_0_BASE 0x1000007FFF480000ull
#define NIC6_DBG_CS_DBG_ROM_TABLE_0_MAX_OFFSET 0x1000
#define NIC6_DBG_CS_DBG_ROM_TABLE_0_SECTION 0x1000

#define mmNIC6_DBG_STM_0_BASE 0x1000007FFF481000ull
#define NIC6_DBG_STM_0_MAX_OFFSET 0x1000
#define NIC6_DBG_STM_0_SECTION 0x1000

#define mmNIC6_DBG_CTI_0_BASE 0x1000007FFF482000ull
#define NIC6_DBG_CTI_0_MAX_OFFSET 0x1000
#define NIC6_DBG_CTI_0_SECTION 0x1000

#define mmNIC6_DBG_ETF_0_BASE 0x1000007FFF483000ull
#define NIC6_DBG_ETF_0_MAX_OFFSET 0x1000
#define NIC6_DBG_ETF_0_SECTION 0x1000

#define mmNIC6_DBG_SPMU_0_BASE 0x1000007FFF484000ull
#define NIC6_DBG_SPMU_0_MAX_OFFSET 0x1000
#define NIC6_DBG_SPMU_0_SECTION 0x1000

#define mmNIC6_DBG_USER_CTI_0_BASE 0x1000007FFF485000ull
#define NIC6_DBG_USER_CTI_0_MAX_OFFSET 0x1000
#define NIC6_DBG_USER_CTI_0_SECTION 0x1000

#define mmNIC6_DBG_BMON_CTI_0_BASE 0x1000007FFF486000ull
#define NIC6_DBG_BMON_CTI_0_MAX_OFFSET 0x1000
#define NIC6_DBG_BMON_CTI_0_SECTION 0x1000

#define mmNIC6_DBG_BMON0_0_BASE 0x1000007FFF487000ull
#define NIC6_DBG_BMON0_0_MAX_OFFSET 0x1000
#define NIC6_DBG_BMON0_0_SECTION 0x1000

#define mmNIC6_DBG_BMON1_0_BASE 0x1000007FFF488000ull
#define NIC6_DBG_BMON1_0_MAX_OFFSET 0x1000
#define NIC6_DBG_BMON1_0_SECTION 0x1000

#define mmNIC6_DBG_BMON2_0_BASE 0x1000007FFF489000ull
#define NIC6_DBG_BMON2_0_MAX_OFFSET 0x1000
#define NIC6_DBG_BMON2_0_SECTION 0x7000

#define mmNIC6_DBG_ARC_RTT0_BASE 0x1000007FFF490000ull
#define NIC6_DBG_ARC_RTT0_MAX_OFFSET 0x1400
#define NIC6_DBG_ARC_RTT0_SECTION 0x10000

#define mmNIC6_DBG_CS_DBG_ROM_TABLE_1_BASE 0x1000007FFF4A0000ull
#define NIC6_DBG_CS_DBG_ROM_TABLE_1_MAX_OFFSET 0x1000
#define NIC6_DBG_CS_DBG_ROM_TABLE_1_SECTION 0x1000

#define mmNIC6_DBG_STM_1_BASE 0x1000007FFF4A1000ull
#define NIC6_DBG_STM_1_MAX_OFFSET 0x1000
#define NIC6_DBG_STM_1_SECTION 0x1000

#define mmNIC6_DBG_CTI_1_BASE 0x1000007FFF4A2000ull
#define NIC6_DBG_CTI_1_MAX_OFFSET 0x1000
#define NIC6_DBG_CTI_1_SECTION 0x1000

#define mmNIC6_DBG_ETF_1_BASE 0x1000007FFF4A3000ull
#define NIC6_DBG_ETF_1_MAX_OFFSET 0x1000
#define NIC6_DBG_ETF_1_SECTION 0x1000

#define mmNIC6_DBG_SPMU_1_BASE 0x1000007FFF4A4000ull
#define NIC6_DBG_SPMU_1_MAX_OFFSET 0x1000
#define NIC6_DBG_SPMU_1_SECTION 0x1000

#define mmNIC6_DBG_USER_CTI_1_BASE 0x1000007FFF4A5000ull
#define NIC6_DBG_USER_CTI_1_MAX_OFFSET 0x1000
#define NIC6_DBG_USER_CTI_1_SECTION 0x1000

#define mmNIC6_DBG_BMON_CTI_1_BASE 0x1000007FFF4A6000ull
#define NIC6_DBG_BMON_CTI_1_MAX_OFFSET 0x1000
#define NIC6_DBG_BMON_CTI_1_SECTION 0x1000

#define mmNIC6_DBG_BMON0_1_BASE 0x1000007FFF4A7000ull
#define NIC6_DBG_BMON0_1_MAX_OFFSET 0x1000
#define NIC6_DBG_BMON0_1_SECTION 0x1000

#define mmNIC6_DBG_BMON1_1_BASE 0x1000007FFF4A8000ull
#define NIC6_DBG_BMON1_1_MAX_OFFSET 0x1000
#define NIC6_DBG_BMON1_1_SECTION 0x1000

#define mmNIC6_DBG_BMON2_1_BASE 0x1000007FFF4A9000ull
#define NIC6_DBG_BMON2_1_MAX_OFFSET 0x1000
#define NIC6_DBG_BMON2_1_SECTION 0x7000

#define mmNIC6_DBG_ARC_RTT1_BASE 0x1000007FFF4B0000ull
#define NIC6_DBG_ARC_RTT1_MAX_OFFSET 0x1400
#define NIC6_DBG_ARC_RTT1_SECTION 0x8000

#define mmNIC6_DBG_FUNNEL_TX_BASE 0x1000007FFF4B8000ull
#define NIC6_DBG_FUNNEL_TX_MAX_OFFSET 0x1000
#define NIC6_DBG_FUNNEL_TX_SECTION 0x1000

#define mmNIC6_DBG_FUNNEL_NCH_BASE 0x1000007FFF4B9000ull
#define NIC6_DBG_FUNNEL_NCH_MAX_OFFSET 0x1000
#define NIC6_DBG_FUNNEL_NCH_SECTION 0x7000

#define mmNIC7_DBG_CS_DBG_ROM_TABLE_0_BASE 0x1000007FFF4C0000ull
#define NIC7_DBG_CS_DBG_ROM_TABLE_0_MAX_OFFSET 0x1000
#define NIC7_DBG_CS_DBG_ROM_TABLE_0_SECTION 0x1000

#define mmNIC7_DBG_STM_0_BASE 0x1000007FFF4C1000ull
#define NIC7_DBG_STM_0_MAX_OFFSET 0x1000
#define NIC7_DBG_STM_0_SECTION 0x1000

#define mmNIC7_DBG_CTI_0_BASE 0x1000007FFF4C2000ull
#define NIC7_DBG_CTI_0_MAX_OFFSET 0x1000
#define NIC7_DBG_CTI_0_SECTION 0x1000

#define mmNIC7_DBG_ETF_0_BASE 0x1000007FFF4C3000ull
#define NIC7_DBG_ETF_0_MAX_OFFSET 0x1000
#define NIC7_DBG_ETF_0_SECTION 0x1000

#define mmNIC7_DBG_SPMU_0_BASE 0x1000007FFF4C4000ull
#define NIC7_DBG_SPMU_0_MAX_OFFSET 0x1000
#define NIC7_DBG_SPMU_0_SECTION 0x1000

#define mmNIC7_DBG_USER_CTI_0_BASE 0x1000007FFF4C5000ull
#define NIC7_DBG_USER_CTI_0_MAX_OFFSET 0x1000
#define NIC7_DBG_USER_CTI_0_SECTION 0x1000

#define mmNIC7_DBG_BMON_CTI_0_BASE 0x1000007FFF4C6000ull
#define NIC7_DBG_BMON_CTI_0_MAX_OFFSET 0x1000
#define NIC7_DBG_BMON_CTI_0_SECTION 0x1000

#define mmNIC7_DBG_BMON0_0_BASE 0x1000007FFF4C7000ull
#define NIC7_DBG_BMON0_0_MAX_OFFSET 0x1000
#define NIC7_DBG_BMON0_0_SECTION 0x1000

#define mmNIC7_DBG_BMON1_0_BASE 0x1000007FFF4C8000ull
#define NIC7_DBG_BMON1_0_MAX_OFFSET 0x1000
#define NIC7_DBG_BMON1_0_SECTION 0x1000

#define mmNIC7_DBG_BMON2_0_BASE 0x1000007FFF4C9000ull
#define NIC7_DBG_BMON2_0_MAX_OFFSET 0x1000
#define NIC7_DBG_BMON2_0_SECTION 0x7000

#define mmNIC7_DBG_ARC_RTT0_BASE 0x1000007FFF4D0000ull
#define NIC7_DBG_ARC_RTT0_MAX_OFFSET 0x1400
#define NIC7_DBG_ARC_RTT0_SECTION 0x10000

#define mmNIC7_DBG_CS_DBG_ROM_TABLE_1_BASE 0x1000007FFF4E0000ull
#define NIC7_DBG_CS_DBG_ROM_TABLE_1_MAX_OFFSET 0x1000
#define NIC7_DBG_CS_DBG_ROM_TABLE_1_SECTION 0x1000

#define mmNIC7_DBG_STM_1_BASE 0x1000007FFF4E1000ull
#define NIC7_DBG_STM_1_MAX_OFFSET 0x1000
#define NIC7_DBG_STM_1_SECTION 0x1000

#define mmNIC7_DBG_CTI_1_BASE 0x1000007FFF4E2000ull
#define NIC7_DBG_CTI_1_MAX_OFFSET 0x1000
#define NIC7_DBG_CTI_1_SECTION 0x1000

#define mmNIC7_DBG_ETF_1_BASE 0x1000007FFF4E3000ull
#define NIC7_DBG_ETF_1_MAX_OFFSET 0x1000
#define NIC7_DBG_ETF_1_SECTION 0x1000

#define mmNIC7_DBG_SPMU_1_BASE 0x1000007FFF4E4000ull
#define NIC7_DBG_SPMU_1_MAX_OFFSET 0x1000
#define NIC7_DBG_SPMU_1_SECTION 0x1000

#define mmNIC7_DBG_USER_CTI_1_BASE 0x1000007FFF4E5000ull
#define NIC7_DBG_USER_CTI_1_MAX_OFFSET 0x1000
#define NIC7_DBG_USER_CTI_1_SECTION 0x1000

#define mmNIC7_DBG_BMON_CTI_1_BASE 0x1000007FFF4E6000ull
#define NIC7_DBG_BMON_CTI_1_MAX_OFFSET 0x1000
#define NIC7_DBG_BMON_CTI_1_SECTION 0x1000

#define mmNIC7_DBG_BMON0_1_BASE 0x1000007FFF4E7000ull
#define NIC7_DBG_BMON0_1_MAX_OFFSET 0x1000
#define NIC7_DBG_BMON0_1_SECTION 0x1000

#define mmNIC7_DBG_BMON1_1_BASE 0x1000007FFF4E8000ull
#define NIC7_DBG_BMON1_1_MAX_OFFSET 0x1000
#define NIC7_DBG_BMON1_1_SECTION 0x1000

#define mmNIC7_DBG_BMON2_1_BASE 0x1000007FFF4E9000ull
#define NIC7_DBG_BMON2_1_MAX_OFFSET 0x1000
#define NIC7_DBG_BMON2_1_SECTION 0x7000

#define mmNIC7_DBG_ARC_RTT1_BASE 0x1000007FFF4F0000ull
#define NIC7_DBG_ARC_RTT1_MAX_OFFSET 0x1400
#define NIC7_DBG_ARC_RTT1_SECTION 0x8000

#define mmNIC7_DBG_FUNNEL_TX_BASE 0x1000007FFF4F8000ull
#define NIC7_DBG_FUNNEL_TX_MAX_OFFSET 0x1000
#define NIC7_DBG_FUNNEL_TX_SECTION 0x1000

#define mmNIC7_DBG_FUNNEL_NCH_BASE 0x1000007FFF4F9000ull
#define NIC7_DBG_FUNNEL_NCH_MAX_OFFSET 0x1000
#define NIC7_DBG_FUNNEL_NCH_SECTION 0x7000

#define mmNIC8_DBG_CS_DBG_ROM_TABLE_0_BASE 0x1000007FFF500000ull
#define NIC8_DBG_CS_DBG_ROM_TABLE_0_MAX_OFFSET 0x1000
#define NIC8_DBG_CS_DBG_ROM_TABLE_0_SECTION 0x1000

#define mmNIC8_DBG_STM_0_BASE 0x1000007FFF501000ull
#define NIC8_DBG_STM_0_MAX_OFFSET 0x1000
#define NIC8_DBG_STM_0_SECTION 0x1000

#define mmNIC8_DBG_CTI_0_BASE 0x1000007FFF502000ull
#define NIC8_DBG_CTI_0_MAX_OFFSET 0x1000
#define NIC8_DBG_CTI_0_SECTION 0x1000

#define mmNIC8_DBG_ETF_0_BASE 0x1000007FFF503000ull
#define NIC8_DBG_ETF_0_MAX_OFFSET 0x1000
#define NIC8_DBG_ETF_0_SECTION 0x1000

#define mmNIC8_DBG_SPMU_0_BASE 0x1000007FFF504000ull
#define NIC8_DBG_SPMU_0_MAX_OFFSET 0x1000
#define NIC8_DBG_SPMU_0_SECTION 0x1000

#define mmNIC8_DBG_USER_CTI_0_BASE 0x1000007FFF505000ull
#define NIC8_DBG_USER_CTI_0_MAX_OFFSET 0x1000
#define NIC8_DBG_USER_CTI_0_SECTION 0x1000

#define mmNIC8_DBG_BMON_CTI_0_BASE 0x1000007FFF506000ull
#define NIC8_DBG_BMON_CTI_0_MAX_OFFSET 0x1000
#define NIC8_DBG_BMON_CTI_0_SECTION 0x1000

#define mmNIC8_DBG_BMON0_0_BASE 0x1000007FFF507000ull
#define NIC8_DBG_BMON0_0_MAX_OFFSET 0x1000
#define NIC8_DBG_BMON0_0_SECTION 0x1000

#define mmNIC8_DBG_BMON1_0_BASE 0x1000007FFF508000ull
#define NIC8_DBG_BMON1_0_MAX_OFFSET 0x1000
#define NIC8_DBG_BMON1_0_SECTION 0x1000

#define mmNIC8_DBG_BMON2_0_BASE 0x1000007FFF509000ull
#define NIC8_DBG_BMON2_0_MAX_OFFSET 0x1000
#define NIC8_DBG_BMON2_0_SECTION 0x7000

#define mmNIC8_DBG_ARC_RTT0_BASE 0x1000007FFF510000ull
#define NIC8_DBG_ARC_RTT0_MAX_OFFSET 0x1400
#define NIC8_DBG_ARC_RTT0_SECTION 0x10000

#define mmNIC8_DBG_CS_DBG_ROM_TABLE_1_BASE 0x1000007FFF520000ull
#define NIC8_DBG_CS_DBG_ROM_TABLE_1_MAX_OFFSET 0x1000
#define NIC8_DBG_CS_DBG_ROM_TABLE_1_SECTION 0x1000

#define mmNIC8_DBG_STM_1_BASE 0x1000007FFF521000ull
#define NIC8_DBG_STM_1_MAX_OFFSET 0x1000
#define NIC8_DBG_STM_1_SECTION 0x1000

#define mmNIC8_DBG_CTI_1_BASE 0x1000007FFF522000ull
#define NIC8_DBG_CTI_1_MAX_OFFSET 0x1000
#define NIC8_DBG_CTI_1_SECTION 0x1000

#define mmNIC8_DBG_ETF_1_BASE 0x1000007FFF523000ull
#define NIC8_DBG_ETF_1_MAX_OFFSET 0x1000
#define NIC8_DBG_ETF_1_SECTION 0x1000

#define mmNIC8_DBG_SPMU_1_BASE 0x1000007FFF524000ull
#define NIC8_DBG_SPMU_1_MAX_OFFSET 0x1000
#define NIC8_DBG_SPMU_1_SECTION 0x1000

#define mmNIC8_DBG_USER_CTI_1_BASE 0x1000007FFF525000ull
#define NIC8_DBG_USER_CTI_1_MAX_OFFSET 0x1000
#define NIC8_DBG_USER_CTI_1_SECTION 0x1000

#define mmNIC8_DBG_BMON_CTI_1_BASE 0x1000007FFF526000ull
#define NIC8_DBG_BMON_CTI_1_MAX_OFFSET 0x1000
#define NIC8_DBG_BMON_CTI_1_SECTION 0x1000

#define mmNIC8_DBG_BMON0_1_BASE 0x1000007FFF527000ull
#define NIC8_DBG_BMON0_1_MAX_OFFSET 0x1000
#define NIC8_DBG_BMON0_1_SECTION 0x1000

#define mmNIC8_DBG_BMON1_1_BASE 0x1000007FFF528000ull
#define NIC8_DBG_BMON1_1_MAX_OFFSET 0x1000
#define NIC8_DBG_BMON1_1_SECTION 0x1000

#define mmNIC8_DBG_BMON2_1_BASE 0x1000007FFF529000ull
#define NIC8_DBG_BMON2_1_MAX_OFFSET 0x1000
#define NIC8_DBG_BMON2_1_SECTION 0x7000

#define mmNIC8_DBG_ARC_RTT1_BASE 0x1000007FFF530000ull
#define NIC8_DBG_ARC_RTT1_MAX_OFFSET 0x1400
#define NIC8_DBG_ARC_RTT1_SECTION 0x8000

#define mmNIC8_DBG_FUNNEL_TX_BASE 0x1000007FFF538000ull
#define NIC8_DBG_FUNNEL_TX_MAX_OFFSET 0x1000
#define NIC8_DBG_FUNNEL_TX_SECTION 0x1000

#define mmNIC8_DBG_FUNNEL_NCH_BASE 0x1000007FFF539000ull
#define NIC8_DBG_FUNNEL_NCH_MAX_OFFSET 0x1000
#define NIC8_DBG_FUNNEL_NCH_SECTION 0x7000

#define mmNIC9_DBG_CS_DBG_ROM_TABLE_0_BASE 0x1000007FFF540000ull
#define NIC9_DBG_CS_DBG_ROM_TABLE_0_MAX_OFFSET 0x1000
#define NIC9_DBG_CS_DBG_ROM_TABLE_0_SECTION 0x1000

#define mmNIC9_DBG_STM_0_BASE 0x1000007FFF541000ull
#define NIC9_DBG_STM_0_MAX_OFFSET 0x1000
#define NIC9_DBG_STM_0_SECTION 0x1000

#define mmNIC9_DBG_CTI_0_BASE 0x1000007FFF542000ull
#define NIC9_DBG_CTI_0_MAX_OFFSET 0x1000
#define NIC9_DBG_CTI_0_SECTION 0x1000

#define mmNIC9_DBG_ETF_0_BASE 0x1000007FFF543000ull
#define NIC9_DBG_ETF_0_MAX_OFFSET 0x1000
#define NIC9_DBG_ETF_0_SECTION 0x1000

#define mmNIC9_DBG_SPMU_0_BASE 0x1000007FFF544000ull
#define NIC9_DBG_SPMU_0_MAX_OFFSET 0x1000
#define NIC9_DBG_SPMU_0_SECTION 0x1000

#define mmNIC9_DBG_USER_CTI_0_BASE 0x1000007FFF545000ull
#define NIC9_DBG_USER_CTI_0_MAX_OFFSET 0x1000
#define NIC9_DBG_USER_CTI_0_SECTION 0x1000

#define mmNIC9_DBG_BMON_CTI_0_BASE 0x1000007FFF546000ull
#define NIC9_DBG_BMON_CTI_0_MAX_OFFSET 0x1000
#define NIC9_DBG_BMON_CTI_0_SECTION 0x1000

#define mmNIC9_DBG_BMON0_0_BASE 0x1000007FFF547000ull
#define NIC9_DBG_BMON0_0_MAX_OFFSET 0x1000
#define NIC9_DBG_BMON0_0_SECTION 0x1000

#define mmNIC9_DBG_BMON1_0_BASE 0x1000007FFF548000ull
#define NIC9_DBG_BMON1_0_MAX_OFFSET 0x1000
#define NIC9_DBG_BMON1_0_SECTION 0x1000

#define mmNIC9_DBG_BMON2_0_BASE 0x1000007FFF549000ull
#define NIC9_DBG_BMON2_0_MAX_OFFSET 0x1000
#define NIC9_DBG_BMON2_0_SECTION 0x7000

#define mmNIC9_DBG_ARC_RTT0_BASE 0x1000007FFF550000ull
#define NIC9_DBG_ARC_RTT0_MAX_OFFSET 0x1400
#define NIC9_DBG_ARC_RTT0_SECTION 0x10000

#define mmNIC9_DBG_CS_DBG_ROM_TABLE_1_BASE 0x1000007FFF560000ull
#define NIC9_DBG_CS_DBG_ROM_TABLE_1_MAX_OFFSET 0x1000
#define NIC9_DBG_CS_DBG_ROM_TABLE_1_SECTION 0x1000

#define mmNIC9_DBG_STM_1_BASE 0x1000007FFF561000ull
#define NIC9_DBG_STM_1_MAX_OFFSET 0x1000
#define NIC9_DBG_STM_1_SECTION 0x1000

#define mmNIC9_DBG_CTI_1_BASE 0x1000007FFF562000ull
#define NIC9_DBG_CTI_1_MAX_OFFSET 0x1000
#define NIC9_DBG_CTI_1_SECTION 0x1000

#define mmNIC9_DBG_ETF_1_BASE 0x1000007FFF563000ull
#define NIC9_DBG_ETF_1_MAX_OFFSET 0x1000
#define NIC9_DBG_ETF_1_SECTION 0x1000

#define mmNIC9_DBG_SPMU_1_BASE 0x1000007FFF564000ull
#define NIC9_DBG_SPMU_1_MAX_OFFSET 0x1000
#define NIC9_DBG_SPMU_1_SECTION 0x1000

#define mmNIC9_DBG_USER_CTI_1_BASE 0x1000007FFF565000ull
#define NIC9_DBG_USER_CTI_1_MAX_OFFSET 0x1000
#define NIC9_DBG_USER_CTI_1_SECTION 0x1000

#define mmNIC9_DBG_BMON_CTI_1_BASE 0x1000007FFF566000ull
#define NIC9_DBG_BMON_CTI_1_MAX_OFFSET 0x1000
#define NIC9_DBG_BMON_CTI_1_SECTION 0x1000

#define mmNIC9_DBG_BMON0_1_BASE 0x1000007FFF567000ull
#define NIC9_DBG_BMON0_1_MAX_OFFSET 0x1000
#define NIC9_DBG_BMON0_1_SECTION 0x1000

#define mmNIC9_DBG_BMON1_1_BASE 0x1000007FFF568000ull
#define NIC9_DBG_BMON1_1_MAX_OFFSET 0x1000
#define NIC9_DBG_BMON1_1_SECTION 0x1000

#define mmNIC9_DBG_BMON2_1_BASE 0x1000007FFF569000ull
#define NIC9_DBG_BMON2_1_MAX_OFFSET 0x1000
#define NIC9_DBG_BMON2_1_SECTION 0x7000

#define mmNIC9_DBG_ARC_RTT1_BASE 0x1000007FFF570000ull
#define NIC9_DBG_ARC_RTT1_MAX_OFFSET 0x1400
#define NIC9_DBG_ARC_RTT1_SECTION 0x8000

#define mmNIC9_DBG_FUNNEL_TX_BASE 0x1000007FFF578000ull
#define NIC9_DBG_FUNNEL_TX_MAX_OFFSET 0x1000
#define NIC9_DBG_FUNNEL_TX_SECTION 0x1000

#define mmNIC9_DBG_FUNNEL_NCH_BASE 0x1000007FFF579000ull
#define NIC9_DBG_FUNNEL_NCH_MAX_OFFSET 0x1000
#define NIC9_DBG_FUNNEL_NCH_SECTION 0x7000

#define mmNIC10_DBG_CS_DBG_ROM_TABLE_0_BASE 0x1000007FFF580000ull
#define NIC10_DBG_CS_DBG_ROM_TABLE_0_MAX_OFFSET 0x1000
#define NIC10_DBG_CS_DBG_ROM_TABLE_0_SECTION 0x1000

#define mmNIC10_DBG_STM_0_BASE 0x1000007FFF581000ull
#define NIC10_DBG_STM_0_MAX_OFFSET 0x1000
#define NIC10_DBG_STM_0_SECTION 0x1000

#define mmNIC10_DBG_CTI_0_BASE 0x1000007FFF582000ull
#define NIC10_DBG_CTI_0_MAX_OFFSET 0x1000
#define NIC10_DBG_CTI_0_SECTION 0x1000

#define mmNIC10_DBG_ETF_0_BASE 0x1000007FFF583000ull
#define NIC10_DBG_ETF_0_MAX_OFFSET 0x1000
#define NIC10_DBG_ETF_0_SECTION 0x1000

#define mmNIC10_DBG_SPMU_0_BASE 0x1000007FFF584000ull
#define NIC10_DBG_SPMU_0_MAX_OFFSET 0x1000
#define NIC10_DBG_SPMU_0_SECTION 0x1000

#define mmNIC10_DBG_USER_CTI_0_BASE 0x1000007FFF585000ull
#define NIC10_DBG_USER_CTI_0_MAX_OFFSET 0x1000
#define NIC10_DBG_USER_CTI_0_SECTION 0x1000

#define mmNIC10_DBG_BMON_CTI_0_BASE 0x1000007FFF586000ull
#define NIC10_DBG_BMON_CTI_0_MAX_OFFSET 0x1000
#define NIC10_DBG_BMON_CTI_0_SECTION 0x1000

#define mmNIC10_DBG_BMON0_0_BASE 0x1000007FFF587000ull
#define NIC10_DBG_BMON0_0_MAX_OFFSET 0x1000
#define NIC10_DBG_BMON0_0_SECTION 0x1000

#define mmNIC10_DBG_BMON1_0_BASE 0x1000007FFF588000ull
#define NIC10_DBG_BMON1_0_MAX_OFFSET 0x1000
#define NIC10_DBG_BMON1_0_SECTION 0x1000

#define mmNIC10_DBG_BMON2_0_BASE 0x1000007FFF589000ull
#define NIC10_DBG_BMON2_0_MAX_OFFSET 0x1000
#define NIC10_DBG_BMON2_0_SECTION 0x7000

#define mmNIC10_DBG_ARC_RTT0_BASE 0x1000007FFF590000ull
#define NIC10_DBG_ARC_RTT0_MAX_OFFSET 0x1400
#define NIC10_DBG_ARC_RTT0_SECTION 0x10000

#define mmNIC10_DBG_CS_DBG_ROM_TABLE_1_BASE 0x1000007FFF5A0000ull
#define NIC10_DBG_CS_DBG_ROM_TABLE_1_MAX_OFFSET 0x1000
#define NIC10_DBG_CS_DBG_ROM_TABLE_1_SECTION 0x1000

#define mmNIC10_DBG_STM_1_BASE 0x1000007FFF5A1000ull
#define NIC10_DBG_STM_1_MAX_OFFSET 0x1000
#define NIC10_DBG_STM_1_SECTION 0x1000

#define mmNIC10_DBG_CTI_1_BASE 0x1000007FFF5A2000ull
#define NIC10_DBG_CTI_1_MAX_OFFSET 0x1000
#define NIC10_DBG_CTI_1_SECTION 0x1000

#define mmNIC10_DBG_ETF_1_BASE 0x1000007FFF5A3000ull
#define NIC10_DBG_ETF_1_MAX_OFFSET 0x1000
#define NIC10_DBG_ETF_1_SECTION 0x1000

#define mmNIC10_DBG_SPMU_1_BASE 0x1000007FFF5A4000ull
#define NIC10_DBG_SPMU_1_MAX_OFFSET 0x1000
#define NIC10_DBG_SPMU_1_SECTION 0x1000

#define mmNIC10_DBG_USER_CTI_1_BASE 0x1000007FFF5A5000ull
#define NIC10_DBG_USER_CTI_1_MAX_OFFSET 0x1000
#define NIC10_DBG_USER_CTI_1_SECTION 0x1000

#define mmNIC10_DBG_BMON_CTI_1_BASE 0x1000007FFF5A6000ull
#define NIC10_DBG_BMON_CTI_1_MAX_OFFSET 0x1000
#define NIC10_DBG_BMON_CTI_1_SECTION 0x1000

#define mmNIC10_DBG_BMON0_1_BASE 0x1000007FFF5A7000ull
#define NIC10_DBG_BMON0_1_MAX_OFFSET 0x1000
#define NIC10_DBG_BMON0_1_SECTION 0x1000

#define mmNIC10_DBG_BMON1_1_BASE 0x1000007FFF5A8000ull
#define NIC10_DBG_BMON1_1_MAX_OFFSET 0x1000
#define NIC10_DBG_BMON1_1_SECTION 0x1000

#define mmNIC10_DBG_BMON2_1_BASE 0x1000007FFF5A9000ull
#define NIC10_DBG_BMON2_1_MAX_OFFSET 0x1000
#define NIC10_DBG_BMON2_1_SECTION 0x7000

#define mmNIC10_DBG_ARC_RTT1_BASE 0x1000007FFF5B0000ull
#define NIC10_DBG_ARC_RTT1_MAX_OFFSET 0x1400
#define NIC10_DBG_ARC_RTT1_SECTION 0x8000

#define mmNIC10_DBG_FUNNEL_TX_BASE 0x1000007FFF5B8000ull
#define NIC10_DBG_FUNNEL_TX_MAX_OFFSET 0x1000
#define NIC10_DBG_FUNNEL_TX_SECTION 0x1000

#define mmNIC10_DBG_FUNNEL_NCH_BASE 0x1000007FFF5B9000ull
#define NIC10_DBG_FUNNEL_NCH_MAX_OFFSET 0x1000
#define NIC10_DBG_FUNNEL_NCH_SECTION 0x7000

#define mmNIC11_DBG_CS_DBG_ROM_TABLE_0_BASE 0x1000007FFF5C0000ull
#define NIC11_DBG_CS_DBG_ROM_TABLE_0_MAX_OFFSET 0x1000
#define NIC11_DBG_CS_DBG_ROM_TABLE_0_SECTION 0x1000

#define mmNIC11_DBG_STM_0_BASE 0x1000007FFF5C1000ull
#define NIC11_DBG_STM_0_MAX_OFFSET 0x1000
#define NIC11_DBG_STM_0_SECTION 0x1000

#define mmNIC11_DBG_CTI_0_BASE 0x1000007FFF5C2000ull
#define NIC11_DBG_CTI_0_MAX_OFFSET 0x1000
#define NIC11_DBG_CTI_0_SECTION 0x1000

#define mmNIC11_DBG_ETF_0_BASE 0x1000007FFF5C3000ull
#define NIC11_DBG_ETF_0_MAX_OFFSET 0x1000
#define NIC11_DBG_ETF_0_SECTION 0x1000

#define mmNIC11_DBG_SPMU_0_BASE 0x1000007FFF5C4000ull
#define NIC11_DBG_SPMU_0_MAX_OFFSET 0x1000
#define NIC11_DBG_SPMU_0_SECTION 0x1000

#define mmNIC11_DBG_USER_CTI_0_BASE 0x1000007FFF5C5000ull
#define NIC11_DBG_USER_CTI_0_MAX_OFFSET 0x1000
#define NIC11_DBG_USER_CTI_0_SECTION 0x1000

#define mmNIC11_DBG_BMON_CTI_0_BASE 0x1000007FFF5C6000ull
#define NIC11_DBG_BMON_CTI_0_MAX_OFFSET 0x1000
#define NIC11_DBG_BMON_CTI_0_SECTION 0x1000

#define mmNIC11_DBG_BMON0_0_BASE 0x1000007FFF5C7000ull
#define NIC11_DBG_BMON0_0_MAX_OFFSET 0x1000
#define NIC11_DBG_BMON0_0_SECTION 0x1000

#define mmNIC11_DBG_BMON1_0_BASE 0x1000007FFF5C8000ull
#define NIC11_DBG_BMON1_0_MAX_OFFSET 0x1000
#define NIC11_DBG_BMON1_0_SECTION 0x1000

#define mmNIC11_DBG_BMON2_0_BASE 0x1000007FFF5C9000ull
#define NIC11_DBG_BMON2_0_MAX_OFFSET 0x1000
#define NIC11_DBG_BMON2_0_SECTION 0x7000

#define mmNIC11_DBG_ARC_RTT0_BASE 0x1000007FFF5D0000ull
#define NIC11_DBG_ARC_RTT0_MAX_OFFSET 0x1400
#define NIC11_DBG_ARC_RTT0_SECTION 0x10000

#define mmNIC11_DBG_CS_DBG_ROM_TABLE_1_BASE 0x1000007FFF5E0000ull
#define NIC11_DBG_CS_DBG_ROM_TABLE_1_MAX_OFFSET 0x1000
#define NIC11_DBG_CS_DBG_ROM_TABLE_1_SECTION 0x1000

#define mmNIC11_DBG_STM_1_BASE 0x1000007FFF5E1000ull
#define NIC11_DBG_STM_1_MAX_OFFSET 0x1000
#define NIC11_DBG_STM_1_SECTION 0x1000

#define mmNIC11_DBG_CTI_1_BASE 0x1000007FFF5E2000ull
#define NIC11_DBG_CTI_1_MAX_OFFSET 0x1000
#define NIC11_DBG_CTI_1_SECTION 0x1000

#define mmNIC11_DBG_ETF_1_BASE 0x1000007FFF5E3000ull
#define NIC11_DBG_ETF_1_MAX_OFFSET 0x1000
#define NIC11_DBG_ETF_1_SECTION 0x1000

#define mmNIC11_DBG_SPMU_1_BASE 0x1000007FFF5E4000ull
#define NIC11_DBG_SPMU_1_MAX_OFFSET 0x1000
#define NIC11_DBG_SPMU_1_SECTION 0x1000

#define mmNIC11_DBG_USER_CTI_1_BASE 0x1000007FFF5E5000ull
#define NIC11_DBG_USER_CTI_1_MAX_OFFSET 0x1000
#define NIC11_DBG_USER_CTI_1_SECTION 0x1000

#define mmNIC11_DBG_BMON_CTI_1_BASE 0x1000007FFF5E6000ull
#define NIC11_DBG_BMON_CTI_1_MAX_OFFSET 0x1000
#define NIC11_DBG_BMON_CTI_1_SECTION 0x1000

#define mmNIC11_DBG_BMON0_1_BASE 0x1000007FFF5E7000ull
#define NIC11_DBG_BMON0_1_MAX_OFFSET 0x1000
#define NIC11_DBG_BMON0_1_SECTION 0x1000

#define mmNIC11_DBG_BMON1_1_BASE 0x1000007FFF5E8000ull
#define NIC11_DBG_BMON1_1_MAX_OFFSET 0x1000
#define NIC11_DBG_BMON1_1_SECTION 0x1000

#define mmNIC11_DBG_BMON2_1_BASE 0x1000007FFF5E9000ull
#define NIC11_DBG_BMON2_1_MAX_OFFSET 0x1000
#define NIC11_DBG_BMON2_1_SECTION 0x7000

#define mmNIC11_DBG_ARC_RTT1_BASE 0x1000007FFF5F0000ull
#define NIC11_DBG_ARC_RTT1_MAX_OFFSET 0x1400
#define NIC11_DBG_ARC_RTT1_SECTION 0x8000

#define mmNIC11_DBG_FUNNEL_TX_BASE 0x1000007FFF5F8000ull
#define NIC11_DBG_FUNNEL_TX_MAX_OFFSET 0x1000
#define NIC11_DBG_FUNNEL_TX_SECTION 0x1000

#define mmNIC11_DBG_FUNNEL_NCH_BASE 0x1000007FFF5F9000ull
#define NIC11_DBG_FUNNEL_NCH_MAX_OFFSET 0x1000

#endif /* GAUDI2_BLOCKS_H_ */
