Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6e4f6a2476f842cd8ce09c0d7284d05a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'IF_pcHigh4' [F:/study/homework/project/计算机组成原理课设设计/project_x/datapath.v:90]
WARNING: [VRFC 10-3283] element index 4 into 'ALUSrcA' is out of bounds [F:/study/homework/project/计算机组成原理课设设计/project_x/datapath.v:110]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/pipeline_processor.v" Line 1. Module PIPELINE_PROCESSOR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/datapath.v" Line 1. Module DATAPATH doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/pc.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/npc.v" Line 1. Module NPC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/im.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/IF_ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/regfile.v" Line 1. Module REGFILE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/ID_Ex.v" Line 1. Module ID_Ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/extension.v" Line 2. Module EX_EXTENDER1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/mux.v" Line 1. Module Ex_MUX1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/mux.v" Line 13. Module Ex_MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/extension.v" Line 18. Module EX_EXTENDER2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/alu.v" Line 53. Module Ex_Adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/mux.v" Line 32. Module Ex_MUX3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/alu_ctr.v" Line 1. Module ALU_CTR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/Ex_Mem.v" Line 1. Module Ex_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/dm.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/extension.v" Line 34. Module Mem_Extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/Mem_Wr.v" Line 1. Module Mem_Wr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/mux.v" Line 82. Module Mem_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/mux.v" Line 44. Module Ex_MUXA_FORWARDING doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/mux.v" Line 63. Module Ex_MUXB_FORWARDING doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/forwarding.v" Line 1. Module FORWARDING doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/forwarding.v" Line 33. Module Loaduse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/BJ_Unit.v" Line 1. Module BJ_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/main_ctrl.v" Line 1. Module MAIN_CTRL doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.REGFILE
Compiling module xil_defaultlib.ID_Ex
Compiling module xil_defaultlib.EX_EXTENDER1
Compiling module xil_defaultlib.Ex_MUX1
Compiling module xil_defaultlib.Ex_MUX2
Compiling module xil_defaultlib.EX_EXTENDER2
Compiling module xil_defaultlib.Ex_Adder
Compiling module xil_defaultlib.Ex_MUX3
Compiling module xil_defaultlib.ALU_CTR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Ex_Mem
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.Mem_Extender
Compiling module xil_defaultlib.Mem_Wr
Compiling module xil_defaultlib.Mem_MUX
Compiling module xil_defaultlib.Ex_MUXA_FORWARDING
Compiling module xil_defaultlib.Ex_MUXB_FORWARDING
Compiling module xil_defaultlib.FORWARDING
Compiling module xil_defaultlib.Loaduse
Compiling module xil_defaultlib.BJ_Unit
Compiling module xil_defaultlib.DATAPATH
Compiling module xil_defaultlib.MAIN_CTRL
Compiling module xil_defaultlib.PIPELINE_PROCESSOR
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
