Fitter report for DE1_SOC_golden_top
Fri Sep 07 00:18:12 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. Optimized GXB Elements
 20. I/O Assignment Warnings
 21. PLL Usage Summary
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. Fitter DSP Block Usage Summary
 30. DSP Block Details
 31. Routing Usage Summary
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Fri Sep 07 00:18:11 2018           ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Standard Edition ;
; Revision Name                   ; DE1_SOC_golden_top                              ;
; Top-level Entity Name           ; DE1_SOC_golden_top                              ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSXFC6D6F31C6                                  ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 10,171 / 41,910 ( 24 % )                        ;
; Total registers                 ; 17596                                           ;
; Total pins                      ; 387 / 499 ( 78 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 2,150,431 / 5,662,720 ( 38 % )                  ;
; Total RAM Blocks                ; 271 / 553 ( 49 % )                              ;
; Total DSP Blocks                ; 5 / 112 ( 4 % )                                 ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                                   ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                                   ;
; Total PLLs                      ; 3 / 15 ( 20 % )                                 ;
; Total DLLs                      ; 1 / 4 ( 25 % )                                  ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSXFC6D6F31C6                        ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                             ; On                                    ; Off                                   ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.26        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.4%      ;
;     Processor 3            ;   8.7%      ;
;     Processor 4            ;   8.3%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                              ; Destination Port         ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|sdram_pll0_0002:sdram_pll0_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|sdram_pll0_0002:sdram_pll0_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; altera_internal_jtag~TCKUTAPCLKENA0                                                                                                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; pll:pll_u0|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                      ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_pll_sdram:pll_sdram|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_pll_sdram:pll_sdram|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; HPS_DDR3_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; CLOCK_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                               ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; pll:pll_u0|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CNTNEN                   ;                ; soc_system:u0|soc_system_pll_sdram:pll_sdram|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN                                                                                                                                                                                                                                                                  ; CNTNEN                   ;                       ;
; pll:pll_u0|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SHIFT                    ;                ; soc_system:u0|soc_system_pll_sdram:pll_sdram|altera_pll:altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT                                                                                                                                                                                                                                                                     ; SHIFT                    ;                       ;
; pll:pll_u0|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_pll_sdram:pll_sdram|altera_pll:altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT                                                                                                                                                                                                                                                               ; CLKOUT                   ;                       ;
; pll:pll_u0|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; DIVCLK                   ;                ; soc_system:u0|soc_system_pll_sdram:pll_sdram|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                                                                           ; DIVCLK                   ;                       ;
; pll:pll_u0|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; soc_system:u0|soc_system_pll_sdram:pll_sdram|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                                                   ; OUTCLK                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                 ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                 ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                 ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                 ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                 ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                 ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                 ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                 ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                 ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                 ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                 ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                 ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                 ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                 ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                 ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                 ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                 ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                 ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                 ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                 ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                 ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                 ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                 ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                 ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                 ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]               ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                 ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                 ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]               ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                ; CLKOUT                   ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_wire[0]                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[1]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[2]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[3]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[4]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[5]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[6]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[7]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[8]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[9]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[10]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[11]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[12]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[13]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[14]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[15]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[16]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[17]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[18]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[19]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[20]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[21]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[22]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[23]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[24]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[25]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[26]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[27]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[28]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[29]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[30]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[31]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[32]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[33]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[34]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[35]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[36]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[37]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[38]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[39]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[40]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[41]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[42]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[43]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[44]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[45]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[46]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[47]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_wire[0]                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[1]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[2]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[3]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[4]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[5]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[6]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[7]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[8]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[9]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[10]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[11]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[12]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[13]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[14]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[15]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[16]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[17]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[18]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[19]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[20]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[21]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[22]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[23]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[24]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[25]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[26]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[27]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[28]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[29]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[30]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[31]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[32]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[33]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[34]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[35]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[36]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[37]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[38]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[39]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[40]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[41]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[42]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[43]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[44]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[45]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[46]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[47]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_wire[0]                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[1]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[2]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[3]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[4]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[5]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[6]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[7]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[8]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[9]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[10]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[11]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[12]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[13]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[14]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[15]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[16]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[17]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[18]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[19]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[20]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[21]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[22]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[23]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[24]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[25]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[26]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[27]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[28]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[29]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[30]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[31]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[32]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[33]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[34]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[35]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[36]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[37]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[38]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[39]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[40]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[41]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[42]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[43]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[44]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[45]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[46]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[47]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_wire[0]                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[1]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[2]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[3]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[4]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[5]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[6]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[7]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[8]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[9]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[10]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[11]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[12]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[13]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[14]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[15]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[16]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[17]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[18]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[19]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[20]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[21]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[22]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[23]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[24]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[25]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[26]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[27]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[28]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[29]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[30]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[31]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[32]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[33]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[34]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[35]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[36]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[37]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[38]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[39]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[40]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[41]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[42]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[43]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[44]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[45]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[46]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[47]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_wire[0]                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[1]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[2]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[3]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[4]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[5]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[6]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[7]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[8]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[9]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[10]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[11]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[12]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[13]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[14]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[15]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[16]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[17]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[18]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[19]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[20]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[21]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[22]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[23]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[24]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[25]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[26]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[27]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[28]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[29]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[30]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[31]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[32]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[33]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[34]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[35]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[36]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[37]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[38]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[39]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[40]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[41]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[42]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[43]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[44]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[45]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[46]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[47]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_50n1:auto_generated|ram_block1a0                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_50n1:auto_generated|ram_block1a1                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_50n1:auto_generated|ram_block1a2                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_50n1:auto_generated|ram_block1a3                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_50n1:auto_generated|ram_block1a4                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_50n1:auto_generated|ram_block1a5                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_50n1:auto_generated|ram_block1a6                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_50n1:auto_generated|ram_block1a7                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_50n1:auto_generated|ram_block1a8                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_50n1:auto_generated|ram_block1a9                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_50n1:auto_generated|ram_block1a10                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_50n1:auto_generated|ram_block1a11                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_50n1:auto_generated|ram_block1a12                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_50n1:auto_generated|ram_block1a13                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_50n1:auto_generated|ram_block1a14                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_50n1:auto_generated|ram_block1a15                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|dataa_man_dffe1[10]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|dataa_man_dffe1[10]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|dataa_man_dffe1[12]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|dataa_man_dffe1[12]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|dataa_sign_dffe1                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|dataa_sign_dffe1~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|exp_out_dffe5[2]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|exp_out_dffe5[2]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|exp_out_dffe5[5]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|exp_out_dffe5[5]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|exp_out_dffe5[6]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|exp_out_dffe5[6]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|infinity_magnitude_sub_dffe4                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|infinity_magnitude_sub_dffe4~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[2]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[2]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[6]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[6]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[8]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[8]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated|dffe5                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated|dffe5~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated|dffe8                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated|dffe8~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[25]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[25]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_out_dffe5[9]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_out_dffe5[9]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_out_dffe5[12]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_out_dffe5[12]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_out_dffe5[16]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_out_dffe5[16]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_out_dffe5[21]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_out_dffe5[21]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|datab_man_dffe1[13]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|datab_man_dffe1[13]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[5]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[5]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[6]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[6]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_dffe31[3]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_dffe31[3]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_dffe31[6]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_dffe31[6]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_dffe31[8]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_dffe31[8]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_dffe31[9]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_dffe31[9]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_dffe31[15]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_dffe31[15]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_out_dffe5[1]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_out_dffe5[1]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_out_dffe5[2]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_out_dffe5[2]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_out_dffe5[3]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_out_dffe5[3]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_out_dffe5[10]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_out_dffe5[10]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_out_dffe5[11]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_out_dffe5[11]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_out_dffe5[20]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_out_dffe5[20]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|exp_out_dffe5[4]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|exp_out_dffe5[4]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[6]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[6]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[7]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[7]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[25]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[25]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_dffe31[2]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_dffe31[2]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_dffe31[4]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_dffe31[4]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_dffe31[5]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_dffe31[5]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_dffe31[8]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_dffe31[8]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_dffe31[9]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_dffe31[9]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_dffe31[10]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_dffe31[10]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_dffe31[13]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_dffe31[13]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_dffe31[14]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_dffe31[14]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_dffe31[15]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_dffe31[15]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_leading_zeros_dffe31[2]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_leading_zeros_dffe31[2]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_leading_zeros_dffe31[3]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_leading_zeros_dffe31[3]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_out_dffe5[0]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_out_dffe5[0]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_out_dffe5[13]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_out_dffe5[13]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_out_dffe5[20]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_out_dffe5[20]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_out_dffe5[21]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_out_dffe5[21]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_res_is_not_zero_dffe4                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_res_is_not_zero_dffe4~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|dataa_sign_dffe1                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|dataa_sign_dffe1~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|infinity_magnitude_sub_dffe4                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|infinity_magnitude_sub_dffe4~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[8]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[8]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated|dffe12                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated|dffe12~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[3]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[3]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[4]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[4]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[5]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[5]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[7]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[7]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[8]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[8]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_dffe31[2]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_dffe31[2]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_dffe31[3]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_dffe31[3]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_dffe31[19]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_dffe31[19]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_res_is_not_zero_dffe4                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_res_is_not_zero_dffe4~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|sticky_bit_dffe1                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|sticky_bit_dffe1~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|exp_result_ff[4]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|exp_result_ff[4]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|exp_result_ff[6]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|exp_result_ff[6]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|man_result_ff[8]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|man_result_ff[8]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|man_result_ff[22]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|man_result_ff[22]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|man_round_p2[4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|man_round_p2[4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|man_round_p2[12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|man_round_p2[12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|man_round_p2[24]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|man_round_p2[24]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|input_not_zero_ff1                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|input_not_zero_ff1~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|man_round_p2[20]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|man_round_p2[20]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|man_round_p2[24]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|man_round_p2[24]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|sign_node_ff4[0]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|sign_node_ff4[0]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|input_not_zero_ff1                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|input_not_zero_ff1~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|exp_result_ff[1]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|exp_result_ff[1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|input_not_zero_ff1                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|input_not_zero_ff1~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|man_result_ff[14]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|man_result_ff[14]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|man_round_p2[6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|man_round_p2[6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|man_round_p2[13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|man_round_p2[13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|man_round_p2[16]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|man_round_p2[16]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|sign_node_ff4[0]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|sign_node_ff4[0]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|altshift_taps:sign_node_ff1_rtl_0|shift_taps_quu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|altshift_taps:sign_node_ff1_rtl_0|shift_taps_quu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|altshift_taps:sign_node_ff1_rtl_0|shift_taps_quu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[1]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|altshift_taps:sign_node_ff1_rtl_0|shift_taps_quu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|man_round_p2[24]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|man_round_p2[24]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|dataa_sign_dffe1                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|dataa_sign_dffe1~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[2]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[2]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[6]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[6]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[8]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[8]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper0|add_sub_unh:auto_generated|dffe14                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper0|add_sub_unh:auto_generated|dffe14~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[3]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[3]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[6]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[6]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[7]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[7]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[8]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[8]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[12]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[12]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[20]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[20]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[21]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[21]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_dffe31[4]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_dffe31[4]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_dffe31[8]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_dffe31[8]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_leading_zeros_dffe31[0]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_leading_zeros_dffe31[0]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[3]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[3]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[8]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[8]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated|dffe11                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated|dffe11~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated|dffe13                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated|dffe13~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated|dffe11                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated|dffe11~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_dffe31[6]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_dffe31[6]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_dffe31[8]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_dffe31[8]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_dffe31[10]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_dffe31[10]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|dataa_man_dffe1[21]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|dataa_man_dffe1[21]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|denormal_res_dffe4                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|denormal_res_dffe4~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|infinity_magnitude_sub_dffe4                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|infinity_magnitude_sub_dffe4~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[0]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[0]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[2]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[2]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[8]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[8]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated|dffe9                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated|dffe9~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated|dffe11                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated|dffe11~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_dffe31[0]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_dffe31[0]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_dffe31[3]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_dffe31[3]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_dffe31[6]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_dffe31[6]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_dffe31[8]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_dffe31[8]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_leading_zeros_dffe31[1]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_leading_zeros_dffe31[1]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_res_is_not_zero_dffe4                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_res_is_not_zero_dffe4~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|datab_man_dffe1[17]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|datab_man_dffe1[17]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|infinity_magnitude_sub_dffe4                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|infinity_magnitude_sub_dffe4~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[1]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[1]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[5]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[5]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[8]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[8]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated|dffe12                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated|dffe12~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated|dffe14                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated|dffe14~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated|dffe5                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated|dffe5~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[6]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[6]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[8]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[8]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[9]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[9]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[16]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[16]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[19]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[19]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[25]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[25]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_dffe31[8]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_dffe31[8]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_dffe31[9]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_dffe31[9]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_dffe31[12]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_dffe31[12]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_dffe31[16]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_dffe31[16]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_dffe31[17]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_dffe31[17]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|altshift_taps:infinite_output_sign_dffe2_rtl_0|shift_taps_vuu:auto_generated|cntr_phf:cntr1|counter_reg_bit[1]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|altshift_taps:infinite_output_sign_dffe2_rtl_0|shift_taps_vuu:auto_generated|cntr_phf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[1]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[1]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[5]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[5]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[6]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[6]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[18]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[18]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[19]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_add_sub_res_mag_dffe21[19]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|a1a[1]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|a1a[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|a1a[2]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|a1a[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|a1a[11]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|a1a[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|a1a[13]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|a1a[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|a1a[16]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|a1a[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|a1a[18]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|a1a[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|a1a[25]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|a1a[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|a1a[31]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|a1a[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|a1b[0]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|a1b[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|a1b[1]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|a1b[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|a1b[5]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|a1b[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|a1b[7]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|a1b[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|a1b[8]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|a1b[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|a1b[9]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|a1b[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|a1b[16]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|a1b[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|a1b[18]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|a1b[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|a1b[30]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|a1b[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|a2a[2]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|a2a[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|a2a[5]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|a2a[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|a2a[7]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|a2a[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|a2a[10]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|a2a[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|a2a[17]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|a2a[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|a2a[18]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|a2a[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|a3b[8]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|a3b[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|a4a[15]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|a4a[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|a4a[23]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|a4a[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|a4b[0]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|a4b[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|a4b[9]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|a4b[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|a4b[23]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|a4b[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|a4b[24]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|a4b[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|a4b[31]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|a4b[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|count[1]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|count[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Chaos_Code:c0|count[3]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|count[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Chaos_Code:c0|m1a[3]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|m1a[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|m1a[4]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|m1a[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|m2a[18]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|m2a[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|m2b[6]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|m2b[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|m2b[10]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|m2b[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|m2b[14]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|m2b[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|m3a[0]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|m3a[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|m3a[20]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|m3a[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|m3b[12]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|m3b[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|m4b[0]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|m4b[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|m5b[16]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|m5b[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|m5b[22]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|m5b[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|m5b[23]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|m5b[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|m5b[26]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|m5b[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|m5b[28]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|m5b[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|m5b[29]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|m5b[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|s1a[0]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s1a[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|s1a[1]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s1a[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|s1a[8]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s1a[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|s1a[15]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s1a[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|s1a[17]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s1a[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|s1a[19]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s1a[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|s1a[24]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s1a[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|s1a[25]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s1a[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|s1a[29]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s1a[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|s1a[30]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s1a[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|s2a[6]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s2a[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|s2a[8]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s2a[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|s2a[24]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s2a[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|s2a[28]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s2a[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|s2a[29]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s2a[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|s2b[9]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s2b[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|s2b[11]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s2b[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|s2b[19]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s2b[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|s2b[20]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s2b[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|s2b[29]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s2b[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|s3a[3]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s3a[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|s3a[12]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s3a[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|s3b[12]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s3b[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|s3b[13]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s3b[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|s3b[18]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s3b[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|s3b[19]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s3b[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|s3b[24]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s3b[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|s4a[8]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s4a[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|s4a[16]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s4a[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|s4a[30]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s4a[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|s4b[5]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s4b[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|s4b[7]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s4b[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|s4b[15]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s4b[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|s5a[0]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s5a[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|s5a[2]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s5a[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|s5a[5]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s5a[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|s5a[6]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s5a[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|s5a[16]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s5a[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|s5a[18]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s5a[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|s5a[23]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s5a[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|s5a[30]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s5a[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|s5b[1]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s5b[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Chaos_Code:c0|s5b[13]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s5b[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|s5b[27]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|s5b[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Chaos_Code:c0|w[25]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|w[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Chaos_Code:c0|y[25]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Chaos_Code:c0|y[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; RW_Test:u2|address[0]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|address[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; RW_Test:u2|address[23]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|address[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|aes_rcon:r0|rcnt[1]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|aes_rcon:r0|rcnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|aes_rcon:r0|rcnt[2]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|aes_rcon:r0|rcnt[2]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|aes_rcon:r0|rcnt[3]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|aes_rcon:r0|rcnt[3]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][0]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][0]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][2]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][2]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][3]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][3]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][4]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][4]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][5]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][5]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][6]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][6]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][7]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][7]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][9]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][9]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][11]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][11]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][12]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][12]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][13]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][13]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][14]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][14]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][15]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][15]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][16]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][16]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][19]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][19]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][20]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][20]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][22]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][22]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][24]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][24]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][25]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][25]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][28]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][28]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][29]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][29]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][30]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][30]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][31]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[0][31]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][0]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][0]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][1]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][1]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][3]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][3]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][4]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][4]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][5]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][5]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][7]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][7]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][8]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][8]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][10]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][10]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][14]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][14]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][16]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][16]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][17]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][17]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][19]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][19]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][20]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][20]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][23]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][23]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][24]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][24]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][25]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][25]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][27]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][27]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][29]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][29]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][30]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[1][30]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][1]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][1]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][6]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][6]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][7]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][7]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][8]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][8]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][10]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][10]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][11]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][11]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][13]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][13]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][14]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][14]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][15]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][15]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][16]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][16]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][17]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][17]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][18]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][18]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][19]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][19]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][20]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][20]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][21]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][21]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][23]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][23]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][24]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][24]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][26]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][26]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][28]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][28]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][29]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][29]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][31]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|w[2][31]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|dcnt[1]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|dcnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; RW_Test:u2|aes_cipher_top:uut|dcnt[2]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|aes_cipher_top:uut|dcnt[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; RW_Test:u2|wait_count[7]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|wait_count[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; RW_Test:u2|write_count[0]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|write_count[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; RW_Test:u2|write_count[1]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|write_count[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; RW_Test:u2|write_count[3]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|write_count[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; RW_Test:u2|writedata[0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RW_Test:u2|writedata[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Sdram_Control:u1|Read                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|Read~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Sdram_Control:u1|ST[0]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|ST[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Sdram_Control:u1|ST[1]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|ST[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Sdram_Control:u1|ST[2]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|ST[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Sdram_Control:u1|ST[3]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|ST[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Sdram_Control:u1|ST[9]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|ST[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a1                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a1~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a5                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a5~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a6                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a6~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a1                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a1~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a4                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a4~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a5                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a5~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a6                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a6~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a7                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a7~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[6]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[6]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a3                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a3~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a5                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a5~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a8                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a8~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a1                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a1~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a2                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a2~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a3                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a3~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a5                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a5~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a6                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a6~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a7                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a7~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[0]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[0]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[2]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[2]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[5]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[5]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[6]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[6]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[8]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[8]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[9]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[9]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[8]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[8]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; Sdram_Control:u1|Write                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|Write~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Sdram_Control:u1|command:command1|command_delay[0]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|command:command1|command_delay[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Sdram_Control:u1|command:command1|command_done                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|command:command1|command_done~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Sdram_Control:u1|command:command1|do_refresh                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|command:command1|do_refresh~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Sdram_Control:u1|command:command1|do_writea                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|command:command1|do_writea~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Sdram_Control:u1|command:command1|ex_read                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|command:command1|ex_read~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Sdram_Control:u1|command:command1|oe4                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|command:command1|oe4~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Sdram_Control:u1|control_interface:control1|init_timer[5]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|control_interface:control1|init_timer[5]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Sdram_Control:u1|control_interface:control1|init_timer[7]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|control_interface:control1|init_timer[7]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Sdram_Control:u1|control_interface:control1|init_timer[9]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|control_interface:control1|init_timer[9]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Sdram_Control:u1|control_interface:control1|init_timer[12]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|control_interface:control1|init_timer[12]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Sdram_Control:u1|control_interface:control1|timer[3]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|control_interface:control1|timer[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Sdram_Control:u1|control_interface:control1|timer[6]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|control_interface:control1|timer[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Sdram_Control:u1|control_interface:control1|timer[15]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|control_interface:control1|timer[15]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Sdram_Control:u1|mWR                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|mWR~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Sdram_Control:u1|rRD_ADDR[4]                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|rRD_ADDR[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Sdram_Control:u1|rRD_ADDR[5]                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|rRD_ADDR[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Sdram_Control:u1|rRD_ADDR[7]                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|rRD_ADDR[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Sdram_Control:u1|rRD_ADDR[11]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|rRD_ADDR[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Sdram_Control:u1|rWR_ADDR[7]                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|rWR_ADDR[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Sdram_Control:u1|rWR_ADDR[10]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|rWR_ADDR[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Sdram_Control:u1|rWR_ADDR[15]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|rWR_ADDR[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Sdram_Control:u1|rWR_ADDR[17]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|rWR_ADDR[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Sdram_Control:u1|rWR_ADDR[22]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|rWR_ADDR[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Sdram_Control:u1|rWR_ADDR[24]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Sdram_Control:u1|rWR_ADDR[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[0]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[0]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[3]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[3]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE                                     ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                                     ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE                         ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE                         ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE                         ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE                         ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~DUPLICATE            ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE            ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE            ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~DUPLICATE            ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]~DUPLICATE                                                                                  ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]~DUPLICATE                                                                                  ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135]                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135]~DUPLICATE                                                                                 ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167]                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167]~DUPLICATE                                                                                 ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189]                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189]~DUPLICATE                                                                                 ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[315]                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[315]~DUPLICATE                                                                                 ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[318]                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[318]~DUPLICATE                                                                                 ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[390]                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[390]~DUPLICATE                                                                                 ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[441]                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[441]~DUPLICATE                                                                                 ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[456]                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[456]~DUPLICATE                                                                                 ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[477]                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[477]~DUPLICATE                                                                                 ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[561]                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[561]~DUPLICATE                                                                                 ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[563]                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[563]~DUPLICATE                                                                                 ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[624]                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[624]~DUPLICATE                                                                                 ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[642]                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[642]~DUPLICATE                                                                                 ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|storage_enable_delay_reg[3]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|storage_enable_delay_reg[3]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[9]                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[9]~DUPLICATE                                                                                            ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_69i:auto_generated|counter_reg_bit[2]                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_69i:auto_generated|counter_reg_bit[2]~DUPLICATE                                                                                  ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_SYNCH                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_SYNCH~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a2                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a2~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a3                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a3~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a5                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a5~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a7                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a7~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a8                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a8~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a0                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a0~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a1                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a1~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a2                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a2~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a4                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a4~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a7                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a7~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a8                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a8~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|rdptr_g[7]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|rdptr_g[7]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|rdptr_g[10]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|rdptr_g[10]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|wrptr_g[0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|wrptr_g[0]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|wrptr_g[3]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|wrptr_g[3]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|wrptr_g[5]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|wrptr_g[5]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|wrptr_g[8]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|wrptr_g[8]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[1]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[1]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[2]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[2]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[3]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_synced                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_synced~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_valid                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_valid~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][0]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][0]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][5]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][5]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][25]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][25]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][2]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][2]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][0]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][0]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][1]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][1]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][14]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][14]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][21]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][21]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][23]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][23]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][25]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][25]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][12]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][12]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][14]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][14]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][15]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][15]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][0]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][0]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][7]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][7]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][12]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][12]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[4]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[4]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[5]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[5]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[13]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[13]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[15]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[15]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|enable_synced_reg                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|enable_synced_reg~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|image_packet                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|image_packet~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[1]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[1]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[10]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[10]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[12]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[12]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[14]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[14]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[16]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[16]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[18]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[18]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|internal_output_is_valid                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|internal_output_is_valid~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[0]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[0]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[1]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[1]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[8]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[8]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[12]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[12]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|state.WAITING                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|state.WAITING~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:rdcounter[5]                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:rdcounter[5]~DUPLICATE                              ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:wrcounter[4]                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:wrcounter[4]~DUPLICATE                              ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:wrcounter[8]                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:wrcounter[8]~DUPLICATE                              ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[1]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[1]~DUPLICATE                                            ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[4]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[4]~DUPLICATE                                            ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[0]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[0]~DUPLICATE                                            ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[8]                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[8]~DUPLICATE                                            ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[8]                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[8]~DUPLICATE                                          ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[0]                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[0]~DUPLICATE                                                                 ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer|\some_delay_gen:shift_register[0] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer|\some_delay_gen:shift_register[0]~DUPLICATE ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[4]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[4]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[3]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[3]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_empty_reg                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_empty_reg~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[19]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[19]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[9]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[9]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[11]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[11]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[13]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[13]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[1]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[1]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[2]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[2]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[3]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[3]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[5]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[5]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[6]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[6]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[7]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[7]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[10]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[10]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[14]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[14]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[15]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[15]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[17]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[17]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[22]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[22]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[6]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[6]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[8]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[8]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[15]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[15]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[16]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[16]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[18]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[18]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|trying_to_read                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|trying_to_read~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[0]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[0]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|writing_control                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|writing_control~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_address[1]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_address[1]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|state.SENDING_GO_AND_ENABLE_INTERRUPT                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|state.SENDING_GO_AND_ENABLE_INTERRUPT~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|log_generator:log_generate_0|dot_cnt[0]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|log_generator:log_generate_0|dot_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|log_generator:log_generate_0|dot_cnt[1]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|log_generator:log_generate_0|dot_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|log_generator:log_generate_0|dot_cnt[5]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|log_generator:log_generate_0|dot_cnt[5]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|log_generator:log_generate_0|dot_cnt[7]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|log_generator:log_generate_0|dot_cnt[7]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|log_generator:log_generate_0|line_cnt[5]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|log_generator:log_generate_0|line_cnt[5]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|log_generator:log_generate_0|line_cnt[6]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|log_generator:log_generate_0|line_cnt[6]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|log_generator:log_generate_0|line_cnt[7]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|log_generator:log_generate_0|line_cnt[7]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|log_generator:log_generate_0|log_fifo:log_fifo_inst|scfifo:scfifo_component|scfifo_6ve1:auto_generated|a_dpfifo_m591:dpfifo|cntr_1h7:usedw_counter|counter_reg_bit[0]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|log_generator:log_generate_0|log_fifo:log_fifo_inst|scfifo:scfifo_component|scfifo_6ve1:auto_generated|a_dpfifo_m591:dpfifo|cntr_1h7:usedw_counter|counter_reg_bit[0]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|log_generator:log_generate_0|log_fifo:log_fifo_inst|scfifo:scfifo_component|scfifo_6ve1:auto_generated|a_dpfifo_m591:dpfifo|cntr_1h7:usedw_counter|counter_reg_bit[7]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|log_generator:log_generate_0|log_fifo:log_fifo_inst|scfifo:scfifo_component|scfifo_6ve1:auto_generated|a_dpfifo_m591:dpfifo|cntr_1h7:usedw_counter|counter_reg_bit[7]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|log_generator:log_generate_0|log_fifo:log_fifo_inst|scfifo:scfifo_component|scfifo_6ve1:auto_generated|dffe_nae                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|log_generator:log_generate_0|log_fifo:log_fifo_inst|scfifo:scfifo_component|scfifo_6ve1:auto_generated|dffe_nae~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|address_reg_a[0]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|address_reg_a[0]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|address_reg_a[2]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|address_reg_a[2]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|log_generator:log_generate_0|pkt_state.STATE_DATA_PKT_DAT                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|log_generator:log_generate_0|pkt_state.STATE_DATA_PKT_DAT~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:i_id_3052_line409|r_val[3]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:i_id_3052_line409|r_val[3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:i_id_3052_line409|r_val[4]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:i_id_3052_line409|r_val[4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:i_id_3052_line409|r_val[6]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:i_id_3052_line409|r_val[6]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:i_id_3052_line409|r_val[7]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:i_id_3052_line409|r_val[7]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:i_id_3052_line409|r_val[9]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:i_id_3052_line409|r_val[9]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:j_cp1_id_3059_line605|r_val[2]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:j_cp1_id_3059_line605|r_val[2]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:j_cp1_id_3059_line605|r_val[7]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:j_cp1_id_3059_line605|r_val[7]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:j_cp1_id_3059_line605|r_val[11]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:j_cp1_id_3059_line605|r_val[11]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:j_id_3062_line606|r_val[4]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:j_id_3062_line606|r_val[4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:width_counter_id_3094_line304|r_val[12]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:width_counter_id_3094_line304|r_val[12]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_max_au_1|r_val[7]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_max_au_1|r_val[7]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_max_au|r_val[1]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_max_au|r_val[1]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_max_au|r_val[3]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_max_au|r_val[3]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_max_au|r_val[7]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_max_au|r_val[7]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_max_au|r_val[8]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_max_au|r_val[8]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_max_au|r_val[10]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_max_au|r_val[10]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_max_au|r_val[11]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_max_au|r_val[11]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_min_au_1|r_val[5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_min_au_1|r_val[5]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_min_au_1|r_val[7]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_min_au_1|r_val[7]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_min_au_1|r_val[9]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_min_au_1|r_val[9]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_min_au_2|r_val[5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_min_au_2|r_val[5]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_min_au_2|r_val[6]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_min_au_2|r_val[6]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_min_au_2|r_val[8]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_min_au_2|r_val[8]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_min_au_2|r_val[9]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_min_au_2|r_val[9]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_min_au_2|r_val[11]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_min_au_2|r_val[11]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_avalon_st_input:din_0|fifo_data[1][23]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_avalon_st_input:din_0|fifo_data[1][23]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_avalon_st_input:din_0|fifo_usedw[0]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_avalon_st_input:din_0|fifo_usedw[0]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_avalon_st_input:din_0|fifo_usedw[1]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_avalon_st_input:din_0|fifo_usedw[1]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_avalon_st_input:din_1|fifo_usedw[0]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_avalon_st_input:din_1|fifo_usedw[0]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_avalon_st_input:din_1|fifo_usedw[1]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_avalon_st_input:din_1|fifo_usedw[1]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_avalon_st_input:din_2|fifo_usedw[2]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_avalon_st_input:din_2|fifo_usedw[2]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_avalon_st_input:din_2|take                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_avalon_st_input:din_2|take~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_fifo:to_output|\multi_cycle_latency_gen:read_request_history[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_fifo:to_output|\multi_cycle_latency_gen:read_request_history[0]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_fifo:to_output|\multi_cycle_latency_gen:unissued_requests[0]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_fifo:to_output|\multi_cycle_latency_gen:unissued_requests[0]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_fifo:to_output|alt_cusp161_general_fifo:the_fifo|alt_cusp161_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[0]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_fifo:to_output|alt_cusp161_general_fifo:the_fifo|alt_cusp161_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[0]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:ctrl_packet_height_reg|q[2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:ctrl_packet_height_reg|q[2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:ctrl_packet_height_reg|q[3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:ctrl_packet_height_reg|q[3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:ctrl_packet_height_reg|q[4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:ctrl_packet_height_reg|q[4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:ctrl_packet_height_reg|q[7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:ctrl_packet_height_reg|q[7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:ctrl_packet_height_reg|q[8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:ctrl_packet_height_reg|q[8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:eop_id_3091_line303|q[0]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:eop_id_3091_line303|q[0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:heights_reg|q[6]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:heights_reg|q[6]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:heights_reg|q[7]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:heights_reg|q[7]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:heights_reg|q[8]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:heights_reg|q[8]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:just_read_reg_392|q[12]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:just_read_reg_392|q[12]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:just_read_reg|q[17]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:just_read_reg|q[17]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:layer_active_reg|q[1]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:layer_active_reg|q[1]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:output_read_reg|q[0]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:output_read_reg|q[0]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:output_read_reg|q[8]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:output_read_reg|q[8]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:output_read_reg|q[10]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:output_read_reg|q[10]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:output_read_reg|q[15]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:output_read_reg|q[15]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:output_read_reg|q[24]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:output_read_reg|q[24]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcf0[0]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcf0[0]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[13]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[13]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[19]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[19]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[21]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[21]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[30]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[30]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[32]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[32]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[40]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[40]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[45]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[45]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[46]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[46]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[67]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[67]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc1_decoder_pcf0[3]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc1_decoder_pcf0[3]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc1_decoder_pcf0[4]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc1_decoder_pcf0[4]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc1_decoder_pcw[15]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc1_decoder_pcw[15]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_tpg_0:alt_vip_tpg_0|ALT_CUSP161_AVALON_ST_OUTPUT:dout|skid                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_tpg_0:alt_vip_tpg_0|ALT_CUSP161_AVALON_ST_OUTPUT:dout|skid~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo|full                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo|full~DUPLICATE                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo|wr_addr[0]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo|wr_addr[0]~DUPLICATE                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo|wr_addr[1]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo|wr_addr[1]~DUPLICATE                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][61]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][111]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|burst_bytecount[10]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|burst_bytecount[10]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[7]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[7]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[9]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[9]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[10]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[10]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[12]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[12]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[21]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[21]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[24]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[24]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[5]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[5]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[6]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[6]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[7]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[7]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|end_begintransfer                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|end_begintransfer~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|address_reg[6]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|address_reg[6]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|address_reg[7]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|address_reg[7]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|address_reg[9]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|address_reg[9]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|address_reg[11]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|address_reg[11]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|address_reg[15]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|address_reg[15]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|address_reg[16]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|address_reg[16]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|address_reg[17]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|address_reg[17]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|address_reg[19]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|address_reg[19]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|address_reg[22]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|address_reg[22]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|address_reg[23]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|address_reg[23]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|address_reg[25]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|address_reg[25]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter|address_reg[5]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter|address_reg[5]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter|address_reg[6]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter|address_reg[6]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter|address_reg[7]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter|address_reg[7]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter|address_reg[11]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter|address_reg[11]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter|address_reg[17]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter|address_reg[17]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter|address_reg[21]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter|address_reg[21]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter|address_reg[22]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter|address_reg[22]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter|address_reg[25]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter|address_reg[25]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter|byte_cnt_reg[7]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter|byte_cnt_reg[7]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter|byte_cnt_reg[9]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter|byte_cnt_reg[9]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter|count[0]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[2]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[2]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_mix_0_control_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_mix_0_control_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_mix_0_control_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_mix_0_control_agent_rsp_fifo|mem[0][57]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_mix_0_control_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_mix_0_control_agent_rsp_fifo|mem[0][67]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_mix_0_control_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_mix_0_control_agent_rsp_fifo|mem[0][68]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_mix_0_control_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_mix_0_control_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][57]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][65]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_done_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_done_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_reset_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_reset_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_shift_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_shift_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_step_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_step_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_step_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_step_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_step_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_step_s1_agent_rsp_fifo|mem[0][67]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_step_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_step_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_temp_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_temp_s1_agent_rsp_fifo|mem[0][69]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_temp_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_temp_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_temp_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_temp_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_w_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_x_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_x_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_x_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_x_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_x_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_x_s1_agent_rsp_fifo|mem[0][65]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_x_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_x_s1_agent_rsp_fifo|mem[0][67]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_x_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_x_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_x_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_x_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_y_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_y_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_y_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_y_s1_agent_rsp_fifo|mem[0][57]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_y_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_y_s1_agent_rsp_fifo|mem[0][59]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_y_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_y_s1_agent_rsp_fifo|mem[0][65]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_y_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_y_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_y_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_y_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_z_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_z_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_z_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_z_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_z_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_z_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[6]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[6]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]~DUPLICATE                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_done_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_done_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_done_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_done_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_done_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_done_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_done_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_done_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_done_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_done_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_shift_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_shift_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_shift_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_shift_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_shift_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_shift_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_shift_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_shift_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_shift_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_shift_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_step_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_step_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_step_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_step_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_step_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_step_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_step_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_step_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_step_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_step_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_temp_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_temp_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_x_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_x_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_x_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_x_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_x_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_x_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_y_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_y_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_y_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_y_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_y_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_y_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_y_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_y_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_z_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_z_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_z_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_z_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_done_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_done_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_shift_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_shift_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_shift_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_shift_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_shift_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_shift_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_step_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_step_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_step_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_step_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_temp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_temp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_x_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_x_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_x_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_x_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_y_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_y_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_z_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_z_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_z_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_z_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_vip_mix_0_control_translator|av_readdata_pre[0]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_vip_mix_0_control_translator|av_readdata_pre[0]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_vip_mix_0_control_translator|av_readdata_pre[1]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_vip_mix_0_control_translator|av_readdata_pre[1]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_vip_mix_0_control_translator|av_readdata_pre[2]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_vip_mix_0_control_translator|av_readdata_pre[2]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_vip_mix_0_control_translator|av_readdata_pre[9]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_vip_mix_0_control_translator|av_readdata_pre[9]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_vip_mix_0_control_translator|av_readdata_pre[11]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_vip_mix_0_control_translator|av_readdata_pre[11]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_vip_mix_0_control_translator|wait_latency_counter[0]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_vip_mix_0_control_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_done_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_done_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_done_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_done_s1_translator|waitrequest_reset_override~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_shift_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_shift_s1_translator|av_readdata_pre[20]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_shift_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_shift_s1_translator|av_readdata_pre[27]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_shift_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_shift_s1_translator|av_readdata_pre[28]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_shift_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_shift_s1_translator|waitrequest_reset_override~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_step_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_step_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_step_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_step_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_temp_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_temp_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_w_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_w_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_x_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_x_s1_translator|av_readdata_pre[5]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_x_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_x_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_y_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_y_s1_translator|av_readdata_pre[2]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_y_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_y_s1_translator|av_readdata_pre[4]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_y_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_y_s1_translator|av_readdata_pre[21]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_z_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_z_s1_translator|av_readdata_pre[1]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_z_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_z_s1_translator|av_readdata_pre[10]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_z_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_z_s1_translator|waitrequest_reset_override~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|saved_grant[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_004|saved_grant[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_004|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|saved_grant[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_008|saved_grant[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_008|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_pio_chaos_reset:pio_chaos_reset|data_out                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pio_chaos_reset:pio_chaos_reset|data_out~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_pio_chaos_reset:pio_chaos_step|data_out                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pio_chaos_reset:pio_chaos_step|data_out~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_w|d1_data_in[1]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_w|d1_data_in[1]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_w|d1_data_in[2]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_w|d1_data_in[2]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_w|d1_data_in[9]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_w|d1_data_in[9]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_w|d1_data_in[13]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_w|d1_data_in[13]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_w|d1_data_in[15]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_w|d1_data_in[15]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_w|d1_data_in[22]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_w|d1_data_in[22]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_w|d1_data_in[30]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_w|d1_data_in[30]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_x|d1_data_in[2]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_x|d1_data_in[2]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_x|d1_data_in[5]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_x|d1_data_in[5]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_x|d1_data_in[21]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_x|d1_data_in[21]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_x|d1_data_in[23]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_x|d1_data_in[23]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_x|d1_data_in[25]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_x|d1_data_in[25]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_x|d1_data_in[28]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_x|d1_data_in[28]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_y|d1_data_in[8]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_y|d1_data_in[8]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_y|d1_data_in[15]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_y|d1_data_in[15]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_z|d1_data_in[0]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_z|d1_data_in[0]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_z|d1_data_in[2]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_z|d1_data_in[2]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_z|d1_data_in[3]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_z|d1_data_in[3]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_z|d1_data_in[4]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_z|d1_data_in[4]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_z|d1_data_in[7]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_z|d1_data_in[7]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_z|d1_data_in[10]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_z|d1_data_in[10]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_z|d1_data_in[17]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_z|d1_data_in[17]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_z|d1_data_in[18]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_z|d1_data_in[18]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_z|d1_data_in[19]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_z|d1_data_in[19]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_z|d1_data_in[26]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_z|d1_data_in[26]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_z|d1_data_in[28]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pio_chaos_w:pio_chaos_z|d1_data_in[28]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|active_addr[16]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|active_addr[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|active_addr[22]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|active_addr[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|active_cs_n                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|active_cs_n~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|i_count[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|i_refs[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|i_state.000~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|i_state.010                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|i_state.010~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|i_state.011                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|i_state.011~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|i_state.101~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|i_state.111                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|i_state.111~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|init_done~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|m_cmd[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|m_cmd[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|m_data[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|m_state.000000001~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|m_state.000000100~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_state.001000000                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|m_state.001000000~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_state.010000000                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|m_state.010000000~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|refresh_counter[1]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|refresh_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|refresh_counter[3]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|refresh_counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|refresh_counter[11]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|refresh_counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module|entries[0]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module|entry_0[33]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module|entry_0[33]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module|rd_address~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_timing_adapter_0:timing_adapter_0|ready[0]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_timing_adapter_0:timing_adapter_0|ready[0]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                           ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+------------------------+----------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                   ; Ignored Value          ; Ignored Source             ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+------------------------+----------------------------+
; I/O Standard                ; DE1_SOC_golden_top                          ;              ; HPS_LTC_GPIO                                                                                 ; 3.3-V LVTTL            ; QSF Assignment             ;
; PLL Compensation Mode       ; DE1_SOC_golden_top                          ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT                 ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_golden_top                          ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_golden_top                          ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_golden_top                          ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_golden_top                          ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_golden_top                          ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_golden_top                          ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_golden_top                          ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_golden_top                          ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_golden_top                          ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_golden_top                          ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_golden_top                          ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_golden_top                          ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_golden_top                          ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_golden_top                          ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF                    ; QSF Assignment             ;
; Synchronizer Identification ; alt_vipitc131_common_sync                   ;              ; data_out_sync0[1]                                                                            ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                    ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                    ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                    ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                    ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                    ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                    ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                    ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                    ; on                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[0]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[0]~reg0                                                                              ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[10]                                                                                  ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[10]~reg0                                                                             ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[11]                                                                                  ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[11]~reg0                                                                             ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[12]                                                                                  ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[12]~reg0                                                                             ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[13]                                                                                  ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[13]~reg0                                                                             ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[14]                                                                                  ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[14]~reg0                                                                             ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[15]                                                                                  ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[15]~reg0                                                                             ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[1]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[1]~reg0                                                                              ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[2]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[2]~reg0                                                                              ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[3]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[3]~reg0                                                                              ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[4]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[4]~reg0                                                                              ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[5]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[5]~reg0                                                                              ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[6]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[6]~reg0                                                                              ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[7]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[7]~reg0                                                                              ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[8]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[8]~reg0                                                                              ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[9]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_system_sdram                            ;              ; za_data[9]~reg0                                                                              ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_addr[0]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_addr[10]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_addr[11]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_addr[12]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_addr[1]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_addr[2]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_addr[3]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_addr[4]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_addr[5]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_addr[6]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_addr[7]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_addr[8]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_addr[9]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_bank[0]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_bank[1]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_cmd[0]                                                                                     ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_cmd[1]                                                                                     ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_cmd[2]                                                                                     ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_cmd[3]                                                                                     ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_data[0]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_data[10]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_data[11]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_data[12]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_data[13]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_data[14]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_data[15]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_data[1]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_data[2]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_data[3]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_data[4]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_data[5]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_data[6]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_data[7]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_data[8]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_data[9]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_dqm[0]                                                                                     ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; soc_system_sdram                            ;              ; m_dqm[1]                                                                                     ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[0]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[10]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[11]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[12]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[13]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[14]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[15]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[1]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[2]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[3]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[4]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[5]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[6]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[7]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[8]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[9]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; oe                                                                                           ; ON                     ; Compiler or HDL Assignment ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 34482 ) ; 0.00 % ( 0 / 34482 )       ; 0.00 % ( 0 / 34482 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 34482 ) ; 0.00 % ( 0 / 34482 )       ; 0.00 % ( 0 / 34482 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                               ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------+
; Partition Name                        ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                  ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------+
; Top                                   ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                           ;
; pzdyqx:nabboc                         ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                                                                                             ;
; sld_hub:auto_hub                      ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                                                                                          ;
; sld_signaltap:auto_signaltap_0        ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0                                                                            ;
; soc_system_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst        ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                            ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                            ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                        ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                   ; 0.00 % ( 0 / 29419 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                         ; 0.00 % ( 0 / 163 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub                      ; 0.00 % ( 0 / 214 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0        ; 0.00 % ( 0 / 3795 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; soc_system_hps_0_hps_io_border:border ; 0.00 % ( 0 / 845 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst        ; 0.00 % ( 0 / 46 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/DE1_SOC_golden_top.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 10,171 / 41,910       ; 24 %  ;
; ALMs needed [=A-B+C]                                        ; 10,171                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 12,868 / 41,910       ; 31 %  ;
;         [a] ALMs used for LUT logic and registers           ; 4,609                 ;       ;
;         [b] ALMs used for LUT logic                         ; 4,779                 ;       ;
;         [c] ALMs used for registers                         ; 3,480                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2,739 / 41,910        ; 7 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 42 / 41,910           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 10                    ;       ;
;         [c] Due to LAB input limits                         ; 32                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 1,786 / 4,191         ; 43 %  ;
;     -- Logic LABs                                           ; 1,786                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 15,698                ;       ;
;     -- 7 input functions                                    ; 139                   ;       ;
;     -- 6 input functions                                    ; 3,783                 ;       ;
;     -- 5 input functions                                    ; 2,367                 ;       ;
;     -- 4 input functions                                    ; 2,775                 ;       ;
;     -- <=3 input functions                                  ; 6,634                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 3,690                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 17,370                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 16,178 / 83,820       ; 19 %  ;
;         -- Secondary logic registers                        ; 1,192 / 83,820        ; 1 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 16,518                ;       ;
;         -- Routing optimization registers                   ; 852                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 387 / 499             ; 78 %  ;
;     -- Clock pins                                           ; 8 / 11                ; 73 %  ;
;     -- Dedicated input pins                                 ; 3 / 39                ; 8 %   ;
; I/O registers                                               ; 226                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 2 / 4 ( 50 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 1 / 1 ( 100 % )       ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 271 / 553             ; 49 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 2,150,431 / 5,662,720 ; 38 %  ;
; Total block memory implementation bits                      ; 2,775,040 / 5,662,720 ; 49 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 5 / 112               ; 4 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 3 / 6                 ; 50 %  ;
; Global signals                                              ; 12                    ;       ;
;     -- Global clocks                                        ; 9 / 16                ; 56 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Hard IPs                                                    ; 0 / 2                 ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 9                 ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 9                 ; 0 %   ;
; Channel PLLs                                                ; 0 / 9                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 10.7% / 10.7% / 10.6% ;       ;
; Peak interconnect usage (total/H/V)                         ; 26.2% / 26.0% / 35.5% ;       ;
; Maximum fan-out                                             ; 10525                 ;       ;
; Highest non-global fan-out                                  ; 2592                  ;       ;
; Total fan-out                                               ; 133305                ;       ;
; Average fan-out                                             ; 3.45                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                                                                                   ;
+-------------------------------------------------------------+------------------------+----------------------+-----------------------+--------------------------------+---------------------------------------+--------------------------------+
; Statistic                                                   ; Top                    ; pzdyqx:nabboc        ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; soc_system_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+----------------------+-----------------------+--------------------------------+---------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 9580 / 41910 ( 23 % )  ; 60 / 41910 ( < 1 % ) ; 79 / 41910 ( < 1 % )  ; 452 / 41910 ( 1 % )            ; 0 / 41910 ( 0 % )                     ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 9580                   ; 60                   ; 79                    ; 452                            ; 0                                     ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 11183 / 41910 ( 27 % ) ; 74 / 41910 ( < 1 % ) ; 85 / 41910 ( < 1 % )  ; 1529 / 41910 ( 4 % )           ; 0 / 41910 ( 0 % )                     ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 4363                   ; 14                   ; 33                    ; 200                            ; 0                                     ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 4626                   ; 37                   ; 31                    ; 86                             ; 0                                     ; 0                              ;
;         [c] ALMs used for registers                         ; 2194                   ; 23                   ; 21                    ; 1243                           ; 0                                     ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                    ; 0                     ; 0                              ; 0                                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1645 / 41910 ( 4 % )   ; 14 / 41910 ( < 1 % ) ; 6 / 41910 ( < 1 % )   ; 1077 / 41910 ( 3 % )           ; 0 / 41910 ( 0 % )                     ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 42 / 41910 ( < 1 % )   ; 0 / 41910 ( 0 % )    ; 0 / 41910 ( 0 % )     ; 0 / 41910 ( 0 % )              ; 0 / 41910 ( 0 % )                     ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                    ; 0                     ; 0                              ; 0                                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 10                     ; 0                    ; 0                     ; 0                              ; 0                                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 32                     ; 0                    ; 0                     ; 0                              ; 0                                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                    ; 0                     ; 0                              ; 0                                     ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;                                       ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                  ; Low                   ; Low                            ; Low                                   ; Low                            ;
;                                                             ;                        ;                      ;                       ;                                ;                                       ;                                ;
; Total LABs:  partially or completely used                   ; 1460 / 4191 ( 35 % )   ; 11 / 4191 ( < 1 % )  ; 14 / 4191 ( < 1 % )   ; 335 / 4191 ( 8 % )             ; 0 / 4191 ( 0 % )                      ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 1460                   ; 11                   ; 14                    ; 335                            ; 0                                     ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                    ; 0                     ; 0                              ; 0                                     ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;                                       ;                                ;
; Combinational ALUT usage for logic                          ; 14989                  ; 91                   ; 106                   ; 512                            ; 0                                     ; 0                              ;
;     -- 7 input functions                                    ; 133                    ; 4                    ; 2                     ; 0                              ; 0                                     ; 0                              ;
;     -- 6 input functions                                    ; 3650                   ; 12                   ; 21                    ; 100                            ; 0                                     ; 0                              ;
;     -- 5 input functions                                    ; 2072                   ; 15                   ; 26                    ; 254                            ; 0                                     ; 0                              ;
;     -- 4 input functions                                    ; 2717                   ; 17                   ; 12                    ; 29                             ; 0                                     ; 0                              ;
;     -- <=3 input functions                                  ; 6417                   ; 43                   ; 45                    ; 129                            ; 0                                     ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 2097                   ; 30                   ; 29                    ; 1534                           ; 0                                     ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                    ; 0                     ; 0                              ; 0                                     ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                    ; 0                     ; 0                              ; 0                                     ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                    ; 0                     ; 0                              ; 0                                     ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;                                       ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                    ; 0                     ; 0                              ; 0                                     ; 0                              ;
;     -- By type:                                             ;                        ;                      ;                       ;                                ;                                       ;                                ;
;         -- Primary logic registers                          ; 13114 / 83820 ( 16 % ) ; 72 / 83820 ( < 1 % ) ; 108 / 83820 ( < 1 % ) ; 2884 / 83820 ( 3 % )           ; 0 / 83820 ( 0 % )                     ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 981 / 83820 ( 1 % )    ; 2 / 83820 ( < 1 % )  ; 10 / 83820 ( < 1 % )  ; 199 / 83820 ( < 1 % )          ; 0 / 83820 ( 0 % )                     ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                        ;                      ;                       ;                                ;                                       ;                                ;
;         -- Design implementation registers                  ; 13276                  ; 72                   ; 108                   ; 3062                           ; 0                                     ; 0                              ;
;         -- Routing optimization registers                   ; 819                    ; 2                    ; 10                    ; 21                             ; 0                                     ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;                                       ;                                ;
;                                                             ;                        ;                      ;                       ;                                ;                                       ;                                ;
; Virtual pins                                                ; 0                      ; 0                    ; 0                     ; 0                              ; 0                                     ; 0                              ;
; I/O pins                                                    ; 308                    ; 0                    ; 0                     ; 0                              ; 77                                    ; 2                              ;
; I/O registers                                               ; 50                     ; 0                    ; 0                     ; 0                              ; 176                                   ; 0                              ;
; Total block memory bits                                     ; 323615                 ; 0                    ; 0                     ; 1826816                        ; 0                                     ; 0                              ;
; Total block memory implementation bits                      ; 491520                 ; 0                    ; 0                     ; 2283520                        ; 0                                     ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 48 / 553 ( 8 % )       ; 0 / 553 ( 0 % )      ; 0 / 553 ( 0 % )       ; 223 / 553 ( 40 % )             ; 0 / 553 ( 0 % )                       ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 5 / 112 ( 4 % )        ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )                ; 0 / 112 ( 0 % )                       ; 0 / 112 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 0 / 116 ( 0 % )        ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )                ; 0 / 116 ( 0 % )                       ; 9 / 116 ( 7 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )       ; 0 / 1325 ( 0 % )     ; 0 / 1325 ( 0 % )      ; 0 / 1325 ( 0 % )               ; 186 / 1325 ( 14 % )                   ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 66 / 400 ( 16 % )                     ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )        ; 0 / 425 ( 0 % )      ; 0 / 425 ( 0 % )       ; 0 / 425 ( 0 % )                ; 40 / 425 ( 9 % )                      ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )          ; 0 / 8 ( 0 % )        ; 0 / 8 ( 0 % )         ; 0 / 8 ( 0 % )                  ; 2 / 8 ( 25 % )                        ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )       ; 0 / 1300 ( 0 % )     ; 0 / 1300 ( 0 % )      ; 0 / 1300 ( 0 % )               ; 124 / 1300 ( 9 % )                    ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 40 / 400 ( 10 % )                     ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 5 / 400 ( 1 % )                       ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )         ; 0 / 36 ( 0 % )       ; 0 / 36 ( 0 % )        ; 0 / 36 ( 0 % )                 ; 6 / 36 ( 16 % )                       ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )        ; 0 / 175 ( 0 % )      ; 0 / 175 ( 0 % )       ; 0 / 175 ( 0 % )                ; 26 / 175 ( 14 % )                     ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS I2C peripheral                                          ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 2 / 4 ( 50 % )                        ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS QSPI peripheral                                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS SPI Master peripheral                                   ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                  ; 0 / 6 ( 0 % )                         ; 3 / 6 ( 50 % )                 ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )         ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )                 ; 0 / 54 ( 0 % )                        ; 6 / 54 ( 11 % )                ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                  ; 0 / 6 ( 0 % )                         ; 3 / 6 ( 50 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                  ; 0 / 6 ( 0 % )                         ; 3 / 6 ( 50 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
;                                                             ;                        ;                      ;                       ;                                ;                                       ;                                ;
; Connections                                                 ;                        ;                      ;                       ;                                ;                                       ;                                ;
;     -- Input Connections                                    ; 15906                  ; 63                   ; 172                   ; 4461                           ; 82                                    ; 221                            ;
;     -- Registered Input Connections                         ; 14223                  ; 28                   ; 127                   ; 3299                           ; 0                                     ; 0                              ;
;     -- Output Connections                                   ; 786                    ; 5                    ; 493                   ; 34                             ; 109                                   ; 19478                          ;
;     -- Registered Output Connections                        ; 404                    ; 3                    ; 493                   ; 0                              ; 0                                     ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;                                       ;                                ;
; Internal Connections                                        ;                        ;                      ;                       ;                                ;                                       ;                                ;
;     -- Total Connections                                    ; 111965                 ; 561                  ; 1390                  ; 23263                          ; 5235                                  ; 19850                          ;
;     -- Registered Connections                               ; 62778                  ; 345                  ; 1113                  ; 18254                          ; 100                                   ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;                                       ;                                ;
; External Connections                                        ;                        ;                      ;                       ;                                ;                                       ;                                ;
;     -- Top                                                  ; 216                    ; 1                    ; 1                     ; 445                            ; 51                                    ; 15978                          ;
;     -- pzdyqx:nabboc                                        ; 1                      ; 0                    ; 37                    ; 0                              ; 0                                     ; 30                             ;
;     -- sld_hub:auto_hub                                     ; 1                      ; 37                   ; 20                    ; 451                            ; 0                                     ; 156                            ;
;     -- sld_signaltap:auto_signaltap_0                       ; 445                    ; 0                    ; 451                   ; 64                             ; 0                                     ; 3535                           ;
;     -- soc_system_hps_0_hps_io_border:border                ; 51                     ; 0                    ; 0                     ; 0                              ; 140                                   ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 15978                  ; 30                   ; 156                   ; 3535                           ; 0                                     ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;                                       ;                                ;
; Partition Interface                                         ;                        ;                      ;                       ;                                ;                                       ;                                ;
;     -- Input Ports                                          ; 43                     ; 11                   ; 78                    ; 735                            ; 12                                    ; 225                            ;
;     -- Output Ports                                         ; 366                    ; 4                    ; 95                    ; 459                            ; 46                                    ; 373                            ;
;     -- Bidir Ports                                          ; 178                    ; 0                    ; 0                     ; 0                              ; 70                                    ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;                                       ;                                ;
; Registered Ports                                            ;                        ;                      ;                       ;                                ;                                       ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 2                    ; 3                     ; 190                            ; 0                                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 3                    ; 49                    ; 445                            ; 0                                     ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;                                       ;                                ;
; Port Connectivity                                           ;                        ;                      ;                       ;                                ;                                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 0                    ; 1                     ; 22                             ; 0                                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 0                    ; 36                    ; 2                              ; 0                                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                    ; 0                     ; 16                             ; 0                                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                    ; 0                     ; 1                              ; 0                                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 0                    ; 54                    ; 225                            ; 0                                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                    ; 0                     ; 0                              ; 0                                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 2                    ; 59                    ; 239                            ; 0                                     ; 12                             ;
;     -- Output Ports with no Fanout                          ; 0                      ; 0                    ; 51                    ; 447                            ; 0                                     ; 0                              ;
+-------------------------------------------------------------+------------------------+----------------------+-----------------------+--------------------------------+---------------------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name                                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; ADC_DOUT                            ; V23   ; 5A       ; 89           ; 15           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; AUD_ADCDAT                          ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK2_50                           ; AA16  ; 4A       ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK3_50                           ; Y26   ; 5B       ; 89           ; 25           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK4_50                           ; K14   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50                            ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 10528                 ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_DDR3_RZQ                        ; D27   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; HPS_ENET_RX_CLK                     ; G20   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[0]                 ; A21   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[1]                 ; B20   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[2]                 ; B18   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[3]                 ; D21   ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DV                      ; K17   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_SPIM_MISO                       ; E24   ; 7A       ; 74           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_UART_RX                         ; B25   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_CLKOUT                      ; N16   ; 7D       ; 52           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_DIR                         ; E14   ; 7D       ; 49           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_NXT                         ; A14   ; 7D       ; 49           ; 81           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; IRDA_RXD                            ; G13   ; 8A       ; 28           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; Fitter               ; no        ;
; KEY[0]                              ; AJ4   ; 3B       ; 22           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[1]                              ; AK4   ; 3B       ; 22           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[2]                              ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[3]                              ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[0]                               ; AB30  ; 5B       ; 89           ; 21           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[1]                               ; Y27   ; 5B       ; 89           ; 25           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[2]                               ; AB28  ; 5B       ; 89           ; 21           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[3]                               ; AC30  ; 5B       ; 89           ; 25           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[4]                               ; W25   ; 5B       ; 89           ; 20           ; 43           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[5]                               ; V25   ; 5B       ; 89           ; 20           ; 60           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[6]                               ; AC28  ; 5B       ; 89           ; 20           ; 77           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[7]                               ; AD30  ; 5B       ; 89           ; 25           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[8]                               ; AC29  ; 5B       ; 89           ; 20           ; 94           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[9]                               ; AA30  ; 5B       ; 89           ; 21           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; USB_B2_CLK                          ; W21   ; 5A       ; 89           ; 8            ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; Fitter               ; no        ;
; USB_OE_N                            ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; Fitter               ; no        ;
; USB_RD_N                            ; E7    ; 8A       ; 4            ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; Fitter               ; no        ;
; USB_RESET_N                         ; C13   ; 8A       ; 38           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; Fitter               ; no        ;
; USB_WR_N                            ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; Fitter               ; no        ;
; auto_stp_external_storage_qualifier ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; Fitter               ; no        ;
+-------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CS_N            ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_DIN             ; W22   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCLK            ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_DACDAT          ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_XCK             ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[0]        ; AK14  ; 3B       ; 40           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10]       ; AG12  ; 3B       ; 26           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11]       ; AH13  ; 3B       ; 30           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12]       ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]        ; AH14  ; 3B       ; 30           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]        ; AG15  ; 3B       ; 38           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]        ; AE14  ; 3B       ; 24           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]        ; AB15  ; 3B       ; 28           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]        ; AC14  ; 3B       ; 28           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]        ; AD14  ; 3B       ; 24           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]        ; AF15  ; 3B       ; 32           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]        ; AH15  ; 3B       ; 38           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]        ; AG13  ; 3B       ; 26           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[0]          ; AF13  ; 3B       ; 22           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[1]          ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CAS_N          ; AF11  ; 3B       ; 18           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CKE            ; AK13  ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CLK            ; AH12  ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CS_N           ; AG11  ; 3B       ; 18           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_LDQM           ; AB13  ; 3B       ; 20           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_RAS_N          ; AE13  ; 3B       ; 22           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_UDQM           ; AK12  ; 3B       ; 36           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_WE_N           ; AA13  ; 3B       ; 20           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FAN_CTRL            ; W15   ; 3B       ; 40           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; FPGA_I2C_SCLK       ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[0]             ; B3    ; 8A       ; 14           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX0[1]             ; F13   ; 8A       ; 26           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX0[2]             ; AH5   ; 3A       ; 14           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX0[3]             ; C3    ; 8A       ; 14           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX0[4]             ; J12   ; 8A       ; 12           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX0[5]             ; AF5   ; 3A       ; 8            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX0[6]             ; H7    ; 8A       ; 16           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX1[0]             ; AG3   ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX1[1]             ; K7    ; 8A       ; 8            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX1[2]             ; J14   ; 8A       ; 32           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX1[3]             ; A4    ; 8A       ; 24           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX1[4]             ; E1    ; 8A       ; 6            ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX1[5]             ; E13   ; 8A       ; 26           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX1[6]             ; AK3   ; 3B       ; 20           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX2[0]             ; AD10  ; 3A       ; 4            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX2[1]             ; E11   ; 8A       ; 18           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX2[2]             ; AB27  ; 5B       ; 89           ; 23           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX2[3]             ; A9    ; 8A       ; 34           ; 81           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX2[4]             ; C2    ; 8A       ; 12           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX2[5]             ; AH17  ; 4A       ; 56           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX2[6]             ; K8    ; 8A       ; 8            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX3[0]             ; C7    ; 8A       ; 32           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX3[1]             ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX3[2]             ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX3[3]             ; AF21  ; 4A       ; 70           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX3[4]             ; AA21  ; 4A       ; 88           ; 0            ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX3[5]             ; Y17   ; 4A       ; 68           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX3[6]             ; AB17  ; 4A       ; 56           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX4[0]             ; AG2   ; 3A       ; 16           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX4[1]             ; AF6   ; 3A       ; 12           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX4[2]             ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX4[3]             ; AG1   ; 3A       ; 10           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX4[4]             ; H13   ; 8A       ; 20           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX4[5]             ; AK2   ; 3B       ; 20           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX4[6]             ; D10   ; 8A       ; 34           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX5[0]             ; AE18  ; 4A       ; 66           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX5[1]             ; C9    ; 8A       ; 28           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX5[2]             ; AF19  ; 4A       ; 62           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX5[3]             ; AA19  ; 4A       ; 72           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX5[4]             ; AG7   ; 3A       ; 10           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX5[5]             ; AA12  ; 3A       ; 12           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HEX5[6]             ; B13   ; 8A       ; 40           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[0]    ; F26   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[10]   ; D29   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[11]   ; C30   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[12]   ; B30   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[13]   ; C29   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[14]   ; H25   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]    ; G30   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]    ; F28   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]    ; F30   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]    ; J25   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]    ; J27   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]    ; F29   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]    ; E28   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]    ; H27   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]    ; G26   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[0]      ; E29   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[1]      ; J24   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[2]      ; J23   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CAS_N      ; E27   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CKE        ; L29   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_N       ; L23   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_P       ; M23   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CS_N       ; H24   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[0]      ; K28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[1]      ; M28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[2]      ; R28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[3]      ; W30   ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ODT        ; H28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RAS_N      ; D30   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RESET_N    ; P30   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_WE_N       ; C28   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_ENET_GTX_CLK    ; H19   ; 7B       ; 71           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_MDC        ; B21   ; 7B       ; 69           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[0] ; F20   ; 7B       ; 71           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[1] ; J19   ; 7B       ; 71           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[2] ; F21   ; 7B       ; 71           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[3] ; F19   ; 7B       ; 69           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_EN      ; A20   ; 7B       ; 68           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_FLASH_DCLK      ; D19   ; 7B       ; 60           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_FLASH_NCSO      ; A18   ; 7B       ; 63           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SD_CLK          ; A16   ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_CLK        ; C23   ; 7A       ; 76           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_MOSI       ; D22   ; 7A       ; 74           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_UART_TX         ; C25   ; 7A       ; 79           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_USB_STP         ; C15   ; 7D       ; 52           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IRDA_TXD            ; AD17  ; 4A       ; 64           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDR[0]             ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]             ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]             ; AC23  ; 4A       ; 86           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]             ; AD24  ; 4A       ; 88           ; 0            ; 35           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]             ; AG25  ; 4A       ; 78           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]             ; AF25  ; 4A       ; 86           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]             ; AE24  ; 4A       ; 88           ; 0            ; 52           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]             ; AF24  ; 4A       ; 74           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]             ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]             ; AC22  ; 4A       ; 86           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TD_DATA[0]          ; E6    ; 8A       ; 4            ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; TD_DATA[1]          ; AG23  ; 4A       ; 64           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; TD_DATA[2]          ; AC9   ; 3A       ; 4            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; TD_DATA[3]          ; C10   ; 8A       ; 28           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; TD_DATA[4]          ; AA18  ; 4A       ; 68           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; TD_DATA[5]          ; A3    ; 8A       ; 24           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; TD_DATA[6]          ; AG18  ; 4A       ; 58           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; TD_DATA[7]          ; E8    ; 8A       ; 18           ; 81           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; TD_HS               ; C4    ; 8A       ; 20           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; TD_RESET_N          ; AH4   ; 3A       ; 6            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; TD_VS               ; AF9   ; 3A       ; 8            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; USB_EMPTY           ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; USB_FULL            ; AA20  ; 4A       ; 84           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; VGA_BLANK_N         ; AK22  ; 4A       ; 68           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]            ; AJ21  ; 4A       ; 62           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]            ; AJ20  ; 4A       ; 62           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]            ; AH20  ; 4A       ; 54           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]            ; AJ19  ; 4A       ; 60           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]            ; AH19  ; 4A       ; 58           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]            ; AJ17  ; 4A       ; 58           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[6]            ; AJ16  ; 4A       ; 54           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[7]            ; AK16  ; 4A       ; 54           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_CLK             ; AK21  ; 4A       ; 68           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]            ; AK26  ; 4A       ; 76           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]            ; AJ25  ; 4A       ; 74           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]            ; AH25  ; 4A       ; 78           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]            ; AK24  ; 4A       ; 72           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]            ; AJ24  ; 4A       ; 74           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]            ; AH24  ; 4A       ; 64           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[6]            ; AK23  ; 4A       ; 72           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[7]            ; AH23  ; 4A       ; 70           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_HS              ; AK19  ; 4A       ; 60           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]            ; AK29  ; 4A       ; 82           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]            ; AK28  ; 4A       ; 82           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]            ; AK27  ; 4A       ; 80           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]            ; AJ27  ; 4A       ; 80           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]            ; AH27  ; 4A       ; 84           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]            ; AF26  ; 4A       ; 86           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[6]            ; AG26  ; 4A       ; 84           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[7]            ; AJ26  ; 4A       ; 76           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_SYNC_N          ; AJ22  ; 4A       ; 70           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS              ; AK18  ; 4A       ; 58           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                                                ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_ADCLRCK       ; AH29  ; 5A       ; 89           ; 6            ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; AUD_BCLK          ; AF30  ; 5A       ; 89           ; 15           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; AUD_DACLRCK       ; AG30  ; 5A       ; 89           ; 16           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[0]        ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DRAM_DQ[0]~33 (inverted)                                                                                                                                                                                                                                                                                                                                          ;
; DRAM_DQ[10]       ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DRAM_DQ[0]~33 (inverted)                                                                                                                                                                                                                                                                                                                                          ;
; DRAM_DQ[11]       ; AH9   ; 3B       ; 18           ; 0            ; 91           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DRAM_DQ[0]~33 (inverted)                                                                                                                                                                                                                                                                                                                                          ;
; DRAM_DQ[12]       ; AH8   ; 3B       ; 32           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DRAM_DQ[0]~33 (inverted)                                                                                                                                                                                                                                                                                                                                          ;
; DRAM_DQ[13]       ; AH7   ; 3B       ; 32           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DRAM_DQ[0]~33 (inverted)                                                                                                                                                                                                                                                                                                                                          ;
; DRAM_DQ[14]       ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DRAM_DQ[0]~33 (inverted)                                                                                                                                                                                                                                                                                                                                          ;
; DRAM_DQ[15]       ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DRAM_DQ[0]~33 (inverted)                                                                                                                                                                                                                                                                                                                                          ;
; DRAM_DQ[1]        ; AJ7   ; 3B       ; 26           ; 0            ; 91           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DRAM_DQ[0]~33 (inverted)                                                                                                                                                                                                                                                                                                                                          ;
; DRAM_DQ[2]        ; AK7   ; 3B       ; 28           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DRAM_DQ[0]~33 (inverted)                                                                                                                                                                                                                                                                                                                                          ;
; DRAM_DQ[3]        ; AK8   ; 3B       ; 28           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DRAM_DQ[0]~33 (inverted)                                                                                                                                                                                                                                                                                                                                          ;
; DRAM_DQ[4]        ; AK9   ; 3B       ; 30           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DRAM_DQ[0]~33 (inverted)                                                                                                                                                                                                                                                                                                                                          ;
; DRAM_DQ[5]        ; AG10  ; 3B       ; 18           ; 0            ; 74           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DRAM_DQ[0]~33 (inverted)                                                                                                                                                                                                                                                                                                                                          ;
; DRAM_DQ[6]        ; AK11  ; 3B       ; 34           ; 0            ; 57           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DRAM_DQ[0]~33 (inverted)                                                                                                                                                                                                                                                                                                                                          ;
; DRAM_DQ[7]        ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DRAM_DQ[0]~33 (inverted)                                                                                                                                                                                                                                                                                                                                          ;
; DRAM_DQ[8]        ; AH10  ; 3B       ; 34           ; 0            ; 74           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DRAM_DQ[0]~33 (inverted)                                                                                                                                                                                                                                                                                                                                          ;
; DRAM_DQ[9]        ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; DRAM_DQ[0]~33 (inverted)                                                                                                                                                                                                                                                                                                                                          ;
; FPGA_I2C_SDAT     ; Y23   ; 5A       ; 89           ; 13           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[0]         ; A13   ; 8A       ; 40           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[10]        ; AE22  ; 4A       ; 78           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[11]        ; E4    ; 8A       ; 10           ; 81           ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[12]        ; AD27  ; 5A       ; 89           ; 8            ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[13]        ; AH28  ; 5A       ; 89           ; 4            ; 94           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[14]        ; AH2   ; 3A       ; 10           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[15]        ; AE26  ; 5A       ; 89           ; 8            ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[16]        ; B6    ; 8A       ; 14           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[17]        ; E2    ; 8A       ; 8            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[18]        ; H8    ; 8A       ; 24           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[19]        ; A10   ; 8A       ; 38           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[1]         ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[20]        ; AD29  ; 5B       ; 89           ; 23           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[21]        ; B5    ; 8A       ; 14           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[22]        ; H14   ; 8A       ; 28           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[23]        ; AD25  ; 5A       ; 89           ; 4            ; 43           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[24]        ; J9    ; 8A       ; 4            ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[25]        ; AG16  ; 4A       ; 50           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[26]        ; AG8   ; 3A       ; 8            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[27]        ; B2    ; 8A       ; 16           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[28]        ; AJ2   ; 3A       ; 14           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[29]        ; H15   ; 8A       ; 40           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[2]         ; AD7   ; 3A       ; 6            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[30]        ; AF4   ; 3A       ; 8            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[31]        ; W20   ; 5A       ; 89           ; 6            ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[32]        ; F9    ; 8A       ; 2            ; 81           ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[33]        ; AE17  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[34]        ; A5    ; 8A       ; 26           ; 81           ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[35]        ; AE29  ; 5B       ; 89           ; 23           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[3]         ; AF18  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[4]         ; AF20  ; 4A       ; 70           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[5]         ; B8    ; 8A       ; 30           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[6]         ; AE27  ; 5A       ; 89           ; 11           ; 77           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[7]         ; A11   ; 8A       ; 38           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[8]         ; G10   ; 8A       ; 6            ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[9]         ; F10   ; 8A       ; 6            ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[0]         ; D4    ; 8A       ; 10           ; 81           ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[10]        ; A8    ; 8A       ; 34           ; 81           ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[11]        ; G15   ; 8A       ; 40           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[12]        ; G8    ; 8A       ; 24           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[13]        ; AG22  ; 4A       ; 66           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[14]        ; C5    ; 8A       ; 22           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[15]        ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[16]        ; D5    ; 8A       ; 20           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[17]        ; W17   ; 4A       ; 60           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[18]        ; D1    ; 8A       ; 6            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[19]        ; AE16  ; 4A       ; 52           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[1]         ; AA26  ; 5B       ; 89           ; 23           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[20]        ; AG17  ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[21]        ; E12   ; 8A       ; 22           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[22]        ; AC18  ; 4A       ; 64           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[23]        ; B7    ; 8A       ; 32           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[24]        ; AC27  ; 5A       ; 89           ; 16           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[25]        ; J10   ; 8A       ; 4            ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[26]        ; AG5   ; 3A       ; 14           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[27]        ; AE23  ; 4A       ; 78           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[28]        ; D7    ; 8A       ; 18           ; 81           ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[29]        ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[2]         ; AG6   ; 3A       ; 12           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[30]        ; AF16  ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[31]        ; G7    ; 8A       ; 2            ; 81           ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[32]        ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[33]        ; F8    ; 8A       ; 2            ; 81           ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[34]        ; W19   ; 4A       ; 80           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[35]        ; B1    ; 8A       ; 16           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[3]         ; F15   ; 8A       ; 36           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[4]         ; B11   ; 8A       ; 36           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[5]         ; AH3   ; 3A       ; 16           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[6]         ; AE28  ; 5A       ; 89           ; 11           ; 94           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[7]         ; Y18   ; 4A       ; 72           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[8]         ; H12   ; 8A       ; 20           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[9]         ; AD26  ; 5A       ; 89           ; 16           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_CONV_USB_N    ; B15   ; 7D       ; 52           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[43] (inverted)                                                                                                                                                                                                                             ;
; HPS_DDR3_DQS_N[0] ; M19   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1] ; N24   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[2] ; R18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[3] ; R21   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_P[0] ; N18   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[1] ; N25   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[2] ; R19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[3] ; R22   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQ[0]    ; K23   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]   ; K29   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[11]   ; K27   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[12]   ; M26   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[13]   ; M27   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[14]   ; L28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[15]   ; M30   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[16]   ; U26   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[17]   ; T26   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[18]   ; N29   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[19]   ; N28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[1]    ; K22   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]   ; P26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[21]   ; P27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[22]   ; N27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[23]   ; R29   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[24]   ; P24   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[25]   ; P25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[26]   ; T29   ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[27]   ; T28   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[28]   ; R27   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[29]   ; R26   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[2]    ; H30   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]   ; V30   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[31]   ; W29   ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[3]    ; G28   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]    ; L25   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]    ; L24   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]    ; J30   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]    ; J29   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]    ; K26   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[9]    ; L26   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_ENET_INT_N    ; C19   ; 7B       ; 60           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[45] (inverted)                                                                                                                                                                                                                             ;
; HPS_ENET_MDIO     ; E21   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[0] ; C20   ; 7B       ; 66           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[1] ; H18   ; 7B       ; 63           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[2] ; A19   ; 7B       ; 63           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[3] ; E19   ; 7B       ; 63           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; HPS_GPIO[0]       ; H17   ; 7C       ; 57           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[47] (inverted)                                                                                                                                                                                                                             ;
; HPS_GPIO[1]       ; C18   ; 7C       ; 57           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[49] (inverted)                                                                                                                                                                                                                             ;
; HPS_GSENSOR_INT   ; B22   ; 7A       ; 76           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[57] (inverted)                                                                                                                                                                                                                             ;
; HPS_I2C1_SCLK     ; E23   ; 7A       ; 77           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[39]                                                                                                                                                                                                                                        ;
; HPS_I2C1_SDAT     ; C24   ; 7A       ; 78           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[38]                                                                                                                                                                                                                                        ;
; HPS_I2C2_SCLK     ; H23   ; 7A       ; 78           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[41]                                                                                                                                                                                                                                        ;
; HPS_I2C2_SDAT     ; A25   ; 7A       ; 79           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[40]                                                                                                                                                                                                                                        ;
; HPS_I2C_CONTROL   ; B26   ; 7A       ; 79           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[51] (inverted)                                                                                                                                                                                                                             ;
; HPS_KEY           ; G21   ; 7A       ; 78           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[55] (inverted)                                                                                                                                                                                                                             ;
; HPS_LED           ; A24   ; 7A       ; 78           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[53] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_CMD        ; F18   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[0]    ; G18   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[1]    ; C17   ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[2]    ; D17   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[3]    ; B16   ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; HPS_SPIM_SS       ; D24   ; 7A       ; 74           ; 81           ; 4            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_USB_DATA[0]   ; E16   ; 7D       ; 54           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[1]   ; G16   ; 7D       ; 54           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[2]   ; D16   ; 7D       ; 54           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[3]   ; D14   ; 7D       ; 53           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[4]   ; A15   ; 7D       ; 53           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[29] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[5]   ; C14   ; 7D       ; 53           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[31] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[6]   ; D15   ; 7D       ; 53           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[33] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[7]   ; M17   ; 7D       ; 52           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[35] (inverted)                                                                                                                                                                                                                             ;
; PS2_CLK           ; AB25  ; 5A       ; 89           ; 11           ; 60           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; PS2_CLK2          ; AC25  ; 5A       ; 89           ; 4            ; 60           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; PS2_DAT           ; AA25  ; 5A       ; 89           ; 9            ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; PS2_DAT2          ; AB26  ; 5A       ; 89           ; 9            ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; TD_CLK27          ; G12   ; 8A       ; 10           ; 81           ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; USB_B2_DATA[0]    ; F6    ; 8A       ; 2            ; 81           ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; USB_B2_DATA[1]    ; D6    ; 8A       ; 22           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; USB_B2_DATA[2]    ; Y19   ; 4A       ; 84           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; USB_B2_DATA[3]    ; AG20  ; 4A       ; 62           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; USB_B2_DATA[4]    ; C8    ; 8A       ; 30           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; USB_B2_DATA[5]    ; AG21  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; USB_B2_DATA[6]    ; AE7   ; 3A       ; 6            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; USB_B2_DATA[7]    ; AH22  ; 4A       ; 66           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; USB_SCL           ; D11   ; 8A       ; 34           ; 81           ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; USB_SDA           ; D9    ; 8A       ; 30           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 14 ( 0 % )    ; --            ; --           ; --            ;
; B1L      ; 0 / 14 ( 0 % )    ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % )    ; --            ; --           ; --            ;
; 3A       ; 27 / 32 ( 84 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 48 / 48 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 71 / 80 ( 89 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 30 / 32 ( 94 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 15 / 16 ( 94 % )  ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 23 / 44 ( 52 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 14 / 19 ( 74 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 21 / 22 ( 95 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 8 / 12 ( 67 % )   ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 13 / 14 ( 93 % )  ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 68 / 80 ( 85 % )  ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                         ;
+----------+------------+----------------+-------------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                      ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+-------------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; TD_DATA[5]                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A4       ; 491        ; 8A             ; HEX1[3]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A5       ; 489        ; 8A             ; GPIO_0[34]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; GPIO_1[10]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A9       ; 471        ; 8A             ; HEX2[3]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A10      ; 465        ; 8A             ; GPIO_0[19]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A11      ; 463        ; 8A             ; GPIO_0[7]                           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A12      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; GPIO_0[0]                           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A14      ; 455        ; 7D             ; HPS_USB_NXT                         ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 447        ; 7D             ; HPS_USB_DATA[4]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 439        ; 7C             ; HPS_SD_CLK                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; HPS_FLASH_NCSO                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A19      ; 423        ; 7B             ; HPS_FLASH_DATA[2]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A20      ; 415        ; 7B             ; HPS_ENET_TX_EN                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 411        ; 7B             ; HPS_ENET_RX_DATA[0]                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; HPS_LED                             ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A25      ; 389        ; 7A             ; HPS_I2C2_SDAT                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A26      ; 382        ; 7A             ; ^GND                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                           ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 31         ; B0L            ; GND                                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ; 30         ; B0L            ; GND                                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCCE_GXBL                           ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; HEX5[5]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA13     ; 90         ; 3B             ; DRAM_WE_N                           ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 122        ; 3B             ; KEY[2]                              ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; KEY[3]                              ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; CLOCK2_50                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 4A             ; VCCIO4A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; TD_DATA[4]                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA19     ; 176        ; 4A             ; HEX5[3]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA20     ; 200        ; 4A             ; USB_FULL                            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA21     ; 210        ; 4A             ; HEX3[4]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA22     ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                              ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; LEDR[0]                             ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A             ; PS2_DAT                             ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B             ; GPIO_1[1]                           ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA27     ;            ; 5B             ; VCCIO5B                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                           ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; SW[9]                               ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB1      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 32         ; B0L            ; GXB_NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 33         ; B0L            ; GXB_NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCH_GXBL                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                        ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo                 ; output ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                              ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; GPIO_1[15]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; DRAM_LDQM                           ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ; 3B             ; VCCIO3B                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; DRAM_ADDR[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; --             ; VCC_AUX                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; HEX3[6]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                           ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                           ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; LEDR[8]                             ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A             ; LEDR[1]                             ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A             ; VCCIO5A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; PS2_CLK                             ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A             ; PS2_DAT2                            ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B             ; HEX2[2]                             ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AB28     ; 249        ; 5B             ; SW[2]                               ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB29     ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; SW[0]                               ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC1      ; 35         ; B0L            ; GND                                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ; 34         ; B0L            ; GND                                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck                 ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; TD_DATA[2]                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; auto_stp_external_storage_qualifier ; input  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                           ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; DRAM_ADDR[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                           ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                           ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; GPIO_1[22]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                           ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A             ; VCCIO4A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; LEDR[9]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 205        ; 4A             ; LEDR[2]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ;            ; 5A             ; VREFB5AN0                           ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; PS2_CLK2                            ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; GPIO_1[24]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AC28     ; 245        ; 5B             ; SW[6]                               ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B             ; SW[8]                               ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B             ; SW[3]                               ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD1      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ; 36         ; B0L            ; GXB_NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 37         ; B0L            ; GXB_NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                           ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; GPIO_0[2]                           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD8      ;            ; 3A             ; VCCIO3A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; HEX2[0]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; GPIO_1[29]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD12     ; 80         ; 3A             ; USB_OE_N                            ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; DRAM_ADDR[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD15     ;            ;                ; DNU                                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                           ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; IRDA_TXD                            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD18     ;            ; 4A             ; VCCIO4A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --             ; VCC_AUX                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; LEDR[3]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD25     ; 213        ; 5A             ; GPIO_0[23]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AD26     ; 240        ; 5A             ; GPIO_1[9]                           ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AD27     ; 222        ; 5A             ; GPIO_0[12]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AD28     ;            ; 5A             ; VCCIO5A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; GPIO_0[20]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AD30     ; 257        ; 5B             ; SW[7]                               ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE1      ; 39         ; B0L            ; GND                                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ; 38         ; B0L            ; GND                                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0              ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; USB_B2_DATA[6]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; USB_WR_N                            ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ; 95         ; 3B             ; DRAM_RAS_N                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 96         ; 3B             ; DRAM_ADDR[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ;            ; 3B             ; VCCIO3B                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; GPIO_1[19]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE17     ; 135        ; 4A             ; GPIO_0[33]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE18     ; 167        ; 4A             ; HEX5[0]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                           ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; GPIO_0[10]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE23     ; 189        ; 4A             ; GPIO_1[27]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE24     ; 209        ; 4A             ; LEDR[6]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ;            ; 4A             ; VCCIO4A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; GPIO_0[15]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AE27     ; 229        ; 5A             ; GPIO_0[6]                           ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AE28     ; 231        ; 5A             ; GPIO_1[6]                           ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AE29     ; 253        ; 5B             ; GPIO_0[35]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AE30     ;            ; 5B             ; VCCIO5B                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; GPIO_0[30]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF5      ; 64         ; 3A             ; HEX0[5]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF6      ; 75         ; 3A             ; HEX4[1]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF7      ;            ; 3A             ; VCCIO3A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; TD_VS                               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; GPIO_1[32]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; DRAM_CAS_N                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; DRAM_BA[0]                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 114        ; 3B             ; CLOCK_50                            ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; DRAM_ADDR[7]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ; 137        ; 4A             ; GPIO_1[30]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF17     ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; GPIO_0[3]                           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF19     ; 159        ; 4A             ; HEX5[2]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF20     ; 175        ; 4A             ; GPIO_0[4]                           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF21     ; 173        ; 4A             ; HEX3[3]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF22     ;            ; 4A             ; VCCIO4A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; LEDR[7]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF25     ; 206        ; 4A             ; LEDR[5]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 204        ; 4A             ; VGA_R[5]                            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF27     ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A             ; AUD_DACDAT                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A             ; AUD_BCLK                            ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A             ; HEX4[3]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG2      ; 83         ; 3A             ; HEX4[0]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG3      ; 63         ; 3A             ; HEX1[0]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG4      ;            ; 3A             ; VCCIO3A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; GPIO_1[26]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG6      ; 73         ; 3A             ; GPIO_1[2]                           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG7      ; 68         ; 3A             ; HEX5[4]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG8      ; 65         ; 3A             ; GPIO_0[26]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG9      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; DRAM_DQ[5]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 85         ; 3B             ; DRAM_CS_N                           ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ; 103        ; 3B             ; DRAM_ADDR[10]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG13     ; 101        ; 3B             ; DRAM_ADDR[9]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; DRAM_ADDR[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 134        ; 4A             ; GPIO_0[25]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG17     ; 132        ; 4A             ; GPIO_1[20]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG18     ; 150        ; 4A             ; TD_DATA[6]                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG19     ;            ; 4A             ; VCCIO4A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; USB_B2_DATA[3]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG21     ; 143        ; 4A             ; USB_B2_DATA[5]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG22     ; 166        ; 4A             ; GPIO_1[13]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG23     ; 163        ; 4A             ; TD_DATA[1]                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG24     ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; LEDR[4]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 203        ; 4A             ; VGA_R[6]                            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A             ; HEX3[1]                             ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AG29     ;            ; 5A             ; VCCIO5A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; AUD_DACLRCK                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; GPIO_0[14]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH3      ; 81         ; 3A             ; GPIO_1[5]                           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH4      ; 61         ; 3A             ; TD_RESET_N                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH5      ; 76         ; 3A             ; HEX0[2]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH6      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; DRAM_DQ[13]                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 113        ; 3B             ; DRAM_DQ[12]                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 84         ; 3B             ; DRAM_DQ[11]                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ; 118        ; 3B             ; DRAM_DQ[8]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH11     ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; DRAM_CLK                            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 111        ; 3B             ; DRAM_ADDR[11]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 109        ; 3B             ; DRAM_ADDR[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ; 125        ; 3B             ; DRAM_ADDR[8]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH16     ;            ; 4A             ; VCCIO4A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; HEX2[5]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A             ; VGA_B[4]                            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ; 141        ; 4A             ; VGA_B[2]                            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH21     ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; USB_B2_DATA[7]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH23     ; 174        ; 4A             ; VGA_G[7]                            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 161        ; 4A             ; VGA_G[5]                            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ; 188        ; 4A             ; VGA_G[2]                            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH26     ;            ; 4A             ; VCCIO4A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; VGA_R[4]                            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH28     ; 214        ; 5A             ; GPIO_0[13]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AH29     ; 218        ; 5A             ; AUD_ADCLRCK                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH30     ; 241        ; 5A             ; AUD_XCK                             ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; GPIO_0[28]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ3      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; KEY[0]                              ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ5      ; 99         ; 3B             ; DRAM_DQ[15]                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ6      ; 102        ; 3B             ; DRAM_DQ[14]                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ7      ; 100        ; 3B             ; DRAM_DQ[1]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ8      ;            ; 3B             ; VCCIO3B                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; DRAM_DQ[10]                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ10     ; 116        ; 3B             ; DRAM_DQ[9]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ11     ; 119        ; 3B             ; DRAM_DQ[7]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ12     ; 124        ; 3B             ; DRAM_BA[1]                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ13     ;            ; 3B             ; VCCIO3B                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; DRAM_ADDR[12]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ15     ;            ; 3B             ; VREFB3BN0                           ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; VGA_B[6]                            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ17     ; 151        ; 4A             ; VGA_B[5]                            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ18     ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; VGA_B[3]                            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ20     ; 158        ; 4A             ; VGA_B[1]                            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ21     ; 156        ; 4A             ; VGA_B[0]                            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ22     ; 172        ; 4A             ; VGA_SYNC_N                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ23     ;            ; 4A             ; VCCIO4A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; VGA_G[4]                            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ25     ; 180        ; 4A             ; VGA_G[1]                            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ26     ; 187        ; 4A             ; VGA_R[7]                            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ27     ; 195        ; 4A             ; VGA_R[3]                            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ28     ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; AUD_ADCDAT                          ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; HEX4[5]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK3      ; 89         ; 3B             ; HEX1[6]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK4      ; 92         ; 3B             ; KEY[1]                              ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK5      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; DRAM_DQ[0]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK7      ; 107        ; 3B             ; DRAM_DQ[2]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK8      ; 105        ; 3B             ; DRAM_DQ[3]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK9      ; 108        ; 3B             ; DRAM_DQ[4]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK10     ;            ; 3B             ; VCCIO3B                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; DRAM_DQ[6]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK12     ; 123        ; 3B             ; DRAM_UDQM                           ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK13     ; 121        ; 3B             ; DRAM_CKE                            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK14     ; 129        ; 3B             ; DRAM_ADDR[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK15     ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; VGA_B[7]                            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK17     ;            ; 4A             ; VREFB4AN0                           ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; VGA_VS                              ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK19     ; 153        ; 4A             ; VGA_HS                              ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK20     ;            ; 4A             ; VCCIO4A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; VGA_CLK                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK22     ; 169        ; 4A             ; VGA_BLANK_N                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK23     ; 179        ; 4A             ; VGA_G[6]                            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK24     ; 177        ; 4A             ; VGA_G[3]                            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK25     ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; VGA_G[0]                            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK27     ; 193        ; 4A             ; VGA_R[2]                            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK28     ; 198        ; 4A             ; VGA_R[1]                            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK29     ; 196        ; 4A             ; VGA_R[0]                            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ; 509        ; 8A             ; GPIO_1[35]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B2       ; 507        ; 8A             ; GPIO_0[27]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B3       ; 513        ; 8A             ; HEX0[0]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B4       ;            ; 8A             ; VCCIO8A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; GPIO_0[21]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B6       ; 510        ; 8A             ; GPIO_0[16]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B7       ; 477        ; 8A             ; GPIO_1[23]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B8       ; 481        ; 8A             ; GPIO_0[5]                           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B9       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                           ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; GPIO_1[4]                           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; HEX5[6]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B14      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; HPS_CONV_USB_N                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B16      ; 441        ; 7C             ; HPS_SD_DATA[3]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; HPS_ENET_RX_DATA[2]                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B19      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; HPS_ENET_RX_DATA[1]                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B21      ; 413        ; 7B             ; HPS_ENET_MDC                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ; 399        ; 7A             ; HPS_GSENSOR_INT                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; HPS_UART_RX                         ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B26      ; 386        ; 7A             ; HPS_I2C_CONTROL                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; HPS_DDR3_ADDR[12]                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; HEX2[4]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C3       ; 511        ; 8A             ; HEX0[3]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C4       ; 501        ; 8A             ; TD_HS                               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C5       ; 497        ; 8A             ; GPIO_1[14]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C6       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; HEX3[0]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C8       ; 479        ; 8A             ; USB_B2_DATA[4]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C9       ; 485        ; 8A             ; HEX5[1]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C10      ; 483        ; 8A             ; TD_DATA[3]                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C11      ;            ; 8A             ; VCCIO8A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; USB_RESET_N                         ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C14      ; 448        ; 7D             ; HPS_USB_DATA[5]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C15      ; 453        ; 7D             ; HPS_USB_STP                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; HPS_SD_DATA[1]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C18      ; 435        ; 7C             ; HPS_GPIO[1]                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C19      ; 427        ; 7B             ; HPS_ENET_INT_N                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C20      ; 421        ; 7B             ; HPS_FLASH_DATA[0]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C21      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; HPS_SPIM_CLK                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C24      ; 393        ; 7A             ; HPS_I2C1_SDAT                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C25      ; 388        ; 7A             ; HPS_UART_TX                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C26      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                           ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; HPS_DDR3_WE_N                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C29      ; 367        ; 6A             ; HPS_DDR3_ADDR[13]                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C30      ; 363        ; 6A             ; HPS_DDR3_ADDR[11]                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ; 529        ; 8A             ; GPIO_1[18]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; GPIO_1[0]                           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D5       ; 499        ; 8A             ; GPIO_1[16]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D6       ; 495        ; 8A             ; USB_B2_DATA[1]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D7       ; 505        ; 8A             ; GPIO_1[28]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D8       ;            ; 8A             ; VCCIO8A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; USB_SDA                             ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D10      ; 472        ; 8A             ; HEX4[6]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D11      ; 470        ; 8A             ; USB_SCL                             ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; HPS_USB_DATA[3]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 449        ; 7D             ; HPS_USB_DATA[6]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D16      ; 445        ; 7D             ; HPS_USB_DATA[2]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D17      ; 440        ; 7C             ; HPS_SD_DATA[2]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; HPS_FLASH_DCLK                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; HPS_ENET_RX_DATA[3]                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D22      ; 402        ; 7A             ; HPS_SPIM_MOSI                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D23      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; HPS_SPIM_SS                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                           ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_DDR3_RZQ                        ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; HPS_DDR3_ADDR[10]                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D30      ; 359        ; 6A             ; HPS_DDR3_RAS_N                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ; 527        ; 8A             ; HEX1[4]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E2       ; 525        ; 8A             ; GPIO_0[17]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; GPIO_0[11]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E5       ;            ; 8A             ; VCCIO8A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; TD_DATA[0]                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E7       ; 531        ; 8A             ; USB_RD_N                            ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E8       ; 503        ; 8A             ; TD_DATA[7]                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; HEX2[1]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E12      ; 494        ; 8A             ; GPIO_1[21]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E13      ; 488        ; 8A             ; HEX1[5]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E14      ; 454        ; 7D             ; HPS_USB_DIR                         ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; HPS_USB_DATA[0]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; HPS_FLASH_DATA[3]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; HPS_ENET_MDIO                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS                 ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; HPS_I2C1_SCLK                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E24      ; 403        ; 7A             ; HPS_SPIM_MISO                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E25      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; HPS_DDR3_CAS_N                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E28      ; 351        ; 6A             ; HPS_DDR3_ADDR[7]                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E29      ; 353        ; 6A             ; HPS_DDR3_BA[0]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E30      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; USB_B2_DATA[0]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F7       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; GPIO_1[33]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F9       ; 534        ; 8A             ; GPIO_0[32]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F10      ; 528        ; 8A             ; GPIO_0[9]                           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; HEX0[1]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; GPIO_1[3]                           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; HPS_SD_CMD                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F19      ; 410        ; 7B             ; HPS_ENET_TX_DATA[3]                 ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F20      ; 407        ; 7B             ; HPS_ENET_TX_DATA[0]                 ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F21      ; 409        ; 7B             ; HPS_ENET_TX_DATA[2]                 ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                           ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                         ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                           ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; HPS_DDR3_ADDR[0]                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; HPS_DDR3_ADDR[2]                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F29      ; 349        ; 6A             ; HPS_DDR3_ADDR[6]                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F30      ; 347        ; 6A             ; HPS_DDR3_ADDR[3]                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;                ; RREF                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; GPIO_1[31]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G8       ; 492        ; 8A             ; GPIO_1[12]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G9       ;            ; 8A             ; VCCIO8A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; GPIO_0[8]                           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; TD_CLK27                            ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G13      ; 484        ; 8A             ; IRDA_RXD                            ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G14      ;            ; 8A             ; VCCIO8A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; GPIO_1[11]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G16      ; 444        ; 7D             ; HPS_USB_DATA[1]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; HPS_SD_DATA[0]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; HPS_ENET_RX_CLK                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G21      ; 392        ; 7A             ; HPS_KEY                             ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; HPS_DDR3_ADDR[9]                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G27      ; 339        ; 6A             ; VREFB6AN0_HPS                       ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; HPS_DDR3_DQ[3]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; HPS_DDR3_ADDR[1]                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ; 0          ; B2L            ; GXB_NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 1          ; B2L            ; GXB_NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; HEX0[6]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H8       ; 490        ; 8A             ; GPIO_0[18]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H9       ;            ; --             ; VCCBAT                              ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; GPIO_1[8]                           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H13      ; 498        ; 8A             ; HEX4[4]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H14      ; 482        ; 8A             ; GPIO_0[22]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H15      ; 458        ; 8A             ; GPIO_0[29]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; HPS_GPIO[0]                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H18      ; 422        ; 7B             ; HPS_FLASH_DATA[1]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H19      ; 406        ; 7B             ; HPS_ENET_GTX_CLK                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; HPS_I2C2_SCLK                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H24      ; 364        ; 6A             ; HPS_DDR3_CS_N                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H25      ; 368        ; 6A             ; HPS_DDR3_ADDR[14]                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; HPS_DDR3_ADDR[8]                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H28      ; 333        ; 6A             ; HPS_DDR3_ODT                        ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; HPS_DDR3_DQ[2]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J1       ; 3          ; B2L            ; GND                                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ; 2          ; B2L            ; GND                                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; GPIO_0[24]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J10      ; 530        ; 8A             ; GPIO_1[25]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J11      ;            ; --             ; VCCPGM                              ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; HEX0[4]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J13      ;            ; 8A             ; VCCIO8A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; HEX1[2]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J15      ;            ;                ; DNU                                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; HPS_ENET_TX_DATA[1]                 ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                       ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; HPS_DDR3_BA[2]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 352        ; 6A             ; HPS_DDR3_BA[1]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 344        ; 6A             ; HPS_DDR3_ADDR[4]                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; HPS_DDR3_ADDR[5]                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; HPS_DDR3_DQ[7]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J30      ; 329        ; 6A             ; HPS_DDR3_DQ[6]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ; 4          ; B2L            ; GXB_NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ; 5          ; B2L            ; GXB_NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; HEX1[1]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; K8       ; 524        ; 8A             ; HEX2[6]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; K9       ;            ; --             ; VCCA_FPLL                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; CLOCK4_50                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K15      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; HPS_ENET_RX_DV                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; HPS_DDR3_DQ[1]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K23      ; 338        ; 6A             ; HPS_DDR3_DQ[0]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; HPS_DDR3_DQ[8]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 319        ; 6A             ; HPS_DDR3_DQ[11]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K28      ; 325        ; 6A             ; HPS_DDR3_DM[0]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K29      ; 321        ; 6A             ; HPS_DDR3_DQ[10]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ; 7          ; B2L            ; GND                                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ; 6          ; B2L            ; GND                                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCCL_GXBL                           ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; HPS_DDR3_CK_N                       ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ; 328        ; 6A             ; HPS_DDR3_DQ[5]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L25      ; 330        ; 6A             ; HPS_DDR3_DQ[4]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ; 320        ; 6A             ; HPS_DDR3_DQ[9]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; HPS_DDR3_DQ[14]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L29      ; 315        ; 6A             ; HPS_DDR3_CKE                        ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ; 8          ; B2L            ; GXB_NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ; 9          ; B2L            ; GXB_NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCCE_GXBL                           ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                                 ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                                 ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                                 ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; HPS_USB_DATA[7]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M18      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; HPS_DDR3_DQS_N[0]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M20      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; HPS_DDR3_CK_P                       ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; HPS_DDR3_DQ[12]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 312        ; 6A             ; HPS_DDR3_DQ[13]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 309        ; 6A             ; HPS_DDR3_DM[1]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M29      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; HPS_DDR3_DQ[15]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ; 11         ; B2L            ; GND                                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ; 10         ; B2L            ; GND                                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCCE_GXBL                           ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                                 ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                                 ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                                 ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; HPS_USB_CLKOUT                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N17      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; HPS_DDR3_DQS_P[0]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N19      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; HPS_DDR3_DQS_N[1]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 316        ; 6A             ; HPS_DDR3_DQS_P[1]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; HPS_DDR3_DQ[22]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 303        ; 6B             ; HPS_DDR3_DQ[19]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N29      ; 305        ; 6B             ; HPS_DDR3_DQ[18]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ; 16         ; B1L            ; GXB_NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ; 17         ; B1L            ; GXB_NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCH_GXBL                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ; 13         ; B2L            ; GND                                 ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; P9       ; 12         ; B2L            ; GND                                 ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                                 ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                                 ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; HPS_DDR3_DQ[24]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P25      ; 288        ; 6B             ; HPS_DDR3_DQ[25]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P26      ; 298        ; 6B             ; HPS_DDR3_DQ[20]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P27      ; 296        ; 6B             ; HPS_DDR3_DQ[21]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; HPS_DDR3_RESET_N                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ; 19         ; B1L            ; GND                                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ; 18         ; B1L            ; GND                                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCCL_GXBL                           ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                                 ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                                 ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                                 ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; HPS_DDR3_DQS_N[2]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 300        ; 6B             ; HPS_DDR3_DQS_P[2]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; HPS_DDR3_DQS_N[3]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R22      ; 284        ; 6B             ; HPS_DDR3_DQS_P[3]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; HPS_DDR3_DQ[29]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 282        ; 6B             ; HPS_DDR3_DQ[28]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 293        ; 6B             ; HPS_DDR3_DM[2]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R29      ; 295        ; 6B             ; HPS_DDR3_DQ[23]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R30      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ; 20         ; B1L            ; GXB_NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ; 21         ; B1L            ; GXB_NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCCE_GXBL                           ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ; 14         ; B1L            ; GND                                 ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; T9       ; 15         ; B1L            ; GND                                 ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                                 ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                                 ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; HPS_DDR3_DQ[17]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T27      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; HPS_DDR3_DQ[27]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T29      ; 289        ; 6B             ; HPS_DDR3_DQ[26]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 23         ; B1L            ; GND                                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ; 22         ; B1L            ; GND                                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCCE_GXBL                           ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                               ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi                 ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                                 ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                                 ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                                 ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                                 ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; HPS_DDR3_DQ[16]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; VREFB6BN0_HPS                       ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 24         ; B1L            ; GXB_NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ; 25         ; B1L            ; GXB_NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCH_GXBL                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms                 ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                                 ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                                 ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                                 ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; HEX4[2]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V18      ; 194        ; 4A             ; USB_EMPTY                           ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V19      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; ADC_DOUT                            ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A             ; VCCPD5A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; SW[5]                               ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; HPS_DDR3_DQ[30]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ; 27         ; B1L            ; GND                                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 26         ; B1L            ; GND                                 ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCL_GXBL                           ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ; 41         ; B0L            ; GND                                 ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; W8       ; 40         ; B0L            ; GND                                 ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                                 ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                                 ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                                 ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; FAN_CTRL                            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; HEX3[2]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; GPIO_1[17]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W18      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; GPIO_1[34]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W20      ; 217        ; 5A             ; GPIO_0[31]                          ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; USB_B2_CLK                          ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W22      ; 223        ; 5A             ; ADC_DIN                             ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A             ; VCCIO5A                             ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; ADC_SCLK                            ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B             ; SW[4]                               ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; HPS_DDR3_DQ[31]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W30      ; 277        ; 6B             ; HPS_DDR3_DM[3]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 28         ; B0L            ; GXB_NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 29         ; B0L            ; GXB_NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCCE_GXBL                           ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                                 ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                                 ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                                 ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; GPIO_0[1]                           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y17      ; 170        ; 4A             ; HEX3[5]                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y18      ; 178        ; 4A             ; GPIO_1[7]                           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y19      ; 202        ; 4A             ; USB_B2_DATA[2]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y20      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; ADC_CS_N                            ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; FPGA_I2C_SDAT                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A             ; FPGA_I2C_SCLK                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; CLOCK3_50                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y27      ; 258        ; 5B             ; SW[1]                               ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP     ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                                 ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+-------------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                         ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Optimized GXB Elements                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; Preserved Component                                                                                      ; Removed Component                                                                       ;
+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; PLL Reference Clock Select Blocks                                                                        ;                                                                                         ;
;  soc_system:u0|soc_system_pll_sdram:pll_sdram|altera_pll:altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  ;                                                                                         ;
;   --                                                                                                     ; pll:pll_u0|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  ;
; PLL Reconfiguration Blocks                                                                               ;                                                                                         ;
;  soc_system:u0|soc_system_pll_sdram:pll_sdram|altera_pll:altera_pll_i|general[0].gpll~PLL_RECONFIG       ;                                                                                         ;
;   --                                                                                                     ; pll:pll_u0|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_RECONFIG       ;
; Fractional PLLs                                                                                          ;                                                                                         ;
;  soc_system:u0|soc_system_pll_sdram:pll_sdram|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL     ;                                                                                         ;
;   --                                                                                                     ; pll:pll_u0|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL     ;
; PLL Output Counters                                                                                      ;                                                                                         ;
;  soc_system:u0|soc_system_pll_sdram:pll_sdram|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER ;                                                                                         ;
;   --                                                                                                     ; pll:pll_u0|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;
; Clock enable blocks                                                                                      ;                                                                                         ;
;  soc_system:u0|soc_system_pll_sdram:pll_sdram|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0             ;                                                                                         ;
;   --                                                                                                     ; pll:pll_u0|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0             ;
+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Assignment Warnings                                                    ;
+-------------------------------------+--------------------------------------+
; Pin Name                            ; Reason                               ;
+-------------------------------------+--------------------------------------+
; ADC_CS_N                            ; Missing drive strength and slew rate ;
; ADC_DIN                             ; Missing drive strength and slew rate ;
; ADC_SCLK                            ; Missing drive strength and slew rate ;
; AUD_DACDAT                          ; Missing drive strength and slew rate ;
; AUD_XCK                             ; Missing drive strength and slew rate ;
; DRAM_ADDR[0]                        ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]                        ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]                        ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]                        ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]                        ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]                        ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]                        ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]                        ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]                        ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]                        ; Missing drive strength and slew rate ;
; DRAM_ADDR[10]                       ; Missing drive strength and slew rate ;
; DRAM_ADDR[11]                       ; Missing drive strength and slew rate ;
; DRAM_ADDR[12]                       ; Missing drive strength and slew rate ;
; DRAM_BA[0]                          ; Missing drive strength and slew rate ;
; DRAM_BA[1]                          ; Missing drive strength and slew rate ;
; DRAM_CAS_N                          ; Missing drive strength and slew rate ;
; DRAM_CKE                            ; Missing drive strength and slew rate ;
; DRAM_CLK                            ; Missing drive strength and slew rate ;
; DRAM_CS_N                           ; Missing drive strength and slew rate ;
; DRAM_LDQM                           ; Missing drive strength and slew rate ;
; DRAM_RAS_N                          ; Missing drive strength and slew rate ;
; DRAM_UDQM                           ; Missing drive strength and slew rate ;
; DRAM_WE_N                           ; Missing drive strength and slew rate ;
; FAN_CTRL                            ; Missing drive strength and slew rate ;
; FPGA_I2C_SCLK                       ; Missing drive strength and slew rate ;
; HEX0[0]                             ; Missing drive strength and slew rate ;
; HEX0[1]                             ; Missing drive strength and slew rate ;
; HEX0[2]                             ; Missing drive strength and slew rate ;
; HEX0[3]                             ; Missing drive strength and slew rate ;
; HEX0[4]                             ; Missing drive strength and slew rate ;
; HEX0[5]                             ; Missing drive strength and slew rate ;
; HEX0[6]                             ; Missing drive strength and slew rate ;
; HEX1[0]                             ; Missing drive strength and slew rate ;
; HEX1[1]                             ; Missing drive strength and slew rate ;
; HEX1[2]                             ; Missing drive strength and slew rate ;
; HEX1[3]                             ; Missing drive strength and slew rate ;
; HEX1[4]                             ; Missing drive strength and slew rate ;
; HEX1[5]                             ; Missing drive strength and slew rate ;
; HEX1[6]                             ; Missing drive strength and slew rate ;
; HEX2[0]                             ; Missing drive strength and slew rate ;
; HEX2[1]                             ; Missing drive strength and slew rate ;
; HEX2[2]                             ; Missing drive strength and slew rate ;
; HEX2[3]                             ; Missing drive strength and slew rate ;
; HEX2[4]                             ; Missing drive strength and slew rate ;
; HEX2[5]                             ; Missing drive strength and slew rate ;
; HEX2[6]                             ; Missing drive strength and slew rate ;
; HEX3[0]                             ; Missing drive strength and slew rate ;
; HEX3[1]                             ; Missing drive strength and slew rate ;
; HEX3[2]                             ; Missing drive strength and slew rate ;
; HEX3[3]                             ; Missing drive strength and slew rate ;
; HEX3[4]                             ; Missing drive strength and slew rate ;
; HEX3[5]                             ; Missing drive strength and slew rate ;
; HEX3[6]                             ; Missing drive strength and slew rate ;
; HEX4[0]                             ; Missing drive strength and slew rate ;
; HEX4[1]                             ; Missing drive strength and slew rate ;
; HEX4[2]                             ; Missing drive strength and slew rate ;
; HEX4[3]                             ; Missing drive strength and slew rate ;
; HEX4[4]                             ; Missing drive strength and slew rate ;
; HEX4[5]                             ; Missing drive strength and slew rate ;
; HEX4[6]                             ; Missing drive strength and slew rate ;
; HEX5[0]                             ; Missing drive strength and slew rate ;
; HEX5[1]                             ; Missing drive strength and slew rate ;
; HEX5[2]                             ; Missing drive strength and slew rate ;
; HEX5[3]                             ; Missing drive strength and slew rate ;
; HEX5[4]                             ; Missing drive strength and slew rate ;
; HEX5[5]                             ; Missing drive strength and slew rate ;
; HEX5[6]                             ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]                    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[1]                    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[2]                    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[3]                    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[4]                    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[5]                    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[6]                    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[7]                    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[8]                    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[9]                    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[10]                   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[11]                   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[12]                   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[13]                   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[14]                   ; Missing slew rate                    ;
; HPS_DDR3_BA[0]                      ; Missing slew rate                    ;
; HPS_DDR3_BA[1]                      ; Missing slew rate                    ;
; HPS_DDR3_BA[2]                      ; Missing slew rate                    ;
; HPS_DDR3_CAS_N                      ; Missing slew rate                    ;
; HPS_DDR3_CKE                        ; Missing slew rate                    ;
; HPS_DDR3_CS_N                       ; Missing slew rate                    ;
; HPS_DDR3_ODT                        ; Missing slew rate                    ;
; HPS_DDR3_RAS_N                      ; Missing slew rate                    ;
; HPS_DDR3_RESET_N                    ; Missing slew rate                    ;
; HPS_DDR3_WE_N                       ; Missing slew rate                    ;
; HPS_ENET_GTX_CLK                    ; Missing drive strength and slew rate ;
; HPS_ENET_MDC                        ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[0]                 ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[1]                 ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[2]                 ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[3]                 ; Missing drive strength and slew rate ;
; HPS_ENET_TX_EN                      ; Missing drive strength and slew rate ;
; HPS_FLASH_DCLK                      ; Missing drive strength and slew rate ;
; HPS_FLASH_NCSO                      ; Missing drive strength and slew rate ;
; HPS_SD_CLK                          ; Missing drive strength and slew rate ;
; HPS_SPIM_CLK                        ; Missing drive strength and slew rate ;
; HPS_SPIM_MOSI                       ; Missing drive strength and slew rate ;
; HPS_UART_TX                         ; Missing drive strength and slew rate ;
; HPS_USB_STP                         ; Missing drive strength and slew rate ;
; IRDA_TXD                            ; Missing drive strength and slew rate ;
; LEDR[0]                             ; Missing drive strength and slew rate ;
; LEDR[1]                             ; Missing drive strength and slew rate ;
; LEDR[2]                             ; Missing drive strength and slew rate ;
; LEDR[3]                             ; Missing drive strength and slew rate ;
; LEDR[4]                             ; Missing drive strength and slew rate ;
; LEDR[5]                             ; Missing drive strength and slew rate ;
; LEDR[6]                             ; Missing drive strength and slew rate ;
; LEDR[7]                             ; Missing drive strength and slew rate ;
; LEDR[8]                             ; Missing drive strength and slew rate ;
; LEDR[9]                             ; Missing drive strength and slew rate ;
; TD_DATA[0]                          ; Missing drive strength and slew rate ;
; TD_DATA[1]                          ; Missing drive strength and slew rate ;
; TD_DATA[2]                          ; Missing drive strength and slew rate ;
; TD_DATA[3]                          ; Missing drive strength and slew rate ;
; TD_DATA[4]                          ; Missing drive strength and slew rate ;
; TD_DATA[5]                          ; Missing drive strength and slew rate ;
; TD_DATA[6]                          ; Missing drive strength and slew rate ;
; TD_DATA[7]                          ; Missing drive strength and slew rate ;
; TD_HS                               ; Missing drive strength and slew rate ;
; TD_RESET_N                          ; Missing drive strength and slew rate ;
; TD_VS                               ; Missing drive strength and slew rate ;
; USB_EMPTY                           ; Missing drive strength and slew rate ;
; USB_FULL                            ; Missing drive strength and slew rate ;
; VGA_BLANK_N                         ; Missing drive strength and slew rate ;
; VGA_B[0]                            ; Missing drive strength and slew rate ;
; VGA_B[1]                            ; Missing drive strength and slew rate ;
; VGA_B[2]                            ; Missing drive strength and slew rate ;
; VGA_B[3]                            ; Missing drive strength and slew rate ;
; VGA_B[4]                            ; Missing drive strength and slew rate ;
; VGA_B[5]                            ; Missing drive strength and slew rate ;
; VGA_B[6]                            ; Missing drive strength and slew rate ;
; VGA_B[7]                            ; Missing drive strength and slew rate ;
; VGA_CLK                             ; Missing drive strength and slew rate ;
; VGA_G[0]                            ; Missing drive strength and slew rate ;
; VGA_G[1]                            ; Missing drive strength and slew rate ;
; VGA_G[2]                            ; Missing drive strength and slew rate ;
; VGA_G[3]                            ; Missing drive strength and slew rate ;
; VGA_G[4]                            ; Missing drive strength and slew rate ;
; VGA_G[5]                            ; Missing drive strength and slew rate ;
; VGA_G[6]                            ; Missing drive strength and slew rate ;
; VGA_G[7]                            ; Missing drive strength and slew rate ;
; VGA_HS                              ; Missing drive strength and slew rate ;
; VGA_R[0]                            ; Missing drive strength and slew rate ;
; VGA_R[1]                            ; Missing drive strength and slew rate ;
; VGA_R[2]                            ; Missing drive strength and slew rate ;
; VGA_R[3]                            ; Missing drive strength and slew rate ;
; VGA_R[4]                            ; Missing drive strength and slew rate ;
; VGA_R[5]                            ; Missing drive strength and slew rate ;
; VGA_R[6]                            ; Missing drive strength and slew rate ;
; VGA_R[7]                            ; Missing drive strength and slew rate ;
; VGA_SYNC_N                          ; Missing drive strength and slew rate ;
; VGA_VS                              ; Missing drive strength and slew rate ;
; AUD_ADCLRCK                         ; Missing drive strength and slew rate ;
; AUD_BCLK                            ; Missing drive strength and slew rate ;
; AUD_DACLRCK                         ; Missing drive strength and slew rate ;
; FPGA_I2C_SDAT                       ; Missing drive strength and slew rate ;
; GPIO_0[0]                           ; Missing drive strength and slew rate ;
; GPIO_0[1]                           ; Missing drive strength and slew rate ;
; GPIO_0[2]                           ; Missing drive strength and slew rate ;
; GPIO_0[3]                           ; Missing drive strength and slew rate ;
; GPIO_0[4]                           ; Missing drive strength and slew rate ;
; GPIO_0[5]                           ; Missing drive strength and slew rate ;
; GPIO_0[6]                           ; Missing drive strength and slew rate ;
; GPIO_0[7]                           ; Missing drive strength and slew rate ;
; GPIO_0[8]                           ; Missing drive strength and slew rate ;
; GPIO_0[9]                           ; Missing drive strength and slew rate ;
; GPIO_0[10]                          ; Missing drive strength and slew rate ;
; GPIO_0[11]                          ; Missing drive strength and slew rate ;
; GPIO_0[12]                          ; Missing drive strength and slew rate ;
; GPIO_0[13]                          ; Missing drive strength and slew rate ;
; GPIO_0[14]                          ; Missing drive strength and slew rate ;
; GPIO_0[15]                          ; Missing drive strength and slew rate ;
; GPIO_0[16]                          ; Missing drive strength and slew rate ;
; GPIO_0[17]                          ; Missing drive strength and slew rate ;
; GPIO_0[18]                          ; Missing drive strength and slew rate ;
; GPIO_0[19]                          ; Missing drive strength and slew rate ;
; GPIO_0[20]                          ; Missing drive strength and slew rate ;
; GPIO_0[21]                          ; Missing drive strength and slew rate ;
; GPIO_0[22]                          ; Missing drive strength and slew rate ;
; GPIO_0[23]                          ; Missing drive strength and slew rate ;
; GPIO_0[24]                          ; Missing drive strength and slew rate ;
; GPIO_0[25]                          ; Missing drive strength and slew rate ;
; GPIO_0[26]                          ; Missing drive strength and slew rate ;
; GPIO_0[27]                          ; Missing drive strength and slew rate ;
; GPIO_0[28]                          ; Missing drive strength and slew rate ;
; GPIO_0[29]                          ; Missing drive strength and slew rate ;
; GPIO_0[30]                          ; Missing drive strength and slew rate ;
; GPIO_0[31]                          ; Missing drive strength and slew rate ;
; GPIO_0[32]                          ; Missing drive strength and slew rate ;
; GPIO_0[33]                          ; Missing drive strength and slew rate ;
; GPIO_0[34]                          ; Missing drive strength and slew rate ;
; GPIO_0[35]                          ; Missing drive strength and slew rate ;
; GPIO_1[0]                           ; Missing drive strength and slew rate ;
; GPIO_1[1]                           ; Missing drive strength and slew rate ;
; GPIO_1[2]                           ; Missing drive strength and slew rate ;
; GPIO_1[3]                           ; Missing drive strength and slew rate ;
; GPIO_1[4]                           ; Missing drive strength and slew rate ;
; GPIO_1[5]                           ; Missing drive strength and slew rate ;
; GPIO_1[6]                           ; Missing drive strength and slew rate ;
; GPIO_1[7]                           ; Missing drive strength and slew rate ;
; GPIO_1[8]                           ; Missing drive strength and slew rate ;
; GPIO_1[9]                           ; Missing drive strength and slew rate ;
; GPIO_1[10]                          ; Missing drive strength and slew rate ;
; GPIO_1[11]                          ; Missing drive strength and slew rate ;
; GPIO_1[12]                          ; Missing drive strength and slew rate ;
; GPIO_1[13]                          ; Missing drive strength and slew rate ;
; GPIO_1[14]                          ; Missing drive strength and slew rate ;
; GPIO_1[15]                          ; Missing drive strength and slew rate ;
; GPIO_1[16]                          ; Missing drive strength and slew rate ;
; GPIO_1[17]                          ; Missing drive strength and slew rate ;
; GPIO_1[18]                          ; Missing drive strength and slew rate ;
; GPIO_1[19]                          ; Missing drive strength and slew rate ;
; GPIO_1[20]                          ; Missing drive strength and slew rate ;
; GPIO_1[21]                          ; Missing drive strength and slew rate ;
; GPIO_1[22]                          ; Missing drive strength and slew rate ;
; GPIO_1[23]                          ; Missing drive strength and slew rate ;
; GPIO_1[24]                          ; Missing drive strength and slew rate ;
; GPIO_1[25]                          ; Missing drive strength and slew rate ;
; GPIO_1[26]                          ; Missing drive strength and slew rate ;
; GPIO_1[27]                          ; Missing drive strength and slew rate ;
; GPIO_1[28]                          ; Missing drive strength and slew rate ;
; GPIO_1[29]                          ; Missing drive strength and slew rate ;
; GPIO_1[30]                          ; Missing drive strength and slew rate ;
; GPIO_1[31]                          ; Missing drive strength and slew rate ;
; GPIO_1[32]                          ; Missing drive strength and slew rate ;
; GPIO_1[33]                          ; Missing drive strength and slew rate ;
; GPIO_1[34]                          ; Missing drive strength and slew rate ;
; GPIO_1[35]                          ; Missing drive strength and slew rate ;
; PS2_CLK                             ; Missing drive strength and slew rate ;
; PS2_CLK2                            ; Missing drive strength and slew rate ;
; PS2_DAT                             ; Missing drive strength and slew rate ;
; PS2_DAT2                            ; Missing drive strength and slew rate ;
; TD_CLK27                            ; Missing drive strength and slew rate ;
; USB_B2_DATA[0]                      ; Missing drive strength and slew rate ;
; USB_B2_DATA[1]                      ; Missing drive strength and slew rate ;
; USB_B2_DATA[2]                      ; Missing drive strength and slew rate ;
; USB_B2_DATA[3]                      ; Missing drive strength and slew rate ;
; USB_B2_DATA[4]                      ; Missing drive strength and slew rate ;
; USB_B2_DATA[5]                      ; Missing drive strength and slew rate ;
; USB_B2_DATA[6]                      ; Missing drive strength and slew rate ;
; USB_B2_DATA[7]                      ; Missing drive strength and slew rate ;
; USB_SCL                             ; Missing drive strength and slew rate ;
; USB_SDA                             ; Missing drive strength and slew rate ;
; DRAM_DQ[0]                          ; Missing drive strength and slew rate ;
; DRAM_DQ[1]                          ; Missing drive strength and slew rate ;
; DRAM_DQ[2]                          ; Missing drive strength and slew rate ;
; DRAM_DQ[3]                          ; Missing drive strength and slew rate ;
; DRAM_DQ[4]                          ; Missing drive strength and slew rate ;
; DRAM_DQ[5]                          ; Missing drive strength and slew rate ;
; DRAM_DQ[6]                          ; Missing drive strength and slew rate ;
; DRAM_DQ[7]                          ; Missing drive strength and slew rate ;
; DRAM_DQ[8]                          ; Missing drive strength and slew rate ;
; DRAM_DQ[9]                          ; Missing drive strength and slew rate ;
; DRAM_DQ[10]                         ; Missing drive strength and slew rate ;
; DRAM_DQ[11]                         ; Missing drive strength and slew rate ;
; DRAM_DQ[12]                         ; Missing drive strength and slew rate ;
; DRAM_DQ[13]                         ; Missing drive strength and slew rate ;
; DRAM_DQ[14]                         ; Missing drive strength and slew rate ;
; DRAM_DQ[15]                         ; Missing drive strength and slew rate ;
; HPS_CONV_USB_N                      ; Missing drive strength and slew rate ;
; HPS_ENET_INT_N                      ; Missing drive strength and slew rate ;
; HPS_ENET_MDIO                       ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[0]                   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[1]                   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[2]                   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[3]                   ; Missing drive strength and slew rate ;
; HPS_GPIO[0]                         ; Missing drive strength and slew rate ;
; HPS_GPIO[1]                         ; Missing drive strength and slew rate ;
; HPS_GSENSOR_INT                     ; Missing drive strength and slew rate ;
; HPS_I2C1_SCLK                       ; Missing drive strength and slew rate ;
; HPS_I2C1_SDAT                       ; Missing drive strength and slew rate ;
; HPS_I2C2_SCLK                       ; Missing drive strength and slew rate ;
; HPS_I2C2_SDAT                       ; Missing drive strength and slew rate ;
; HPS_I2C_CONTROL                     ; Missing drive strength and slew rate ;
; HPS_KEY                             ; Missing drive strength and slew rate ;
; HPS_LED                             ; Missing drive strength and slew rate ;
; HPS_SD_CMD                          ; Missing drive strength and slew rate ;
; HPS_SD_DATA[0]                      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[1]                      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[2]                      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[3]                      ; Missing drive strength and slew rate ;
; HPS_SPIM_SS                         ; Missing drive strength and slew rate ;
; HPS_USB_DATA[0]                     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[1]                     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[2]                     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[3]                     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[4]                     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[5]                     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[6]                     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[7]                     ; Missing drive strength and slew rate ;
; FAN_CTRL                            ; Missing location assignment          ;
; HEX0[0]                             ; Missing location assignment          ;
; HEX0[1]                             ; Missing location assignment          ;
; HEX0[2]                             ; Missing location assignment          ;
; HEX0[3]                             ; Missing location assignment          ;
; HEX0[4]                             ; Missing location assignment          ;
; HEX0[5]                             ; Missing location assignment          ;
; HEX0[6]                             ; Missing location assignment          ;
; HEX1[0]                             ; Missing location assignment          ;
; HEX1[1]                             ; Missing location assignment          ;
; HEX1[2]                             ; Missing location assignment          ;
; HEX1[3]                             ; Missing location assignment          ;
; HEX1[4]                             ; Missing location assignment          ;
; HEX1[5]                             ; Missing location assignment          ;
; HEX1[6]                             ; Missing location assignment          ;
; HEX2[0]                             ; Missing location assignment          ;
; HEX2[1]                             ; Missing location assignment          ;
; HEX2[2]                             ; Missing location assignment          ;
; HEX2[3]                             ; Missing location assignment          ;
; HEX2[4]                             ; Missing location assignment          ;
; HEX2[5]                             ; Missing location assignment          ;
; HEX2[6]                             ; Missing location assignment          ;
; HEX3[0]                             ; Missing location assignment          ;
; HEX3[1]                             ; Missing location assignment          ;
; HEX3[2]                             ; Missing location assignment          ;
; HEX3[3]                             ; Missing location assignment          ;
; HEX3[4]                             ; Missing location assignment          ;
; HEX3[5]                             ; Missing location assignment          ;
; HEX3[6]                             ; Missing location assignment          ;
; HEX4[0]                             ; Missing location assignment          ;
; HEX4[1]                             ; Missing location assignment          ;
; HEX4[2]                             ; Missing location assignment          ;
; HEX4[3]                             ; Missing location assignment          ;
; HEX4[4]                             ; Missing location assignment          ;
; HEX4[5]                             ; Missing location assignment          ;
; HEX4[6]                             ; Missing location assignment          ;
; HEX5[0]                             ; Missing location assignment          ;
; HEX5[1]                             ; Missing location assignment          ;
; HEX5[2]                             ; Missing location assignment          ;
; HEX5[3]                             ; Missing location assignment          ;
; HEX5[4]                             ; Missing location assignment          ;
; HEX5[5]                             ; Missing location assignment          ;
; HEX5[6]                             ; Missing location assignment          ;
; HPS_DDR3_ADDR[0]                    ; Missing location assignment          ;
; HPS_DDR3_ADDR[1]                    ; Missing location assignment          ;
; HPS_DDR3_ADDR[2]                    ; Missing location assignment          ;
; HPS_DDR3_ADDR[3]                    ; Missing location assignment          ;
; HPS_DDR3_ADDR[4]                    ; Missing location assignment          ;
; HPS_DDR3_ADDR[5]                    ; Missing location assignment          ;
; HPS_DDR3_ADDR[6]                    ; Missing location assignment          ;
; HPS_DDR3_ADDR[7]                    ; Missing location assignment          ;
; HPS_DDR3_ADDR[8]                    ; Missing location assignment          ;
; HPS_DDR3_ADDR[9]                    ; Missing location assignment          ;
; HPS_DDR3_ADDR[10]                   ; Missing location assignment          ;
; HPS_DDR3_ADDR[11]                   ; Missing location assignment          ;
; HPS_DDR3_ADDR[12]                   ; Missing location assignment          ;
; HPS_DDR3_ADDR[13]                   ; Missing location assignment          ;
; HPS_DDR3_ADDR[14]                   ; Missing location assignment          ;
; HPS_DDR3_BA[0]                      ; Missing location assignment          ;
; HPS_DDR3_BA[1]                      ; Missing location assignment          ;
; HPS_DDR3_BA[2]                      ; Missing location assignment          ;
; HPS_DDR3_CAS_N                      ; Missing location assignment          ;
; HPS_DDR3_CKE                        ; Missing location assignment          ;
; HPS_DDR3_CK_N                       ; Missing location assignment          ;
; HPS_DDR3_CK_P                       ; Missing location assignment          ;
; HPS_DDR3_CS_N                       ; Missing location assignment          ;
; HPS_DDR3_DM[0]                      ; Missing location assignment          ;
; HPS_DDR3_DM[1]                      ; Missing location assignment          ;
; HPS_DDR3_DM[2]                      ; Missing location assignment          ;
; HPS_DDR3_DM[3]                      ; Missing location assignment          ;
; HPS_DDR3_ODT                        ; Missing location assignment          ;
; HPS_DDR3_RAS_N                      ; Missing location assignment          ;
; HPS_DDR3_RESET_N                    ; Missing location assignment          ;
; HPS_DDR3_WE_N                       ; Missing location assignment          ;
; IRDA_RXD                            ; Missing location assignment          ;
; IRDA_TXD                            ; Missing location assignment          ;
; TD_DATA[0]                          ; Missing location assignment          ;
; TD_DATA[1]                          ; Missing location assignment          ;
; TD_DATA[2]                          ; Missing location assignment          ;
; TD_DATA[3]                          ; Missing location assignment          ;
; TD_DATA[4]                          ; Missing location assignment          ;
; TD_DATA[5]                          ; Missing location assignment          ;
; TD_DATA[6]                          ; Missing location assignment          ;
; TD_DATA[7]                          ; Missing location assignment          ;
; TD_HS                               ; Missing location assignment          ;
; TD_RESET_N                          ; Missing location assignment          ;
; TD_VS                               ; Missing location assignment          ;
; USB_B2_CLK                          ; Missing location assignment          ;
; USB_EMPTY                           ; Missing location assignment          ;
; USB_FULL                            ; Missing location assignment          ;
; USB_OE_N                            ; Missing location assignment          ;
; USB_RD_N                            ; Missing location assignment          ;
; USB_RESET_N                         ; Missing location assignment          ;
; USB_WR_N                            ; Missing location assignment          ;
; GPIO_0[0]                           ; Missing location assignment          ;
; GPIO_0[1]                           ; Missing location assignment          ;
; GPIO_0[2]                           ; Missing location assignment          ;
; GPIO_0[3]                           ; Missing location assignment          ;
; GPIO_0[4]                           ; Missing location assignment          ;
; GPIO_0[5]                           ; Missing location assignment          ;
; GPIO_0[6]                           ; Missing location assignment          ;
; GPIO_0[7]                           ; Missing location assignment          ;
; GPIO_0[8]                           ; Missing location assignment          ;
; GPIO_0[9]                           ; Missing location assignment          ;
; GPIO_0[10]                          ; Missing location assignment          ;
; GPIO_0[11]                          ; Missing location assignment          ;
; GPIO_0[12]                          ; Missing location assignment          ;
; GPIO_0[13]                          ; Missing location assignment          ;
; GPIO_0[14]                          ; Missing location assignment          ;
; GPIO_0[15]                          ; Missing location assignment          ;
; GPIO_0[16]                          ; Missing location assignment          ;
; GPIO_0[17]                          ; Missing location assignment          ;
; GPIO_0[18]                          ; Missing location assignment          ;
; GPIO_0[19]                          ; Missing location assignment          ;
; GPIO_0[20]                          ; Missing location assignment          ;
; GPIO_0[21]                          ; Missing location assignment          ;
; GPIO_0[22]                          ; Missing location assignment          ;
; GPIO_0[23]                          ; Missing location assignment          ;
; GPIO_0[24]                          ; Missing location assignment          ;
; GPIO_0[25]                          ; Missing location assignment          ;
; GPIO_0[26]                          ; Missing location assignment          ;
; GPIO_0[27]                          ; Missing location assignment          ;
; GPIO_0[28]                          ; Missing location assignment          ;
; GPIO_0[29]                          ; Missing location assignment          ;
; GPIO_0[30]                          ; Missing location assignment          ;
; GPIO_0[31]                          ; Missing location assignment          ;
; GPIO_0[32]                          ; Missing location assignment          ;
; GPIO_0[33]                          ; Missing location assignment          ;
; GPIO_0[34]                          ; Missing location assignment          ;
; GPIO_0[35]                          ; Missing location assignment          ;
; GPIO_1[0]                           ; Missing location assignment          ;
; GPIO_1[1]                           ; Missing location assignment          ;
; GPIO_1[2]                           ; Missing location assignment          ;
; GPIO_1[3]                           ; Missing location assignment          ;
; GPIO_1[4]                           ; Missing location assignment          ;
; GPIO_1[5]                           ; Missing location assignment          ;
; GPIO_1[6]                           ; Missing location assignment          ;
; GPIO_1[7]                           ; Missing location assignment          ;
; GPIO_1[8]                           ; Missing location assignment          ;
; GPIO_1[9]                           ; Missing location assignment          ;
; GPIO_1[10]                          ; Missing location assignment          ;
; GPIO_1[11]                          ; Missing location assignment          ;
; GPIO_1[12]                          ; Missing location assignment          ;
; GPIO_1[13]                          ; Missing location assignment          ;
; GPIO_1[14]                          ; Missing location assignment          ;
; GPIO_1[15]                          ; Missing location assignment          ;
; GPIO_1[16]                          ; Missing location assignment          ;
; GPIO_1[17]                          ; Missing location assignment          ;
; GPIO_1[18]                          ; Missing location assignment          ;
; GPIO_1[19]                          ; Missing location assignment          ;
; GPIO_1[20]                          ; Missing location assignment          ;
; GPIO_1[21]                          ; Missing location assignment          ;
; GPIO_1[22]                          ; Missing location assignment          ;
; GPIO_1[23]                          ; Missing location assignment          ;
; GPIO_1[24]                          ; Missing location assignment          ;
; GPIO_1[25]                          ; Missing location assignment          ;
; GPIO_1[26]                          ; Missing location assignment          ;
; GPIO_1[27]                          ; Missing location assignment          ;
; GPIO_1[28]                          ; Missing location assignment          ;
; GPIO_1[29]                          ; Missing location assignment          ;
; GPIO_1[30]                          ; Missing location assignment          ;
; GPIO_1[31]                          ; Missing location assignment          ;
; GPIO_1[32]                          ; Missing location assignment          ;
; GPIO_1[33]                          ; Missing location assignment          ;
; GPIO_1[34]                          ; Missing location assignment          ;
; GPIO_1[35]                          ; Missing location assignment          ;
; TD_CLK27                            ; Missing location assignment          ;
; USB_B2_DATA[0]                      ; Missing location assignment          ;
; USB_B2_DATA[1]                      ; Missing location assignment          ;
; USB_B2_DATA[2]                      ; Missing location assignment          ;
; USB_B2_DATA[3]                      ; Missing location assignment          ;
; USB_B2_DATA[4]                      ; Missing location assignment          ;
; USB_B2_DATA[5]                      ; Missing location assignment          ;
; USB_B2_DATA[6]                      ; Missing location assignment          ;
; USB_B2_DATA[7]                      ; Missing location assignment          ;
; USB_SCL                             ; Missing location assignment          ;
; USB_SDA                             ; Missing location assignment          ;
; HPS_DDR3_DQ[0]                      ; Missing location assignment          ;
; HPS_DDR3_DQ[1]                      ; Missing location assignment          ;
; HPS_DDR3_DQ[2]                      ; Missing location assignment          ;
; HPS_DDR3_DQ[3]                      ; Missing location assignment          ;
; HPS_DDR3_DQ[4]                      ; Missing location assignment          ;
; HPS_DDR3_DQ[5]                      ; Missing location assignment          ;
; HPS_DDR3_DQ[6]                      ; Missing location assignment          ;
; HPS_DDR3_DQ[7]                      ; Missing location assignment          ;
; HPS_DDR3_DQ[8]                      ; Missing location assignment          ;
; HPS_DDR3_DQ[9]                      ; Missing location assignment          ;
; HPS_DDR3_DQ[10]                     ; Missing location assignment          ;
; HPS_DDR3_DQ[11]                     ; Missing location assignment          ;
; HPS_DDR3_DQ[12]                     ; Missing location assignment          ;
; HPS_DDR3_DQ[13]                     ; Missing location assignment          ;
; HPS_DDR3_DQ[14]                     ; Missing location assignment          ;
; HPS_DDR3_DQ[15]                     ; Missing location assignment          ;
; HPS_DDR3_DQ[16]                     ; Missing location assignment          ;
; HPS_DDR3_DQ[17]                     ; Missing location assignment          ;
; HPS_DDR3_DQ[18]                     ; Missing location assignment          ;
; HPS_DDR3_DQ[19]                     ; Missing location assignment          ;
; HPS_DDR3_DQ[20]                     ; Missing location assignment          ;
; HPS_DDR3_DQ[21]                     ; Missing location assignment          ;
; HPS_DDR3_DQ[22]                     ; Missing location assignment          ;
; HPS_DDR3_DQ[23]                     ; Missing location assignment          ;
; HPS_DDR3_DQ[24]                     ; Missing location assignment          ;
; HPS_DDR3_DQ[25]                     ; Missing location assignment          ;
; HPS_DDR3_DQ[26]                     ; Missing location assignment          ;
; HPS_DDR3_DQ[27]                     ; Missing location assignment          ;
; HPS_DDR3_DQ[28]                     ; Missing location assignment          ;
; HPS_DDR3_DQ[29]                     ; Missing location assignment          ;
; HPS_DDR3_DQ[30]                     ; Missing location assignment          ;
; HPS_DDR3_DQ[31]                     ; Missing location assignment          ;
; HPS_DDR3_DQS_N[0]                   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[1]                   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[2]                   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[3]                   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[0]                   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[1]                   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[2]                   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[3]                   ; Missing location assignment          ;
; HPS_DDR3_RZQ                        ; Missing location assignment          ;
; auto_stp_external_storage_qualifier ; Missing location assignment          ;
+-------------------------------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                                   ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|sdram_pll0_0002:sdram_pll0_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                                                                   ; Integer PLL                ;
;     -- PLL Location                                                                                                                               ; FRACTIONALPLL_X0_Y32_N0    ;
;     -- PLL Feedback clock type                                                                                                                    ; Global Clock               ;
;     -- PLL Bandwidth                                                                                                                              ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                                    ; 1200000 to 600000 Hz       ;
;     -- Reference Clock Frequency                                                                                                                  ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                                 ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                          ; 500.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                                         ; Normal                     ;
;     -- PLL Freq Min Lock                                                                                                                          ; 30.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                          ; 80.000000 MHz              ;
;     -- PLL Enable                                                                                                                                 ; On                         ;
;     -- PLL Fractional Division                                                                                                                    ; N/A                        ;
;     -- M Counter                                                                                                                                  ; 20                         ;
;     -- N Counter                                                                                                                                  ; 2                          ;
;     -- PLL Refclk Select                                                                                                                          ;                            ;
;             -- PLL Refclk Select Location                                                                                                         ; PLLREFCLKSELECT_X0_Y38_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                                 ; clk_2                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                 ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                                    ; N/A                        ;
;             -- CORECLKIN source                                                                                                                   ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                                 ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                                  ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                                   ; N/A                        ;
;             -- CLKIN(0) source                                                                                                                    ; N/A                        ;
;             -- CLKIN(1) source                                                                                                                    ; N/A                        ;
;             -- CLKIN(2) source                                                                                                                    ; CLOCK_50~input             ;
;             -- CLKIN(3) source                                                                                                                    ; N/A                        ;
;     -- PLL Output Counter                                                                                                                         ;                            ;
;         -- Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|sdram_pll0_0002:sdram_pll0_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                                             ; 100.0 MHz                  ;
;             -- Output Clock Location                                                                                                              ; PLLOUTPUTCOUNTER_X0_Y33_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                             ; On                         ;
;             -- Duty Cycle                                                                                                                         ; 50.0000                    ;
;             -- Phase Shift                                                                                                                        ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                          ; 5                          ;
;             -- C Counter PH Mux PRST                                                                                                              ; 0                          ;
;             -- C Counter PRST                                                                                                                     ; 1                          ;
;         -- Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|sdram_pll0_0002:sdram_pll0_inst|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                                             ; 100.0 MHz                  ;
;             -- Output Clock Location                                                                                                              ; PLLOUTPUTCOUNTER_X0_Y34_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                             ; On                         ;
;             -- Duty Cycle                                                                                                                         ; 50.0000                    ;
;             -- Phase Shift                                                                                                                        ; 252.000000 degrees         ;
;             -- C Counter                                                                                                                          ; 5                          ;
;             -- C Counter PH Mux PRST                                                                                                              ; 4                          ;
;             -- C Counter PRST                                                                                                                     ; 4                          ;
;                                                                                                                                                   ;                            ;
; soc_system:u0|soc_system_pll_sdram:pll_sdram|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                               ;                            ;
;     -- PLL Type                                                                                                                                   ; Integer PLL                ;
;     -- PLL Location                                                                                                                               ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                                                                    ; Global Clock               ;
;     -- PLL Bandwidth                                                                                                                              ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                                    ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                                  ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                                 ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                          ; 300.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                                         ; Normal                     ;
;     -- PLL Freq Min Lock                                                                                                                          ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                          ; 133.333333 MHz             ;
;     -- PLL Enable                                                                                                                                 ; On                         ;
;     -- PLL Fractional Division                                                                                                                    ; N/A                        ;
;     -- M Counter                                                                                                                                  ; 12                         ;
;     -- N Counter                                                                                                                                  ; 2                          ;
;     -- PLL Refclk Select                                                                                                                          ;                            ;
;             -- PLL Refclk Select Location                                                                                                         ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                                 ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                 ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                                    ; N/A                        ;
;             -- CORECLKIN source                                                                                                                   ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                                 ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                                  ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                                   ; N/A                        ;
;             -- CLKIN(0) source                                                                                                                    ; CLOCK_50~input             ;
;             -- CLKIN(1) source                                                                                                                    ; N/A                        ;
;             -- CLKIN(2) source                                                                                                                    ; N/A                        ;
;             -- CLKIN(3) source                                                                                                                    ; N/A                        ;
;     -- PLL Output Counter                                                                                                                         ;                            ;
;         -- soc_system:u0|soc_system_pll_sdram:pll_sdram|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                                ;                            ;
;             -- Output Clock Frequency                                                                                                             ; 100.0 MHz                  ;
;             -- Output Clock Location                                                                                                              ; PLLOUTPUTCOUNTER_X0_Y20_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                             ; On                         ;
;             -- Duty Cycle                                                                                                                         ; 50.0000                    ;
;             -- Phase Shift                                                                                                                        ; 225.000000 degrees         ;
;             -- C Counter                                                                                                                          ; 3                          ;
;             -- C Counter PH Mux PRST                                                                                                              ; 7                          ;
;             -- C Counter PRST                                                                                                                     ; 2                          ;
;         -- soc_system:u0|soc_system_pll_sdram:pll_sdram|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER                                ;                            ;
;             -- Output Clock Frequency                                                                                                             ; 100.0 MHz                  ;
;             -- Output Clock Location                                                                                                              ; PLLOUTPUTCOUNTER_X0_Y19_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                             ; On                         ;
;             -- Duty Cycle                                                                                                                         ; 50.0000                    ;
;             -- Phase Shift                                                                                                                        ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                          ; 3                          ;
;             -- C Counter PH Mux PRST                                                                                                              ; 0                          ;
;             -- C Counter PRST                                                                                                                     ; 1                          ;
;                                                                                                                                                   ;                            ;
; soc_system:u0|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                             ;                            ;
;     -- PLL Type                                                                                                                                   ; Integer PLL                ;
;     -- PLL Location                                                                                                                               ; FRACTIONALPLL_X0_Y1_N0     ;
;     -- PLL Feedback clock type                                                                                                                    ; Global Clock               ;
;     -- PLL Bandwidth                                                                                                                              ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                                    ; 300000 to 100000 Hz        ;
;     -- Reference Clock Frequency                                                                                                                  ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                                 ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                          ; 1535.714285 MHz            ;
;     -- PLL Operation Mode                                                                                                                         ; Normal                     ;
;     -- PLL Freq Min Lock                                                                                                                          ; 35.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                          ; 52.093023 MHz              ;
;     -- PLL Enable                                                                                                                                 ; On                         ;
;     -- PLL Fractional Division                                                                                                                    ; N/A                        ;
;     -- M Counter                                                                                                                                  ; 215                        ;
;     -- N Counter                                                                                                                                  ; 7                          ;
;     -- PLL Refclk Select                                                                                                                          ;                            ;
;             -- PLL Refclk Select Location                                                                                                         ; PLLREFCLKSELECT_X0_Y7_N0   ;
;             -- PLL Reference Clock Input 0 source                                                                                                 ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                 ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                                    ; N/A                        ;
;             -- CORECLKIN source                                                                                                                   ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                                 ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                                  ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                                   ; N/A                        ;
;             -- CLKIN(0) source                                                                                                                    ; CLOCK_50~input             ;
;             -- CLKIN(1) source                                                                                                                    ; N/A                        ;
;             -- CLKIN(2) source                                                                                                                    ; N/A                        ;
;             -- CLKIN(3) source                                                                                                                    ; N/A                        ;
;     -- PLL Output Counter                                                                                                                         ;                            ;
;         -- soc_system:u0|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                              ;                            ;
;             -- Output Clock Frequency                                                                                                             ; 25.175644 MHz              ;
;             -- Output Clock Location                                                                                                              ; PLLOUTPUTCOUNTER_X0_Y8_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                             ; On                         ;
;             -- Duty Cycle                                                                                                                         ; 50.0000                    ;
;             -- Phase Shift                                                                                                                        ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                          ; 61                         ;
;             -- C Counter PH Mux PRST                                                                                                              ; 0                          ;
;             -- C Counter PRST                                                                                                                     ; 1                          ;
;         -- soc_system:u0|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER                              ;                            ;
;             -- Output Clock Frequency                                                                                                             ; 153.571428 MHz             ;
;             -- Output Clock Location                                                                                                              ; PLLOUTPUTCOUNTER_X0_Y5_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                             ; Off                        ;
;             -- Duty Cycle                                                                                                                         ; 50.0000                    ;
;             -- Phase Shift                                                                                                                        ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                          ; 10                         ;
;             -- C Counter PH Mux PRST                                                                                                              ; 0                          ;
;             -- C Counter PRST                                                                                                                     ; 1                          ;
;                                                                                                                                                   ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Entity Name                                         ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
; |DE1_SOC_golden_top                                                                                                                     ; 10170.5 (27.7)       ; 12868.0 (28.8)                   ; 2739.5 (1.3)                                      ; 42.0 (0.2)                       ; 0.0 (0.0)            ; 15698 (69)          ; 17370 (0)                 ; 226 (226)     ; 2150431           ; 271   ; 5          ; 387  ; 0            ; |DE1_SOC_golden_top                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DE1_SOC_golden_top                                  ; work         ;
;    |Chaos_Code:c0|                                                                                                                      ; 3826.3 (362.2)       ; 4217.8 (445.2)                   ; 395.5 (84.4)                                      ; 4.0 (1.4)                        ; 0.0 (0.0)            ; 6193 (314)          ; 5324 (1062)               ; 0 (0)         ; 143               ; 2     ; 5          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0                                                                                                                                                                                                                                                                                                                                                                                                                     ; Chaos_Code                                          ; work         ;
;       |Fp_Add:add_1|                                                                                                                    ; 339.9 (0.0)          ; 376.2 (0.0)                      ; 36.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 587 (0)             ; 373 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1                                                                                                                                                                                                                                                                                                                                                                                                        ; Fp_Add                                              ; work         ;
;          |Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|                                                                  ; 339.9 (171.8)        ; 376.2 (194.6)                    ; 36.3 (22.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 587 (271)           ; 373 (251)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component                                                                                                                                                                                                                                                                                                                                            ; Fp_Add_altfp_add_sub_nti                            ; work         ;
;             |Fp_Add_altbarrel_shift_aeb:rbarrel_shift|                                                                                  ; 36.0 (36.0)          ; 47.8 (47.8)                      ; 11.8 (11.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (58)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altbarrel_shift_aeb:rbarrel_shift                                                                                                                                                                                                                                                                                                   ; Fp_Add_altbarrel_shift_aeb                          ; work         ;
;             |Fp_Add_altbarrel_shift_ltd:lbarrel_shift|                                                                                  ; 41.4 (41.4)          ; 42.6 (42.6)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altbarrel_shift_ltd:lbarrel_shift                                                                                                                                                                                                                                                                                                   ; Fp_Add_altbarrel_shift_ltd                          ; work         ;
;             |Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|                                                                         ; 10.0 (7.2)           ; 11.0 (8.2)                       ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                                                                          ; Fp_Add_altpriority_encoder_e48                      ; work         ;
;                |Fp_Add_altpriority_encoder_fj8:altpriority_encoder21|                                                                   ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                                                                                                     ; Fp_Add_altpriority_encoder_fj8                      ; work         ;
;                   |Fp_Add_altpriority_encoder_vh8:altpriority_encoder23|                                                                ; 1.5 (0.5)            ; 1.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21|Fp_Add_altpriority_encoder_vh8:altpriority_encoder23                                                                                                                                                                                ; Fp_Add_altpriority_encoder_vh8                      ; work         ;
;                      |Fp_Add_altpriority_encoder_qh8:altpriority_encoder25|                                                             ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21|Fp_Add_altpriority_encoder_vh8:altpriority_encoder23|Fp_Add_altpriority_encoder_qh8:altpriority_encoder25                                                                                                                           ; Fp_Add_altpriority_encoder_qh8                      ; work         ;
;                         |Fp_Add_altpriority_encoder_nh8:altpriority_encoder27|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21|Fp_Add_altpriority_encoder_vh8:altpriority_encoder23|Fp_Add_altpriority_encoder_qh8:altpriority_encoder25|Fp_Add_altpriority_encoder_nh8:altpriority_encoder27                                                                      ; Fp_Add_altpriority_encoder_nh8                      ; work         ;
;                         |Fp_Add_altpriority_encoder_nh8:altpriority_encoder28|                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21|Fp_Add_altpriority_encoder_vh8:altpriority_encoder23|Fp_Add_altpriority_encoder_qh8:altpriority_encoder25|Fp_Add_altpriority_encoder_nh8:altpriority_encoder28                                                                      ; Fp_Add_altpriority_encoder_nh8                      ; work         ;
;                      |Fp_Add_altpriority_encoder_qh8:altpriority_encoder26|                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21|Fp_Add_altpriority_encoder_vh8:altpriority_encoder23|Fp_Add_altpriority_encoder_qh8:altpriority_encoder26                                                                                                                           ; Fp_Add_altpriority_encoder_qh8                      ; work         ;
;                   |Fp_Add_altpriority_encoder_vh8:altpriority_encoder24|                                                                ; 1.3 (0.8)            ; 1.3 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21|Fp_Add_altpriority_encoder_vh8:altpriority_encoder24                                                                                                                                                                                ; Fp_Add_altpriority_encoder_vh8                      ; work         ;
;                      |Fp_Add_altpriority_encoder_qh8:altpriority_encoder25|                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21|Fp_Add_altpriority_encoder_vh8:altpriority_encoder24|Fp_Add_altpriority_encoder_qh8:altpriority_encoder25                                                                                                                           ; Fp_Add_altpriority_encoder_qh8                      ; work         ;
;             |Fp_Add_altpriority_encoder_qb6:leading_zeroes_cnt|                                                                         ; 6.3 (6.3)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                                                                          ; Fp_Add_altpriority_encoder_qb6                      ; work         ;
;             |lpm_add_sub:add_sub1|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_soe:auto_generated|                                                                                             ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_soe                                         ; work         ;
;             |lpm_add_sub:add_sub2|                                                                                                      ; 4.3 (0.0)            ; 4.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_soe:auto_generated|                                                                                             ; 4.3 (4.3)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub2|add_sub_soe:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_soe                                         ; work         ;
;             |lpm_add_sub:add_sub3|                                                                                                      ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_poe:auto_generated|                                                                                             ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub3|add_sub_poe:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_poe                                         ; work         ;
;             |lpm_add_sub:add_sub4|                                                                                                      ; 2.1 (0.0)            ; 2.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_rne:auto_generated|                                                                                             ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub4|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_rne                                         ; work         ;
;             |lpm_add_sub:add_sub5|                                                                                                      ; 2.3 (0.0)            ; 2.7 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_pdi:auto_generated|                                                                                             ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_pdi                                         ; work         ;
;             |lpm_add_sub:add_sub6|                                                                                                      ; 2.0 (0.0)            ; 2.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_rne:auto_generated|                                                                                             ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub6|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_rne                                         ; work         ;
;             |lpm_add_sub:man_2comp_res_lower|                                                                                           ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                                                                                            ; lpm_add_sub                                         ; work         ;
;                |add_sub_p6i:auto_generated|                                                                                             ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                                                 ; add_sub_p6i                                         ; work         ;
;             |lpm_add_sub:man_2comp_res_upper0|                                                                                          ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_2comp_res_upper1|                                                                                          ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_add_sub_lower|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                                                                                              ; lpm_add_sub                                         ; work         ;
;                |add_sub_p6i:auto_generated|                                                                                             ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                                                   ; add_sub_p6i                                         ; work         ;
;             |lpm_add_sub:man_add_sub_upper0|                                                                                            ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                  ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_add_sub_upper1|                                                                                            ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                  ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_res_rounding_add_sub_lower|                                                                                ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                         ; work         ;
;                |add_sub_18f:auto_generated|                                                                                             ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_18f:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_18f                                         ; work         ;
;             |lpm_add_sub:man_res_rounding_add_sub_upper1|                                                                               ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                                                                                ; lpm_add_sub                                         ; work         ;
;                |add_sub_agf:auto_generated|                                                                                             ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_agf:auto_generated                                                                                                                                                                                                                                                                     ; add_sub_agf                                         ; work         ;
;             |lpm_compare:trailing_zeros_limit_comparator|                                                                               ; 0.5 (0.0)            ; 0.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                                                                ; lpm_compare                                         ; work         ;
;                |cmpr_e7g:auto_generated|                                                                                                ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_e7g:auto_generated                                                                                                                                                                                                                                                                        ; cmpr_e7g                                            ; work         ;
;       |Fp_Add:add_2|                                                                                                                    ; 354.8 (0.0)          ; 371.7 (0.0)                      ; 16.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 587 (0)             ; 370 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2                                                                                                                                                                                                                                                                                                                                                                                                        ; Fp_Add                                              ; work         ;
;          |Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|                                                                  ; 354.8 (179.9)        ; 371.7 (193.0)                    ; 16.9 (13.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 587 (271)           ; 370 (251)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component                                                                                                                                                                                                                                                                                                                                            ; Fp_Add_altfp_add_sub_nti                            ; work         ;
;             |Fp_Add_altbarrel_shift_aeb:rbarrel_shift|                                                                                  ; 42.0 (42.0)          ; 45.0 (45.0)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (58)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altbarrel_shift_aeb:rbarrel_shift                                                                                                                                                                                                                                                                                                   ; Fp_Add_altbarrel_shift_aeb                          ; work         ;
;             |Fp_Add_altbarrel_shift_ltd:lbarrel_shift|                                                                                  ; 41.7 (41.7)          ; 42.0 (42.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altbarrel_shift_ltd:lbarrel_shift                                                                                                                                                                                                                                                                                                   ; Fp_Add_altbarrel_shift_ltd                          ; work         ;
;             |Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|                                                                         ; 10.5 (7.5)           ; 10.7 (7.7)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                                                                          ; Fp_Add_altpriority_encoder_e48                      ; work         ;
;                |Fp_Add_altpriority_encoder_fj8:altpriority_encoder21|                                                                   ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                                                                                                     ; Fp_Add_altpriority_encoder_fj8                      ; work         ;
;                   |Fp_Add_altpriority_encoder_vh8:altpriority_encoder23|                                                                ; 1.5 (0.5)            ; 1.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21|Fp_Add_altpriority_encoder_vh8:altpriority_encoder23                                                                                                                                                                                ; Fp_Add_altpriority_encoder_vh8                      ; work         ;
;                      |Fp_Add_altpriority_encoder_qh8:altpriority_encoder25|                                                             ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21|Fp_Add_altpriority_encoder_vh8:altpriority_encoder23|Fp_Add_altpriority_encoder_qh8:altpriority_encoder25                                                                                                                           ; Fp_Add_altpriority_encoder_qh8                      ; work         ;
;                         |Fp_Add_altpriority_encoder_nh8:altpriority_encoder27|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21|Fp_Add_altpriority_encoder_vh8:altpriority_encoder23|Fp_Add_altpriority_encoder_qh8:altpriority_encoder25|Fp_Add_altpriority_encoder_nh8:altpriority_encoder27                                                                      ; Fp_Add_altpriority_encoder_nh8                      ; work         ;
;                         |Fp_Add_altpriority_encoder_nh8:altpriority_encoder28|                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21|Fp_Add_altpriority_encoder_vh8:altpriority_encoder23|Fp_Add_altpriority_encoder_qh8:altpriority_encoder25|Fp_Add_altpriority_encoder_nh8:altpriority_encoder28                                                                      ; Fp_Add_altpriority_encoder_nh8                      ; work         ;
;                      |Fp_Add_altpriority_encoder_qh8:altpriority_encoder26|                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21|Fp_Add_altpriority_encoder_vh8:altpriority_encoder23|Fp_Add_altpriority_encoder_qh8:altpriority_encoder26                                                                                                                           ; Fp_Add_altpriority_encoder_qh8                      ; work         ;
;                   |Fp_Add_altpriority_encoder_vh8:altpriority_encoder24|                                                                ; 1.5 (1.0)            ; 1.5 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21|Fp_Add_altpriority_encoder_vh8:altpriority_encoder24                                                                                                                                                                                ; Fp_Add_altpriority_encoder_vh8                      ; work         ;
;                      |Fp_Add_altpriority_encoder_qh8:altpriority_encoder25|                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21|Fp_Add_altpriority_encoder_vh8:altpriority_encoder24|Fp_Add_altpriority_encoder_qh8:altpriority_encoder25                                                                                                                           ; Fp_Add_altpriority_encoder_qh8                      ; work         ;
;             |Fp_Add_altpriority_encoder_qb6:leading_zeroes_cnt|                                                                         ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                                                                          ; Fp_Add_altpriority_encoder_qb6                      ; work         ;
;             |lpm_add_sub:add_sub1|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_soe:auto_generated|                                                                                             ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_soe                                         ; work         ;
;             |lpm_add_sub:add_sub2|                                                                                                      ; 4.7 (0.0)            ; 5.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_soe:auto_generated|                                                                                             ; 4.7 (4.7)            ; 5.0 (5.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub2|add_sub_soe:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_soe                                         ; work         ;
;             |lpm_add_sub:add_sub3|                                                                                                      ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_poe:auto_generated|                                                                                             ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub3|add_sub_poe:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_poe                                         ; work         ;
;             |lpm_add_sub:add_sub4|                                                                                                      ; 2.1 (0.0)            ; 2.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_rne:auto_generated|                                                                                             ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub4|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_rne                                         ; work         ;
;             |lpm_add_sub:add_sub5|                                                                                                      ; 2.3 (0.0)            ; 2.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_pdi:auto_generated|                                                                                             ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_pdi                                         ; work         ;
;             |lpm_add_sub:add_sub6|                                                                                                      ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_rne:auto_generated|                                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub6|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_rne                                         ; work         ;
;             |lpm_add_sub:man_2comp_res_lower|                                                                                           ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                                                                                            ; lpm_add_sub                                         ; work         ;
;                |add_sub_p6i:auto_generated|                                                                                             ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                                                 ; add_sub_p6i                                         ; work         ;
;             |lpm_add_sub:man_2comp_res_upper0|                                                                                          ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_2comp_res_upper1|                                                                                          ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_add_sub_lower|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                                                                                              ; lpm_add_sub                                         ; work         ;
;                |add_sub_p6i:auto_generated|                                                                                             ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                                                   ; add_sub_p6i                                         ; work         ;
;             |lpm_add_sub:man_add_sub_upper0|                                                                                            ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                  ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_add_sub_upper1|                                                                                            ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                  ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_res_rounding_add_sub_lower|                                                                                ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                         ; work         ;
;                |add_sub_18f:auto_generated|                                                                                             ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_18f:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_18f                                         ; work         ;
;             |lpm_add_sub:man_res_rounding_add_sub_upper1|                                                                               ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                                                                                ; lpm_add_sub                                         ; work         ;
;                |add_sub_agf:auto_generated|                                                                                             ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_agf:auto_generated                                                                                                                                                                                                                                                                     ; add_sub_agf                                         ; work         ;
;             |lpm_compare:trailing_zeros_limit_comparator|                                                                               ; 0.5 (0.0)            ; 0.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                                                                ; lpm_compare                                         ; work         ;
;                |cmpr_e7g:auto_generated|                                                                                                ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_e7g:auto_generated                                                                                                                                                                                                                                                                        ; cmpr_e7g                                            ; work         ;
;       |Fp_Add:add_3|                                                                                                                    ; 375.2 (0.0)          ; 393.8 (0.0)                      ; 18.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 612 (0)             ; 376 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3                                                                                                                                                                                                                                                                                                                                                                                                        ; Fp_Add                                              ; work         ;
;          |Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|                                                                  ; 375.2 (192.5)        ; 393.8 (203.9)                    ; 18.7 (11.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 612 (285)           ; 376 (258)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component                                                                                                                                                                                                                                                                                                                                            ; Fp_Add_altfp_add_sub_nti                            ; work         ;
;             |Fp_Add_altbarrel_shift_aeb:rbarrel_shift|                                                                                  ; 47.8 (47.8)          ; 52.0 (52.0)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (67)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altbarrel_shift_aeb:rbarrel_shift                                                                                                                                                                                                                                                                                                   ; Fp_Add_altbarrel_shift_aeb                          ; work         ;
;             |Fp_Add_altbarrel_shift_ltd:lbarrel_shift|                                                                                  ; 40.3 (40.3)          ; 41.4 (41.4)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altbarrel_shift_ltd:lbarrel_shift                                                                                                                                                                                                                                                                                                   ; Fp_Add_altbarrel_shift_ltd                          ; work         ;
;             |Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|                                                                         ; 13.5 (8.7)           ; 18.2 (12.0)                      ; 4.7 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                                                                          ; Fp_Add_altpriority_encoder_e48                      ; work         ;
;                |Fp_Add_altpriority_encoder_fj8:altpriority_encoder21|                                                                   ; 4.8 (0.0)            ; 6.2 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                                                                                                     ; Fp_Add_altpriority_encoder_fj8                      ; work         ;
;                   |Fp_Add_altpriority_encoder_vh8:altpriority_encoder23|                                                                ; 2.5 (0.7)            ; 3.5 (1.0)                        ; 1.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21|Fp_Add_altpriority_encoder_vh8:altpriority_encoder23                                                                                                                                                                                ; Fp_Add_altpriority_encoder_vh8                      ; work         ;
;                      |Fp_Add_altpriority_encoder_qh8:altpriority_encoder25|                                                             ; 1.3 (0.0)            ; 2.0 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21|Fp_Add_altpriority_encoder_vh8:altpriority_encoder23|Fp_Add_altpriority_encoder_qh8:altpriority_encoder25                                                                                                                           ; Fp_Add_altpriority_encoder_qh8                      ; work         ;
;                         |Fp_Add_altpriority_encoder_nh8:altpriority_encoder27|                                                          ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21|Fp_Add_altpriority_encoder_vh8:altpriority_encoder23|Fp_Add_altpriority_encoder_qh8:altpriority_encoder25|Fp_Add_altpriority_encoder_nh8:altpriority_encoder27                                                                      ; Fp_Add_altpriority_encoder_nh8                      ; work         ;
;                         |Fp_Add_altpriority_encoder_nh8:altpriority_encoder28|                                                          ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21|Fp_Add_altpriority_encoder_vh8:altpriority_encoder23|Fp_Add_altpriority_encoder_qh8:altpriority_encoder25|Fp_Add_altpriority_encoder_nh8:altpriority_encoder28                                                                      ; Fp_Add_altpriority_encoder_nh8                      ; work         ;
;                      |Fp_Add_altpriority_encoder_qh8:altpriority_encoder26|                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21|Fp_Add_altpriority_encoder_vh8:altpriority_encoder23|Fp_Add_altpriority_encoder_qh8:altpriority_encoder26                                                                                                                           ; Fp_Add_altpriority_encoder_qh8                      ; work         ;
;                   |Fp_Add_altpriority_encoder_vh8:altpriority_encoder24|                                                                ; 2.3 (1.8)            ; 2.7 (2.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21|Fp_Add_altpriority_encoder_vh8:altpriority_encoder24                                                                                                                                                                                ; Fp_Add_altpriority_encoder_vh8                      ; work         ;
;                      |Fp_Add_altpriority_encoder_qh8:altpriority_encoder25|                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21|Fp_Add_altpriority_encoder_vh8:altpriority_encoder24|Fp_Add_altpriority_encoder_qh8:altpriority_encoder25                                                                                                                           ; Fp_Add_altpriority_encoder_qh8                      ; work         ;
;             |Fp_Add_altpriority_encoder_qb6:leading_zeroes_cnt|                                                                         ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                                                                          ; Fp_Add_altpriority_encoder_qb6                      ; work         ;
;             |lpm_add_sub:add_sub1|                                                                                                      ; 4.2 (0.0)            ; 4.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_soe:auto_generated|                                                                                             ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_soe                                         ; work         ;
;             |lpm_add_sub:add_sub2|                                                                                                      ; 4.5 (0.0)            ; 4.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_soe:auto_generated|                                                                                             ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub2|add_sub_soe:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_soe                                         ; work         ;
;             |lpm_add_sub:add_sub3|                                                                                                      ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_poe:auto_generated|                                                                                             ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub3|add_sub_poe:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_poe                                         ; work         ;
;             |lpm_add_sub:add_sub4|                                                                                                      ; 2.2 (0.0)            ; 2.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_rne:auto_generated|                                                                                             ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub4|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_rne                                         ; work         ;
;             |lpm_add_sub:add_sub5|                                                                                                      ; 2.3 (0.0)            ; 2.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_pdi:auto_generated|                                                                                             ; 2.3 (2.3)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_pdi                                         ; work         ;
;             |lpm_add_sub:add_sub6|                                                                                                      ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_rne:auto_generated|                                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub6|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_rne                                         ; work         ;
;             |lpm_add_sub:man_2comp_res_lower|                                                                                           ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                                                                                            ; lpm_add_sub                                         ; work         ;
;                |add_sub_p6i:auto_generated|                                                                                             ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                                                 ; add_sub_p6i                                         ; work         ;
;             |lpm_add_sub:man_2comp_res_upper0|                                                                                          ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_2comp_res_upper1|                                                                                          ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_add_sub_lower|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                                                                                              ; lpm_add_sub                                         ; work         ;
;                |add_sub_p6i:auto_generated|                                                                                             ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                                                   ; add_sub_p6i                                         ; work         ;
;             |lpm_add_sub:man_add_sub_upper0|                                                                                            ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                  ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_add_sub_upper1|                                                                                            ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                  ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_res_rounding_add_sub_lower|                                                                                ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                         ; work         ;
;                |add_sub_18f:auto_generated|                                                                                             ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_18f:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_18f                                         ; work         ;
;             |lpm_add_sub:man_res_rounding_add_sub_upper1|                                                                               ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                                                                                ; lpm_add_sub                                         ; work         ;
;                |add_sub_agf:auto_generated|                                                                                             ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_agf:auto_generated                                                                                                                                                                                                                                                                     ; add_sub_agf                                         ; work         ;
;             |lpm_compare:trailing_zeros_limit_comparator|                                                                               ; 0.5 (0.0)            ; 0.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                                                                ; lpm_compare                                         ; work         ;
;                |cmpr_e7g:auto_generated|                                                                                                ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_e7g:auto_generated                                                                                                                                                                                                                                                                        ; cmpr_e7g                                            ; work         ;
;       |Fp_Add:add_4|                                                                                                                    ; 342.2 (0.0)          ; 354.4 (0.0)                      ; 12.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 585 (0)             ; 370 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4                                                                                                                                                                                                                                                                                                                                                                                                        ; Fp_Add                                              ; work         ;
;          |Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|                                                                  ; 342.2 (168.8)        ; 354.4 (177.1)                    ; 12.2 (8.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 585 (264)           ; 370 (251)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component                                                                                                                                                                                                                                                                                                                                            ; Fp_Add_altfp_add_sub_nti                            ; work         ;
;             |Fp_Add_altbarrel_shift_aeb:rbarrel_shift|                                                                                  ; 43.8 (43.8)          ; 46.5 (46.5)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altbarrel_shift_aeb:rbarrel_shift                                                                                                                                                                                                                                                                                                   ; Fp_Add_altbarrel_shift_aeb                          ; work         ;
;             |Fp_Add_altbarrel_shift_ltd:lbarrel_shift|                                                                                  ; 42.1 (42.1)          ; 43.2 (43.2)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altbarrel_shift_ltd:lbarrel_shift                                                                                                                                                                                                                                                                                                   ; Fp_Add_altbarrel_shift_ltd                          ; work         ;
;             |Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|                                                                         ; 9.7 (6.7)            ; 10.3 (7.3)                       ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                                                                          ; Fp_Add_altpriority_encoder_e48                      ; work         ;
;                |Fp_Add_altpriority_encoder_fj8:altpriority_encoder21|                                                                   ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                                                                                                     ; Fp_Add_altpriority_encoder_fj8                      ; work         ;
;                   |Fp_Add_altpriority_encoder_vh8:altpriority_encoder23|                                                                ; 1.5 (0.5)            ; 1.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21|Fp_Add_altpriority_encoder_vh8:altpriority_encoder23                                                                                                                                                                                ; Fp_Add_altpriority_encoder_vh8                      ; work         ;
;                      |Fp_Add_altpriority_encoder_qh8:altpriority_encoder25|                                                             ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21|Fp_Add_altpriority_encoder_vh8:altpriority_encoder23|Fp_Add_altpriority_encoder_qh8:altpriority_encoder25                                                                                                                           ; Fp_Add_altpriority_encoder_qh8                      ; work         ;
;                         |Fp_Add_altpriority_encoder_nh8:altpriority_encoder27|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21|Fp_Add_altpriority_encoder_vh8:altpriority_encoder23|Fp_Add_altpriority_encoder_qh8:altpriority_encoder25|Fp_Add_altpriority_encoder_nh8:altpriority_encoder27                                                                      ; Fp_Add_altpriority_encoder_nh8                      ; work         ;
;                         |Fp_Add_altpriority_encoder_nh8:altpriority_encoder28|                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21|Fp_Add_altpriority_encoder_vh8:altpriority_encoder23|Fp_Add_altpriority_encoder_qh8:altpriority_encoder25|Fp_Add_altpriority_encoder_nh8:altpriority_encoder28                                                                      ; Fp_Add_altpriority_encoder_nh8                      ; work         ;
;                      |Fp_Add_altpriority_encoder_qh8:altpriority_encoder26|                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21|Fp_Add_altpriority_encoder_vh8:altpriority_encoder23|Fp_Add_altpriority_encoder_qh8:altpriority_encoder26                                                                                                                           ; Fp_Add_altpriority_encoder_qh8                      ; work         ;
;                   |Fp_Add_altpriority_encoder_vh8:altpriority_encoder24|                                                                ; 1.5 (1.0)            ; 1.5 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21|Fp_Add_altpriority_encoder_vh8:altpriority_encoder24                                                                                                                                                                                ; Fp_Add_altpriority_encoder_vh8                      ; work         ;
;                      |Fp_Add_altpriority_encoder_qh8:altpriority_encoder25|                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21|Fp_Add_altpriority_encoder_vh8:altpriority_encoder24|Fp_Add_altpriority_encoder_qh8:altpriority_encoder25                                                                                                                           ; Fp_Add_altpriority_encoder_qh8                      ; work         ;
;             |Fp_Add_altpriority_encoder_qb6:leading_zeroes_cnt|                                                                         ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|Fp_Add_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                                                                          ; Fp_Add_altpriority_encoder_qb6                      ; work         ;
;             |lpm_add_sub:add_sub1|                                                                                                      ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_soe:auto_generated|                                                                                             ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_soe                                         ; work         ;
;             |lpm_add_sub:add_sub2|                                                                                                      ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_soe:auto_generated|                                                                                             ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub2|add_sub_soe:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_soe                                         ; work         ;
;             |lpm_add_sub:add_sub3|                                                                                                      ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_poe:auto_generated|                                                                                             ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub3|add_sub_poe:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_poe                                         ; work         ;
;             |lpm_add_sub:add_sub4|                                                                                                      ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_rne:auto_generated|                                                                                             ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub4|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_rne                                         ; work         ;
;             |lpm_add_sub:add_sub5|                                                                                                      ; 2.3 (0.0)            ; 2.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_pdi:auto_generated|                                                                                             ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_pdi                                         ; work         ;
;             |lpm_add_sub:add_sub6|                                                                                                      ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_rne:auto_generated|                                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub6|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_rne                                         ; work         ;
;             |lpm_add_sub:man_2comp_res_lower|                                                                                           ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                                                                                            ; lpm_add_sub                                         ; work         ;
;                |add_sub_p6i:auto_generated|                                                                                             ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                                                 ; add_sub_p6i                                         ; work         ;
;             |lpm_add_sub:man_2comp_res_upper0|                                                                                          ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_2comp_res_upper1|                                                                                          ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_add_sub_lower|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                                                                                              ; lpm_add_sub                                         ; work         ;
;                |add_sub_p6i:auto_generated|                                                                                             ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                                                   ; add_sub_p6i                                         ; work         ;
;             |lpm_add_sub:man_add_sub_upper0|                                                                                            ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                  ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_add_sub_upper1|                                                                                            ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                  ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_res_rounding_add_sub_lower|                                                                                ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                         ; work         ;
;                |add_sub_18f:auto_generated|                                                                                             ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_18f:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_18f                                         ; work         ;
;             |lpm_add_sub:man_res_rounding_add_sub_upper1|                                                                               ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                                                                                ; lpm_add_sub                                         ; work         ;
;                |add_sub_agf:auto_generated|                                                                                             ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_agf:auto_generated                                                                                                                                                                                                                                                                     ; add_sub_agf                                         ; work         ;
;             |lpm_compare:trailing_zeros_limit_comparator|                                                                               ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                                                                ; lpm_compare                                         ; work         ;
;                |cmpr_e7g:auto_generated|                                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_e7g:auto_generated                                                                                                                                                                                                                                                                        ; cmpr_e7g                                            ; work         ;
;       |Fp_Mul:mul_1|                                                                                                                    ; 84.8 (0.0)           ; 105.2 (0.0)                      ; 20.9 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 125 (0)             ; 194 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_1                                                                                                                                                                                                                                                                                                                                                                                                        ; Fp_Mul                                              ; work         ;
;          |Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|                                                                        ; 84.8 (62.0)          ; 105.2 (68.0)                     ; 20.9 (6.5)                                        ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 125 (72)            ; 194 (139)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component                                                                                                                                                                                                                                                                                                                                                  ; Fp_Mul_altfp_mult_fkn                               ; work         ;
;             |lpm_add_sub:exp_add_adder|                                                                                                 ; 4.7 (0.0)            ; 5.1 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                                                                                        ; lpm_add_sub                                         ; work         ;
;                |add_sub_a9e:auto_generated|                                                                                             ; 4.7 (4.7)            ; 5.1 (5.1)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:exp_add_adder|add_sub_a9e:auto_generated                                                                                                                                                                                                                                                                                             ; add_sub_a9e                                         ; work         ;
;             |lpm_add_sub:exp_adj_adder|                                                                                                 ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                                                                                        ; lpm_add_sub                                         ; work         ;
;                |add_sub_kka:auto_generated|                                                                                             ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:exp_adj_adder|add_sub_kka:auto_generated                                                                                                                                                                                                                                                                                             ; add_sub_kka                                         ; work         ;
;             |lpm_add_sub:exp_bias_subtr|                                                                                                ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:exp_bias_subtr                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_idg:auto_generated|                                                                                             ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:exp_bias_subtr|add_sub_idg:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_idg                                         ; work         ;
;             |lpm_add_sub:man_round_adder|                                                                                               ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:man_round_adder                                                                                                                                                                                                                                                                                                                      ; lpm_add_sub                                         ; work         ;
;                |add_sub_bmb:auto_generated|                                                                                             ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:man_round_adder|add_sub_bmb:auto_generated                                                                                                                                                                                                                                                                                           ; add_sub_bmb                                         ; work         ;
;             |lpm_mult:man_product2_mult|                                                                                                ; 7.0 (0.0)            ; 21.4 (0.0)                       ; 14.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                                                                       ; lpm_mult                                            ; work         ;
;                |mult_ncs:auto_generated|                                                                                                ; 7.0 (7.0)            ; 21.4 (21.4)                      ; 14.4 (14.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated                                                                                                                                                                                                                                                                                               ; mult_ncs                                            ; work         ;
;       |Fp_Mul:mul_2|                                                                                                                    ; 76.3 (0.0)           ; 102.7 (0.0)                      ; 26.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 125 (0)             ; 191 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_2                                                                                                                                                                                                                                                                                                                                                                                                        ; Fp_Mul                                              ; work         ;
;          |Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|                                                                        ; 76.3 (59.9)          ; 102.7 (67.7)                     ; 26.4 (7.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 125 (72)            ; 191 (136)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component                                                                                                                                                                                                                                                                                                                                                  ; Fp_Mul_altfp_mult_fkn                               ; work         ;
;             |lpm_add_sub:exp_add_adder|                                                                                                 ; 4.7 (0.0)            ; 4.9 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                                                                                        ; lpm_add_sub                                         ; work         ;
;                |add_sub_a9e:auto_generated|                                                                                             ; 4.7 (4.7)            ; 4.9 (4.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:exp_add_adder|add_sub_a9e:auto_generated                                                                                                                                                                                                                                                                                             ; add_sub_a9e                                         ; work         ;
;             |lpm_add_sub:exp_adj_adder|                                                                                                 ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                                                                                        ; lpm_add_sub                                         ; work         ;
;                |add_sub_kka:auto_generated|                                                                                             ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:exp_adj_adder|add_sub_kka:auto_generated                                                                                                                                                                                                                                                                                             ; add_sub_kka                                         ; work         ;
;             |lpm_add_sub:exp_bias_subtr|                                                                                                ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:exp_bias_subtr                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_idg:auto_generated|                                                                                             ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:exp_bias_subtr|add_sub_idg:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_idg                                         ; work         ;
;             |lpm_add_sub:man_round_adder|                                                                                               ; 6.1 (0.0)            ; 6.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:man_round_adder                                                                                                                                                                                                                                                                                                                      ; lpm_add_sub                                         ; work         ;
;                |add_sub_bmb:auto_generated|                                                                                             ; 6.1 (6.1)            ; 6.1 (6.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:man_round_adder|add_sub_bmb:auto_generated                                                                                                                                                                                                                                                                                           ; add_sub_bmb                                         ; work         ;
;             |lpm_mult:man_product2_mult|                                                                                                ; 0.6 (0.0)            ; 19.2 (0.0)                       ; 18.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                                                                       ; lpm_mult                                            ; work         ;
;                |mult_ncs:auto_generated|                                                                                                ; 0.6 (0.6)            ; 19.2 (19.2)                      ; 18.6 (18.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated                                                                                                                                                                                                                                                                                               ; mult_ncs                                            ; work         ;
;       |Fp_Mul:mul_3|                                                                                                                    ; 79.2 (0.0)           ; 102.6 (0.0)                      ; 24.4 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 125 (0)             ; 188 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_3                                                                                                                                                                                                                                                                                                                                                                                                        ; Fp_Mul                                              ; work         ;
;          |Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|                                                                        ; 79.2 (61.2)          ; 102.6 (66.8)                     ; 24.4 (6.6)                                        ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 125 (72)            ; 188 (133)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component                                                                                                                                                                                                                                                                                                                                                  ; Fp_Mul_altfp_mult_fkn                               ; work         ;
;             |lpm_add_sub:exp_add_adder|                                                                                                 ; 4.7 (0.0)            ; 4.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                                                                                        ; lpm_add_sub                                         ; work         ;
;                |add_sub_a9e:auto_generated|                                                                                             ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:exp_add_adder|add_sub_a9e:auto_generated                                                                                                                                                                                                                                                                                             ; add_sub_a9e                                         ; work         ;
;             |lpm_add_sub:exp_adj_adder|                                                                                                 ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                                                                                        ; lpm_add_sub                                         ; work         ;
;                |add_sub_kka:auto_generated|                                                                                             ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:exp_adj_adder|add_sub_kka:auto_generated                                                                                                                                                                                                                                                                                             ; add_sub_kka                                         ; work         ;
;             |lpm_add_sub:exp_bias_subtr|                                                                                                ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:exp_bias_subtr                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_idg:auto_generated|                                                                                             ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:exp_bias_subtr|add_sub_idg:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_idg                                         ; work         ;
;             |lpm_add_sub:man_round_adder|                                                                                               ; 6.3 (0.0)            ; 6.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:man_round_adder                                                                                                                                                                                                                                                                                                                      ; lpm_add_sub                                         ; work         ;
;                |add_sub_bmb:auto_generated|                                                                                             ; 6.3 (6.3)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:man_round_adder|add_sub_bmb:auto_generated                                                                                                                                                                                                                                                                                           ; add_sub_bmb                                         ; work         ;
;             |lpm_mult:man_product2_mult|                                                                                                ; 2.3 (0.0)            ; 20.1 (0.0)                       ; 17.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                                                                       ; lpm_mult                                            ; work         ;
;                |mult_ncs:auto_generated|                                                                                                ; 2.3 (2.3)            ; 20.1 (20.1)                      ; 17.9 (17.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated                                                                                                                                                                                                                                                                                               ; mult_ncs                                            ; work         ;
;       |Fp_Mul:mul_4|                                                                                                                    ; 76.3 (0.0)           ; 104.1 (0.0)                      ; 28.2 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 125 (0)             ; 194 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_4                                                                                                                                                                                                                                                                                                                                                                                                        ; Fp_Mul                                              ; work         ;
;          |Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|                                                                        ; 76.3 (60.1)          ; 104.1 (69.6)                     ; 28.2 (9.9)                                        ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 125 (72)            ; 194 (139)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component                                                                                                                                                                                                                                                                                                                                                  ; Fp_Mul_altfp_mult_fkn                               ; work         ;
;             |lpm_add_sub:exp_add_adder|                                                                                                 ; 4.7 (0.0)            ; 4.9 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                                                                                        ; lpm_add_sub                                         ; work         ;
;                |add_sub_a9e:auto_generated|                                                                                             ; 4.7 (4.7)            ; 4.9 (4.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:exp_add_adder|add_sub_a9e:auto_generated                                                                                                                                                                                                                                                                                             ; add_sub_a9e                                         ; work         ;
;             |lpm_add_sub:exp_adj_adder|                                                                                                 ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                                                                                        ; lpm_add_sub                                         ; work         ;
;                |add_sub_kka:auto_generated|                                                                                             ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:exp_adj_adder|add_sub_kka:auto_generated                                                                                                                                                                                                                                                                                             ; add_sub_kka                                         ; work         ;
;             |lpm_add_sub:exp_bias_subtr|                                                                                                ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:exp_bias_subtr                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_idg:auto_generated|                                                                                             ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:exp_bias_subtr|add_sub_idg:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_idg                                         ; work         ;
;             |lpm_add_sub:man_round_adder|                                                                                               ; 5.9 (0.0)            ; 5.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:man_round_adder                                                                                                                                                                                                                                                                                                                      ; lpm_add_sub                                         ; work         ;
;                |add_sub_bmb:auto_generated|                                                                                             ; 5.9 (5.9)            ; 5.9 (5.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:man_round_adder|add_sub_bmb:auto_generated                                                                                                                                                                                                                                                                                           ; add_sub_bmb                                         ; work         ;
;             |lpm_mult:man_product2_mult|                                                                                                ; 0.4 (0.0)            ; 18.8 (0.0)                       ; 18.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                                                                       ; lpm_mult                                            ; work         ;
;                |mult_ncs:auto_generated|                                                                                                ; 0.4 (0.4)            ; 18.8 (18.8)                      ; 18.4 (18.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated                                                                                                                                                                                                                                                                                               ; mult_ncs                                            ; work         ;
;       |Fp_Mul:mul_5|                                                                                                                    ; 77.5 (0.0)           ; 92.6 (0.0)                       ; 15.8 (0.0)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 119 (0)             ; 167 (0)                   ; 0 (0)         ; 39                ; 1     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_5                                                                                                                                                                                                                                                                                                                                                                                                        ; Fp_Mul                                              ; work         ;
;          |Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|                                                                        ; 77.5 (54.1)          ; 92.6 (63.0)                      ; 15.8 (9.5)                                        ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 119 (59)            ; 167 (129)                 ; 0 (0)         ; 39                ; 1     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component                                                                                                                                                                                                                                                                                                                                                  ; Fp_Mul_altfp_mult_fkn                               ; work         ;
;             |altshift_taps:sign_node_ff1_rtl_0|                                                                                         ; 3.5 (0.0)            ; 4.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 39                ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|altshift_taps:sign_node_ff1_rtl_0                                                                                                                                                                                                                                                                                                                ; altshift_taps                                       ; work         ;
;                |shift_taps_quu:auto_generated|                                                                                          ; 3.5 (1.0)            ; 4.0 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 6 (2)                     ; 0 (0)         ; 39                ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|altshift_taps:sign_node_ff1_rtl_0|shift_taps_quu:auto_generated                                                                                                                                                                                                                                                                                  ; shift_taps_quu                                      ; work         ;
;                   |altsyncram_dr91:altsyncram4|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 39                ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|altshift_taps:sign_node_ff1_rtl_0|shift_taps_quu:auto_generated|altsyncram_dr91:altsyncram4                                                                                                                                                                                                                                                      ; altsyncram_dr91                                     ; work         ;
;                   |cntr_ohf:cntr1|                                                                                                      ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|altshift_taps:sign_node_ff1_rtl_0|shift_taps_quu:auto_generated|cntr_ohf:cntr1                                                                                                                                                                                                                                                                   ; cntr_ohf                                            ; work         ;
;             |lpm_add_sub:exp_add_adder|                                                                                                 ; 4.7 (0.0)            ; 5.2 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                                                                                        ; lpm_add_sub                                         ; work         ;
;                |add_sub_a9e:auto_generated|                                                                                             ; 4.7 (4.7)            ; 5.2 (5.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:exp_add_adder|add_sub_a9e:auto_generated                                                                                                                                                                                                                                                                                             ; add_sub_a9e                                         ; work         ;
;             |lpm_add_sub:exp_adj_adder|                                                                                                 ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                                                                                        ; lpm_add_sub                                         ; work         ;
;                |add_sub_kka:auto_generated|                                                                                             ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:exp_adj_adder|add_sub_kka:auto_generated                                                                                                                                                                                                                                                                                             ; add_sub_kka                                         ; work         ;
;             |lpm_add_sub:exp_bias_subtr|                                                                                                ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:exp_bias_subtr                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_idg:auto_generated|                                                                                             ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:exp_bias_subtr|add_sub_idg:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_idg                                         ; work         ;
;             |lpm_add_sub:man_round_adder|                                                                                               ; 6.2 (0.0)            ; 6.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:man_round_adder                                                                                                                                                                                                                                                                                                                      ; lpm_add_sub                                         ; work         ;
;                |add_sub_bmb:auto_generated|                                                                                             ; 6.2 (6.2)            ; 6.2 (6.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_add_sub:man_round_adder|add_sub_bmb:auto_generated                                                                                                                                                                                                                                                                                           ; add_sub_bmb                                         ; work         ;
;             |lpm_mult:man_product2_mult|                                                                                                ; 4.1 (0.0)            ; 9.5 (0.0)                        ; 5.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                                                                       ; lpm_mult                                            ; work         ;
;                |mult_ncs:auto_generated|                                                                                                ; 4.1 (4.1)            ; 9.5 (9.5)                        ; 5.4 (5.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated                                                                                                                                                                                                                                                                                               ; mult_ncs                                            ; work         ;
;       |Fp_Sub:sub_1|                                                                                                                    ; 309.5 (0.0)          ; 329.6 (0.0)                      ; 20.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 543 (0)             ; 364 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1                                                                                                                                                                                                                                                                                                                                                                                                        ; Fp_Sub                                              ; work         ;
;          |Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|                                                                  ; 309.5 (148.3)        ; 329.6 (157.8)                    ; 20.1 (9.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 543 (229)           ; 364 (243)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component                                                                                                                                                                                                                                                                                                                                            ; Fp_Sub_altfp_add_sub_oui                            ; work         ;
;             |Fp_Sub_altbarrel_shift_aeb:rbarrel_shift|                                                                                  ; 36.0 (36.0)          ; 41.9 (41.9)                      ; 5.9 (5.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (62)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altbarrel_shift_aeb:rbarrel_shift                                                                                                                                                                                                                                                                                                   ; Fp_Sub_altbarrel_shift_aeb                          ; work         ;
;             |Fp_Sub_altbarrel_shift_ltd:lbarrel_shift|                                                                                  ; 40.3 (40.3)          ; 43.3 (43.3)                      ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altbarrel_shift_ltd:lbarrel_shift                                                                                                                                                                                                                                                                                                   ; Fp_Sub_altbarrel_shift_ltd                          ; work         ;
;             |Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|                                                                         ; 9.2 (4.5)            ; 10.7 (4.7)                       ; 1.6 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                                                                          ; Fp_Sub_altpriority_encoder_e48                      ; work         ;
;                |Fp_Sub_altpriority_encoder_f48:altpriority_encoder22|                                                                   ; 0.8 (0.0)            ; 1.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_f48:altpriority_encoder22                                                                                                                                                                                                                                     ; Fp_Sub_altpriority_encoder_f48                      ; work         ;
;                   |Fp_Sub_altpriority_encoder_vh8:altpriority_encoder29|                                                                ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_f48:altpriority_encoder22|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder29                                                                                                                                                                                ; Fp_Sub_altpriority_encoder_vh8                      ; work         ;
;                |Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|                                                                   ; 3.8 (2.1)            ; 5.1 (2.5)                        ; 1.2 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (4)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                                                                                                     ; Fp_Sub_altpriority_encoder_fj8                      ; work         ;
;                   |Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23|                                                                ; 1.2 (0.5)            ; 1.7 (0.5)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23                                                                                                                                                                                ; Fp_Sub_altpriority_encoder_vh8                      ; work         ;
;                      |Fp_Sub_altpriority_encoder_qh8:altpriority_encoder25|                                                             ; 0.0 (0.0)            ; 0.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23|Fp_Sub_altpriority_encoder_qh8:altpriority_encoder25                                                                                                                           ; Fp_Sub_altpriority_encoder_qh8                      ; work         ;
;                         |Fp_Sub_altpriority_encoder_nh8:altpriority_encoder27|                                                          ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23|Fp_Sub_altpriority_encoder_qh8:altpriority_encoder25|Fp_Sub_altpriority_encoder_nh8:altpriority_encoder27                                                                      ; Fp_Sub_altpriority_encoder_nh8                      ; work         ;
;                         |Fp_Sub_altpriority_encoder_nh8:altpriority_encoder28|                                                          ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23|Fp_Sub_altpriority_encoder_qh8:altpriority_encoder25|Fp_Sub_altpriority_encoder_nh8:altpriority_encoder28                                                                      ; Fp_Sub_altpriority_encoder_nh8                      ; work         ;
;                      |Fp_Sub_altpriority_encoder_qh8:altpriority_encoder26|                                                             ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23|Fp_Sub_altpriority_encoder_qh8:altpriority_encoder26                                                                                                                           ; Fp_Sub_altpriority_encoder_qh8                      ; work         ;
;                   |Fp_Sub_altpriority_encoder_vh8:altpriority_encoder24|                                                                ; 0.6 (0.3)            ; 0.8 (0.3)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder24                                                                                                                                                                                ; Fp_Sub_altpriority_encoder_vh8                      ; work         ;
;                      |Fp_Sub_altpriority_encoder_qh8:altpriority_encoder25|                                                             ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder24|Fp_Sub_altpriority_encoder_qh8:altpriority_encoder25                                                                                                                           ; Fp_Sub_altpriority_encoder_qh8                      ; work         ;
;             |Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|                                                                         ; 8.2 (6.2)            ; 8.2 (6.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                                                                          ; Fp_Sub_altpriority_encoder_qb6                      ; work         ;
;                |Fp_Sub_altpriority_encoder_r08:altpriority_encoder7|                                                                    ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_r08:altpriority_encoder7                                                                                                                                                                                                                                      ; Fp_Sub_altpriority_encoder_r08                      ; work         ;
;                   |Fp_Sub_altpriority_encoder_be8:altpriority_encoder10|                                                                ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_r08:altpriority_encoder7|Fp_Sub_altpriority_encoder_be8:altpriority_encoder10                                                                                                                                                                                 ; Fp_Sub_altpriority_encoder_be8                      ; work         ;
;                      |Fp_Sub_altpriority_encoder_6e8:altpriority_encoder12|                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_r08:altpriority_encoder7|Fp_Sub_altpriority_encoder_be8:altpriority_encoder10|Fp_Sub_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                            ; Fp_Sub_altpriority_encoder_6e8                      ; work         ;
;                |Fp_Sub_altpriority_encoder_rf8:altpriority_encoder8|                                                                    ; 1.5 (0.5)            ; 1.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_rf8:altpriority_encoder8                                                                                                                                                                                                                                      ; Fp_Sub_altpriority_encoder_rf8                      ; work         ;
;                   |Fp_Sub_altpriority_encoder_be8:altpriority_encoder19|                                                                ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_rf8:altpriority_encoder8|Fp_Sub_altpriority_encoder_be8:altpriority_encoder19                                                                                                                                                                                 ; Fp_Sub_altpriority_encoder_be8                      ; work         ;
;                      |Fp_Sub_altpriority_encoder_6e8:altpriority_encoder12|                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_rf8:altpriority_encoder8|Fp_Sub_altpriority_encoder_be8:altpriority_encoder19|Fp_Sub_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                            ; Fp_Sub_altpriority_encoder_6e8                      ; work         ;
;                   |Fp_Sub_altpriority_encoder_be8:altpriority_encoder20|                                                                ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_rf8:altpriority_encoder8|Fp_Sub_altpriority_encoder_be8:altpriority_encoder20                                                                                                                                                                                 ; Fp_Sub_altpriority_encoder_be8                      ; work         ;
;                      |Fp_Sub_altpriority_encoder_6e8:altpriority_encoder12|                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_rf8:altpriority_encoder8|Fp_Sub_altpriority_encoder_be8:altpriority_encoder20|Fp_Sub_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                            ; Fp_Sub_altpriority_encoder_6e8                      ; work         ;
;             |lpm_add_sub:add_sub2|                                                                                                      ; 3.3 (0.0)            ; 3.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_soe:auto_generated|                                                                                             ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub2|add_sub_soe:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_soe                                         ; work         ;
;             |lpm_add_sub:add_sub3|                                                                                                      ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_poe:auto_generated|                                                                                             ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub3|add_sub_poe:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_poe                                         ; work         ;
;             |lpm_add_sub:add_sub4|                                                                                                      ; 2.1 (0.0)            ; 2.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_rne:auto_generated|                                                                                             ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub4|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_rne                                         ; work         ;
;             |lpm_add_sub:add_sub5|                                                                                                      ; 2.3 (0.0)            ; 2.7 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_pdi:auto_generated|                                                                                             ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_pdi                                         ; work         ;
;             |lpm_add_sub:add_sub6|                                                                                                      ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_rne:auto_generated|                                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub6|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_rne                                         ; work         ;
;             |lpm_add_sub:man_2comp_res_lower|                                                                                           ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                                                                                            ; lpm_add_sub                                         ; work         ;
;                |add_sub_p6i:auto_generated|                                                                                             ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                                                 ; add_sub_p6i                                         ; work         ;
;             |lpm_add_sub:man_2comp_res_upper0|                                                                                          ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_2comp_res_upper1|                                                                                          ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_add_sub_lower|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                                                                                              ; lpm_add_sub                                         ; work         ;
;                |add_sub_p6i:auto_generated|                                                                                             ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                                                   ; add_sub_p6i                                         ; work         ;
;             |lpm_add_sub:man_add_sub_upper0|                                                                                            ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                  ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_add_sub_upper1|                                                                                            ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                  ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_res_rounding_add_sub_lower|                                                                                ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                         ; work         ;
;                |add_sub_18f:auto_generated|                                                                                             ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_18f:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_18f                                         ; work         ;
;             |lpm_add_sub:man_res_rounding_add_sub_upper1|                                                                               ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                                                                                ; lpm_add_sub                                         ; work         ;
;                |add_sub_agf:auto_generated|                                                                                             ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_agf:auto_generated                                                                                                                                                                                                                                                                     ; add_sub_agf                                         ; work         ;
;             |lpm_compare:trailing_zeros_limit_comparator|                                                                               ; 0.5 (0.0)            ; 0.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                                                                ; lpm_compare                                         ; work         ;
;                |cmpr_e7g:auto_generated|                                                                                                ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_e7g:auto_generated                                                                                                                                                                                                                                                                        ; cmpr_e7g                                            ; work         ;
;       |Fp_Sub:sub_2|                                                                                                                    ; 340.8 (0.0)          ; 358.1 (0.0)                      ; 17.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 585 (0)             ; 364 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2                                                                                                                                                                                                                                                                                                                                                                                                        ; Fp_Sub                                              ; work         ;
;          |Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|                                                                  ; 340.8 (167.7)        ; 358.1 (176.8)                    ; 17.3 (9.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 585 (260)           ; 364 (242)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component                                                                                                                                                                                                                                                                                                                                            ; Fp_Sub_altfp_add_sub_oui                            ; work         ;
;             |Fp_Sub_altbarrel_shift_aeb:rbarrel_shift|                                                                                  ; 40.3 (40.3)          ; 47.3 (47.3)                      ; 7.0 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altbarrel_shift_aeb:rbarrel_shift                                                                                                                                                                                                                                                                                                   ; Fp_Sub_altbarrel_shift_aeb                          ; work         ;
;             |Fp_Sub_altbarrel_shift_ltd:lbarrel_shift|                                                                                  ; 41.2 (41.2)          ; 42.0 (42.0)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altbarrel_shift_ltd:lbarrel_shift                                                                                                                                                                                                                                                                                                   ; Fp_Sub_altbarrel_shift_ltd                          ; work         ;
;             |Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|                                                                         ; 10.2 (6.7)           ; 11.7 (8.2)                       ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                                                                          ; Fp_Sub_altpriority_encoder_e48                      ; work         ;
;                |Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|                                                                   ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                                                                                                     ; Fp_Sub_altpriority_encoder_fj8                      ; work         ;
;                   |Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23|                                                                ; 2.0 (0.5)            ; 2.0 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23                                                                                                                                                                                ; Fp_Sub_altpriority_encoder_vh8                      ; work         ;
;                      |Fp_Sub_altpriority_encoder_qh8:altpriority_encoder25|                                                             ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23|Fp_Sub_altpriority_encoder_qh8:altpriority_encoder25                                                                                                                           ; Fp_Sub_altpriority_encoder_qh8                      ; work         ;
;                         |Fp_Sub_altpriority_encoder_nh8:altpriority_encoder27|                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23|Fp_Sub_altpriority_encoder_qh8:altpriority_encoder25|Fp_Sub_altpriority_encoder_nh8:altpriority_encoder27                                                                      ; Fp_Sub_altpriority_encoder_nh8                      ; work         ;
;                         |Fp_Sub_altpriority_encoder_nh8:altpriority_encoder28|                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23|Fp_Sub_altpriority_encoder_qh8:altpriority_encoder25|Fp_Sub_altpriority_encoder_nh8:altpriority_encoder28                                                                      ; Fp_Sub_altpriority_encoder_nh8                      ; work         ;
;                      |Fp_Sub_altpriority_encoder_qh8:altpriority_encoder26|                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23|Fp_Sub_altpriority_encoder_qh8:altpriority_encoder26                                                                                                                           ; Fp_Sub_altpriority_encoder_qh8                      ; work         ;
;                   |Fp_Sub_altpriority_encoder_vh8:altpriority_encoder24|                                                                ; 1.5 (1.0)            ; 1.5 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder24                                                                                                                                                                                ; Fp_Sub_altpriority_encoder_vh8                      ; work         ;
;                      |Fp_Sub_altpriority_encoder_qh8:altpriority_encoder25|                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder24|Fp_Sub_altpriority_encoder_qh8:altpriority_encoder25                                                                                                                           ; Fp_Sub_altpriority_encoder_qh8                      ; work         ;
;             |Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|                                                                         ; 8.3 (6.6)            ; 8.3 (6.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                                                                          ; Fp_Sub_altpriority_encoder_qb6                      ; work         ;
;                |Fp_Sub_altpriority_encoder_r08:altpriority_encoder7|                                                                    ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_r08:altpriority_encoder7                                                                                                                                                                                                                                      ; Fp_Sub_altpriority_encoder_r08                      ; work         ;
;                   |Fp_Sub_altpriority_encoder_be8:altpriority_encoder10|                                                                ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_r08:altpriority_encoder7|Fp_Sub_altpriority_encoder_be8:altpriority_encoder10                                                                                                                                                                                 ; Fp_Sub_altpriority_encoder_be8                      ; work         ;
;                      |Fp_Sub_altpriority_encoder_6e8:altpriority_encoder12|                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_r08:altpriority_encoder7|Fp_Sub_altpriority_encoder_be8:altpriority_encoder10|Fp_Sub_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                            ; Fp_Sub_altpriority_encoder_6e8                      ; work         ;
;                |Fp_Sub_altpriority_encoder_rf8:altpriority_encoder8|                                                                    ; 1.3 (0.7)            ; 1.3 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_rf8:altpriority_encoder8                                                                                                                                                                                                                                      ; Fp_Sub_altpriority_encoder_rf8                      ; work         ;
;                   |Fp_Sub_altpriority_encoder_be8:altpriority_encoder19|                                                                ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_rf8:altpriority_encoder8|Fp_Sub_altpriority_encoder_be8:altpriority_encoder19                                                                                                                                                                                 ; Fp_Sub_altpriority_encoder_be8                      ; work         ;
;                      |Fp_Sub_altpriority_encoder_6e8:altpriority_encoder12|                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_rf8:altpriority_encoder8|Fp_Sub_altpriority_encoder_be8:altpriority_encoder19|Fp_Sub_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                            ; Fp_Sub_altpriority_encoder_6e8                      ; work         ;
;                   |Fp_Sub_altpriority_encoder_be8:altpriority_encoder20|                                                                ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_rf8:altpriority_encoder8|Fp_Sub_altpriority_encoder_be8:altpriority_encoder20                                                                                                                                                                                 ; Fp_Sub_altpriority_encoder_be8                      ; work         ;
;                      |Fp_Sub_altpriority_encoder_6e8:altpriority_encoder12|                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_rf8:altpriority_encoder8|Fp_Sub_altpriority_encoder_be8:altpriority_encoder20|Fp_Sub_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                            ; Fp_Sub_altpriority_encoder_6e8                      ; work         ;
;             |lpm_add_sub:add_sub1|                                                                                                      ; 4.2 (0.0)            ; 4.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_soe:auto_generated|                                                                                             ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_soe                                         ; work         ;
;             |lpm_add_sub:add_sub2|                                                                                                      ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_soe:auto_generated|                                                                                             ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub2|add_sub_soe:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_soe                                         ; work         ;
;             |lpm_add_sub:add_sub3|                                                                                                      ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_poe:auto_generated|                                                                                             ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub3|add_sub_poe:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_poe                                         ; work         ;
;             |lpm_add_sub:add_sub4|                                                                                                      ; 2.2 (0.0)            ; 2.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_rne:auto_generated|                                                                                             ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub4|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_rne                                         ; work         ;
;             |lpm_add_sub:add_sub5|                                                                                                      ; 2.3 (0.0)            ; 2.6 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_pdi:auto_generated|                                                                                             ; 2.3 (2.3)            ; 2.6 (2.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_pdi                                         ; work         ;
;             |lpm_add_sub:add_sub6|                                                                                                      ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_rne:auto_generated|                                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub6|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_rne                                         ; work         ;
;             |lpm_add_sub:man_2comp_res_lower|                                                                                           ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                                                                                            ; lpm_add_sub                                         ; work         ;
;                |add_sub_p6i:auto_generated|                                                                                             ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                                                 ; add_sub_p6i                                         ; work         ;
;             |lpm_add_sub:man_2comp_res_upper0|                                                                                          ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_2comp_res_upper1|                                                                                          ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_add_sub_lower|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                                                                                              ; lpm_add_sub                                         ; work         ;
;                |add_sub_p6i:auto_generated|                                                                                             ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                                                   ; add_sub_p6i                                         ; work         ;
;             |lpm_add_sub:man_add_sub_upper0|                                                                                            ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                  ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_add_sub_upper1|                                                                                            ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                  ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_res_rounding_add_sub_lower|                                                                                ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                         ; work         ;
;                |add_sub_18f:auto_generated|                                                                                             ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_18f:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_18f                                         ; work         ;
;             |lpm_add_sub:man_res_rounding_add_sub_upper1|                                                                               ; 5.2 (0.0)            ; 5.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                                                                                ; lpm_add_sub                                         ; work         ;
;                |add_sub_agf:auto_generated|                                                                                             ; 5.2 (5.2)            ; 5.2 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_agf:auto_generated                                                                                                                                                                                                                                                                     ; add_sub_agf                                         ; work         ;
;             |lpm_compare:trailing_zeros_limit_comparator|                                                                               ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                                                                ; lpm_compare                                         ; work         ;
;                |cmpr_e7g:auto_generated|                                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_e7g:auto_generated                                                                                                                                                                                                                                                                        ; cmpr_e7g                                            ; work         ;
;       |Fp_Sub:sub_3|                                                                                                                    ; 334.5 (0.0)          ; 360.9 (0.0)                      ; 26.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 585 (0)             ; 370 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3                                                                                                                                                                                                                                                                                                                                                                                                        ; Fp_Sub                                              ; work         ;
;          |Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|                                                                  ; 334.5 (164.3)        ; 360.9 (174.8)                    ; 26.4 (10.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 585 (260)           ; 370 (248)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component                                                                                                                                                                                                                                                                                                                                            ; Fp_Sub_altfp_add_sub_oui                            ; work         ;
;             |Fp_Sub_altbarrel_shift_aeb:rbarrel_shift|                                                                                  ; 39.7 (39.7)          ; 51.3 (51.3)                      ; 11.7 (11.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altbarrel_shift_aeb:rbarrel_shift                                                                                                                                                                                                                                                                                                   ; Fp_Sub_altbarrel_shift_aeb                          ; work         ;
;             |Fp_Sub_altbarrel_shift_ltd:lbarrel_shift|                                                                                  ; 42.7 (42.7)          ; 45.5 (45.5)                      ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altbarrel_shift_ltd:lbarrel_shift                                                                                                                                                                                                                                                                                                   ; Fp_Sub_altbarrel_shift_ltd                          ; work         ;
;             |Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|                                                                         ; 10.0 (7.0)           ; 11.8 (9.0)                       ; 1.8 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                                                                          ; Fp_Sub_altpriority_encoder_e48                      ; work         ;
;                |Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|                                                                   ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                                                                                                     ; Fp_Sub_altpriority_encoder_fj8                      ; work         ;
;                   |Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23|                                                                ; 1.5 (0.5)            ; 1.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23                                                                                                                                                                                ; Fp_Sub_altpriority_encoder_vh8                      ; work         ;
;                      |Fp_Sub_altpriority_encoder_qh8:altpriority_encoder25|                                                             ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23|Fp_Sub_altpriority_encoder_qh8:altpriority_encoder25                                                                                                                           ; Fp_Sub_altpriority_encoder_qh8                      ; work         ;
;                         |Fp_Sub_altpriority_encoder_nh8:altpriority_encoder27|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23|Fp_Sub_altpriority_encoder_qh8:altpriority_encoder25|Fp_Sub_altpriority_encoder_nh8:altpriority_encoder27                                                                      ; Fp_Sub_altpriority_encoder_nh8                      ; work         ;
;                         |Fp_Sub_altpriority_encoder_nh8:altpriority_encoder28|                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23|Fp_Sub_altpriority_encoder_qh8:altpriority_encoder25|Fp_Sub_altpriority_encoder_nh8:altpriority_encoder28                                                                      ; Fp_Sub_altpriority_encoder_nh8                      ; work         ;
;                      |Fp_Sub_altpriority_encoder_qh8:altpriority_encoder26|                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23|Fp_Sub_altpriority_encoder_qh8:altpriority_encoder26                                                                                                                           ; Fp_Sub_altpriority_encoder_qh8                      ; work         ;
;                   |Fp_Sub_altpriority_encoder_vh8:altpriority_encoder24|                                                                ; 1.3 (0.8)            ; 1.3 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder24                                                                                                                                                                                ; Fp_Sub_altpriority_encoder_vh8                      ; work         ;
;                      |Fp_Sub_altpriority_encoder_qh8:altpriority_encoder25|                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder24|Fp_Sub_altpriority_encoder_qh8:altpriority_encoder25                                                                                                                           ; Fp_Sub_altpriority_encoder_qh8                      ; work         ;
;             |Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|                                                                         ; 8.0 (6.2)            ; 8.0 (6.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                                                                          ; Fp_Sub_altpriority_encoder_qb6                      ; work         ;
;                |Fp_Sub_altpriority_encoder_r08:altpriority_encoder7|                                                                    ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_r08:altpriority_encoder7                                                                                                                                                                                                                                      ; Fp_Sub_altpriority_encoder_r08                      ; work         ;
;                   |Fp_Sub_altpriority_encoder_be8:altpriority_encoder10|                                                                ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_r08:altpriority_encoder7|Fp_Sub_altpriority_encoder_be8:altpriority_encoder10                                                                                                                                                                                 ; Fp_Sub_altpriority_encoder_be8                      ; work         ;
;                      |Fp_Sub_altpriority_encoder_6e8:altpriority_encoder12|                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_r08:altpriority_encoder7|Fp_Sub_altpriority_encoder_be8:altpriority_encoder10|Fp_Sub_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                            ; Fp_Sub_altpriority_encoder_6e8                      ; work         ;
;                |Fp_Sub_altpriority_encoder_rf8:altpriority_encoder8|                                                                    ; 1.5 (0.5)            ; 1.5 (0.7)                        ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_rf8:altpriority_encoder8                                                                                                                                                                                                                                      ; Fp_Sub_altpriority_encoder_rf8                      ; work         ;
;                   |Fp_Sub_altpriority_encoder_be8:altpriority_encoder19|                                                                ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_rf8:altpriority_encoder8|Fp_Sub_altpriority_encoder_be8:altpriority_encoder19                                                                                                                                                                                 ; Fp_Sub_altpriority_encoder_be8                      ; work         ;
;                      |Fp_Sub_altpriority_encoder_6e8:altpriority_encoder12|                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_rf8:altpriority_encoder8|Fp_Sub_altpriority_encoder_be8:altpriority_encoder19|Fp_Sub_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                            ; Fp_Sub_altpriority_encoder_6e8                      ; work         ;
;                   |Fp_Sub_altpriority_encoder_be8:altpriority_encoder20|                                                                ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_rf8:altpriority_encoder8|Fp_Sub_altpriority_encoder_be8:altpriority_encoder20                                                                                                                                                                                 ; Fp_Sub_altpriority_encoder_be8                      ; work         ;
;                      |Fp_Sub_altpriority_encoder_6e8:altpriority_encoder12|                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_rf8:altpriority_encoder8|Fp_Sub_altpriority_encoder_be8:altpriority_encoder20|Fp_Sub_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                            ; Fp_Sub_altpriority_encoder_6e8                      ; work         ;
;             |lpm_add_sub:add_sub1|                                                                                                      ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_soe:auto_generated|                                                                                             ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_soe                                         ; work         ;
;             |lpm_add_sub:add_sub2|                                                                                                      ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_soe:auto_generated|                                                                                             ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub2|add_sub_soe:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_soe                                         ; work         ;
;             |lpm_add_sub:add_sub3|                                                                                                      ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_poe:auto_generated|                                                                                             ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub3|add_sub_poe:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_poe                                         ; work         ;
;             |lpm_add_sub:add_sub4|                                                                                                      ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_rne:auto_generated|                                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub4|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_rne                                         ; work         ;
;             |lpm_add_sub:add_sub5|                                                                                                      ; 2.3 (0.0)            ; 2.7 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_pdi:auto_generated|                                                                                             ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_pdi                                         ; work         ;
;             |lpm_add_sub:add_sub6|                                                                                                      ; 2.0 (0.0)            ; 2.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_rne:auto_generated|                                                                                             ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub6|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_rne                                         ; work         ;
;             |lpm_add_sub:man_2comp_res_lower|                                                                                           ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                                                                                            ; lpm_add_sub                                         ; work         ;
;                |add_sub_p6i:auto_generated|                                                                                             ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                                                 ; add_sub_p6i                                         ; work         ;
;             |lpm_add_sub:man_2comp_res_upper0|                                                                                          ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_2comp_res_upper1|                                                                                          ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_add_sub_lower|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                                                                                              ; lpm_add_sub                                         ; work         ;
;                |add_sub_p6i:auto_generated|                                                                                             ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                                                   ; add_sub_p6i                                         ; work         ;
;             |lpm_add_sub:man_add_sub_upper0|                                                                                            ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                  ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_add_sub_upper1|                                                                                            ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                  ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_res_rounding_add_sub_lower|                                                                                ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                         ; work         ;
;                |add_sub_18f:auto_generated|                                                                                             ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_18f:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_18f                                         ; work         ;
;             |lpm_add_sub:man_res_rounding_add_sub_upper1|                                                                               ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                                                                                ; lpm_add_sub                                         ; work         ;
;                |add_sub_agf:auto_generated|                                                                                             ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_agf:auto_generated                                                                                                                                                                                                                                                                     ; add_sub_agf                                         ; work         ;
;             |lpm_compare:trailing_zeros_limit_comparator|                                                                               ; 0.5 (0.0)            ; 0.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                                                                ; lpm_compare                                         ; work         ;
;                |cmpr_e7g:auto_generated|                                                                                                ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_e7g:auto_generated                                                                                                                                                                                                                                                                        ; cmpr_e7g                                            ; work         ;
;       |Fp_Sub:sub_4|                                                                                                                    ; 336.9 (0.0)          ; 362.3 (0.0)                      ; 25.4 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 585 (0)             ; 375 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4                                                                                                                                                                                                                                                                                                                                                                                                        ; Fp_Sub                                              ; work         ;
;          |Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|                                                                  ; 336.9 (165.8)        ; 362.3 (178.1)                    ; 25.4 (12.5)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 585 (260)           ; 375 (252)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component                                                                                                                                                                                                                                                                                                                                            ; Fp_Sub_altfp_add_sub_oui                            ; work         ;
;             |Fp_Sub_altbarrel_shift_aeb:rbarrel_shift|                                                                                  ; 44.5 (44.5)          ; 49.8 (49.8)                      ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altbarrel_shift_aeb:rbarrel_shift                                                                                                                                                                                                                                                                                                   ; Fp_Sub_altbarrel_shift_aeb                          ; work         ;
;             |Fp_Sub_altbarrel_shift_ltd:lbarrel_shift|                                                                                  ; 39.7 (39.7)          ; 45.2 (45.2)                      ; 5.6 (5.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altbarrel_shift_ltd:lbarrel_shift                                                                                                                                                                                                                                                                                                   ; Fp_Sub_altbarrel_shift_ltd                          ; work         ;
;             |Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|                                                                         ; 9.7 (6.7)            ; 10.8 (7.8)                       ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                                                                          ; Fp_Sub_altpriority_encoder_e48                      ; work         ;
;                |Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|                                                                   ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                                                                                                     ; Fp_Sub_altpriority_encoder_fj8                      ; work         ;
;                   |Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23|                                                                ; 1.5 (0.5)            ; 1.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23                                                                                                                                                                                ; Fp_Sub_altpriority_encoder_vh8                      ; work         ;
;                      |Fp_Sub_altpriority_encoder_qh8:altpriority_encoder25|                                                             ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23|Fp_Sub_altpriority_encoder_qh8:altpriority_encoder25                                                                                                                           ; Fp_Sub_altpriority_encoder_qh8                      ; work         ;
;                         |Fp_Sub_altpriority_encoder_nh8:altpriority_encoder27|                                                          ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23|Fp_Sub_altpriority_encoder_qh8:altpriority_encoder25|Fp_Sub_altpriority_encoder_nh8:altpriority_encoder27                                                                      ; Fp_Sub_altpriority_encoder_nh8                      ; work         ;
;                         |Fp_Sub_altpriority_encoder_nh8:altpriority_encoder28|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23|Fp_Sub_altpriority_encoder_qh8:altpriority_encoder25|Fp_Sub_altpriority_encoder_nh8:altpriority_encoder28                                                                      ; Fp_Sub_altpriority_encoder_nh8                      ; work         ;
;                      |Fp_Sub_altpriority_encoder_qh8:altpriority_encoder26|                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23|Fp_Sub_altpriority_encoder_qh8:altpriority_encoder26                                                                                                                           ; Fp_Sub_altpriority_encoder_qh8                      ; work         ;
;                   |Fp_Sub_altpriority_encoder_vh8:altpriority_encoder24|                                                                ; 1.5 (1.0)            ; 1.5 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder24                                                                                                                                                                                ; Fp_Sub_altpriority_encoder_vh8                      ; work         ;
;                      |Fp_Sub_altpriority_encoder_qh8:altpriority_encoder25|                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder24|Fp_Sub_altpriority_encoder_qh8:altpriority_encoder25                                                                                                                           ; Fp_Sub_altpriority_encoder_qh8                      ; work         ;
;             |Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|                                                                         ; 8.3 (6.5)            ; 8.8 (6.8)                        ; 0.5 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                                                                          ; Fp_Sub_altpriority_encoder_qb6                      ; work         ;
;                |Fp_Sub_altpriority_encoder_r08:altpriority_encoder7|                                                                    ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_r08:altpriority_encoder7                                                                                                                                                                                                                                      ; Fp_Sub_altpriority_encoder_r08                      ; work         ;
;                   |Fp_Sub_altpriority_encoder_be8:altpriority_encoder10|                                                                ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_r08:altpriority_encoder7|Fp_Sub_altpriority_encoder_be8:altpriority_encoder10                                                                                                                                                                                 ; Fp_Sub_altpriority_encoder_be8                      ; work         ;
;                      |Fp_Sub_altpriority_encoder_6e8:altpriority_encoder12|                                                             ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_r08:altpriority_encoder7|Fp_Sub_altpriority_encoder_be8:altpriority_encoder10|Fp_Sub_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                            ; Fp_Sub_altpriority_encoder_6e8                      ; work         ;
;                |Fp_Sub_altpriority_encoder_rf8:altpriority_encoder8|                                                                    ; 1.5 (0.5)            ; 1.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_rf8:altpriority_encoder8                                                                                                                                                                                                                                      ; Fp_Sub_altpriority_encoder_rf8                      ; work         ;
;                   |Fp_Sub_altpriority_encoder_be8:altpriority_encoder19|                                                                ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_rf8:altpriority_encoder8|Fp_Sub_altpriority_encoder_be8:altpriority_encoder19                                                                                                                                                                                 ; Fp_Sub_altpriority_encoder_be8                      ; work         ;
;                      |Fp_Sub_altpriority_encoder_6e8:altpriority_encoder12|                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_rf8:altpriority_encoder8|Fp_Sub_altpriority_encoder_be8:altpriority_encoder19|Fp_Sub_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                            ; Fp_Sub_altpriority_encoder_6e8                      ; work         ;
;                   |Fp_Sub_altpriority_encoder_be8:altpriority_encoder20|                                                                ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_rf8:altpriority_encoder8|Fp_Sub_altpriority_encoder_be8:altpriority_encoder20                                                                                                                                                                                 ; Fp_Sub_altpriority_encoder_be8                      ; work         ;
;                      |Fp_Sub_altpriority_encoder_6e8:altpriority_encoder12|                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_rf8:altpriority_encoder8|Fp_Sub_altpriority_encoder_be8:altpriority_encoder20|Fp_Sub_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                            ; Fp_Sub_altpriority_encoder_6e8                      ; work         ;
;             |lpm_add_sub:add_sub1|                                                                                                      ; 2.5 (0.0)            ; 2.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_soe:auto_generated|                                                                                             ; 2.5 (2.5)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_soe                                         ; work         ;
;             |lpm_add_sub:add_sub2|                                                                                                      ; 2.3 (0.0)            ; 2.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_soe:auto_generated|                                                                                             ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub2|add_sub_soe:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_soe                                         ; work         ;
;             |lpm_add_sub:add_sub3|                                                                                                      ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_poe:auto_generated|                                                                                             ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub3|add_sub_poe:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_poe                                         ; work         ;
;             |lpm_add_sub:add_sub4|                                                                                                      ; 2.1 (0.0)            ; 2.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_rne:auto_generated|                                                                                             ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub4|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_rne                                         ; work         ;
;             |lpm_add_sub:add_sub5|                                                                                                      ; 2.3 (0.0)            ; 2.7 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_pdi:auto_generated|                                                                                             ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_pdi                                         ; work         ;
;             |lpm_add_sub:add_sub6|                                                                                                      ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_rne:auto_generated|                                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub6|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_rne                                         ; work         ;
;             |lpm_add_sub:man_2comp_res_lower|                                                                                           ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                                                                                            ; lpm_add_sub                                         ; work         ;
;                |add_sub_p6i:auto_generated|                                                                                             ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                                                 ; add_sub_p6i                                         ; work         ;
;             |lpm_add_sub:man_2comp_res_upper0|                                                                                          ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_2comp_res_upper1|                                                                                          ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_add_sub_lower|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                                                                                              ; lpm_add_sub                                         ; work         ;
;                |add_sub_p6i:auto_generated|                                                                                             ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                                                   ; add_sub_p6i                                         ; work         ;
;             |lpm_add_sub:man_add_sub_upper0|                                                                                            ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                  ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_add_sub_upper1|                                                                                            ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                  ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_res_rounding_add_sub_lower|                                                                                ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                         ; work         ;
;                |add_sub_18f:auto_generated|                                                                                             ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_18f:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_18f                                         ; work         ;
;             |lpm_add_sub:man_res_rounding_add_sub_upper1|                                                                               ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                                                                                ; lpm_add_sub                                         ; work         ;
;                |add_sub_agf:auto_generated|                                                                                             ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_agf:auto_generated                                                                                                                                                                                                                                                                     ; add_sub_agf                                         ; work         ;
;             |lpm_compare:trailing_zeros_limit_comparator|                                                                               ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                                                                ; lpm_compare                                         ; work         ;
;                |cmpr_e7g:auto_generated|                                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_e7g:auto_generated                                                                                                                                                                                                                                                                        ; cmpr_e7g                                            ; work         ;
;       |Fp_Sub:sub_5|                                                                                                                    ; 336.1 (0.0)          ; 358.2 (0.0)                      ; 22.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 591 (0)             ; 366 (0)                   ; 0 (0)         ; 104               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5                                                                                                                                                                                                                                                                                                                                                                                                        ; Fp_Sub                                              ; work         ;
;          |Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|                                                                  ; 336.1 (163.9)        ; 358.2 (177.7)                    ; 22.1 (13.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 591 (260)           ; 366 (241)                 ; 0 (0)         ; 104               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component                                                                                                                                                                                                                                                                                                                                            ; Fp_Sub_altfp_add_sub_oui                            ; work         ;
;             |Fp_Sub_altbarrel_shift_aeb:rbarrel_shift|                                                                                  ; 39.3 (39.3)          ; 43.2 (43.2)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altbarrel_shift_aeb:rbarrel_shift                                                                                                                                                                                                                                                                                                   ; Fp_Sub_altbarrel_shift_aeb                          ; work         ;
;             |Fp_Sub_altbarrel_shift_ltd:lbarrel_shift|                                                                                  ; 41.3 (41.3)          ; 43.8 (43.8)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altbarrel_shift_ltd:lbarrel_shift                                                                                                                                                                                                                                                                                                   ; Fp_Sub_altbarrel_shift_ltd                          ; work         ;
;             |Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|                                                                         ; 9.2 (6.7)            ; 9.7 (7.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                                                                          ; Fp_Sub_altpriority_encoder_e48                      ; work         ;
;                |Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|                                                                   ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                                                                                                     ; Fp_Sub_altpriority_encoder_fj8                      ; work         ;
;                   |Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23|                                                                ; 1.0 (0.5)            ; 1.0 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23                                                                                                                                                                                ; Fp_Sub_altpriority_encoder_vh8                      ; work         ;
;                      |Fp_Sub_altpriority_encoder_qh8:altpriority_encoder25|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23|Fp_Sub_altpriority_encoder_qh8:altpriority_encoder25                                                                                                                           ; Fp_Sub_altpriority_encoder_qh8                      ; work         ;
;                         |Fp_Sub_altpriority_encoder_nh8:altpriority_encoder27|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23|Fp_Sub_altpriority_encoder_qh8:altpriority_encoder25|Fp_Sub_altpriority_encoder_nh8:altpriority_encoder27                                                                      ; Fp_Sub_altpriority_encoder_nh8                      ; work         ;
;                         |Fp_Sub_altpriority_encoder_nh8:altpriority_encoder28|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23|Fp_Sub_altpriority_encoder_qh8:altpriority_encoder25|Fp_Sub_altpriority_encoder_nh8:altpriority_encoder28                                                                      ; Fp_Sub_altpriority_encoder_nh8                      ; work         ;
;                      |Fp_Sub_altpriority_encoder_qh8:altpriority_encoder26|                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23|Fp_Sub_altpriority_encoder_qh8:altpriority_encoder26                                                                                                                           ; Fp_Sub_altpriority_encoder_qh8                      ; work         ;
;                   |Fp_Sub_altpriority_encoder_vh8:altpriority_encoder24|                                                                ; 1.5 (1.0)            ; 1.5 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder24                                                                                                                                                                                ; Fp_Sub_altpriority_encoder_vh8                      ; work         ;
;                      |Fp_Sub_altpriority_encoder_qh8:altpriority_encoder25|                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder24|Fp_Sub_altpriority_encoder_qh8:altpriority_encoder25                                                                                                                           ; Fp_Sub_altpriority_encoder_qh8                      ; work         ;
;             |Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|                                                                         ; 8.5 (6.7)            ; 9.5 (7.3)                        ; 1.0 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                                                                          ; Fp_Sub_altpriority_encoder_qb6                      ; work         ;
;                |Fp_Sub_altpriority_encoder_r08:altpriority_encoder7|                                                                    ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_r08:altpriority_encoder7                                                                                                                                                                                                                                      ; Fp_Sub_altpriority_encoder_r08                      ; work         ;
;                   |Fp_Sub_altpriority_encoder_be8:altpriority_encoder10|                                                                ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_r08:altpriority_encoder7|Fp_Sub_altpriority_encoder_be8:altpriority_encoder10                                                                                                                                                                                 ; Fp_Sub_altpriority_encoder_be8                      ; work         ;
;                      |Fp_Sub_altpriority_encoder_6e8:altpriority_encoder12|                                                             ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_r08:altpriority_encoder7|Fp_Sub_altpriority_encoder_be8:altpriority_encoder10|Fp_Sub_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                            ; Fp_Sub_altpriority_encoder_6e8                      ; work         ;
;                |Fp_Sub_altpriority_encoder_rf8:altpriority_encoder8|                                                                    ; 1.5 (0.5)            ; 1.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_rf8:altpriority_encoder8                                                                                                                                                                                                                                      ; Fp_Sub_altpriority_encoder_rf8                      ; work         ;
;                   |Fp_Sub_altpriority_encoder_be8:altpriority_encoder19|                                                                ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_rf8:altpriority_encoder8|Fp_Sub_altpriority_encoder_be8:altpriority_encoder19                                                                                                                                                                                 ; Fp_Sub_altpriority_encoder_be8                      ; work         ;
;                      |Fp_Sub_altpriority_encoder_6e8:altpriority_encoder12|                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_rf8:altpriority_encoder8|Fp_Sub_altpriority_encoder_be8:altpriority_encoder19|Fp_Sub_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                            ; Fp_Sub_altpriority_encoder_6e8                      ; work         ;
;                   |Fp_Sub_altpriority_encoder_be8:altpriority_encoder20|                                                                ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_rf8:altpriority_encoder8|Fp_Sub_altpriority_encoder_be8:altpriority_encoder20                                                                                                                                                                                 ; Fp_Sub_altpriority_encoder_be8                      ; work         ;
;                      |Fp_Sub_altpriority_encoder_6e8:altpriority_encoder12|                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt|Fp_Sub_altpriority_encoder_rf8:altpriority_encoder8|Fp_Sub_altpriority_encoder_be8:altpriority_encoder20|Fp_Sub_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                            ; Fp_Sub_altpriority_encoder_6e8                      ; work         ;
;             |altshift_taps:infinite_output_sign_dffe2_rtl_0|                                                                            ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 104               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|altshift_taps:infinite_output_sign_dffe2_rtl_0                                                                                                                                                                                                                                                                                             ; altshift_taps                                       ; work         ;
;                |shift_taps_vuu:auto_generated|                                                                                          ; 3.0 (2.0)            ; 3.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 5 (2)                     ; 0 (0)         ; 104               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|altshift_taps:infinite_output_sign_dffe2_rtl_0|shift_taps_vuu:auto_generated                                                                                                                                                                                                                                                               ; shift_taps_vuu                                      ; work         ;
;                   |altsyncram_nr91:altsyncram4|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 104               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|altshift_taps:infinite_output_sign_dffe2_rtl_0|shift_taps_vuu:auto_generated|altsyncram_nr91:altsyncram4                                                                                                                                                                                                                                   ; altsyncram_nr91                                     ; work         ;
;                   |cntr_phf:cntr1|                                                                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|altshift_taps:infinite_output_sign_dffe2_rtl_0|shift_taps_vuu:auto_generated|cntr_phf:cntr1                                                                                                                                                                                                                                                ; cntr_phf                                            ; work         ;
;             |lpm_add_sub:add_sub1|                                                                                                      ; 2.5 (0.0)            ; 2.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_soe:auto_generated|                                                                                             ; 2.5 (2.5)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_soe                                         ; work         ;
;             |lpm_add_sub:add_sub2|                                                                                                      ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_soe:auto_generated|                                                                                             ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub2|add_sub_soe:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_soe                                         ; work         ;
;             |lpm_add_sub:add_sub3|                                                                                                      ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_poe:auto_generated|                                                                                             ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub3|add_sub_poe:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_poe                                         ; work         ;
;             |lpm_add_sub:add_sub4|                                                                                                      ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_rne:auto_generated|                                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub4|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_rne                                         ; work         ;
;             |lpm_add_sub:add_sub5|                                                                                                      ; 2.3 (0.0)            ; 2.6 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_pdi:auto_generated|                                                                                             ; 2.3 (2.3)            ; 2.6 (2.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_pdi                                         ; work         ;
;             |lpm_add_sub:add_sub6|                                                                                                      ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                         ; work         ;
;                |add_sub_rne:auto_generated|                                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:add_sub6|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                                            ; add_sub_rne                                         ; work         ;
;             |lpm_add_sub:man_2comp_res_lower|                                                                                           ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                                                                                            ; lpm_add_sub                                         ; work         ;
;                |add_sub_p6i:auto_generated|                                                                                             ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                                                 ; add_sub_p6i                                         ; work         ;
;             |lpm_add_sub:man_2comp_res_upper0|                                                                                          ; 6.7 (0.0)            ; 6.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 6.7 (6.7)            ; 6.7 (6.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_2comp_res_upper1|                                                                                          ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_2comp_res_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_add_sub_lower|                                                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                                                                                              ; lpm_add_sub                                         ; work         ;
;                |add_sub_p6i:auto_generated|                                                                                             ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                                                   ; add_sub_p6i                                         ; work         ;
;             |lpm_add_sub:man_add_sub_upper0|                                                                                            ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                  ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_add_sub_upper1|                                                                                            ; 7.5 (0.0)            ; 7.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                         ; work         ;
;                |add_sub_unh:auto_generated|                                                                                             ; 7.5 (7.5)            ; 7.7 (7.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_add_sub_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                  ; add_sub_unh                                         ; work         ;
;             |lpm_add_sub:man_res_rounding_add_sub_lower|                                                                                ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                         ; work         ;
;                |add_sub_18f:auto_generated|                                                                                             ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_18f:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_18f                                         ; work         ;
;             |lpm_add_sub:man_res_rounding_add_sub_upper1|                                                                               ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                                                                                ; lpm_add_sub                                         ; work         ;
;                |add_sub_agf:auto_generated|                                                                                             ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_agf:auto_generated                                                                                                                                                                                                                                                                     ; add_sub_agf                                         ; work         ;
;             |lpm_compare:trailing_zeros_limit_comparator|                                                                               ; 0.5 (0.0)            ; 0.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                                                                ; lpm_compare                                         ; work         ;
;                |cmpr_e7g:auto_generated|                                                                                                ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_e7g:auto_generated                                                                                                                                                                                                                                                                        ; cmpr_e7g                                            ; work         ;
;    |RW_Test:u2|                                                                                                                         ; 1113.7 (80.7)        ; 1127.5 (84.3)                    ; 13.8 (3.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1274 (136)          ; 448 (90)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|RW_Test:u2                                                                                                                                                                                                                                                                                                                                                                                                                        ; RW_Test                                             ; work         ;
;       |aes_cipher_top:uut|                                                                                                              ; 1033.0 (158.3)       ; 1043.2 (161.4)                   ; 10.2 (3.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1138 (198)          ; 358 (152)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|RW_Test:u2|aes_cipher_top:uut                                                                                                                                                                                                                                                                                                                                                                                                     ; aes_cipher_top                                      ; work         ;
;          |aes_key_expand_128:u0|                                                                                                        ; 235.0 (69.0)         ; 241.8 (75.8)                     ; 6.8 (6.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 300 (128)           ; 206 (191)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0                                                                                                                                                                                                                                                                                                                                                                               ; aes_key_expand_128                                  ; work         ;
;             |aes_rcon:r0|                                                                                                               ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|aes_rcon:r0                                                                                                                                                                                                                                                                                                                                                                   ; aes_rcon                                            ; work         ;
;             |aes_sbox:u0|                                                                                                               ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|aes_sbox:u0                                                                                                                                                                                                                                                                                                                                                                   ; aes_sbox                                            ; work         ;
;             |aes_sbox:u1|                                                                                                               ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|aes_sbox:u1                                                                                                                                                                                                                                                                                                                                                                   ; aes_sbox                                            ; work         ;
;             |aes_sbox:u2|                                                                                                               ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|aes_sbox:u2                                                                                                                                                                                                                                                                                                                                                                   ; aes_sbox                                            ; work         ;
;             |aes_sbox:u3|                                                                                                               ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|RW_Test:u2|aes_cipher_top:uut|aes_key_expand_128:u0|aes_sbox:u3                                                                                                                                                                                                                                                                                                                                                                   ; aes_sbox                                            ; work         ;
;          |aes_sbox:us00|                                                                                                                ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|RW_Test:u2|aes_cipher_top:uut|aes_sbox:us00                                                                                                                                                                                                                                                                                                                                                                                       ; aes_sbox                                            ; work         ;
;          |aes_sbox:us01|                                                                                                                ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|RW_Test:u2|aes_cipher_top:uut|aes_sbox:us01                                                                                                                                                                                                                                                                                                                                                                                       ; aes_sbox                                            ; work         ;
;          |aes_sbox:us02|                                                                                                                ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|RW_Test:u2|aes_cipher_top:uut|aes_sbox:us02                                                                                                                                                                                                                                                                                                                                                                                       ; aes_sbox                                            ; work         ;
;          |aes_sbox:us03|                                                                                                                ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|RW_Test:u2|aes_cipher_top:uut|aes_sbox:us03                                                                                                                                                                                                                                                                                                                                                                                       ; aes_sbox                                            ; work         ;
;          |aes_sbox:us10|                                                                                                                ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|RW_Test:u2|aes_cipher_top:uut|aes_sbox:us10                                                                                                                                                                                                                                                                                                                                                                                       ; aes_sbox                                            ; work         ;
;          |aes_sbox:us11|                                                                                                                ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|RW_Test:u2|aes_cipher_top:uut|aes_sbox:us11                                                                                                                                                                                                                                                                                                                                                                                       ; aes_sbox                                            ; work         ;
;          |aes_sbox:us12|                                                                                                                ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|RW_Test:u2|aes_cipher_top:uut|aes_sbox:us12                                                                                                                                                                                                                                                                                                                                                                                       ; aes_sbox                                            ; work         ;
;          |aes_sbox:us13|                                                                                                                ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|RW_Test:u2|aes_cipher_top:uut|aes_sbox:us13                                                                                                                                                                                                                                                                                                                                                                                       ; aes_sbox                                            ; work         ;
;          |aes_sbox:us20|                                                                                                                ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|RW_Test:u2|aes_cipher_top:uut|aes_sbox:us20                                                                                                                                                                                                                                                                                                                                                                                       ; aes_sbox                                            ; work         ;
;          |aes_sbox:us21|                                                                                                                ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|RW_Test:u2|aes_cipher_top:uut|aes_sbox:us21                                                                                                                                                                                                                                                                                                                                                                                       ; aes_sbox                                            ; work         ;
;          |aes_sbox:us22|                                                                                                                ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|RW_Test:u2|aes_cipher_top:uut|aes_sbox:us22                                                                                                                                                                                                                                                                                                                                                                                       ; aes_sbox                                            ; work         ;
;          |aes_sbox:us23|                                                                                                                ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|RW_Test:u2|aes_cipher_top:uut|aes_sbox:us23                                                                                                                                                                                                                                                                                                                                                                                       ; aes_sbox                                            ; work         ;
;          |aes_sbox:us30|                                                                                                                ; 39.7 (39.7)          ; 40.0 (40.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|RW_Test:u2|aes_cipher_top:uut|aes_sbox:us30                                                                                                                                                                                                                                                                                                                                                                                       ; aes_sbox                                            ; work         ;
;          |aes_sbox:us31|                                                                                                                ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|RW_Test:u2|aes_cipher_top:uut|aes_sbox:us31                                                                                                                                                                                                                                                                                                                                                                                       ; aes_sbox                                            ; work         ;
;          |aes_sbox:us32|                                                                                                                ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|RW_Test:u2|aes_cipher_top:uut|aes_sbox:us32                                                                                                                                                                                                                                                                                                                                                                                       ; aes_sbox                                            ; work         ;
;          |aes_sbox:us33|                                                                                                                ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|RW_Test:u2|aes_cipher_top:uut|aes_sbox:us33                                                                                                                                                                                                                                                                                                                                                                                       ; aes_sbox                                            ; work         ;
;    |Sdram_Control:u1|                                                                                                                   ; 267.5 (97.9)         ; 312.3 (103.2)                    ; 44.8 (5.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 458 (180)           ; 513 (131)                 ; 0 (0)         ; 8704              ; 2     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1                                                                                                                                                                                                                                                                                                                                                                                                                  ; Sdram_Control                                       ; work         ;
;       |Sdram_RD_FIFO:read_fifo1|                                                                                                        ; 47.8 (0.0)           ; 65.5 (0.0)                       ; 17.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (0)              ; 125 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1                                                                                                                                                                                                                                                                                                                                                                                         ; Sdram_RD_FIFO                                       ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 47.8 (0.0)           ; 65.5 (0.0)                       ; 17.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (0)              ; 125 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                 ; dcfifo                                              ; work         ;
;             |dcfifo_bg02:auto_generated|                                                                                                ; 47.8 (8.7)           ; 65.5 (17.3)                      ; 17.7 (8.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (15)             ; 125 (31)                  ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated                                                                                                                                                                                                                                                                                                                                      ; dcfifo_bg02                                         ; work         ;
;                |a_gray2bin_oab:wrptr_g_gray2bin|                                                                                        ; 2.5 (2.5)            ; 3.7 (3.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                      ; a_gray2bin_oab                                      ; work         ;
;                |a_gray2bin_oab:ws_dgrp_gray2bin|                                                                                        ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                      ; a_gray2bin_oab                                      ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|                                                                                            ; 8.7 (8.7)            ; 9.8 (9.8)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p                                                                                                                                                                                                                                                                                                          ; a_graycounter_jdc                                   ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|                                                                                            ; 10.2 (10.2)          ; 10.2 (10.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p                                                                                                                                                                                                                                                                                                          ; a_graycounter_nv6                                   ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                                                                                             ; 3.6 (0.0)            ; 6.7 (0.0)                        ; 3.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                                                                                                                                           ; alt_synch_pipe_8pl                                  ; work         ;
;                   |dffpipe_ve9:dffpipe13|                                                                                               ; 3.6 (3.6)            ; 6.7 (6.7)                        ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ve9:dffpipe13                                                                                                                                                                                                                                                                                     ; dffpipe_ve9                                         ; work         ;
;                |alt_synch_pipe_dpl:ws_dgrp|                                                                                             ; 2.8 (0.0)            ; 6.4 (0.0)                        ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_dpl:ws_dgrp                                                                                                                                                                                                                                                                                                           ; alt_synch_pipe_dpl                                  ; work         ;
;                   |dffpipe_0f9:dffpipe16|                                                                                               ; 2.8 (2.8)            ; 6.4 (6.4)                        ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_0f9:dffpipe16                                                                                                                                                                                                                                                                                     ; dffpipe_0f9                                         ; work         ;
;                |altsyncram_d3f1:fifo_ram|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram                                                                                                                                                                                                                                                                                                             ; altsyncram_d3f1                                     ; work         ;
;                |cmpr_906:rdempty_eq_comp|                                                                                               ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:rdempty_eq_comp                                                                                                                                                                                                                                                                                                             ; cmpr_906                                            ; work         ;
;                |cmpr_906:wrfull_eq_comp|                                                                                                ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:wrfull_eq_comp                                                                                                                                                                                                                                                                                                              ; cmpr_906                                            ; work         ;
;                |dffpipe_oe9:ws_brp|                                                                                                     ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                                                                                                                                                                                   ; dffpipe_oe9                                         ; work         ;
;                |dffpipe_oe9:ws_bwp|                                                                                                     ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                                                                                                                                                                                   ; dffpipe_oe9                                         ; work         ;
;       |Sdram_WR_FIFO:write_fifo1|                                                                                                       ; 48.0 (0.0)           ; 65.2 (0.0)                       ; 17.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (0)              ; 133 (0)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1                                                                                                                                                                                                                                                                                                                                                                                        ; Sdram_WR_FIFO                                       ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 48.0 (0.0)           ; 65.2 (0.0)                       ; 17.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (0)              ; 133 (0)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                ; dcfifo                                              ; work         ;
;             |dcfifo_bg02:auto_generated|                                                                                                ; 48.0 (9.3)           ; 65.2 (18.5)                      ; 17.2 (9.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (15)             ; 133 (37)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated                                                                                                                                                                                                                                                                                                                                     ; dcfifo_bg02                                         ; work         ;
;                |a_gray2bin_oab:rdptr_g_gray2bin|                                                                                        ; 2.5 (2.5)            ; 2.6 (2.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin                                                                                                                                                                                                                                                                                                     ; a_gray2bin_oab                                      ; work         ;
;                |a_gray2bin_oab:rs_dgwp_gray2bin|                                                                                        ; 2.6 (2.6)            ; 2.9 (2.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin                                                                                                                                                                                                                                                                                                     ; a_gray2bin_oab                                      ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|                                                                                            ; 9.8 (9.8)            ; 11.5 (11.5)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p                                                                                                                                                                                                                                                                                                         ; a_graycounter_jdc                                   ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|                                                                                            ; 9.6 (9.6)            ; 9.6 (9.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p                                                                                                                                                                                                                                                                                                         ; a_graycounter_nv6                                   ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                                                                                             ; 2.8 (0.0)            ; 5.5 (0.0)                        ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                                                                                                                                          ; alt_synch_pipe_8pl                                  ; work         ;
;                   |dffpipe_ve9:dffpipe13|                                                                                               ; 2.8 (2.8)            ; 5.5 (5.5)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ve9:dffpipe13                                                                                                                                                                                                                                                                                    ; dffpipe_ve9                                         ; work         ;
;                |alt_synch_pipe_dpl:ws_dgrp|                                                                                             ; 2.3 (0.0)            ; 6.0 (0.0)                        ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_dpl:ws_dgrp                                                                                                                                                                                                                                                                                                          ; alt_synch_pipe_dpl                                  ; work         ;
;                   |dffpipe_0f9:dffpipe16|                                                                                               ; 2.3 (2.3)            ; 6.0 (6.0)                        ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_0f9:dffpipe16                                                                                                                                                                                                                                                                                    ; dffpipe_0f9                                         ; work         ;
;                |altsyncram_d3f1:fifo_ram|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram                                                                                                                                                                                                                                                                                                            ; altsyncram_d3f1                                     ; work         ;
;                |cmpr_906:rdempty_eq_comp|                                                                                               ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:rdempty_eq_comp                                                                                                                                                                                                                                                                                                            ; cmpr_906                                            ; work         ;
;                |cmpr_906:wrfull_eq_comp|                                                                                                ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:wrfull_eq_comp                                                                                                                                                                                                                                                                                                             ; cmpr_906                                            ; work         ;
;                |dffpipe_oe9:rs_brp|                                                                                                     ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                                                                                                                                                                  ; dffpipe_oe9                                         ; work         ;
;                |dffpipe_oe9:rs_bwp|                                                                                                     ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp                                                                                                                                                                                                                                                                                                                  ; dffpipe_oe9                                         ; work         ;
;       |command:command1|                                                                                                                ; 29.9 (29.9)          ; 31.6 (31.6)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (55)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|command:command1                                                                                                                                                                                                                                                                                                                                                                                                 ; command                                             ; work         ;
;       |control_interface:control1|                                                                                                      ; 43.8 (43.8)          ; 46.9 (46.9)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (74)             ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|control_interface:control1                                                                                                                                                                                                                                                                                                                                                                                       ; control_interface                                   ; work         ;
;       |sdram_pll0:sdram_pll0_inst|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|sdram_pll0:sdram_pll0_inst                                                                                                                                                                                                                                                                                                                                                                                       ; sdram_pll0                                          ; work         ;
;          |sdram_pll0_0002:sdram_pll0_inst|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|sdram_pll0_0002:sdram_pll0_inst                                                                                                                                                                                                                                                                                                                                                       ; sdram_pll0_0002                                     ; work         ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|sdram_pll0_0002:sdram_pll0_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                               ; altera_pll                                          ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 59.5 (0.0)           ; 72.5 (0.0)                       ; 13.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (0)              ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                                     ; pzdyqx                                              ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 59.5 (6.7)           ; 72.5 (7.8)                       ; 13.0 (1.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (12)             ; 74 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                        ; pzdyqx_impl                                         ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 27.7 (11.6)          ; 34.5 (15.5)                      ; 6.8 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (24)             ; 28 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                                          ; GHVD5181                                            ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 16.1 (16.1)          ; 19.0 (19.0)                      ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                                        ; LQYT7093                                            ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 6.8 (6.8)            ; 7.0 (7.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                                                      ; KIFI3548                                            ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 10.7 (10.7)          ; 15.5 (15.5)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                                                      ; LQYT7093                                            ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 7.7 (7.7)            ; 7.7 (7.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                                                      ; PUDL0439                                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 79.0 (0.5)           ; 85.0 (0.5)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 106 (1)             ; 118 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                  ; sld_hub                                             ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 78.5 (0.0)           ; 84.5 (0.0)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 105 (0)             ; 118 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                  ; alt_sld_fab_with_jtag_input                         ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 78.5 (0.0)           ; 84.5 (0.0)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 105 (0)             ; 118 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                               ; alt_sld_fab                                         ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 78.5 (1.2)           ; 84.5 (2.2)                       ; 6.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 105 (1)             ; 118 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                           ; alt_sld_fab_alt_sld_fab                             ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 77.3 (0.0)           ; 82.3 (0.0)                       ; 5.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 104 (0)             ; 112 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                               ; alt_sld_fab_alt_sld_fab_sldfabric                   ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 77.3 (56.8)          ; 82.3 (60.2)                      ; 5.0 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 104 (69)            ; 112 (80)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                  ; sld_jtag_hub                                        ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 10.7 (10.7)          ; 12.0 (12.0)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                          ; sld_rom_sr                                          ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 9.8 (9.8)            ; 10.2 (10.2)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                        ; sld_shadow_jsm                                      ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 452.1 (-18.7)        ; 1528.0 (203.5)                   ; 1076.0 (222.3)                                    ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 512 (2)             ; 3083 (444)                ; 0 (0)         ; 1826816           ; 223   ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                    ; sld_signaltap                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 470.8 (0.0)          ; 1324.5 (0.0)                     ; 853.7 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 510 (0)             ; 2639 (0)                  ; 0 (0)         ; 1826816           ; 223   ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                              ; sld_signaltap_impl                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 470.8 (45.6)         ; 1324.5 (480.4)                   ; 853.7 (434.9)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 510 (67)            ; 2639 (974)                ; 0 (0)         ; 1826816           ; 223   ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                                                       ; sld_signaltap_implb                                 ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 15.9 (15.2)          ; 39.0 (38.0)                      ; 23.1 (22.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 82 (82)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                                                        ; altdpram                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 0.8 (0.0)            ; 1.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                                                    ; lpm_decode                                          ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                                                                          ; decode_vnf                                          ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1826816           ; 223   ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                                                       ; altsyncram                                          ; work         ;
;                |altsyncram_0l84:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1826816           ; 223   ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0l84:auto_generated                                                                                                                                                                                                                                        ; altsyncram_0l84                                     ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 1.8 (1.8)            ; 4.8 (4.8)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                        ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                                                          ; lpm_shiftreg                                        ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 2.8 (2.8)            ; 6.7 (6.7)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                                               ; serial_crc_16                                       ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 44.7 (44.7)          ; 55.7 (55.7)                      ; 11.0 (11.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (81)             ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                                            ; sld_buffer_manager                                  ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 173.8 (1.8)          ; 550.1 (2.9)                      ; 376.4 (1.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 271 (2)             ; 1148 (6)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                                                           ; sld_ela_control                                     ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                                                      ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                                                                                                                         ; lpm_shiftreg                                        ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                                                   ; lpm_shiftreg                                        ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 137.7 (0.0)          ; 511.5 (0.0)                      ; 373.8 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 222 (0)             ; 1125 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                                                                    ; sld_ela_basic_multi_level_trigger                   ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 2.0 (2.0)            ; 273.3 (273.3)                    ; 271.3 (271.3)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 681 (681)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                                                                         ; lpm_shiftreg                                        ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 135.7 (0.0)          ; 238.2 (0.0)                      ; 102.5 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 222 (0)             ; 444 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                                                                                     ; sld_mbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                               ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 0.4 (0.4)            ; 1.0 (1.0)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 0.5 (0.5)            ; 1.1 (1.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                                                                               ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 0.5 (0.5)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1                                                                                             ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 0.6 (0.6)            ; 1.5 (1.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                                                                               ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                                                                               ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                                                                               ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 0.3 (0.3)            ; 1.1 (1.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                                                                               ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 0.4 (0.4)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                                                                               ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                                                                               ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 0.4 (0.4)            ; 1.1 (1.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                                                                               ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1                                                                                              ; sld_sbpmg                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 0.4 (0.4)            ; 0.9 (0.9)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                                                                               ; sld_sbpmg                                           ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 33.3 (28.9)          ; 33.8 (28.9)                      ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (47)             ; 12 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                                                             ; sld_ela_trigger_flow_mgr                            ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0.3 (0.3)            ; 4.8 (4.8)                        ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                     ; lpm_shiftreg                                        ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                                                         ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                                                                                                                     ; sld_gap_detector                                    ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 162.0 (6.5)          ; 163.0 (7.5)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (12)             ; 306 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                                                      ; sld_offload_buffer_mgr                              ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 4.8 (0.0)            ; 4.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                                                            ; lpm_counter                                         ; work         ;
;                   |cntr_lai:auto_generated|                                                                                             ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_lai:auto_generated                                                                                                                                                    ; cntr_lai                                            ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                                                     ; lpm_counter                                         ; work         ;
;                   |cntr_a2j:auto_generated|                                                                                             ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated                                                                                                                                                                             ; cntr_a2j                                            ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                                                           ; lpm_counter                                         ; work         ;
;                   |cntr_69i:auto_generated|                                                                                             ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_69i:auto_generated                                                                                                                                                                   ; cntr_69i                                            ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                                              ; lpm_counter                                         ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                                                                      ; cntr_kri                                            ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 13.5 (13.5)          ; 13.5 (13.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                                                     ; lpm_shiftreg                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 111.7 (111.7)        ; 111.7 (111.7)                    ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 223 (223)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                                                      ; lpm_shiftreg                                        ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 14.0 (14.0)          ; 14.0 (14.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                                                   ; lpm_shiftreg                                        ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 14.5 (14.5)          ; 15.0 (15.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                                                 ; sld_rom_sr                                          ; work         ;
;    |soc_system:u0|                                                                                                                      ; 4344.7 (0.0)         ; 5496.0 (0.0)                     ; 1189.0 (0.0)                                      ; 37.7 (0.0)                       ; 0.0 (0.0)            ; 6995 (0)            ; 7810 (0)                  ; 0 (0)         ; 314768            ; 44    ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0                                                                                                                                                                                                                                                                                                                                                                                                                     ; soc_system                                          ; soc_system   ;
;       |alt_vipitc131_IS2Vid:alt_vip_itc_0|                                                                                              ; 154.8 (44.7)         ; 206.7 (57.9)                     ; 51.8 (13.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 260 (69)            ; 302 (68)                  ; 0 (0)         ; 25600             ; 3     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0                                                                                                                                                                                                                                                                                                                                                                                  ; alt_vipitc131_IS2Vid                                ; soc_system   ;
;          |alt_vipitc131_IS2Vid_statemachine:statemachine|                                                                               ; 32.3 (32.3)          ; 34.3 (34.3)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (47)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine                                                                                                                                                                                                                                                                                                                                   ; alt_vipitc131_IS2Vid_statemachine                   ; soc_system   ;
;          |alt_vipitc131_common_fifo:input_fifo|                                                                                         ; 62.2 (0.0)           ; 97.9 (0.0)                       ; 35.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 112 (0)             ; 189 (0)                   ; 0 (0)         ; 25600             ; 3     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo                                                                                                                                                                                                                                                                                                                                             ; alt_vipitc131_common_fifo                           ; soc_system   ;
;             |dcfifo:input_fifo|                                                                                                         ; 62.2 (0.0)           ; 97.9 (0.0)                       ; 35.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 112 (0)             ; 189 (0)                   ; 0 (0)         ; 25600             ; 3     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo                                                                                                                                                                                                                                                                                                                           ; dcfifo                                              ; work         ;
;                |dcfifo_coq1:auto_generated|                                                                                             ; 62.2 (15.0)          ; 97.9 (32.0)                      ; 35.8 (17.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 112 (24)            ; 189 (63)                  ; 0 (0)         ; 25600             ; 3     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated                                                                                                                                                                                                                                                                                                ; dcfifo_coq1                                         ; work         ;
;                   |a_gray2bin_pab:rdptr_g_gray2bin|                                                                                     ; 2.7 (2.7)            ; 3.2 (3.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_gray2bin_pab:rdptr_g_gray2bin                                                                                                                                                                                                                                                                ; a_gray2bin_pab                                      ; work         ;
;                   |a_gray2bin_pab:rs_dgwp_gray2bin|                                                                                     ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_gray2bin_pab:rs_dgwp_gray2bin                                                                                                                                                                                                                                                                ; a_gray2bin_pab                                      ; work         ;
;                   |a_gray2bin_pab:wrptr_g_gray2bin|                                                                                     ; 2.5 (2.5)            ; 3.0 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_gray2bin_pab:wrptr_g_gray2bin                                                                                                                                                                                                                                                                ; a_gray2bin_pab                                      ; work         ;
;                   |a_gray2bin_pab:ws_dgrp_gray2bin|                                                                                     ; 3.0 (3.0)            ; 3.2 (3.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_gray2bin_pab:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                ; a_gray2bin_pab                                      ; work         ;
;                   |a_graycounter_kdc:wrptr_g1p|                                                                                         ; 8.9 (8.9)            ; 9.0 (9.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_kdc:wrptr_g1p                                                                                                                                                                                                                                                                    ; a_graycounter_kdc                                   ; work         ;
;                   |a_graycounter_ov6:rdptr_g1p|                                                                                         ; 10.7 (10.7)          ; 11.4 (11.4)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_ov6:rdptr_g1p                                                                                                                                                                                                                                                                    ; a_graycounter_ov6                                   ; work         ;
;                   |alt_synch_pipe_9pl:rs_dgwp|                                                                                          ; 3.3 (0.0)            ; 7.6 (0.0)                        ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp                                                                                                                                                                                                                                                                     ; alt_synch_pipe_9pl                                  ; work         ;
;                      |dffpipe_te9:dffpipe13|                                                                                            ; 3.3 (3.3)            ; 7.6 (7.6)                        ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_te9:dffpipe13                                                                                                                                                                                                                                               ; dffpipe_te9                                         ; work         ;
;                   |alt_synch_pipe_cpl:ws_dgrp|                                                                                          ; -1.5 (0.0)           ; 9.1 (0.0)                        ; 10.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp                                                                                                                                                                                                                                                                     ; alt_synch_pipe_cpl                                  ; work         ;
;                      |dffpipe_ue9:dffpipe16|                                                                                            ; -1.5 (-1.5)          ; 9.1 (9.1)                        ; 10.6 (10.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_ue9:dffpipe16                                                                                                                                                                                                                                               ; dffpipe_ue9                                         ; work         ;
;                   |altsyncram_o8d1:fifo_ram|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 25600             ; 3     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|altsyncram_o8d1:fifo_ram                                                                                                                                                                                                                                                                       ; altsyncram_o8d1                                     ; work         ;
;                   |dffpipe_3dc:rdaclr|                                                                                                  ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                                                                                                             ; dffpipe_3dc                                         ; work         ;
;                   |dffpipe_pe9:rs_brp|                                                                                                  ; 2.6 (2.6)            ; 3.2 (3.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                                                                                                                                                                             ; dffpipe_pe9                                         ; work         ;
;                   |dffpipe_pe9:rs_bwp|                                                                                                  ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                                                                                                                                                                             ; dffpipe_pe9                                         ; work         ;
;                   |dffpipe_pe9:ws_brp|                                                                                                  ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                                                                                                                             ; dffpipe_pe9                                         ; work         ;
;                   |dffpipe_pe9:ws_bwp|                                                                                                  ; 2.5 (2.5)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                                                                                                                                                                                             ; dffpipe_pe9                                         ; work         ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                       ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                  ; mux_5r7                                             ; work         ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                       ; 1.8 (1.8)            ; 2.2 (2.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                  ; mux_5r7                                             ; work         ;
;          |alt_vipitc131_common_generic_count:h_counter|                                                                                 ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter                                                                                                                                                                                                                                                                                                                                     ; alt_vipitc131_common_generic_count                  ; soc_system   ;
;          |alt_vipitc131_common_generic_count:v_counter|                                                                                 ; 7.8 (7.8)            ; 8.2 (8.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter                                                                                                                                                                                                                                                                                                                                     ; alt_vipitc131_common_generic_count                  ; soc_system   ;
;          |alt_vipitc131_common_sync:enable_sync|                                                                                        ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync                                                                                                                                                                                                                                                                                                                                            ; alt_vipitc131_common_sync                           ; soc_system   ;
;       |alt_vipvfr131_vfr:alt_vip_vfr_0|                                                                                                 ; 646.2 (0.0)          ; 983.7 (0.0)                      ; 346.5 (0.0)                                       ; 9.0 (0.0)                        ; 0.0 (0.0)            ; 905 (0)             ; 1600 (0)                  ; 0 (0)         ; 24664             ; 5     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0                                                                                                                                                                                                                                                                                                                                                                                     ; alt_vipvfr131_vfr                                   ; soc_system   ;
;          |alt_vipvfr131_common_avalon_mm_slave:slave|                                                                                   ; 218.0 (218.0)        ; 388.3 (388.3)                    ; 171.8 (171.8)                                     ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 226 (226)           ; 627 (627)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave                                                                                                                                                                                                                                                                                                                                          ; alt_vipvfr131_common_avalon_mm_slave                ; soc_system   ;
;          |alt_vipvfr131_common_stream_output:outputter|                                                                                 ; 16.7 (16.7)          ; 21.5 (21.5)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter                                                                                                                                                                                                                                                                                                                                        ; alt_vipvfr131_common_stream_output                  ; soc_system   ;
;          |alt_vipvfr131_prc:prc|                                                                                                        ; 334.5 (1.0)          ; 476.9 (1.2)                      ; 144.9 (0.2)                                       ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 567 (2)             ; 814 (0)                   ; 0 (0)         ; 24664             ; 5     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc                                                                                                                                                                                                                                                                                                                                                               ; alt_vipvfr131_prc                                   ; soc_system   ;
;             |alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|                                                              ; 4.9 (4.9)            ; 36.5 (36.5)                      ; 32.0 (32.0)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 9 (9)               ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave                                                                                                                                                                                                                                                                                                  ; alt_vipvfr131_common_avalon_mm_slave                ; soc_system   ;
;             |alt_vipvfr131_prc_core:prc_core|                                                                                           ; 59.8 (59.8)          ; 86.7 (86.7)                      ; 27.6 (27.6)                                       ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 105 (105)           ; 158 (158)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core                                                                                                                                                                                                                                                                                                                               ; alt_vipvfr131_prc_core                              ; soc_system   ;
;             |alt_vipvfr131_prc_read_master:read_master|                                                                                 ; 268.7 (0.0)          ; 352.6 (0.0)                      ; 85.2 (0.0)                                        ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 451 (0)             ; 587 (0)                   ; 0 (0)         ; 24664             ; 5     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master                                                                                                                                                                                                                                                                                                                     ; alt_vipvfr131_prc_read_master                       ; soc_system   ;
;                |alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|                                                        ; 264.6 (122.3)        ; 336.6 (140.5)                    ; 72.1 (18.2)                                       ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 448 (198)           ; 557 (197)                 ; 0 (0)         ; 24664             ; 5     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo                                                                                                                                                                                                                                                     ; alt_vipvfr131_common_avalon_mm_bursting_master_fifo ; soc_system   ;
;                   |alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|                                                     ; 70.0 (0.0)           ; 107.9 (0.0)                      ; 38.1 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 139 (0)             ; 189 (0)                   ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo                                                                                                                                                                                     ; alt_vipvfr131_common_general_fifo                   ; soc_system   ;
;                      |alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|                                                      ; 59.8 (42.8)          ; 96.4 (49.3)                      ; 36.8 (6.4)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 119 (85)            ; 168 (68)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator                                                                                                                         ; alt_vipvfr131_common_fifo_usedw_calculator          ; soc_system   ;
;                         |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|                                  ; 8.6 (8.6)            ; 21.5 (21.5)                      ; 13.0 (13.0)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 17 (17)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock                                            ; alt_vipvfr131_common_gray_clock_crosser             ; soc_system   ;
;                         |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|                                  ; 8.3 (8.3)            ; 25.7 (25.7)                      ; 17.3 (17.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock                                            ; alt_vipvfr131_common_gray_clock_crosser             ; soc_system   ;
;                      |alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|                                                  ; 10.2 (10.2)          ; 11.5 (11.5)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 21 (21)                   ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo                                                                                                                     ; alt_vipvfr131_common_ram_fifo                       ; soc_system   ;
;                         |altsyncram:ram|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram                                                                                                      ; altsyncram                                          ; work         ;
;                            |altsyncram_o4s1:auto_generated|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_o4s1:auto_generated                                                                       ; altsyncram_o4s1                                     ; work         ;
;                   |alt_vipvfr131_common_general_fifo:cmd_fifo|                                                                          ; 72.4 (1.5)           ; 88.2 (1.8)                       ; 15.8 (0.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (3)             ; 171 (2)                   ; 0 (0)         ; 88                ; 2     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo                                                                                                                                                                                                          ; alt_vipvfr131_common_general_fifo                   ; soc_system   ;
;                      |alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|                                                      ; 4.7 (2.5)            ; 9.7 (3.6)                        ; 5.0 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 22 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator                                                                                                                                              ; alt_vipvfr131_common_fifo_usedw_calculator          ; soc_system   ;
;                         |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|                                  ; 0.1 (0.1)            ; 2.2 (2.2)                        ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock                                                                 ; alt_vipvfr131_common_gray_clock_crosser             ; soc_system   ;
;                         |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|                                  ; 0.8 (0.8)            ; 2.2 (2.2)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock                                                                 ; alt_vipvfr131_common_gray_clock_crosser             ; soc_system   ;
;                         |alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer|                    ; 1.3 (1.3)            ; 1.8 (1.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer                                                   ; alt_vipvfr131_common_std_logic_vector_delay         ; soc_system   ;
;                      |alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|                 ; 63.3 (61.8)          ; 70.7 (69.3)                      ; 7.3 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 99 (96)             ; 134 (132)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo                                                                                                         ; alt_vipvfr131_common_logic_fifo                     ; soc_system   ;
;                         |alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|                                                   ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator                                             ; alt_vipvfr131_common_fifo_usedw_calculator          ; soc_system   ;
;                      |alt_vipvfr131_common_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer|         ; 0.6 (0.6)            ; 1.2 (1.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer                                                                                                 ; alt_vipvfr131_common_one_bit_delay                  ; soc_system   ;
;                      |alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|                                                  ; 2.3 (1.0)            ; 4.8 (1.0)                        ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (2)               ; 10 (2)                    ; 0 (0)         ; 88                ; 2     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo                                                                                                                                          ; alt_vipvfr131_common_ram_fifo                       ; soc_system   ;
;                         |alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|                                                   ; 1.3 (1.3)            ; 3.8 (1.5)                        ; 2.5 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 8 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator                                                                              ; alt_vipvfr131_common_fifo_usedw_calculator          ; soc_system   ;
;                            |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|                               ; 0.1 (0.1)            ; 2.3 (2.3)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock ; alt_vipvfr131_common_gray_clock_crosser             ; soc_system   ;
;                         |altsyncram:ram|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 88                ; 2     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram                                                                                                                           ; altsyncram                                          ; work         ;
;                            |altsyncram_ior1:auto_generated|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 88                ; 2     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_ior1:auto_generated                                                                                            ; altsyncram_ior1                                     ; work         ;
;                |alt_vipvfr131_common_pulling_width_adapter:width_adaptor|                                                               ; 4.1 (4.1)            ; 16.0 (16.0)                      ; 13.1 (13.1)                                       ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor                                                                                                                                                                                                                                                            ; alt_vipvfr131_common_pulling_width_adapter          ; soc_system   ;
;          |alt_vipvfr131_vfr_control_packet_encoder:encoder|                                                                             ; 15.9 (15.9)          ; 27.6 (27.6)                      ; 11.7 (11.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder                                                                                                                                                                                                                                                                                                                                    ; alt_vipvfr131_vfr_control_packet_encoder            ; soc_system   ;
;          |alt_vipvfr131_vfr_controller:controller|                                                                                      ; 61.1 (61.1)          ; 69.3 (69.3)                      ; 13.3 (13.3)                                       ; 5.1 (5.1)                        ; 0.0 (0.0)            ; 69 (69)             ; 79 (79)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller                                                                                                                                                                                                                                                                                                                                             ; alt_vipvfr131_vfr_controller                        ; soc_system   ;
;       |altera_reset_controller:rst_controller|                                                                                          ; -0.2 (0.0)           ; 1.5 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                             ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                           ; soc_system   ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0.7 (0.0)            ; 1.3 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                             ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                           ; soc_system   ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; -0.5 (0.0)           ; 1.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                             ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; -0.5 (-0.5)          ; 1.5 (1.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                           ; soc_system   ;
;       |altera_reset_controller:rst_controller_003|                                                                                      ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                             ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                           ; soc_system   ;
;       |altera_reset_controller:rst_controller_004|                                                                                      ; 0.7 (0.0)            ; 1.3 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|altera_reset_controller:rst_controller_004                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                             ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                           ; soc_system   ;
;       |log_generator:log_generate_0|                                                                                                    ; 79.1 (29.9)          ; 84.9 (31.9)                      ; 5.8 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 138 (55)            ; 86 (38)                   ; 0 (0)         ; 263424            ; 33    ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|log_generator:log_generate_0                                                                                                                                                                                                                                                                                                                                                                                        ; log_generator                                       ; soc_system   ;
;          |log_fifo:log_fifo_inst|                                                                                                       ; 25.0 (0.0)           ; 25.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 41 (0)                    ; 0 (0)         ; 1280              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|log_generator:log_generate_0|log_fifo:log_fifo_inst                                                                                                                                                                                                                                                                                                                                                                 ; log_fifo                                            ; soc_system   ;
;             |scfifo:scfifo_component|                                                                                                   ; 25.0 (0.0)           ; 25.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 41 (0)                    ; 0 (0)         ; 1280              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|log_generator:log_generate_0|log_fifo:log_fifo_inst|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                         ; scfifo                                              ; work         ;
;                |scfifo_6ve1:auto_generated|                                                                                             ; 25.0 (3.0)           ; 25.0 (3.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (3)              ; 41 (3)                    ; 0 (0)         ; 1280              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|log_generator:log_generate_0|log_fifo:log_fifo_inst|scfifo:scfifo_component|scfifo_6ve1:auto_generated                                                                                                                                                                                                                                                                                                              ; scfifo_6ve1                                         ; work         ;
;                   |a_dpfifo_m591:dpfifo|                                                                                                ; 22.0 (10.5)          ; 22.0 (10.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (18)             ; 38 (13)                   ; 0 (0)         ; 1280              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|log_generator:log_generate_0|log_fifo:log_fifo_inst|scfifo:scfifo_component|scfifo_6ve1:auto_generated|a_dpfifo_m591:dpfifo                                                                                                                                                                                                                                                                                         ; a_dpfifo_m591                                       ; work         ;
;                      |altsyncram_jhn1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|log_generator:log_generate_0|log_fifo:log_fifo_inst|scfifo:scfifo_component|scfifo_6ve1:auto_generated|a_dpfifo_m591:dpfifo|altsyncram_jhn1:FIFOram                                                                                                                                                                                                                                                                 ; altsyncram_jhn1                                     ; work         ;
;                      |cntr_1h7:usedw_counter|                                                                                           ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|log_generator:log_generate_0|log_fifo:log_fifo_inst|scfifo:scfifo_component|scfifo_6ve1:auto_generated|a_dpfifo_m591:dpfifo|cntr_1h7:usedw_counter                                                                                                                                                                                                                                                                  ; cntr_1h7                                            ; work         ;
;                      |cntr_kgb:rd_ptr_msb|                                                                                              ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|log_generator:log_generate_0|log_fifo:log_fifo_inst|scfifo:scfifo_component|scfifo_6ve1:auto_generated|a_dpfifo_m591:dpfifo|cntr_kgb:rd_ptr_msb                                                                                                                                                                                                                                                                     ; cntr_kgb                                            ; work         ;
;                      |cntr_lgb:wr_ptr|                                                                                                  ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|log_generator:log_generate_0|log_fifo:log_fifo_inst|scfifo:scfifo_component|scfifo_6ve1:auto_generated|a_dpfifo_m591:dpfifo|cntr_lgb:wr_ptr                                                                                                                                                                                                                                                                         ; cntr_lgb                                            ; work         ;
;          |log_rom:log_rom_inst|                                                                                                         ; 24.2 (0.0)           ; 28.0 (0.0)                       ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 7 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst                                                                                                                                                                                                                                                                                                                                                                   ; log_rom                                             ; soc_system   ;
;             |altsyncram:altsyncram_component|                                                                                           ; 24.2 (0.0)           ; 28.0 (0.0)                       ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 7 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                   ; altsyncram                                          ; work         ;
;                |altsyncram_83i1:auto_generated|                                                                                         ; 24.2 (1.7)           ; 28.0 (2.3)                       ; 3.8 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 7 (7)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated                                                                                                                                                                                                                                                                                                    ; altsyncram_83i1                                     ; work         ;
;                   |decode_l2a:rden_decode|                                                                                              ; 15.5 (15.5)          ; 17.7 (17.7)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|decode_l2a:rden_decode                                                                                                                                                                                                                                                                             ; decode_l2a                                          ; work         ;
;                   |mux_5hb:mux2|                                                                                                        ; 7.0 (7.0)            ; 8.0 (8.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                                                                                                       ; mux_5hb                                             ; work         ;
;       |soc_system_alt_vip_mix_0:alt_vip_mix_0|                                                                                          ; 653.7 (126.0)        ; 789.5 (137.0)                    ; 143.2 (11.6)                                      ; 7.4 (0.6)                        ; 0.0 (0.0)            ; 1003 (211)          ; 1126 (138)                ; 0 (0)         ; 752               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0                                                                                                                                                                                                                                                                                                                                                                              ; soc_system_alt_vip_mix_0                            ; soc_system   ;
;          |ALT_CUSP161_AU:ctrl_offset_au|                                                                                                ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:ctrl_offset_au                                                                                                                                                                                                                                                                                                                                                ; ALT_CUSP161_AU                                      ; soc_system   ;
;          |ALT_CUSP161_AU:fu_id_4990_line629_70|                                                                                         ; 5.2 (5.2)            ; 5.2 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:fu_id_4990_line629_70                                                                                                                                                                                                                                                                                                                                         ; ALT_CUSP161_AU                                      ; soc_system   ;
;          |ALT_CUSP161_AU:i_id_3052_line409|                                                                                             ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:i_id_3052_line409                                                                                                                                                                                                                                                                                                                                             ; ALT_CUSP161_AU                                      ; soc_system   ;
;          |ALT_CUSP161_AU:j_cp1_id_3059_line605|                                                                                         ; 6.3 (6.3)            ; 7.0 (7.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:j_cp1_id_3059_line605                                                                                                                                                                                                                                                                                                                                         ; ALT_CUSP161_AU                                      ; soc_system   ;
;          |ALT_CUSP161_AU:j_id_3062_line606|                                                                                             ; 6.0 (6.0)            ; 7.0 (7.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:j_id_3062_line606                                                                                                                                                                                                                                                                                                                                             ; ALT_CUSP161_AU                                      ; soc_system   ;
;          |ALT_CUSP161_AU:k_id_3072_line311|                                                                                             ; 2.3 (2.3)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:k_id_3072_line311                                                                                                                                                                                                                                                                                                                                             ; ALT_CUSP161_AU                                      ; soc_system   ;
;          |ALT_CUSP161_AU:pixel_sum_au|                                                                                                  ; 1.7 (1.7)            ; 2.4 (2.4)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:pixel_sum_au                                                                                                                                                                                                                                                                                                                                                  ; ALT_CUSP161_AU                                      ; soc_system   ;
;          |ALT_CUSP161_AU:pixel_sum_au_47|                                                                                               ; 0.6 (0.6)            ; 1.1 (1.1)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:pixel_sum_au_47                                                                                                                                                                                                                                                                                                                                               ; ALT_CUSP161_AU                                      ; soc_system   ;
;          |ALT_CUSP161_AU:pixel_sum_au_472|                                                                                              ; 0.7 (0.7)            ; 2.3 (2.3)                        ; 1.8 (1.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:pixel_sum_au_472                                                                                                                                                                                                                                                                                                                                              ; ALT_CUSP161_AU                                      ; soc_system   ;
;          |ALT_CUSP161_AU:pixel_sum_au_473|                                                                                              ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:pixel_sum_au_473                                                                                                                                                                                                                                                                                                                                              ; ALT_CUSP161_AU                                      ; soc_system   ;
;          |ALT_CUSP161_AU:pixel_sum_au_474|                                                                                              ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:pixel_sum_au_474                                                                                                                                                                                                                                                                                                                                              ; ALT_CUSP161_AU                                      ; soc_system   ;
;          |ALT_CUSP161_AU:pixel_sum_au_475|                                                                                              ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:pixel_sum_au_475                                                                                                                                                                                                                                                                                                                                              ; ALT_CUSP161_AU                                      ; soc_system   ;
;          |ALT_CUSP161_AU:pixel_sum_au_476|                                                                                              ; 4.5 (4.5)            ; 4.7 (4.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:pixel_sum_au_476                                                                                                                                                                                                                                                                                                                                              ; ALT_CUSP161_AU                                      ; soc_system   ;
;          |ALT_CUSP161_AU:pixel_sum_au_477|                                                                                              ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:pixel_sum_au_477                                                                                                                                                                                                                                                                                                                                              ; ALT_CUSP161_AU                                      ; soc_system   ;
;          |ALT_CUSP161_AU:pixel_sum_au_478|                                                                                              ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:pixel_sum_au_478                                                                                                                                                                                                                                                                                                                                              ; ALT_CUSP161_AU                                      ; soc_system   ;
;          |ALT_CUSP161_AU:width_counter_id_3094_line304|                                                                                 ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:width_counter_id_3094_line304                                                                                                                                                                                                                                                                                                                                 ; ALT_CUSP161_AU                                      ; soc_system   ;
;          |ALT_CUSP161_AU:x_max_au|                                                                                                      ; 3.4 (3.4)            ; 3.8 (3.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_max_au                                                                                                                                                                                                                                                                                                                                                      ; ALT_CUSP161_AU                                      ; soc_system   ;
;          |ALT_CUSP161_AU:x_max_au_1|                                                                                                    ; 5.9 (5.9)            ; 6.0 (6.0)                        ; 0.5 (0.5)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_max_au_1                                                                                                                                                                                                                                                                                                                                                    ; ALT_CUSP161_AU                                      ; soc_system   ;
;          |ALT_CUSP161_AU:x_max_au_2|                                                                                                    ; 6.4 (6.4)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 12 (12)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_max_au_2                                                                                                                                                                                                                                                                                                                                                    ; ALT_CUSP161_AU                                      ; soc_system   ;
;          |ALT_CUSP161_AU:x_min_au_1|                                                                                                    ; 3.5 (3.5)            ; 4.4 (4.4)                        ; 1.0 (1.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_min_au_1                                                                                                                                                                                                                                                                                                                                                    ; ALT_CUSP161_AU                                      ; soc_system   ;
;          |ALT_CUSP161_AU:x_min_au_2|                                                                                                    ; 3.5 (3.5)            ; 4.7 (4.7)                        ; 1.4 (1.4)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_min_au_2                                                                                                                                                                                                                                                                                                                                                    ; ALT_CUSP161_AU                                      ; soc_system   ;
;          |ALT_CUSP161_AU:y_max_au_1|                                                                                                    ; 5.3 (5.3)            ; 5.5 (5.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:y_max_au_1                                                                                                                                                                                                                                                                                                                                                    ; ALT_CUSP161_AU                                      ; soc_system   ;
;          |ALT_CUSP161_AU:y_max_au_2|                                                                                                    ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:y_max_au_2                                                                                                                                                                                                                                                                                                                                                    ; ALT_CUSP161_AU                                      ; soc_system   ;
;          |ALT_CUSP161_AVALON_MM_MEM_SLAVE:control|                                                                                      ; 2.8 (2.8)            ; 3.5 (3.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 1 (1)                     ; 0 (0)         ; 752               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AVALON_MM_MEM_SLAVE:control                                                                                                                                                                                                                                                                                                                                      ; ALT_CUSP161_AVALON_MM_MEM_SLAVE                     ; soc_system   ;
;             |altsyncram:\ds1:altsyncram_component|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 752               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AVALON_MM_MEM_SLAVE:control|altsyncram:\ds1:altsyncram_component                                                                                                                                                                                                                                                                                                 ; altsyncram                                          ; work         ;
;                |altsyncram_b2o1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 752               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AVALON_MM_MEM_SLAVE:control|altsyncram:\ds1:altsyncram_component|altsyncram_b2o1:auto_generated                                                                                                                                                                                                                                                                  ; altsyncram_b2o1                                     ; work         ;
;          |ALT_CUSP161_AVALON_ST_OUTPUT:dout|                                                                                            ; 16.6 (16.6)          ; 16.5 (16.5)                      ; 0.2 (0.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 9 (9)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AVALON_ST_OUTPUT:dout                                                                                                                                                                                                                                                                                                                                            ; ALT_CUSP161_AVALON_ST_OUTPUT                        ; soc_system   ;
;          |alt_cusp161_avalon_st_input:din_0|                                                                                            ; 23.4 (23.4)          ; 28.5 (28.5)                      ; 5.2 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_avalon_st_input:din_0                                                                                                                                                                                                                                                                                                                                            ; alt_cusp161_avalon_st_input                         ; soc_system   ;
;          |alt_cusp161_avalon_st_input:din_1|                                                                                            ; 48.2 (48.2)          ; 60.5 (60.5)                      ; 12.3 (12.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (64)             ; 108 (108)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_avalon_st_input:din_1                                                                                                                                                                                                                                                                                                                                            ; alt_cusp161_avalon_st_input                         ; soc_system   ;
;          |alt_cusp161_avalon_st_input:din_2|                                                                                            ; 49.0 (49.0)          ; 60.7 (60.7)                      ; 11.7 (11.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 108 (108)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_avalon_st_input:din_2                                                                                                                                                                                                                                                                                                                                            ; alt_cusp161_avalon_st_input                         ; soc_system   ;
;          |alt_cusp161_cmp:fu_id_4486_line479_65|                                                                                        ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_cmp:fu_id_4486_line479_65                                                                                                                                                                                                                                                                                                                                        ; alt_cusp161_cmp                                     ; soc_system   ;
;          |alt_cusp161_cmp:fu_id_4550_line479_65|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_cmp:fu_id_4550_line479_65                                                                                                                                                                                                                                                                                                                                        ; alt_cusp161_cmp                                     ; soc_system   ;
;          |alt_cusp161_cmp:fu_id_4650_line603_28|                                                                                        ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_cmp:fu_id_4650_line603_28                                                                                                                                                                                                                                                                                                                                        ; alt_cusp161_cmp                                     ; soc_system   ;
;          |alt_cusp161_cmp:fu_id_4706_line606_65|                                                                                        ; 5.7 (5.7)            ; 5.7 (5.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_cmp:fu_id_4706_line606_65                                                                                                                                                                                                                                                                                                                                        ; alt_cusp161_cmp                                     ; soc_system   ;
;          |alt_cusp161_cmp:fu_id_5046_line637_96|                                                                                        ; 6.9 (6.9)            ; 6.6 (6.6)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_cmp:fu_id_5046_line637_96                                                                                                                                                                                                                                                                                                                                        ; alt_cusp161_cmp                                     ; soc_system   ;
;          |alt_cusp161_cmp:fu_id_5114_line638_72|                                                                                        ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_cmp:fu_id_5114_line638_72                                                                                                                                                                                                                                                                                                                                        ; alt_cusp161_cmp                                     ; soc_system   ;
;          |alt_cusp161_cmp:fu_id_5182_line639_68|                                                                                        ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_cmp:fu_id_5182_line639_68                                                                                                                                                                                                                                                                                                                                        ; alt_cusp161_cmp                                     ; soc_system   ;
;          |alt_cusp161_cmp:fu_id_5238_line639_122|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_cmp:fu_id_5238_line639_122                                                                                                                                                                                                                                                                                                                                       ; alt_cusp161_cmp                                     ; soc_system   ;
;          |alt_cusp161_cmp:fu_id_5294_line637_96|                                                                                        ; 6.6 (6.6)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_cmp:fu_id_5294_line637_96                                                                                                                                                                                                                                                                                                                                        ; alt_cusp161_cmp                                     ; soc_system   ;
;          |alt_cusp161_cmp:fu_id_5362_line638_72|                                                                                        ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_cmp:fu_id_5362_line638_72                                                                                                                                                                                                                                                                                                                                        ; alt_cusp161_cmp                                     ; soc_system   ;
;          |alt_cusp161_cmp:fu_id_5430_line639_68|                                                                                        ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_cmp:fu_id_5430_line639_68                                                                                                                                                                                                                                                                                                                                        ; alt_cusp161_cmp                                     ; soc_system   ;
;          |alt_cusp161_cmp:fu_id_5486_line639_122|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_cmp:fu_id_5486_line639_122                                                                                                                                                                                                                                                                                                                                       ; alt_cusp161_cmp                                     ; soc_system   ;
;          |alt_cusp161_cmp:fu_id_5745_line253_47|                                                                                        ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_cmp:fu_id_5745_line253_47                                                                                                                                                                                                                                                                                                                                        ; alt_cusp161_cmp                                     ; soc_system   ;
;          |alt_cusp161_fifo:to_output|                                                                                                   ; 66.7 (16.5)          ; 78.2 (21.8)                      ; 11.5 (5.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 98 (27)             ; 116 (30)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_fifo:to_output                                                                                                                                                                                                                                                                                                                                                   ; alt_cusp161_fifo                                    ; soc_system   ;
;             |alt_cusp161_general_fifo:the_fifo|                                                                                         ; 50.2 (0.0)           ; 56.3 (0.0)                       ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (0)              ; 86 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_fifo:to_output|alt_cusp161_general_fifo:the_fifo                                                                                                                                                                                                                                                                                                                 ; alt_cusp161_general_fifo                            ; soc_system   ;
;                |alt_cusp161_fifo_usedw_calculator:usedw_calculator|                                                                     ; 7.8 (7.5)            ; 7.8 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 8 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_fifo:to_output|alt_cusp161_general_fifo:the_fifo|alt_cusp161_fifo_usedw_calculator:usedw_calculator                                                                                                                                                                                                                                                              ; alt_cusp161_fifo_usedw_calculator                   ; soc_system   ;
;                   |alt_cusp161_one_bit_delay:\single_clock_gen:rdreq_delayer|                                                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_fifo:to_output|alt_cusp161_general_fifo:the_fifo|alt_cusp161_fifo_usedw_calculator:usedw_calculator|alt_cusp161_one_bit_delay:\single_clock_gen:rdreq_delayer                                                                                                                                                                                                    ; alt_cusp161_one_bit_delay                           ; soc_system   ;
;                |alt_cusp161_logic_fifo:\single_clock_small_gen:logic_fifo|                                                              ; 42.0 (39.5)          ; 48.3 (45.5)                      ; 6.3 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (55)             ; 77 (75)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_fifo:to_output|alt_cusp161_general_fifo:the_fifo|alt_cusp161_logic_fifo:\single_clock_small_gen:logic_fifo                                                                                                                                                                                                                                                       ; alt_cusp161_logic_fifo                              ; soc_system   ;
;                   |alt_cusp161_fifo_usedw_calculator:usedw_calculator|                                                                  ; 2.5 (2.5)            ; 2.8 (2.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_fifo:to_output|alt_cusp161_general_fifo:the_fifo|alt_cusp161_logic_fifo:\single_clock_small_gen:logic_fifo|alt_cusp161_fifo_usedw_calculator:usedw_calculator                                                                                                                                                                                                    ; alt_cusp161_fifo_usedw_calculator                   ; soc_system   ;
;                |alt_cusp161_one_bit_delay:rdreq_delayer|                                                                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_fifo:to_output|alt_cusp161_general_fifo:the_fifo|alt_cusp161_one_bit_delay:rdreq_delayer                                                                                                                                                                                                                                                                         ; alt_cusp161_one_bit_delay                           ; soc_system   ;
;          |alt_cusp161_muxbin2:backgroundpatternwidth_id_3016_line148_d_muxinst|                                                         ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_muxbin2:backgroundpatternwidth_id_3016_line148_d_muxinst                                                                                                                                                                                                                                                                                                         ; alt_cusp161_muxbin2                                 ; soc_system   ;
;          |alt_cusp161_muxbin2:just_read_reg_392_d_muxinst|                                                                              ; 5.9 (5.9)            ; 5.9 (5.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_muxbin2:just_read_reg_392_d_muxinst                                                                                                                                                                                                                                                                                                                              ; alt_cusp161_muxbin2                                 ; soc_system   ;
;          |alt_cusp161_muxbin2:just_read_reg_39_d_muxinst|                                                                               ; 6.0 (6.0)            ; 6.3 (6.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_muxbin2:just_read_reg_39_d_muxinst                                                                                                                                                                                                                                                                                                                               ; alt_cusp161_muxbin2                                 ; soc_system   ;
;          |alt_cusp161_muxbin2:just_read_reg_d_muxinst|                                                                                  ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_muxbin2:just_read_reg_d_muxinst                                                                                                                                                                                                                                                                                                                                  ; alt_cusp161_muxbin2                                 ; soc_system   ;
;          |alt_cusp161_muxbin2:packetdimensions_reg_1102_d_muxinst|                                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_muxbin2:packetdimensions_reg_1102_d_muxinst                                                                                                                                                                                                                                                                                                                      ; alt_cusp161_muxbin2                                 ; soc_system   ;
;          |alt_cusp161_muxbin2:packetdimensions_reg_1103_d_muxinst|                                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_muxbin2:packetdimensions_reg_1103_d_muxinst                                                                                                                                                                                                                                                                                                                      ; alt_cusp161_muxbin2                                 ; soc_system   ;
;          |alt_cusp161_muxbin2:packetdimensions_reg_110_d_muxinst|                                                                       ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_muxbin2:packetdimensions_reg_110_d_muxinst                                                                                                                                                                                                                                                                                                                       ; alt_cusp161_muxbin2                                 ; soc_system   ;
;          |alt_cusp161_muxbin2:x_max_au_l_muxinst|                                                                                       ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_muxbin2:x_max_au_l_muxinst                                                                                                                                                                                                                                                                                                                                       ; alt_cusp161_muxbin2                                 ; soc_system   ;
;          |alt_cusp161_muxhot16:control_addr_muxinst|                                                                                    ; 2.2 (2.2)            ; 3.8 (3.8)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_muxhot16:control_addr_muxinst                                                                                                                                                                                                                                                                                                                                    ; alt_cusp161_muxhot16                                ; soc_system   ;
;          |alt_cusp161_muxhot16:dout_seteop_trigger_muxinst|                                                                             ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_muxhot16:dout_seteop_trigger_muxinst                                                                                                                                                                                                                                                                                                                             ; alt_cusp161_muxhot16                                ; soc_system   ;
;          |alt_cusp161_muxhot16:dout_takeb_muxinst|                                                                                      ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_muxhot16:dout_takeb_muxinst                                                                                                                                                                                                                                                                                                                                      ; alt_cusp161_muxhot16                                ; soc_system   ;
;          |alt_cusp161_muxhot16:pc0_usenextpc_trigger_muxinst|                                                                           ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_muxhot16:pc0_usenextpc_trigger_muxinst                                                                                                                                                                                                                                                                                                                           ; alt_cusp161_muxhot16                                ; soc_system   ;
;          |alt_cusp161_muxhot16:pc1_usenextpc_trigger_muxinst|                                                                           ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_muxhot16:pc1_usenextpc_trigger_muxinst                                                                                                                                                                                                                                                                                                                           ; alt_cusp161_muxhot16                                ; soc_system   ;
;          |alt_cusp161_muxhot16:to_output_wdata_muxinst|                                                                                 ; 33.5 (33.5)          ; 41.8 (41.8)                      ; 8.3 (8.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_muxhot16:to_output_wdata_muxinst                                                                                                                                                                                                                                                                                                                                 ; alt_cusp161_muxhot16                                ; soc_system   ;
;          |alt_cusp161_muxhot16:to_output_writenext_trigger_muxinst|                                                                     ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_muxhot16:to_output_writenext_trigger_muxinst                                                                                                                                                                                                                                                                                                                     ; alt_cusp161_muxhot16                                ; soc_system   ;
;          |alt_cusp161_pc:pc0|                                                                                                           ; 9.2 (5.2)            ; 9.8 (5.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (9)              ; 10 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_pc:pc0                                                                                                                                                                                                                                                                                                                                                           ; alt_cusp161_pc                                      ; soc_system   ;
;             |lpm_counter:\d2:lpm_counter_component|                                                                                     ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_pc:pc0|lpm_counter:\d2:lpm_counter_component                                                                                                                                                                                                                                                                                                                     ; lpm_counter                                         ; work         ;
;                |cntr_n3m:auto_generated|                                                                                                ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_pc:pc0|lpm_counter:\d2:lpm_counter_component|cntr_n3m:auto_generated                                                                                                                                                                                                                                                                                             ; cntr_n3m                                            ; work         ;
;          |alt_cusp161_pc:pc1|                                                                                                           ; 5.7 (2.2)            ; 6.0 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (4)              ; 9 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_pc:pc1                                                                                                                                                                                                                                                                                                                                                           ; alt_cusp161_pc                                      ; soc_system   ;
;             |lpm_counter:\d2:lpm_counter_component|                                                                                     ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_pc:pc1|lpm_counter:\d2:lpm_counter_component                                                                                                                                                                                                                                                                                                                     ; lpm_counter                                         ; work         ;
;                |cntr_m3m:auto_generated|                                                                                                ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_pc:pc1|lpm_counter:\d2:lpm_counter_component|cntr_m3m:auto_generated                                                                                                                                                                                                                                                                                             ; cntr_m3m                                            ; work         ;
;          |alt_cusp161_reg:background_eop_0_id_3065_line629|                                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:background_eop_0_id_3065_line629                                                                                                                                                                                                                                                                                                                             ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:background_eop_1_id_3067_line629|                                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:background_eop_1_id_3067_line629                                                                                                                                                                                                                                                                                                                             ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:background_eop_1_stage_1_id_7204|                                                                             ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:background_eop_1_stage_1_id_7204                                                                                                                                                                                                                                                                                                                             ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:background_eop_1_stage_2_id_7207|                                                                             ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:background_eop_1_stage_2_id_7207                                                                                                                                                                                                                                                                                                                             ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:background_eop_1_stage_3_id_7210|                                                                             ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:background_eop_1_stage_3_id_7210                                                                                                                                                                                                                                                                                                                             ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:backgroundpatternwidth_id_3016_line148|                                                                       ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:backgroundpatternwidth_id_3016_line148                                                                                                                                                                                                                                                                                                                       ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:cond205_0_id_3085|                                                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:cond205_0_id_3085                                                                                                                                                                                                                                                                                                                                            ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:cond288_0_id_3099|                                                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:cond288_0_id_3099                                                                                                                                                                                                                                                                                                                                            ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:cond540_0_id_3044|                                                                                            ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:cond540_0_id_3044                                                                                                                                                                                                                                                                                                                                            ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:cond540_0_id_3050|                                                                                            ; 0.4 (0.4)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:cond540_0_id_3050                                                                                                                                                                                                                                                                                                                                            ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:ctrl_packet_height_reg|                                                                                       ; 0.7 (0.7)            ; 5.2 (5.2)                        ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:ctrl_packet_height_reg                                                                                                                                                                                                                                                                                                                                       ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:ctrl_packet_width_reg|                                                                                        ; 1.0 (1.0)            ; 6.5 (6.5)                        ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:ctrl_packet_width_reg                                                                                                                                                                                                                                                                                                                                        ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:din_0_10_stage_1_id_7201|                                                                                     ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:din_0_10_stage_1_id_7201                                                                                                                                                                                                                                                                                                                                     ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:discard_complete_0_id_3055_line758|                                                                           ; 0.8 (0.8)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:discard_complete_0_id_3055_line758                                                                                                                                                                                                                                                                                                                           ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:discard_complete_1_id_3057_line758|                                                                           ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:discard_complete_1_id_3057_line758                                                                                                                                                                                                                                                                                                                           ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:eop_0_comb_id_7177|                                                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:eop_0_comb_id_7177                                                                                                                                                                                                                                                                                                                                           ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:eop_1_comb_id_7183|                                                                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:eop_1_comb_id_7183                                                                                                                                                                                                                                                                                                                                           ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:eop_2_comb_id_7180|                                                                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:eop_2_comb_id_7180                                                                                                                                                                                                                                                                                                                                           ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:eop_id_3091_line303|                                                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:eop_id_3091_line303                                                                                                                                                                                                                                                                                                                                          ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:headertype_0_id_3024_line463|                                                                                 ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:headertype_0_id_3024_line463                                                                                                                                                                                                                                                                                                                                 ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:headertype_1_id_3030_line463|                                                                                 ; 1.0 (1.0)            ; 2.0 (2.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:headertype_1_id_3030_line463                                                                                                                                                                                                                                                                                                                                 ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:headertype_2_id_3036_line463|                                                                                 ; 1.0 (1.0)            ; 1.8 (1.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:headertype_2_id_3036_line463                                                                                                                                                                                                                                                                                                                                 ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:heights_reg|                                                                                                  ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:heights_reg                                                                                                                                                                                                                                                                                                                                                  ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:heights_reg_43|                                                                                               ; 2.5 (2.5)            ; 5.0 (5.0)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:heights_reg_43                                                                                                                                                                                                                                                                                                                                               ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:heights_reg_432|                                                                                              ; 2.7 (2.7)            ; 4.5 (4.5)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:heights_reg_432                                                                                                                                                                                                                                                                                                                                              ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:isbackgroundlayer_id_3069_line166|                                                                            ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:isbackgroundlayer_id_3069_line166                                                                                                                                                                                                                                                                                                                            ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:iscontrolpacket_0_id_3083_line165|                                                                            ; 1.0 (1.0)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:iscontrolpacket_0_id_3083_line165                                                                                                                                                                                                                                                                                                                            ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:isnotimagedata_0_id_3081_line164|                                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:isnotimagedata_0_id_3081_line164                                                                                                                                                                                                                                                                                                                             ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:ispreviousendpacket_reg|                                                                                      ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:ispreviousendpacket_reg                                                                                                                                                                                                                                                                                                                                      ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:just_read_reg|                                                                                                ; 2.8 (2.8)            ; 3.3 (3.3)                        ; 0.7 (0.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:just_read_reg                                                                                                                                                                                                                                                                                                                                                ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:just_read_reg_39|                                                                                             ; 7.2 (7.2)            ; 8.3 (8.3)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:just_read_reg_39                                                                                                                                                                                                                                                                                                                                             ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:just_read_reg_392|                                                                                            ; 7.4 (7.4)            ; 7.8 (7.8)                        ; 0.6 (0.6)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 2 (2)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:just_read_reg_392                                                                                                                                                                                                                                                                                                                                            ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:just_read_wires_0_2_comb_id_7228|                                                                             ; 3.2 (3.2)            ; 4.3 (4.3)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:just_read_wires_0_2_comb_id_7228                                                                                                                                                                                                                                                                                                                             ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:just_read_wires_1_2_comb_id_7225|                                                                             ; 0.3 (0.3)            ; 3.2 (3.2)                        ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:just_read_wires_1_2_comb_id_7225                                                                                                                                                                                                                                                                                                                             ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:just_read_wires_2_2_comb_id_7222|                                                                             ; 1.3 (1.3)            ; 3.3 (3.3)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:just_read_wires_2_2_comb_id_7222                                                                                                                                                                                                                                                                                                                             ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:justreadqueue_1_2_comb_id_7237|                                                                               ; 1.0 (1.0)            ; 2.7 (2.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:justreadqueue_1_2_comb_id_7237                                                                                                                                                                                                                                                                                                                               ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:justreadqueue_1_3_comb_id_7243|                                                                               ; -0.3 (-0.3)          ; 1.5 (1.5)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:justreadqueue_1_3_comb_id_7243                                                                                                                                                                                                                                                                                                                               ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:justreadqueue_2_2_comb_id_7240|                                                                               ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:justreadqueue_2_2_comb_id_7240                                                                                                                                                                                                                                                                                                                               ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:layer_active_reg|                                                                                             ; 1.2 (1.2)            ; 1.8 (1.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:layer_active_reg                                                                                                                                                                                                                                                                                                                                             ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:layer_active_reg_45|                                                                                          ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:layer_active_reg_45                                                                                                                                                                                                                                                                                                                                          ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:mix_this_layer_1_0_stage_1_id_7186|                                                                           ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:mix_this_layer_1_0_stage_1_id_7186                                                                                                                                                                                                                                                                                                                           ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:mix_this_layer_1_0_stage_2_id_7189|                                                                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:mix_this_layer_1_0_stage_2_id_7189                                                                                                                                                                                                                                                                                                                           ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:mix_this_layer_2_0_stage_1_id_7192|                                                                           ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:mix_this_layer_2_0_stage_1_id_7192                                                                                                                                                                                                                                                                                                                           ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:mix_this_layer_2_0_stage_2_id_7195|                                                                           ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:mix_this_layer_2_0_stage_2_id_7195                                                                                                                                                                                                                                                                                                                           ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:mix_this_layer_2_0_stage_3_id_7198|                                                                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:mix_this_layer_2_0_stage_3_id_7198                                                                                                                                                                                                                                                                                                                           ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:mix_this_layer_reg|                                                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:mix_this_layer_reg                                                                                                                                                                                                                                                                                                                                           ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:mix_this_layer_reg_76|                                                                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:mix_this_layer_reg_76                                                                                                                                                                                                                                                                                                                                        ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:newcontrolpacketreceived_id_3078_line145|                                                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:newcontrolpacketreceived_id_3078_line145                                                                                                                                                                                                                                                                                                                     ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:notdisabled_0_id_3022_line467|                                                                                ; 0.0 (0.0)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:notdisabled_0_id_3022_line467                                                                                                                                                                                                                                                                                                                                ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:notdisabled_1_id_3028_line467|                                                                                ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:notdisabled_1_id_3028_line467                                                                                                                                                                                                                                                                                                                                ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:notdisabled_2_id_3034_line467|                                                                                ; 0.8 (0.8)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:notdisabled_2_id_3034_line467                                                                                                                                                                                                                                                                                                                                ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:op_3179_comb_id_7234|                                                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:op_3179_comb_id_7234                                                                                                                                                                                                                                                                                                                                         ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:output_read_5_stage_1_id_7231|                                                                                ; 0.7 (0.7)            ; 11.7 (11.7)                      ; 10.9 (10.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:output_read_5_stage_1_id_7231                                                                                                                                                                                                                                                                                                                                ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:output_read_reg|                                                                                              ; 2.4 (2.4)            ; 10.8 (10.8)                      ; 8.6 (8.6)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:output_read_reg                                                                                                                                                                                                                                                                                                                                              ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:packetdimensions_reg_110|                                                                                     ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:packetdimensions_reg_110                                                                                                                                                                                                                                                                                                                                     ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:packetdimensions_reg_1102|                                                                                    ; 2.3 (2.3)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:packetdimensions_reg_1102                                                                                                                                                                                                                                                                                                                                    ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:packetdimensions_reg_1103|                                                                                    ; 1.8 (1.8)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:packetdimensions_reg_1103                                                                                                                                                                                                                                                                                                                                    ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:pixel_output_0_0_comb_id_7213|                                                                                ; 0.2 (0.2)            ; 1.8 (1.8)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:pixel_output_0_0_comb_id_7213                                                                                                                                                                                                                                                                                                                                ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:pixel_output_1_0_comb_id_7216|                                                                                ; -0.3 (-0.3)          ; 1.3 (1.3)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:pixel_output_1_0_comb_id_7216                                                                                                                                                                                                                                                                                                                                ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:pixel_output_2_0_comb_id_7219|                                                                                ; 0.3 (0.3)            ; 2.2 (2.2)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:pixel_output_2_0_comb_id_7219                                                                                                                                                                                                                                                                                                                                ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:replyflag_id_3075_line146|                                                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:replyflag_id_3075_line146                                                                                                                                                                                                                                                                                                                                    ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:widths_reg|                                                                                                   ; 2.5 (2.5)            ; 5.7 (5.7)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:widths_reg                                                                                                                                                                                                                                                                                                                                                   ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:widths_reg_41|                                                                                                ; 1.7 (1.7)            ; 5.7 (5.7)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:widths_reg_41                                                                                                                                                                                                                                                                                                                                                ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:widths_reg_412|                                                                                               ; 2.5 (2.5)            ; 6.0 (6.0)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:widths_reg_412                                                                                                                                                                                                                                                                                                                                               ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:wordaddress_0_id_3020_line216|                                                                                ; 0.6 (0.6)            ; 2.8 (2.8)                        ; 2.5 (2.5)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:wordaddress_0_id_3020_line216                                                                                                                                                                                                                                                                                                                                ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:wordaddress_5_id_3042_line216|                                                                                ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:wordaddress_5_id_3042_line216                                                                                                                                                                                                                                                                                                                                ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:y_min_reg_1|                                                                                                  ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:y_min_reg_1                                                                                                                                                                                                                                                                                                                                                  ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:y_min_reg_2|                                                                                                  ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:y_min_reg_2                                                                                                                                                                                                                                                                                                                                                  ; alt_cusp161_reg                                     ; soc_system   ;
;       |soc_system_alt_vip_tpg_0:alt_vip_tpg_0|                                                                                          ; 52.2 (8.2)           ; 58.5 (9.6)                       ; 6.3 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 106 (15)            ; 83 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_tpg_0:alt_vip_tpg_0                                                                                                                                                                                                                                                                                                                                                                              ; soc_system_alt_vip_tpg_0                            ; soc_system   ;
;          |ALT_CUSP161_AU:fu_id_529_id_633|                                                                                              ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_tpg_0:alt_vip_tpg_0|ALT_CUSP161_AU:fu_id_529_id_633                                                                                                                                                                                                                                                                                                                                              ; ALT_CUSP161_AU                                      ; soc_system   ;
;          |ALT_CUSP161_AU:fu_id_535_id_627|                                                                                              ; 8.7 (8.7)            ; 8.7 (8.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_tpg_0:alt_vip_tpg_0|ALT_CUSP161_AU:fu_id_535_id_627                                                                                                                                                                                                                                                                                                                                              ; ALT_CUSP161_AU                                      ; soc_system   ;
;          |ALT_CUSP161_AU:fu_id_541_id_630|                                                                                              ; 5.8 (5.8)            ; 6.0 (6.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_tpg_0:alt_vip_tpg_0|ALT_CUSP161_AU:fu_id_541_id_630                                                                                                                                                                                                                                                                                                                                              ; ALT_CUSP161_AU                                      ; soc_system   ;
;          |ALT_CUSP161_AU:fu_id_547_id_624|                                                                                              ; 9.8 (9.8)            ; 10.0 (10.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_tpg_0:alt_vip_tpg_0|ALT_CUSP161_AU:fu_id_547_id_624                                                                                                                                                                                                                                                                                                                                              ; ALT_CUSP161_AU                                      ; soc_system   ;
;          |ALT_CUSP161_AVALON_ST_OUTPUT:dout|                                                                                            ; 3.4 (3.4)            ; 4.8 (4.8)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_tpg_0:alt_vip_tpg_0|ALT_CUSP161_AVALON_ST_OUTPUT:dout                                                                                                                                                                                                                                                                                                                                            ; ALT_CUSP161_AVALON_ST_OUTPUT                        ; soc_system   ;
;          |alt_cusp161_muxhot16:dout_wdata_muxinst|                                                                                      ; 2.3 (2.3)            ; 3.3 (3.3)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_tpg_0:alt_vip_tpg_0|alt_cusp161_muxhot16:dout_wdata_muxinst                                                                                                                                                                                                                                                                                                                                      ; alt_cusp161_muxhot16                                ; soc_system   ;
;          |alt_cusp161_pc:pc|                                                                                                            ; 4.2 (1.5)            ; 4.7 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (4)               ; 7 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_tpg_0:alt_vip_tpg_0|alt_cusp161_pc:pc                                                                                                                                                                                                                                                                                                                                                            ; alt_cusp161_pc                                      ; soc_system   ;
;             |lpm_counter:\d2:lpm_counter_component|                                                                                     ; 2.7 (0.0)            ; 2.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_tpg_0:alt_vip_tpg_0|alt_cusp161_pc:pc|lpm_counter:\d2:lpm_counter_component                                                                                                                                                                                                                                                                                                                      ; lpm_counter                                         ; work         ;
;                |cntr_k3m:auto_generated|                                                                                                ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_tpg_0:alt_vip_tpg_0|alt_cusp161_pc:pc|lpm_counter:\d2:lpm_counter_component|cntr_k3m:auto_generated                                                                                                                                                                                                                                                                                              ; cntr_k3m                                            ; work         ;
;          |alt_cusp161_reg:write_wire_2_comb_id_874|                                                                                     ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_tpg_0:alt_vip_tpg_0|alt_cusp161_reg:write_wire_2_comb_id_874                                                                                                                                                                                                                                                                                                                                     ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:write_wire_5_comb_id_877|                                                                                     ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_tpg_0:alt_vip_tpg_0|alt_cusp161_reg:write_wire_5_comb_id_877                                                                                                                                                                                                                                                                                                                                     ; alt_cusp161_reg                                     ; soc_system   ;
;          |alt_cusp161_reg:write_wire_8_comb_id_880|                                                                                     ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_tpg_0:alt_vip_tpg_0|alt_cusp161_reg:write_wire_8_comb_id_880                                                                                                                                                                                                                                                                                                                                     ; alt_cusp161_reg                                     ; soc_system   ;
;       |soc_system_avalon_st_adapter:avalon_st_adapter|                                                                                  ; 7.3 (0.0)            ; 8.1 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 12 (0)                    ; 0 (0)         ; 200               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                                                                                                                                      ; soc_system_avalon_st_adapter                        ; soc_system   ;
;          |soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|                                                               ; 7.3 (0.2)            ; 8.1 (0.2)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (1)              ; 12 (0)                    ; 0 (0)         ; 200               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0                                                                                                                                                                                                                                                                                                       ; soc_system_avalon_st_adapter_timing_adapter_0       ; soc_system   ;
;             |soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo|                     ; 7.1 (7.1)            ; 7.9 (7.9)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 12 (12)                   ; 0 (0)         ; 200               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo                                                                                                                                                                                                 ; soc_system_avalon_st_adapter_timing_adapter_0_fifo  ; soc_system   ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 200               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo|altsyncram:mem_rtl_0                                                                                                                                                                            ; altsyncram                                          ; work         ;
;                   |altsyncram_40n1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 200               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                             ; altsyncram_40n1                                     ; work         ;
;       |soc_system_hps_0:hps_0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0                                                                                                                                                                                                                                                                                                                                                                                              ; soc_system_hps_0                                    ; soc_system   ;
;          |soc_system_hps_0_fpga_interfaces:fpga_interfaces|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                                                                                             ; soc_system_hps_0_fpga_interfaces                    ; soc_system   ;
;          |soc_system_hps_0_hps_io:hps_io|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io                             ; soc_system   ;
;             |soc_system_hps_0_hps_io_border:border|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border                                                                                                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border                      ; soc_system   ;
;                |hps_sdram:hps_sdram_inst|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                                                                                                ; hps_sdram                                           ; soc_system   ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                                                                                                 ; altera_mem_if_dll_cyclonev                          ; soc_system   ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                                                           ; altera_mem_if_hard_memory_controller_top_cyclonev   ; soc_system   ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                                                                                                 ; altera_mem_if_oct_cyclonev                          ; soc_system   ;
;                   |hps_sdram_p0:p0|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                                                                                                ; hps_sdram_p0                                        ; soc_system   ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                                                           ; hps_sdram_p0_acv_hard_memphy                        ; soc_system   ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                                                                                                    ; hps_sdram_p0_acv_hard_io_pads                       ; soc_system   ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                                                                                 ; hps_sdram_p0_acv_hard_addr_cmd_pads                 ; soc_system   ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                                                            ; altddio_out                                         ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                                                                ; ddio_out_uqe                                        ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                                                                                                  ; hps_sdram_p0_acv_ldc                                ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                                                                                                 ; hps_sdram_p0_acv_ldc                                ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                                                                                                 ; hps_sdram_p0_acv_ldc                                ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                                                                                                 ; hps_sdram_p0_acv_ldc                                ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                                                                                                  ; hps_sdram_p0_acv_ldc                                ; soc_system   ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                                                   ; hps_sdram_p0_clock_pair_generator                   ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                                                                                                          ; hps_sdram_p0_generic_ddio                           ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                                                                                                             ; hps_sdram_p0_generic_ddio                           ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                                                                                                              ; hps_sdram_p0_generic_ddio                           ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                                                                                                          ; hps_sdram_p0_generic_ddio                           ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                                                     ; hps_sdram_p0_altdqdqs                               ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                         ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev         ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                                                                     ; hps_sdram_p0_altdqdqs                               ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                         ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev         ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                                                                                                     ; hps_sdram_p0_altdqdqs                               ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                         ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev         ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                                                                                                     ; hps_sdram_p0_altdqdqs                               ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                         ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev         ; soc_system   ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                                                                                                           ; hps_sdram_p0_acv_ldc                                ; soc_system   ;
;                   |hps_sdram_pll:pll|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                                                                                                              ; hps_sdram_pll                                       ; soc_system   ;
;       |soc_system_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 892.1 (0.0)          ; 947.3 (0.0)                      ; 74.7 (0.0)                                        ; 19.5 (0.0)                       ; 0.0 (0.0)            ; 1285 (0)            ; 853 (0)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0                        ; soc_system   ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 11.9 (11.9)          ; 13.2 (13.2)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 11 (11)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                               ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                 ; altsyncram                                          ; work         ;
;                |altsyncram_50n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_50n1:auto_generated                                                                                                                                                                                                                                                                  ; altsyncram_50n1                                     ; work         ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 152.4 (152.4)        ; 172.2 (172.2)                    ; 21.3 (21.3)                                       ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 58 (58)             ; 345 (345)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                               ; soc_system   ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|                                                                       ; 80.7 (32.0)          ; 78.2 (33.3)                      ; 0.2 (1.7)                                         ; 2.7 (0.4)                        ; 0.0 (0.0)            ; 129 (58)            ; 44 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                                                                                                                                                                                               ; altera_merlin_axi_master_ni                         ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 47.2 (47.2)          ; 44.8 (44.8)                      ; 0.0 (0.0)                                         ; 2.3 (2.3)                        ; 0.0 (0.0)            ; 71 (71)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                                                         ; altera_merlin_address_alignment                     ; soc_system   ;
;          |altera_merlin_burst_adapter:sdram_s1_burst_adapter|                                                                           ; 147.6 (0.0)          ; 152.1 (0.0)                      ; 7.8 (0.0)                                         ; 3.3 (0.0)                        ; 0.0 (0.0)            ; 207 (0)             ; 142 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                         ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 147.6 (146.6)        ; 152.1 (151.1)                    ; 7.8 (7.8)                                         ; 3.3 (3.3)                        ; 0.0 (0.0)            ; 207 (206)           ; 142 (142)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                   ; altera_merlin_burst_adapter_13_1                    ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                             ; altera_merlin_address_alignment                     ; soc_system   ;
;          |altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent|                                                                 ; 6.8 (6.8)            ; 7.5 (7.5)                        ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 10 (10)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent                                                                                                                                                                                                                                                                                                         ; altera_merlin_master_agent                          ; soc_system   ;
;          |altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|                                                       ; 31.0 (31.0)          ; 36.0 (36.0)                      ; 6.0 (6.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 73 (73)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_master_translator                     ; soc_system   ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 38.0 (4.5)           ; 40.8 (5.7)                       ; 2.8 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (9)              ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                           ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 33.5 (33.5)          ; 35.2 (35.2)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (64)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                               ; altera_merlin_burst_uncompressor                    ; soc_system   ;
;          |altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|                                                    ; 20.8 (20.8)          ; 20.8 (20.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter                                                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                         ; soc_system   ;
;          |altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_rsp_width_adapter|                                                    ; 21.0 (21.0)          ; 21.3 (21.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (42)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_rsp_width_adapter                                                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                         ; soc_system   ;
;          |altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_cmd_width_adapter|                                                        ; 6.2 (6.2)            ; 7.0 (7.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_cmd_width_adapter                                                                                                                                                                                                                                                                                                ; altera_merlin_width_adapter                         ; soc_system   ;
;          |altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_rsp_width_adapter|                                                        ; 127.3 (127.3)        ; 134.0 (134.0)                    ; 6.7 (6.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 249 (249)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_rsp_width_adapter                                                                                                                                                                                                                                                                                                ; altera_merlin_width_adapter                         ; soc_system   ;
;          |altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter|                                                        ; 89.4 (88.4)          ; 90.7 (89.8)                      ; 10.0 (10.2)                                       ; 8.8 (8.8)                        ; 0.0 (0.0)            ; 134 (132)           ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter                                                                                                                                                                                                                                                                                                ; altera_merlin_width_adapter                         ; soc_system   ;
;             |altera_merlin_address_alignment:check_and_align_address_to_size|                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size                                                                                                                                                                                                                                ; altera_merlin_address_alignment                     ; soc_system   ;
;          |altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_rsp_width_adapter|                                                        ; 2.7 (2.7)            ; 3.3 (3.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_rsp_width_adapter                                                                                                                                                                                                                                                                                                ; altera_merlin_width_adapter                         ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                 ; 152.1 (148.6)        ; 166.0 (161.6)                    ; 16.0 (15.1)                                       ; 2.1 (2.1)                        ; 0.0 (0.0)            ; 230 (224)           ; 14 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                         ; soc_system_mm_interconnect_0_cmd_mux                ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 3.5 (3.5)            ; 4.4 (4.4)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                            ; soc_system   ;
;          |soc_system_mm_interconnect_0_router_003:router_003|                                                                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                                                                                   ; soc_system_mm_interconnect_0_router_003             ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux|                                                                             ; 3.3 (3.3)            ; 3.7 (3.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                     ; soc_system_mm_interconnect_0_rsp_demux              ; soc_system   ;
;       |soc_system_mm_interconnect_1:mm_interconnect_1|                                                                                  ; 1550.3 (0.0)         ; 1943.7 (0.0)                     ; 394.9 (0.0)                                       ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 2701 (0)            ; 2881 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1                        ; soc_system   ;
;          |altera_avalon_sc_fifo:alt_vip_mix_0_control_agent_rdata_fifo|                                                                 ; 12.8 (12.8)          ; 19.6 (19.6)                      ; 6.7 (6.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_mix_0_control_agent_rdata_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                               ; soc_system   ;
;          |altera_avalon_sc_fifo:alt_vip_mix_0_control_agent_rsp_fifo|                                                                   ; 18.3 (18.3)          ; 25.7 (25.7)                      ; 7.3 (7.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_mix_0_control_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                               ; soc_system   ;
;          |altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|                                                            ; 19.0 (19.0)          ; 34.1 (34.1)                      ; 15.1 (15.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                               ; soc_system   ;
;          |altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|                                                              ; 17.4 (17.4)          ; 24.7 (24.7)                      ; 7.3 (7.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                               ; soc_system   ;
;          |altera_avalon_sc_fifo:pio_chaos_done_s1_agent_rdata_fifo|                                                                     ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_done_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                               ; soc_system   ;
;          |altera_avalon_sc_fifo:pio_chaos_done_s1_agent_rsp_fifo|                                                                       ; 14.0 (14.0)          ; 18.7 (18.7)                      ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_done_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                               ; soc_system   ;
;          |altera_avalon_sc_fifo:pio_chaos_reset_s1_agent_rdata_fifo|                                                                    ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_reset_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                               ; soc_system   ;
;          |altera_avalon_sc_fifo:pio_chaos_reset_s1_agent_rsp_fifo|                                                                      ; 21.0 (21.0)          ; 21.0 (21.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_reset_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                               ; soc_system   ;
;          |altera_avalon_sc_fifo:pio_chaos_shift_s1_agent_rdata_fifo|                                                                    ; 25.8 (25.8)          ; 26.0 (26.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_shift_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                               ; soc_system   ;
;          |altera_avalon_sc_fifo:pio_chaos_shift_s1_agent_rsp_fifo|                                                                      ; 20.0 (20.0)          ; 22.3 (22.3)                      ; 2.8 (2.8)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 27 (27)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_shift_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                               ; soc_system   ;
;          |altera_avalon_sc_fifo:pio_chaos_step_s1_agent_rdata_fifo|                                                                     ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_step_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                               ; soc_system   ;
;          |altera_avalon_sc_fifo:pio_chaos_step_s1_agent_rsp_fifo|                                                                       ; 18.4 (18.4)          ; 23.0 (23.0)                      ; 4.6 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_step_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                               ; soc_system   ;
;          |altera_avalon_sc_fifo:pio_chaos_temp_s1_agent_rdata_fifo|                                                                     ; 2.5 (2.5)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_temp_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                               ; soc_system   ;
;          |altera_avalon_sc_fifo:pio_chaos_temp_s1_agent_rsp_fifo|                                                                       ; 16.3 (16.3)          ; 17.9 (17.9)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_temp_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                               ; soc_system   ;
;          |altera_avalon_sc_fifo:pio_chaos_w_s1_agent_rdata_fifo|                                                                        ; 28.1 (28.1)          ; 28.1 (28.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_w_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                               ; soc_system   ;
;          |altera_avalon_sc_fifo:pio_chaos_w_s1_agent_rsp_fifo|                                                                          ; 19.3 (19.3)          ; 20.8 (20.8)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_w_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                               ; soc_system   ;
;          |altera_avalon_sc_fifo:pio_chaos_x_s1_agent_rdata_fifo|                                                                        ; 30.0 (30.0)          ; 30.2 (30.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_x_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                               ; soc_system   ;
;          |altera_avalon_sc_fifo:pio_chaos_x_s1_agent_rsp_fifo|                                                                          ; 20.2 (20.2)          ; 22.1 (22.1)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_x_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                               ; soc_system   ;
;          |altera_avalon_sc_fifo:pio_chaos_y_s1_agent_rdata_fifo|                                                                        ; 28.7 (28.7)          ; 29.3 (29.3)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_y_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                               ; soc_system   ;
;          |altera_avalon_sc_fifo:pio_chaos_y_s1_agent_rsp_fifo|                                                                          ; 20.2 (20.2)          ; 20.9 (20.9)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_y_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                               ; soc_system   ;
;          |altera_avalon_sc_fifo:pio_chaos_z_s1_agent_rdata_fifo|                                                                        ; 25.8 (25.8)          ; 28.3 (28.3)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_z_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                               ; soc_system   ;
;          |altera_avalon_sc_fifo:pio_chaos_z_s1_agent_rsp_fifo|                                                                          ; 20.4 (20.4)          ; 20.6 (20.6)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_z_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                               ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 4.9 (0.0)            ; 69.6 (0.0)                       ; 64.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 150 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                     ; altera_avalon_st_handshake_clock_crosser            ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4.9 (4.1)            ; 69.6 (68.6)                      ; 64.7 (64.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 150 (146)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                            ; altera_avalon_st_clock_crosser                      ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                       ; altera_std_synchronizer_nocut                       ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.3 (0.3)            ; 0.4 (0.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                       ; altera_std_synchronizer_nocut                       ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 7.1 (0.0)            ; 54.5 (0.0)                       ; 47.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 120 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser            ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 7.1 (6.6)            ; 54.5 (53.3)                      ; 47.4 (46.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 120 (116)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                      ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                       ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                       ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 8.0 (0.0)            ; 37.7 (0.0)                       ; 29.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 88 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser            ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 8.0 (6.7)            ; 37.7 (36.5)                      ; 29.7 (29.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 88 (84)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                      ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                       ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                       ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 7.4 (0.0)            ; 40.6 (0.0)                       ; 33.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 91 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser            ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 7.4 (6.4)            ; 40.6 (38.7)                      ; 33.2 (32.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 91 (87)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                      ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                       ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                       ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                         ; 6.2 (0.0)            ; 13.0 (0.0)                       ; 6.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser            ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6.2 (5.5)            ; 13.0 (11.6)                      ; 6.8 (6.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 32 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                      ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                       ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                       ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                         ; 27.6 (0.0)           ; 40.6 (0.0)                       ; 13.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser            ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 27.6 (26.5)          ; 40.6 (39.3)                      ; 13.0 (12.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 97 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                      ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                       ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                       ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                                         ; 6.6 (0.0)            ; 13.9 (0.0)                       ; 7.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser            ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6.6 (6.0)            ; 13.9 (12.9)                      ; 7.3 (6.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 32 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                      ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                       ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.1 (0.1)            ; 0.5 (0.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                       ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                                         ; 18.1 (0.0)           ; 26.5 (0.0)                       ; 8.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser            ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 18.1 (17.6)          ; 26.5 (25.3)                      ; 8.4 (7.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 65 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                      ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                       ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.0 (0.0)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                       ; soc_system   ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                                                                    ; 54.1 (26.5)          ; 60.6 (31.8)                      ; 6.9 (5.3)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 112 (64)            ; 23 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                                                                                                            ; altera_merlin_axi_master_ni                         ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 27.6 (27.6)          ; 28.8 (28.8)                      ; 1.6 (1.6)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 48 (48)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                                                      ; altera_merlin_address_alignment                     ; soc_system   ;
;          |altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|                                                              ; 59.3 (0.0)           ; 63.3 (0.0)                       ; 3.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (0)              ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter                                                                                                                                                                                                                                                                                                      ; altera_merlin_burst_adapter                         ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 59.3 (59.0)          ; 63.3 (63.3)                      ; 3.9 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (93)             ; 97 (97)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                      ; altera_merlin_burst_adapter_13_1                    ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                ; altera_merlin_address_alignment                     ; soc_system   ;
;          |altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|                                                         ; 65.3 (0.0)           ; 67.9 (0.0)                       ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 93 (0)              ; 110 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter                                                                                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                         ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 65.3 (65.3)          ; 67.9 (67.7)                      ; 2.6 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 93 (92)             ; 110 (110)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                 ; altera_merlin_burst_adapter_13_1                    ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                           ; altera_merlin_address_alignment                     ; soc_system   ;
;          |altera_merlin_burst_adapter:pio_chaos_done_s1_burst_adapter|                                                                  ; 34.3 (0.0)           ; 35.8 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 57 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_done_s1_burst_adapter                                                                                                                                                                                                                                                                                                          ; altera_merlin_burst_adapter                         ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 34.3 (33.7)          ; 35.8 (35.2)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (53)             ; 57 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_done_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                          ; altera_merlin_burst_adapter_13_1                    ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_done_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                    ; altera_merlin_address_alignment                     ; soc_system   ;
;          |altera_merlin_burst_adapter:pio_chaos_reset_s1_burst_adapter|                                                                 ; 41.7 (0.0)           ; 43.2 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_reset_s1_burst_adapter                                                                                                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                         ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 41.7 (41.4)          ; 43.2 (43.0)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (60)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                         ; altera_merlin_burst_adapter_13_1                    ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                   ; altera_merlin_address_alignment                     ; soc_system   ;
;          |altera_merlin_burst_adapter:pio_chaos_shift_s1_burst_adapter|                                                                 ; 48.2 (0.0)           ; 51.3 (0.0)                       ; 3.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 95 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_shift_s1_burst_adapter                                                                                                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                         ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 48.2 (48.0)          ; 51.3 (51.1)                      ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (59)             ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_shift_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                         ; altera_merlin_burst_adapter_13_1                    ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_shift_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                   ; altera_merlin_address_alignment                     ; soc_system   ;
;          |altera_merlin_burst_adapter:pio_chaos_step_s1_burst_adapter|                                                                  ; 40.3 (0.0)           ; 42.3 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_step_s1_burst_adapter                                                                                                                                                                                                                                                                                                          ; altera_merlin_burst_adapter                         ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 40.3 (40.1)          ; 42.3 (42.0)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (59)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_step_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                          ; altera_merlin_burst_adapter_13_1                    ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_step_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                    ; altera_merlin_address_alignment                     ; soc_system   ;
;          |altera_merlin_burst_adapter:pio_chaos_temp_s1_burst_adapter|                                                                  ; 37.3 (0.0)           ; 39.5 (0.0)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 53 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_temp_s1_burst_adapter                                                                                                                                                                                                                                                                                                          ; altera_merlin_burst_adapter                         ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 37.3 (36.7)          ; 39.5 (38.9)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (58)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_temp_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                          ; altera_merlin_burst_adapter_13_1                    ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_temp_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                    ; altera_merlin_address_alignment                     ; soc_system   ;
;          |altera_merlin_burst_adapter:pio_chaos_w_s1_burst_adapter|                                                                     ; 41.1 (0.0)           ; 42.8 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_w_s1_burst_adapter                                                                                                                                                                                                                                                                                                             ; altera_merlin_burst_adapter                         ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 41.1 (40.8)          ; 42.8 (42.6)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (59)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                             ; altera_merlin_burst_adapter_13_1                    ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                       ; altera_merlin_address_alignment                     ; soc_system   ;
;          |altera_merlin_burst_adapter:pio_chaos_x_s1_burst_adapter|                                                                     ; 40.8 (0.0)           ; 43.1 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 61 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_x_s1_burst_adapter                                                                                                                                                                                                                                                                                                             ; altera_merlin_burst_adapter                         ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 40.8 (40.6)          ; 43.1 (42.8)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (59)             ; 61 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_x_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                             ; altera_merlin_burst_adapter_13_1                    ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_x_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                       ; altera_merlin_address_alignment                     ; soc_system   ;
;          |altera_merlin_burst_adapter:pio_chaos_y_s1_burst_adapter|                                                                     ; 40.7 (0.0)           ; 41.7 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_y_s1_burst_adapter                                                                                                                                                                                                                                                                                                             ; altera_merlin_burst_adapter                         ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 40.7 (40.4)          ; 41.7 (41.5)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (59)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_y_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                             ; altera_merlin_burst_adapter_13_1                    ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_y_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                       ; altera_merlin_address_alignment                     ; soc_system   ;
;          |altera_merlin_burst_adapter:pio_chaos_z_s1_burst_adapter|                                                                     ; 39.9 (0.0)           ; 41.3 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 60 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_z_s1_burst_adapter                                                                                                                                                                                                                                                                                                             ; altera_merlin_burst_adapter                         ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 39.9 (39.7)          ; 41.3 (41.1)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (59)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_z_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                             ; altera_merlin_burst_adapter_13_1                    ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_z_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                       ; altera_merlin_address_alignment                     ; soc_system   ;
;          |altera_merlin_slave_agent:alt_vip_mix_0_control_agent|                                                                        ; 15.2 (4.2)           ; 15.2 (4.2)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (10)             ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_mix_0_control_agent                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                           ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 10.8 (10.8)          ; 11.0 (11.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_mix_0_control_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                  ; altera_merlin_burst_uncompressor                    ; soc_system   ;
;          |altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|                                                                   ; 14.3 (3.8)           ; 15.7 (3.8)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (8)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                           ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 10.5 (10.5)          ; 11.9 (11.9)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                    ; soc_system   ;
;          |altera_merlin_slave_agent:pio_chaos_done_s1_agent|                                                                            ; 11.5 (1.7)           ; 11.5 (1.7)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (2)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_done_s1_agent                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                           ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_done_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                      ; altera_merlin_burst_uncompressor                    ; soc_system   ;
;          |altera_merlin_slave_agent:pio_chaos_reset_s1_agent|                                                                           ; 13.8 (3.7)           ; 14.2 (4.3)                       ; 0.3 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (8)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_reset_s1_agent                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                           ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                    ; soc_system   ;
;          |altera_merlin_slave_agent:pio_chaos_shift_s1_agent|                                                                           ; 13.5 (3.3)           ; 14.3 (3.7)                       ; 0.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (7)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_shift_s1_agent                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                           ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 10.2 (10.2)          ; 10.7 (10.7)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_shift_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                    ; soc_system   ;
;          |altera_merlin_slave_agent:pio_chaos_step_s1_agent|                                                                            ; 13.3 (3.3)           ; 13.8 (3.3)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (7)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_step_s1_agent                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                           ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 9.6 (9.6)            ; 10.4 (10.4)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_step_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                      ; altera_merlin_burst_uncompressor                    ; soc_system   ;
;          |altera_merlin_slave_agent:pio_chaos_temp_s1_agent|                                                                            ; 11.6 (1.7)           ; 11.6 (1.7)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_temp_s1_agent                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                           ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 9.9 (9.9)            ; 9.9 (9.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_temp_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                      ; altera_merlin_burst_uncompressor                    ; soc_system   ;
;          |altera_merlin_slave_agent:pio_chaos_w_s1_agent|                                                                               ; 13.8 (3.7)           ; 13.8 (3.7)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (7)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_w_s1_agent                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                           ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 10.2 (10.2)          ; 10.2 (10.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                         ; altera_merlin_burst_uncompressor                    ; soc_system   ;
;          |altera_merlin_slave_agent:pio_chaos_x_s1_agent|                                                                               ; 14.5 (3.7)           ; 15.3 (3.8)                       ; 0.8 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (7)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_x_s1_agent                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                           ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 10.8 (10.8)          ; 11.5 (11.5)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_x_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                         ; altera_merlin_burst_uncompressor                    ; soc_system   ;
;          |altera_merlin_slave_agent:pio_chaos_y_s1_agent|                                                                               ; 13.7 (4.0)           ; 13.7 (4.2)                       ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (8)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_y_s1_agent                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                           ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_y_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                         ; altera_merlin_burst_uncompressor                    ; soc_system   ;
;          |altera_merlin_slave_agent:pio_chaos_z_s1_agent|                                                                               ; 13.5 (3.9)           ; 13.5 (4.2)                       ; 0.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (8)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_z_s1_agent                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                           ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 9.3 (9.3)            ; 9.3 (9.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_z_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                         ; altera_merlin_burst_uncompressor                    ; soc_system   ;
;          |altera_merlin_slave_translator:alt_vip_mix_0_control_translator|                                                              ; 0.3 (0.3)            ; 10.2 (10.2)                      ; 9.8 (9.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_vip_mix_0_control_translator                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                      ; soc_system   ;
;          |altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator|                                                         ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                      ; soc_system   ;
;          |altera_merlin_slave_translator:pio_chaos_done_s1_translator|                                                                  ; 1.5 (1.5)            ; 2.3 (2.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_done_s1_translator                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                      ; soc_system   ;
;          |altera_merlin_slave_translator:pio_chaos_reset_s1_translator|                                                                 ; 2.7 (2.7)            ; 3.0 (3.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_reset_s1_translator                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                      ; soc_system   ;
;          |altera_merlin_slave_translator:pio_chaos_shift_s1_translator|                                                                 ; 10.4 (10.4)          ; 11.4 (11.4)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_shift_s1_translator                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                      ; soc_system   ;
;          |altera_merlin_slave_translator:pio_chaos_step_s1_translator|                                                                  ; 2.2 (2.2)            ; 2.8 (2.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_step_s1_translator                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                      ; soc_system   ;
;          |altera_merlin_slave_translator:pio_chaos_temp_s1_translator|                                                                  ; 1.4 (1.4)            ; 1.9 (1.9)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_temp_s1_translator                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                      ; soc_system   ;
;          |altera_merlin_slave_translator:pio_chaos_w_s1_translator|                                                                     ; 0.7 (0.7)            ; 14.0 (14.0)                      ; 13.4 (13.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_w_s1_translator                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                      ; soc_system   ;
;          |altera_merlin_slave_translator:pio_chaos_x_s1_translator|                                                                     ; -1.3 (-1.3)          ; 13.7 (13.7)                      ; 15.0 (15.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_x_s1_translator                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                      ; soc_system   ;
;          |altera_merlin_slave_translator:pio_chaos_y_s1_translator|                                                                     ; -1.4 (-1.4)          ; 14.6 (14.6)                      ; 16.0 (16.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_y_s1_translator                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                      ; soc_system   ;
;          |altera_merlin_slave_translator:pio_chaos_z_s1_translator|                                                                     ; -0.5 (-0.5)          ; 14.7 (14.7)                      ; 15.2 (15.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_chaos_z_s1_translator                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                      ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                                                             ; 12.0 (12.0)          ; 12.4 (12.4)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                                                                                                     ; altera_merlin_traffic_limiter                       ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                                                             ; 10.5 (10.5)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                                                                                                     ; altera_merlin_traffic_limiter                       ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_demux:cmd_demux|                                                                             ; 14.0 (14.0)          ; 15.2 (15.2)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                     ; soc_system_mm_interconnect_1_cmd_demux              ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001|                                                                         ; 18.1 (18.1)          ; 20.0 (20.0)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                                                                 ; soc_system_mm_interconnect_1_cmd_demux              ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux|                                                                                 ; 19.4 (17.3)          ; 20.9 (18.4)                      ; 1.5 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (65)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                         ; soc_system_mm_interconnect_1_cmd_mux                ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.2 (2.2)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                            ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|                                                                             ; 16.4 (14.1)          ; 18.8 (15.8)                      ; 2.4 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (49)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                                     ; soc_system_mm_interconnect_1_cmd_mux                ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.3 (2.3)            ; 3.0 (3.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                            ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|                                                                             ; 6.0 (6.0)            ; 6.5 (6.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                                     ; soc_system_mm_interconnect_1_cmd_mux                ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|                                                                             ; 11.8 (9.2)           ; 12.4 (9.7)                       ; 0.6 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (28)             ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                                     ; soc_system_mm_interconnect_1_cmd_mux                ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.7 (2.7)            ; 2.8 (2.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                            ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_004|                                                                             ; 19.7 (16.8)          ; 20.0 (17.3)                      ; 0.3 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (59)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                                                     ; soc_system_mm_interconnect_1_cmd_mux                ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                            ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005|                                                                             ; 11.6 (9.3)           ; 12.1 (9.8)                       ; 0.5 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (28)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                                                     ; soc_system_mm_interconnect_1_cmd_mux                ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                            ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|                                                                             ; 11.3 (9.0)           ; 13.0 (10.8)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (28)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                                                                     ; soc_system_mm_interconnect_1_cmd_mux                ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                            ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007|                                                                             ; 11.9 (9.6)           ; 11.9 (9.6)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (28)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                                                                     ; soc_system_mm_interconnect_1_cmd_mux                ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                            ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_008|                                                                             ; 11.5 (9.3)           ; 12.3 (10.0)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (28)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                                                                                                     ; soc_system_mm_interconnect_1_cmd_mux                ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                            ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_009|                                                                             ; 11.1 (8.3)           ; 11.8 (9.1)                       ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (27)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_009                                                                                                                                                                                                                                                                                                                     ; soc_system_mm_interconnect_1_cmd_mux                ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                            ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_010|                                                                             ; 6.7 (6.7)            ; 6.7 (6.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_010                                                                                                                                                                                                                                                                                                                     ; soc_system_mm_interconnect_1_cmd_mux                ; soc_system   ;
;          |soc_system_mm_interconnect_1_router:router|                                                                                   ; 10.4 (10.4)          ; 13.3 (13.3)                      ; 3.0 (3.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router                                                                                                                                                                                                                                                                                                                           ; soc_system_mm_interconnect_1_router                 ; soc_system   ;
;          |soc_system_mm_interconnect_1_router:router_001|                                                                               ; 5.8 (5.8)            ; 5.8 (5.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router_001                                                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_1_router                 ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux|                                                                             ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                     ; soc_system_mm_interconnect_1_rsp_demux              ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_001|                                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                                                                 ; soc_system_mm_interconnect_1_rsp_demux              ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_003|                                                                     ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_003                                                                                                                                                                                                                                                                                                             ; soc_system_mm_interconnect_1_rsp_demux_002          ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_004|                                                                     ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_004                                                                                                                                                                                                                                                                                                             ; soc_system_mm_interconnect_1_rsp_demux_002          ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_005|                                                                     ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_005                                                                                                                                                                                                                                                                                                             ; soc_system_mm_interconnect_1_rsp_demux_002          ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_006|                                                                     ; 1.7 (1.7)            ; 2.2 (2.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_006                                                                                                                                                                                                                                                                                                             ; soc_system_mm_interconnect_1_rsp_demux_002          ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_007|                                                                     ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_007                                                                                                                                                                                                                                                                                                             ; soc_system_mm_interconnect_1_rsp_demux_002          ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_008|                                                                     ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_008                                                                                                                                                                                                                                                                                                             ; soc_system_mm_interconnect_1_rsp_demux_002          ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_009|                                                                     ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_009                                                                                                                                                                                                                                                                                                             ; soc_system_mm_interconnect_1_rsp_demux_002          ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_mux:rsp_mux|                                                                                 ; 31.0 (31.0)          ; 33.0 (33.0)                      ; 2.5 (2.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 57 (57)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                         ; soc_system_mm_interconnect_1_rsp_mux                ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|                                                                             ; 113.2 (113.2)        ; 118.5 (118.5)                    ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 317 (317)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                                                     ; soc_system_mm_interconnect_1_rsp_mux                ; soc_system   ;
;       |soc_system_pio_chaos_done:pio_chaos_done|                                                                                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_pio_chaos_done:pio_chaos_done                                                                                                                                                                                                                                                                                                                                                                            ; soc_system_pio_chaos_done                           ; soc_system   ;
;       |soc_system_pio_chaos_reset:pio_chaos_reset|                                                                                      ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_pio_chaos_reset:pio_chaos_reset                                                                                                                                                                                                                                                                                                                                                                          ; soc_system_pio_chaos_reset                          ; soc_system   ;
;       |soc_system_pio_chaos_reset:pio_chaos_step|                                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_pio_chaos_reset:pio_chaos_step                                                                                                                                                                                                                                                                                                                                                                           ; soc_system_pio_chaos_reset                          ; soc_system   ;
;       |soc_system_pio_chaos_shift:pio_chaos_shift|                                                                                      ; 8.8 (8.8)            ; 24.2 (24.2)                      ; 15.4 (15.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_pio_chaos_shift:pio_chaos_shift                                                                                                                                                                                                                                                                                                                                                                          ; soc_system_pio_chaos_shift                          ; soc_system   ;
;       |soc_system_pio_chaos_temp:pio_chaos_temp|                                                                                        ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_pio_chaos_temp:pio_chaos_temp                                                                                                                                                                                                                                                                                                                                                                            ; soc_system_pio_chaos_temp                           ; soc_system   ;
;       |soc_system_pio_chaos_w:pio_chaos_w|                                                                                              ; 36.1 (36.1)          ; 62.0 (62.0)                      ; 26.0 (26.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (72)             ; 135 (135)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_pio_chaos_w:pio_chaos_w                                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_pio_chaos_w                              ; soc_system   ;
;       |soc_system_pio_chaos_w:pio_chaos_x|                                                                                              ; 37.2 (37.2)          ; 60.9 (60.9)                      ; 23.7 (23.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (72)             ; 134 (134)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_pio_chaos_w:pio_chaos_x                                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_pio_chaos_w                              ; soc_system   ;
;       |soc_system_pio_chaos_w:pio_chaos_y|                                                                                              ; 35.9 (35.9)          ; 65.4 (65.4)                      ; 29.5 (29.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (72)             ; 130 (130)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_pio_chaos_w:pio_chaos_y                                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_pio_chaos_w                              ; soc_system   ;
;       |soc_system_pio_chaos_w:pio_chaos_z|                                                                                              ; 36.7 (36.7)          ; 64.5 (64.5)                      ; 27.8 (27.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (72)             ; 139 (139)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_pio_chaos_w:pio_chaos_z                                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_pio_chaos_w                              ; soc_system   ;
;       |soc_system_pll_sdram:pll_sdram|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_pll_sdram:pll_sdram                                                                                                                                                                                                                                                                                                                                                                                      ; soc_system_pll_sdram                                ; soc_system   ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_pll_sdram:pll_sdram|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                              ; altera_pll                                          ; work         ;
;       |soc_system_pll_stream:pll_stream|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_pll_stream:pll_stream                                                                                                                                                                                                                                                                                                                                                                                    ; soc_system_pll_stream                               ; soc_system   ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                            ; altera_pll                                          ; work         ;
;       |soc_system_sdram:sdram|                                                                                                          ; 150.2 (125.8)        ; 185.4 (134.3)                    ; 35.5 (8.8)                                        ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 246 (194)           ; 274 (179)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                                              ; soc_system_sdram                                    ; soc_system   ;
;          |soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module|                                                  ; 24.4 (24.4)          ; 51.1 (51.1)                      ; 26.7 (26.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (52)             ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_sdram:sdram|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                                  ; soc_system_sdram_input_efifo_module                 ; soc_system   ;
;       |soc_system_timing_adapter_0:timing_adapter_0|                                                                                    ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_system:u0|soc_system_timing_adapter_0:timing_adapter_0                                                                                                                                                                                                                                                                                                                                                                        ; soc_system_timing_adapter_0                         ; soc_system   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                      ;
+-------------------------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name                                ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+-------------------------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; ADC_CS_N                            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_DIN                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_DOUT                            ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_SCLK                            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCDAT                          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; AUD_DACDAT                          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_XCK                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; CLOCK2_50                           ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CLOCK3_50                           ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CLOCK4_50                           ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[0]                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[10]                       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[11]                       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[12]                       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_BA[0]                          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_BA[1]                          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CAS_N                          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CKE                            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CLK                            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CS_N                           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_LDQM                           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_RAS_N                          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_UDQM                           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_WE_N                           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FAN_CTRL                            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SCLK                       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[0]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[1]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[2]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[3]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[4]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[5]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[6]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[0]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[1]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[2]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[3]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[4]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[5]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[6]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[0]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[1]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[2]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[3]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[4]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[5]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[6]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[0]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[1]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[2]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[3]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[4]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[5]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[6]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[0]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[1]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[2]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[3]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[4]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[5]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[6]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[0]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[1]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[2]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[3]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[4]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[5]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[6]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[0]                    ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]                    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]                    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]                    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]                    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]                    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]                    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]                    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]                    ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]                    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10]                   ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11]                   ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12]                   ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13]                   ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14]                   ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]                      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]                      ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]                      ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N                      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE                        ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N                       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P                       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N                       ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]                      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[1]                      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[2]                      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[3]                      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_ODT                        ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N                      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N                    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N                       ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_GTX_CLK                    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDC                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[0]                 ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[1]                 ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[2]                 ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[3]                 ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_EN                      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DCLK                      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_NCSO                      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CLK                          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_CLK                        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_MOSI                       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_UART_TX                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_STP                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; IRDA_RXD                            ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; IRDA_TXD                            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; KEY[0]                              ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[1]                              ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[2]                              ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[3]                              ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; LEDR[0]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; SW[0]                               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[1]                               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[2]                               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[3]                               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[4]                               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[5]                               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[6]                               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[7]                               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[8]                               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[9]                               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[0]                          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TD_DATA[1]                          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TD_DATA[2]                          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TD_DATA[3]                          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TD_DATA[4]                          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TD_DATA[5]                          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TD_DATA[6]                          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TD_DATA[7]                          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TD_HS                               ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TD_RESET_N                          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TD_VS                               ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_CLK                          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; USB_EMPTY                           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; USB_FULL                            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; USB_OE_N                            ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; USB_RD_N                            ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; USB_RESET_N                         ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; USB_WR_N                            ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; VGA_BLANK_N                         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[0]                            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]                            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]                            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]                            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]                            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]                            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[6]                            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[7]                            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_CLK                             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]                            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]                            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]                            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]                            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]                            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]                            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[6]                            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[7]                            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_HS                              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[0]                            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]                            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]                            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]                            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]                            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]                            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[6]                            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[7]                            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_SYNC_N                          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS                              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCLRCK                         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_BCLK                            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACLRCK                         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SDAT                       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[0]                           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[1]                           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[2]                           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[3]                           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[4]                           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[5]                           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[6]                           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[7]                           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[8]                           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[9]                           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[10]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[11]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[12]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[13]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[14]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[15]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[16]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[17]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[18]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[19]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[20]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[21]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[22]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[23]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[24]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[25]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[26]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[27]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[28]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[29]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[30]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[31]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[32]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[33]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[34]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[35]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[0]                           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[1]                           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[2]                           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[3]                           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[4]                           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[5]                           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[6]                           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[7]                           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[8]                           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[9]                           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[10]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[11]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[12]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[13]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[14]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[15]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[16]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[17]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[18]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[19]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[20]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[21]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[22]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[23]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[24]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[25]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[26]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[27]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[28]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[29]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[30]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[31]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[32]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[33]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[34]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[35]                          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK                             ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK2                            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT                             ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT2                            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TD_CLK27                            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_DATA[0]                      ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_DATA[1]                      ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_DATA[2]                      ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_DATA[3]                      ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_DATA[4]                      ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_DATA[5]                      ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_DATA[6]                      ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_DATA[7]                      ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; USB_SCL                             ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; USB_SDA                             ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[0]                          ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[1]                          ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[2]                          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[3]                          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[4]                          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[5]                          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[6]                          ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[7]                          ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[8]                          ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[9]                          ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[10]                         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[11]                         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[12]                         ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[13]                         ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[14]                         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[15]                         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_CONV_USB_N                      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]                      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[1]                      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[2]                      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[3]                      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[4]                      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[5]                      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[6]                      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[7]                      ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[8]                      ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[9]                      ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[10]                     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[11]                     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[12]                     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[13]                     ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[14]                     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[15]                     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[16]                     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[17]                     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[18]                     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[19]                     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[20]                     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[21]                     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[22]                     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[23]                     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[24]                     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[25]                     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[26]                     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[27]                     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[28]                     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[29]                     ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[30]                     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[31]                     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQS_N[0]                   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[1]                   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[2]                   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[3]                   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[0]                   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[1]                   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[2]                   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[3]                   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_ENET_INT_N                      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDIO                       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[0]                   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[1]                   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[2]                   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[3]                   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_GPIO[0]                         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_GPIO[1]                         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_GSENSOR_INT                     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SCLK                       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SDAT                       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C2_SCLK                       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C2_SDAT                       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C_CONTROL                     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_KEY                             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LED                             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CMD                          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[0]                      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[1]                      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[2]                      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[3]                      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_SS                         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[0]                     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[1]                     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[2]                     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[3]                     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[4]                     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[5]                     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[6]                     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[7]                     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[0]                 ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[1]                 ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[2]                 ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[3]                 ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_CLK                     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DV                      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_SPIM_MISO                       ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_UART_RX                         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_CLKOUT                      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_DIR                         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_NXT                         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RZQ                        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CLOCK_50                            ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; auto_stp_external_storage_qualifier ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+-------------------------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                    ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; ADC_DOUT                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; AUD_ADCDAT                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; CLOCK2_50                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; CLOCK3_50                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; CLOCK4_50                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; IRDA_RXD                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; KEY[2]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; KEY[3]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; SW[4]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; SW[5]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; SW[6]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; SW[7]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; SW[8]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; SW[9]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; USB_B2_CLK                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; USB_OE_N                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; USB_RD_N                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; USB_RESET_N                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; USB_WR_N                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; AUD_ADCLRCK                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; AUD_BCLK                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; AUD_DACLRCK                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; FPGA_I2C_SDAT                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[32]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[33]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[34]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[35]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[0]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[1]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[2]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[3]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[4]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[5]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[6]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[7]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[8]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[9]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[10]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[11]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[12]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[13]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[14]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[15]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[16]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[17]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[18]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[19]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[20]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[21]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[22]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[23]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[24]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[25]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[26]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[27]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[28]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[29]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[30]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[31]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[32]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[33]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[34]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[35]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; PS2_CLK                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; PS2_CLK2                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; PS2_DAT                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; PS2_DAT2                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; TD_CLK27                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; USB_B2_DATA[0]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; USB_B2_DATA[1]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; USB_B2_DATA[2]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; USB_B2_DATA[3]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; USB_B2_DATA[4]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; USB_B2_DATA[5]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; USB_B2_DATA[6]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; USB_B2_DATA[7]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; USB_SCL                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; USB_SDA                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - HPS_DRAM_DQ[0]~0                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - FPGA_DRAM_DQ[0]~0                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
; DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - HPS_DRAM_DQ[1]~1                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
; DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - HPS_DRAM_DQ[2]~2                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
; DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - HPS_DRAM_DQ[3]~3                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
; DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - HPS_DRAM_DQ[4]~4                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
; DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - HPS_DRAM_DQ[5]~5                                                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
; DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - HPS_DRAM_DQ[6]~6                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
; DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - HPS_DRAM_DQ[7]~7                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
; DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - HPS_DRAM_DQ[8]~8                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
; DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - HPS_DRAM_DQ[9]~9                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
; DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - HPS_DRAM_DQ[10]~10                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
; DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - HPS_DRAM_DQ[11]~11                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
; DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - HPS_DRAM_DQ[12]~12                                                                                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
; DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - HPS_DRAM_DQ[13]~13                                                                                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
; DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - HPS_DRAM_DQ[14]~14                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
; DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - HPS_DRAM_DQ[15]~15                                                                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_GPIO[0]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_GPIO[1]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; auto_stp_external_storage_qualifier                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|storage_enable_delay_reg[0]                                                                                                                                                                                             ; 1                 ; 0       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                ; Location                                     ; Fan-Out ; Usage                                               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                            ; PIN_AF14                                     ; 10523   ; Clock                                               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_leading_zeros_dffe31[4]                                                                                                                                                                                                                                                                                  ; FF_X27_Y48_N38                               ; 24      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Chaos_Code:c0|Fp_Add:add_2|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_leading_zeros_dffe31[4]                                                                                                                                                                                                                                                                                  ; FF_X6_Y41_N17                                ; 24      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated|op_1~1                                                                                                                                                                                                                                                       ; LABCELL_X17_Y36_N27                          ; 95      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Chaos_Code:c0|Fp_Add:add_3|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_leading_zeros_dffe31[4]                                                                                                                                                                                                                                                                                  ; FF_X16_Y38_N53                               ; 24      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Chaos_Code:c0|Fp_Add:add_4|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_leading_zeros_dffe31[4]                                                                                                                                                                                                                                                                                  ; FF_X13_Y47_N44                               ; 24      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[47]                                                                                                                                                                                                                                           ; DSP_X32_Y53_N0                               ; 27      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[47]                                                                                                                                                                                                                                           ; DSP_X20_Y41_N0                               ; 27      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[47]                                                                                                                                                                                                                                           ; DSP_X20_Y37_N0                               ; 27      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[47]                                                                                                                                                                                                                                           ; DSP_X20_Y49_N0                               ; 27      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[47]                                                                                                                                                                                                                                           ; DSP_X32_Y47_N0                               ; 27      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|input_is_nan_dffe4                                                                                                                                                                                                                                                                                           ; FF_X11_Y47_N47                               ; 3       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Chaos_Code:c0|Fp_Sub:sub_1|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_leading_zeros_dffe31[4]                                                                                                                                                                                                                                                                                  ; FF_X6_Y50_N35                                ; 24      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Chaos_Code:c0|Fp_Sub:sub_2|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_leading_zeros_dffe31[4]                                                                                                                                                                                                                                                                                  ; FF_X17_Y56_N17                               ; 24      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Chaos_Code:c0|Fp_Sub:sub_3|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_leading_zeros_dffe31[4]                                                                                                                                                                                                                                                                                  ; FF_X15_Y31_N14                               ; 24      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Chaos_Code:c0|Fp_Sub:sub_4|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_leading_zeros_dffe31[4]                                                                                                                                                                                                                                                                                  ; FF_X35_Y57_N23                               ; 24      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|man_leading_zeros_dffe31[4]                                                                                                                                                                                                                                                                                  ; FF_X13_Y54_N8                                ; 24      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Chaos_Code:c0|a1b[2]~0                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X25_Y44_N39                         ; 81      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Chaos_Code:c0|a2a[13]~0                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X24_Y44_N27                          ; 135     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Chaos_Code:c0|always0~0                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y43_N3                           ; 130     ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Chaos_Code:c0|always1~2                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y43_N0                           ; 288     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Chaos_Code:c0|always1~4                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X22_Y45_N27                          ; 111     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Chaos_Code:c0|always1~5                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X22_Y45_N18                          ; 146     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Chaos_Code:c0|always1~6                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X22_Y45_N48                          ; 261     ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; Chaos_Code:c0|always1~7                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y43_N9                           ; 116     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Chaos_Code:c0|m3a[23]~0                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y43_N6                           ; 201     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Chaos_Code:c0|m4a[6]~1                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X22_Y45_N30                          ; 65      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Chaos_Code:c0|z[16]~0                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X24_Y43_N54                          ; 130     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; DRAM_DQ[0]~33                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X35_Y24_N30                          ; 16      ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; RW_Test:u2|AES_write_count[11]~1                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X46_Y23_N51                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RW_Test:u2|address[18]~1                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X42_Y23_N21                          ; 27      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; RW_Test:u2|address[2]~3                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X43_Y23_N42                          ; 27      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RW_Test:u2|aes_cipher_top:uut|ld_r                                                                                                                                                                                                                                                                                                                                                                  ; FF_X28_Y31_N20                               ; 128     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; RW_Test:u2|c_state[3]                                                                                                                                                                                                                                                                                                                                                                               ; FF_X43_Y23_N50                               ; 31      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; RW_Test:u2|d_data_out[112]~0                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X40_Y23_N57                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RW_Test:u2|ld                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X42_Y23_N5                                ; 223     ; Clock enable, Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; RW_Test:u2|ld~3                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y23_N54                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RW_Test:u2|wait_count[4]~0                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X42_Y23_N24                          ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; RW_Test:u2|wait_count[4]~1                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X43_Y23_N36                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RW_Test:u2|write_count[1]~3                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X45_Y23_N36                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u1|CMD[0]~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X50_Y25_N45                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u1|LessThan3~0                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X55_Y24_N24                          ; 25      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u1|ST[3]~0                                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X47_Y25_N48                         ; 15      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u1|ST[3]~2                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X50_Y25_N42                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                          ; LABCELL_X46_Y26_N3                           ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|valid_wrreq~1                                                                                                                                                                                                                                                                                          ; LABCELL_X51_Y26_N33                          ; 16      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|valid_rdreq~1                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y24_N18                         ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                         ; LABCELL_X57_Y24_N57                          ; 15      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u1|command:command1|REF_ACK                                                                                                                                                                                                                                                                                                                                                           ; FF_X47_Y22_N44                               ; 21      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u1|command:command1|rp_done~1                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X47_Y24_N0                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u1|control_interface:control1|INIT_REQ                                                                                                                                                                                                                                                                                                                                                ; FF_X47_Y23_N53                               ; 45      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u1|control_interface:control1|LessThan0~2                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X48_Y23_N54                          ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u1|mLENGTH[8]~0                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X50_Y25_N21                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u1|rRD_ADDR[16]~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X51_Y23_N42                          ; 24      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u1|rRD_ADDR[16]~1                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X50_Y25_N18                          ; 26      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u1|rWR_ADDR[10]~1                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X50_Y25_N24                          ; 28      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|sdram_pll0_0002:sdram_pll0_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                  ; PLLOUTPUTCOUNTER_X0_Y33_N1                   ; 408     ; Clock                                               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                        ; JTAG_X0_Y2_N3                                ; 1502    ; Clock                                               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                        ; JTAG_X0_Y2_N3                                ; 28      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                                                                                                                                 ; LABCELL_X10_Y6_N21                           ; 19      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_0                                                                                                                                                                                                                                                                                 ; FF_X11_Y4_N5                                 ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_1                                                                                                                                                                                                                                                                                 ; FF_X12_Y4_N59                                ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_2                                                                                                                                                                                                                                                                                 ; FF_X12_Y4_N38                                ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_3                                                                                                                                                                                                                                                                                 ; FF_X13_Y4_N56                                ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_4                                                                                                                                                                                                                                                                                 ; FF_X13_Y4_N2                                 ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_5                                                                                                                                                                                                                                                                                 ; FF_X13_Y6_N20                                ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_6                                                                                                                                                                                                                                                                                 ; FF_X13_Y6_N26                                ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                                                                                                                                 ; FF_X12_Y6_N38                                ; 21      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                                                                                                                                                                                                              ; FF_X11_Y6_N44                                ; 19      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|\BWHK8171:14:QXXQ6833_1                                                                                                                                                                                                                                                                    ; LABCELL_X11_Y4_N3                            ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                                                                                                                                                                                                             ; LABCELL_X9_Y6_N9                             ; 9       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~1                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X8_Y6_N15                           ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                                                                                                                                                                                                               ; FF_X9_Y6_N8                                  ; 2       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                                                              ; FF_X10_Y6_N50                                ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X8_Y6_N57                           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X8_Y6_N18                           ; 1       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X10_Y6_N54                           ; 4       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X10_Y6_N0                            ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|sdr                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X8_Y6_N21                           ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; rtl~0                                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X21_Y46_N33                         ; 13      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; rtl~1                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X31_Y49_N24                          ; 13      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; rtl~2                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X23_Y38_N3                           ; 13      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; rtl~3                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X11_Y40_N18                          ; 13      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; rtl~4                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X18_Y33_N12                          ; 13      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; rtl~5                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X35_Y54_N36                          ; 13      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; rtl~6                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X23_Y56_N48                          ; 13      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; rtl~7                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X10_Y48_N15                          ; 13      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; rtl~8                                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X15_Y52_N54                         ; 13      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                            ; FF_X10_Y7_N50                                ; 44      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3                                                               ; LABCELL_X10_Y9_N39                           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                 ; LABCELL_X10_Y8_N21                           ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                    ; FF_X10_Y9_N32                                ; 19      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                    ; LABCELL_X10_Y9_N42                           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2                                                                    ; LABCELL_X10_Y9_N18                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5                                                                    ; LABCELL_X11_Y10_N6                           ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                                                                      ; FF_X11_Y10_N38                               ; 231     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]                                                                      ; FF_X11_Y10_N14                               ; 36      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                                                                      ; LABCELL_X12_Y10_N21                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~3                                                                      ; LABCELL_X12_Y10_N51                          ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1                                                       ; LABCELL_X10_Y9_N9                            ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                                         ; LABCELL_X10_Y7_N36                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                               ; LABCELL_X9_Y6_N21                            ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2                                                             ; LABCELL_X12_Y10_N57                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~4                                                             ; LABCELL_X12_Y10_N54                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2                                               ; LABCELL_X10_Y8_N45                           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1                                          ; LABCELL_X10_Y8_N42                           ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                 ; FF_X10_Y7_N11                                ; 17      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                ; FF_X10_Y7_N8                                 ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                 ; FF_X10_Y7_N23                                ; 71      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                          ; LABCELL_X10_Y7_N27                           ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                ; FF_X9_Y7_N44                                 ; 67      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                              ; LABCELL_X10_Y9_N0                            ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~1                                                                                                                                                               ; LABCELL_X17_Y13_N3                           ; 27      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~0                                                                                                                                                               ; LABCELL_X17_Y13_N54                          ; 27      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                                                                ; FF_X17_Y12_N26                               ; 27      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                                                             ; FF_X21_Y15_N46                               ; 226     ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                                                                                                                   ; LABCELL_X13_Y11_N39                          ; 13      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                                                            ; MLABCELL_X21_Y15_N27                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                                                             ; LABCELL_X13_Y11_N57                          ; 32      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                                                             ; LABCELL_X16_Y13_N24                          ; 32      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                                                               ; FF_X16_Y10_N17                               ; 1056    ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                                                                                                                     ; LABCELL_X16_Y13_N33                          ; 27      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]~1                                                                                                                                                                                                                                       ; LABCELL_X16_Y12_N54                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[13]~1                                                                                                                                                                                                                                ; LABCELL_X22_Y15_N33                          ; 14      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                                                           ; MLABCELL_X21_Y15_N6                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]~0                                                                                                                                                                                                                    ; MLABCELL_X21_Y15_N48                         ; 27      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_1~0                                                                                                                                                                                                                                  ; MLABCELL_X21_Y15_N3                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                                                                                                          ; LABCELL_X18_Y15_N15                          ; 28      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                                                                               ; LABCELL_X16_Y12_N3                           ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                                                                     ; LABCELL_X19_Y12_N48                          ; 14      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_lai:auto_generated|cout_actual                                                                                                          ; LABCELL_X18_Y12_N42                          ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_69i:auto_generated|cout_actual                                                                                                                         ; LABCELL_X16_Y12_N12                          ; 6       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|cout_actual                                                                                                                            ; LABCELL_X17_Y12_N54                          ; 1       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                                                                      ; LABCELL_X18_Y12_N30                          ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                                                                         ; LABCELL_X18_Y12_N48                          ; 222     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                                                           ; LABCELL_X19_Y12_N42                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset                                                                                                                                                                                  ; LABCELL_X17_Y12_N57                          ; 1       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena                                                                                                                                                                               ; LABCELL_X16_Y12_N15                          ; 6       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load                                                                                                                                                                                  ; LABCELL_X18_Y12_N33                          ; 26      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~5                                                                                                                                                                                                                                                      ; LABCELL_X16_Y11_N30                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~1                                                                                                                                                                                                                                                 ; LABCELL_X17_Y11_N21                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                                                                   ; LABCELL_X17_Y11_N42                          ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]~0                                                                                                                                                                                                                                                                   ; MLABCELL_X15_Y12_N54                         ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_calc_reset                                                                                                                                                                                                                                                                  ; LABCELL_X12_Y9_N18                           ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~0                                                                                                                                                                                                                                                              ; LABCELL_X16_Y12_N24                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                                                                       ; LABCELL_X16_Y13_N36                          ; 711     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|Equal19~0                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X51_Y16_N3                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|a_graycounter_ov6:rdptr_g1p|_~0                                                                                                                                                                                                                                  ; LABCELL_X67_Y23_N3                           ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                                                                                                                                                                                                                    ; FF_X71_Y32_N26                               ; 93      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]~2                                                                                                                                                                                                                                                                                           ; MLABCELL_X52_Y17_N42                         ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]~3                                                                                                                                                                                                                                                                                           ; LABCELL_X55_Y16_N51                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[4]~0                                                                                                                                                                                                                                                                                            ; LABCELL_X51_Y17_N54                          ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[4]~1                                                                                                                                                                                                                                                                                            ; LABCELL_X51_Y17_N6                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[9]~1                                                                                                                                                                                                                                                                                                                                ; LABCELL_X57_Y16_N54                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters                                                                                                                                                                                                                                                                                                                                     ; FF_X55_Y16_N26                               ; 24      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                                                                                                                                                                                                                                                   ; FF_X70_Y32_N29                               ; 111     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data_pre_ln~0                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X50_Y16_N39                          ; 24      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|WideOr1~1                                                                                                                                                                                                                                                                                                  ; LABCELL_X61_Y28_N57                          ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|always32~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X66_Y29_N24                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[0]                                                                                                                                                                                                                                                                                            ; LABCELL_X66_Y29_N48                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[10]                                                                                                                                                                                                                                                                                           ; LABCELL_X67_Y29_N45                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[11]                                                                                                                                                                                                                                                                                           ; LABCELL_X67_Y29_N18                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[12]                                                                                                                                                                                                                                                                                           ; LABCELL_X67_Y29_N3                           ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[13]                                                                                                                                                                                                                                                                                           ; LABCELL_X66_Y29_N6                           ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[14]                                                                                                                                                                                                                                                                                           ; LABCELL_X66_Y29_N54                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[15]                                                                                                                                                                                                                                                                                           ; LABCELL_X66_Y29_N51                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[16]                                                                                                                                                                                                                                                                                           ; LABCELL_X66_Y29_N3                           ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[17]                                                                                                                                                                                                                                                                                           ; LABCELL_X67_Y29_N12                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[1]                                                                                                                                                                                                                                                                                            ; LABCELL_X67_Y29_N6                           ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[2]                                                                                                                                                                                                                                                                                            ; LABCELL_X66_Y29_N12                          ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[3]                                                                                                                                                                                                                                                                                            ; LABCELL_X66_Y29_N18                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[4]                                                                                                                                                                                                                                                                                            ; LABCELL_X66_Y29_N33                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[5]                                                                                                                                                                                                                                                                                            ; LABCELL_X67_Y29_N27                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[6]                                                                                                                                                                                                                                                                                            ; LABCELL_X67_Y29_N48                          ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[7]                                                                                                                                                                                                                                                                                            ; LABCELL_X66_Y29_N21                          ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[8]                                                                                                                                                                                                                                                                                            ; LABCELL_X67_Y29_N30                          ; 36      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[9]                                                                                                                                                                                                                                                                                            ; LABCELL_X67_Y29_N39                          ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[17]~2                                                                                                                                                                                                                                                                                          ; LABCELL_X81_Y28_N21                          ; 12      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[23]~3                                                                                                                                                                                                                                                                                          ; LABCELL_X81_Y28_N6                           ; 28      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|int_ready~0                                                                                                                                                                                                                                                                                              ; LABCELL_X80_Y28_N42                          ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|Equal1~1                                                                                                                                                                                                                                                           ; MLABCELL_X78_Y29_N36                         ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|Equal1~3                                                                                                                                                                                                                                                           ; MLABCELL_X78_Y29_N42                         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|Equal1~4                                                                                                                                                                                                                                                           ; MLABCELL_X78_Y29_N45                         ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|Equal1~5                                                                                                                                                                                                                                                           ; MLABCELL_X78_Y29_N39                         ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|packet_samples_reg[0]~1                                                                                                                                                                                                                                                                         ; LABCELL_X79_Y30_N45                          ; 68      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|pre_data_out[23]~0                                                                                                                                                                                                                                                                              ; LABCELL_X81_Y30_N39                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[2]~0                                                                                                                                                                                                                                                                               ; MLABCELL_X82_Y29_N42                         ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|state.IDLE                                                                                                                                                                                                                                                                                      ; FF_X82_Y28_N47                               ; 29      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|state.RUNNING                                                                                                                                                                                                                                                                                   ; FF_X82_Y29_N50                               ; 35      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|update_read_emptiness_signals~0                                                           ; LABCELL_X80_Y28_N48                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg~0 ; LABCELL_X75_Y33_N45                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|process_0~0                                                               ; LABCELL_X75_Y33_N51                          ; 45      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|process_0~1                                                               ; LABCELL_X75_Y33_N6                           ; 45      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|process_0~2                                                               ; LABCELL_X75_Y33_N57                          ; 45      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][4]~1                                                    ; LABCELL_X73_Y32_N36                          ; 44      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][38]~16                                                  ; LABCELL_X75_Y32_N3                           ; 44      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][40]~47                                                  ; LABCELL_X77_Y33_N54                          ; 44      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[1]~1                                                                                                                                                                                                ; LABCELL_X74_Y36_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[6]~0                                                                                                                                                                                                ; LABCELL_X74_Y36_N0                           ; 26      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_wrreq~0                                                                                                                                                                                                      ; LABCELL_X80_Y30_N57                          ; 6       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|pipeline2_en~0                                                                                                                                                                                                        ; LABCELL_X74_Y36_N24                          ; 75      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_valid                                                                                                                                                                                                           ; FF_X73_Y36_N38                               ; 140     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_valid~1                                                                                                                                                                                                         ; LABCELL_X75_Y36_N45                          ; 55      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|update_outstanding_reads~0                                                                                                                                                                                            ; LABCELL_X73_Y36_N57                          ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[6]~0                                                                                                                                                                                                      ; LABCELL_X74_Y36_N36                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[0][23]~0                                                                                                                                                                                                             ; LABCELL_X85_Y30_N12                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|perform_pull_delay1                                                                                                                                                                                                          ; FF_X82_Y30_N38                               ; 25      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|comb~1                                                                                                                                                                                                                                                                                                                          ; LABCELL_X80_Y30_N36                          ; 63      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|WideOr12                                                                                                                                                                                                                                                                                                      ; MLABCELL_X78_Y29_N54                         ; 24      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|bank_to_read                                                                                                                                                                                                                                                                                                  ; FF_X73_Y29_N35                               ; 88      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|do_control_packet                                                                                                                                                                                                                                                                                             ; FF_X80_Y28_N38                               ; 46      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|state.IDLE                                                                                                                                                                                                                                                                                                    ; FF_X78_Y29_N5                                ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|state.SENDING_ADDRESS                                                                                                                                                                                                                                                                                         ; FF_X72_Y29_N41                               ; 43      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                         ; FF_X37_Y43_N32                               ; 785     ; Async. clear, Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                         ; FF_X48_Y38_N44                               ; 2256    ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                         ; FF_X46_Y54_N17                               ; 208     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                         ; FF_X55_Y34_N5                                ; 399     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                             ; FF_X74_Y32_N8                                ; 2592    ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|LessThan2~0                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X72_Y13_N51                         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|dot_cnt[9]~2                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X70_Y13_N45                          ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|dot_cnt[9]~3                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X71_Y13_N42                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|line_cnt[4]~1                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X72_Y13_N57                         ; 15      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|line_cnt[4]~2                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X71_Y13_N27                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|log_fifo:log_fifo_inst|scfifo:scfifo_component|scfifo_6ve1:auto_generated|a_dpfifo_m591:dpfifo|_~1                                                                                                                                                                                                                                                       ; LABCELL_X71_Y14_N27                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|log_fifo:log_fifo_inst|scfifo:scfifo_component|scfifo_6ve1:auto_generated|a_dpfifo_m591:dpfifo|_~5                                                                                                                                                                                                                                                       ; LABCELL_X71_Y14_N57                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|log_fifo:log_fifo_inst|scfifo:scfifo_component|scfifo_6ve1:auto_generated|a_dpfifo_m591:dpfifo|valid_rreq                                                                                                                                                                                                                                                ; LABCELL_X71_Y14_N54                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|log_fifo:log_fifo_inst|scfifo:scfifo_component|scfifo_6ve1:auto_generated|a_dpfifo_m591:dpfifo|valid_wreq                                                                                                                                                                                                                                                ; LABCELL_X71_Y14_N24                          ; 19      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|decode_l2a:rden_decode|w_anode214w[3]                                                                                                                                                                                                                                ; LABCELL_X75_Y16_N24                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|decode_l2a:rden_decode|w_anode231w[3]~0                                                                                                                                                                                                                              ; LABCELL_X75_Y16_N6                           ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|decode_l2a:rden_decode|w_anode241w[3]~0                                                                                                                                                                                                                              ; LABCELL_X75_Y16_N45                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|decode_l2a:rden_decode|w_anode251w[3]~0                                                                                                                                                                                                                              ; LABCELL_X75_Y16_N0                           ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|decode_l2a:rden_decode|w_anode261w[3]~0                                                                                                                                                                                                                              ; LABCELL_X70_Y12_N21                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|decode_l2a:rden_decode|w_anode271w[3]~0                                                                                                                                                                                                                              ; LABCELL_X70_Y12_N39                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|decode_l2a:rden_decode|w_anode281w[3]~0                                                                                                                                                                                                                              ; LABCELL_X75_Y16_N39                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|decode_l2a:rden_decode|w_anode291w[3]~0                                                                                                                                                                                                                              ; LABCELL_X75_Y16_N30                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|decode_l2a:rden_decode|w_anode313w[3]                                                                                                                                                                                                                                ; LABCELL_X70_Y12_N12                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|decode_l2a:rden_decode|w_anode324w[3]                                                                                                                                                                                                                                ; LABCELL_X70_Y12_N18                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|decode_l2a:rden_decode|w_anode334w[3]                                                                                                                                                                                                                                ; LABCELL_X70_Y12_N57                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|decode_l2a:rden_decode|w_anode344w[3]                                                                                                                                                                                                                                ; LABCELL_X70_Y12_N3                           ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|decode_l2a:rden_decode|w_anode354w[3]                                                                                                                                                                                                                                ; LABCELL_X75_Y16_N57                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|decode_l2a:rden_decode|w_anode364w[3]                                                                                                                                                                                                                                ; LABCELL_X75_Y16_N48                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|decode_l2a:rden_decode|w_anode374w[3]                                                                                                                                                                                                                                ; LABCELL_X75_Y16_N27                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|decode_l2a:rden_decode|w_anode384w[3]                                                                                                                                                                                                                                ; LABCELL_X75_Y16_N51                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|decode_l2a:rden_decode|w_anode405w[3]                                                                                                                                                                                                                                ; LABCELL_X70_Y12_N6                           ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|decode_l2a:rden_decode|w_anode416w[3]                                                                                                                                                                                                                                ; LABCELL_X70_Y12_N9                           ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|decode_l2a:rden_decode|w_anode426w[3]                                                                                                                                                                                                                                ; LABCELL_X70_Y12_N24                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|decode_l2a:rden_decode|w_anode436w[3]                                                                                                                                                                                                                                ; LABCELL_X75_Y16_N9                           ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|decode_l2a:rden_decode|w_anode446w[3]                                                                                                                                                                                                                                ; LABCELL_X70_Y12_N0                           ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|decode_l2a:rden_decode|w_anode456w[3]                                                                                                                                                                                                                                ; LABCELL_X70_Y12_N51                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|decode_l2a:rden_decode|w_anode466w[3]                                                                                                                                                                                                                                ; LABCELL_X70_Y12_N54                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|decode_l2a:rden_decode|w_anode476w[3]                                                                                                                                                                                                                                ; LABCELL_X70_Y12_N30                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|decode_l2a:rden_decode|w_anode497w[3]                                                                                                                                                                                                                                ; LABCELL_X70_Y12_N45                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|decode_l2a:rden_decode|w_anode508w[3]                                                                                                                                                                                                                                ; LABCELL_X70_Y12_N42                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|decode_l2a:rden_decode|w_anode518w[3]                                                                                                                                                                                                                                ; LABCELL_X70_Y12_N27                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|decode_l2a:rden_decode|w_anode528w[3]                                                                                                                                                                                                                                ; LABCELL_X70_Y12_N15                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|decode_l2a:rden_decode|w_anode538w[3]                                                                                                                                                                                                                                ; LABCELL_X70_Y12_N36                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|decode_l2a:rden_decode|w_anode548w[3]                                                                                                                                                                                                                                ; LABCELL_X70_Y12_N48                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|decode_l2a:rden_decode|w_anode558w[3]                                                                                                                                                                                                                                ; LABCELL_X70_Y12_N33                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:j_cp1_id_3059_line605|trigger                                                                                                                                                                                                                                                                                                   ; MLABCELL_X82_Y19_N9                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:j_id_3062_line606|trigger                                                                                                                                                                                                                                                                                                       ; MLABCELL_X82_Y19_N0                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:pixel_sum_au_476|trigger                                                                                                                                                                                                                                                                                                        ; MLABCELL_X78_Y22_N51                         ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:pixel_sum_au|trigger                                                                                                                                                                                                                                                                                                            ; LABCELL_X80_Y23_N6                           ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_max_au_1|trigger                                                                                                                                                                                                                                                                                                              ; LABCELL_X79_Y19_N0                           ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_max_au_2|trigger                                                                                                                                                                                                                                                                                                              ; LABCELL_X81_Y18_N27                          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_max_au|trigger                                                                                                                                                                                                                                                                                                                ; LABCELL_X81_Y19_N27                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_min_au_1|trigger                                                                                                                                                                                                                                                                                                              ; LABCELL_X81_Y19_N6                           ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:x_min_au_2|trigger                                                                                                                                                                                                                                                                                                              ; LABCELL_X81_Y19_N42                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:y_max_au_1|trigger                                                                                                                                                                                                                                                                                                              ; LABCELL_X81_Y19_N9                           ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AU:y_max_au_2|trigger                                                                                                                                                                                                                                                                                                              ; LABCELL_X81_Y19_N12                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AVALON_MM_MEM_SLAVE:control|do_avalon_write~0                                                                                                                                                                                                                                                                                      ; LABCELL_X64_Y32_N0                           ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AVALON_MM_MEM_SLAVE:control|enable_int~1                                                                                                                                                                                                                                                                                           ; MLABCELL_X78_Y23_N33                         ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AVALON_MM_MEM_SLAVE:control|wdata_mask_en                                                                                                                                                                                                                                                                                          ; MLABCELL_X78_Y21_N18                         ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AVALON_ST_OUTPUT:dout|trigger                                                                                                                                                                                                                                                                                                      ; LABCELL_X71_Y21_N33                          ; 26      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AVALON_ST_OUTPUT:dout|valid_int                                                                                                                                                                                                                                                                                                    ; FF_X70_Y24_N35                               ; 28      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_avalon_st_input:din_0|fifo_data[1][19]~0                                                                                                                                                                                                                                                                                           ; MLABCELL_X78_Y18_N45                         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_avalon_st_input:din_0|fifo_data[2][19]~1                                                                                                                                                                                                                                                                                           ; LABCELL_X77_Y18_N54                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_avalon_st_input:din_0|process_2~1                                                                                                                                                                                                                                                                                                  ; LABCELL_X77_Y18_N39                          ; 7       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_avalon_st_input:din_0|take_comb~1                                                                                                                                                                                                                                                                                                  ; MLABCELL_X78_Y18_N42                         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_avalon_st_input:din_1|fifo_data[1][6]~0                                                                                                                                                                                                                                                                                            ; LABCELL_X77_Y17_N3                           ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_avalon_st_input:din_1|fifo_data[2][10]~1                                                                                                                                                                                                                                                                                           ; MLABCELL_X78_Y17_N12                         ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_avalon_st_input:din_1|process_2~1                                                                                                                                                                                                                                                                                                  ; LABCELL_X77_Y17_N15                          ; 25      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_avalon_st_input:din_1|take_comb~1                                                                                                                                                                                                                                                                                                  ; LABCELL_X77_Y17_N54                          ; 26      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_avalon_st_input:din_2|fifo_data[1][15]~0                                                                                                                                                                                                                                                                                           ; LABCELL_X79_Y25_N6                           ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_avalon_st_input:din_2|fifo_data[2][12]~1                                                                                                                                                                                                                                                                                           ; MLABCELL_X78_Y25_N33                         ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_avalon_st_input:din_2|process_2~1                                                                                                                                                                                                                                                                                                  ; LABCELL_X79_Y25_N27                          ; 25      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_avalon_st_input:din_2|take_comb~1                                                                                                                                                                                                                                                                                                  ; MLABCELL_X78_Y24_N33                         ; 27      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_fifo:to_output|\multi_cycle_latency_gen:stall_fifo                                                                                                                                                                                                                                                                                 ; MLABCELL_X72_Y19_N48                         ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_fifo:to_output|alt_cusp161_general_fifo:the_fifo|alt_cusp161_fifo_usedw_calculator:usedw_calculator|rdusedw_reg~0                                                                                                                                                                                                                  ; LABCELL_X73_Y21_N6                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_fifo:to_output|alt_cusp161_general_fifo:the_fifo|alt_cusp161_fifo_usedw_calculator:usedw_calculator|wrusedw_reg~0                                                                                                                                                                                                                  ; LABCELL_X74_Y21_N27                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_fifo:to_output|alt_cusp161_general_fifo:the_fifo|alt_cusp161_logic_fifo:\single_clock_small_gen:logic_fifo|alt_cusp161_fifo_usedw_calculator:usedw_calculator|wrusedw_reg~0                                                                                                                                                        ; MLABCELL_X72_Y19_N30                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_fifo:to_output|alt_cusp161_general_fifo:the_fifo|alt_cusp161_logic_fifo:\single_clock_small_gen:logic_fifo|process_0~1                                                                                                                                                                                                             ; MLABCELL_X72_Y19_N27                         ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_fifo:to_output|alt_cusp161_general_fifo:the_fifo|alt_cusp161_logic_fifo:\single_clock_small_gen:logic_fifo|process_0~2                                                                                                                                                                                                             ; MLABCELL_X72_Y19_N33                         ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_fifo:to_output|alt_cusp161_general_fifo:the_fifo|alt_cusp161_logic_fifo:\single_clock_small_gen:logic_fifo|process_0~3                                                                                                                                                                                                             ; MLABCELL_X72_Y19_N24                         ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_fifo:to_output|alt_cusp161_general_fifo:the_fifo|alt_cusp161_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][15]~1                                                                                                                                                                                                 ; MLABCELL_X72_Y19_N21                         ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_fifo:to_output|alt_cusp161_general_fifo:the_fifo|alt_cusp161_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[1][14]~18                                                                                                                                                                                                ; MLABCELL_X72_Y19_N15                         ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_fifo:to_output|alt_cusp161_general_fifo:the_fifo|alt_cusp161_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[2][9]~35                                                                                                                                                                                                 ; MLABCELL_X72_Y19_N18                         ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_fifo:to_output|stall_fifo~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X70_Y19_N27                          ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_pc:pc0|ena_pc~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X79_Y20_N48                          ; 98      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_pc:pc0|load_pc                                                                                                                                                                                                                                                                                                                     ; LABCELL_X80_Y20_N18                          ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_pc:pc1|ena_pc~1                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X72_Y18_N12                         ; 53      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_pc:pc1|load_pc                                                                                                                                                                                                                                                                                                                     ; LABCELL_X71_Y22_N42                          ; 7       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:backgroundpatternwidth_id_3016_line148|trigger                                                                                                                                                                                                                                                                                 ; LABCELL_X81_Y19_N24                          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:cond540_0_id_3044|trigger                                                                                                                                                                                                                                                                                                      ; LABCELL_X81_Y19_N0                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:ctrl_packet_height_reg|trigger                                                                                                                                                                                                                                                                                                 ; LABCELL_X73_Y22_N39                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:ctrl_packet_width_reg|trigger                                                                                                                                                                                                                                                                                                  ; MLABCELL_X72_Y18_N24                         ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:discard_complete_1_id_3057_line758|trigger                                                                                                                                                                                                                                                                                     ; LABCELL_X80_Y23_N18                          ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:eop_0_comb_id_7177|trigger                                                                                                                                                                                                                                                                                                     ; LABCELL_X81_Y19_N3                           ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:headertype_0_id_3024_line463|trigger                                                                                                                                                                                                                                                                                           ; LABCELL_X79_Y20_N45                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:headertype_1_id_3030_line463|trigger                                                                                                                                                                                                                                                                                           ; LABCELL_X81_Y19_N15                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:headertype_2_id_3036_line463|trigger                                                                                                                                                                                                                                                                                           ; LABCELL_X81_Y19_N33                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:heights_reg_432|trigger                                                                                                                                                                                                                                                                                                        ; LABCELL_X79_Y22_N21                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:heights_reg_43|trigger                                                                                                                                                                                                                                                                                                         ; LABCELL_X81_Y18_N39                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:heights_reg|trigger                                                                                                                                                                                                                                                                                                            ; LABCELL_X80_Y22_N51                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:isbackgroundlayer_id_3069_line166|trigger~0                                                                                                                                                                                                                                                                                    ; LABCELL_X71_Y21_N54                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:iscontrolpacket_0_id_3083_line165|trigger                                                                                                                                                                                                                                                                                      ; LABCELL_X71_Y21_N57                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:ispreviousendpacket_reg|trigger                                                                                                                                                                                                                                                                                                ; LABCELL_X68_Y21_N27                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:just_read_reg_392|trigger~1                                                                                                                                                                                                                                                                                                    ; MLABCELL_X78_Y22_N12                         ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:just_read_reg_39|trigger~1                                                                                                                                                                                                                                                                                                     ; MLABCELL_X78_Y22_N21                         ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:just_read_reg|trigger~1                                                                                                                                                                                                                                                                                                        ; LABCELL_X81_Y23_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:just_read_wires_0_2_comb_id_7228|trigger                                                                                                                                                                                                                                                                                       ; LABCELL_X80_Y23_N57                          ; 50      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:justreadqueue_1_2_comb_id_7237|trigger~0                                                                                                                                                                                                                                                                                       ; LABCELL_X71_Y21_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:layer_active_reg_45|trigger                                                                                                                                                                                                                                                                                                    ; LABCELL_X81_Y19_N45                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:layer_active_reg|trigger                                                                                                                                                                                                                                                                                                       ; LABCELL_X81_Y19_N39                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:mix_this_layer_reg|trigger~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X81_Y19_N51                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:notdisabled_1_id_3028_line467|trigger                                                                                                                                                                                                                                                                                          ; MLABCELL_X78_Y22_N54                         ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:output_read_5_stage_1_id_7231|trigger                                                                                                                                                                                                                                                                                          ; LABCELL_X68_Y21_N30                          ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:output_read_reg|trigger~1                                                                                                                                                                                                                                                                                                      ; LABCELL_X70_Y19_N36                          ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:packetdimensions_reg_1102|trigger                                                                                                                                                                                                                                                                                              ; LABCELL_X68_Y21_N6                           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:packetdimensions_reg_110|trigger                                                                                                                                                                                                                                                                                               ; LABCELL_X68_Y21_N9                           ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:widths_reg_412|trigger                                                                                                                                                                                                                                                                                                         ; LABCELL_X81_Y18_N45                          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:widths_reg_41|trigger                                                                                                                                                                                                                                                                                                          ; LABCELL_X79_Y18_N27                          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:widths_reg|trigger                                                                                                                                                                                                                                                                                                             ; LABCELL_X81_Y18_N54                          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:y_min_reg_1|trigger~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X81_Y19_N48                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_reg:y_min_reg_2|trigger~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X81_Y19_N30                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|fu_id_6181_q[0]                                                                                                                                                                                                                                                                                                                                ; LABCELL_X83_Y23_N51                          ; 24      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|fu_id_6269_q[0]                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X78_Y22_N36                         ; 24      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcf0[5]                                                                                                                                                                                                                                                                                                                            ; FF_X83_Y20_N17                               ; 56      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcf0[6]                                                                                                                                                                                                                                                                                                                            ; FF_X80_Y20_N26                               ; 53      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcf0[7]                                                                                                                                                                                                                                                                                                                            ; FF_X79_Y20_N53                               ; 35      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[18]                                                                                                                                                                                                                                                                                                                            ; FF_X79_Y18_N44                               ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[68]                                                                                                                                                                                                                                                                                                                            ; FF_X78_Y21_N11                               ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[70]                                                                                                                                                                                                                                                                                                                            ; FF_X83_Y20_N38                               ; 52      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc0_decoder_pcw[72]                                                                                                                                                                                                                                                                                                                            ; FF_X79_Y19_N32                               ; 64      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc0_enable_q~2                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X79_Y20_N30                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc1_decoder_pcf0[6]                                                                                                                                                                                                                                                                                                                            ; FF_X70_Y22_N17                               ; 20      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|pc1_decoder_pcw[14]                                                                                                                                                                                                                                                                                                                            ; FF_X72_Y22_N38                               ; 39      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|r01038uv1mgcqkxzh2i4cwr9q8h49tn~0                                                                                                                                                                                                                                                                                                              ; MLABCELL_X65_Y20_N24                         ; 1126    ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_tpg_0:alt_vip_tpg_0|ALT_CUSP161_AU:fu_id_529_id_633|trigger                                                                                                                                                                                                                                                                                                        ; MLABCELL_X72_Y16_N42                         ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_tpg_0:alt_vip_tpg_0|ALT_CUSP161_AU:fu_id_541_id_630|trigger                                                                                                                                                                                                                                                                                                        ; MLABCELL_X72_Y16_N54                         ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_tpg_0:alt_vip_tpg_0|ALT_CUSP161_AU:fu_id_547_id_624|trigger                                                                                                                                                                                                                                                                                                        ; LABCELL_X71_Y16_N33                          ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_tpg_0:alt_vip_tpg_0|ALT_CUSP161_AVALON_ST_OUTPUT:dout|trigger                                                                                                                                                                                                                                                                                                      ; LABCELL_X73_Y18_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_tpg_0:alt_vip_tpg_0|alt_cusp161_pc:pc|ena_pc~1                                                                                                                                                                                                                                                                                                                     ; LABCELL_X71_Y16_N27                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_tpg_0:alt_vip_tpg_0|alt_cusp161_pc:pc|load_pc~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X74_Y16_N45                          ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_tpg_0:alt_vip_tpg_0|alt_cusp161_reg:write_wire_8_comb_id_880|trigger                                                                                                                                                                                                                                                                                               ; LABCELL_X71_Y16_N48                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_tpg_0:alt_vip_tpg_0|pc_decoder_pcw[6]                                                                                                                                                                                                                                                                                                                              ; FF_X73_Y16_N5                                ; 13      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_tpg_0:alt_vip_tpg_0|pc_decoder_pcw[7]                                                                                                                                                                                                                                                                                                                              ; FF_X73_Y16_N50                               ; 35      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo|always1~1                                                                                                                                                         ; LABCELL_X71_Y17_N6                           ; 7       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWBURST[0]                                                                                                                                                                                                                                                                                                ; HPSINTERFACEHPS2FPGA_X52_Y47_N111            ; 50      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                                                             ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                                                  ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 6       ; Async. clear                                        ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                        ; CLKPHASESELECT_X89_Y71_N7                    ; 11      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                                                       ; CLKPHASESELECT_X89_Y56_N7                    ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                                                       ; CLKPHASESELECT_X89_Y63_N7                    ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                                                       ; CLKPHASESELECT_X89_Y49_N7                    ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                        ; CLKPHASESELECT_X89_Y77_N7                    ; 11      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0]                         ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]                          ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                                                  ; CLKPHASESELECT_X89_Y71_N4                    ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                   ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                               ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                          ; CLKPHASESELECT_X89_Y63_N8                    ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                         ; CLKPHASESELECT_X89_Y63_N4                    ; 13      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                 ; DELAYCHAIN_X89_Y63_N22                       ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                 ; DDIOOUT_X89_Y63_N10                          ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                              ; CLKPHASESELECT_X89_Y63_N9                    ; 42      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                   ; DELAYCHAIN_X89_Y66_N27                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                   ; DELAYCHAIN_X89_Y66_N10                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                   ; DELAYCHAIN_X89_Y66_N44                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                   ; DELAYCHAIN_X89_Y65_N61                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                   ; DELAYCHAIN_X89_Y64_N27                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                   ; DELAYCHAIN_X89_Y64_N10                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                   ; DELAYCHAIN_X89_Y64_N44                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                   ; DELAYCHAIN_X89_Y63_N101                      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                   ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                               ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                          ; CLKPHASESELECT_X89_Y56_N8                    ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                         ; CLKPHASESELECT_X89_Y56_N4                    ; 13      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                 ; DELAYCHAIN_X89_Y56_N22                       ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                 ; DDIOOUT_X89_Y56_N10                          ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                              ; CLKPHASESELECT_X89_Y56_N9                    ; 42      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                   ; DELAYCHAIN_X89_Y59_N27                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                   ; DELAYCHAIN_X89_Y59_N10                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                   ; DELAYCHAIN_X89_Y59_N44                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                   ; DELAYCHAIN_X89_Y58_N61                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                   ; DELAYCHAIN_X89_Y57_N27                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                   ; DELAYCHAIN_X89_Y57_N10                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                   ; DELAYCHAIN_X89_Y57_N44                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                   ; DELAYCHAIN_X89_Y56_N101                      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                   ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                               ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                          ; CLKPHASESELECT_X89_Y49_N8                    ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                         ; CLKPHASESELECT_X89_Y49_N4                    ; 13      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                 ; DELAYCHAIN_X89_Y49_N22                       ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                 ; DDIOOUT_X89_Y49_N10                          ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                              ; CLKPHASESELECT_X89_Y49_N9                    ; 42      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                   ; DELAYCHAIN_X89_Y52_N27                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                   ; DELAYCHAIN_X89_Y52_N10                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                   ; DELAYCHAIN_X89_Y52_N44                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                   ; DELAYCHAIN_X89_Y51_N61                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                   ; DELAYCHAIN_X89_Y50_N27                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                   ; DELAYCHAIN_X89_Y50_N10                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                   ; DELAYCHAIN_X89_Y50_N44                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                   ; DELAYCHAIN_X89_Y49_N101                      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                   ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                               ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                          ; CLKPHASESELECT_X89_Y42_N8                    ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                         ; CLKPHASESELECT_X89_Y42_N4                    ; 13      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                 ; DELAYCHAIN_X89_Y42_N22                       ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                 ; DDIOOUT_X89_Y42_N10                          ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                              ; CLKPHASESELECT_X89_Y42_N9                    ; 42      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                   ; DELAYCHAIN_X89_Y45_N27                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                   ; DELAYCHAIN_X89_Y45_N10                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                   ; DELAYCHAIN_X89_Y45_N44                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                   ; DELAYCHAIN_X89_Y44_N61                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                   ; DELAYCHAIN_X89_Y43_N27                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                   ; DELAYCHAIN_X89_Y43_N10                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                   ; DELAYCHAIN_X89_Y43_N44                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                   ; DELAYCHAIN_X89_Y42_N101                      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                                        ; HPSSDRAMPLL_X84_Y41_N111                     ; 98      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                                                  ; HPSSDRAMPLL_X84_Y41_N111                     ; 3       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                                           ; HPSPERIPHERALEMAC_X77_Y39_N111               ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[29]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[31]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[33]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[35]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[37]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALSPIMASTER_X87_Y53_N111          ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                                           ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[43]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[45]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[47]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[49]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[51]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[53]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[55]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[57]                                                                                                                                                                                                                                                                          ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                                           ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                                           ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                                           ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready~1                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y48_N9                           ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                                                                  ; MLABCELL_X39_Y48_N51                         ; 5       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                ; LABCELL_X42_Y48_N48                          ; 49      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                ; MLABCELL_X39_Y49_N18                         ; 41      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                ; MLABCELL_X39_Y49_N21                         ; 41      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                ; MLABCELL_X39_Y49_N36                         ; 41      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                                ; MLABCELL_X39_Y49_N39                         ; 41      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                                ; MLABCELL_X39_Y49_N9                          ; 41      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                                ; MLABCELL_X39_Y49_N6                          ; 41      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                              ; FF_X40_Y49_N38                               ; 52      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                              ; FF_X40_Y49_N35                               ; 44      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                              ; FF_X40_Y49_N56                               ; 44      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                                              ; FF_X40_Y49_N29                               ; 44      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                                              ; FF_X40_Y49_N14                               ; 44      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                                              ; FF_X40_Y49_N47                               ; 44      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]~3                                                                                                                                                                                                                                                                            ; MLABCELL_X39_Y49_N12                         ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|wready~1                                                                                                                                                                                                                                                                        ; LABCELL_X46_Y48_N24                          ; 46      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                  ; LABCELL_X42_Y46_N42                          ; 52      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                          ; LABCELL_X40_Y46_N24                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                   ; LABCELL_X42_Y46_N24                          ; 85      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                       ; FF_X42_Y46_N8                                ; 109     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                               ; FF_X40_Y46_N41                               ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[14]~0                                                                                                                                                                                                                                          ; LABCELL_X71_Y36_N6                           ; 31      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|always4~0                                                                                                                                                                                                                                                       ; LABCELL_X70_Y36_N15                          ; 41      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                                                       ; LABCELL_X40_Y48_N54                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                              ; MLABCELL_X39_Y48_N45                         ; 25      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                                    ; MLABCELL_X39_Y49_N54                         ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|byte_cnt_reg[1]~0                                                                                                                                                                                                                                            ; LABCELL_X46_Y48_N54                          ; 46      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                      ; FF_X43_Y46_N20                               ; 103     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_rsp_width_adapter|always10~0                                                                                                                                                                                                                                                   ; LABCELL_X40_Y43_N57                          ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_rsp_width_adapter|out_valid~0                                                                                                                                                                                                                                                  ; LABCELL_X40_Y43_N48                          ; 36      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_rsp_width_adapter|always9~0                                                                                                                                                                                                                                                        ; LABCELL_X40_Y49_N9                           ; 112     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                                    ; LABCELL_X46_Y48_N57                          ; 45      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter|count~1                                                                                                                                                                                                                                                          ; LABCELL_X46_Y48_N0                           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                          ; FF_X45_Y49_N44                               ; 107     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_rsp_width_adapter|always10~0                                                                                                                                                                                                                                                       ; MLABCELL_X39_Y49_N45                         ; 112     ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                        ; LABCELL_X45_Y48_N3                           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress~0                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y48_N0                           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                                                                                                                                                                            ; FF_X45_Y48_N47                               ; 112     ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                            ; LABCELL_X45_Y48_N18                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux|src2_valid                                                                                                                                                                                                                                                                            ; LABCELL_X37_Y48_N24                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_mix_0_control_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                 ; LABCELL_X61_Y32_N6                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_mix_0_control_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                                                 ; LABCELL_X55_Y32_N21                          ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_mix_0_control_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                   ; LABCELL_X61_Y32_N12                          ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                            ; LABCELL_X56_Y32_N54                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                                            ; MLABCELL_X52_Y29_N39                         ; 32      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                              ; LABCELL_X56_Y32_N6                           ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_done_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                       ; LABCELL_X43_Y29_N3                           ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_reset_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                      ; LABCELL_X50_Y33_N33                          ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_reset_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y33_N36                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_shift_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                    ; MLABCELL_X52_Y30_N21                         ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_shift_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                      ; MLABCELL_X52_Y33_N15                         ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_shift_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                                         ; MLABCELL_X52_Y33_N12                         ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_step_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                       ; LABCELL_X43_Y38_N27                          ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_step_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                                          ; LABCELL_X43_Y38_N51                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_temp_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                       ; LABCELL_X45_Y30_N15                          ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_w_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                        ; LABCELL_X40_Y39_N24                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_w_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                          ; LABCELL_X43_Y34_N33                          ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_w_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                                             ; LABCELL_X48_Y34_N51                          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_x_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                        ; LABCELL_X40_Y37_N42                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_x_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                          ; LABCELL_X40_Y37_N33                          ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_x_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                                             ; LABCELL_X40_Y37_N51                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_y_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                        ; MLABCELL_X47_Y40_N48                         ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_y_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                          ; MLABCELL_X39_Y36_N12                         ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_y_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                                             ; MLABCELL_X39_Y36_N27                         ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_z_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                        ; LABCELL_X43_Y40_N24                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_z_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                          ; LABCELL_X40_Y34_N51                          ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_chaos_z_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                                             ; LABCELL_X40_Y34_N39                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                                           ; LABCELL_X56_Y34_N48                          ; 58      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                           ; LABCELL_X55_Y30_N45                          ; 42      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                           ; LABCELL_X62_Y34_N15                          ; 43      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                                           ; LABCELL_X56_Y32_N36                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                             ; LABCELL_X56_Y32_N33                          ; 46      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                                           ; LABCELL_X61_Y32_N33                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                             ; LABCELL_X61_Y32_N48                          ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                               ; LABCELL_X56_Y34_N30                          ; 73      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0                                                                                                                                                   ; LABCELL_X64_Y34_N36                          ; 51      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_mix_0_control_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                      ; LABCELL_X64_Y34_N15                          ; 45      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                ; LABCELL_X62_Y30_N18                          ; 69      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                 ; LABCELL_X61_Y30_N51                          ; 40      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_done_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0                                                                                                                                                       ; MLABCELL_X47_Y29_N0                          ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_done_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                          ; LABCELL_X46_Y29_N21                          ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                        ; LABCELL_X55_Y34_N27                          ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_reset_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                         ; MLABCELL_X52_Y33_N48                         ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_shift_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                        ; LABCELL_X51_Y28_N24                          ; 63      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_shift_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                         ; LABCELL_X55_Y28_N51                          ; 31      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_step_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                         ; LABCELL_X43_Y32_N33                          ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_step_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                          ; LABCELL_X42_Y32_N57                          ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_temp_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0                                                                                                                                                       ; LABCELL_X46_Y30_N21                          ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_temp_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                          ; LABCELL_X45_Y30_N48                          ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                            ; LABCELL_X45_Y33_N30                          ; 28      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_w_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                             ; LABCELL_X43_Y33_N54                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_x_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                            ; LABCELL_X45_Y36_N18                          ; 28      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_x_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                             ; LABCELL_X42_Y37_N33                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_y_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                            ; LABCELL_X42_Y36_N42                          ; 28      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_y_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                             ; LABCELL_X35_Y36_N9                           ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_z_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                            ; LABCELL_X40_Y35_N0                           ; 28      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_z_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                             ; LABCELL_X40_Y35_N33                          ; 31      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_mix_0_control_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                                          ; LABCELL_X61_Y32_N18                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                                     ; LABCELL_X56_Y32_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|m0_read                                                                                                                                                                                                                                                                     ; LABCELL_X61_Y30_N42                          ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_done_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                              ; LABCELL_X43_Y29_N51                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_chaos_temp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                              ; LABCELL_X45_Y30_N0                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[2]~0                                                                                                                                                                                                                                           ; MLABCELL_X47_Y34_N54                         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~1                                                                                                                                                                                                                                                        ; MLABCELL_X47_Y34_N21                         ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1                                                                                                                                                                                                                                              ; LABCELL_X56_Y36_N36                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[2]~0                                                                                                                                                                                                                                           ; LABCELL_X56_Y34_N27                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0                                                                                                                                                                                                                                                        ; LABCELL_X48_Y36_N30                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                    ; MLABCELL_X65_Y34_N48                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                                        ; LABCELL_X66_Y34_N24                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                    ; LABCELL_X55_Y34_N54                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                                                        ; LABCELL_X55_Y34_N48                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                    ; LABCELL_X51_Y28_N54                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                                                        ; LABCELL_X51_Y28_N9                           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                    ; LABCELL_X43_Y32_N18                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                                                        ; LABCELL_X43_Y32_N30                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                    ; LABCELL_X45_Y33_N21                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                                                        ; LABCELL_X45_Y33_N3                           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                    ; LABCELL_X45_Y36_N42                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007|update_grant~0                                                                                                                                                                                                                                                                        ; LABCELL_X45_Y36_N9                           ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                    ; LABCELL_X42_Y36_N54                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_008|update_grant~0                                                                                                                                                                                                                                                                        ; LABCELL_X42_Y36_N27                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                    ; LABCELL_X43_Y35_N54                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_009|update_grant~0                                                                                                                                                                                                                                                                        ; LABCELL_X43_Y35_N30                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                        ; LABCELL_X62_Y30_N54                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                            ; LABCELL_X62_Y30_N9                           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pio_chaos_shift:pio_chaos_shift|always0~0                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X53_Y28_N21                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pio_chaos_shift:pio_chaos_shift|data_out[0]                                                                                                                                                                                                                                                                                                                                ; FF_X52_Y27_N56                               ; 286     ; Async. clear, Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pio_chaos_shift:pio_chaos_shift|data_out[1]                                                                                                                                                                                                                                                                                                                                ; FF_X52_Y27_N20                               ; 291     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pll_sdram:pll_sdram|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                                                                                                 ; PLLOUTPUTCOUNTER_X0_Y19_N1                   ; 1791    ; Clock                                               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; soc_system:u0|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                               ; PLLOUTPUTCOUNTER_X0_Y8_N1                    ; 207     ; Clock                                               ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; soc_system:u0|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                                                                                               ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 3404    ; Clock                                               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|active_rnw~2                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X37_Y43_N42                          ; 46      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                                                                                                              ; FF_X37_Y43_N23                               ; 7       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module|entry_0[43]~0                                                                                                                                                                                                                                                                      ; MLABCELL_X39_Y44_N27                         ; 45      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module|entry_1[43]~0                                                                                                                                                                                                                                                                      ; MLABCELL_X39_Y44_N3                          ; 44      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                 ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                             ; PIN_AF14                              ; 10523   ; Global Clock         ; GCLK5            ; --                        ;
; Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|sdram_pll0_0002:sdram_pll0_inst|altera_pll:altera_pll_i|fboutclk_wire[0] ; FRACTIONALPLL_X0_Y32_N0               ; 1       ; Global Clock         ; --               ; --                        ;
; Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|sdram_pll0_0002:sdram_pll0_inst|altera_pll:altera_pll_i|outclk_wire[0]   ; PLLOUTPUTCOUNTER_X0_Y33_N1            ; 408     ; Global Clock         ; GCLK2            ; --                        ;
; Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|sdram_pll0_0002:sdram_pll0_inst|altera_pll:altera_pll_i|outclk_wire[1]   ; PLLOUTPUTCOUNTER_X0_Y34_N1            ; 1       ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                         ; JTAG_X0_Y2_N3                         ; 1502    ; Global Clock         ; GCLK3            ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                   ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 6       ; Global Clock         ; GCLK13           ; --                        ;
; soc_system:u0|soc_system_pll_sdram:pll_sdram|altera_pll:altera_pll_i|fboutclk_wire[0]                                ; FRACTIONALPLL_X0_Y15_N0               ; 1       ; Global Clock         ; --               ; --                        ;
; soc_system:u0|soc_system_pll_sdram:pll_sdram|altera_pll:altera_pll_i|outclk_wire[0]                                  ; PLLOUTPUTCOUNTER_X0_Y20_N1            ; 1       ; Global Clock         ; GCLK1            ; --                        ;
; soc_system:u0|soc_system_pll_sdram:pll_sdram|altera_pll:altera_pll_i|outclk_wire[1]                                  ; PLLOUTPUTCOUNTER_X0_Y19_N1            ; 1791    ; Global Clock         ; GCLK7            ; --                        ;
; soc_system:u0|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i|fboutclk_wire[0]                              ; FRACTIONALPLL_X0_Y1_N0                ; 1       ; Global Clock         ; --               ; --                        ;
; soc_system:u0|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i|outclk_wire[0]                                ; PLLOUTPUTCOUNTER_X0_Y8_N1             ; 207     ; Global Clock         ; GCLK4            ; --                        ;
; soc_system:u0|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i|outclk_wire[1]                                ; PLLOUTPUTCOUNTER_X0_Y5_N1             ; 3404    ; Global Clock         ; GCLK6            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                        ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; 2592    ;
; soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 2256    ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|r01038uv1mgcqkxzh2i4cwr9q8h49tn~0                                                      ; 1126    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                       ; 1056    ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 785     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena               ; 711     ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                   ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                           ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|altshift_taps:sign_node_ff1_rtl_0|shift_taps_quu:auto_generated|altsyncram_dr91:altsyncram4|ALTSYNCRAM                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; Single Clock ; 3            ; 13           ; 3            ; 13           ; yes                    ; no                      ; yes                    ; yes                     ; 39      ; 3                           ; 13                          ; 3                           ; 13                          ; 39                  ; 1           ; 0          ; None                          ; M10K_X14_Y44_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; Chaos_Code:c0|Fp_Sub:sub_5|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component|altshift_taps:infinite_output_sign_dffe2_rtl_0|shift_taps_vuu:auto_generated|altsyncram_nr91:altsyncram4|ALTSYNCRAM                                                                                                                                                             ; AUTO       ; Simple Dual Port ; Single Clock ; 4            ; 26           ; 4            ; 26           ; yes                    ; no                      ; yes                    ; yes                     ; 104     ; 4                           ; 26                          ; 4                           ; 26                          ; 104                 ; 1           ; 0          ; None                          ; M10K_X14_Y42_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                       ; M10K block ; Simple Dual Port ; Dual Clocks  ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 8192    ; 512                         ; 1                           ; 512                         ; 1                           ; 512                 ; 1           ; 0          ; None                          ; M10K_X49_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                      ; M10K block ; Simple Dual Port ; Dual Clocks  ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 8192    ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1           ; 0          ; None                          ; M10K_X58_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0l84:auto_generated|ALTSYNCRAM                                                                                                                                                                  ; AUTO       ; Simple Dual Port ; Dual Clocks  ; 8192         ; 223          ; 8192         ; 223          ; yes                    ; no                      ; yes                    ; no                      ; 1826816 ; 8192                        ; 223                         ; 8192                        ; 223                         ; 1826816             ; 223         ; 0          ; None                          ; M10K_X41_Y15_N0, M10K_X76_Y19_N0, M10K_X58_Y23_N0, M10K_X69_Y27_N0, M10K_X49_Y25_N0, M10K_X38_Y18_N0, M10K_X41_Y20_N0, M10K_X41_Y16_N0, M10K_X58_Y20_N0, M10K_X41_Y17_N0, M10K_X41_Y18_N0, M10K_X49_Y16_N0, M10K_X69_Y19_N0, M10K_X38_Y12_N0, M10K_X41_Y19_N0, M10K_X38_Y15_N0, M10K_X58_Y19_N0, M10K_X58_Y18_N0, M10K_X38_Y14_N0, M10K_X38_Y17_N0, M10K_X38_Y16_N0, M10K_X26_Y13_N0, M10K_X26_Y18_N0, M10K_X49_Y33_N0, M10K_X38_Y33_N0, M10K_X26_Y14_N0, M10K_X14_Y11_N0, M10K_X26_Y15_N0, M10K_X26_Y22_N0, M10K_X38_Y19_N0, M10K_X38_Y22_N0, M10K_X14_Y21_N0, M10K_X14_Y7_N0, M10K_X14_Y37_N0, M10K_X26_Y33_N0, M10K_X38_Y35_N0, M10K_X14_Y9_N0, M10K_X14_Y25_N0, M10K_X26_Y8_N0, M10K_X38_Y25_N0, M10K_X14_Y13_N0, M10K_X26_Y23_N0, M10K_X41_Y25_N0, M10K_X14_Y19_N0, M10K_X26_Y21_N0, M10K_X26_Y11_N0, M10K_X26_Y12_N0, M10K_X26_Y24_N0, M10K_X26_Y19_N0, M10K_X26_Y9_N0, M10K_X41_Y29_N0, M10K_X38_Y29_N0, M10K_X38_Y21_N0, M10K_X41_Y21_N0, M10K_X14_Y18_N0, M10K_X41_Y30_N0, M10K_X41_Y22_N0, M10K_X5_Y12_N0, M10K_X5_Y11_N0, M10K_X14_Y16_N0, M10K_X5_Y9_N0, M10K_X26_Y17_N0, M10K_X14_Y17_N0, M10K_X5_Y8_N0, M10K_X38_Y20_N0, M10K_X26_Y16_N0, M10K_X14_Y4_N0, M10K_X26_Y36_N0, M10K_X26_Y35_N0, M10K_X14_Y23_N0, M10K_X14_Y8_N0, M10K_X38_Y34_N0, M10K_X14_Y20_N0, M10K_X14_Y5_N0, M10K_X41_Y33_N0, M10K_X41_Y27_N0, M10K_X69_Y29_N0, M10K_X41_Y24_N0, M10K_X41_Y28_N0, M10K_X49_Y28_N0, M10K_X26_Y20_N0, M10K_X41_Y32_N0, M10K_X14_Y27_N0, M10K_X38_Y32_N0, M10K_X14_Y35_N0, M10K_X26_Y26_N0, M10K_X58_Y29_N0, M10K_X49_Y31_N0, M10K_X26_Y38_N0, M10K_X41_Y35_N0, M10K_X49_Y29_N0, M10K_X38_Y24_N0, M10K_X26_Y27_N0, M10K_X49_Y36_N0, M10K_X38_Y28_N0, M10K_X14_Y14_N0, M10K_X26_Y25_N0, M10K_X38_Y36_N0, M10K_X26_Y32_N0, M10K_X41_Y36_N0, M10K_X69_Y28_N0, M10K_X58_Y28_N0, M10K_X58_Y26_N0, M10K_X38_Y27_N0, M10K_X41_Y38_N0, M10K_X38_Y26_N0, M10K_X41_Y26_N0, M10K_X14_Y12_N0, M10K_X26_Y31_N0, M10K_X14_Y28_N0, M10K_X14_Y34_N0, M10K_X38_Y23_N0, M10K_X58_Y32_N0, M10K_X26_Y29_N0, M10K_X49_Y30_N0, M10K_X41_Y31_N0, M10K_X14_Y30_N0, M10K_X14_Y22_N0, M10K_X38_Y31_N0, M10K_X26_Y37_N0, M10K_X38_Y30_N0, M10K_X26_Y30_N0, M10K_X49_Y32_N0, M10K_X5_Y13_N0, M10K_X14_Y38_N0, M10K_X41_Y37_N0, M10K_X41_Y34_N0, M10K_X38_Y37_N0, M10K_X14_Y36_N0, M10K_X49_Y34_N0, M10K_X14_Y6_N0, M10K_X5_Y32_N0, M10K_X14_Y31_N0, M10K_X5_Y14_N0, M10K_X49_Y35_N0, M10K_X14_Y29_N0, M10K_X49_Y27_N0, M10K_X38_Y38_N0, M10K_X26_Y34_N0, M10K_X14_Y26_N0, M10K_X14_Y24_N0, M10K_X26_Y28_N0, M10K_X14_Y33_N0, M10K_X58_Y30_N0, M10K_X5_Y10_N0, M10K_X14_Y32_N0, M10K_X14_Y15_N0, M10K_X69_Y26_N0, M10K_X58_Y31_N0, M10K_X58_Y21_N0, M10K_X58_Y22_N0, M10K_X49_Y22_N0, M10K_X49_Y23_N0, M10K_X69_Y3_N0, M10K_X58_Y25_N0, M10K_X76_Y22_N0, M10K_X49_Y19_N0, M10K_X41_Y23_N0, M10K_X69_Y20_N0, M10K_X49_Y17_N0, M10K_X38_Y11_N0, M10K_X49_Y18_N0, M10K_X69_Y21_N0, M10K_X58_Y5_N0, M10K_X58_Y6_N0, M10K_X49_Y15_N0, M10K_X76_Y21_N0, M10K_X58_Y9_N0, M10K_X49_Y14_N0, M10K_X58_Y4_N0, M10K_X26_Y6_N0, M10K_X41_Y6_N0, M10K_X49_Y13_N0, M10K_X41_Y13_N0, M10K_X49_Y5_N0, M10K_X38_Y9_N0, M10K_X49_Y6_N0, M10K_X49_Y3_N0, M10K_X41_Y5_N0, M10K_X49_Y12_N0, M10K_X58_Y17_N0, M10K_X41_Y9_N0, M10K_X41_Y8_N0, M10K_X41_Y12_N0, M10K_X49_Y7_N0, M10K_X49_Y9_N0, M10K_X26_Y7_N0, M10K_X38_Y6_N0, M10K_X38_Y4_N0, M10K_X41_Y11_N0, M10K_X38_Y8_N0, M10K_X58_Y7_N0, M10K_X38_Y10_N0, M10K_X41_Y7_N0, M10K_X38_Y7_N0, M10K_X49_Y8_N0, M10K_X58_Y11_N0, M10K_X38_Y5_N0, M10K_X58_Y8_N0, M10K_X41_Y10_N0, M10K_X58_Y3_N0, M10K_X49_Y11_N0, M10K_X76_Y20_N0, M10K_X41_Y4_N0, M10K_X49_Y2_N0, M10K_X49_Y10_N0, M10K_X58_Y10_N0, M10K_X49_Y4_N0, M10K_X41_Y3_N0, M10K_X41_Y2_N0, M10K_X76_Y25_N0, M10K_X76_Y23_N0, M10K_X26_Y10_N0, M10K_X38_Y13_N0, M10K_X69_Y2_N0, M10K_X49_Y21_N0, M10K_X49_Y24_N0, M10K_X58_Y2_N0, M10K_X41_Y14_N0, M10K_X69_Y25_N0, M10K_X58_Y27_N0, M10K_X49_Y20_N0, M10K_X14_Y10_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_coq1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                 ; AUTO       ; Simple Dual Port ; Dual Clocks  ; 1024         ; 25           ; 1024         ; 25           ; yes                    ; no                      ; yes                    ; yes                     ; 25600   ; 1024                        ; 25                          ; 1024                        ; 25                          ; 25600               ; 3           ; 0          ; None                          ; M10K_X69_Y23_N0, M10K_X69_Y22_N0, M10K_X69_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_o4s1:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; Dual Clocks  ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 32768   ; 1024                        ; 24                          ; 1024                        ; 24                          ; 24576               ; 3           ; 0          ; None                          ; M10K_X76_Y32_N0, M10K_X76_Y31_N0, M10K_X76_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_ior1:auto_generated|ALTSYNCRAM                      ; AUTO       ; Simple Dual Port ; Dual Clocks  ; 2            ; 52           ; 2            ; 52           ; yes                    ; no                      ; yes                    ; yes                     ; 104     ; 2                           ; 44                          ; 2                           ; 44                          ; 88                  ; 2           ; 0          ; None                          ; M10K_X76_Y30_N0, M10K_X76_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; soc_system:u0|log_generator:log_generate_0|log_fifo:log_fifo_inst|scfifo:scfifo_component|scfifo_6ve1:auto_generated|a_dpfifo_m591:dpfifo|altsyncram_jhn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                           ; AUTO       ; Simple Dual Port ; Single Clock ; 256          ; 6            ; 256          ; 6            ; yes                    ; no                      ; yes                    ; yes                     ; 1536    ; 256                         ; 5                           ; 256                         ; 5                           ; 1280                ; 1           ; 0          ; None                          ; M10K_X69_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; soc_system:u0|log_generator:log_generate_0|log_rom:log_rom_inst|altsyncram:altsyncram_component|altsyncram_83i1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                              ; AUTO       ; ROM              ; Single Clock ; 262144       ; 1            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 262144  ; 262144                      ; 1                           ; --                          ; --                          ; 262144              ; 32          ; 0          ; ./ip/my_log_generator/log.mif ; M10K_X76_Y11_N0, M10K_X69_Y6_N0, M10K_X76_Y7_N0, M10K_X58_Y15_N0, M10K_X76_Y15_N0, M10K_X58_Y14_N0, M10K_X58_Y16_N0, M10K_X76_Y18_N0, M10K_X76_Y12_N0, M10K_X69_Y9_N0, M10K_X69_Y13_N0, M10K_X69_Y10_N0, M10K_X69_Y7_N0, M10K_X76_Y13_N0, M10K_X76_Y10_N0, M10K_X69_Y12_N0, M10K_X69_Y18_N0, M10K_X76_Y16_N0, M10K_X69_Y17_N0, M10K_X69_Y16_N0, M10K_X58_Y12_N0, M10K_X76_Y6_N0, M10K_X76_Y9_N0, M10K_X69_Y4_N0, M10K_X69_Y11_N0, M10K_X76_Y14_N0, M10K_X76_Y8_N0, M10K_X58_Y13_N0, M10K_X69_Y15_N0, M10K_X76_Y5_N0, M10K_X69_Y8_N0, M10K_X69_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AVALON_MM_MEM_SLAVE:control|altsyncram:\ds1:altsyncram_component|altsyncram_b2o1:auto_generated|ALTSYNCRAM                                                                                                                                                                                            ; AUTO       ; True Dual Port   ; Single Clock ; 47           ; 16           ; 47           ; 16           ; yes                    ; yes                     ; yes                    ; yes                     ; 752     ; 47                          ; 16                          ; 47                          ; 16                          ; 752                 ; 1           ; 0          ; None                          ; M10K_X69_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                       ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 25           ; 8            ; 25           ; yes                    ; no                      ; yes                    ; no                      ; 200     ; 8                           ; 25                          ; 8                           ; 25                          ; 200                 ; 1           ; 0          ; None                          ; M10K_X76_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_50n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                            ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 128     ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                          ; M10K_X41_Y44_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 27x27               ; 5           ;
; Total number of DSP blocks      ; 5           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 5           ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                          ; Mode              ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Chaos_Code:c0|Fp_Mul:mul_4|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|Mult0~mac ; Independent 27x27 ; DSP_X20_Y49_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Chaos_Code:c0|Fp_Mul:mul_1|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|Mult0~mac ; Independent 27x27 ; DSP_X32_Y53_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Chaos_Code:c0|Fp_Mul:mul_3|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|Mult0~mac ; Independent 27x27 ; DSP_X20_Y37_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Chaos_Code:c0|Fp_Mul:mul_2|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|Mult0~mac ; Independent 27x27 ; DSP_X20_Y41_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Chaos_Code:c0|Fp_Mul:mul_5|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|Mult0~mac ; Independent 27x27 ; DSP_X32_Y47_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 40,300 / 289,320 ( 14 % ) ;
; C12 interconnects                           ; 783 / 13,420 ( 6 % )      ;
; C2 interconnects                            ; 11,716 / 119,108 ( 10 % ) ;
; C4 interconnects                            ; 7,156 / 56,300 ( 13 % )   ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 4,083 / 289,320 ( 1 % )   ;
; Global clocks                               ; 9 / 16 ( 56 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 159 / 165 ( 96 % )        ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 63 / 67 ( 94 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 110 / 156 ( 71 % )        ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 244 / 282 ( 87 % )        ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 8,630 / 84,580 ( 10 % )   ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 1,109 / 12,676 ( 9 % )    ;
; R14/C12 interconnect drivers                ; 1,531 / 20,720 ( 7 % )    ;
; R3 interconnects                            ; 15,674 / 130,992 ( 12 % ) ;
; R6 interconnects                            ; 23,762 / 266,960 ( 9 % )  ;
; Spine clocks                                ; 40 / 360 ( 11 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules                           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+-------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass                          ; 168          ; 0            ; 168          ; 0            ; 32           ; 391       ; 168          ; 0            ; 391       ; 391       ; 25           ; 46           ; 0            ; 0            ; 0            ; 25           ; 46           ; 0            ; 0            ; 0            ; 95           ; 46           ; 71           ; 0            ; 0            ; 0            ; 0            ; 288          ;
; Total Unchecked                     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable                  ; 223          ; 391          ; 223          ; 391          ; 359          ; 0         ; 223          ; 391          ; 0         ; 0         ; 366          ; 345          ; 391          ; 391          ; 391          ; 366          ; 345          ; 391          ; 391          ; 391          ; 296          ; 345          ; 320          ; 391          ; 391          ; 391          ; 391          ; 103          ;
; Total Fail                          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; ADC_CS_N                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_DIN                             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_DOUT                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SCLK                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_ADCDAT                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACDAT                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_XCK                             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CLOCK2_50                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK3_50                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK4_50                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[1]                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[2]                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[3]                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[4]                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[5]                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[6]                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[7]                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[8]                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[9]                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[10]                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[11]                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[12]                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_BA[0]                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_BA[1]                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_CAS_N                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_CKE                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_CLK                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_CS_N                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_LDQM                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_RAS_N                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_UDQM                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_WE_N                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FAN_CTRL                            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FPGA_I2C_SCLK                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[0]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[1]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[2]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[3]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[4]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[5]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0[6]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[0]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[1]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[2]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[3]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[4]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[5]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1[6]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[0]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[1]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[2]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[3]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[4]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[5]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2[6]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[0]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[1]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[2]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[3]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[4]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[5]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3[6]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[0]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[1]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[2]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[3]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[4]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[5]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4[6]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[0]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[1]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[2]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[3]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[4]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[5]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5[6]                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_ADDR[0]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[1]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[2]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[3]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[4]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[5]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[6]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[7]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[8]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[9]                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[10]                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[11]                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[12]                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[13]                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[14]                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[0]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[1]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[2]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CAS_N                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CKE                        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CK_N                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CK_P                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CS_N                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[0]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[1]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[2]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[3]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ODT                        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RAS_N                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RESET_N                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_WE_N                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_GTX_CLK                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDC                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[0]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[1]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[2]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[3]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_EN                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DCLK                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_NCSO                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_CLK                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_CLK                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_MOSI                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_UART_TX                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_STP                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; IRDA_RXD                            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IRDA_TXD                            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; KEY[0]                              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]                              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[2]                              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[3]                              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[0]                             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[1]                             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[2]                             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[3]                             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[4]                             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[5]                             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[6]                             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[7]                             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[8]                             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[9]                             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SW[0]                               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]                               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]                               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]                               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[4]                               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[5]                               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[6]                               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[7]                               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[8]                               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[9]                               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[0]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TD_DATA[1]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TD_DATA[2]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TD_DATA[3]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TD_DATA[4]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TD_DATA[5]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TD_DATA[6]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TD_DATA[7]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TD_HS                               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TD_RESET_N                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TD_VS                               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_B2_CLK                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USB_EMPTY                           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_FULL                            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_OE_N                            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USB_RD_N                            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USB_RESET_N                         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USB_WR_N                            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_BLANK_N                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[0]                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[1]                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[2]                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[3]                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[4]                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[5]                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[6]                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[7]                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_CLK                             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[0]                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[1]                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[2]                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[3]                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[4]                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[5]                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[6]                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[7]                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_HS                              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[0]                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[1]                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[2]                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[3]                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[4]                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[5]                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[6]                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[7]                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_SYNC_N                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_VS                              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_ADCLRCK                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_BCLK                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_DACLRCK                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FPGA_I2C_SDAT                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[0]                           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[1]                           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[2]                           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[3]                           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[4]                           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[5]                           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[6]                           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[7]                           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[8]                           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[9]                           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[10]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[11]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[12]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[13]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[14]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[15]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[16]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[17]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[18]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[19]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[20]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[21]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[22]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[23]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[24]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[25]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[26]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[27]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[28]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[29]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[30]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[31]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[32]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[33]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[34]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[35]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[0]                           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[1]                           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[2]                           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[3]                           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[4]                           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[5]                           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[6]                           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[7]                           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[8]                           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[9]                           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[10]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[11]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[12]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[13]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[14]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[15]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[16]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[17]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[18]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[19]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[20]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[21]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[22]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[23]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[24]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[25]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[26]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[27]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[28]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[29]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[30]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[31]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[32]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[33]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[34]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1[35]                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PS2_CLK                             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PS2_CLK2                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PS2_DAT                             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PS2_DAT2                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TD_CLK27                            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_B2_DATA[0]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_B2_DATA[1]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_B2_DATA[2]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_B2_DATA[3]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_B2_DATA[4]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_B2_DATA[5]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_B2_DATA[6]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_B2_DATA[7]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_SCL                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_SDA                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[0]                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[1]                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[2]                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[3]                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[4]                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[5]                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[6]                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[7]                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[8]                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[9]                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[10]                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[11]                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[12]                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[13]                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[14]                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[15]                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_CONV_USB_N                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[0]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[1]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[2]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[3]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[4]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[5]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[6]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[7]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[8]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[9]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[10]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[11]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[12]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[13]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[14]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[15]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[16]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[17]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[18]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[19]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[20]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[21]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[22]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[23]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[24]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[25]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[26]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[27]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[28]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[29]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[30]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[31]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQS_N[0]                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[1]                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[2]                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[3]                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[0]                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[1]                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[2]                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[3]                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_INT_N                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDIO                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[0]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[1]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[2]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[3]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_GPIO[0]                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_GPIO[1]                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_GSENSOR_INT                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SCLK                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SDAT                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C2_SCLK                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C2_SDAT                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C_CONTROL                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_KEY                             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LED                             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_CMD                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[0]                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[1]                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[2]                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[3]                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_SS                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[0]                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[1]                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[2]                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[3]                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[4]                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[5]                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[6]                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[7]                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_RX_DATA[0]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[1]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[2]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[3]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_CLK                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DV                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_SPIM_MISO                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_UART_RX                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_CLKOUT                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_DIR                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_NXT                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RZQ                        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; auto_stp_external_storage_qualifier ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+-------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                   ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                      ; Destination Clock(s)                                                 ; Delay Added in ns ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------+
; clock_50_0                                                           ; clock_50_0                                                           ; 2218.8            ;
; altera_reserved_tck                                                  ; altera_reserved_tck                                                  ; 1991.7            ;
; u0|pll_stream|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; clock_50_0                                                           ; 420.9             ;
; u0|pll_stream|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk ; u0|pll_stream|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk ; 318.7             ;
; u0|pll_sdram|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk  ; clock_50_0                                                           ; 292.1             ;
; altera_reserved_tck,I/O                                              ; altera_reserved_tck                                                  ; 261.4             ;
; u0|pll_sdram|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk  ; u0|pll_sdram|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk  ; 161.2             ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                      ; Destination Register                                                                                                                                                                                                                                                                                                                                 ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]  ; 6.106             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]  ; 6.106             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]  ; 6.106             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                    ; 6.094             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                    ; 6.094             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                    ; 6.094             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][9]                       ; 5.360             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][9]                       ; 5.360             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][9]                       ; 5.360             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][9]                       ; 5.360             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][9]                       ; 5.360             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][9]                       ; 5.360             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][9]                       ; 5.360             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][9]                       ; 5.360             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][9]                       ; 5.360             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][9]                       ; 5.360             ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[5]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[165]                                                                                                                                                                                                                                                                                                  ; 4.544             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                  ; 4.527             ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[15]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[192]                                                                                                                                                                                                                                                                                                  ; 4.523             ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[17]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[178]                                                                                                                                                                                                                                                                                               ; 4.521             ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_sync_reg                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[185]                                                                                                                                                                                                                                                                                                  ; 4.513             ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[19]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[180]                                                                                                                                                                                                                                                                                               ; 4.510             ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[1]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[197]                                                                                                                                                                                                                                                                                               ; 4.505             ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_reg                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[176]                                                                                                                                                                                                                                                                                                  ; 4.503             ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[20]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[198]                                                                                                                                                                                                                                                                                                  ; 4.502             ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[0]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[160]                                                                                                                                                                                                                                                                                               ; 4.501             ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[3]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[163]                                                                                                                                                                                                                                                                                               ; 4.498             ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[6]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[166]                                                                                                                                                                                                                                                                                                  ; 4.492             ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[16]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[177]                                                                                                                                                                                                                                                                                               ; 4.491             ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[23]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[201]                                                                                                                                                                                                                                                                                                  ; 4.489             ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[21]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[199]                                                                                                                                                                                                                                                                                                  ; 4.474             ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[22]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[183]                                                                                                                                                                                                                                                                                                  ; 4.473             ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[7]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[207]                                                                                                                                                                                                                                                                                                  ; 4.451             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                  ; 4.427             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                  ; 4.427             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                  ; 4.427             ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[9]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[209]                                                                                                                                                                                                                                                                                               ; 4.416             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15] ; 4.270             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15] ; 4.270             ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[12]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[189]                                                                                                                                                                                                                                                                                                  ; 4.230             ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[13]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[173]                                                                                                                                                                                                                                                                                               ; 4.209             ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[4]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[204]                                                                                                                                                                                                                                                                                                  ; 4.203             ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[2]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[162]                                                                                                                                                                                                                                                                                               ; 4.198             ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[18]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[179]                                                                                                                                                                                                                                                                                               ; 4.197             ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[8]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[168]                                                                                                                                                                                                                                                                                               ; 4.079             ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[11]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[171]                                                                                                                                                                                                                                                                                               ; 4.077             ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[14]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[191]                                                                                                                                                                                                                                                                                               ; 4.013             ;
; RW_Test:u2|e_data_in[96]                                                                                                                                                                                                                                                                                                                             ; RW_Test:u2|aes_cipher_top:uut|text_in_r[96]                                                                                                                                                                                                                                                                                                          ; 3.992             ;
; RW_Test:u2|e_data_in[32]                                                                                                                                                                                                                                                                                                                             ; RW_Test:u2|e_data_in[32]                                                                                                                                                                                                                                                                                                                             ; 3.986             ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[10]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[170]                                                                                                                                                                                                                                                                                                  ; 3.985             ;
; RW_Test:u2|AES_write_count[6]                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                                                                                                                                                ; 3.858             ;
; RW_Test:u2|ld                                                                                                                                                                                                                                                                                                                                        ; RW_Test:u2|aes_cipher_top:uut|dcnt[2]                                                                                                                                                                                                                                                                                                                ; 3.768             ;
; RW_Test:u2|AES_write_count[12]                                                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                                                                                                                                                                                    ; 3.738             ;
; RW_Test:u2|AES_write_count[5]                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                                                                                                                                                ; 3.704             ;
; RW_Test:u2|AES_rst                                                                                                                                                                                                                                                                                                                                   ; RW_Test:u2|aes_cipher_top:uut|dcnt[0]                                                                                                                                                                                                                                                                                                                ; 3.704             ;
; RW_Test:u2|e_data_in[112]                                                                                                                                                                                                                                                                                                                            ; RW_Test:u2|aes_cipher_top:uut|text_in_r[112]                                                                                                                                                                                                                                                                                                         ; 3.686             ;
; RW_Test:u2|c_state[0]                                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[149]                                                                                                                                                                                                                                                                                               ; 3.681             ;
; RW_Test:u2|AES_write_count[4]                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                                                                                                                                                ; 3.679             ;
; RW_Test:u2|AES_write_count[3]                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                                                                                                                                                                                   ; 3.657             ;
; RW_Test:u2|c_state[5]                                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[155]                                                                                                                                                                                                                                                                                               ; 3.629             ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_sop                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[211]                                                                                                                                                                                                                                                                                               ; 3.613             ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_eop                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[210]                                                                                                                                                                                                                                                                                                  ; 3.581             ;
; RW_Test:u2|e_data_in[80]                                                                                                                                                                                                                                                                                                                             ; RW_Test:u2|aes_cipher_top:uut|text_in_r[80]                                                                                                                                                                                                                                                                                                          ; 3.552             ;
; RW_Test:u2|AES_write_count[2]                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                                                                                                                                                ; 3.530             ;
; RW_Test:u2|AES_write_count[13]                                                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                                                                                                                                                                                 ; 3.504             ;
; RW_Test:u2|AES_write_count[11]                                                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                                                                                                                                                                                 ; 3.503             ;
; RW_Test:u2|AES_write_count[10]                                                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                                                                 ; 3.503             ;
; RW_Test:u2|c_state[1]                                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[150]                                                                                                                                                                                                                                                                                                  ; 3.498             ;
; RW_Test:u2|e_data_in[48]                                                                                                                                                                                                                                                                                                                             ; RW_Test:u2|aes_cipher_top:uut|text_in_r[48]                                                                                                                                                                                                                                                                                                          ; 3.466             ;
; RW_Test:u2|c_state[3]                                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[152]                                                                                                                                                                                                                                                                                               ; 3.466             ;
; RW_Test:u2|c_state[2]                                                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[151]                                                                                                                                                                                                                                                                                               ; 3.461             ;
; RW_Test:u2|AES_write_count[1]                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                                                                                                                                                ; 3.440             ;
; RW_Test:u2|e_data_in[16]                                                                                                                                                                                                                                                                                                                             ; RW_Test:u2|aes_cipher_top:uut|text_in_r[16]                                                                                                                                                                                                                                                                                                          ; 3.439             ;
; RW_Test:u2|e_data_in[64]                                                                                                                                                                                                                                                                                                                             ; RW_Test:u2|aes_cipher_top:uut|text_in_r[64]                                                                                                                                                                                                                                                                                                          ; 3.439             ;
; RW_Test:u2|AES_write_count[15]                                                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                                                                                                                                                   ; 3.429             ;
; RW_Test:u2|AES_write_count[14]                                                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                                                                                                                                                   ; 3.416             ;
; RW_Test:u2|AES_ed_DONE[1]                                                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                                    ; 3.369             ;
; RW_Test:u2|AES_write_count[0]                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                                                 ; 3.356             ;
; RW_Test:u2|AES_write_count[9]                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                                                                                                                                                                                ; 3.334             ;
; RW_Test:u2|write                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[159]                                                                                                                                                                                                                                                                                                  ; 3.330             ;
; RW_Test:u2|AES_write_count[8]                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                                                                                                                                                   ; 3.199             ;
; RW_Test:u2|AES_write_count[7]                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                                                                                                                                                   ; 3.152             ;
; RW_Test:u2|e_data_in[0]                                                                                                                                                                                                                                                                                                                              ; RW_Test:u2|aes_cipher_top:uut|text_in_r[0]                                                                                                                                                                                                                                                                                                           ; 3.131             ;
; RW_Test:u2|read                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[158]                                                                                                                                                                                                                                                                                                  ; 3.129             ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                              ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][0]       ; 2.718             ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_step_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                         ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pio_chaos_step_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                       ; 1.436             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_lai:auto_generated|counter_reg_bit[4]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[12]                                                                            ; 1.397             ;
; Chaos_Code:c0|a1a[20]                                                                                                                                                                                                                                                                                                                                ; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|sticky_bit_dffe1                                                                                                                                                                                                                                              ; 1.389             ;
; Chaos_Code:c0|a1a[21]                                                                                                                                                                                                                                                                                                                                ; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|sticky_bit_dffe1                                                                                                                                                                                                                                              ; 1.382             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_lai:auto_generated|counter_reg_bit[6]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[12]                                                                            ; 1.332             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_lai:auto_generated|counter_reg_bit[5]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[12]                                                                            ; 1.332             ;
; Chaos_Code:c0|a1a[22]                                                                                                                                                                                                                                                                                                                                ; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|sticky_bit_dffe1                                                                                                                                                                                                                                              ; 1.324             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[295]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[294]                                                                  ; 1.294             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[272]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[271]                                                                  ; 1.293             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_lai:auto_generated|counter_reg_bit[3]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[12]                                                                            ; 1.283             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_lai:auto_generated|counter_reg_bit[7]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[12]                                                                            ; 1.234             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_lai:auto_generated|counter_reg_bit[2]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[12]                                                                            ; 1.212             ;
; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[11]                                                                                                                                                                                                                                ; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_leading_zeros_dffe31[1]                                                                                                                                                                                                                                   ; 1.210             ;
; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[13]                                                                                                                                                                                                                                ; Chaos_Code:c0|Fp_Add:add_1|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component|man_leading_zeros_dffe31[1]                                                                                                                                                                                                                                   ; 1.204             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[292]                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[291]                                                                  ; 1.199             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSXFC6D6F31C6 for design "DE1_SOC_golden_top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning: RST port on the PLL is not properly connected on instance Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|sdram_pll0_0002:sdram_pll0_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|sdram_pll0_0002:sdram_pll0_inst|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning: RST port on the PLL is not properly connected on instance soc_system:u0|soc_system_pll_sdram:pll_sdram|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "soc_system:u0|soc_system_pll_sdram:pll_sdram|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning: RST port on the PLL is not properly connected on instance soc_system:u0|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "soc_system:u0|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning: RST port on the PLL is not properly connected on instance pll:pll_u0|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "pll:pll_u0|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 219 pins of 387 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 125
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y32_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|sdram_pll0_0002:sdram_pll0_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL soc_system:u0|soc_system_pll_sdram:pll_sdram|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
    Info (177008): PLL pll:pll_u0|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL soc_system:u0|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Info (11178): Promoted 8 clocks (8 global)
    Info (11162): soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 6 fanout uses global clock CLKCTRL_G13
    Info (11162): Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|sdram_pll0_0002:sdram_pll0_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 373 fanout uses global clock CLKCTRL_G2
    Info (11162): Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|sdram_pll0_0002:sdram_pll0_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G0
    Info (11162): soc_system:u0|soc_system_pll_sdram:pll_sdram|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G1
    Info (11162): soc_system:u0|soc_system_pll_sdram:pll_sdram|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 1766 fanout uses global clock CLKCTRL_G7
    Info (11162): soc_system:u0|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 210 fanout uses global clock CLKCTRL_G4
    Info (11162): soc_system:u0|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 3385 fanout uses global clock CLKCTRL_G6
    Info (11162): altera_internal_jtag~TCKUTAPCLKENA0 with 1472 fanout uses global clock CLKCTRL_G3
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): CLOCK_50~inputCLKENA0 with 10385 fanout uses global clock CLKCTRL_G5
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:03
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_vipitc131_common_sync
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
    Info (332165): Entity dcfifo_bg02
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_0f9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ve9:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_coq1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe13|dffe14a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO0] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO0] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO1] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO1] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO2] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO2] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO3] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO3] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 23
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 24
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_SS0] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_CLK] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 27
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 29
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 31
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 32
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 34
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 36
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 38
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 40
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 42
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 44
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 46
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 48
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 50
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 52
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 54
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 54
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 56
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 56
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 56
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_CLK] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 58
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_MOSI] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 58
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim1_inst_MISO] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 60
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_SS0] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 60
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 62
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 62
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SDA] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 64
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SDA] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 64
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SCL] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 66
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SCL] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 66
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SDA] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 68
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SDA] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 68
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SCL] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 70
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SCL] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 70
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO09] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 72
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO09] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 72
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 73
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(73): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 73
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO35] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 73
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(74): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 74
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO35] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 74
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 75
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(75): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 75
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO40] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 75
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(76): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 76
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO40] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 76
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 77
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(77): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 77
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO41] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 77
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(78): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 78
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO41] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 78
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 79
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(79): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 79
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO48] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 79
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(80): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 80
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO48] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 80
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 81
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(81): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 81
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO53] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 81
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(82): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 82
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO53] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 82
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 83
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(83): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 83
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO54] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 83
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(84): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 84
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO54] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 84
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 85
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(85): Argument <from> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 85
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO61] -to * File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 85
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(86): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 86
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO61] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 86
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/alt_vipvfr131_vfr.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc'
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance u0|alt_vip_itc_0
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(64): u0|alt_vip_itc_0|mode_banks|u_calculate_mode_dynamic|* could not be matched with a net File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 64
Warning (332049): Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(64): Argument <through> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 64
    Info (332050): set_multicycle_path -setup -start -through [get_nets "${inst}|mode_banks|u_calculate_mode_dynamic|*"] 2 File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 64
Warning (332049): Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(65): Argument <through> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 65
    Info (332050): set_multicycle_path -hold -start -through [get_nets "${inst}|mode_banks|u_calculate_mode_dynamic|*"] 1 File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 65
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(68): *alt_vipitc131_IS2Vid:*|is_mode_match[*] could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 68
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(68): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 68
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_mode_match[*]}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 68
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(69): *alt_vipitc131_IS2Vid:*|is_interlaced[*] could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 69
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(69): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 69
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_interlaced[*]}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 69
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(70): *alt_vipitc131_IS2Vid:*|is_serial_output[*] could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 70
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(70): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 70
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_serial_output[*]}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 70
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(71): *alt_vipitc131_IS2Vid:*|is_sample_count[*][*] could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 71
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(71): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 71
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_sample_count[*][*]}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 71
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(72): *alt_vipitc131_IS2Vid:*|is_line_count_f0[*][*] could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 72
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(72): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 72
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_line_count_f0[*][*]}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 72
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(73): *alt_vipitc131_IS2Vid:*|is_line_count_f1[*][*] could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 73
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(73): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 73
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_line_count_f1[*][*]}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 73
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(74): *alt_vipitc131_IS2Vid:*|is_h_front_porch[*][*] could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 74
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(74): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 74
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_h_front_porch[*][*]}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 74
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(75): *alt_vipitc131_IS2Vid:*|is_h_sync_length[*][*] could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 75
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(75): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 75
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_h_sync_length[*][*]}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 75
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(76): *alt_vipitc131_IS2Vid:*|is_h_blank[*][*] could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 76
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(76): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 76
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_h_blank[*][*]}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 76
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(77): *alt_vipitc131_IS2Vid:*|is_v_front_porch[*][*] could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 77
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(77): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 77
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v_front_porch[*][*]}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 77
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(78): *alt_vipitc131_IS2Vid:*|is_v_sync_length[*][*] could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 78
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(78): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 78
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v_sync_length[*][*]}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 78
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(79): *alt_vipitc131_IS2Vid:*|is_v_blank[*][*] could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 79
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(79): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 79
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v_blank[*][*]}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 79
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(80): *alt_vipitc131_IS2Vid:*|is_v1_front_porch[*][*] could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 80
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(80): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 80
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_front_porch[*][*]}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 80
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(81): *alt_vipitc131_IS2Vid:*|is_v1_sync_length[*][*] could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 81
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(81): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 81
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_sync_length[*][*]}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 81
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(82): *alt_vipitc131_IS2Vid:*|is_v1_blank[*][*] could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 82
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(82): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 82
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_blank[*][*]}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 82
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(83): *alt_vipitc131_IS2Vid:*|is_ap_line[*][*] could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 83
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(83): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 83
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_ap_line[*][*]}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 83
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(84): *alt_vipitc131_IS2Vid:*|is_v1_rising_edge[*][*] could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 84
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(84): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 84
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_rising_edge[*][*]}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 84
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(85): *alt_vipitc131_IS2Vid:*|is_f_rising_edge[*][*] could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 85
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(85): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 85
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_f_rising_edge[*][*]}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 85
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(86): *alt_vipitc131_IS2Vid:*|is_f_falling_edge[*][*] could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 86
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(86): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 86
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_f_falling_edge[*][*]}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 86
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(87): *alt_vipitc131_IS2Vid:*|is_standard[*][* could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 87
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(87): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 87
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_standard[*][*}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 87
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(88): *alt_vipitc131_IS2Vid:*|is_sof_sample[*][* could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 88
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(88): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 88
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_sof_sample[*][*}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 88
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(89): *alt_vipitc131_IS2Vid:*|is_sof_subsample[*][* could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 89
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(89): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 89
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_sof_subsample[*][*}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 89
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(90): *alt_vipitc131_IS2Vid:*|is_sof_line[*][* could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 90
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(90): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 90
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_sof_line[*][*}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 90
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(91): *alt_vipitc131_IS2Vid:*|is_vcoclk_divider_value[*][* could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 91
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(91): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 91
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_vcoclk_divider_value[*][*}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 91
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(92): *alt_vipitc131_IS2Vid:*|is_anc_line[*] could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 92
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(92): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 92
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_anc_line[*]}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 92
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(93): *alt_vipitc131_IS2Vid:*|is_v1_anc_line[*] could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 93
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(93): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 93
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_anc_line[*]}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 93
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(94): *alt_vipitc131_IS2Vid:*|is_valid_mode[*] could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 94
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(94): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 94
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_valid_mode[*]}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 94
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(95): *alt_vipitc131_IS2Vid:*|dirty_mode[*] could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 95
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(95): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 95
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|dirty_mode[*]}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 95
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(98): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:clear_underflow_sticky_sync|data_out_sync0[*] could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 98
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(98): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 98
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:clear_underflow_sticky_sync|data_out_sync0[*]}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 98
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(99): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:enable_resync_sync|data_out_sync0[*] could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 99
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(99): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 99
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:enable_resync_sync|data_out_sync0[*]}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 99
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(101): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:genlocked_sync|data_out_sync0[*] could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 101
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(101): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 101
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:genlocked_sync|data_out_sync0[*]}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 101
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(102): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:genlock_enable_sync|data_out_sync0[*] could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 102
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(102): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 102
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:genlock_enable_sync|data_out_sync0[*]}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 102
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(103): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:underflow_sync|data_out_sync0[*] could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 103
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(103): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 103
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:underflow_sync|data_out_sync0[*]}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 103
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(104): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*] could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 104
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(104): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 104
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*]}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 104
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(105): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:av_write_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*] could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 105
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(105): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 105
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:av_write_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*]}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 105
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(106): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*] could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 106
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(106): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 106
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*]}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 106
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(107): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync|data_out_sync0[*] could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 107
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(107): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 107
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync|data_out_sync0[*]}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 107
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(108): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync|data_out_sync0[*] could not be matched with a keeper File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 108
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(108): Argument <to> is an empty collection File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 108
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync|data_out_sync0[*]}] File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 108
Info (332104): Reading SDC File: 'DE1_SOC_golden_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u1|sdram_pll0_inst|sdram_pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 10 -duty_cycle 50.00 -name {u1|sdram_pll0_inst|sdram_pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {u1|sdram_pll0_inst|sdram_pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {u1|sdram_pll0_inst|sdram_pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 5 -duty_cycle 50.00 -name {u1|sdram_pll0_inst|sdram_pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {u1|sdram_pll0_inst|sdram_pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {u1|sdram_pll0_inst|sdram_pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 5 -phase -108.00 -duty_cycle 50.00 -name {u1|sdram_pll0_inst|sdram_pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {u1|sdram_pll0_inst|sdram_pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {u0|pll_sdram|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {u0|pll_sdram|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {u0|pll_sdram|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {u0|pll_sdram|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 3 -phase -135.00 -duty_cycle 50.00 -name {u0|pll_sdram|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|pll_sdram|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {u0|pll_sdram|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {u0|pll_sdram|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|pll_sdram|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {u0|pll_stream|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 7 -multiply_by 215 -duty_cycle 50.00 -name {u0|pll_stream|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {u0|pll_stream|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {u0|pll_stream|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 61 -duty_cycle 50.00 -name {u0|pll_stream|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|pll_stream|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {u0|pll_stream|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 10 -duty_cycle 50.00 -name {u0|pll_stream|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|pll_stream|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT
Warning (332060): Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK
Warning (332060): Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: u0|hps_0|fpga_interfaces|hps2fpga_light_weight|clk  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): From: u0|hps_0|fpga_interfaces|hps2fpga|clk  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2821
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: u0|pll_sdram|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|pll_sdram|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll_sdram|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: u0|pll_sdram|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll_stream|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|pll_stream|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll_stream|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: u0|pll_stream|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u1|sdram_pll0_inst|sdram_pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u1|sdram_pll0_inst|sdram_pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u1|sdram_pll0_inst|sdram_pll0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: u1|sdram_pll0_inst|sdram_pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 31 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):   20.000   clock_50_0
    Info (332111):   20.000   clock_50_1
    Info (332111):   20.000   clock_50_2
    Info (332111):   20.000   clock_50_3
    Info (332111):    2.500 HPS_DDR3_CK_N
    Info (332111):    2.500 HPS_DDR3_CK_P
    Info (332111):    2.500 HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[3]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_OUT
    Info (332111):    2.500 soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    2.500 u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):    3.333 u0|pll_sdram|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   10.000 u0|pll_sdram|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   10.000 u0|pll_sdram|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    0.651 u0|pll_stream|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   39.720 u0|pll_stream|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    6.511 u0|pll_stream|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    2.000 u1|sdram_pll0_inst|sdram_pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   10.000 u1|sdram_pll0_inst|sdram_pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   10.000 u1|sdram_pll0_inst|sdram_pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance u0|alt_vip_itc_0
Info (176235): Finished register packing
    Extra Info (176218): Packed 16 registers into blocks of type Block RAM
    Extra Info (176218): Packed 240 registers into blocks of type DSP block
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:46
Info (170189): Fitter placement preparation operations beginning
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance u0|alt_vip_itc_0
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:59
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:53
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance u0|alt_vip_itc_0
Info (170193): Fitter routing operations beginning
Info (170089): 4e+03 ns of routing delay (approximately 2.4% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 9% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45
Info (170194): Fitter routing operations ending: elapsed time is 00:01:16
Info (11888): Total time spent on timing analysis during the Fitter is 69.53 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance u0|alt_vip_itc_0
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:14
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 92 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin AUD_ADCLRCK has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 47
    Info (169065): Pin AUD_BCLK has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 48
    Info (169065): Pin AUD_DACLRCK has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 50
    Info (169065): Pin FPGA_I2C_SDAT has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 82
    Info (169065): Pin GPIO_0[0] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_0[1] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_0[2] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_0[3] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_0[4] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_0[5] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_0[6] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_0[7] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_0[8] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_0[9] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_0[10] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_0[11] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_0[12] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_0[13] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_0[14] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_0[15] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_0[16] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_0[17] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_0[18] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_0[19] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_0[20] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_0[21] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_0[22] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_0[23] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_0[24] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_0[25] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_0[26] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_0[27] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_0[28] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_0[29] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_0[30] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_0[31] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_0[32] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_0[33] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_0[34] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_0[35] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 85
    Info (169065): Pin GPIO_1[0] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin GPIO_1[1] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin GPIO_1[2] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin GPIO_1[3] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin GPIO_1[4] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin GPIO_1[5] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin GPIO_1[6] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin GPIO_1[7] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin GPIO_1[8] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin GPIO_1[9] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin GPIO_1[10] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin GPIO_1[11] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin GPIO_1[12] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin GPIO_1[13] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin GPIO_1[14] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin GPIO_1[15] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin GPIO_1[16] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin GPIO_1[17] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin GPIO_1[18] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin GPIO_1[19] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin GPIO_1[20] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin GPIO_1[21] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin GPIO_1[22] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin GPIO_1[23] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin GPIO_1[24] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin GPIO_1[25] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin GPIO_1[26] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin GPIO_1[27] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin GPIO_1[28] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin GPIO_1[29] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin GPIO_1[30] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin GPIO_1[31] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin GPIO_1[32] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin GPIO_1[33] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin GPIO_1[34] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin GPIO_1[35] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 86
    Info (169065): Pin PS2_CLK has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 177
    Info (169065): Pin PS2_CLK2 has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 178
    Info (169065): Pin PS2_DAT has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 179
    Info (169065): Pin PS2_DAT2 has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 180
    Info (169065): Pin TD_CLK27 has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 185
    Info (169065): Pin USB_B2_DATA[0] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 194
    Info (169065): Pin USB_B2_DATA[1] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 194
    Info (169065): Pin USB_B2_DATA[2] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 194
    Info (169065): Pin USB_B2_DATA[3] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 194
    Info (169065): Pin USB_B2_DATA[4] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 194
    Info (169065): Pin USB_B2_DATA[5] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 194
    Info (169065): Pin USB_B2_DATA[6] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 194
    Info (169065): Pin USB_B2_DATA[7] has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 194
    Info (169065): Pin USB_SCL has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 200
    Info (169065): Pin USB_SDA has a permanently disabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 201
    Info (169065): Pin HPS_SPIM_SS has a permanently enabled output enable File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 155
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 119
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 120
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 120
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 120
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 120
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 121
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 121
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 121
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v Line: 121
Info (144001): Generated suppressed messages file D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/DE1_SOC_golden_top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 246 warnings
    Info: Peak virtual memory: 3837 megabytes
    Info: Processing ended: Fri Sep 07 00:18:21 2018
    Info: Elapsed time: 00:07:20
    Info: Total CPU time (on all processors): 00:15:41


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/DE1_SOC_golden_top.fit.smsg.


