// Seed: 4155483133
module module_0 #(
    parameter id_8 = 32'd84
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  input logic [7:0] id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_5;
  ;
  logic id_6;
  ;
  wire  id_7;
  logic _id_8;
  ;
  assign id_6 = id_4[id_8];
  logic id_9;
  ;
endmodule
module module_1 #(
    parameter id_19 = 32'd19
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    _id_19,
    id_20,
    id_21
);
  output wire id_21;
  inout wire id_20;
  inout wire _id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  module_0 modCall_1 (
      id_21,
      id_10,
      id_14,
      id_2
  );
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  assign id_19 = id_6;
  wire id_22;
endmodule
