

================================================================
== Vivado HLS Report for 'trace_cntrl'
================================================================
* Date:           Sun Oct 15 10:19:37 2017

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        trace_cntrl
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (!tmp_1)
	3  / (tmp_1)
3 --> 
	2  / true
4 --> 
* FSM state operations: 

 <State 1>: 3.44ns
ST_1: samples [1/1] 0.00ns
:0  %samples = alloca i32

ST_1: i [1/1] 0.00ns
:1  %i = alloca i32

ST_1: length_read [1/1] 1.00ns
:2  %length_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %length)

ST_1: data_compare_V_read [1/1] 1.00ns
:3  %data_compare_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %data_compare_V)

ST_1: stg_9 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i64* %A_data_V), !map !40

ST_1: stg_10 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i8* %A_keep_V), !map !46

ST_1: stg_11 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8* %A_strb_V), !map !50

ST_1: stg_12 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i2* %A_user_V), !map !54

ST_1: stg_13 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %A_last_V), !map !58

ST_1: stg_14 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i5* %A_id_V), !map !62

ST_1: stg_15 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %A_dest_V), !map !66

ST_1: stg_16 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i64* %B_data_V), !map !70

ST_1: stg_17 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i8* %B_keep_V), !map !74

ST_1: stg_18 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i8* %B_strb_V), !map !78

ST_1: stg_19 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i2* %B_user_V), !map !82

ST_1: stg_20 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i1* %B_last_V), !map !86

ST_1: stg_21 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(i5* %B_id_V), !map !90

ST_1: stg_22 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap(i1* %B_dest_V), !map !94

ST_1: stg_23 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap(i64 %data_compare_V), !map !98

ST_1: stg_24 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecBitsMap(i32 %length), !map !104

ST_1: stg_25 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @trace_cntrl_str) nounwind

ST_1: stg_26 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecInterface(i64* %A_data_V, i8* %A_keep_V, i8* %A_strb_V, i2* %A_user_V, i1* %A_last_V, i5* %A_id_V, i1* %A_dest_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 50, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_27 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecInterface(i64* %B_data_V, i8* %B_keep_V, i8* %B_strb_V, i2* %B_user_V, i1* %B_last_V, i5* %B_id_V, i1* %B_dest_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 50, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_28 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecInterface(i64 %data_compare_V, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [12 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_29 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecInterface(i32 %length, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [12 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_30 [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [12 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: tmp [1/1] 2.44ns
:26  %tmp = add nsw i32 -1, %length_read

ST_1: tmp_2 [1/1] 0.00ns
:27  %tmp_2 = trunc i64 %data_compare_V_read to i32

ST_1: stg_33 [1/1] 1.57ns
:28  store i32 0, i32* %i

ST_1: stg_34 [1/1] 1.57ns
:29  store i32 0, i32* %samples

ST_1: stg_35 [1/1] 1.57ns
:30  br label %1


 <State 2>: 6.63ns
ST_2: match [1/1] 0.00ns
:0  %match = phi i1 [ false, %0 ], [ %tmp_7, %._crit_edge14 ]

ST_2: i_load [1/1] 0.00ns
:1  %i_load = load i32* %i

ST_2: tmp_1 [1/1] 2.52ns
:2  %tmp_1 = icmp slt i32 %i_load, %length_read

ST_2: stg_39 [1/1] 0.00ns
:3  br i1 %tmp_1, label %_ifconv, label %3

ST_2: empty [1/1] 0.00ns
_ifconv:2  %empty = call { i64, i8, i8, i2, i1, i5, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i1P(i64* %A_data_V, i8* %A_keep_V, i8* %A_strb_V, i2* %A_user_V, i1* %A_last_V, i5* %A_id_V, i1* %A_dest_V)

ST_2: A_temp_data_V [1/1] 0.00ns
_ifconv:3  %A_temp_data_V = extractvalue { i64, i8, i8, i2, i1, i5, i1 } %empty, 0

ST_2: A_temp_keep_V [1/1] 0.00ns
_ifconv:4  %A_temp_keep_V = extractvalue { i64, i8, i8, i2, i1, i5, i1 } %empty, 1

ST_2: A_temp_strb_V [1/1] 0.00ns
_ifconv:5  %A_temp_strb_V = extractvalue { i64, i8, i8, i2, i1, i5, i1 } %empty, 2

ST_2: A_temp_user_V [1/1] 0.00ns
_ifconv:6  %A_temp_user_V = extractvalue { i64, i8, i8, i2, i1, i5, i1 } %empty, 3

ST_2: A_temp_id_V [1/1] 0.00ns
_ifconv:7  %A_temp_id_V = extractvalue { i64, i8, i8, i2, i1, i5, i1 } %empty, 5

ST_2: A_temp_dest_V [1/1] 0.00ns
_ifconv:8  %A_temp_dest_V = extractvalue { i64, i8, i8, i2, i1, i5, i1 } %empty, 6

ST_2: tmp_3 [1/1] 0.00ns (grouped into LUT with out node tmp_6)
_ifconv:9  %tmp_3 = trunc i64 %A_temp_data_V to i32

ST_2: tmp_5 [1/1] 0.00ns (grouped into LUT with out node tmp_6)
_ifconv:10  %tmp_5 = and i32 %tmp_2, %tmp_3

ST_2: tmp_6 [1/1] 2.52ns (out node of the LUT)
_ifconv:11  %tmp_6 = icmp eq i32 %tmp_5, %tmp_2

ST_2: tmp_7 [1/1] 1.37ns
_ifconv:12  %tmp_7 = or i1 %tmp_6, %match

ST_2: stg_51 [1/1] 0.00ns
_ifconv:13  br i1 %tmp_7, label %2, label %._crit_edge14

ST_2: samples_load [1/1] 0.00ns
:0  %samples_load = load i32* %samples

ST_2: A_temp_last_V [1/1] 2.52ns
:1  %A_temp_last_V = icmp eq i32 %samples_load, %tmp

ST_2: samples_1 [1/1] 2.44ns
:3  %samples_1 = add nsw i32 %samples_load, 1

ST_2: i_1 [1/1] 2.44ns
:4  %i_1 = add nsw i32 %i_load, 1

ST_2: stg_56 [1/1] 1.57ns
:5  store i32 %i_1, i32* %i

ST_2: stg_57 [1/1] 1.57ns
:6  store i32 %samples_1, i32* %samples


 <State 3>: 0.00ns
ST_3: tmp_8 [1/1] 0.00ns
_ifconv:0  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

ST_3: stg_59 [1/1] 0.00ns
_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_3: stg_60 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i1P(i64* %B_data_V, i8* %B_keep_V, i8* %B_strb_V, i2* %B_user_V, i1* %B_last_V, i5* %B_id_V, i1* %B_dest_V, i64 %A_temp_data_V, i8 %A_temp_keep_V, i8 %A_temp_strb_V, i2 %A_temp_user_V, i1 %A_temp_last_V, i5 %A_temp_id_V, i1 %A_temp_dest_V)

ST_3: stg_61 [1/1] 0.00ns
:7  br label %._crit_edge14

ST_3: empty_3 [1/1] 0.00ns
._crit_edge14:0  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_8)

ST_3: stg_63 [1/1] 0.00ns
._crit_edge14:1  br label %1


 <State 4>: 0.00ns
ST_4: stg_64 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_compare_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ length_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
samples             (alloca         ) [ 01110]
i                   (alloca         ) [ 01110]
length_read         (read           ) [ 00110]
data_compare_V_read (read           ) [ 00000]
stg_9               (specbitsmap    ) [ 00000]
stg_10              (specbitsmap    ) [ 00000]
stg_11              (specbitsmap    ) [ 00000]
stg_12              (specbitsmap    ) [ 00000]
stg_13              (specbitsmap    ) [ 00000]
stg_14              (specbitsmap    ) [ 00000]
stg_15              (specbitsmap    ) [ 00000]
stg_16              (specbitsmap    ) [ 00000]
stg_17              (specbitsmap    ) [ 00000]
stg_18              (specbitsmap    ) [ 00000]
stg_19              (specbitsmap    ) [ 00000]
stg_20              (specbitsmap    ) [ 00000]
stg_21              (specbitsmap    ) [ 00000]
stg_22              (specbitsmap    ) [ 00000]
stg_23              (specbitsmap    ) [ 00000]
stg_24              (specbitsmap    ) [ 00000]
stg_25              (spectopmodule  ) [ 00000]
stg_26              (specinterface  ) [ 00000]
stg_27              (specinterface  ) [ 00000]
stg_28              (specinterface  ) [ 00000]
stg_29              (specinterface  ) [ 00000]
stg_30              (specinterface  ) [ 00000]
tmp                 (add            ) [ 00110]
tmp_2               (trunc          ) [ 00110]
stg_33              (store          ) [ 00000]
stg_34              (store          ) [ 00000]
stg_35              (br             ) [ 01110]
match               (phi            ) [ 00100]
i_load              (load           ) [ 00000]
tmp_1               (icmp           ) [ 00110]
stg_39              (br             ) [ 00000]
empty               (read           ) [ 00000]
A_temp_data_V       (extractvalue   ) [ 00110]
A_temp_keep_V       (extractvalue   ) [ 00110]
A_temp_strb_V       (extractvalue   ) [ 00110]
A_temp_user_V       (extractvalue   ) [ 00110]
A_temp_id_V         (extractvalue   ) [ 00110]
A_temp_dest_V       (extractvalue   ) [ 00110]
tmp_3               (trunc          ) [ 00000]
tmp_5               (and            ) [ 00000]
tmp_6               (icmp           ) [ 00000]
tmp_7               (or             ) [ 01110]
stg_51              (br             ) [ 00000]
samples_load        (load           ) [ 00000]
A_temp_last_V       (icmp           ) [ 00110]
samples_1           (add            ) [ 00000]
i_1                 (add            ) [ 00000]
stg_56              (store          ) [ 00000]
stg_57              (store          ) [ 00000]
tmp_8               (specregionbegin) [ 00000]
stg_59              (specpipeline   ) [ 00000]
stg_60              (write          ) [ 00000]
stg_61              (br             ) [ 00000]
empty_3             (specregionend  ) [ 00000]
stg_63              (br             ) [ 01110]
stg_64              (ret            ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="B_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="B_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="B_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="B_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="B_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="B_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="B_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_compare_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_compare_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="length_r">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="length_r"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="trace_cntrl_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i1P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i1P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="samples_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="samples/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="length_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="length_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="data_compare_V_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_compare_V_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="empty_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="89" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="0" index="3" bw="8" slack="0"/>
<pin id="99" dir="0" index="4" bw="2" slack="0"/>
<pin id="100" dir="0" index="5" bw="1" slack="0"/>
<pin id="101" dir="0" index="6" bw="5" slack="0"/>
<pin id="102" dir="0" index="7" bw="1" slack="0"/>
<pin id="103" dir="1" index="8" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="stg_60_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="0" index="2" bw="8" slack="0"/>
<pin id="116" dir="0" index="3" bw="8" slack="0"/>
<pin id="117" dir="0" index="4" bw="2" slack="0"/>
<pin id="118" dir="0" index="5" bw="1" slack="0"/>
<pin id="119" dir="0" index="6" bw="5" slack="0"/>
<pin id="120" dir="0" index="7" bw="1" slack="0"/>
<pin id="121" dir="0" index="8" bw="64" slack="1"/>
<pin id="122" dir="0" index="9" bw="8" slack="1"/>
<pin id="123" dir="0" index="10" bw="8" slack="1"/>
<pin id="124" dir="0" index="11" bw="2" slack="1"/>
<pin id="125" dir="0" index="12" bw="1" slack="1"/>
<pin id="126" dir="0" index="13" bw="5" slack="1"/>
<pin id="127" dir="0" index="14" bw="1" slack="1"/>
<pin id="128" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_60/3 "/>
</bind>
</comp>

<comp id="137" class="1005" name="match_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="match (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="match_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="1" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="match/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_2_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="stg_33_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_33/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="stg_34_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_34/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="i_load_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="1"/>
<pin id="174" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="A_temp_data_V_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="89" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="A_temp_data_V/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="A_temp_keep_V_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="89" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="A_temp_keep_V/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="A_temp_strb_V_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="89" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="A_temp_strb_V/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="A_temp_user_V_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="89" slack="0"/>
<pin id="190" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="A_temp_user_V/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="A_temp_id_V_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="89" slack="0"/>
<pin id="194" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="A_temp_id_V/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="A_temp_dest_V_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="89" slack="0"/>
<pin id="198" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="A_temp_dest_V/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_3_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_5_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_6_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="1"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_7_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="samples_load_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="samples_load/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="A_temp_last_V_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="1"/>
<pin id="226" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="A_temp_last_V/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="samples_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="samples_1/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="i_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="stg_56_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="1"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_56/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="stg_57_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="1"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_57/2 "/>
</bind>
</comp>

<comp id="250" class="1005" name="samples_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="samples "/>
</bind>
</comp>

<comp id="257" class="1005" name="i_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="264" class="1005" name="length_read_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="length_read "/>
</bind>
</comp>

<comp id="269" class="1005" name="tmp_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="274" class="1005" name="tmp_2_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="280" class="1005" name="tmp_1_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="284" class="1005" name="A_temp_data_V_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="1"/>
<pin id="286" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_temp_data_V "/>
</bind>
</comp>

<comp id="289" class="1005" name="A_temp_keep_V_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="1"/>
<pin id="291" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="A_temp_keep_V "/>
</bind>
</comp>

<comp id="294" class="1005" name="A_temp_strb_V_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="1"/>
<pin id="296" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="A_temp_strb_V "/>
</bind>
</comp>

<comp id="299" class="1005" name="A_temp_user_V_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="2" slack="1"/>
<pin id="301" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="A_temp_user_V "/>
</bind>
</comp>

<comp id="304" class="1005" name="A_temp_id_V_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="1"/>
<pin id="306" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_temp_id_V "/>
</bind>
</comp>

<comp id="309" class="1005" name="A_temp_dest_V_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="1"/>
<pin id="311" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="A_temp_dest_V "/>
</bind>
</comp>

<comp id="314" class="1005" name="tmp_7_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="319" class="1005" name="A_temp_last_V_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="A_temp_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="32" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="32" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="34" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="30" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="36" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="104"><net_src comp="62" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="94" pin=4"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="94" pin=5"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="94" pin=6"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="94" pin=7"/></net>

<net id="129"><net_src comp="70" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="112" pin=4"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="112" pin=5"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="112" pin=6"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="112" pin=7"/></net>

<net id="140"><net_src comp="60" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="58" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="82" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="88" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="48" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="48" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="175"><net_src comp="168" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="94" pin="8"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="94" pin="8"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="94" pin="8"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="94" pin="8"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="94" pin="8"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="94" pin="8"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="176" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="200" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="204" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="209" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="141" pin="4"/><net_sink comp="214" pin=1"/></net>

<net id="227"><net_src comp="220" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="220" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="32" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="168" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="228" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="74" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="256"><net_src comp="250" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="260"><net_src comp="78" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="263"><net_src comp="257" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="267"><net_src comp="82" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="272"><net_src comp="148" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="277"><net_src comp="154" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="283"><net_src comp="171" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="176" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="112" pin=8"/></net>

<net id="292"><net_src comp="180" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="112" pin=9"/></net>

<net id="297"><net_src comp="184" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="112" pin=10"/></net>

<net id="302"><net_src comp="188" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="112" pin=11"/></net>

<net id="307"><net_src comp="192" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="112" pin=13"/></net>

<net id="312"><net_src comp="196" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="112" pin=14"/></net>

<net id="317"><net_src comp="214" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="322"><net_src comp="223" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="112" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: B_data_V | {3 }
	Port: B_keep_V | {3 }
	Port: B_strb_V | {3 }
	Port: B_user_V | {3 }
	Port: B_last_V | {3 }
	Port: B_id_V | {3 }
	Port: B_dest_V | {3 }
 - Input state : 
	Port: trace_cntrl : A_data_V | {2 }
	Port: trace_cntrl : A_keep_V | {2 }
	Port: trace_cntrl : A_strb_V | {2 }
	Port: trace_cntrl : A_user_V | {2 }
	Port: trace_cntrl : A_last_V | {2 }
	Port: trace_cntrl : A_id_V | {2 }
	Port: trace_cntrl : A_dest_V | {2 }
	Port: trace_cntrl : data_compare_V | {1 }
	Port: trace_cntrl : length_r | {1 }
  - Chain level:
	State 1
		stg_33 : 1
		stg_34 : 1
	State 2
		tmp_1 : 1
		stg_39 : 2
		tmp_3 : 1
		tmp_5 : 2
		tmp_6 : 2
		tmp_7 : 3
		stg_51 : 3
		A_temp_last_V : 1
		samples_1 : 1
		i_1 : 1
		stg_56 : 2
		stg_57 : 2
	State 3
		empty_3 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |           tmp_fu_148           |    0    |    32   |
|    add   |        samples_1_fu_228        |    0    |    32   |
|          |           i_1_fu_234           |    0    |    32   |
|----------|--------------------------------|---------|---------|
|    and   |          tmp_5_fu_204          |    0    |    44   |
|----------|--------------------------------|---------|---------|
|          |          tmp_1_fu_171          |    0    |    11   |
|   icmp   |          tmp_6_fu_209          |    0    |    11   |
|          |      A_temp_last_V_fu_223      |    0    |    11   |
|----------|--------------------------------|---------|---------|
|    or    |          tmp_7_fu_214          |    0    |    1    |
|----------|--------------------------------|---------|---------|
|          |     length_read_read_fu_82     |    0    |    0    |
|   read   | data_compare_V_read_read_fu_88 |    0    |    0    |
|          |        empty_read_fu_94        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |       stg_60_write_fu_112      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |          tmp_2_fu_154          |    0    |    0    |
|          |          tmp_3_fu_200          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |      A_temp_data_V_fu_176      |    0    |    0    |
|          |      A_temp_keep_V_fu_180      |    0    |    0    |
|extractvalue|      A_temp_strb_V_fu_184      |    0    |    0    |
|          |      A_temp_user_V_fu_188      |    0    |    0    |
|          |       A_temp_id_V_fu_192       |    0    |    0    |
|          |      A_temp_dest_V_fu_196      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   174   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|A_temp_data_V_reg_284|   64   |
|A_temp_dest_V_reg_309|    1   |
| A_temp_id_V_reg_304 |    5   |
|A_temp_keep_V_reg_289|    8   |
|A_temp_last_V_reg_319|    1   |
|A_temp_strb_V_reg_294|    8   |
|A_temp_user_V_reg_299|    2   |
|      i_reg_257      |   32   |
| length_read_reg_264 |   32   |
|    match_reg_137    |    1   |
|   samples_reg_250   |   32   |
|    tmp_1_reg_280    |    1   |
|    tmp_2_reg_274    |   32   |
|    tmp_7_reg_314    |    1   |
|     tmp_reg_269     |   32   |
+---------------------+--------+
|        Total        |   252  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   174  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   252  |    -   |
+-----------+--------+--------+
|   Total   |   252  |   174  |
+-----------+--------+--------+
