module wideexpr_00300(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 5'b00100;
  assign y1 = u7;
  assign y2 = (s5)-((ctrl[2]?((($signed(s3))^~(+(u7)))+((ctrl[4]?s2:(s7)>>(s1))))^((ctrl[5]?(ctrl[0]?+(s4):3'sb101):((ctrl[5]?s0:2'sb00))<<(-(s5)))):(s2)^~((ctrl[0]?(ctrl[0]?$signed(2'b11):s6):(ctrl[1]?-(u0):s1)))));
  assign y3 = (ctrl[2]?s2:($signed((ctrl[4]?-((ctrl[6]?s2:4'b1010)):$signed((ctrl[4]?u1:u0)))))<<({3{$signed(-($unsigned(5'sb01101)))}}));
  assign y4 = ((ctrl[7]?s6:s3))<=(s4);
  assign y5 = 2'sb00;
  assign y6 = $unsigned($signed(6'sb001111));
  assign y7 = (6'sb101111)>>>(^($unsigned({u5,!((5'sb00100)<<<(s1))})));
endmodule
