Command: ./simv +UVM_TIMEOUT=5000000 -l ./logs/uart_sim20.log
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-2; Runtime version I-2014.03-2;  Dec  2 01:53 2016
----------------------------------------------------------------
UVM-1.1d.VCS
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test u0_test...
UVM_INFO @ 0: reporter [TIMOUTSET] '+UVM_TIMEOUT=5000000' provided on the command line is being applied.
UVM_INFO verif/uart_tx_uvc/./uart_tx_driver.sv(13) @ 0: uvm_test_top.tb_h.uvc_h.agnt_h.u0_driver [U0_DRIVER]  THIS IS A BUILD PHASE
UVM_INFO verif/uart_tx_uvc/./uart_tx_monitor.sv(25) @ 0: uvm_test_top.tb_h.uvc_h.agnt_h.u0_monitor [U0_MONITOR]  THIS IS A BUILD PHASE
UVM_INFO verif/uart_tx_uvc/./uart_dut_monitor.sv(19) @ 0: uvm_test_top.tb_h.uvc_h.dut_agnt_h.uart_dut_monitor [UART_DUT_MON]  Inside build phase
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
----------------------------------------------------------------------
Name                         Type                     Size  Value     
----------------------------------------------------------------------
uvm_test_top                 u0_test                  -     @460      
  tb_h                       u0_tb                    -     @468      
    tx_scbd                  u0_tx_scoreboard         -     @607      
      rx_uart                uvm_analysis_imp_rx      -     @624      
      tx_uart                uvm_analysis_imp_tx      -     @615      
    u0_vseqr                 u0_vsequencer            -     @484      
      rsp_export             uvm_analysis_export      -     @492      
      seq_item_export        uvm_seq_item_pull_imp    -     @598      
      arbitration_queue      array                    0     -         
      lock_queue             array                    0     -         
      num_last_reqs          integral                 32    'd1       
      num_last_rsps          integral                 32    'd1       
    uvc_h                    u0_uvc                   -     @476      
      agnt_h                 u0_agent                 -     @638      
        u0_driver            u0_driver                -     @677      
          rsp_port           uvm_analysis_port        -     @694      
          seq_item_port      uvm_seq_item_pull_port   -     @685      
        u0_monitor           u0_monitor               -     @660      
          tx_mon_port        uvm_analysis_port        -     @668      
        u0_sequencer         u0_sequencer             -     @703      
          rsp_export         uvm_analysis_export      -     @711      
          seq_item_export    uvm_seq_item_pull_imp    -     @817      
          arbitration_queue  array                    0     -         
          lock_queue         array                    0     -         
          num_last_reqs      integral                 32    'd1       
          num_last_rsps      integral                 32    'd1       
        is_active            uvm_active_passive_enum  1     UVM_ACTIVE
      dut_agnt_h             uart_dut_agent           -     @646      
        uart_dut_monitor     uart_dut_monitor         -     @837      
          dut_mon_port       uvm_analysis_port        -     @845      
----------------------------------------------------------------------

UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(126) @ 130: uvm_test_top.tb_h.tx_scbd [ CFG_SETTINGS ] Async USART Mode set
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(141) @ 130: uvm_test_top.tb_h.tx_scbd [ ODD PARITY]  Odd Parity Configured 
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(147) @ 130: uvm_test_top.tb_h.tx_scbd [ STOP BIT 2-bits] Stop bit is set to 2 bits 
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(159) @ 130: uvm_test_top.tb_h.tx_scbd [CHAR SIZE 8 ]  Char size set to 8 
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 13820: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 023 received 023
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 33020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 027 received 023
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 52220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 022 received 027
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 71420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 051 received 022
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 90620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 015 received 051
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 109820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 00f received 015
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 129020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 015 received 00f
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 148220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 051 received 015
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 167420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 01d received 051
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 186620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 03d received 01d
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 205820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 027 received 03d
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 225020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 061 received 027
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 244220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 004 received 061
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 263420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 027 received 004
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 282620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 045 received 027
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 301820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 01e received 045
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 321020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 062 received 01e
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 340220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 034 received 062
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 359420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 02e received 034
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 378620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 00c received 02e
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 397820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 061 received 00c
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 417020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 01d received 061
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 436220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 02a received 01d
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 455420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 01f received 02a
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 474620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 031 received 01f
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 493820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 01c received 031
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 513020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 042 received 01c
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 532220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 051 received 042
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 551420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 022 received 051
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 570620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 004 received 022
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 589820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 012 received 004
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 609020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 04b received 012
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 628220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 03a received 04b
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 647420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 060 received 03a
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 666620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 054 received 060
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 685820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 031 received 054
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 705020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 051 received 031
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 724220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 023 received 051
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 743420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 046 received 023
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 762620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 033 received 046
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 781820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 047 received 033
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 801020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 04c received 047
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 820220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 004 received 04c
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 839420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 059 received 004
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 858620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 060 received 059
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 877820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 014 received 060
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 897020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 007 received 014
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 916220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 03a received 007
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 935420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 025 received 03a
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 954620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 014 received 025
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 973820: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 014 received 014
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 993020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 002 received 014
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1012220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 040 received 002
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1031420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 03f received 040
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1050620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 01e received 03f
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1069820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 041 received 01e
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1089020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 03f received 041
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1108220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 036 received 03f
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1127420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 061 received 036
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1146620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 035 received 061
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1165820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 03e received 035
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1185020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 03b received 03e
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1204220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 009 received 03b
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1223420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 02a received 009
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1242620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 029 received 02a
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1261820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 038 received 029
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1281020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 040 received 038
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1300220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 002 received 040
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1319420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 005 received 002
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1338620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 05d received 005
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1357820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 02b received 05d
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1377020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 031 received 02b
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1396220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 035 received 031
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1415420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 029 received 035
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1434620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 00f received 029
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1453820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 05f received 00f
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1473020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 009 received 05f
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1492220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 023 received 009
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1511420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 000 received 023
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1530620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 04c received 000
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1549820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 028 received 04c
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1569020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 058 received 028
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1588220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 008 received 058
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1607420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 029 received 008
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1626620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 013 received 029
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1645820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 051 received 013
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1665020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 01e received 051
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1684220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 025 received 01e
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1703420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 059 received 025
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1722620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 001 received 059
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1741820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 032 received 001
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1761020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 062 received 032
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1780220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 042 received 062
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1799420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 031 received 042
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1818620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 033 received 031
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1837820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 014 received 033
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1857020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 001 received 014
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1876220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 020 received 001
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1895420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 04c received 020
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1914620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 054 received 04c
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1933820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 01d received 054
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1953020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 04c received 01d
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1972220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 03b received 04c
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1991420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 052 received 03b
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2010620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 03b received 052
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2029820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 047 received 03b
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2049020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 012 received 047
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2068220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 05f received 012
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2087420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 04e received 05f
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2106620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 00a received 04e
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2125820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 04a received 00a
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2145020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 00f received 04a
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2164220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 010 received 00f
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2183420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 00b received 010
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2202620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 026 received 00b
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2221820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 057 received 026
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2241020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 05f received 057
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2260220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 059 received 05f
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2279420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 05f received 059
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2298620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 061 received 05f
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 2317820: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 061 received 061
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2337020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 033 received 061
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2356220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 00c received 033
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2375420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 020 received 00c
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2394620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 051 received 020
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2413820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 02b received 051
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2433020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 031 received 02b
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2452220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 041 received 031
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2471420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 019 received 041
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2490620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 035 received 019
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2509820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 02a received 035
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2529020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 05e received 02a
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2548220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 053 received 05e
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2567420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 05b received 053
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2586620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 008 received 05b
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2605820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 05d received 008
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2625020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 015 received 05d
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2644220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 02e received 015
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2663420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 013 received 02e
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2682620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 02a received 013
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2701820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 028 received 02a
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2721020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 00d received 028
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2740220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 057 received 00d
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2759420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 018 received 057
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2778620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 05c received 018
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2797820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 008 received 05c
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2817020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 026 received 008
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2836220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 027 received 026
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2855420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 056 received 027
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2874620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 02b received 056
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2893820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 010 received 02b
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2913020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 042 received 010
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2932220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 015 received 042
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2951420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 050 received 015
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2970620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 004 received 050
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2989820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 05b received 004
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3009020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 01d received 05b
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3028220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 04b received 01d
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3047420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 013 received 04b
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3066620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 050 received 013
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3085820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 03d received 050
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3105020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 030 received 03d
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3124220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 017 received 030
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3143420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 01e received 017
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3162620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 056 received 01e
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3181820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 04b received 056
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3201020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 000 received 04b
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3220220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 04c received 000
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3239420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 028 received 04c
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3258620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 01e received 028
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3277820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 04f received 01e
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3297020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 036 received 04f
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3316220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 057 received 036
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3335420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 00a received 057
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3354620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 063 received 00a
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3373820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 04a received 063
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3393020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 062 received 04a
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3412220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 038 received 062
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3431420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 054 received 038
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3450620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 01b received 054
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3469820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 020 received 01b
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3489020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 03d received 020
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3508220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 00a received 03d
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3527420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 052 received 00a
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3546620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 005 received 052
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3565820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 008 received 005
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3585020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 054 received 008
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3604220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 01e received 054
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3623420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 00b received 01e
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3642620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 056 received 00b
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3661820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 002 received 056
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3681020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 047 received 002
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3700220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 009 received 047
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3719420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 041 received 009
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3738620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 051 received 041
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3757820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 012 received 051
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3777020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 045 received 012
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3796220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 046 received 045
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3815420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 01b received 046
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3834620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 063 received 01b
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 3853820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 000 received 063
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 3860225: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(337) @ 3860225: uvm_test_top.tb_h.tx_scbd [    $$$$$$     ] ############################################################### 

UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(338) @ 3860225: uvm_test_top.tb_h.tx_scbd [    TXN_IN     ] Num. of Transactions input to the DUT     200
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(339) @ 3860225: uvm_test_top.tb_h.tx_scbd [    TXN_OUT    ] Num. of Transactions output from the DUT  201
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(340) @ 3860225: uvm_test_top.tb_h.tx_scbd [    TXN_STATUS ]                    
 																 Txn compared 201 
 																 Txn Passed   3 
 																 Txn Failed    198 
  																 Txn Dropped   -1 

UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(341) @ 3860225: uvm_test_top.tb_h.tx_scbd [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   19
UVM_WARNING :    0
UVM_ERROR :  198
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[ CFG_SETTINGS ]     1
[ ODD PARITY]     1
[ STOP BIT 2-bits]     1
[CHAR SIZE 8 ]     1
[DATA Matched]     3
[DATA Mismatch]   198
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[U0_DRIVER]     1
[U0_MONITOR]     1
[UART_DUT_MON]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time              3860225
           V C S   S i m u l a t i o n   R e p o r t 
Time: 3860225 ns
CPU Time:      3.100 seconds;       Data structure size:   0.2Mb
Fri Dec  2 01:53:37 2016
