// Seed: 3318401520
module module_0 (
    input wand id_0,
    input tri0 id_1,
    input wand id_2,
    output uwire id_3,
    output wor id_4,
    input uwire id_5,
    output tri0 id_6,
    input tri id_7,
    input wire id_8,
    input tri1 id_9,
    output wand id_10,
    output tri0 id_11,
    input tri0 id_12,
    output supply0 id_13,
    input tri1 id_14,
    input wor id_15,
    input tri id_16,
    input wire id_17,
    input tri id_18,
    input wor id_19,
    output supply1 id_20
);
  wire id_22;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input supply0 id_2,
    input supply0 id_3
    , id_9,
    input wor id_4,
    input tri0 id_5,
    input tri1 id_6
    , id_10,
    output supply1 id_7
    , id_11
);
  always @(1'b0 or posedge id_10) id_11 = !id_3;
  wire id_12;
  module_0(
      id_4,
      id_3,
      id_3,
      id_7,
      id_1,
      id_4,
      id_7,
      id_6,
      id_5,
      id_0,
      id_1,
      id_1,
      id_4,
      id_1,
      id_2,
      id_0,
      id_4,
      id_4,
      id_4,
      id_2,
      id_1
  );
endmodule
