// Seed: 2644711638
module module_0 #(
    parameter id_4 = 32'd59
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  output logic [7:0] id_5;
  inout wire _id_4;
  output wire id_3;
  output wire id_2;
  output logic [7:0] id_1;
  assign id_1[(-1)] = 1 !=? 1;
  assign id_1[id_4] = id_4;
  assign id_5[1] = -1'b0;
endmodule
module module_0 #(
    parameter id_4 = 32'd36
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    module_1,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  inout logic [7:0] id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire _id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_12#(
      .id_4 (1),
      .id_12(-1 == -1),
      .id_13(1),
      .id_14(1),
      .id_5 (1 < 1'd0),
      .id_6 ((1 == (-1))),
      .id_5 (1)
  ) [1==id_4] = -1'b0;
  module_0 modCall_1 (
      id_12,
      id_9,
      id_8,
      id_4,
      id_12
  );
endmodule
