{"sections":[],"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter"]]},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/coreavr\/analogedigitalconverter\/avradc-implementations"]}],"topicSections":[{"title":"Type Properties","identifiers":["doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/DataRegister","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/analogChannelSelectionBits","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/autoTriggerEnable","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/autoTriggerSource","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/conversionRunning","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/digitalInputDisable0","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/digitalInputDisable1","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/digitalInputDisable2","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/digitalInputDisable3","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/digitalInputDisable4","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/digitalInputDisable5","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/enableADC","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/interruptEnable","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/interruptFlag","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/leftAdjustResult","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/prescalerSelectBits","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/voltageReferenceSelection"],"generated":true},{"identifiers":["doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/startConversion()"],"generated":true,"title":"Type Methods"}],"schemaVersion":{"patch":0,"major":0,"minor":3},"metadata":{"modules":[{"name":"CoreAVR"}],"role":"collectionGroup","roleHeading":"API Collection","title":"AVRADC Implementations"},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/AVRADC-Implementations"},"kind":"article","references":{"doc://CoreAVR/documentation/CoreAVR/AnalogeDigitalConverter/digitalInputDisable1":{"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"digitalInputDisable1"},{"text":": ","kind":"text"},{"text":"Bool","preciseIdentifier":"s:Sb","kind":"typeIdentifier"}],"abstract":[],"url":"\/documentation\/coreavr\/analogedigitalconverter\/digitalinputdisable1","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/digitalInputDisable1","type":"topic","kind":"symbol","role":"symbol","title":"digitalInputDisable1"},"doc://CoreAVR/documentation/CoreAVR/AnalogeDigitalConverter/conversionRunning":{"abstract":[{"type":"text","text":"ADC Start Conversion"},{"type":"text","text":" "},{"type":"text","text":"See ATMega328p Datasheet Section 24.9.2."},{"type":"text","text":" "},{"text":"ADSC is bit 6 on ADCSRA.","type":"text"}],"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"text":"conversionRunning","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:Sb","text":"Bool","kind":"typeIdentifier"}],"role":"symbol","title":"conversionRunning","kind":"symbol","url":"\/documentation\/coreavr\/analogedigitalconverter\/conversionrunning","type":"topic","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/conversionRunning"},"doc://CoreAVR/documentation/CoreAVR/AnalogeDigitalConverter/digitalInputDisable3":{"abstract":[],"fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"kind":"identifier","text":"digitalInputDisable3"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"}],"role":"symbol","title":"digitalInputDisable3","kind":"symbol","url":"\/documentation\/coreavr\/analogedigitalconverter\/digitalinputdisable3","type":"topic","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/digitalInputDisable3"},"doc://CoreAVR/documentation/CoreAVR/AnalogeDigitalConverter/startConversion()":{"abstract":[{"type":"text","text":"ADC Start Conversion"},{"type":"text","text":" "},{"type":"text","text":"See ATMega328p Datasheet Section 24.9.2."},{"text":" ","type":"text"},{"type":"text","text":"ADSC is bit 6 on ADCSRA."}],"fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"text":" ","kind":"text"},{"kind":"identifier","text":"startConversion"},{"text":"()","kind":"text"}],"role":"symbol","title":"startConversion()","kind":"symbol","url":"\/documentation\/coreavr\/analogedigitalconverter\/startconversion()","type":"topic","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/startConversion()"},"doc://CoreAVR/documentation/CoreAVR/AnalogeDigitalConverter/interruptEnable":{"abstract":[{"type":"text","text":"ADC Interrupt Enable"},{"text":" ","type":"text"},{"type":"text","text":"See ATMega328p Datasheet Section 24.9.2."},{"text":" ","type":"text"},{"type":"text","text":"ADIE is bit 3 on ADCSRA."}],"fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"text":"interruptEnable","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:Sb","text":"Bool","kind":"typeIdentifier"}],"role":"symbol","title":"interruptEnable","kind":"symbol","url":"\/documentation\/coreavr\/analogedigitalconverter\/interruptenable","type":"topic","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/interruptEnable"},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"},"doc://CoreAVR/documentation/CoreAVR/AnalogeDigitalConverter/enableADC":{"abstract":[{"type":"text","text":"ADC Enable"},{"type":"text","text":" "},{"type":"text","text":"See ATMega328p Datasheet Section 24.9.2."},{"type":"text","text":" "},{"text":"ADEN is bit 7 on ADCSRA.","type":"text"}],"fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"text":"enableADC","kind":"identifier"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"}],"role":"symbol","title":"enableADC","kind":"symbol","url":"\/documentation\/coreavr\/analogedigitalconverter\/enableadc","type":"topic","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/enableADC"},"doc://CoreAVR/documentation/CoreAVR/AnalogeDigitalConverter/digitalInputDisable4":{"role":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/digitalInputDisable4","kind":"symbol","type":"topic","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"digitalInputDisable4"},{"text":": ","kind":"text"},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"}],"title":"digitalInputDisable4","url":"\/documentation\/coreavr\/analogedigitalconverter\/digitalinputdisable4","abstract":[]},"doc://CoreAVR/documentation/CoreAVR/AnalogeDigitalConverter/autoTriggerEnable":{"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/autoTriggerEnable","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"text":"autoTriggerEnable","kind":"identifier"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"}],"role":"symbol","url":"\/documentation\/coreavr\/analogedigitalconverter\/autotriggerenable","kind":"symbol","abstract":[{"type":"text","text":"ADC Auto Trigger Enable"},{"type":"text","text":" "},{"text":"See ATMega328p Datasheet Section 24.9.2.","type":"text"},{"type":"text","text":" "},{"text":"ADATE is bit 5 on ADCSRA.","type":"text"}],"type":"topic","title":"autoTriggerEnable"},"doc://CoreAVR/documentation/CoreAVR/AnalogeDigitalConverter/interruptFlag":{"abstract":[{"text":"ADC Interrupt Flag","type":"text"},{"text":" ","type":"text"},{"type":"text","text":"See ATMega328p Datasheet Section 24.9.2."},{"text":" ","type":"text"},{"type":"text","text":"ADIF is bit 4 on ADCSRA."}],"kind":"symbol","url":"\/documentation\/coreavr\/analogedigitalconverter\/interruptflag","role":"symbol","type":"topic","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"interruptFlag","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:Sb","text":"Bool","kind":"typeIdentifier"}],"title":"interruptFlag","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/interruptFlag"},"doc://CoreAVR/documentation/CoreAVR/AnalogeDigitalConverter/voltageReferenceSelection":{"fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"text":"voltageReferenceSelection","kind":"identifier"},{"kind":"text","text":": "},{"text":"ADC","kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR3ADCO"},{"text":".","kind":"text"},{"kind":"typeIdentifier","text":"VoltageReferenceSelection","preciseIdentifier":"s:7CoreAVR3ADCO25VoltageReferenceSelectionO"}],"title":"voltageReferenceSelection","url":"\/documentation\/coreavr\/analogedigitalconverter\/voltagereferenceselection","kind":"symbol","role":"symbol","abstract":[{"type":"text","text":"ADC Multiplexer Selection Register"},{"text":" ","type":"text"},{"type":"text","text":"See ATMega328p Datasheet Section 24.9.1."},{"type":"text","text":" "},{"type":"text","text":"REFS1 and REFS0 are bits 7 & 6 on ADMUX."}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/voltageReferenceSelection","type":"topic"},"doc://CoreAVR/documentation/CoreAVR/AnalogeDigitalConverter/digitalInputDisable0":{"abstract":[],"kind":"symbol","url":"\/documentation\/coreavr\/analogedigitalconverter\/digitalinputdisable0","role":"symbol","type":"topic","fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"digitalInputDisable0"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:Sb","text":"Bool","kind":"typeIdentifier"}],"title":"digitalInputDisable0","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/digitalInputDisable0"},"doc://CoreAVR/documentation/CoreAVR/AnalogeDigitalConverter/autoTriggerSource":{"abstract":[{"text":"ADC Auto Trigger Source","type":"text"},{"type":"text","text":" "},{"type":"text","text":"See ATMega328p Datasheet Section 24.9.4."},{"text":" ","type":"text"},{"text":"ADTS2, ADTS1 and ADTS0 are bits 2, 1 and 0 on ADCSRB.","type":"text"}],"role":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"autoTriggerSource"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"ADC","preciseIdentifier":"s:7CoreAVR3ADCO"},{"text":".","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR3ADCO17AutoTriggerSourceO","text":"AutoTriggerSource"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/autoTriggerSource","url":"\/documentation\/coreavr\/analogedigitalconverter\/autotriggersource","type":"topic","title":"autoTriggerSource","kind":"symbol"},"doc://CoreAVR/documentation/CoreAVR/AnalogeDigitalConverter/prescalerSelectBits":{"kind":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/prescalerSelectBits","title":"prescalerSelectBits","url":"\/documentation\/coreavr\/analogedigitalconverter\/prescalerselectbits","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"text":"prescalerSelectBits","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:7CoreAVR3ADCO","text":"ADC","kind":"typeIdentifier"},{"text":".","kind":"text"},{"preciseIdentifier":"s:7CoreAVR3ADCO19PrescalerSelectBitsO","kind":"typeIdentifier","text":"PrescalerSelectBits"}],"abstract":[{"text":"ADC Prescaler Select Bits","type":"text"},{"type":"text","text":" "},{"text":"See ATMega328p Datasheet Section 24.9.2.","type":"text"},{"type":"text","text":" "},{"type":"text","text":"ADPS2, ADPS1 and ADPS0 are bits 2, 1 and 0 on ADCSRA."}],"type":"topic","role":"symbol"},"doc://CoreAVR/documentation/CoreAVR/AnalogeDigitalConverter/digitalInputDisable2":{"url":"\/documentation\/coreavr\/analogedigitalconverter\/digitalinputdisable2","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"digitalInputDisable2"},{"kind":"text","text":": "},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"}],"type":"topic","abstract":[],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/digitalInputDisable2","role":"symbol","kind":"symbol","title":"digitalInputDisable2"},"doc://CoreAVR/documentation/CoreAVR/AnalogeDigitalConverter/digitalInputDisable5":{"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"text":"digitalInputDisable5","kind":"identifier"},{"text":": ","kind":"text"},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"}],"title":"digitalInputDisable5","type":"topic","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/digitalInputDisable5","kind":"symbol","role":"symbol","abstract":[{"type":"text","text":"ADC5…0 Digital Input Disable"},{"text":" ","type":"text"},{"type":"text","text":"See ATMega328p Datasheet Section 24.9.4."},{"text":" ","type":"text"},{"type":"text","text":"ADC5D, ADC4D, ADC3D, ADC2D, ADC1D and ADC0D are bits 5, 4, 3, 2, 1 and 0 on DIDR0."}],"url":"\/documentation\/coreavr\/analogedigitalconverter\/digitalinputdisable5"},"doc://CoreAVR/documentation/CoreAVR/AnalogeDigitalConverter/leftAdjustResult":{"fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"leftAdjustResult"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"}],"type":"topic","abstract":[{"type":"text","text":"ADC Left Adjust Result"},{"type":"text","text":" "},{"text":"See ATMega328p Datasheet Section 24.9.1.","type":"text"},{"type":"text","text":" "},{"type":"text","text":"ADLAR is bit 5 on ADMUX."}],"kind":"symbol","title":"leftAdjustResult","role":"symbol","url":"\/documentation\/coreavr\/analogedigitalconverter\/leftadjustresult","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/leftAdjustResult"},"doc://CoreAVR/documentation/CoreAVR/AnalogeDigitalConverter/analogChannelSelectionBits":{"fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"analogChannelSelectionBits"},{"kind":"text","text":": "},{"text":"ADC","preciseIdentifier":"s:7CoreAVR3ADCO","kind":"typeIdentifier"},{"text":".","kind":"text"},{"text":"AnalogChannelSelectionBits","kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR3ADCO26AnalogChannelSelectionBitsO"}],"type":"topic","abstract":[{"type":"text","text":"Analog Channel Selection Bits"},{"text":" ","type":"text"},{"type":"text","text":"See ATMega328p Datasheet Section 24.9.1."},{"type":"text","text":" "},{"type":"text","text":"MUX3, MUX2, MUX1, MUX0 are bits 3, 2, 1 and 0 on ADMUX."}],"kind":"symbol","title":"analogChannelSelectionBits","role":"symbol","url":"\/documentation\/coreavr\/analogedigitalconverter\/analogchannelselectionbits","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/analogChannelSelectionBits"},"doc://CoreAVR/documentation/CoreAVR/AnalogeDigitalConverter/DataRegister":{"fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"DataRegister","kind":"identifier"},{"kind":"text","text":": "},{"preciseIdentifier":"s:s6UInt16V","text":"UInt16","kind":"typeIdentifier"}],"type":"topic","abstract":[{"type":"text","text":"ADC Data Register"},{"type":"text","text":" "},{"text":"See ATMega328p Datasheet Section 24.9.4.","type":"text"}],"kind":"symbol","title":"DataRegister","role":"symbol","url":"\/documentation\/coreavr\/analogedigitalconverter\/dataregister","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter\/DataRegister"},"doc://CoreAVR/documentation/CoreAVR/AnalogeDigitalConverter":{"kind":"symbol","url":"\/documentation\/coreavr\/analogedigitalconverter","navigatorTitle":[{"text":"AnalogeDigitalConverter","kind":"identifier"}],"type":"topic","role":"symbol","title":"AnalogeDigitalConverter","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter","abstract":[],"fragments":[{"kind":"keyword","text":"struct"},{"text":" ","kind":"text"},{"text":"AnalogeDigitalConverter","kind":"identifier"}]}}}