

================================================================
== Vitis HLS Report for 'run_inference'
================================================================
* Date:           Thu Jul  4 07:57:38 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.648 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16404|    16404|  82.020 us|  82.020 us|  16404|  16404|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                     |                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |               Instance              |              Module              |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |dataflow_in_loop_VITIS_LOOP_15_1_U0  |dataflow_in_loop_VITIS_LOOP_15_1  |       20|       20|  0.100 us|  0.100 us|    2|    2|  dataflow|
        +-------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |    16403|    16403|        22|          -|          -|  8192|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|      205|       49|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        8|  1087|    15522|    88137|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|       28|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        8|  1087|    15755|    88204|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    36|        1|       20|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    12|       ~0|        6|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+------+-------+-------+-----+
    |               Instance              |              Module              | BRAM_18K|  DSP |   FF  |  LUT  | URAM|
    +-------------------------------------+----------------------------------+---------+------+-------+-------+-----+
    |dataflow_in_loop_VITIS_LOOP_15_1_U0  |dataflow_in_loop_VITIS_LOOP_15_1  |        8|  1087|  15522|  88137|    0|
    +-------------------------------------+----------------------------------+---------+------+-------+-------+-----+
    |Total                                |                                  |        8|  1087|  15522|  88137|    0|
    +-------------------------------------+----------------------------------+---------+------+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+----+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+----+----+------------+------------+
    |loop_dataflow_input_count   |         +|   0|  67|  16|          14|           1|
    |loop_dataflow_output_count  |         +|   0|  67|  16|          14|           1|
    |bound_minus_1               |         -|   0|  71|  17|          15|           1|
    +----------------------------+----------+----+----+----+------------+------------+
    |Total                       |          |   0| 205|  49|          43|           3|
    +----------------------------+----------+----+----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|   14|         28|
    |loop_dataflow_output_count  |   9|          2|   14|         28|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   28|         56|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |loop_dataflow_input_count   |  14|   0|   14|          0|
    |loop_dataflow_output_count  |  14|   0|   14|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  28|   0|   28|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------+-----+-----+------------+---------------+--------------+
|in_buf_address0     |  out|   13|   ap_memory|         in_buf|         array|
|in_buf_ce0          |  out|    1|   ap_memory|         in_buf|         array|
|in_buf_d0           |  out|  256|   ap_memory|         in_buf|         array|
|in_buf_q0           |   in|  256|   ap_memory|         in_buf|         array|
|in_buf_we0          |  out|    1|   ap_memory|         in_buf|         array|
|in_buf_address1     |  out|   13|   ap_memory|         in_buf|         array|
|in_buf_ce1          |  out|    1|   ap_memory|         in_buf|         array|
|in_buf_d1           |  out|  256|   ap_memory|         in_buf|         array|
|in_buf_q1           |   in|  256|   ap_memory|         in_buf|         array|
|in_buf_we1          |  out|    1|   ap_memory|         in_buf|         array|
|out_buf_0_address0  |  out|   13|   ap_memory|      out_buf_0|         array|
|out_buf_0_ce0       |  out|    1|   ap_memory|      out_buf_0|         array|
|out_buf_0_d0        |  out|   16|   ap_memory|      out_buf_0|         array|
|out_buf_0_q0        |   in|   16|   ap_memory|      out_buf_0|         array|
|out_buf_0_we0       |  out|    1|   ap_memory|      out_buf_0|         array|
|out_buf_0_address1  |  out|   13|   ap_memory|      out_buf_0|         array|
|out_buf_0_ce1       |  out|    1|   ap_memory|      out_buf_0|         array|
|out_buf_0_d1        |  out|   16|   ap_memory|      out_buf_0|         array|
|out_buf_0_q1        |   in|   16|   ap_memory|      out_buf_0|         array|
|out_buf_0_we1       |  out|    1|   ap_memory|      out_buf_0|         array|
|out_buf_1_address0  |  out|   13|   ap_memory|      out_buf_1|         array|
|out_buf_1_ce0       |  out|    1|   ap_memory|      out_buf_1|         array|
|out_buf_1_d0        |  out|   16|   ap_memory|      out_buf_1|         array|
|out_buf_1_q0        |   in|   16|   ap_memory|      out_buf_1|         array|
|out_buf_1_we0       |  out|    1|   ap_memory|      out_buf_1|         array|
|out_buf_1_address1  |  out|   13|   ap_memory|      out_buf_1|         array|
|out_buf_1_ce1       |  out|    1|   ap_memory|      out_buf_1|         array|
|out_buf_1_d1        |  out|   16|   ap_memory|      out_buf_1|         array|
|out_buf_1_q1        |   in|   16|   ap_memory|      out_buf_1|         array|
|out_buf_1_we1       |  out|    1|   ap_memory|      out_buf_1|         array|
|out_buf_2_address0  |  out|   13|   ap_memory|      out_buf_2|         array|
|out_buf_2_ce0       |  out|    1|   ap_memory|      out_buf_2|         array|
|out_buf_2_d0        |  out|   16|   ap_memory|      out_buf_2|         array|
|out_buf_2_q0        |   in|   16|   ap_memory|      out_buf_2|         array|
|out_buf_2_we0       |  out|    1|   ap_memory|      out_buf_2|         array|
|out_buf_2_address1  |  out|   13|   ap_memory|      out_buf_2|         array|
|out_buf_2_ce1       |  out|    1|   ap_memory|      out_buf_2|         array|
|out_buf_2_d1        |  out|   16|   ap_memory|      out_buf_2|         array|
|out_buf_2_q1        |   in|   16|   ap_memory|      out_buf_2|         array|
|out_buf_2_we1       |  out|    1|   ap_memory|      out_buf_2|         array|
|out_buf_3_address0  |  out|   13|   ap_memory|      out_buf_3|         array|
|out_buf_3_ce0       |  out|    1|   ap_memory|      out_buf_3|         array|
|out_buf_3_d0        |  out|   16|   ap_memory|      out_buf_3|         array|
|out_buf_3_q0        |   in|   16|   ap_memory|      out_buf_3|         array|
|out_buf_3_we0       |  out|    1|   ap_memory|      out_buf_3|         array|
|out_buf_3_address1  |  out|   13|   ap_memory|      out_buf_3|         array|
|out_buf_3_ce1       |  out|    1|   ap_memory|      out_buf_3|         array|
|out_buf_3_d1        |  out|   16|   ap_memory|      out_buf_3|         array|
|out_buf_3_q1        |   in|   16|   ap_memory|      out_buf_3|         array|
|out_buf_3_we1       |  out|    1|   ap_memory|      out_buf_3|         array|
|out_buf_4_address0  |  out|   13|   ap_memory|      out_buf_4|         array|
|out_buf_4_ce0       |  out|    1|   ap_memory|      out_buf_4|         array|
|out_buf_4_d0        |  out|   16|   ap_memory|      out_buf_4|         array|
|out_buf_4_q0        |   in|   16|   ap_memory|      out_buf_4|         array|
|out_buf_4_we0       |  out|    1|   ap_memory|      out_buf_4|         array|
|out_buf_4_address1  |  out|   13|   ap_memory|      out_buf_4|         array|
|out_buf_4_ce1       |  out|    1|   ap_memory|      out_buf_4|         array|
|out_buf_4_d1        |  out|   16|   ap_memory|      out_buf_4|         array|
|out_buf_4_q1        |   in|   16|   ap_memory|      out_buf_4|         array|
|out_buf_4_we1       |  out|    1|   ap_memory|      out_buf_4|         array|
|ap_clk              |   in|    1|  ap_ctrl_hs|  run_inference|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  run_inference|  return value|
|in_buf_empty_n      |   in|    1|  ap_ctrl_hs|  run_inference|  return value|
|in_buf_read         |  out|    1|  ap_ctrl_hs|  run_inference|  return value|
|out_buf_0_full_n    |   in|    1|  ap_ctrl_hs|  run_inference|  return value|
|out_buf_0_write     |  out|    1|  ap_ctrl_hs|  run_inference|  return value|
|out_buf_1_full_n    |   in|    1|  ap_ctrl_hs|  run_inference|  return value|
|out_buf_1_write     |  out|    1|  ap_ctrl_hs|  run_inference|  return value|
|out_buf_2_full_n    |   in|    1|  ap_ctrl_hs|  run_inference|  return value|
|out_buf_2_write     |  out|    1|  ap_ctrl_hs|  run_inference|  return value|
|out_buf_3_full_n    |   in|    1|  ap_ctrl_hs|  run_inference|  return value|
|out_buf_3_write     |  out|    1|  ap_ctrl_hs|  run_inference|  return value|
|out_buf_4_full_n    |   in|    1|  ap_ctrl_hs|  run_inference|  return value|
|out_buf_4_write     |  out|    1|  ap_ctrl_hs|  run_inference|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  run_inference|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  run_inference|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  run_inference|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  run_inference|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|  run_inference|  return value|
+--------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.cond.i.i"   --->   Operation 4 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.08>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%i = phi i14 %add_ln15, void %for.inc.i.i, i14 0, void %entry" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:15]   --->   Operation 5 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.65ns)   --->   "%icmp_ln15 = icmp_eq  i14 %i, i14 8192" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:15]   --->   Operation 6 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 7 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln15 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @dataflow_parent_loop_str, i14 %i, i14 8192, i32 0" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:15]   --->   Operation 8 'specdataflowpipeline' 'specdataflowpipeline_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.76ns)   --->   "%add_ln15 = add i14 %i, i14 1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:15]   --->   Operation 9 'add' 'add_ln15' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc.i.i, void %run_inference_for.cond.i.exit" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:15]   --->   Operation 10 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [2/2] (1.42ns)   --->   "%call_ln17 = call void @dataflow_in_loop_VITIS_LOOP_15_1, i256 %in_buf, i14 %i, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 11 'call' 'call_ln17' <Predicate = (!icmp_ln15)> <Delay = 1.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%ret_ln19 = ret" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:19]   --->   Operation 12 'ret' 'ret_ln19' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 13 'specloopname' 'specloopname_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln17 = call void @dataflow_in_loop_VITIS_LOOP_15_1, i256 %in_buf, i14 %i, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 14 'call' 'call_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.cond.i.i" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:15]   --->   Operation 15 'br' 'br_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_buf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ exp_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111]; IO mode=ap_memory:ce=0
Port [ invert_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln0                    (br                  ) [ 0111]
i                         (phi                 ) [ 0011]
icmp_ln15                 (icmp                ) [ 0011]
empty                     (speclooptripcount   ) [ 0000]
specdataflowpipeline_ln15 (specdataflowpipeline) [ 0000]
add_ln15                  (add                 ) [ 0111]
br_ln15                   (br                  ) [ 0000]
ret_ln19                  (ret                 ) [ 0000]
specloopname_ln17         (specloopname        ) [ 0000]
call_ln17                 (call                ) [ 0000]
br_ln15                   (br                  ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_buf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_buf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_buf_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_buf_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_buf_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_buf_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_buf_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="exp_table">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table"/><MemPortTyVec>1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="invert_table">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_VITIS_LOOP_15_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="40" class="1005" name="i_reg_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="14" slack="1"/>
<pin id="42" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="44" class="1004" name="i_phi_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="14" slack="0"/>
<pin id="46" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="47" dir="0" index="2" bw="1" slack="1"/>
<pin id="48" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="49" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_dataflow_in_loop_VITIS_LOOP_15_1_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="256" slack="0"/>
<pin id="55" dir="0" index="2" bw="14" slack="0"/>
<pin id="56" dir="0" index="3" bw="16" slack="0"/>
<pin id="57" dir="0" index="4" bw="16" slack="0"/>
<pin id="58" dir="0" index="5" bw="16" slack="0"/>
<pin id="59" dir="0" index="6" bw="16" slack="0"/>
<pin id="60" dir="0" index="7" bw="16" slack="0"/>
<pin id="61" dir="0" index="8" bw="18" slack="0"/>
<pin id="62" dir="0" index="9" bw="18" slack="0"/>
<pin id="63" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln17/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="icmp_ln15_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="14" slack="0"/>
<pin id="76" dir="0" index="1" bw="14" slack="0"/>
<pin id="77" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="add_ln15_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="14" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/2 "/>
</bind>
</comp>

<comp id="86" class="1005" name="icmp_ln15_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="1"/>
<pin id="88" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="90" class="1005" name="add_ln15_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="14" slack="0"/>
<pin id="92" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="16" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="50"><net_src comp="40" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="51"><net_src comp="44" pin="4"/><net_sink comp="40" pin=0"/></net>

<net id="64"><net_src comp="34" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="66"><net_src comp="44" pin="4"/><net_sink comp="52" pin=2"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="52" pin=3"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="52" pin=4"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="52" pin=5"/></net>

<net id="70"><net_src comp="8" pin="0"/><net_sink comp="52" pin=6"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="52" pin=7"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="52" pin=8"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="52" pin=9"/></net>

<net id="78"><net_src comp="44" pin="4"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="44" pin="4"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="32" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="74" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="80" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="44" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_buf_0 | {2 3 }
	Port: out_buf_1 | {2 3 }
	Port: out_buf_2 | {2 3 }
	Port: out_buf_3 | {2 3 }
	Port: out_buf_4 | {2 3 }
	Port: exp_table | {}
	Port: invert_table | {}
 - Input state : 
	Port: run_inference : in_buf | {2 3 }
	Port: run_inference : exp_table | {2 3 }
	Port: run_inference : invert_table | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln15 : 1
		specdataflowpipeline_ln15 : 1
		add_ln15 : 1
		br_ln15 : 2
		call_ln17 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_VITIS_LOOP_15_1_fu_52 |   1087  |  6.579  |  13553  |  83618  |
|----------|--------------------------------------------|---------|---------|---------|---------|
|    add   |               add_ln15_fu_80               |    0    |    0    |    0    |    21   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   icmp   |               icmp_ln15_fu_74              |    0    |    0    |    0    |    12   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   Total  |                                            |   1087  |  6.579  |  13553  |  83651  |
|----------|--------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
| add_ln15_reg_90|   14   |
|    i_reg_40    |   14   |
|icmp_ln15_reg_86|    1   |
+----------------+--------+
|      Total     |   29   |
+----------------+--------+

* Multiplexer (MUX) list: 
|----------|------|------|------|--------||---------||---------|
|   Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------|------|------|------|--------||---------||---------|
| i_reg_40 |  p0  |   2  |  14  |   28   ||    9    |
|----------|------|------|------|--------||---------||---------|
|   Total  |      |      |      |   28   ||  0.387  ||    9    |
|----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |  1087  |    6   |  13553 |  83651 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   29   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |  1087  |    6   |  13582 |  83660 |
+-----------+--------+--------+--------+--------+
