

================================================================
== Vivado HLS Report for 'sobel_filter'
================================================================
* Date:           Mon Dec  3 17:45:27 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        sobellab4
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.70|      5.86|        0.84|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  4171584|  4171584|  4171584|  4171584|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FillCacheRows   |     3862|     3862|      1931|          -|          -|     2|    no    |
        | + FillCacheCols  |     1921|     1921|         3|          1|          1|  1920|    yes   |
        |- FilterRows      |  4167720|  4167720|      3859|          -|          -|  1080|    no    |
        | + FilterCols     |     3844|     3844|         7|          2|          2|  1920|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    743|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|      -|    1136|   1496|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    429|
|Register         |        0|      -|     644|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        8|      0|    1780|   2700|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      0|       1|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |            Instance           |            Module           | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |sobel_filter_AXILiteS_s_axi_U  |sobel_filter_AXILiteS_s_axi  |        0|      0|  112|  168|
    |sobel_filter_gmem0_m_axi_U     |sobel_filter_gmem0_m_axi     |        2|      0|  512|  580|
    |sobel_filter_gmem1_m_axi_U     |sobel_filter_gmem1_m_axi     |        2|      0|  512|  580|
    |sobel_filter_mux_fYi_U1        |sobel_filter_mux_fYi         |        0|      0|    0|   21|
    |sobel_filter_mux_fYi_U2        |sobel_filter_mux_fYi         |        0|      0|    0|   21|
    |sobel_filter_mux_fYi_U3        |sobel_filter_mux_fYi         |        0|      0|    0|   21|
    |sobel_filter_mux_fYi_U4        |sobel_filter_mux_fYi         |        0|      0|    0|   21|
    |sobel_filter_mux_fYi_U5        |sobel_filter_mux_fYi         |        0|      0|    0|   21|
    |sobel_filter_mux_fYi_U6        |sobel_filter_mux_fYi         |        0|      0|    0|   21|
    |sobel_filter_mux_fYi_U7        |sobel_filter_mux_fYi         |        0|      0|    0|   21|
    |sobel_filter_mux_fYi_U8        |sobel_filter_mux_fYi         |        0|      0|    0|   21|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |Total                          |                             |        4|      0| 1136| 1496|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |cache_0_U  |sobel_filter_cachbkb  |        1|  0|   0|  1920|    8|     1|        15360|
    |cache_1_U  |sobel_filter_cachbkb  |        1|  0|   0|  1920|    8|     1|        15360|
    |cache_2_U  |sobel_filter_cachdEe  |        1|  0|   0|  1920|    8|     1|        15360|
    |cache_3_U  |sobel_filter_cachdEe  |        1|  0|   0|  1920|    8|     1|        15360|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total      |                      |        4|  0|   0|  7680|   32|     4|        61440|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_412_p2                      |     +    |      0|  0|  10|           2|           1|
    |i_2_fu_505_p2                      |     +    |      0|  0|  13|          11|           1|
    |inter_pix2_sum6_fu_642_p2          |     +    |      0|  0|  41|          34|          34|
    |inter_pix2_sum_fu_466_p2           |     +    |      0|  0|  41|          34|          34|
    |j_1_fu_487_p2                      |     +    |      0|  0|  13|          11|           1|
    |j_2_fu_682_p2                      |     +    |      0|  0|  13|          11|           1|
    |out_pix4_sum_fu_591_p2             |     +    |      0|  0|  40|          33|          33|
    |tmp18_fu_981_p2                    |     +    |      0|  0|   8|          11|          11|
    |tmp19_fu_947_p2                    |     +    |      0|  0|  15|           9|           9|
    |tmp20_fu_953_p2                    |     +    |      0|  0|  15|           8|           8|
    |tmp21_fu_1007_p2                   |     +    |      0|  0|   8|           8|           8|
    |tmp_23_fu_724_p2                   |     +    |      0|  0|  12|           2|          12|
    |tmp_25_fu_1048_p2                  |     +    |      0|  0|  15|           8|           8|
    |tmp_28_fu_569_p2                   |     +    |      0|  0|  13|          10|          11|
    |tmp_34_0_0_t_fu_662_p2             |     +    |      0|  0|  10|           2|           2|
    |tmp_34_0_2_t_fu_667_p2             |     +    |      0|  0|  10|           1|           2|
    |tmp_40_fu_1011_p2                  |     +    |      0|  0|   8|           8|           8|
    |tmp_9_fu_557_p2                    |     +    |      0|  0|  13|           2|          11|
    |x_weight_2_2_fu_989_p2             |     +    |      0|  0|   8|          11|          11|
    |y_weight_1_1_fu_879_p2             |     +    |      0|  0|   8|          11|          11|
    |y_weight_2_1_fu_973_p2             |     +    |      0|  0|   8|          11|          11|
    |tmp_10_fu_628_p2                   |     -    |      0|  0|  30|          23|          23|
    |tmp_2_fu_446_p2                    |     -    |      0|  0|  17|          13|          13|
    |tmp_39_0_1_fu_830_p2               |     -    |      0|  0|  14|           1|          10|
    |tmp_41_fu_1016_p2                  |     -    |      0|  0|  15|           1|           8|
    |tmp_46_fu_1032_p2                  |     -    |      0|  0|  15|           1|           8|
    |tmp_8_fu_547_p2                    |     -    |      0|  0|  30|          23|          23|
    |x_weight_0_1_fu_840_p2             |     -    |      0|  0|   8|          11|          11|
    |x_weight_0_2_fu_852_p2             |     -    |      0|  0|   8|          11|          11|
    |y_weight_0_2_fu_858_p2             |     -    |      0|  0|  15|           9|           9|
    |y_weight_1_2_fu_896_p2             |     -    |      0|  0|   8|          11|          11|
    |y_weight_2_2_fu_995_p2             |     -    |      0|  0|   8|          11|          11|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state24_pp1_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |sel_tmp2_fu_1085_p2                |    and   |      0|  0|   2|           1|           1|
    |cond_fu_452_p2                     |   icmp   |      0|  0|   8|           2|           1|
    |tmp_16_fu_676_p2                   |   icmp   |      0|  0|  13|          11|           9|
    |tmp_17_fu_688_p2                   |   icmp   |      0|  0|  13|          11|           1|
    |tmp_18_fu_694_p2                   |   icmp   |      0|  0|  13|          11|           9|
    |tmp_19_fu_1001_p2                  |   icmp   |      0|  0|  13|          11|           1|
    |tmp_22_fu_1022_p2                  |   icmp   |      0|  0|  13|          11|           1|
    |tmp_26_fu_1060_p2                  |   icmp   |      0|  0|  11|           8|           6|
    |tmp_27_fu_563_p2                   |   icmp   |      0|  0|  13|          11|          11|
    |tmp_31_fu_1066_p2                  |   icmp   |      0|  0|  11|           8|           8|
    |tmp_4_fu_499_p2                    |   icmp   |      0|  0|  13|          11|          11|
    |tmp_5_fu_481_p2                    |   icmp   |      0|  0|  13|          11|           9|
    |tmp_6_fu_511_p2                    |   icmp   |      0|  0|  13|          11|           1|
    |tmp_7_fu_517_p2                    |   icmp   |      0|  0|  13|          11|          11|
    |tmp_fu_406_p2                      |   icmp   |      0|  0|   9|           2|           3|
    |or_cond2_fu_710_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp15_fu_700_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp16_fu_705_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_48_fu_1099_p2                  |    or    |      0|  0|   2|           1|           1|
    |p_i_fu_1072_p3                     |  select  |      0|  0|   8|           1|           1|
    |sel_tmp_fu_1091_p3                 |  select  |      0|  0|   2|           1|           2|
    |tmp_44_fu_1038_p3                  |  select  |      0|  0|   8|           1|           8|
    |tmp_47_fu_1043_p3                  |  select  |      0|  0|   8|           1|           8|
    |tmp_s_fu_575_p3                    |  select  |      0|  0|  11|           1|          11|
    |val_fu_1104_p3                     |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |edge_val_fu_1054_p2                |    xor   |      0|  0|   8|           8|           2|
    |sel_tmp1_fu_1080_p2                |    xor   |      0|  0|   2|           1|           2|
    |tmp_11_t_fu_657_p2                 |    xor   |      0|  0|   3|           2|           3|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 743|         515|         508|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                             |  129|         28|    1|         28|
    |ap_enable_reg_pp0_iter1               |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1               |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3               |    9|          2|    1|          2|
    |ap_phi_mux_cols_assign_phi_fu_381_p4  |    9|          2|   11|         22|
    |ap_sig_ioackin_gmem0_ARREADY          |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem1_AWREADY          |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem1_WREADY           |    9|          2|    1|          2|
    |cache_0_address0                      |   21|          4|   11|         44|
    |cache_0_address1                      |   15|          3|   11|         33|
    |cache_1_address0                      |   21|          4|   11|         44|
    |cache_1_address1                      |   15|          3|   11|         33|
    |cache_2_address0                      |   15|          3|   11|         33|
    |cache_2_address1                      |   15|          3|   11|         33|
    |cache_3_address0                      |   15|          3|   11|         33|
    |cache_3_address1                      |   15|          3|   11|         33|
    |cols_assign_reg_377                   |    9|          2|   11|         22|
    |gmem0_ARADDR                          |   15|          3|   32|         96|
    |gmem0_blk_n_AR                        |    9|          2|    1|          2|
    |gmem0_blk_n_R                         |    9|          2|    1|          2|
    |gmem1_blk_n_AW                        |    9|          2|    1|          2|
    |gmem1_blk_n_B                         |    9|          2|    1|          2|
    |gmem1_blk_n_W                         |    9|          2|    1|          2|
    |i_reg_344                             |    9|          2|    2|          4|
    |j_reg_355                             |    9|          2|   11|         22|
    |rows_assign_reg_366                   |    9|          2|   11|         22|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 |  429|         91|  179|        526|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |  27|   0|   27|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3              |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem0_ARREADY         |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem1_AWREADY         |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem1_WREADY          |   1|   0|    1|          0|
    |cache_0_addr_2_reg_1259              |  11|   0|   11|          0|
    |cache_0_addr_reg_1159                |  11|   0|   11|          0|
    |cache_0_addr_reg_1159_pp0_iter1_reg  |  11|   0|   11|          0|
    |cache_0_load_2_reg_1358              |   8|   0|    8|          0|
    |cache_1_addr_2_reg_1265              |  11|   0|   11|          0|
    |cache_1_addr_reg_1164                |  11|   0|   11|          0|
    |cache_1_addr_reg_1164_pp0_iter1_reg  |  11|   0|   11|          0|
    |cache_1_load_2_reg_1365              |   8|   0|    8|          0|
    |cache_2_addr_1_reg_1271              |  11|   0|   11|          0|
    |cache_2_load_2_reg_1372              |   8|   0|    8|          0|
    |cache_3_addr_1_reg_1277              |  11|   0|   11|          0|
    |cache_3_load_2_reg_1379              |   8|   0|    8|          0|
    |cols_assign_cast_reg_1238            |  11|   0|   12|          1|
    |cols_assign_reg_377                  |  11|   0|   11|          0|
    |cond_reg_1140                        |   1|   0|    1|          0|
    |gmem0_addr_1_read_reg_1333           |   8|   0|    8|          0|
    |gmem0_addr_1_reg_1214                |  32|   0|   32|          0|
    |gmem0_addr_read_reg_1169             |   8|   0|    8|          0|
    |gmem0_addr_reg_1144                  |  32|   0|   32|          0|
    |gmem1_addr_reg_1208                  |  32|   0|   32|          0|
    |i_1_reg_1135                         |   2|   0|    2|          0|
    |i_2_reg_1178                         |  11|   0|   11|          0|
    |i_reg_344                            |   2|   0|    2|          0|
    |j_2_reg_1247                         |  11|   0|   11|          0|
    |j_reg_355                            |  11|   0|   11|          0|
    |or_cond2_reg_1253                    |   1|   0|    1|          0|
    |rows_assign_reg_366                  |  11|   0|   11|          0|
    |tmp19_reg_1417                       |   9|   0|    9|          0|
    |tmp20_reg_1422                       |   8|   0|    8|          0|
    |tmp_11_t_reg_1220                    |   2|   0|    2|          0|
    |tmp_14_reg_1193                      |   2|   0|    2|          0|
    |tmp_16_reg_1243                      |   1|   0|    1|          0|
    |tmp_19_reg_1427                      |   1|   0|    1|          0|
    |tmp_1_cast_reg_1121                  |  30|   0|   33|          3|
    |tmp_22_reg_1442                      |   1|   0|    1|          0|
    |tmp_27_cast_reg_1126                 |  34|   0|   34|          0|
    |tmp_32_reg_1341                      |   8|   0|    8|          0|
    |tmp_33_reg_1347                      |   8|   0|    8|          0|
    |tmp_34_0_0_t_reg_1224                |   2|   0|    2|          0|
    |tmp_34_0_2_t_reg_1231                |   2|   0|    2|          0|
    |tmp_34_reg_1352                      |   8|   0|    8|          0|
    |tmp_35_reg_1303                      |   8|   0|    8|          0|
    |tmp_36_reg_1308                      |   8|   0|    8|          0|
    |tmp_37_reg_1396                      |   8|   0|    8|          0|
    |tmp_38_reg_1401                      |   8|   0|    8|          0|
    |tmp_39_reg_1406                      |   8|   0|    8|          0|
    |tmp_40_reg_1432                      |   8|   0|    8|          0|
    |tmp_41_reg_1437                      |   8|   0|    8|          0|
    |tmp_43_reg_1411                      |   8|   0|    8|          0|
    |tmp_45_reg_1447                      |   8|   0|    8|          0|
    |tmp_46_reg_1452                      |   8|   0|    8|          0|
    |tmp_6_reg_1183                       |   1|   0|    1|          0|
    |tmp_7_reg_1188                       |   1|   0|    1|          0|
    |tmp_s_reg_1202                       |  11|   0|   11|          0|
    |val_reg_1457                         |   8|   0|    8|          0|
    |x_weight_0_2_reg_1386                |  11|   0|   11|          0|
    |y_weight_1_2_reg_1391                |  11|   0|   11|          0|
    |or_cond2_reg_1253                    |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 644|  32|  585|          4|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | sobel_filter | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | sobel_filter | return value |
|interrupt               | out |    1| ap_ctrl_hs | sobel_filter | return value |
|m_axi_gmem0_AWVALID     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREADY     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWADDR      | out |   32|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWID        | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLEN       | out |    8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWSIZE      | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWBURST     | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLOCK      | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWCACHE     | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWPROT      | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWQOS       | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREGION    | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWUSER      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WVALID      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WREADY      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WDATA       | out |   32|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WSTRB       | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WLAST       | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WID         | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WUSER       | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARVALID     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREADY     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARADDR      | out |   32|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARID        | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLEN       | out |    8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARSIZE      | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARBURST     | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLOCK      | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARCACHE     | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARPROT      | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARQOS       | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREGION    | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARUSER      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RVALID      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RREADY      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RDATA       |  in |   32|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RLAST       |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RID         |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RUSER       |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RRESP       |  in |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BVALID      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BREADY      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BRESP       |  in |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BID         |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BUSER       |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem1_AWVALID     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWREADY     |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWADDR      | out |   32|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWID        | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWLEN       | out |    8|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWSIZE      | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWBURST     | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWLOCK      | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWCACHE     | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWPROT      | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWQOS       | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWREGION    | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWUSER      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WVALID      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WREADY      |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WDATA       | out |   32|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WSTRB       | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WLAST       | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WID         | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WUSER       | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARVALID     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARREADY     |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARADDR      | out |   32|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARID        | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARLEN       | out |    8|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARSIZE      | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARBURST     | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARLOCK      | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARCACHE     | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARPROT      | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARQOS       | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARREGION    | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARUSER      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RVALID      |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RREADY      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RDATA       |  in |   32|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RLAST       |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RID         |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RUSER       |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RRESP       |  in |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BVALID      |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BREADY      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BRESP       |  in |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BID         |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BUSER       |  in |    1|    m_axi   |     gmem1    |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

