Reading netlist file: "C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\impl\gwsynthesis\9K_FREQ.vg"
Parsing netlist file "C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\impl\gwsynthesis\9K_FREQ.vg" completed
Processing netlist completed
Reading constraint file: "C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\src\9K_FREQ.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
WARN  (PR1014) : Generic routing resource will be used to clock signal 'clk_test_d' by the specified constraint. And then it may lead to the excessive delay or skew
[90%] Routing Phase 3 completed
Running timing analysis......
NOTE  (TA1125) : More than 7 critical paths are ignored because having large logic level.
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\impl\pnr\9K_FREQ.power.html" completed
Generate file "C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\impl\pnr\9K_FREQ.pin.html" completed
Generate file "C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\impl\pnr\9K_FREQ.rpt.html" completed
Generate file "C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\impl\pnr\9K_FREQ.rpt.txt" completed
Generate file "C:\Users\Administrator\Documents\FPGA\9K\9K_FREQ\impl\pnr\9K_FREQ.tr.html" completed
Fri May 31 14:58:12 2024

